(edif toplevel
  (edifversion 2 0 0)
  (edifLevel 0)
  (keywordmap (keywordlevel 0))
(status
 (written
  (timeStamp 2022 02 22 12 33 24)
  (program "PlanAhead" (version "14.7"))
  (comment "Built on 'Fri Sep 27 19:24:36 MDT 2013'")
  (comment "Built by 'xbuild'")
 )
)
  (Library hdi_primitives
    (edifLevel 0)
    (technology (numberDefinition ))
   (cell IBUF (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port O (direction OUTPUT))
        (port I (direction INPUT))
       )
     )
   )
   (cell OBUF (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port O (direction OUTPUT))
        (port I (direction INPUT))
       )
     )
   )
   (cell LUT4 (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port O (direction OUTPUT))
        (port I0 (direction INPUT))
        (port I1 (direction INPUT))
        (port I2 (direction INPUT))
        (port I3 (direction INPUT))
       )
     )
   )
   (cell MUXCY_L (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port LO (direction OUTPUT))
        (port CI (direction INPUT))
        (port DI (direction INPUT))
        (port S (direction INPUT))
       )
     )
   )
   (cell FDRE (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port Q (direction OUTPUT))
        (port C (direction INPUT))
        (port CE (direction INPUT))
        (port D (direction INPUT))
        (port R (direction INPUT))
       )
     )
   )
   (cell LUT3 (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port O (direction OUTPUT))
        (port I0 (direction INPUT))
        (port I1 (direction INPUT))
        (port I2 (direction INPUT))
       )
     )
   )
   (cell LUT6 (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port O (direction OUTPUT))
        (port I0 (direction INPUT))
        (port I1 (direction INPUT))
        (port I2 (direction INPUT))
        (port I3 (direction INPUT))
        (port I4 (direction INPUT))
        (port I5 (direction INPUT))
       )
     )
   )
   (cell LUT6_2 (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port I0 (direction INPUT))
        (port I1 (direction INPUT))
        (port I2 (direction INPUT))
        (port I3 (direction INPUT))
        (port I4 (direction INPUT))
        (port I5 (direction INPUT))
        (port O5 (direction OUTPUT))
        (port O6 (direction OUTPUT))
       )
     )
   )
   (cell XORCY (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port O (direction OUTPUT))
        (port CI (direction INPUT))
        (port LI (direction INPUT))
       )
     )
   )
   (cell SRL16E (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port Q (direction OUTPUT))
        (port A0 (direction INPUT))
        (port A1 (direction INPUT))
        (port A2 (direction INPUT))
        (port A3 (direction INPUT))
        (port CE (direction INPUT))
        (port CLK (direction INPUT))
        (port D (direction INPUT))
       )
     )
   )
   (cell FDR (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port Q (direction OUTPUT))
        (port C (direction INPUT))
        (port D (direction INPUT))
        (port R (direction INPUT))
       )
     )
   )
   (cell FDE (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port Q (direction OUTPUT))
        (port C (direction INPUT))
        (port CE (direction INPUT))
        (port D (direction INPUT))
       )
     )
   )
   (cell LUT5 (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port O (direction OUTPUT))
        (port I0 (direction INPUT))
        (port I1 (direction INPUT))
        (port I2 (direction INPUT))
        (port I3 (direction INPUT))
        (port I4 (direction INPUT))
       )
     )
   )
   (cell LUT2 (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port O (direction OUTPUT))
        (port I0 (direction INPUT))
        (port I1 (direction INPUT))
       )
     )
   )
   (cell RAM32X1D (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port DPO (direction OUTPUT))
        (port SPO (direction OUTPUT))
        (port A0 (direction INPUT))
        (port A1 (direction INPUT))
        (port A2 (direction INPUT))
        (port A3 (direction INPUT))
        (port A4 (direction INPUT))
        (port D (direction INPUT))
        (port DPRA0 (direction INPUT))
        (port DPRA1 (direction INPUT))
        (port DPRA2 (direction INPUT))
        (port DPRA3 (direction INPUT))
        (port DPRA4 (direction INPUT))
        (port WCLK (direction INPUT))
        (port WE (direction INPUT))
       )
     )
   )
   (cell RAMB16BWER (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port CLKA (direction INPUT))
        (port CLKB (direction INPUT))
        (port ENA (direction INPUT))
        (port ENB (direction INPUT))
        (port REGCEA (direction INPUT))
        (port REGCEB (direction INPUT))
        (port RSTA (direction INPUT))
        (port RSTB (direction INPUT))
        (port (array (rename DOA "DOA[31:0]") 32) (direction OUTPUT))
        (port (array (rename DOB "DOB[31:0]") 32) (direction OUTPUT))
        (port (array (rename DOPA "DOPA[3:0]") 4) (direction OUTPUT))
        (port (array (rename DOPB "DOPB[3:0]") 4) (direction OUTPUT))
        (port (array (rename ADDRA "ADDRA[13:0]") 14) (direction INPUT))
        (port (array (rename ADDRB "ADDRB[13:0]") 14) (direction INPUT))
        (port (array (rename DIA "DIA[31:0]") 32) (direction INPUT))
        (port (array (rename DIB "DIB[31:0]") 32) (direction INPUT))
        (port (array (rename DIPA "DIPA[3:0]") 4) (direction INPUT))
        (port (array (rename DIPB "DIPB[3:0]") 4) (direction INPUT))
        (port (array (rename WEA "WEA[3:0]") 4) (direction INPUT))
        (port (array (rename WEB "WEB[3:0]") 4) (direction INPUT))
       )
     )
   )
   (cell SRLC16E (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port Q (direction OUTPUT))
        (port Q15 (direction OUTPUT))
        (port A0 (direction INPUT))
        (port A1 (direction INPUT))
        (port A2 (direction INPUT))
        (port A3 (direction INPUT))
        (port CE (direction INPUT))
        (port CLK (direction INPUT))
        (port D (direction INPUT))
       )
     )
   )
   (cell FD (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port Q (direction OUTPUT))
        (port C (direction INPUT))
        (port D (direction INPUT))
       )
     )
   )
   (cell FDC_1 (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port Q (direction OUTPUT))
        (port C (direction INPUT))
        (port CLR (direction INPUT))
        (port D (direction INPUT))
       )
     )
   )
   (cell LUT1 (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port O (direction OUTPUT))
        (port I0 (direction INPUT))
       )
     )
   )
   (cell FDS (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port Q (direction OUTPUT))
        (port C (direction INPUT))
        (port D (direction INPUT))
        (port S (direction INPUT))
       )
     )
   )
   (cell MUXCY (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port O (direction OUTPUT))
        (port CI (direction INPUT))
        (port DI (direction INPUT))
        (port S (direction INPUT))
       )
     )
   )
   (cell FDSE (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port Q (direction OUTPUT))
        (port C (direction INPUT))
        (port CE (direction INPUT))
        (port D (direction INPUT))
        (port S (direction INPUT))
       )
     )
   )
   (cell BUFG (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port O (direction OUTPUT))
        (port I (direction INPUT))
       )
     )
   )
   (cell MULT_AND (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port LO (direction OUTPUT))
        (port I0 (direction INPUT))
        (port I1 (direction INPUT))
       )
     )
   )
   (cell FDE_1 (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port Q (direction OUTPUT))
        (port C (direction INPUT))
        (port CE (direction INPUT))
        (port D (direction INPUT))
       )
     )
   )
   (cell FDCE (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port Q (direction OUTPUT))
        (port C (direction INPUT))
        (port CE (direction INPUT))
        (port CLR (direction INPUT))
        (port D (direction INPUT))
       )
     )
   )
   (cell GND (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port G (direction OUTPUT))
       )
     )
   )
   (cell FDC (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port Q (direction OUTPUT))
        (port C (direction INPUT))
        (port CLR (direction INPUT))
        (port D (direction INPUT))
       )
     )
   )
   (cell FDP (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port Q (direction OUTPUT))
        (port C (direction INPUT))
        (port D (direction INPUT))
        (port PRE (direction INPUT))
       )
     )
   )
   (cell VCC (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port P (direction OUTPUT))
       )
     )
   )
   (cell FDRE_1 (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port Q (direction OUTPUT))
        (port C (direction INPUT))
        (port CE (direction INPUT))
        (port D (direction INPUT))
        (port R (direction INPUT))
       )
     )
   )
   (cell BSCAN_SPARTAN6 (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port CAPTURE (direction OUTPUT))
        (port DRCK (direction OUTPUT))
        (port RESET (direction OUTPUT))
        (port RUNTEST (direction OUTPUT))
        (port SEL (direction OUTPUT))
        (port SHIFT (direction OUTPUT))
        (port TCK (direction OUTPUT))
        (port TDI (direction OUTPUT))
        (port TMS (direction OUTPUT))
        (port UPDATE (direction OUTPUT))
        (port TDO (direction INPUT))
       )
     )
   )
   (cell BUFGP (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port O (direction OUTPUT))
        (port I (direction INPUT))
       )
     )
   )
   (cell MUXF7 (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port O (direction OUTPUT))
        (port I0 (direction INPUT))
        (port I1 (direction INPUT))
        (port S (direction INPUT))
       )
     )
   )
   (cell INV (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface
         (port I (direction INPUT))
         (port O (direction OUTPUT))
       )
     )
   )
  )
  (Library microblaze_mcs_v1_4_0_lib
    (edifLevel 0)
    (technology (numberDefinition ))
   (cell microblaze_mcs_v1_4_0 (celltype GENERIC)
     (view view_1 (viewtype NETLIST)
       (interface 
        (port Clk (direction INPUT))
        (port Reset (direction INPUT))
        (port UART_Rx (direction INPUT))
        (port UART_Tx (direction OUTPUT))
        (port GPI1_Interrupt (direction OUTPUT))
        (port (array (rename GPI1 "GPI1[15:0]") 16) (direction INPUT))
        (port (array (rename GPO1 "GPO1[15:0]") 16) (direction OUTPUT))
        (port (rename GPO2_0_ "GPO2[0]") (direction OUTPUT))
       )
       (contents
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0__Result_Mux_Bit_I_Mul_ALU_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[0].Result_Mux_Bit_I/Mul_ALU_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hEFE0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14__Result_Mux_Bit_I_Mul_ALU_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[14].Result_Mux_Bit_I/Mul_ALU_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hEFE0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_No_Carry_Decoding_CarryIn_MUXCY "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.No_Carry_Decoding.CarryIn_MUXCY") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_ALU_OP1_FDRE "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.ALU_OP1_FDRE") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29__Result_Mux_Bit_I_Result_MUXF5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[29].Result_Mux_Bit_I/Result_MUXF5") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30__Shift_Logic_Bit_I_Shift_Logic_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[30].Shift_Logic_Bit_I/Shift_Logic_Mux") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25__Shift_Logic_Bit_I_Shift_Logic_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[25].Shift_Logic_Bit_I/Shift_Logic_Mux") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4150_o1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GND_12_o_MUX_4150_o1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h5FFF555554445555"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_6__BYTESTEER_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.Data_Read_Steering_I/FPGA_LUT6_Target.GEN_LOOP[6].BYTESTEER_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00F0F0CCCCAAAA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_D_AS1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/D_AS1") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "16'h2202"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_PC_rstpot "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_PC_rstpot") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___68___U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_PC_rstpot"))
           (property INIT (string "8'h10"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[10].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_12__SRL16E_I_Use_unisim_MB_SRL16E_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[12].SRL16E_I/Use_unisim.MB_SRL16E_I1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4__Result_Mux_Bit_I_Result_MUXF5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[4].Result_Mux_Bit_I/Result_MUXF5") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_0 "U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_0") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_1 "U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_1") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4379_o_command_0__equal_17_o_0_1 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/GND_4379_o_command[0]_equal_17_o<0>1") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___9___U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/GND_4379_o_command[0]_equal_17_o<0>1"))
           (property INIT (string "16'h2000"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_2 "U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_2") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_3 "U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_3") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_4 "U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_4") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_5 "U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_5") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_6 "U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_6") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_7 "U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_7") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00FF00CACACACA"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_0 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_0") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_8 "U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_8") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_1 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_1") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_9 "U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_9") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_2 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_2") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26__PC_Bit_I_SUM_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/SUM_I") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hF066"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_3 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_3") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_4 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_4") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_5 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_5") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area__n0338_inv1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/_n0338_inv1") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___44___U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT71"))
           (property INIT (string "16'hFFF8"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_FDRE_I "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/FDRE_I") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_6 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_6") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_7 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_7") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Counter_0__XORCY_I "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/Counter[0].XORCY_I") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_0__XORCY_I "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[0].XORCY_I") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_IExt_Exception_AND_20_o1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_IExt_Exception_AND_20_o1") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "32'h00080808"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10__Operand_Select_Bit_I_Op1_Reg_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/Op1_Reg_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_3__buffer_Addr_XORCY_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[3].buffer_Addr_XORCY_I") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_0") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_1") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_2 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_2") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_3 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_3") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_4 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_4") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_5") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_6") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_7 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_7") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_8 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_8") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[6].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_9 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_9") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4333_o111 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GND_12_o_MUX_4333_o111") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___12___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GND_12_o_MUX_4177_o11"))
           (property INIT (string "32'h00400000"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_2__fdr_i "U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[2].fdr_i") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14__Result_Mux_Bit_I_Result_MUXF5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[14].Result_Mux_Bit_I/Result_MUXF5") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_8__MUXCY_L_I1 "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.All_Bits[8].MUXCY_L_I1") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_3__XORCY_I "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[3].XORCY_I") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23__Operand_Select_Bit_I_Mmux_op2_I1_SW0 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/Mmux_op2_I1_SW0") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___29___U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/Mmux_op2_I121"))
           (property INIT (string "4'hE"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.normal_piperun1") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___84___U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.normal_piperun1"))
           (property INIT (string "4'h4"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_ADDR_LOW_ADDR_OUT_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.FPGA_LUT6_Target_ADDR.LOW_ADDR_OUT_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'h0CC00CC000A000A0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_5_11 "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mmux_serial_to_parallel<5>11") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___22___U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mmux_serial_to_parallel<4>11"))
           (property INIT (string "16'hBA8A"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Write_Low21 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Reg_Write_Low21") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h4444444404040400"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14__Operand_Select_Bit_I_Mmux_op2_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[14].Operand_Select_Bit_I/Mmux_op2_I1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h4404400077377333"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_rstpot1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_rstpot1") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___63___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_write_Addr_I[0]_instr_OF[6]_mux_19_OUT11"))
           (property INIT (string "16'h1410"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7__Shift_Logic_Bit_I_Shift_Logic_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[7].Shift_Logic_Bit_I/Shift_Logic_Mux") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00FF00CACACACA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[24].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_of_PipeRun_without_dready_LUT4 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.of_PipeRun_without_dready_LUT4") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0004"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_sleep "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_sleep") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0__Operand_Select_Bit_I_Mmux_op2_I1_SW0 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Mmux_op2_I1_SW0") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "8'h27"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_24__SRL16E_I_Use_unisim_MB_SRL16E_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[24].SRL16E_I/Use_unisim.MB_SRL16E_I1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_19__SRL16E_I_Use_unisim_MB_SRL16E_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[19].SRL16E_I/Use_unisim.MB_SRL16E_I1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_30__Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Using_FPGA.MSR_Bits[30].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[9].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'h607AA67800008888"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_28__fdr_i "U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[28].fdr_i") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9__Register_File_Bit_I_Using_LUT6_RegFile_X1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[9].Register_File_Bit_I/Using_LUT6.RegFile_X1") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_xor_0_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_xor<0>") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance (rename U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_2__RAMB16_S4_1 "U0/lmb_bram_I/RAM_Inst/Using_B16_S4.The_BRAMs[2].RAMB16_S4_1") (viewref netlist (cellref RAMB16BWER (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property BUS_INFO (string "32:INPUT:DIA<31:0>"))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT_00 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_01 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_02 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_03 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_04 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_05 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_06 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_07 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_08 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_09 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_0A (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_0B (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_0C (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_0D (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_0E (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_0F (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_10 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_11 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_12 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_13 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_14 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_15 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_16 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_17 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_18 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_19 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_1A (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_1B (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_1C (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_1D (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_1E (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_1F (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_20 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_21 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_22 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_23 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_24 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_25 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_26 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_27 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_28 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_29 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_2A (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_2B (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_2C (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_2D (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_2E (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_2F (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_30 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_31 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_32 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_33 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_34 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_35 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_36 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_37 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_38 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_39 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_3A (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_3B (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_3C (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_3D (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_3E (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_3F (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_A (string "36'h000000000"))
           (property INIT_B (string "36'h000000000"))
           (property SIM_COLLISION_CHECK (string "NONE"))
           (property SRVAL_A (string "36'h000000000"))
           (property SRVAL_B (string "36'h000000000"))
           (property WRITE_MODE_A (string "READ_FIRST"))
           (property WRITE_MODE_B (string "READ_FIRST"))
           (property INITP_04 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INITP_02 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INITP_03 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INITP_05 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INITP_07 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INITP_01 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INITP_00 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INITP_06 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property DATA_WIDTH_A (integer 4))
           (property DATA_WIDTH_B (integer 4))
           (property DOA_REG (integer 0))
           (property DOB_REG (integer 0))
           (property EN_RSTRAM_A (boolean (true)))
           (property EN_RSTRAM_B (boolean (true)))
           (property RST_PRIORITY_A (string "CE"))
           (property RST_PRIORITY_B (string "CE"))
           (property RSTTYPE (string "SYNC"))
           (property SIM_DEVICE (string "SPARTAN6"))
           (property INIT_FILE (string "NONE"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9__Register_File_Bit_I_Using_LUT6_RegFile_X2 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[9].Register_File_Bit_I/Using_LUT6.RegFile_X2") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4__Operand_Select_Bit_I_Op2_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[4].Operand_Select_Bit_I/Op2_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_2__SRLC16E_I_Use_unisim_MB_SRL16CE_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1") (viewref netlist (cellref SRLC16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_iomodule_0_lmb_abus_Q_0 "U0/iomodule_0/lmb_abus_Q_0") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_xor_1_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_xor<1>") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance (rename U0_iomodule_0_lmb_abus_Q_1 "U0/iomodule_0/lmb_abus_Q_1") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_lmb_abus_Q_2 "U0/iomodule_0/lmb_abus_Q_2") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_3__SRL16E_I "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[3].SRL16E_I") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_iomodule_0_lmb_abus_Q_3 "U0/iomodule_0/lmb_abus_Q_3") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_lmb_abus_Q_4 "U0/iomodule_0/lmb_abus_Q_4") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Mxor_buffer_Addr_Sum_3__xo_0_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Mxor_buffer_Addr_Sum<3>_xo<0>1") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "4'h6"))
         )
         (instance (rename U0_iomodule_0_lmb_abus_Q_5 "U0/iomodule_0/lmb_abus_Q_5") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_xor_2_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_xor<2>") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area__n0345_inv1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/_n0345_inv1") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___15___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Ok_To_Stop1"))
           (property INIT (string "32'hFFFF0222"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_xor_3_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_xor<3>") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_xor_4_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_xor<4>") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_xor_5_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_xor<5>") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14__Register_File_Bit_I_Using_LUT6_RegFile_X1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/Using_LUT6.RegFile_X1") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14__Register_File_Bit_I_Using_LUT6_RegFile_X2 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/Using_LUT6.RegFile_X2") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_FDC_I "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I") (viewref netlist (cellref FDC_1 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_xor_6_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_xor<6>") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_3__SRL16E_I_Use_unisim_MB_SRL16E_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[3].SRL16E_I/Use_unisim.MB_SRL16E_I1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_4__RAMB16_S4_1 "U0/lmb_bram_I/RAM_Inst/Using_B16_S4.The_BRAMs[4].RAMB16_S4_1") (viewref netlist (cellref RAMB16BWER (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property BUS_INFO (string "32:INPUT:DIA<31:0>"))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT_00 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_01 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_02 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_03 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_04 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_05 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_06 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_07 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_08 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_09 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_0A (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_0B (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_0C (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_0D (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_0E (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_0F (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_10 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_11 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_12 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_13 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_14 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_15 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_16 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_17 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_18 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_19 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_1A (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_1B (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_1C (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_1D (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_1E (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_1F (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_20 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_21 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_22 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_23 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_24 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_25 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_26 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_27 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_28 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_29 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_2A (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_2B (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_2C (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_2D (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_2E (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_2F (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_30 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_31 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_32 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_33 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_34 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_35 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_36 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_37 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_38 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_39 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_3A (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_3B (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_3C (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_3D (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_3E (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_3F (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_A (string "36'h000000000"))
           (property INIT_B (string "36'h000000000"))
           (property SIM_COLLISION_CHECK (string "NONE"))
           (property SRVAL_A (string "36'h000000000"))
           (property SRVAL_B (string "36'h000000000"))
           (property WRITE_MODE_A (string "READ_FIRST"))
           (property WRITE_MODE_B (string "READ_FIRST"))
           (property INITP_04 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INITP_02 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INITP_03 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INITP_05 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INITP_07 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INITP_01 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INITP_00 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INITP_06 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property DATA_WIDTH_A (integer 4))
           (property DATA_WIDTH_B (integer 4))
           (property DOA_REG (integer 0))
           (property DOB_REG (integer 0))
           (property EN_RSTRAM_A (boolean (true)))
           (property EN_RSTRAM_B (boolean (true)))
           (property RST_PRIORITY_A (string "CE"))
           (property RST_PRIORITY_B (string "CE"))
           (property RSTTYPE (string "SYNC"))
           (property SIM_DEVICE (string "SPARTAN6"))
           (property INIT_FILE (string "NONE"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_xor_7_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_xor<7>") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2__Operand_Select_Bit_I_Mmux_op2_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[2].Operand_Select_Bit_I/Mmux_op2_I1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h4404400077377333"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26__PC_Bit_I_NewPC_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/NewPC_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hAACA"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_15__fdr_i "U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[15].fdr_i") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_20__fdr_i "U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[20].fdr_i") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_1__Used_MuxCY_MUXCY_L_I_rt "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[1].Used_MuxCY.MUXCY_L_I_rt") (viewref netlist (cellref LUT1 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "2'h2"))
         )
         (instance (rename U0_ilmb_POR_FF_I "U0/ilmb/POR_FF_I") (viewref netlist (cellref FDS (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b1"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20__Shift_Logic_Bit_I_Logic_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[20].Shift_Logic_Bit_I/Logic_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h468E"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15__Shift_Logic_Bit_I_Logic_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[15].Shift_Logic_Bit_I/Logic_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h468E"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x181 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/OF_brki_0x181") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h0000000000000080"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_0__MUXCY_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.Compare[0].MUXCY_I") (viewref netlist (cellref MUXCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x182 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/OF_brki_0x182") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h0000000000000001"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x183 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/OF_brki_0x183") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "32'h00000001"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x184 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/OF_brki_0x184") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___16___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/OF_brki_0x184"))
           (property INIT (string "16'h8000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18__PC_Bit_I_XOR_X "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/XOR_X") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23__PC_Bit_I_XOR_X "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/XOR_X") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd1") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___88___U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd1"))
           (property INIT (string "4'hE"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6__Register_File_Bit_I_Using_LUT6_RegFile_X1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/Using_LUT6.RegFile_X1") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6__Register_File_Bit_I_Using_LUT6_RegFile_X2 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/Using_LUT6.RegFile_X2") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25__Operand_Select_Bit_I_Op1_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/Op1_DFF") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30__Operand_Select_Bit_I_Op1_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00FF00CACACACA"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_7__XORCY_I1 "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.All_Bits[7].XORCY_I1") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_The_First_BreakPoints_MUXCY_Post_rt "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.The_First_BreakPoints.MUXCY_Post_rt") (viewref netlist (cellref LUT1 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "2'h2"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21__Operand_Select_Bit_I_Op2_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[21].Operand_Select_Bit_I/Op2_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16__Operand_Select_Bit_I_Op2_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[16].Operand_Select_Bit_I/Op2_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20__Shift_Logic_Bit_I_Shift_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[20].Shift_Logic_Bit_I/Shift_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hFCAA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15__Shift_Logic_Bit_I_Shift_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[15].Shift_Logic_Bit_I/Shift_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hFCAA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_3__MUXCY_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.Compare[3].MUXCY_I") (viewref netlist (cellref MUXCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10__Operand_Select_Bit_I_Op2_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/Op2_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11__Register_File_Bit_I_Using_LUT6_RegFile_X1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/Using_LUT6.RegFile_X1") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11__Register_File_Bit_I_Using_LUT6_RegFile_X2 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/Using_LUT6.RegFile_X2") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5__Operand_Select_Bit_I_Op1_Reg_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[5].Operand_Select_Bit_I/Op1_Reg_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_stopping_allowed_Area_Debug_Control_stopping_allowed_OR_225_o1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.stopping_allowed_Area_Debug_Control.stopping_allowed_OR_225_o1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hEEE0E0E0EEEEEEEE"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_4__LUT_Delay "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].LUT_Delay") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0002"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8__Result_Mux_Bit_I_EX_Result_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[8].Result_Mux_Bit_I/EX_Result_DFF") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20__Shift_Logic_Bit_I_Shift_Logic_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[20].Shift_Logic_Bit_I/Shift_Logic_Mux") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15__Shift_Logic_Bit_I_Shift_Logic_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[15].Shift_Logic_Bit_I/Shift_Logic_Mux") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_TX "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/TX") (viewref netlist (cellref FDS (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b1"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_ALU_Carry_MUXCY "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.ALU_Carry_MUXCY") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_6_11 "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mmux_serial_to_parallel<6>11") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___52___U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mmux_serial_to_parallel<6>11"))
           (property INIT (string "16'hBA8A"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14__Shift_Logic_Bit_I_Logic_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[14].Shift_Logic_Bit_I/Logic_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h468E"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_PC "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_PC") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x1811 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/OF_brki_0x1811") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___25___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_instr_OF[3]_MUX_4188_o11"))
           (property INIT (string "8'hBF"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/stop_Bit_Position") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x1821 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/OF_brki_0x1821") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h0000000000000080"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_pc_brk_insert_SW0 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.pc_brk_insert_SW0") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hEAAAAAAAAAAAAAAA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5__Shift_Logic_Bit_I_Logic_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[5].Shift_Logic_Bit_I/Logic_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h468E"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Start "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_Start") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_jump_carry3_sel11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_jump_carry3_sel11") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "4'hB"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_6__MUXCY_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.Compare[6].MUXCY_I") (viewref netlist (cellref MUXCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[24].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9__Operand_Select_Bit_I_Mmux_op2_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/Mmux_op2_I1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h4404400077377333"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20__PC_Bit_I_PC_EX_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/PC_EX_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Break") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27__PC_Bit_I_Set_DFF_PC_IF_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[27].PC_Bit_I/Set_DFF.PC_IF_DFF") (viewref netlist (cellref FDSE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b1"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_Select_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_Select_I1") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "4'hE"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_dbg_hit_1_0 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Status_Reg_Handle.dbg_hit_1_0") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_S1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Carry_I_S1") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "8'h20"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Frame_Error1 "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Frame_Error1") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___14___U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Frame_Error1"))
           (property INIT (string "16'h2000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[5].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00FF00CACACACA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14__Shift_Logic_Bit_I_Shift_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[14].Shift_Logic_Bit_I/Shift_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hFCAA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10__Operand_Select_Bit_I_Mmux_op2_I121 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/Mmux_op2_I121") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___29___U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/Mmux_op2_I121"))
           (property INIT (string "4'h4"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6__Result_Mux_Bit_I_EX_Result_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[6].Result_Mux_Bit_I/EX_Result_DFF") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5__Shift_Logic_Bit_I_Shift_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[5].Shift_Logic_Bit_I/Shift_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hFCAA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_n1_INV_0 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/iFetch_In_Progress_n1_INV_0") (viewref netlist (cellref LUT1 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "2'h1"))
           (property XILINX_LEGACY_PRIM (string "INV"))
           (property XILINX_REPORT_XFORM (string "INV"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Instr_Insert_Reg_En_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Instr_Insert_Reg_En_1") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_instr_OF_10__MUX_4402_o11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_instr_OF[10]_MUX_4402_o11") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h0000000000000080"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_2__BYTESTEER_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.EXT_DATA_WRITE_MUX_MSB_I/FPGA_LUT6_Target.GEN4_LOOP[2].BYTESTEER_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00F0F0CCCCAAAA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_glue_set "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Reg_glue_set") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h5555555504044404"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[16].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I__n0922 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/_n0922") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h0010001000100000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13__Shift_Logic_Bit_I_Logic_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[13].Shift_Logic_Bit_I/Logic_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h468E"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_glue_set "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend_glue_set") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___82___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_instr_OF[30]_GND_12_o_MUX_4234_o11"))
           (property INIT (string "4'hE"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4185_o11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GND_12_o_MUX_4185_o11") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___3___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GND_12_o_MUX_4186_o11"))
           (property INIT (string "32'h00000040"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4__Shift_Logic_Bit_I_Logic_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[4].Shift_Logic_Bit_I/Logic_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h468E"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7__Result_Mux_Bit_I_Mul_ALU_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[7].Result_Mux_Bit_I/Mul_ALU_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hEFE0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_21__AND_21_o11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_instr_OF[21]_AND_21_o11") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___62___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_instr_OF[21]_AND_21_o11"))
           (property INIT (string "8'h20"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22__PC_Bit_I_Set_DFF_PC_IF_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/Set_DFF.PC_IF_DFF") (viewref netlist (cellref FDSE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b1"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_6__SRL16E_I "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[6].SRL16E_I") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11__Result_Mux_Bit_I_Mul_ALU_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[11].Result_Mux_Bit_I/Mul_ALU_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hEFE0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7__Operand_Select_Bit_I_Mmux_op2_I1_SW0 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Mmux_op2_I1_SW0") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "16'hFF1B"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_glue_rst "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/nonvalid_IFetch_n_glue_rst") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hAAAAAAAA8AAAAAAA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13__Shift_Logic_Bit_I_Shift_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[13].Shift_Logic_Bit_I/Shift_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hFCAA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4__Result_Mux_Bit_I_EX_Result_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[4].Result_Mux_Bit_I/EX_Result_DFF") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_14__I_MUX_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.instr_mux_I1/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[14].I_MUX_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00F0F0CCCCAAAA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0__ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_MUXCY_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT6.Last_Bit.MUXCY_I") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4__Shift_Logic_Bit_I_Shift_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[4].Shift_Logic_Bit_I/Shift_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hFCAA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_10 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_10") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_11") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26__Result_Mux_Bit_I_Result_MUXF5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[26].Result_Mux_Bit_I/Result_MUXF5") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31__Result_Mux_Bit_I_Result_MUXF5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[31].Result_Mux_Bit_I/Result_MUXF5") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_2__BYTESTEER_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.Data_Read_Steering_I/FPGA_LUT6_Target.GEN_LOOP[2].BYTESTEER_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00F0F0CCCCAAAA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_12 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_12") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_13 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_13") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[3].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00FF00CACACACA"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_7_11 "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mmux_serial_to_parallel<7>11") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___21___U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mmux_serial_to_parallel<8>11"))
           (property INIT (string "16'hBA8A"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_Read_i_glue_set "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/doublet_Read_i_glue_set") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___7___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/quadlet_Read_i_glue_set"))
           (property INIT (string "32'hFFFFFFF7"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_data_is_sent_rstpot "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/data_is_sent_rstpot") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "32'h00000004"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_14 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_14") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_15 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_15") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_20 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_20") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_16 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_16") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_21 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_21") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23__Operand_Select_Bit_I_Op1_Reg_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/Op1_Reg_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18__Operand_Select_Bit_I_Op1_Reg_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I/Op1_Reg_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_17 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_17") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_22 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_22") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_lmb_reg_write "U0/iomodule_0/lmb_reg_write") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_18 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_18") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_23 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_23") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_19 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_19") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_24 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_24") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_alu_Op_I11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_alu_Op_I11") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___77___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GND_12_o_MUX_4397_o11"))
           (property INIT (string "8'h10"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_30 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_30") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_11 "U0/Debug.mdm_0/MDM_Core_I1/Mshreg_Config_Reg_11") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "16'h0000"))
           (property XILINX_LEGACY_PRIM (string "SRLC16E"))
           (property XILINX_REPORT_XFORM (string "SRLC16E"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_25 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_25") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_31 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_31") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1__Result_Mux_Bit_I_Result_MUXF5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[1].Result_Mux_Bit_I/Result_MUXF5") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_26 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_26") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_27 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_27") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_32 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_32") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_28 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_28") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/inHibit_EX") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_29 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_29") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_WriteSel_WRITE_MSB_SEL_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.FPGA_LUT6_Target_WriteSel.WRITE_MSB_SEL_I") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'h1111111155555555"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22__PC_Bit_I_SUM_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/SUM_I") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hF066"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_7__SRLC16E_I_Use_unisim_MB_SRL16CE_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1") (viewref netlist (cellref SRLC16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/iFetch_In_Progress") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3__Shift_Logic_Bit_I_Logic_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[3].Shift_Logic_Bit_I/Logic_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h468E"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_27 "U0/Debug.mdm_0/MDM_Core_I1/Mshreg_Config_Reg_27") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "16'h0000"))
           (property XILINX_LEGACY_PRIM (string "SRLC16E"))
           (property XILINX_REPORT_XFORM (string "SRLC16E"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/using_Imm") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_dlmb_DBus_Oring_Res_10_1 "U0/dlmb/DBus_Oring.Res<10>1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFFA8A8A8A8A8A8A8"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_41 "U0/Debug.mdm_0/MDM_Core_I1/Mshreg_Config_Reg_41") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "4'h8"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Ext_NM_BRK_i "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Ext_NM_BRK_i") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0__ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_I_ALU_LUT_V5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT6.Last_Bit.I_ALU_LUT_V5") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'h607AA67800008888"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'h607AA67800008888"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_2__Rest_Bits_Others_I "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Convert_Serial_To_Parallel[2].Rest_Bits.Others_I") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13__Operand_Select_Bit_I_Mmux_op2_I1_SW0 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[13].Operand_Select_Bit_I/Mmux_op2_I1_SW0") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "16'hFF1B"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_3__MUXCY_L_I1 "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.All_Bits[3].MUXCY_L_I1") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_d_AS_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/d_AS_I") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27__Register_File_Bit_I_Using_LUT6_RegFile_X1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[27].Register_File_Bit_I/Using_LUT6.RegFile_X1") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27__Register_File_Bit_I_Using_LUT6_RegFile_X2 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[27].Register_File_Bit_I/Using_LUT6.RegFile_X2") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_force_jump1_LUT3 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.force_jump1_LUT3") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "8'hB4"))
         )
         (instance (rename U0_dlmb_DBus_Oring_Res_11_1 "U0/dlmb/DBus_Oring.Res<11>1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFFA8A8A8A8A8A8A8"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_shifting_Data1 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_shifting_Data1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hAAAAAAAA8AAAAAAA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2__Result_Mux_Bit_I_EX_Result_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[2].Result_Mux_Bit_I/EX_Result_DFF") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28__Operand_Select_Bit_I_Mmux_op2_I11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Mmux_op2_I11") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hADADADA8A8ADA8A8"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28__Shift_Logic_Bit_I_Shift_Logic_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[28].Shift_Logic_Bit_I/Shift_Logic_Mux") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Mmux_h_Cnt_2_11_INV_0 "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/Mmux_h_Cnt<2>11_INV_0") (viewref netlist (cellref LUT1 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "2'h1"))
           (property XILINX_LEGACY_PRIM (string "INV"))
           (property XILINX_REPORT_XFORM (string "INV"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11__Result_Mux_Bit_I_Result_MUXF5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[11].Result_Mux_Bit_I/Result_MUXF5") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3__Shift_Logic_Bit_I_Shift_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[3].Shift_Logic_Bit_I/Shift_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hFCAA"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_0 "U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status_0") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[26].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'h607AA67800008888"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'h607AA67800008888"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_3 "U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status_3") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_5 "U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status_5") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt_6_1_INV_0 "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.New_Cnt<6>1_INV_0") (viewref netlist (cellref LUT1 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "2'h1"))
           (property XILINX_LEGACY_PRIM (string "INV"))
           (property XILINX_REPORT_XFORM (string "INV"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_6 "U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status_6") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_dlmb_DBus_Oring_Res_12_1 "U0/dlmb/DBus_Oring.Res<12>1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFFA8A8A8A8A8A8A8"))
         )
         (instance (rename U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_1__RAMB16_S4_1 "U0/lmb_bram_I/RAM_Inst/Using_B16_S4.The_BRAMs[1].RAMB16_S4_1") (viewref netlist (cellref RAMB16BWER (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property BUS_INFO (string "32:INPUT:DIA<31:0>"))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT_00 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_01 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_02 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_03 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_04 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_05 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_06 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_07 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_08 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_09 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_0A (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_0B (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_0C (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_0D (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_0E (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_0F (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_10 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_11 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_12 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_13 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_14 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_15 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_16 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_17 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_18 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_19 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_1A (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_1B (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_1C (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_1D (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_1E (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_1F (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_20 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_21 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_22 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_23 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_24 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_25 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_26 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_27 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_28 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_29 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_2A (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_2B (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_2C (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_2D (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_2E (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_2F (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_30 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_31 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_32 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_33 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_34 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_35 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_36 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_37 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_38 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_39 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_3A (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_3B (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_3C (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_3D (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_3E (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_3F (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_A (string "36'h000000000"))
           (property INIT_B (string "36'h000000000"))
           (property SIM_COLLISION_CHECK (string "NONE"))
           (property SRVAL_A (string "36'h000000000"))
           (property SRVAL_B (string "36'h000000000"))
           (property WRITE_MODE_A (string "READ_FIRST"))
           (property WRITE_MODE_B (string "READ_FIRST"))
           (property INITP_04 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INITP_02 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INITP_03 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INITP_05 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INITP_07 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INITP_01 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INITP_00 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INITP_06 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property DATA_WIDTH_A (integer 4))
           (property DATA_WIDTH_B (integer 4))
           (property DOA_REG (integer 0))
           (property DOB_REG (integer 0))
           (property EN_RSTRAM_A (boolean (true)))
           (property EN_RSTRAM_B (boolean (true)))
           (property RST_PRIORITY_A (string "CE"))
           (property RST_PRIORITY_B (string "CE"))
           (property RSTTYPE (string "SYNC"))
           (property SIM_DEVICE (string "SPARTAN6"))
           (property INIT_FILE (string "NONE"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_FPU_Cond_0 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/FPU_Cond_0") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_FPU_Cond_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/FPU_Cond_1") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27__PC_Bit_I_SUM_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[27].PC_Bit_I/SUM_I") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hF066"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00FF00CACACACA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[10].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'h607AA67800008888"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_0__SRL16E_I "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[0].SRL16E_I") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_ex_Valid_inHibit_EX_MUX_4104_o1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_ex_Valid_inHibit_EX_MUX_4104_o1") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "32'h7F7F7F2A"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7__Operand_Select_Bit_I_Op2_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op2_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25__PC_Bit_I_PC_EX_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/PC_EX_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_of_Valid_early1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/of_Valid_early1") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "8'h7F"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1__Operand_Select_Bit_I_Op2_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/Op2_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_force_jump2_LUT4 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.force_jump2_LUT4") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0200"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_continue_from_brk_rstpot "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/continue_from_brk_rstpot") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___73___U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/continue_from_brk_rstpot"))
           (property INIT (string "8'h10"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_pc_brk_insert "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.pc_brk_insert") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFFFFFFFFFFFFFFFE"))
         )
         (instance (rename U0_dlmb_DBus_Oring_Res_13_1 "U0/dlmb/DBus_Oring.Res<13>1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFFA8A8A8A8A8A8A8"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_Result_Sel_0__instr_OF_0__mux_46_OUT11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_Result_Sel[0]_instr_OF[0]_mux_46_OUT11") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___46___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_Result_Sel[0]_instr_OF[0]_mux_46_OUT11"))
           (property INIT (string "8'h20"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_Result_Sel_0__instr_OF_0__mux_46_OUT21 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_Result_Sel[0]_instr_OF[0]_mux_46_OUT21") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___46___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_Result_Sel[0]_instr_OF[0]_mux_46_OUT11"))
           (property INIT (string "8'h20"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_Read_i "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/doublet_Read_i") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_5__fdr_i "U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[5].fdr_i") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_3__RAMB16_S4_1 "U0/lmb_bram_I/RAM_Inst/Using_B16_S4.The_BRAMs[3].RAMB16_S4_1") (viewref netlist (cellref RAMB16BWER (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property BUS_INFO (string "32:INPUT:DIA<31:0>"))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT_00 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_01 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_02 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_03 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_04 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_05 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_06 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_07 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_08 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_09 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_0A (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_0B (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_0C (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_0D (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_0E (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_0F (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_10 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_11 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_12 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_13 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_14 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_15 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_16 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_17 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_18 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_19 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_1A (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_1B (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_1C (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_1D (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_1E (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_1F (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_20 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_21 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_22 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_23 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_24 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_25 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_26 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_27 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_28 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_29 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_2A (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_2B (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_2C (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_2D (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_2E (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_2F (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_30 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_31 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_32 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_33 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_34 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_35 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_36 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_37 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_38 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_39 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_3A (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_3B (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_3C (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_3D (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_3E (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_3F (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_A (string "36'h000000000"))
           (property INIT_B (string "36'h000000000"))
           (property SIM_COLLISION_CHECK (string "NONE"))
           (property SRVAL_A (string "36'h000000000"))
           (property SRVAL_B (string "36'h000000000"))
           (property WRITE_MODE_A (string "READ_FIRST"))
           (property WRITE_MODE_B (string "READ_FIRST"))
           (property INITP_04 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INITP_02 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INITP_03 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INITP_05 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INITP_07 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INITP_01 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INITP_00 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INITP_06 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property DATA_WIDTH_A (integer 4))
           (property DATA_WIDTH_B (integer 4))
           (property DOA_REG (integer 0))
           (property DOB_REG (integer 0))
           (property EN_RSTRAM_A (boolean (true)))
           (property EN_RSTRAM_B (boolean (true)))
           (property RST_PRIORITY_A (string "CE"))
           (property RST_PRIORITY_B (string "CE"))
           (property RSTTYPE (string "SYNC"))
           (property SIM_DEVICE (string "SPARTAN6"))
           (property INIT_FILE (string "NONE"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19__Register_File_Bit_I_Using_LUT6_RegFile_X1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[19].Register_File_Bit_I/Using_LUT6.RegFile_X1") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24__Register_File_Bit_I_Using_LUT6_RegFile_X1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT6.RegFile_X1") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24__Register_File_Bit_I_Using_LUT6_RegFile_X2 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT6.RegFile_X2") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19__Register_File_Bit_I_Using_LUT6_RegFile_X2 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[19].Register_File_Bit_I/Using_LUT6.RegFile_X2") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0__Result_Mux_Bit_I_EX_Result_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[0].Result_Mux_Bit_I/EX_Result_DFF") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Using_Breakable_Pipe_OpSel1_SPR_MUXCY_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Using_Breakable_Pipe.OpSel1_SPR_MUXCY_1") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_11__SRL16E_I_Use_unisim_MB_SRL16E_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[11].SRL16E_I/Use_unisim.MB_SRL16E_I1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_dlmb_POR_FF_I "U0/dlmb/POR_FF_I") (viewref netlist (cellref FDS (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b1"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00FF00CACACACA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'h607AA67800008888"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'h607AA67800008888"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20__PC_Bit_I_MUXCY_X "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/MUXCY_X") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12__Shift_Logic_Bit_I_Shift_Logic_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[12].Shift_Logic_Bit_I/Shift_Logic_Mux") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_dlmb_DBus_Oring_Res_14_1 "U0/dlmb/DBus_Oring.Res<14>1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFFA8A8A8A8A8A8A8"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[13].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_8_11 "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mmux_serial_to_parallel<8>11") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___21___U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mmux_serial_to_parallel<8>11"))
           (property INIT (string "16'hBA8A"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SEL_data_cmd_AND_375_o1 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SEL_data_cmd_AND_375_o1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h0000000200000000"))
         )
         (instance (rename U0_dlmb_DBus_Oring_Res_0_1 "U0/dlmb/DBus_Oring.Res<0>1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFFA8A8A8A8A8A8A8"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_1__Used_MuxCY_MUXCY_L_I_rt "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[1].Used_MuxCY.MUXCY_L_I_rt") (viewref netlist (cellref LUT1 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "2'h2"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_quadlet_Read_i_glue_set "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/quadlet_Read_i_glue_set") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___7___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/quadlet_Read_i_glue_set"))
           (property INIT (string "32'hBAFFFFFF"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Command_Reg_En_0_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En<0>1") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___0___U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En<0>1"))
           (property INIT (string "32'h00400000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[5].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_0__Used_MuxCY_MUXCY_L_I "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].Used_MuxCY.MUXCY_L_I") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut_0_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut<0>") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "4'h8"))
         )
         (instance (rename U0_dlmb_DBus_Oring_Res_15_1 "U0/dlmb/DBus_Oring.Res<15>1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFFA8A8A8A8A8A8A8"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_6__Select_92_o "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_instr_OF[6]_Select_92_o") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h0000004000400040"))
         )
         (instance (rename U0_dlmb_DBus_Oring_Res_20_1 "U0/dlmb/DBus_Oring.Res<20>1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFFFFEEE0EEE0EEE0"))
         )
         (instance (rename U0_dlmb_DBus_Oring_Res_25_ "U0/dlmb/DBus_Oring.Res<25>") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFFFFAAA8AAA8AAA8"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28__Operand_Select_Bit_I_Op1_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Op1_DFF") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9__Result_Mux_Bit_I_EX_Result_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[9].Result_Mux_Bit_I/EX_Result_DFF") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut_1_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut<1>") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "4'h8"))
         )
         (instance (rename U0_dlmb_DBus_Oring_Res_26_ "U0/dlmb/DBus_Oring.Res<26>") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFFFFAAA8AAA8AAA8"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17__Operand_Select_Bit_I_Op1_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/Op1_DFF") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_dlmb_DBus_Oring_Res_1_1 "U0/dlmb/DBus_Oring.Res<1>1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFFA8A8A8A8A8A8A8"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22__Operand_Select_Bit_I_Op1_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[22].Operand_Select_Bit_I/Op1_DFF") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_2__buffer_Addr_XORCY_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].buffer_Addr_XORCY_I") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut_2_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut<2>") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "4'h8"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11__Operand_Select_Bit_I_Op1_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[11].Operand_Select_Bit_I/Op1_DFF") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut_3_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut<3>") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "4'h8"))
         )
         (instance (rename U0_dlmb_DBus_Oring_Res_28_ "U0/dlmb/DBus_Oring.Res<28>") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFFFFAAA8AAA8AAA8"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut_4_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut<4>") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "4'h8"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_glue_set "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/iFetch_In_Progress_glue_set") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hAA2AFFFFAA2AAA2A"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21__Register_File_Bit_I_Using_LUT6_RegFile_X1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I/Using_LUT6.RegFile_X1") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16__Register_File_Bit_I_Using_LUT6_RegFile_X1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/Using_LUT6.RegFile_X1") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_Using_FPGA_Dbg_Inhibit_EX_FDRSE "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16__Register_File_Bit_I_Using_LUT6_RegFile_X2 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/Using_LUT6.RegFile_X2") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21__Register_File_Bit_I_Using_LUT6_RegFile_X2 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I/Using_LUT6.RegFile_X2") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT11") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "32'hFF545454"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_step "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clr_NM_BRK1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/clr_NM_BRK1") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___81___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF[3]_take_Intr_Now_AND_107_o1"))
           (property INIT (string "4'h8"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_frame_error_glue_set "U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/frame_error_glue_set") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "8'hF4"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut_5_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut<5>") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "4'h8"))
         )
         (instance (rename U0_dlmb_DBus_Oring_Res_16_1 "U0/dlmb/DBus_Oring.Res<16>1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFFFFEEE0EEE0EEE0"))
         )
         (instance (rename U0_dlmb_DBus_Oring_Res_21_1 "U0/dlmb/DBus_Oring.Res<21>1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFFFFEEE0EEE0EEE0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[24].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'h607AA67800008888"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'h607AA67800008888"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Mmux_msb11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Mmux_msb11") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "16'h5140"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[9].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_dlmb_Ready_ORing_i1 "U0/dlmb/Ready_ORing.i1") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "16'hFFF8"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT23 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT23") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "32'hF4440444"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_10 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_10") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_11") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut_6_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut<6>") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "4'h8"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_12 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_12") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT31 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT31") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "32'hF4440444"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_running_rstpot "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/running_rstpot") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h5555444404444444"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_13 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_13") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_dlmb_DBus_Oring_Res_2_1 "U0/dlmb/DBus_Oring.Res<2>1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFFA8A8A8A8A8A8A8"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_0__I_MUX_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.instr_mux_I1/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[0].I_MUX_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00F0F0CCCCAAAA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_14 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_14") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_15 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_15") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_20 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_20") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_16 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_16") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13__Operand_Select_Bit_I_Mmux_op2_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[13].Operand_Select_Bit_I/Mmux_op2_I1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h4404400077377333"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut_7_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut<7>") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "4'h8"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_21 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_21") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_17 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_17") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_22 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_22") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT41 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT41") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "32'hF4440444"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_23 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_23") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_18 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_18") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_19 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_19") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_24 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_24") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_18__fdr_i "U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[18].fdr_i") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_30 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_30") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_25 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_25") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_23__fdr_i "U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[23].fdr_i") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_26 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_26") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_31 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_31") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_27 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_27") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mcount_shift_Count_xor_0_11_INV_0 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mcount_shift_Count_xor<0>11_INV_0") (viewref netlist (cellref LUT1 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "2'h1"))
           (property XILINX_LEGACY_PRIM (string "INV"))
           (property XILINX_REPORT_XFORM (string "INV"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_32 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_32") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT51 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT51") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "32'hF4440444"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_28 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_28") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_29 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_29") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_lmb_reg_read "U0/iomodule_0/lmb_reg_read") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00FF00CACACACA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT61 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT61") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "32'hF4440444"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Using_Breakable_Pipe_Take_Intr_MUXCY_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_1") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Mxor_buffer_Addr_Sum_2__xo_0_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Mxor_buffer_Addr_Sum<2>_xo<0>1") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "4'h6"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_normal_stop_cmd_hold "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Using_Breakable_Pipe_Take_Intr_MUXCY_2 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_2") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Using_Breakable_Pipe_Take_Intr_MUXCY_3 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_3") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_dlmb_DBus_Oring_Res_22_1 "U0/dlmb/DBus_Oring.Res<22>1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFFFFEEE0EEE0EEE0"))
         )
         (instance (rename U0_dlmb_DBus_Oring_Res_17_1 "U0/dlmb/DBus_Oring.Res<17>1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFFFFEEE0EEE0EEE0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT71 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT71") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___44___U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT71"))
           (property INIT (string "8'h80"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_23__SRL16E_I_Use_unisim_MB_SRL16E_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[23].SRL16E_I/Use_unisim.MB_SRL16E_I1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd_i "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_i") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_18__SRL16E_I_Use_unisim_MB_SRL16E_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[18].SRL16E_I/Use_unisim.MB_SRL16E_I1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_0__I_Part_Of_Zero_Detect "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.Zero_Detecting[0].I_Part_Of_Zero_Detect") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT81 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT81") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___43___U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT81"))
           (property INIT (string "8'h80"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_0 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_0") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_dlmb_DBus_Oring_Res_3_1 "U0/dlmb/DBus_Oring.Res<3>1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFFA8A8A8A8A8A8A8"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_1") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_2 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_2") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_3 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_3") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_4 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_4") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT91 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT91") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___43___U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT81"))
           (property INIT (string "8'h80"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_5") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_6") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7__Result_Mux_Bit_I_EX_Result_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[7].Result_Mux_Bit_I/EX_Result_DFF") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_7 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_7") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_8 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_8") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_9 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_9") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19__PC_Bit_I_MUXCY_X "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I/MUXCY_X") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24__PC_Bit_I_MUXCY_X "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/MUXCY_X") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4379_o_data_cmd_AND_376_o11 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/GND_4379_o_data_cmd_AND_376_o11") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___10___U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/GND_4379_o_data_cmd_AND_376_o11"))
           (property INIT (string "32'h00000001"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_5__I_Part_Of_Zero_Detect "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.Zero_Detecting[5].I_Part_Of_Zero_Detect") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[26].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_10__I_MUX_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.instr_mux_I1/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[10].I_MUX_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00F0F0CCCCAAAA"))
         )
         (instance (rename U0_dlmb_DBus_Oring_Res_23_1 "U0/dlmb/DBus_Oring.Res<23>1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFFFFEEE0EEE0EEE0"))
         )
         (instance (rename U0_dlmb_DBus_Oring_Res_18_1 "U0/dlmb/DBus_Oring.Res<18>1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFFFFEEE0EEE0EEE0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_10__fdr_i "U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[10].fdr_i") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_dlmb_DBus_Oring_Res_4_1 "U0/dlmb/DBus_Oring.Res<4>1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFFA8A8A8A8A8A8A8"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_2__SRL16E_I_Use_unisim_MB_SRL16E_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[2].SRL16E_I/Use_unisim.MB_SRL16E_I1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_filter_reset_reset_vec_0 "U0/filter_reset.reset_vec_0") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext8 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sext8") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_filter_reset_reset_vec_1 "U0/filter_reset.reset_vec_1") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_filter_reset_reset_vec_2 "U0/filter_reset.reset_vec_2") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1__Operand_Select_Bit_I_Mmux_op2_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/Mmux_op2_I1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h4404400077377333"))
         )
         (instance (rename U0_dlmb_DBus_Oring_Res_24_1 "U0/dlmb/DBus_Oring.Res<24>1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFFFFAAA8AAA8AAA8"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23__Shift_Logic_Bit_I_Shift_Logic_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[23].Shift_Logic_Bit_I/Shift_Logic_Mux") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18__Shift_Logic_Bit_I_Shift_Logic_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[18].Shift_Logic_Bit_I/Shift_Logic_Mux") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_dlmb_DBus_Oring_Res_19_1 "U0/dlmb/DBus_Oring.Res<19>1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFFFFEEE0EEE0EEE0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21__PC_Bit_I_NewPC_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/NewPC_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hAACA"))
         )
         (instance (rename U0_dlmb_DBus_Oring_Res_5_1 "U0/dlmb/DBus_Oring.Res<5>1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFFA8A8A8A8A8A8A8"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_2__LUT_Delay "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[2].LUT_Delay") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0002"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_rstpot "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/inHibit_EX_rstpot") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "32'hA2A2F3A2"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_i_AS_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/i_AS_I") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h88880888AAAA0AAA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5__Result_Mux_Bit_I_EX_Result_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[5].Result_Mux_Bit_I/EX_Result_DFF") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2__Operand_Select_Bit_I_Mmux_op2_I1_SW0 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[2].Operand_Select_Bit_I/Mmux_op2_I1_SW0") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "16'hFF1B"))
         )
         (instance (rename U0_dlmb_DBus_Oring_Res_30_1 "U0/dlmb/DBus_Oring.Res<30>1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFFFFAAA8AAA8AAA8"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[4].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00FF00CACACACA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_No_Carry_Decoding_alu_carry_select_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.No_Carry_Decoding.alu_carry_select_LUT") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "8'h00"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_29__PLBv46_rdBus_FDRE "U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[29].PLBv46_rdBus_FDRE") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29__Result_Mux_Bit_I_Mul_ALU_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[29].Result_Mux_Bit_I/Mul_ALU_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hEFE0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_3__SRL16E_I "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[3].SRL16E_I") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4__Result_Mux_Bit_I_Mul_ALU_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[4].Result_Mux_Bit_I/Mul_ALU_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hEFE0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_WD_1_GEN4_LOOP_0__BYTESTEER_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.FPGA_LUT6_Target_WD_1.GEN4_LOOP[0].BYTESTEER_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00F0F0CCCCAAAA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28__Result_Mux_Bit_I_EX_Result_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[28].Result_Mux_Bit_I/EX_Result_DFF") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_dlmb_DBus_Oring_Res_6_1 "U0/dlmb/DBus_Oring.Res<6>1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFFA8A8A8A8A8A8A8"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Use_Reg_Neg_DI_FDRE "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Use_Reg_Neg_DI_FDRE") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6__Result_Mux_Bit_I_Result_MUXF5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[6].Result_Mux_Bit_I/Result_MUXF5") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_Config_SRL16E_SRL16E_1 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0167"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_Config_SRL16E_SRL16E_2 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h4227"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4__Operand_Select_Bit_I_Op1_Reg_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[4].Operand_Select_Bit_I/Op1_Reg_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30__Operand_Select_Bit_I_Mmux_op2_I11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/Mmux_op2_I11") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h5455544410111000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25__Operand_Select_Bit_I_Mmux_op2_I11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/Mmux_op2_I11") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h5455544410111000"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_RX_PWR_128_o_MUX_4828_o11 "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mmux_RX_PWR_128_o_MUX_4828_o11") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___75___U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mmux_RX_PWR_128_o_MUX_4828_o11"))
           (property INIT (string "4'hE"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25__PC_Bit_I_Set_DFF_PC_IF_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/Set_DFF.PC_IF_DFF") (viewref netlist (cellref FDSE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b1"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_Ext_BRK_FDRSE "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.Ext_BRK_FDRSE") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_dlmb_DBus_Oring_Res_7_1 "U0/dlmb/DBus_Oring.Res<7>1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFFA8A8A8A8A8A8A8"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_1__First_Bit_First_Bit_I "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Convert_Serial_To_Parallel[1].First_Bit.First_Bit_I") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[10].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_buffer_empty_i_glue_rst "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_buffer_empty_i_glue_rst") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "16'hFF8A"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28__PC_Bit_I_MUXCY_X "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/MUXCY_X") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22__Shift_Logic_Bit_I_Logic_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[22].Shift_Logic_Bit_I/Logic_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h468E"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17__Shift_Logic_Bit_I_Logic_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[17].Shift_Logic_Bit_I/Logic_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h468E"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Force_Val2_FDRSE_glue_set "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Force_Val2_FDRSE_glue_set") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "32'hFFF88F88"))
         )
         (instance (rename U0_dlmb_DBus_Oring_Res_27_1 "U0/dlmb/DBus_Oring.Res<27>1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFFFFAAA8AAA8AAA8"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_3__BYTESTEER_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.EXT_DATA_WRITE_MUX_MSB_I/FPGA_LUT6_Target.GEN4_LOOP[3].BYTESTEER_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00F0F0CCCCAAAA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_9__SRL16E_I_Use_unisim_MB_SRL16E_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[9].SRL16E_I/Use_unisim.MB_SRL16E_I1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[14].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_MUXF6_I "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/MUXF6_I") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3__Result_Mux_Bit_I_EX_Result_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[3].Result_Mux_Bit_I/EX_Result_DFF") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8__Operand_Select_Bit_I_Mmux_op2_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/Mmux_op2_I1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h4404400077377333"))
         )
         (instance (rename U0_dlmb_DBus_Oring_Res_8_1 "U0/dlmb/DBus_Oring.Res<8>1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFFA8A8A8A8A8A8A8"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1__Operand_Select_Bit_I_Mmux_op2_I1_SW0 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/Mmux_op2_I1_SW0") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "16'hFF1B"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5__Shift_Logic_Bit_I_Shift_Logic_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[5].Shift_Logic_Bit_I/Shift_Logic_Mux") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Counter_1__Used_MuxCY_MUXCY_L_I "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/Counter[1].Used_MuxCY.MUXCY_L_I") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_3__I_Part_Of_Zero_Detect "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.Zero_Detecting[3].I_Part_Of_Zero_Detect") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31__Result_Mux_Bit_I_EX_Result_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[31].Result_Mux_Bit_I/EX_Result_DFF") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26__Result_Mux_Bit_I_EX_Result_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[26].Result_Mux_Bit_I/EX_Result_DFF") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21__Result_Mux_Bit_I_Result_MUXF5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[21].Result_Mux_Bit_I/Result_MUXF5") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16__Result_Mux_Bit_I_Result_MUXF5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[16].Result_Mux_Bit_I/Result_MUXF5") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Reg") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_Use_UART_TX_Buffer_Empty_FDRE "U0/Debug.mdm_0/MDM_Core_I1/Use_UART.TX_Buffer_Empty_FDRE") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_i "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mtsmsr_write_i") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[2].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00FF00CACACACA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17__Shift_Logic_Bit_I_Shift_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[17].Shift_Logic_Bit_I/Shift_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hFCAA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22__Shift_Logic_Bit_I_Shift_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[22].Shift_Logic_Bit_I/Shift_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hFCAA"))
         )
         (instance (rename U0_dlmb_DBus_Oring_Res_9_1 "U0/dlmb/DBus_Oring.Res<9>1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFFA8A8A8A8A8A8A8"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20__PC_Bit_I_Set_DFF_PC_IF_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/Set_DFF.PC_IF_DFF") (viewref netlist (cellref FDSE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b1"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_start_Edge_Detected_GND_4442_o_MUX_4833_o11 "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mmux_start_Edge_Detected_GND_4442_o_MUX_4833_o11") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___50___U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mmux_previous_RX_GND_4442_o_MUX_4831_o11"))
           (property INIT (string "16'h0004"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Shift_Carry_In "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Shift_Carry_In") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_0__RAMB16_S4_1 "U0/lmb_bram_I/RAM_Inst/Using_B16_S4.The_BRAMs[0].RAMB16_S4_1") (viewref netlist (cellref RAMB16BWER (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property BUS_INFO (string "32:INPUT:DIA<31:0>"))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT_00 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_01 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_02 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_03 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_04 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_05 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_06 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_07 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_08 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_09 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_0A (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_0B (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_0C (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_0D (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_0E (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_0F (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_10 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_11 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_12 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_13 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_14 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_15 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_16 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_17 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_18 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_19 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_1A (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_1B (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_1C (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_1D (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_1E (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_1F (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_20 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_21 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_22 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_23 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_24 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_25 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_26 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_27 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_28 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_29 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_2A (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_2B (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_2C (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_2D (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_2E (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_2F (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_30 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_31 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_32 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_33 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_34 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_35 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_36 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_37 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_38 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_39 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_3A (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_3B (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_3C (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_3D (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_3E (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_3F (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_A (string "36'h000000000"))
           (property INIT_B (string "36'h000000000"))
           (property SIM_COLLISION_CHECK (string "NONE"))
           (property SRVAL_A (string "36'h000000000"))
           (property SRVAL_B (string "36'h000000000"))
           (property WRITE_MODE_A (string "READ_FIRST"))
           (property WRITE_MODE_B (string "READ_FIRST"))
           (property INITP_04 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INITP_02 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INITP_03 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INITP_05 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INITP_07 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INITP_01 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INITP_00 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INITP_06 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property DATA_WIDTH_A (integer 4))
           (property DATA_WIDTH_B (integer 4))
           (property DOA_REG (integer 0))
           (property DOB_REG (integer 0))
           (property EN_RSTRAM_A (boolean (true)))
           (property EN_RSTRAM_B (boolean (true)))
           (property RST_PRIORITY_A (string "CE"))
           (property RST_PRIORITY_B (string "CE"))
           (property RSTTYPE (string "SYNC"))
           (property SIM_DEVICE (string "SPARTAN6"))
           (property INIT_FILE (string "NONE"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i111_SW0 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i111_SW0") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___10___U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/GND_4379_o_data_cmd_AND_376_o11"))
           (property INIT (string "16'hFFFE"))
         )
         (instance (rename U0_dlmb_DBus_Oring_Res_29_1 "U0/dlmb/DBus_Oring.Res<29>1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFFFFAAA8AAA8AAA8"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_Old_MDM_SEL11 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_Old_MDM_SEL11") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___1___U0/Debug.mdm_0/MDM_Core_I1/Mmux_MDM_SEL11"))
           (property INIT (string "32'h00000040"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_0__Used_MuxCY_MUXCY_L_I_rt "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[0].Used_MuxCY.MUXCY_L_I_rt") (viewref netlist (cellref LUT1 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "2'h2"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_3__XORCY_I_rt "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[3].XORCY_I_rt") (viewref netlist (cellref LUT1 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "2'h2"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21__Shift_Logic_Bit_I_Logic_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[21].Shift_Logic_Bit_I/Logic_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h468E"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16__Shift_Logic_Bit_I_Logic_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[16].Shift_Logic_Bit_I/Logic_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h468E"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28__PC_Bit_I_NewPC_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/NewPC_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hAACA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7__Shift_Logic_Bit_I_Logic_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[7].Shift_Logic_Bit_I/Logic_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h468E"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8__Operand_Select_Bit_I_Op1_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/Op1_DFF") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1__Result_Mux_Bit_I_EX_Result_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[1].Result_Mux_Bit_I/EX_Result_DFF") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_overrun_error_glue_set "U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/overrun_error_glue_set") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "16'h8F88"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2__Operand_Select_Bit_I_Op1_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[2].Operand_Select_Bit_I/Op1_DFF") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18__PC_Bit_I_SUM_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/SUM_I") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hF066"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23__PC_Bit_I_SUM_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/SUM_I") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hF066"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Interrupt_i_rstpot "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Interrupt_i_rstpot") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___47___U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Mmux_Implement_FIT.Using_Counter.Cnt[0]_PWR_136_o_mux_0_OUT21"))
           (property INIT (string "8'h01"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19__Result_Mux_Bit_I_EX_Result_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[19].Result_Mux_Bit_I/EX_Result_DFF") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24__Result_Mux_Bit_I_EX_Result_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[24].Result_Mux_Bit_I/EX_Result_DFF") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Carry_I") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29__Register_File_Bit_I_Using_LUT6_RegFile_X1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/Using_LUT6.RegFile_X1") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29__Register_File_Bit_I_Using_LUT6_RegFile_X2 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/Using_LUT6.RegFile_X2") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_no_sleeping1_INV_0 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/no_sleeping1_INV_0") (viewref netlist (cellref LUT1 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "2'h1"))
           (property XILINX_LEGACY_PRIM (string "INV"))
           (property XILINX_REPORT_XFORM (string "INV"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_30__PLBv46_rdBus_FDRE "U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[30].PLBv46_rdBus_FDRE") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_25__PLBv46_rdBus_FDRE "U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[25].PLBv46_rdBus_FDRE") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21__Shift_Logic_Bit_I_Shift_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[21].Shift_Logic_Bit_I/Shift_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hFCAA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16__Shift_Logic_Bit_I_Shift_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[16].Shift_Logic_Bit_I/Shift_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hFCAA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_clean_iReady_MuxCY_rt "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.clean_iReady_MuxCY_rt") (viewref netlist (cellref LUT1 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "2'h2"))
         )
         (instance (rename U0_Debug_mdm_0_BUFG_DRCK1 "U0/Debug.mdm_0/BUFG_DRCK1") (viewref netlist (cellref BUFG (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7__Shift_Logic_Bit_I_Shift_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[7].Shift_Logic_Bit_I/Shift_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hFCAA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_active_wakeup_rstpot "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/active_wakeup_rstpot") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___80___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/reset_Buffer_Addr1"))
           (property INIT (string "8'h20"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17__Operand_Select_Bit_I_Op1_Reg_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/Op1_Reg_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22__Operand_Select_Bit_I_Op1_Reg_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[22].Operand_Select_Bit_I/Op1_Reg_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_0__XORCY_I1 "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.All_Bits[0].XORCY_I1") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_Mem_Strobe11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_Mem_Strobe11") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "32'h40400040"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27__Result_Mux_Bit_I_Data_Shift_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[27].Result_Mux_Bit_I/Data_Shift_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hE040"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_using_Imm_GND_12_o_MUX_4276_o1_SW0 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_using_Imm_GND_12_o_MUX_4276_o1_SW0") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___76___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_using_Imm_GND_12_o_MUX_4276_o1_SW0"))
           (property INIT (string "8'hFB"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_21 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/sext<0>21") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___23___U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/sext<0>21"))
           (property INIT (string "16'hEA40"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6__Shift_Logic_Bit_I_Logic_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[6].Shift_Logic_Bit_I/Logic_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h468E"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_1__XORCY_I "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[1].XORCY_I") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_1__I_Part_Of_Zero_Detect "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.Zero_Detecting[1].I_Part_Of_Zero_Detect") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[8].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'h607AA67800008888"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT4_SW0 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT4_SW0") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___91___U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.Ext_BRK_FDRSE_glue_set"))
           (property INIT (string "8'h80"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22__Result_Mux_Bit_I_EX_Result_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[22].Result_Mux_Bit_I/EX_Result_DFF") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17__Result_Mux_Bit_I_EX_Result_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[17].Result_Mux_Bit_I/EX_Result_DFF") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_3__FDS_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[3].FDS_I") (viewref netlist (cellref FDS (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b1"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg_clear_glue_set "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_glue_set") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___89___U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd1"))
           (property INIT (string "4'hE"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_hit_0 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/dbg_hit_0") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30__Operand_Select_Bit_I_Op2_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25__Operand_Select_Bit_I_Op2_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_6__SRL16E_I "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[6].SRL16E_I") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14__Operand_Select_Bit_I_Op1_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[14].Operand_Select_Bit_I/Op1_DFF") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22__PC_Bit_I_PC_EX_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/PC_EX_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt_5_1_INV_0 "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.New_Cnt<5>1_INV_0") (viewref netlist (cellref LUT1 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "2'h1"))
           (property XILINX_LEGACY_PRIM (string "INV"))
           (property XILINX_REPORT_XFORM (string "INV"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_8__fdr_i "U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[8].fdr_i") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_29__Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Using_FPGA.MSR_Bits[29].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Start_rstpot "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_Start_rstpot") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "32'h11110010"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i17_SW0 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i17_SW0") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "32'hFFFF1110"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_0 "U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector_0") (viewref netlist (cellref FDC_1 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1 "U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector_1") (viewref netlist (cellref FDC_1 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_2 "U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector_2") (viewref netlist (cellref FDC_1 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_3 "U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector_3") (viewref netlist (cellref FDC_1 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6__Shift_Logic_Bit_I_Shift_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[6].Shift_Logic_Bit_I/Shift_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hFCAA"))
         )
         (instance (rename U0_iomodule_0_write_data_0 "U0/iomodule_0/write_data_0") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_write_data_1 "U0/iomodule_0/write_data_1") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_write_data_2 "U0/iomodule_0/write_data_2") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_write_data_3 "U0/iomodule_0/write_data_3") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_write_data_4 "U0/iomodule_0/write_data_4") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_write_data_5 "U0/iomodule_0/write_data_5") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_write_data_6 "U0/iomodule_0/write_data_6") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_write_data_7 "U0/iomodule_0/write_data_7") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_write_data_8 "U0/iomodule_0/write_data_8") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper_0 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper_0") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_write_data_9 "U0/iomodule_0/write_data_9") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_sync_detected_SW0 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/sync_detected_SW0") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___66___U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Dbg_Reg_En_I71"))
           (property INIT (string "16'hFEFF"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper_1") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_force_di1_LUT3 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.force_di1_LUT3") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "8'hB4"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_5__I_MUX_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.instr_mux_I1/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[5].I_MUX_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00F0F0CCCCAAAA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'h607AA67800008888"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_0__fdr_i "U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[0].fdr_i") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28__PC_Bit_I_XOR_X "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/XOR_X") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15__Result_Mux_Bit_I_EX_Result_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[15].Result_Mux_Bit_I/EX_Result_DFF") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20__Result_Mux_Bit_I_EX_Result_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[20].Result_Mux_Bit_I/EX_Result_DFF") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Unsigned_Op "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Unsigned_Op") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29__Operand_Select_Bit_I_Op1_Reg_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Op1_Reg_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3__Register_File_Bit_I_Using_LUT6_RegFile_X1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[3].Register_File_Bit_I/Using_LUT6.RegFile_X1") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3__Register_File_Bit_I_Using_LUT6_RegFile_X2 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[3].Register_File_Bit_I/Using_LUT6.RegFile_X2") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_OpSel1_PC1_SW0 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_OpSel1_PC1_SW0") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___54___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GND_12_o_MUX_4329_o11"))
           (property INIT (string "4'h1"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_DataBits") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4231_o11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GND_12_o_MUX_4231_o11") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___55___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GND_12_o_MUX_4231_o11"))
           (property INIT (string "32'h00000004"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_dbg_brki_hit_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Status_Reg_Handle.dbg_brki_hit_1") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_10__SRL16E_I_Use_unisim_MB_SRL16E_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[10].SRL16E_I/Use_unisim.MB_SRL16E_I1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[28].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0__Operand_Select_Bit_I_Mmux_op1_SPR11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Mmux_op1_SPR11") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___45___U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Mmux_op1_SPR11"))
           (property INIT (string "4'h4"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/reservation") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8__Operand_Select_Bit_I_Mmux_op2_I1_SW0 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/Mmux_op2_I1_SW0") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "16'hFF1B"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_15__I_MUX_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.instr_mux_I1/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[15].I_MUX_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00F0F0CCCCAAAA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_force_di2_LUT4 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.force_di2_LUT4") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hAABA"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_26__fdr_i "U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[26].fdr_i") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_31__fdr_i "U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[31].fdr_i") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29__Result_Mux_Bit_I_EX_Result_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[29].Result_Mux_Bit_I/EX_Result_DFF") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_SEL_inv1_INV_0 "U0/Debug.mdm_0/MDM_Core_I1/SEL_inv1_INV_0") (viewref netlist (cellref LUT1 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "2'h1"))
           (property XILINX_LEGACY_PRIM (string "INV"))
           (property XILINX_REPORT_XFORM (string "INV"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13__Result_Mux_Bit_I_EX_Result_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[13].Result_Mux_Bit_I/EX_Result_DFF") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4186_o11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GND_12_o_MUX_4186_o11") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___3___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GND_12_o_MUX_4186_o11"))
           (property INIT (string "32'h00400000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4241_o11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GND_12_o_MUX_4241_o11") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___2___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GND_12_o_MUX_4241_o11"))
           (property INIT (string "32'h00400000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2__Shift_Logic_Bit_I_Shift_Logic_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[2].Shift_Logic_Bit_I/Shift_Logic_Mux") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0__Register_File_Bit_I_Using_LUT6_RegFile_X1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/Using_LUT6.RegFile_X1") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00FF00CACACACA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0__Register_File_Bit_I_Using_LUT6_RegFile_X2 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/Using_LUT6.RegFile_X2") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_4__I_Part_Of_Zero_Detect "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.Zero_Detecting[4].I_Part_Of_Zero_Detect") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_4__MUXCY_L_I1 "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.All_Bits[4].MUXCY_L_I1") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26__Result_Mux_Bit_I_Mul_ALU_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[26].Result_Mux_Bit_I/Mul_ALU_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hEFE0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31__Result_Mux_Bit_I_Mul_ALU_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[31].Result_Mux_Bit_I/Mul_ALU_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hEFE0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27__PC_Bit_I_MUXCY_X "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[27].PC_Bit_I/MUXCY_X") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14__Operand_Select_Bit_I_Mmux_op2_I1_SW0 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[14].Operand_Select_Bit_I/Mmux_op2_I1_SW0") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "16'hFF1B"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1__Result_Mux_Bit_I_Mul_ALU_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[1].Result_Mux_Bit_I/Mul_ALU_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hEFE0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_1__buffer_Addr_XORCY_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].buffer_Addr_XORCY_I") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_13__fdr_i "U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[13].fdr_i") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15__Result_Mux_Bit_I_Mul_ALU_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[15].Result_Mux_Bit_I/Mul_ALU_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hEFE0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20__Result_Mux_Bit_I_Mul_ALU_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[20].Result_Mux_Bit_I/Mul_ALU_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hEFE0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_4__Rest_Bits_Others_I "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Convert_Serial_To_Parallel[4].Rest_Bits.Others_I") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_1__SRLC16E_I_Use_unisim_MB_SRL16CE_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1") (viewref netlist (cellref SRLC16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_of_brki_hit1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/of_brki_hit1") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___16___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/OF_brki_0x184"))
           (property INIT (string "32'h80000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Mxor_buffer_Addr_Sum_1__xo_0_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Mxor_buffer_Addr_Sum<1>_xo<0>1") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "4'h6"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28__Result_Mux_Bit_I_Result_MUXF5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[28].Result_Mux_Bit_I/Result_MUXF5") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28__Result_Mux_Bit_I_Data_Shift_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[28].Result_Mux_Bit_I/Data_Shift_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hE040"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12__Operand_Select_Bit_I_Mmux_op2_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Mmux_op2_I1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h4404400077377333"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_using_Imm_GND_12_o_MUX_4276_o1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_using_Imm_GND_12_o_MUX_4276_o1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h0000000100010001"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3__Result_Mux_Bit_I_Result_MUXF5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[3].Result_Mux_Bit_I/Result_MUXF5") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I__n09271_INV_0 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/_n09271_INV_0") (viewref netlist (cellref LUT1 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "2'h1"))
           (property XILINX_LEGACY_PRIM (string "INV"))
           (property XILINX_REPORT_XFORM (string "INV"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27__Result_Mux_Bit_I_EX_Result_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[27].Result_Mux_Bit_I/EX_Result_DFF") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26__Shift_Logic_Bit_I_Shift_Logic_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[26].Shift_Logic_Bit_I/Shift_Logic_Mux") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31__Shift_Logic_Bit_I_Shift_Logic_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[31].Shift_Logic_Bit_I/Shift_Logic_Mux") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_3__XORCY_I1 "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.All_Bits[3].XORCY_I1") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_7__BYTESTEER_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.EXT_DATA_WRITE_MUX_MSB_I/FPGA_LUT6_Target.GEN4_LOOP[7].BYTESTEER_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00F0F0CCCCAAAA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mul_Handling_mbar_first "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mul_Handling.mbar_first") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_ex_Valid_inHibit_EX_MUX_4104_o1_SW0 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_ex_Valid_inHibit_EX_MUX_4104_o1_SW0") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h1010FF1010101010"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[12].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_22__SRL16E_I_Use_unisim_MB_SRL16E_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[22].SRL16E_I/Use_unisim.MB_SRL16E_I1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_17__SRL16E_I_Use_unisim_MB_SRL16E_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[17].SRL16E_I/Use_unisim.MB_SRL16E_I1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_inHibit_EX_MUX_4288_o11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_inHibit_EX_MUX_4288_o11") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h0000008000800080"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_N "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_Step_N") (viewref netlist (cellref FDS (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b1"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11__Result_Mux_Bit_I_EX_Result_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[11].Result_Mux_Bit_I/EX_Result_DFF") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_29__Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_ce "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Using_FPGA.MSR_Bits[29].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I_glue_ce") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h5410FEBA54105410"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[18].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_stopping_allowed1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.stopping_allowed1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hAAAAAAAAAAAAAA02"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[16].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_start_Edge_Detected "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/start_Edge_Detected") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_previous_RX_GND_4442_o_MUX_4831_o11 "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mmux_previous_RX_GND_4442_o_MUX_4831_o11") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___50___U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mmux_previous_RX_GND_4442_o_MUX_4831_o11"))
           (property INIT (string "4'h4"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_New_Carry_MUXCY "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.New_Carry_MUXCY") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_of_PipeRun_MuxCY_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.of_PipeRun_MuxCY_1") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_0__LUT_Delay "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0002"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27__PC_Bit_I_PC_EX_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[27].PC_Bit_I/PC_EX_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Ext_BRK_ext_nm_brk_i_OR_90_o1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Ext_BRK_ext_nm_brk_i_OR_90_o1") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___78___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Ext_BRK_ext_nm_brk_i_OR_90_o1"))
           (property INIT (string "8'hF4"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13__Result_Mux_Bit_I_Result_MUXF5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[13].Result_Mux_Bit_I/Result_MUXF5") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_1__SRL16E_I_Use_unisim_MB_SRL16E_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[1].SRL16E_I/Use_unisim.MB_SRL16E_I1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20__Operand_Select_Bit_I_Op1_Reg_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[20].Operand_Select_Bit_I/Op1_Reg_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15__Operand_Select_Bit_I_Op1_Reg_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op1_Reg_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_2__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h3FFF"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0__Operand_Select_Bit_I_Mmux_op2_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Mmux_op2_I1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h1011100054555444"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_1__Used_MuxCY_MUXCY_L_I "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[1].Used_MuxCY.MUXCY_L_I") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00FF00CACACACA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I/Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00FF00CACACACA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25__Result_Mux_Bit_I_EX_Result_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[25].Result_Mux_Bit_I/EX_Result_DFF") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30__Result_Mux_Bit_I_EX_Result_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[30].Result_Mux_Bit_I/EX_Result_DFF") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_7__BYTESTEER_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.Data_Read_Steering_I/FPGA_LUT6_Target.GEN_LOOP[7].BYTESTEER_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00F0F0CCCCAAAA"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_Ext_BRK_FDRSE_glue_set "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.Ext_BRK_FDRSE_glue_set") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___91___U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.Ext_BRK_FDRSE_glue_set"))
           (property INIT (string "4'hE"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_BE_BYTE_2_3_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.FPGA_LUT6_Target_BE.BYTE_2_3_I") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'h151F151F454F454F"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10__Shift_Logic_Bit_I_Shift_Logic_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[10].Shift_Logic_Bit_I/Shift_Logic_Mux") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18__PC_Bit_I_Set_DFF_PC_IF_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/Set_DFF.PC_IF_DFF") (viewref netlist (cellref FDSE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b1"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23__PC_Bit_I_Set_DFF_PC_IF_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/Set_DFF.PC_IF_DFF") (viewref netlist (cellref FDSE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b1"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_0__Used_MuxCY_MUXCY_L_I_rt "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].Used_MuxCY.MUXCY_L_I_rt") (viewref netlist (cellref LUT1 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "2'h2"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_MULT_AND_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MULT_AND_I") (viewref netlist (cellref MULT_AND (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5__Operand_Select_Bit_I_Op1_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[5].Operand_Select_Bit_I/Op1_DFF") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_2__I_Part_Of_Zero_Detect "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.Zero_Detecting[2].I_Part_Of_Zero_Detect") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8__Shift_Logic_Bit_I_Shift_Logic_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[8].Shift_Logic_Bit_I/Shift_Logic_Mux") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_hold_I") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT11 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT11") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "16'h7520"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_writing "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/writing") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_select_ALU_Carry "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/select_ALU_Carry") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_29__SRL16E_I_Use_unisim_MB_SRL16E_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[29].SRL16E_I/Use_unisim.MB_SRL16E_I1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3__Operand_Select_Bit_I_Op1_Reg_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[3].Operand_Select_Bit_I/Op1_Reg_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT31 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT31") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "16'hFDA8"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_data_is_sent "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/data_is_sent") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_recycle1 "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/recycle1") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___52___U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mmux_serial_to_parallel<6>11"))
           (property INIT (string "8'h54"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_Using_FPGA_Stop_Instr_Fetch_FDRSE "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Stop_Instr_Fetch_FDRSE") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT2 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT2") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hDF5FD5558A0A8000"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT4 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT4") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hDF5FD5558A0A8000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_Reg_Test_Equal_i1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_Reg_Test_Equal_i1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFFFFFFFFFFFFFF7F"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT51 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT51") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "16'h7520"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23__Result_Mux_Bit_I_EX_Result_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[23].Result_Mux_Bit_I/EX_Result_DFF") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_1__I_MUX_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.instr_mux_I1/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[1].I_MUX_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00F0F0CCCCAAAA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18__Result_Mux_Bit_I_EX_Result_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[18].Result_Mux_Bit_I/EX_Result_DFF") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30__Result_Mux_Bit_I_Data_Shift_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[30].Result_Mux_Bit_I/Data_Shift_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hE040"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25__Result_Mux_Bit_I_Data_Shift_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[25].Result_Mux_Bit_I/Data_Shift_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hE040"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_2__Used_MuxCY_MUXCY_L_I "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].Used_MuxCY.MUXCY_L_I") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT61 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT61") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "16'h7520"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Counter_1__XORCY_I "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/Counter[1].XORCY_I") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25__Shift_Logic_Bit_I_Logic_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[25].Shift_Logic_Bit_I/Logic_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h468E"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30__Shift_Logic_Bit_I_Logic_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[30].Shift_Logic_Bit_I/Logic_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h468E"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT71 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT71") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___67___U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT71"))
           (property INIT (string "16'h7520"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_1__XORCY_I "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[1].XORCY_I") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_swx_ready "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/swx_ready") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_2__SRL16E_I "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[2].SRL16E_I") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT81 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT81") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h8088888888888888"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_8__SRL16E_I_Use_unisim_MB_SRL16E_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[8].SRL16E_I/Use_unisim.MB_SRL16E_I1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7__Operand_Select_Bit_I_Mmux_op2_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Mmux_op2_I1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h4404400077377333"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26__Operand_Select_Bit_I_Op1_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I/Op1_DFF") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31__Operand_Select_Bit_I_Op1_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29__Result_Mux_Bit_I_Data_Shift_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[29].Result_Mux_Bit_I/Data_Shift_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hE040"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Write_Strobe1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Write_Strobe1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h4000400000004000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_glue_set "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Carry_I_glue_set") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "32'hFFFF0222"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_s_I11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/of_PipeRun_s_I11") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFFFFFFFF44444440"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28__Operand_Select_Bit_I_Op2_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Op2_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_11__I_MUX_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.instr_mux_I1/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[11].I_MUX_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00F0F0CCCCAAAA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17__Operand_Select_Bit_I_Op2_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/Op2_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22__Operand_Select_Bit_I_Op2_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[22].Operand_Select_Bit_I/Op2_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30__Shift_Logic_Bit_I_Shift_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[30].Shift_Logic_Bit_I/Shift_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hFCAA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25__Shift_Logic_Bit_I_Shift_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[25].Shift_Logic_Bit_I/Shift_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hFCAA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Correct_Carry_MUXCY "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Correct_Carry_MUXCY") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11__Operand_Select_Bit_I_Op2_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[11].Operand_Select_Bit_I/Op2_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[9].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_OpSel1_PC1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_OpSel1_PC1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFFFFFFFF45444444"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_alu_Op_II11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_alu_Op_II11") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFBFFFFFFFFFFFFFF"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_lwx_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/is_lwx_I") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_alu_Op_II21 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_alu_Op_II21") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h1410101010101010"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_0 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_0") (viewref netlist (cellref FDE_1 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1") (viewref netlist (cellref FDE_1 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_2 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_2") (viewref netlist (cellref FDE_1 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21__Result_Mux_Bit_I_EX_Result_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[21].Result_Mux_Bit_I/EX_Result_DFF") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16__Result_Mux_Bit_I_EX_Result_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[16].Result_Mux_Bit_I/EX_Result_DFF") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_3 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_3") (viewref netlist (cellref FDE_1 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_4 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_4") (viewref netlist (cellref FDE_1 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_5 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_5") (viewref netlist (cellref FDE_1 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_6 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_6") (viewref netlist (cellref FDE_1 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_7 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_7") (viewref netlist (cellref FDE_1 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_TClk "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_TClk") (viewref netlist (cellref FDCE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19__Shift_Logic_Bit_I_Logic_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[19].Shift_Logic_Bit_I/Logic_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h468E"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24__Shift_Logic_Bit_I_Logic_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[24].Shift_Logic_Bit_I/Logic_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h468E"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00FF00CACACACA"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_6__XORCY_I1 "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.All_Bits[6].XORCY_I1") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18__PC_Bit_I_NewPC_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/NewPC_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hAACA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23__PC_Bit_I_NewPC_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/NewPC_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hAACA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8__Register_File_Bit_I_Using_LUT6_RegFile_X1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[8].Register_File_Bit_I/Using_LUT6.RegFile_X1") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i_0 "U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_0") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8__Register_File_Bit_I_Using_LUT6_RegFile_X2 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[8].Register_File_Bit_I/Using_LUT6.RegFile_X2") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[20].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_MSR") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3__Operand_Select_Bit_I_Mmux_op2_I1_SW0 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[3].Operand_Select_Bit_I/Mmux_op2_I1_SW0") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "16'hFF1B"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24__PC_Bit_I_XOR_X "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/XOR_X") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19__PC_Bit_I_XOR_X "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I/XOR_X") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_6__SRLC16E_I_Use_unisim_MB_SRL16CE_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1") (viewref netlist (cellref SRLC16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_Reg_Test_Equal_N_i11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_Reg_Test_Equal_N_i11") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "32'h00202000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19__Shift_Logic_Bit_I_Shift_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[19].Shift_Logic_Bit_I/Shift_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hFCAA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24__Shift_Logic_Bit_I_Shift_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[24].Shift_Logic_Bit_I/Shift_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hFCAA"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data_write") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'h607AA67800008888"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[18].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'h607AA67800008888"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1_0 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_1_0") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13__Register_File_Bit_I_Using_LUT6_RegFile_X1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/Using_LUT6.RegFile_X1") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_1_1") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13__Register_File_Bit_I_Using_LUT6_RegFile_X2 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/Using_LUT6.RegFile_X2") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1_2 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_1_2") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1_3 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_1_3") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4150_o151 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GND_12_o_MUX_4150_o151") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h0000000000000080"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1_4 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_1_4") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14__Result_Mux_Bit_I_EX_Result_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[14].Result_Mux_Bit_I/EX_Result_DFF") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_decode_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_decode_I") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1_5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_1_5") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1_6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_1_6") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21__Operand_Select_Bit_I_Op1_Reg_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[21].Operand_Select_Bit_I/Op1_Reg_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16__Operand_Select_Bit_I_Op1_Reg_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[16].Operand_Select_Bit_I/Op1_Reg_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_1__MUXCY_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.Compare[1].MUXCY_I") (viewref netlist (cellref MUXCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_0 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_0") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_1__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hFFFF"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_1") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17__Result_Mux_Bit_I_Data_Shift_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[17].Result_Mux_Bit_I/Data_Shift_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hE040"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_2 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_2") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22__Result_Mux_Bit_I_Data_Shift_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[22].Result_Mux_Bit_I/Data_Shift_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hE040"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23__Shift_Logic_Bit_I_Logic_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[23].Shift_Logic_Bit_I/Logic_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h468E"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18__Shift_Logic_Bit_I_Logic_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[18].Shift_Logic_Bit_I/Logic_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h468E"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_3 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_3") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_4 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_4") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_5") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_6") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_7 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_7") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_8 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_8") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9__Shift_Logic_Bit_I_Logic_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[9].Shift_Logic_Bit_I/Logic_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h468E"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_9 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg_9") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt_4_1_INV_0 "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.New_Cnt<4>1_INV_0") (viewref netlist (cellref LUT1 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "2'h1"))
           (property XILINX_LEGACY_PRIM (string "INV"))
           (property XILINX_REPORT_XFORM (string "INV"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_TClk "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_Step_TClk") (viewref netlist (cellref FDCE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_3__fdr_i "U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[3].fdr_i") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_0 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_0") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5__Register_File_Bit_I_Using_LUT6_RegFile_X1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[5].Register_File_Bit_I/Using_LUT6.RegFile_X1") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/register_write") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_1") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5__Register_File_Bit_I_Using_LUT6_RegFile_X2 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[5].Register_File_Bit_I/Using_LUT6.RegFile_X2") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_2 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_2") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_LMB_ReadStrobe_LMB_AddrStrobe_AND_392_o "U0/iomodule_0/LMB_ReadStrobe_LMB_AddrStrobe_AND_392_o") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h0000000000000080"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_3 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_3") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Reg_Test_Equal_N_FDRE "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Reg_Test_Equal_N_FDRE") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_4 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_4") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_5") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_6") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Valid_Reg1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Valid_Reg1") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___6___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/n0181<0>1"))
           (property INIT (string "32'hFFFFFFFE"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8__Result_Mux_Bit_I_Result_MUXF5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[8].Result_Mux_Bit_I/Result_MUXF5") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_7 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_7") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29__PC_Bit_I_XOR_X "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/XOR_X") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_8 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_8") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24__Operand_Select_Bit_I_Mmux_op1_SPR11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/Mmux_op1_SPR11") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___70___U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/Mmux_op1_SPR11"))
           (property INIT (string "4'h8"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_9 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_9") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_4__MUXCY_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.Compare[4].MUXCY_I") (viewref netlist (cellref MUXCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26__Result_Mux_Bit_I_Data_Shift_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[26].Result_Mux_Bit_I/Data_Shift_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hE040"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31__Result_Mux_Bit_I_Data_Shift_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[31].Result_Mux_Bit_I/Data_Shift_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hE040"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18__Result_Mux_Bit_I_Mul_ALU_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[18].Result_Mux_Bit_I/Mul_ALU_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hEFE0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd_inv1_INV_0 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_inv1_INV_0") (viewref netlist (cellref LUT1 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "2'h1"))
           (property XILINX_LEGACY_PRIM (string "INV"))
           (property XILINX_REPORT_XFORM (string "INV"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23__Result_Mux_Bit_I_Mul_ALU_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[23].Result_Mux_Bit_I/Mul_ALU_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hEFE0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[22].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'h607AA67800008888"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'h607AA67800008888"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12__Result_Mux_Bit_I_Mul_ALU_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[12].Result_Mux_Bit_I/Mul_ALU_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hEFE0"))
         )
         (instance (rename U0_dlmb_cntlr_Sl_Rdy "U0/dlmb_cntlr/Sl_Rdy") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_set_BIP_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/set_BIP_I") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18__Shift_Logic_Bit_I_Shift_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[18].Shift_Logic_Bit_I/Shift_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hFCAA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23__Shift_Logic_Bit_I_Shift_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[23].Shift_Logic_Bit_I/Shift_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hFCAA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10__Register_File_Bit_I_Using_LUT6_RegFile_X1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/Using_LUT6.RegFile_X1") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12__Result_Mux_Bit_I_EX_Result_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[12].Result_Mux_Bit_I/EX_Result_DFF") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10__Register_File_Bit_I_Using_LUT6_RegFile_X2 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/Using_LUT6.RegFile_X2") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_BIP_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/reset_BIP_I") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9__Shift_Logic_Bit_I_Shift_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[9].Shift_Logic_Bit_I/Shift_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hFCAA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Reg_PWR_12_o_MUX_4173_o11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_write_Reg_PWR_12_o_MUX_4173_o11") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___57___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.OpSel1_SPR_Select_LUT_3"))
           (property INIT (string "16'h01AB"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Reg_PWR_12_o_MUX_4173_o12 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_write_Reg_PWR_12_o_MUX_4173_o12") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h20FF75FF20FF20FF"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_29__fdr_i "U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[29].fdr_i") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_7__MUXCY_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.Compare[7].MUXCY_I") (viewref netlist (cellref MUXCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_5__SRL16E_I "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[5].SRL16E_I") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8__Shift_Logic_Bit_I_Logic_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[8].Shift_Logic_Bit_I/Logic_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h468E"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18__Result_Mux_Bit_I_Result_MUXF5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[18].Result_Mux_Bit_I/Result_MUXF5") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23__Result_Mux_Bit_I_Result_MUXF5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[23].Result_Mux_Bit_I/Result_MUXF5") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Full_32_bit_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_1") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28__Operand_Select_Bit_I_Op1_Reg_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Op1_Reg_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_3__FDRE_I "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[3].FDRE_I") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_stop_CPU_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Status_Reg_Handle.stop_CPU_1") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_21__fdr_i "U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[21].fdr_i") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_16__fdr_i "U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[16].fdr_i") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[18].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_dlmb_cntlr_lmb_as "U0/dlmb_cntlr/lmb_as") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10__Result_Mux_Bit_I_EX_Result_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[10].Result_Mux_Bit_I/EX_Result_DFF") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8__Shift_Logic_Bit_I_Shift_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[8].Shift_Logic_Bit_I/Shift_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hFCAA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27__Operand_Select_Bit_I_Mmux_op1_SPR11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/Mmux_op1_SPR11") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___69___U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/Mmux_op1_SPR11"))
           (property INIT (string "4'h8"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_GND_164_o_PWR_65_o_MUX_4604_o111 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_GND_164_o_PWR_65_o_MUX_4604_o111") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h5555555555555557"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29__Shift_Logic_Bit_I_Shift_Logic_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[29].Shift_Logic_Bit_I/Shift_Logic_Mux") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter_0 "U0/Debug.mdm_0/MDM_Core_I1/TDI_Shifter_0") (viewref netlist (cellref FDCE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter_1 "U0/Debug.mdm_0/MDM_Core_I1/TDI_Shifter_1") (viewref netlist (cellref FDCE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter_2 "U0/Debug.mdm_0/MDM_Core_I1/TDI_Shifter_2") (viewref netlist (cellref FDCE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_GND_164_o_PWR_65_o_MUX_4604_o121 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_GND_164_o_PWR_65_o_MUX_4604_o121") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___0___U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En<0>1"))
           (property INIT (string "32'h00400000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_0 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg_0") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter_3 "U0/Debug.mdm_0/MDM_Core_I1/TDI_Shifter_3") (viewref netlist (cellref FDCE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_3__BYTESTEER_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.Data_Read_Steering_I/FPGA_LUT6_Target.GEN_LOOP[3].BYTESTEER_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00F0F0CCCCAAAA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_4 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg_4") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg_5") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[12].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_8 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg_8") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_instr_OF_0__GND_12_o_MUX_4178_o11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_instr_OF[0]_GND_12_o_MUX_4178_o11") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___55___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GND_12_o_MUX_4231_o11"))
           (property INIT (string "4'h1"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8__Operand_Select_Bit_I_Op2_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/Op2_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_3__FDRE_I "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[3].FDRE_I") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2__Operand_Select_Bit_I_Op2_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[2].Operand_Select_Bit_I/Op2_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OpSel2_Imm "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/OpSel2_Imm") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFFFFFFFF44444544"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8__Result_Mux_Bit_I_Data_Shift_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[8].Result_Mux_Bit_I/Data_Shift_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hE040"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_5__SRLC16E_I_Use_unisim_MB_SRL16CE_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1") (viewref netlist (cellref SRLC16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_stop_Bit_Position_GND_4442_o_MUX_4850_o11 "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mmux_stop_Bit_Position_GND_4442_o_MUX_4850_o11") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___14___U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Frame_Error1"))
           (property INIT (string "32'h40000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_quadlet_Read_i "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/quadlet_Read_i") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23__Result_Mux_Bit_I_Data_Shift_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[23].Result_Mux_Bit_I/Data_Shift_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hE040"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18__Result_Mux_Bit_I_Data_Shift_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[18].Result_Mux_Bit_I/Data_Shift_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hE040"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0__ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_Pre_MUXCY_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT6.Last_Bit.Pre_MUXCY_I") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19__PC_Bit_I_PC_EX_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I/PC_EX_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11__Operand_Select_Bit_I_Mmux_op2_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[11].Operand_Select_Bit_I/Mmux_op2_I1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h4404400077377333"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24__PC_Bit_I_PC_EX_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/PC_EX_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_lmb_reg_read_Q "U0/iomodule_0/lmb_reg_read_Q") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00FF00CACACACA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00FF00CACACACA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0__ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_I_ALU_LUT_2 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT6.Last_Bit.I_ALU_LUT_2") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hFA0A"))
         )
         (instance XST_GND (viewref netlist (cellref GND (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_0 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg_0") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[8].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Mmux_h_Cnt_0_11_INV_0 "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/Mmux_h_Cnt<0>11_INV_0") (viewref netlist (cellref LUT1 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "2'h1"))
           (property XILINX_LEGACY_PRIM (string "INV"))
           (property XILINX_REPORT_XFORM (string "INV"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_cnt_cy_3_1_INV_0 "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/cnt_cy<3>1_INV_0") (viewref netlist (cellref LUT1 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "2'h1"))
           (property XILINX_LEGACY_PRIM (string "INV"))
           (property XILINX_REPORT_XFORM (string "INV"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_21__SRL16E_I_Use_unisim_MB_SRL16E_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[21].SRL16E_I/Use_unisim.MB_SRL16E_I1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_16__SRL16E_I_Use_unisim_MB_SRL16E_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[16].SRL16E_I/Use_unisim.MB_SRL16E_I1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_6__I_MUX_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.instr_mux_I1/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[6].I_MUX_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00F0F0CCCCAAAA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13__Shift_Logic_Bit_I_Shift_Logic_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[13].Shift_Logic_Bit_I/Shift_Logic_Mux") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0__ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_maintain_sign_n1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT6.Last_Bit.maintain_sign_n1") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "16'hFDDF"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29__Operand_Select_Bit_I_Op1_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Op1_DFF") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18__Operand_Select_Bit_I_Op1_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I/Op1_DFF") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23__Operand_Select_Bit_I_Op1_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/Op1_DFF") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28__PC_Bit_I_SUM_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/SUM_I") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hF066"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_28__PLBv46_rdBus_FDRE "U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[28].PLBv46_rdBus_FDRE") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_Mmux_uart_tx_write11 "U0/iomodule_0/Mmux_uart_tx_write11") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "32'h00000040"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_3__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.The_Cache_Addresses[3].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_1 "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_1") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12__Operand_Select_Bit_I_Op1_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Op1_DFF") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_2 "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_2") (viewref netlist (cellref FDS (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b1"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4396_o11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GND_12_o_MUX_4396_o11") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h0000000000000080"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i132_SW0 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i132_SW0") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFD75B931EC64A820"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[26].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_0__SRL16E_I_Use_unisim_MB_SRL16E_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[0].SRL16E_I/Use_unisim.MB_SRL16E_I1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_New_Carry_MUXCY_rt "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.New_Carry_MUXCY_rt") (viewref netlist (cellref LUT1 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "2'h2"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26__Register_File_Bit_I_Using_LUT6_RegFile_X1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/Using_LUT6.RegFile_X1") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31__Register_File_Bit_I_Using_LUT6_RegFile_X1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[31].Register_File_Bit_I/Using_LUT6.RegFile_X1") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14__Operand_Select_Bit_I_Op1_Reg_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[14].Operand_Select_Bit_I/Op1_Reg_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26__Register_File_Bit_I_Using_LUT6_RegFile_X2 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/Using_LUT6.RegFile_X2") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31__Register_File_Bit_I_Using_LUT6_RegFile_X2 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[31].Register_File_Bit_I/Using_LUT6.RegFile_X2") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14__Operand_Select_Bit_I_Op2_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[14].Operand_Select_Bit_I/Op2_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_running "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/running") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9__Operand_Select_Bit_I_Mmux_op2_I1_SW0 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/Mmux_op2_I1_SW0") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "16'hFF1B"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_6__Select_85_o_SW0 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_instr_OF[6]_Select_85_o_SW0") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___24___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_instr_OF[6]_Select_85_o_SW0"))
           (property INIT (string "8'hE4"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18__PC_Bit_I_MUXCY_X "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/MUXCY_X") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Mmux_data_Read_Mask_16_11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Mmux_data_Read_Mask<16>11") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "16'hBA8A"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23__PC_Bit_I_MUXCY_X "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/MUXCY_X") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Mmux_mux_0111 "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/Mmux_mux_0111") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "8'hE4"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_swx_ready_rstpot "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/swx_ready_rstpot") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___84___U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.normal_piperun1"))
           (property INIT (string "16'h0004"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_1 "U0/Debug.mdm_0/MDM_Core_I1/Config_Reg_1") (viewref netlist (cellref FDC (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Addr_I_0__instr_OF_6__mux_19_OUT11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_write_Addr_I[0]_instr_OF[6]_mux_19_OUT11") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___63___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_write_Addr_I[0]_instr_OF[6]_mux_19_OUT11"))
           (property INIT (string "8'h20"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30__Operand_Select_Bit_I_Mmux_op1_SPR11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/Mmux_op1_SPR11") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___71___U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/Mmux_op1_SPR11"))
           (property INIT (string "4'h4"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25__Operand_Select_Bit_I_Mmux_op1_SPR11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/Mmux_op1_SPR11") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___70___U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/Mmux_op1_SPR11"))
           (property INIT (string "4'h8"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_2 "U0/Debug.mdm_0/MDM_Core_I1/Config_Reg_2") (viewref netlist (cellref FDP (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b1"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Force_Val2_FDRSE "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Force_Val2_FDRSE") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_3 "U0/Debug.mdm_0/MDM_Core_I1/Config_Reg_3") (viewref netlist (cellref FDP (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b1"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_4 "U0/Debug.mdm_0/MDM_Core_I1/Config_Reg_4") (viewref netlist (cellref FDCE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Addr_I_0__instr_OF_6__mux_19_OUT21 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_write_Addr_I[0]_instr_OF[6]_mux_19_OUT21") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___18___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_write_Addr_I[0]_instr_OF[6]_mux_19_OUT21"))
           (property INIT (string "16'h7545"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4241_o1111 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GND_12_o_MUX_4241_o1111") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h0000000200000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_0_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.nibble_Zero<0>1") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "4'h1"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Addr_I_0__instr_OF_6__mux_19_OUT31 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_write_Addr_I[0]_instr_OF[6]_mux_19_OUT31") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___19___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_write_Addr_I[0]_instr_OF[6]_mux_19_OUT31"))
           (property INIT (string "16'h7545"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_28__SRL16E_I_Use_unisim_MB_SRL16E_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[28].SRL16E_I/Use_unisim.MB_SRL16E_I1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Addr_I_0__instr_OF_6__mux_19_OUT41 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_write_Addr_I[0]_instr_OF[6]_mux_19_OUT41") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___19___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_write_Addr_I[0]_instr_OF[6]_mux_19_OUT31"))
           (property INIT (string "16'h7545"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_5__MUXCY_L_I1 "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.All_Bits[5].MUXCY_L_I1") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20__PC_Bit_I_XOR_X "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/XOR_X") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2__Operand_Select_Bit_I_Op1_Reg_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[2].Operand_Select_Bit_I/Op1_Reg_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15__Operand_Select_Bit_I_Mmux_op2_I1_SW0 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Mmux_op2_I1_SW0") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "16'hFF1B"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0__Shift_Logic_Bit_I_Shift_Logic_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[0].Shift_Logic_Bit_I/Shift_Logic_Mux") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I__n0139_inv1 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/_n0139_inv1") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___67___U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT71"))
           (property INIT (string "4'hE"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0__ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_MULT_AND_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT6.Last_Bit.MULT_AND_I") (viewref netlist (cellref MULT_AND (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Addr_I_0__instr_OF_6__mux_19_OUT51 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_write_Addr_I[0]_instr_OF[6]_mux_19_OUT51") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___18___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_write_Addr_I[0]_instr_OF[6]_mux_19_OUT21"))
           (property INIT (string "16'hBA8A"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23__Register_File_Bit_I_Using_LUT6_RegFile_X1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/Using_LUT6.RegFile_X1") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18__Register_File_Bit_I_Using_LUT6_RegFile_X1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[18].Register_File_Bit_I/Using_LUT6.RegFile_X1") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23__Register_File_Bit_I_Using_LUT6_RegFile_X2 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/Using_LUT6.RegFile_X2") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18__Register_File_Bit_I_Using_LUT6_RegFile_X2 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[18].Register_File_Bit_I/Using_LUT6.RegFile_X2") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5__Result_Mux_Bit_I_Data_Shift_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[5].Result_Mux_Bit_I/Data_Shift_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hE040"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4177_o11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GND_12_o_MUX_4177_o11") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___12___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GND_12_o_MUX_4177_o11"))
           (property INIT (string "16'h0001"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_6__Rest_Bits_Others_I "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Convert_Serial_To_Parallel[6].Rest_Bits.Others_I") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_1_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.nibble_Zero<1>1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h0000000000000001"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I__n09431 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/_n09431") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h0040000000000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20__Result_Mux_Bit_I_Data_Shift_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[20].Result_Mux_Bit_I/Data_Shift_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hE040"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15__Result_Mux_Bit_I_Data_Shift_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[15].Result_Mux_Bit_I/Data_Shift_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hE040"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_ID_SRL16E_SRL16E_ID_1 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h4443"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_ID_SRL16E_SRL16E_ID_2 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h584D"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_buffer_empty_i "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_buffer_empty_i") (viewref netlist (cellref FDS (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b1"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_7__SRL16E_I_Use_unisim_MB_SRL16E_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[7].SRL16E_I/Use_unisim.MB_SRL16E_I1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6__Operand_Select_Bit_I_Mmux_op2_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/Mmux_op2_I1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h4404400077377333"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9__Result_Mux_Bit_I_Data_Shift_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[9].Result_Mux_Bit_I/Data_Shift_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hE040"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[6].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'h607AA67800008888"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_2_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.nibble_Zero<2>1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h0000000000000001"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Reset_Debug_Rst_OR_4_o1 "U0/microblaze_I/MicroBlaze_Core_I/Reset_Debug_Rst_OR_4_o1") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___92___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/reservation_glue_set"))
           (property INIT (string "4'hE"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19__Shift_Logic_Bit_I_Shift_Logic_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[19].Shift_Logic_Bit_I/Shift_Logic_Mux") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24__Shift_Logic_Bit_I_Shift_Logic_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[24].Shift_Logic_Bit_I/Shift_Logic_Mux") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20__PC_Bit_I_NewPC_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/NewPC_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hAACA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19__Result_Mux_Bit_I_Data_Shift_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[19].Result_Mux_Bit_I/Data_Shift_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hE040"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24__Result_Mux_Bit_I_Data_Shift_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[24].Result_Mux_Bit_I/Data_Shift_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hE040"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_MSR_Carry1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_MSR_Carry1") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "32'hAA2AAAEA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5__Result_Mux_Bit_I_Mul_ALU_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[5].Result_Mux_Bit_I/Mul_ALU_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hEFE0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Part_Of_Zero_Carry_Start_rt "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.Part_Of_Zero_Carry_Start_rt") (viewref netlist (cellref LUT1 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "2'h2"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4242_o11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GND_12_o_MUX_4242_o11") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___2___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GND_12_o_MUX_4241_o11"))
           (property INIT (string "32'h40000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25__PC_Bit_I_XOR_X "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/XOR_X") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_3_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.nibble_Zero<3>1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h0000000000000001"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_force_Val2_n_i11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_force_Val2_n_i11") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "32'hFFFFFFB5"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5__Result_Mux_Bit_I_Result_MUXF5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[5].Result_Mux_Bit_I/Result_MUXF5") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28__Operand_Select_Bit_I_Mmux_op1_SPR11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Mmux_op1_SPR11") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___71___U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/Mmux_op1_SPR11"))
           (property INIT (string "8'hE4"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_24__PLBv46_rdBus_FDRE "U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[24].PLBv46_rdBus_FDRE") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_3__buffer_Addr_MUXCY_L "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[3].buffer_Addr_MUXCY_L") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29__PC_Bit_I_PC_EX_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/PC_EX_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_without_dbg1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/load_Store_without_dbg1") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___56___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/lwx_swx_Write_Carry_i1"))
           (property INIT (string "4'h4"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv1 "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Read_RX_Data_inv1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFFFFFFFFFFFFFFFB"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[5].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27__Shift_Logic_Bit_I_Logic_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[27].Shift_Logic_Bit_I/Logic_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h468E"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_4_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.nibble_Zero<4>1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h0000000000000001"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_1__FDS_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].FDS_I") (viewref netlist (cellref FDS (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b1"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9__Operand_Select_Bit_I_Op1_Reg_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/Op1_Reg_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31__Operand_Select_Bit_I_Mmux_op2_I11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/Mmux_op2_I11") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h5455544410111000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26__Operand_Select_Bit_I_Mmux_op2_I11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I/Mmux_op2_I11") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h5455544410111000"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_2__SRL16E_I "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[2].SRL16E_I") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[5].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'h607AA67800008888"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28__PC_Bit_I_Set_DFF_PC_IF_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/Set_DFF.PC_IF_DFF") (viewref netlist (cellref FDSE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b1"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_PC_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_PC_1") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_ReadSel_READ_SEL_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.FPGA_LUT6_Target_ReadSel.READ_SEL_I") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'h03300330FFAFFFAF"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_6__fdr_i "U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[6].fdr_i") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_5_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.nibble_Zero<5>1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h0000000000000001"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20__Result_Mux_Bit_I_Result_MUXF5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[20].Result_Mux_Bit_I/Result_MUXF5") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15__Result_Mux_Bit_I_Result_MUXF5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[15].Result_Mux_Bit_I/Result_MUXF5") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I__n1053_inv_SW0 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/_n1053_inv_SW0") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hAAAAAAAAAAAAAA80"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27__Shift_Logic_Bit_I_Shift_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[27].Shift_Logic_Bit_I/Shift_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hFCAA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_sleep_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Status_Reg_Handle.sleep_1") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_WD_1_GEN4_LOOP_1__BYTESTEER_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.FPGA_LUT6_Target_WD_1.GEN4_LOOP[1].BYTESTEER_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00F0F0CCCCAAAA"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Delay_16_Use_unisim_XIL_SRL16E_I1 "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Delay_16/Use_unisim.XIL_SRL16E_I1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_use_Reg_Neg_DI_i11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_use_Reg_Neg_DI_i11") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___5___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_use_Reg_Neg_DI_i11"))
           (property INIT (string "32'h00088000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt_3_1_INV_0 "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.New_Cnt<3>1_INV_0") (viewref netlist (cellref LUT1 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "2'h1"))
           (property XILINX_LEGACY_PRIM (string "INV"))
           (property XILINX_REPORT_XFORM (string "INV"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_2__I_MUX_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.instr_mux_I1/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[2].I_MUX_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00F0F0CCCCAAAA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_5__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hFFFF"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12__Result_Mux_Bit_I_Data_Shift_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[12].Result_Mux_Bit_I/Data_Shift_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hE040"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26__Shift_Logic_Bit_I_Logic_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[26].Shift_Logic_Bit_I/Logic_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h468E"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[4].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'h607AA67800008888"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31__Shift_Logic_Bit_I_Logic_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[31].Shift_Logic_Bit_I/Logic_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h468E"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/byte_i") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9__Operand_Select_Bit_I_Op1_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/Op1_DFF") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3__Operand_Select_Bit_I_Op1_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[3].Operand_Select_Bit_I/Op1_DFF") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_TX_Buffer_Empty_INV_323_o1_INV_0 "U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/TX_Buffer_Empty_INV_323_o1_INV_0") (viewref netlist (cellref LUT1 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "2'h1"))
           (property XILINX_LEGACY_PRIM (string "INV"))
           (property XILINX_REPORT_XFORM (string "INV"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[11].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00FF00CACACACA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_NM_Break "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_NM_Break") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6__Result_Mux_Bit_I_Data_Shift_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[6].Result_Mux_Bit_I/Data_Shift_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hE040"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19__Operand_Select_Bit_I_Mmux_op2_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/Mmux_op2_I1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFFFF454045404540"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5__Operand_Select_Bit_I_Op2_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[5].Operand_Select_Bit_I/Op2_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_4__BYTESTEER_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.EXT_DATA_WRITE_MUX_MSB_I/FPGA_LUT6_Target.GEN4_LOOP[4].BYTESTEER_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00F0F0CCCCAAAA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16__Result_Mux_Bit_I_Data_Shift_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[16].Result_Mux_Bit_I/Data_Shift_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hE040"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21__Result_Mux_Bit_I_Data_Shift_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[21].Result_Mux_Bit_I/Data_Shift_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hE040"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sleep_i_rstpot "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/sleep_i_rstpot") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h1111111110001010"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_0 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1_0") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_single_Step_CPU11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_single_Step_CPU11") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___11___U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.single_Step_CPU_21"))
           (property INIT (string "16'hFEFF"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_1 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1_1") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward1_LUT1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward1_LUT1") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h8421"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_2 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1_2") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward1_LUT2 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward1_LUT2") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h8421"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_12__I_MUX_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.instr_mux_I1/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[12].I_MUX_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00F0F0CCCCAAAA"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_3 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1_3") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward1_LUT3 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward1_LUT3") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property PK_HLUTNM (string "___XLNM___48___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward1_LUT3"))
           (property INIT (string "8'h90"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_4 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1_4") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_19__fdr_i "U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[19].fdr_i") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_24__fdr_i "U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[24].fdr_i") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward1_LUT4 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward1_LUT4") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h8000"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_5 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1_5") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_6 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1_6") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_7 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1_7") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26__Shift_Logic_Bit_I_Shift_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[26].Shift_Logic_Bit_I/Shift_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hFCAA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31__Shift_Logic_Bit_I_Shift_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[31].Shift_Logic_Bit_I/Shift_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hFCAA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_MUXCY_JUMP_CARRY "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0__ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_XOR_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT6.Last_Bit.XOR_I") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00FF00CACACACA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00FF00CACACACA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend_0_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/DATA_SIZE_gt_8.DATA_SIZE_gt_16.Mask_DOUBLET_MSB.Upper_extend<0>1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFFEFBBAB54441000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_glue_ce "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/nonvalid_IFetch_n_glue_ce") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___60___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PC_Write1"))
           (property INIT (string "32'hFF7FAA2A"))
         )
         (instance (rename U0_iomodule_0_uart_rx_read1 "U0/iomodule_0/uart_rx_read1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h0000000100000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_Reg_Test_Equal_i1_SW0 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_Reg_Test_Equal_i1_SW0") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "16'hFDDF"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_2__FDRE_I "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance XST_VCC (viewref netlist (cellref VCC (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26__Operand_Select_Bit_I_Mmux_op1_SPR11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I/Mmux_op1_SPR11") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___69___U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/Mmux_op1_SPR11"))
           (property INIT (string "4'h8"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_28__Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_set "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Using_FPGA.MSR_Bits[28].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I_glue_set") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFFFFFFFFBAAA8AAA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_10 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_10") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_11__fdr_i "U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[11].fdr_i") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_11") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_single_Step_CPU_11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.single_Step_CPU_11") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "32'hFFFEFFFF"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_12 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_12") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27__Operand_Select_Bit_I_Op1_Reg_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/Op1_Reg_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_13 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_13") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_14 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_14") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_15 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_15") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_20 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_20") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_16 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_16") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_21 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_21") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_single_Step_CPU_21 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.single_Step_CPU_21") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___11___U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.single_Step_CPU_21"))
           (property INIT (string "32'hFFFEFFFF"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_22 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_22") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_17 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_17") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Dbg_Reg_En_I61 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Dbg_Reg_En_I61") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___26___U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Dbg_Reg_En_I61"))
           (property INIT (string "4'h8"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_23 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_23") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_4__BYTESTEER_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.Data_Read_Steering_I/FPGA_LUT6_Target.GEN_LOOP[4].BYTESTEER_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00F0F0CCCCAAAA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_18 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_18") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward2_LUT1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT1") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h8421"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25__PC_Bit_I_NewPC_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/NewPC_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hAACA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_24 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_24") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_19 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_19") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward2_LUT2 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT2") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h8421"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward2_LUT3 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT3") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property PK_HLUTNM (string "___XLNM___48___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward1_LUT3"))
           (property INIT (string "8'h90"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_30 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_30") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_25 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_25") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward2_LUT4 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT4") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h8000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_31 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_31") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_26 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_26") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_28__Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Using_FPGA.MSR_Bits[28].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Dbg_Reg_En_I71 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Dbg_Reg_En_I71") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___66___U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Dbg_Reg_En_I71"))
           (property INIT (string "4'h8"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_27 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_27") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_28 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_28") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_29 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_29") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Dbg_Reg_En_I81 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Dbg_Reg_En_I81") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___28___U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Dbg_Reg_En_I81"))
           (property INIT (string "4'h8"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31__Operand_Select_Bit_I_Op2_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/Op2_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26__Operand_Select_Bit_I_Op2_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I/Op2_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4__Operand_Select_Bit_I_Mmux_op2_I1_SW0 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[4].Operand_Select_Bit_I/Mmux_op2_I1_SW0") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "16'hFF1B"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20__Operand_Select_Bit_I_Op1_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[20].Operand_Select_Bit_I/Op1_DFF") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15__Operand_Select_Bit_I_Op1_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op1_DFF") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Select_Logic") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19__PC_Bit_I_SUM_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I/SUM_I") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hF066"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24__PC_Bit_I_SUM_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/SUM_I") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hF066"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Full_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/buffer_Full_I1") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "4'h8"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I__n01281 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/_n01281") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "32'hFFFFFFF7"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO1111181 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_TDO1111181") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___30___U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_TDO1111181"))
           (property INIT (string "8'h10"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_0__SRLC16E_I_Use_unisim_MB_SRL16CE_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
           (property XILINX_LEGACY_PRIM (string "SRLC16E"))
           (property XILINX_REPORT_XFORM (string "SRLC16E"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_lwx_swx_Write_Carry_i1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/lwx_swx_Write_Carry_i1") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___56___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/lwx_swx_Write_Carry_i1"))
           (property INIT (string "32'h40404000"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_2__FDRE_I "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_0 "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data_0") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_1 "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data_1") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_2 "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data_2") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_3 "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data_3") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_4 "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data_4") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_5 "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data_5") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Mmux_mux_2311 "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/Mmux_mux_2311") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "8'hE4"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_6 "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data_6") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[16].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00FF00CACACACA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[21].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00FF00CACACACA"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_7 "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data_7") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_I_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Reg_I_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hF800"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_5__SRL16E_I "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[5].SRL16E_I") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_delay "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/reset_delay") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_DIV16_SRL16E_Use_unisim_XIL_SRL16E_I1 "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/DIV16_SRL16E/Use_unisim.XIL_SRL16E_I1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0001"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/nonvalid_IFetch_n") (viewref netlist (cellref FDS (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b1"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16__Shift_Logic_Bit_I_Shift_Logic_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[16].Shift_Logic_Bit_I/Shift_Logic_Mux") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21__Shift_Logic_Bit_I_Shift_Logic_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[21].Shift_Logic_Bit_I/Shift_Logic_Mux") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_0__MUXCY_L_I1 "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.All_Bits[0].MUXCY_L_I1") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_sync_reset "U0/microblaze_I/MicroBlaze_Core_I/sync_reset") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b1"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3__Result_Mux_Bit_I_Data_Shift_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[3].Result_Mux_Bit_I/Data_Shift_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hE040"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29__Operand_Select_Bit_I_Mmux_op1_SPR11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Mmux_op1_SPR11") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___45___U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Mmux_op1_SPR11"))
           (property INIT (string "8'hE4"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28__Register_File_Bit_I_Using_LUT6_RegFile_X1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[28].Register_File_Bit_I/Using_LUT6.RegFile_X1") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28__Register_File_Bit_I_Using_LUT6_RegFile_X2 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[28].Register_File_Bit_I/Using_LUT6.RegFile_X2") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29__PC_Bit_I_SUM_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/SUM_I") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hF066"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_rstpot "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_MSR_rstpot") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___68___U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_PC_rstpot"))
           (property INIT (string "8'h10"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_4_Use_unisim_MB_SRL16E_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.SRL16E_4/Use_unisim.MB_SRL16E_I1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h1A00"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13__Result_Mux_Bit_I_Data_Shift_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[13].Result_Mux_Bit_I/Data_Shift_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hE040"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count_0 "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.Count_0") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b1"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count_1 "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.Count_1") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10__Operand_Select_Bit_I_Mmux_op2_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/Mmux_op2_I1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h4404400077377333"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count_2 "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.Count_2") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b1"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count_3 "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.Count_3") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count_4 "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.Count_4") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count_5 "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.Count_5") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count_6 "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.Count_6") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b1"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count_7 "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.Count_7") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_SHIFT_inv1_INV_0 "U0/Debug.mdm_0/MDM_Core_I1/SHIFT_inv1_INV_0") (viewref netlist (cellref LUT1 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "2'h1"))
           (property XILINX_LEGACY_PRIM (string "INV"))
           (property XILINX_REPORT_XFORM (string "INV"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count_8 "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.Count_8") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b1"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7__Result_Mux_Bit_I_Data_Shift_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[7].Result_Mux_Bit_I/Data_Shift_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hE040"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_15__SRL16E_I_Use_unisim_MB_SRL16E_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[15].SRL16E_I/Use_unisim.MB_SRL16E_I1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_20__SRL16E_I_Use_unisim_MB_SRL16E_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_2__XORCY_I "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].XORCY_I") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26__PC_Bit_I_MUXCY_X "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/MUXCY_X") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_force_Val1_i11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_force_Val1_i11") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h0000000000000080"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_4__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.The_Cache_Addresses[4].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_7_Use_unisim_MB_SRL16E_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.SRL16E_7/Use_unisim.MB_SRL16E_I1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_0 "U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector_1_0") (viewref netlist (cellref FDCE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_1 "U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector_1_1") (viewref netlist (cellref FDCE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_2 "U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector_1_2") (viewref netlist (cellref FDCE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_3 "U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector_1_3") (viewref netlist (cellref FDCE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[14].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00FF00CACACACA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8__Result_Mux_Bit_I_Mul_ALU_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[8].Result_Mux_Bit_I/Mul_ALU_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hEFE0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd_i "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_i") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27__Result_Mux_Bit_I_Mul_ALU_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[27].Result_Mux_Bit_I/Mul_ALU_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hEFE0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_8_Use_unisim_MB_SRL16E_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.SRL16E_8/Use_unisim.MB_SRL16E_I1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2__Result_Mux_Bit_I_Mul_ALU_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[2].Result_Mux_Bit_I/Mul_ALU_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hEFE0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21__Result_Mux_Bit_I_Mul_ALU_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[21].Result_Mux_Bit_I/Mul_ALU_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hEFE0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16__Result_Mux_Bit_I_Mul_ALU_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[16].Result_Mux_Bit_I/Mul_ALU_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hEFE0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13__Operand_Select_Bit_I_Op1_Reg_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[13].Operand_Select_Bit_I/Op1_Reg_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I_rstpot "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_hold_I_rstpot") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "16'hBA10"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3__Shift_Logic_Bit_I_Shift_Logic_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[3].Shift_Logic_Bit_I/Shift_Logic_Mux") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21__PC_Bit_I_XOR_X "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/XOR_X") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Mmux_Implement_FIT_Using_Counter_Cnt_0__PWR_136_o_mux_0_OUT11 "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Mmux_Implement_FIT.Using_Counter.Cnt[0]_PWR_136_o_mux_0_OUT11") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___32___U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Mmux_Implement_FIT.Using_Counter.Cnt[0]_PWR_136_o_mux_0_OUT11"))
           (property INIT (string "8'hFE"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Dbg_Wakeup "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Wakeup") (viewref netlist (cellref FDCE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Mmux_Implement_FIT_Using_Counter_Cnt_0__PWR_136_o_mux_0_OUT21 "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Mmux_Implement_FIT.Using_Counter.Cnt[0]_PWR_136_o_mux_0_OUT21") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___47___U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Mmux_Implement_FIT.Using_Counter.Cnt[0]_PWR_136_o_mux_0_OUT21"))
           (property INIT (string "8'h10"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Mmux_Implement_FIT_Using_Counter_Cnt_0__PWR_136_o_mux_0_OUT31 "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Mmux_Implement_FIT.Using_Counter.Cnt[0]_PWR_136_o_mux_0_OUT31") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___32___U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Mmux_Implement_FIT.Using_Counter.Cnt[0]_PWR_136_o_mux_0_OUT11"))
           (property INIT (string "8'hFE"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_3__Rest_Bits_Others_I "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Convert_Serial_To_Parallel[3].Rest_Bits.Others_I") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Mmux_Implement_FIT_Using_Counter_Cnt_0__PWR_136_o_mux_0_OUT41 "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Mmux_Implement_FIT.Using_Counter.Cnt[0]_PWR_136_o_mux_0_OUT41") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___34___U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Mmux_Implement_FIT.Using_Counter.Cnt[0]_PWR_136_o_mux_0_OUT41"))
           (property INIT (string "8'h10"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30__Result_Mux_Bit_I_Result_MUXF5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[30].Result_Mux_Bit_I/Result_MUXF5") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25__Result_Mux_Bit_I_Result_MUXF5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[25].Result_Mux_Bit_I/Result_MUXF5") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Mmux_Implement_FIT_Using_Counter_Cnt_0__PWR_136_o_mux_0_OUT51 "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Mmux_Implement_FIT.Using_Counter.Cnt[0]_PWR_136_o_mux_0_OUT51") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___34___U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Mmux_Implement_FIT.Using_Counter.Cnt[0]_PWR_136_o_mux_0_OUT41"))
           (property INIT (string "8'h10"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PC_Incr1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PC_Incr1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h0707070700070707"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Mmux_Implement_FIT_Using_Counter_Cnt_0__PWR_136_o_mux_0_OUT61 "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Mmux_Implement_FIT.Using_Counter.Cnt[0]_PWR_136_o_mux_0_OUT61") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___33___U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Mmux_Implement_FIT.Using_Counter.Cnt[0]_PWR_136_o_mux_0_OUT61"))
           (property INIT (string "8'h10"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i11 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i11") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "32'hEEEEEFEE"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i13 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i13") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___27___U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i13"))
           (property INIT (string "16'h2000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_branch_with_delay_i1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/branch_with_delay_i1") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___83___U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/NewPC_Mux"))
           (property INIT (string "4'h8"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0__Result_Mux_Bit_I_Result_MUXF5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[0].Result_Mux_Bit_I/Result_MUXF5") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i15 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i15") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "32'h88800800"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Mmux_Implement_FIT_Using_Counter_Cnt_0__PWR_136_o_mux_0_OUT71 "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Mmux_Implement_FIT.Using_Counter.Cnt[0]_PWR_136_o_mux_0_OUT71") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___31___U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Mmux_Implement_FIT.Using_Counter.Cnt[0]_PWR_136_o_mux_0_OUT91"))
           (property INIT (string "8'hFE"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i16 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i16") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "32'h11100100"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i17 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i17") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFFFFFFFF00010000"))
         )
         (instance (rename U0_iomodule_0_GND_4408_o_lmb_reg_write_AND_396_o11 "U0/iomodule_0/GND_4408_o_lmb_reg_write_AND_396_o11") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___86___U0/iomodule_0/GND_4408_o_lmb_reg_write_AND_396_o11"))
           (property INIT (string "8'h10"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Mmux_Implement_FIT_Using_Counter_Cnt_0__PWR_136_o_mux_0_OUT81 "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Mmux_Implement_FIT.Using_Counter.Cnt[0]_PWR_136_o_mux_0_OUT81") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___33___U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Mmux_Implement_FIT.Using_Counter.Cnt[0]_PWR_136_o_mux_0_OUT61"))
           (property INIT (string "8'h10"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sleep_i "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/sleep_i") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27__Shift_Logic_Bit_I_Shift_Logic_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[27].Shift_Logic_Bit_I/Shift_Logic_Mux") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_6__Select_92_o_SW0 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_instr_OF[6]_Select_92_o_SW0") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___24___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_instr_OF[6]_Select_85_o_SW0"))
           (property INIT (string "32'h151FB5BF"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Mmux_Implement_FIT_Using_Counter_Cnt_0__PWR_136_o_mux_0_OUT91 "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Mmux_Implement_FIT.Using_Counter.Cnt[0]_PWR_136_o_mux_0_OUT91") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___31___U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Mmux_Implement_FIT.Using_Counter.Cnt[0]_PWR_136_o_mux_0_OUT91"))
           (property INIT (string "8'hFE"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2__Register_File_Bit_I_Using_LUT6_RegFile_X1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[2].Register_File_Bit_I/Using_LUT6.RegFile_X1") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2__Register_File_Bit_I_Using_LUT6_RegFile_X2 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[2].Register_File_Bit_I/Using_LUT6.RegFile_X2") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_27__SRL16E_I_Use_unisim_MB_SRL16E_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[27].SRL16E_I/Use_unisim.MB_SRL16E_I1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1__Operand_Select_Bit_I_Op1_Reg_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/Op1_Reg_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_Read_inv1 "U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status_Read_inv1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFFFFFFFFFEFFFFFF"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0__Result_Mux_Bit_I_Data_Shift_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[0].Result_Mux_Bit_I/Data_Shift_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hE040"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[16].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'h607AA67800008888"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'h607AA67800008888"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Ext_NM_BRK_FDRSE "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Ext_NM_BRK_FDRSE") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_force_stop_cmd_hold "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00FF00CACACACA"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_2__XORCY_I1 "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.All_Bits[2].XORCY_I1") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10__Result_Mux_Bit_I_Data_Shift_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[10].Result_Mux_Bit_I/Data_Shift_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hE040"))
         )
         (instance (rename U0_ilmb_cntlr_Sl_Rdy "U0/ilmb_cntlr/Sl_Rdy") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26__PC_Bit_I_PC_EX_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/PC_EX_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_0__Used_MuxCY_MUXCY_L_I "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[0].Used_MuxCY.MUXCY_L_I") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_3__LUT_Delay "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[3].LUT_Delay") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0002"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10__Result_Mux_Bit_I_Result_MUXF5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[10].Result_Mux_Bit_I/Result_MUXF5") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_6__SRL16E_I_Use_unisim_MB_SRL16E_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[6].SRL16E_I/Use_unisim.MB_SRL16E_I1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits_rstpot "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_DataBits_rstpot") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "32'h11111000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5__Operand_Select_Bit_I_Mmux_op2_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[5].Operand_Select_Bit_I/Mmux_op2_I1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h4404400077377333"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4__Result_Mux_Bit_I_Data_Shift_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[4].Result_Mux_Bit_I/Data_Shift_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hE040"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29__Operand_Select_Bit_I_Mmux_op2_I11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Mmux_op2_I11") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h5455544410111000"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_0 "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_i_0") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_1 "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_i_1") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_2 "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_i_2") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_3 "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_i_3") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6__Operand_Select_Bit_I_Op1_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/Op1_DFF") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00FF00CACACACA"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_4 "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_i_4") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_5 "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_i_5") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_7__I_MUX_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.instr_mux_I1/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[7].I_MUX_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00F0F0CCCCAAAA"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_6 "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_i_6") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14__Result_Mux_Bit_I_Data_Shift_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[14].Result_Mux_Bit_I/Data_Shift_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hE040"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_7 "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_i_7") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0__Operand_Select_Bit_I_Op1_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Op1_DFF") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_9__fdr_i "U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[9].fdr_i") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mid_Start_Bit_SRL16_Use_unisim_XIL_SRL16E_I1 "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mid_Start_Bit_SRL16/Use_unisim.XIL_SRL16E_I1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11__Shift_Logic_Bit_I_Shift_Logic_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[11].Shift_Logic_Bit_I/Shift_Logic_Mux") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'h607AA67800008888"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[20].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'h607AA67800008888"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_0__BYTESTEER_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.EXT_DATA_WRITE_MUX_MSB_I/FPGA_LUT6_Target.GEN4_LOOP[0].BYTESTEER_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00F0F0CCCCAAAA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26__PC_Bit_I_Set_DFF_PC_IF_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/Set_DFF.PC_IF_DFF") (viewref netlist (cellref FDSE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b1"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_of_brki_hit_dbg_brki_hit_OR_231_o1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/of_brki_hit_dbg_brki_hit_OR_231_o1") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "16'h8F88"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_30__Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_set "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Using_FPGA.MSR_Bits[30].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I_glue_set") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hBABABABABAAA8AAA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_GND_164_o_PWR_65_o_MUX_4604_o11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_GND_164_o_PWR_65_o_MUX_4604_o11") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h4000000000000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9__Shift_Logic_Bit_I_Shift_Logic_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[9].Shift_Logic_Bit_I/Shift_Logic_Mux") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_ilmb_cntlr_lmb_as "U0/ilmb_cntlr/lmb_as") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_2__buffer_Addr_MUXCY_L "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].buffer_Addr_MUXCY_L") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_cmd "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/start_single_cmd") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_WD_1_GEN4_LOOP_2__BYTESTEER_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.FPGA_LUT6_Target_WD_1.GEN4_LOOP[2].BYTESTEER_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00F0F0CCCCAAAA"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_1__First_Bit_First_Bit_I_glue_set "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Convert_Serial_To_Parallel[1].First_Bit.First_Bit_I_glue_set") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFFFFFFFFBAAA8AAA"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Debug_Rst_i "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_1__fdr_i "U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[1].fdr_i") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00FF00CACACACA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8__Operand_Select_Bit_I_Op1_Reg_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/Op1_Reg_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_1__Used_MuxCY_MUXCY_L_I "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[1].Used_MuxCY.MUXCY_L_I") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_running_clock "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/running_clock") (viewref netlist (cellref FDC (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27__Operand_Select_Bit_I_Op1_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_21__AND_21_o2 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_instr_OF[21]_AND_21_o2") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___4___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_instr_OF[21]_AND_22_o1"))
           (property INIT (string "32'h00400000"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_sync_detected "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/sync_detected") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h0040000000000000"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SYNC_FDRE "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE") (viewref netlist (cellref FDRE_1 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Dbg_Clean_Stop "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Dbg_Clean_Stop") (viewref netlist (cellref FDSE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b1"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_alu_Op_I2 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_alu_Op_I2") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFFFFFFFF01100010"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[14].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'h607AA67800008888"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29__Operand_Select_Bit_I_Op2_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Op2_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt_2_1_INV_0 "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.New_Cnt<2>1_INV_0") (viewref netlist (cellref LUT1 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "2'h1"))
           (property XILINX_LEGACY_PRIM (string "INV"))
           (property XILINX_REPORT_XFORM (string "INV"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_0__BYTESTEER_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.Data_Read_Steering_I/FPGA_LUT6_Target.GEN_LOOP[0].BYTESTEER_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00F0F0CCCCAAAA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Force1_FDRE "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Force1_FDRE") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_11") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00FF00CACACACA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[22].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00FF00CACACACA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23__Operand_Select_Bit_I_Op2_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/Op2_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_20 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg_20") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18__Operand_Select_Bit_I_Op2_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I/Op2_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_16 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg_16") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_6__MUXCY_L_I1 "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.All_Bits[6].MUXCY_L_I1") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_22 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg_22") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_17 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg_17") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_MDM_SEL11 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_MDM_SEL11") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___1___U0/Debug.mdm_0/MDM_Core_I1/Mmux_MDM_SEL11"))
           (property INIT (string "32'h00000004"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21__PC_Bit_I_Set_DFF_PC_IF_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/Set_DFF.PC_IF_DFF") (viewref netlist (cellref FDSE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b1"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_23 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg_23") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_18 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg_18") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[14].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_19 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg_19") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_24 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg_24") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_27__fdr_i "U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[27].fdr_i") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_25 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg_25") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12__Operand_Select_Bit_I_Op2_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Op2_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4397_o11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GND_12_o_MUX_4397_o11") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___77___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GND_12_o_MUX_4397_o11"))
           (property INIT (string "4'h4"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_27 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg_27") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_1__SRL16E_I "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[1].SRL16E_I") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20__PC_Bit_I_SUM_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/SUM_I") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hF066"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Valid_Instr "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Valid_Instr") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_6__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h3FFF"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg_0 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_0") (viewref netlist (cellref FDCE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_1") (viewref netlist (cellref FDCE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd_i_rstpot "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_i_rstpot") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___72___U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_i_rstpot"))
           (property INIT (string "8'h10"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_i "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/doublet_i") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_previous_RX "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/previous_RX") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_exists_i "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_exists_i") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_reset_Buffer_Addr1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/reset_Buffer_Addr1") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___80___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/reset_Buffer_Addr1"))
           (property INIT (string "8'hFE"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Mmux_mux_4511 "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/Mmux_mux_4511") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "8'hE4"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29__Shift_Logic_Bit_I_Logic_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[29].Shift_Logic_Bit_I/Logic_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h468E"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_8__Rest_Bits_Others_I "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Convert_Serial_To_Parallel[8].Rest_Bits.Others_I") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_rstpot "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid_rstpot") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___58___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mtsmsr_write_ii1"))
           (property INIT (string "16'hBA8A"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'h607AA67800008888"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_111 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/sext<0>111") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___23___U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/sext<0>21"))
           (property INIT (string "8'h20"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd_i_rstpot "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_i_rstpot") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___72___U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_i_rstpot"))
           (property INIT (string "8'h10"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Force2_FDRE "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Force2_FDRE") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_14__fdr_i "U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[14].fdr_i") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1__Result_Mux_Bit_I_Data_Shift_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[1].Result_Mux_Bit_I/Data_Shift_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hE040"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23__Operand_Select_Bit_I_Mmux_op2_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/Mmux_op2_I1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFFFF454045404540"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18__Operand_Select_Bit_I_Mmux_op2_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I/Mmux_op2_I1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFFFF454045404540"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Run_tx_Start_AND_430_o1 "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_Run_tx_Start_AND_430_o1") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "8'h51"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Debug_SYS_Rst_i "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11__Result_Mux_Bit_I_Data_Shift_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[11].Result_Mux_Bit_I/Data_Shift_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hE040"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22__PC_Bit_I_NewPC_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/NewPC_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hAACA"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i111 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i111") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h8080808080008080"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i113 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i113") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h5515541445054404"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Mmux_rst_Values_II11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Mmux_rst_Values_II11") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "16'hFF40"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i114 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i114") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h8A820A0288800800"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Full_32_bit "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i120 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i120") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hBBBBBBB0FFFFFFFF"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i115 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i115") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "8'h20"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29__Shift_Logic_Bit_I_Shift_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[29].Shift_Logic_Bit_I/Shift_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hFCAA"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i121 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i121") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h5515541445054404"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i116 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i116") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hEFEFEFEFEFEFEFAA"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mcount_shift_Count_xor_1_11 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mcount_shift_Count_xor<1>11") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___49___U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mcount_shift_Count_xor<2>11"))
           (property INIT (string "4'h6"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i117 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i117") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h5515541445054404"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i122 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i122") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h8A820A0288800800"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_1__FDRE_I "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[1].FDRE_I") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i118 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i118") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h8A820A0288800800"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i123 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i123") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___51___U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i119"))
           (property INIT (string "8'h20"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_0 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_0") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Mmux_rst_Values_II21 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Mmux_rst_Values_II21") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "32'hAAAAAAEA"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i124 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i124") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hEFEFEFEFEFEFEFAA"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i119 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i119") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___51___U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i119"))
           (property INIT (string "8'h20"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_1 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_1") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i125 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i125") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h5515541445054404"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_2 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_2") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i126 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i126") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h8A820A0288800800"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25__PC_Bit_I_SUM_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/SUM_I") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hF066"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_3 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_3") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i132 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i132") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hA888A8A820002020"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i127 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i127") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___30___U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_TDO1111181"))
           (property INIT (string "8'h20"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_TClk "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_TClk") (viewref netlist (cellref FDCE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_4 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_4") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_rstpot "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/stop_Bit_Position_rstpot") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___53___U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/_n0073_inv1"))
           (property INIT (string "32'h14440444"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i133 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i133") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFD75B931EC64A820"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i128 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i128") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hBBBBBBB0FFFFFFFF"))
         )
         (instance (rename U0_Debug_mdm_0_BUFG_DRCK "U0/Debug.mdm_0/BUFG_DRCK") (viewref netlist (cellref BUFG (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_5__XORCY_I1 "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.All_Bits[5].XORCY_I1") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[20].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00FF00CACACACA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00FF00CACACACA"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_5 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_5") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Mmux_rst_Values_II31 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Mmux_rst_Values_II31") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___85___U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Mmux_rst_Values_II31"))
           (property INIT (string "8'hF4"))
         )
         (instance (rename U0_Debug_mdm_0_Use_Spartan6_BSCAN_SPARTAN6_I "U0/Debug.mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I") (viewref netlist (cellref BSCAN_SPARTAN6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property JTAG_CHAIN (integer 1))
           (property JTAG_TEST (integer 0))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i134 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i134") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "32'hB931A820"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i129 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i129") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFFFFFFFFD5808080"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_6 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_6") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i135 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i135") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "32'hB931A820"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_7 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_7") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i136 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i136") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hAA8AA88822022000"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Counter_2__XORCY_I "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/Counter[2].XORCY_I") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i137 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i137") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h0000000100000000"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i138 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i138") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___26___U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Dbg_Reg_En_I61"))
           (property INIT (string "32'h40404000"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i139 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i139") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFFFFFFFFAAAA8880"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_2__XORCY_I "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].XORCY_I") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_0 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_0") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[28].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_2 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_2") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00FF00CACACACA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_3 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_3") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_4 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_4") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28__Shift_Logic_Bit_I_Logic_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[28].Shift_Logic_Bit_I/Logic_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h468E"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_5") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_6") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26__Operand_Select_Bit_I_Op1_Reg_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I/Op1_Reg_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31__Operand_Select_Bit_I_Op1_Reg_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/Op1_Reg_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_10 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_10") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_11") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_12 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_12") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_13 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_13") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_14 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_14") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_15 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_15") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_21__AND_22_o1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_instr_OF[21]_AND_22_o1") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___4___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_instr_OF[21]_AND_22_o1"))
           (property INIT (string "32'h40000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24__Operand_Select_Bit_I_Mmux_op2_I11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/Mmux_op2_I11") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h5455544410111000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_step_rstpot "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_rstpot") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "32'hFFDFAA8A"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/if_debug_ready_i") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_3__XORCY_I_rt "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[3].XORCY_I_rt") (viewref netlist (cellref LUT1 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "2'h2"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I__n1053_inv "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/_n1053_inv") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFFFFFFFF44404040"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7__Result_Mux_Bit_I_Result_MUXF5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[7].Result_Mux_Bit_I/Result_MUXF5") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24__Result_Mux_Bit_I_Mul_ALU_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[24].Result_Mux_Bit_I/Mul_ALU_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hEFE0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19__Result_Mux_Bit_I_Mul_ALU_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[19].Result_Mux_Bit_I/Mul_ALU_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hEFE0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13__Result_Mux_Bit_I_Mul_ALU_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[13].Result_Mux_Bit_I/Mul_ALU_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hEFE0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_1__FDRE_I "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[1].FDRE_I") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28__Shift_Logic_Bit_I_Shift_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[28].Shift_Logic_Bit_I/Shift_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hFCAA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15__Register_File_Bit_I_Using_LUT6_RegFile_X1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/Using_LUT6.RegFile_X1") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20__Register_File_Bit_I_Using_LUT6_RegFile_X1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[20].Register_File_Bit_I/Using_LUT6.RegFile_X1") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[4].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15__Register_File_Bit_I_Using_LUT6_RegFile_X2 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/Using_LUT6.RegFile_X2") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20__Register_File_Bit_I_Using_LUT6_RegFile_X2 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[20].Register_File_Bit_I/Using_LUT6.RegFile_X2") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_active_wakeup "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/active_wakeup") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_dlmb_cntlr_lmb_we_0__0_1 "U0/dlmb_cntlr/lmb_we<0><0>1") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___64___U0/dlmb_cntlr/lmb_we<1><1>1"))
           (property INIT (string "8'h20"))
         )
         (instance (rename U0_filter_reset_reset_vec_2__filter_reset_reset_vec_1__OR_2_o1 "U0/filter_reset.reset_vec[2]_filter_reset.reset_vec[1]_OR_2_o1") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "8'hA8"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_4__SRLC16E_I_Use_unisim_MB_SRL16CE_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1") (viewref netlist (cellref SRLC16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_MSR_Carry1_SW0 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_MSR_Carry1_SW0") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "16'hFB51"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_3__I_MUX_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.instr_mux_I1/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[3].I_MUX_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00F0F0CCCCAAAA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_TDO_Config_Word_6") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFD75B931EC64A820"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_7 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_TDO_Config_Word_7") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFD75B931EC64A820"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_8 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_TDO_Config_Word_8") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "16'hA820"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[13].Operand_Select_Bit_I/Using_LUT6_1.Only_PC.Op1_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00FF00CACACACA"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Counter_2__Used_MuxCY_MUXCY_L_I "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/Counter[2].Used_MuxCY.MUXCY_L_I") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_iomodule_0_Mmux_gpo2_write11 "U0/iomodule_0/Mmux_gpo2_write11") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___8___U0/iomodule_0/Mmux_gpo2_write11"))
           (property INIT (string "32'h00400000"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_10 "U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_10") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_11 "U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_11") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_12 "U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_12") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17__Result_Mux_Bit_I_Result_MUXF5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[17].Result_Mux_Bit_I/Result_MUXF5") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22__Result_Mux_Bit_I_Result_MUXF5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[22].Result_Mux_Bit_I/Result_MUXF5") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_13 "U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_13") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_14 "U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_14") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_15 "U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_15") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7__Register_File_Bit_I_Using_LUT6_RegFile_X1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/Using_LUT6.RegFile_X1") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7__Register_File_Bit_I_Using_LUT6_RegFile_X2 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/Using_LUT6.RegFile_X2") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_27__PLBv46_rdBus_FDRE "U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[27].PLBv46_rdBus_FDRE") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_0") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_1 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_1") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_2 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_2") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_which_pc1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_which_pc1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h0000000100000000"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_3 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_3") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_29__Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_set "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Using_FPGA.MSR_Bits[29].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I_glue_set") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___87___U0/iomodule_0/LMB_ReadStrobe_LMB_AddrStrobe_AND_392_o_SW0"))
           (property INIT (string "16'hFF40"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_4 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_4") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_5 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_5") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_13__I_MUX_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.instr_mux_I1/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[13].I_MUX_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00F0F0CCCCAAAA"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_6 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_6") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_7 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_7") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mcount_shift_Count_xor_2_11 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mcount_shift_Count_xor<2>11") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___49___U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mcount_shift_Count_xor<2>11"))
           (property INIT (string "8'h6A"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12__Register_File_Bit_I_Using_LUT6_RegFile_X1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/Using_LUT6.RegFile_X1") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6__Shift_Logic_Bit_I_Shift_Logic_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[6].Shift_Logic_Bit_I/Shift_Logic_Mux") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12__Register_File_Bit_I_Using_LUT6_RegFile_X2 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/Using_LUT6.RegFile_X2") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_2__MUXCY_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.Compare[2].MUXCY_I") (viewref netlist (cellref MUXCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_glue_ce "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/inHibit_EX_glue_ce") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h5555002055750020"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_4__SRL16E_I "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[4].SRL16E_I") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n0181_0_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/n0181<0>1") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___6___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/n0181<0>1"))
           (property INIT (string "32'h00000001"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg_clear "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2__Result_Mux_Bit_I_Data_Shift_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[2].Result_Mux_Bit_I/Data_Shift_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hE040"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Compare_Instr "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Compare_Instr") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_14__SRL16E_I_Use_unisim_MB_SRL16E_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[14].SRL16E_I/Use_unisim.MB_SRL16E_I1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_dlmb_cntlr_lmb_we_1__1_1 "U0/dlmb_cntlr/lmb_we<1><1>1") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___64___U0/dlmb_cntlr/lmb_we<1><1>1"))
           (property INIT (string "8'h20"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_0 "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOut_0") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_1 "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOut_1") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_new_dbg_instr_shifting_CLK "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/new_dbg_instr_shifting_CLK") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_2 "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOut_2") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_3 "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOut_3") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_4 "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOut_4") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_5 "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOut_5") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_6 "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOut_6") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_7 "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOut_7") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_single_step_count_xor_0_11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_single_step_count_xor<0>11") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hA888AAAAABBBAAAA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_8__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.The_Cache_Addresses[8].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_MUXCY_JUMP_CARRY2 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_MUXCY_JUMP_CARRY3 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9__Operand_Select_Bit_I_Op2_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/Op2_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4__Register_File_Bit_I_Using_LUT6_RegFile_X1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/Using_LUT6.RegFile_X1") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4__Register_File_Bit_I_Using_LUT6_RegFile_X2 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/Using_LUT6.RegFile_X2") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3__Operand_Select_Bit_I_Op2_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[3].Operand_Select_Bit_I/Op2_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_5__MUXCY_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.Compare[5].MUXCY_I") (viewref netlist (cellref MUXCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd1") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___89___U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd1"))
           (property INIT (string "4'hE"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12__Operand_Select_Bit_I_Op1_Reg_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Op1_Reg_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27__PC_Bit_I_NewPC_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[27].PC_Bit_I/NewPC_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hAACA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5__Operand_Select_Bit_I_Mmux_op2_I1_SW0 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[5].Operand_Select_Bit_I/Mmux_op2_I1_SW0") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "16'hFF1B"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Set_BIP1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Set_BIP1") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "32'h8F888888"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Part_Of_Zero_Carry_Start "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.Part_Of_Zero_Carry_Start") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_iomodule_0_LMB_WriteStrobe_LMB_AddrStrobe_AND_394_o1 "U0/iomodule_0/LMB_WriteStrobe_LMB_AddrStrobe_AND_394_o1") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "16'h2000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_force1_i11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_force1_i11") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h0000000200000000"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_8__XORCY_I1 "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.All_Bits[8].XORCY_I1") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'h607AA67800008888"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10__Shift_Logic_Bit_I_Logic_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[10].Shift_Logic_Bit_I/Logic_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h468E"))
         )
         (instance (rename U0_dlmb_cntlr_lmb_we_2__2_1 "U0/dlmb_cntlr/lmb_we<2><2>1") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___65___U0/dlmb_cntlr/lmb_we<3><3>1"))
           (property INIT (string "8'h20"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_serial_Data "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/serial_Data") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Imm_Instr1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Imm_Instr1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h0000000200000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_delay_slot_instr "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/delay_slot_instr") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_1__MUXCY_L_I1 "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.All_Bits[1].MUXCY_L_I1") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_1__LUT_Delay "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[1].LUT_Delay") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0002"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19__Operand_Select_Bit_I_Op1_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/Op1_DFF") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24__Operand_Select_Bit_I_Op1_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/Op1_DFF") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_31__SRL16E_I_Use_unisim_MB_SRL16E_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[31].SRL16E_I/Use_unisim.MB_SRL16E_I1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_26__SRL16E_I_Use_unisim_MB_SRL16E_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[26].SRL16E_I/Use_unisim.MB_SRL16E_I1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0__Operand_Select_Bit_I_Op1_Reg_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Op1_Reg_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13__Operand_Select_Bit_I_Op1_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[13].Operand_Select_Bit_I/Op1_DFF") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14__Shift_Logic_Bit_I_Shift_Logic_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[14].Shift_Logic_Bit_I/Shift_Logic_Mux") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4150_o1_SW0 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GND_12_o_MUX_4150_o1_SW0") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFFFFFFFF1101FFFF"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20__Operand_Select_Bit_I_Op2_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[20].Operand_Select_Bit_I/Op2_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15__Operand_Select_Bit_I_Op2_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op2_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22__PC_Bit_I_MUXCY_X "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/MUXCY_X") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10__Shift_Logic_Bit_I_Shift_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[10].Shift_Logic_Bit_I/Shift_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hFCAA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_of_valid_FDR_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.of_valid_FDR_I") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[13].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mcount_shift_Count_xor_3_11 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mcount_shift_Count_xor<3>11") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___13___U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mcount_shift_Count_xor<4>11"))
           (property INIT (string "16'h6AAA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_1__BYTESTEER_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.EXT_DATA_WRITE_MUX_MSB_I/FPGA_LUT6_Target.GEN4_LOOP[1].BYTESTEER_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00F0F0CCCCAAAA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00FF00CACACACA"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Mmux_mux_6711 "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/Mmux_mux_6711") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "8'hE4"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_71 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_TDO_Config_Word_71") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFD75B931EC64A820"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_of_PipeRun_Select_LUT4 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.of_PipeRun_Select_LUT4") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0040"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'h607AA67800008888"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_4__fdr_i "U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[4].fdr_i") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_5__SRL16E_I_Use_unisim_MB_SRL16E_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[5].SRL16E_I/Use_unisim.MB_SRL16E_I1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19__PC_Bit_I_Set_DFF_PC_IF_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I/Set_DFF.PC_IF_DFF") (viewref netlist (cellref FDSE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b1"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24__PC_Bit_I_Set_DFF_PC_IF_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/Set_DFF.PC_IF_DFF") (viewref netlist (cellref FDSE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b1"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21__PC_Bit_I_PC_EX_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/PC_EX_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4__Operand_Select_Bit_I_Mmux_op2_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[4].Operand_Select_Bit_I/Mmux_op2_I1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h4404400077377333"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_1_Use_unisim_MB_SRL16E_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.SRL16E_1/Use_unisim.MB_SRL16E_I1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h001B"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/load_Store_i") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_single_step_count_xor_1_11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_single_step_count_xor<1>11") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "16'hD782"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0__Shift_Logic_Bit_I_Logic_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[0].Shift_Logic_Bit_I/Logic_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h468E"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_0 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_0") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_1") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_2 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_2") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_3 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_3") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_4 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_4") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_dlmb_cntlr_lmb_we_3__3_1 "U0/dlmb_cntlr/lmb_we<3><3>1") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___65___U0/dlmb_cntlr/lmb_we<3><3>1"))
           (property INIT (string "8'h20"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_2_Use_unisim_MB_SRL16E_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.SRL16E_2/Use_unisim.MB_SRL16E_I1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0006"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10__Operand_Select_Bit_I_Mmux_op2_I1_SW0 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/Mmux_op2_I1_SW0") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "16'hFF1B"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_EX_First_Cycle "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/EX_First_Cycle") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_3_Use_unisim_MB_SRL16E_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.SRL16E_3/Use_unisim.MB_SRL16E_I1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h1820"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_continue_from_brk "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/continue_from_brk") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_1__BYTESTEER_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.Data_Read_Steering_I/FPGA_LUT6_Target.GEN_LOOP[1].BYTESTEER_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00F0F0CCCCAAAA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0__Shift_Logic_Bit_I_Shift_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[0].Shift_Logic_Bit_I/Shift_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hFCAA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_cmd_rstpot "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/start_single_cmd_rstpot") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___73___U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/continue_from_brk_rstpot"))
           (property INIT (string "8'h10"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/is_swx_I") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_LMB_Rst "U0/LMB_Rst") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_1__buffer_Addr_MUXCY_L "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].buffer_Addr_MUXCY_L") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_7__SRL16E_I "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[7].SRL16E_I") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21__PC_Bit_I_SUM_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/SUM_I") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hF066"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7__Operand_Select_Bit_I_Op1_Reg_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op1_Reg_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Mmux_h_Cnt_1_11_INV_0 "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/Mmux_h_Cnt<1>11_INV_0") (viewref netlist (cellref LUT1 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "2'h1"))
           (property XILINX_LEGACY_PRIM (string "INV"))
           (property XILINX_REPORT_XFORM (string "INV"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_N_rstpot "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_Step_N_rstpot") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "32'hFFDFAA8A"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1__Shift_Logic_Bit_I_Shift_Logic_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[1].Shift_Logic_Bit_I/Shift_Logic_Mux") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_i_AS_I_SW0 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/i_AS_I_SW0") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___79___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/_n0922_SW0"))
           (property INIT (string "4'h8"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_rstpot "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/if_debug_ready_i_rstpot") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___85___U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Mmux_rst_Values_II31"))
           (property INIT (string "8'h10"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt_1_1_INV_0 "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.New_Cnt<1>1_INV_0") (viewref netlist (cellref LUT1 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "2'h1"))
           (property XILINX_LEGACY_PRIM (string "INV"))
           (property XILINX_REPORT_XFORM (string "INV"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_MSR_1") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_5__Rest_Bits_Others_I "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Convert_Serial_To_Parallel[5].Rest_Bits.Others_I") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_10 "U0/Debug.mdm_0/MDM_Core_I1/Config_Reg_10") (viewref netlist (cellref FDP (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b1"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[4].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_11 "U0/Debug.mdm_0/MDM_Core_I1/Config_Reg_11") (viewref netlist (cellref FDCE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_17__fdr_i "U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[17].fdr_i") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_22__fdr_i "U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[22].fdr_i") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_31 "U0/Debug.mdm_0/MDM_Core_I1/Config_Reg_31") (viewref netlist (cellref FDP (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b1"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_26 "U0/Debug.mdm_0/MDM_Core_I1/Config_Reg_26") (viewref netlist (cellref FDP (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b1"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6__Result_Mux_Bit_I_Mul_ALU_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[6].Result_Mux_Bit_I/Mul_ALU_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hEFE0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_27 "U0/Debug.mdm_0/MDM_Core_I1/Config_Reg_27") (viewref netlist (cellref FDCE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_7__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_INV_129_o1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/using_Imm_INV_129_o1") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___74___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/using_Imm_INV_129_o1"))
           (property INIT (string "4'h1"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25__Register_File_Bit_I_Using_LUT6_RegFile_X1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[25].Register_File_Bit_I/Using_LUT6.RegFile_X1") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30__Register_File_Bit_I_Using_LUT6_RegFile_X1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/Using_LUT6.RegFile_X1") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25__Register_File_Bit_I_Using_LUT6_RegFile_X2 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[25].Register_File_Bit_I/Using_LUT6.RegFile_X2") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30__Register_File_Bit_I_Using_LUT6_RegFile_X2 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/Using_LUT6.RegFile_X2") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10__Result_Mux_Bit_I_Mul_ALU_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[10].Result_Mux_Bit_I/Mul_ALU_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hEFE0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mcount_shift_Count_xor_4_11 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mcount_shift_Count_xor<4>11") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___13___U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mcount_shift_Count_xor<4>11"))
           (property INIT (string "32'h6AAAAAAA"))
         )
         (instance (rename U0_dlmb_cntlr_Sl_Ready_i1 "U0/dlmb_cntlr/Sl_Ready_i1") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___90___U0/dlmb/DBus_Oring.Res<25>_SW0"))
           (property INIT (string "4'h8"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[22].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Intr_Carry_MUXCY "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Intr_Carry_MUXCY") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27__Result_Mux_Bit_I_Result_MUXF5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[27].Result_Mux_Bit_I/Result_MUXF5") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[6].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2__Result_Mux_Bit_I_Result_MUXF5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[2].Result_Mux_Bit_I/Result_MUXF5") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28__PC_Bit_I_PC_EX_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/PC_EX_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel_0 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel_0") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel_1") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_clean_iReady_MuxCY "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.clean_iReady_MuxCY") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22__Operand_Select_Bit_I_Mmux_op2_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[22].Operand_Select_Bit_I/Mmux_op2_I1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFFFF454045404540"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17__Operand_Select_Bit_I_Mmux_op2_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/Mmux_op2_I1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFFFF454045404540"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_is_sleep "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_is_sleep") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_8__I_MUX_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.instr_mux_I1/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[8].I_MUX_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00F0F0CCCCAAAA"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_0__FDRE_I "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27__Operand_Select_Bit_I_Mmux_op2_I11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/Mmux_op2_I11") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFFFFFFFFEFEA4540"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_4 "U0/Debug.mdm_0/MDM_Core_I1/Mshreg_Config_Reg_4") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "16'h0000"))
           (property XILINX_LEGACY_PRIM (string "SRLC16E"))
           (property XILINX_REPORT_XFORM (string "SRLC16E"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_2__Used_MuxCY_MUXCY_L_I "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].Used_MuxCY.MUXCY_L_I") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17__Register_File_Bit_I_Using_LUT6_RegFile_X1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[17].Register_File_Bit_I/Using_LUT6.RegFile_X1") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22__Register_File_Bit_I_Using_LUT6_RegFile_X1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[22].Register_File_Bit_I/Using_LUT6.RegFile_X1") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17__Register_File_Bit_I_Using_LUT6_RegFile_X2 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[17].Register_File_Bit_I/Using_LUT6.RegFile_X2") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22__Register_File_Bit_I_Using_LUT6_RegFile_X2 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[22].Register_File_Bit_I/Using_LUT6.RegFile_X2") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_1__SRL16E_I "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[1].SRL16E_I") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT101 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT101") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___42___U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT121"))
           (property INIT (string "8'h80"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12__Result_Mux_Bit_I_Result_MUXF5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[12].Result_Mux_Bit_I/Result_MUXF5") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26__PC_Bit_I_XOR_X "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/XOR_X") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT111 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT111") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___41___U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT111"))
           (property INIT (string "8'h80"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT121 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT121") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___42___U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT121"))
           (property INIT (string "8'h80"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_shifting_Data1_SW0 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_shifting_Data1_SW0") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___27___U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i13"))
           (property INIT (string "4'hE"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT131 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT131") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___41___U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT111"))
           (property INIT (string "8'h80"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_step_count_0 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_0") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_wb_read_imm_reg_1_i "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/wb_read_imm_reg_1_i") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT141 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT141") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___40___U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT141"))
           (property INIT (string "8'h80"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_step_count_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_1") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30__Operand_Select_Bit_I_Op1_Reg_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/Op1_Reg_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25__Operand_Select_Bit_I_Op1_Reg_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/Op1_Reg_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i_0_rstpot "U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_0_rstpot") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "8'hE4"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4__Operand_Select_Bit_I_Op1_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[4].Operand_Select_Bit_I/Op1_DFF") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT201 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT201") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___37___U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT201"))
           (property INIT (string "8'h80"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT151 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT151") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___40___U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT141"))
           (property INIT (string "8'h80"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I__n0922_SW0 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/_n0922_SW0") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___79___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/_n0922_SW0"))
           (property INIT (string "16'hFDFF"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4379_o_data_cmd_AND_379_o1 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/GND_4379_o_data_cmd_AND_379_o1") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___9___U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/GND_4379_o_command[0]_equal_17_o<0>1"))
           (property INIT (string "32'h00400000"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_0__FDRE_I "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[0].FDRE_I") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT161 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT161") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___38___U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT161"))
           (property INIT (string "8'h80"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT211 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT211") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___37___U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT201"))
           (property INIT (string "8'h80"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT171 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT171") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___39___U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT171"))
           (property INIT (string "8'h80"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT221 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT221") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___36___U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT221"))
           (property INIT (string "8'h80"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6__Operand_Select_Bit_I_Op2_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/Op2_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_running_clock_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Status_Reg_Handle.running_clock_1") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT181 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT181") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___39___U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT171"))
           (property INIT (string "8'h80"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT231 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT231") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "32'hF8880888"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0__Operand_Select_Bit_I_Op2_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Op2_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT241 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT241") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___36___U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT221"))
           (property INIT (string "8'h80"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT191 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT191") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___38___U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT161"))
           (property INIT (string "8'h80"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT251 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT251") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___35___U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT251"))
           (property INIT (string "8'h80"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT301 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT301") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "32'hF4440444"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_ii1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mtsmsr_write_ii1") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___58___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mtsmsr_write_ii1"))
           (property INIT (string "8'h20"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_7__MUXCY_L_I1 "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.All_Bits[7].MUXCY_L_I1") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT311 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT311") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "32'hF4440444"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT261 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT261") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___35___U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT251"))
           (property INIT (string "8'h80"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT321 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT321") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "32'hF4440444"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT271 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT271") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hF7F780F7F7808080"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_brki_hit "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/dbg_brki_hit") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_Mmux_gpo1_write11 "U0/iomodule_0/Mmux_gpo1_write11") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___8___U0/iomodule_0/Mmux_gpo2_write11"))
           (property INIT (string "32'h00000040"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT281 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT281") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hF7F780F7F7808080"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT331 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT331") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "32'hF4440444"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT291 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT291") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "32'hF4440444"))
         )
         (instance (rename U0_Debug_SYS_Rst_Reset_OR_1_o1 "U0/Debug_SYS_Rst_Reset_OR_1_o1") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___94___U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT2_SW0"))
           (property INIT (string "4'hE"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_MDM_SEL_SHIFT_AND_363_o1 "U0/Debug.mdm_0/MDM_Core_I1/MDM_SEL_SHIFT_AND_363_o1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h0000000200000000"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT2_SW0 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT2_SW0") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___94___U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT2_SW0"))
           (property INIT (string "8'h80"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_10 "U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_10") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_11 "U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_11") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_12 "U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_12") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_13 "U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_13") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_14 "U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_14") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21__PC_Bit_I_MUXCY_X "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/MUXCY_X") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_15 "U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_15") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_glue_set "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/reservation_glue_set") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___92___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/reservation_glue_set"))
           (property INIT (string "8'hF4"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_exists_i_rstpot "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_exists_i_rstpot") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___75___U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mmux_RX_PWR_128_o_MUX_4828_o11"))
           (property INIT (string "16'h1110"))
         )
         (instance (rename U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_6__RAMB16_S4_1 "U0/lmb_bram_I/RAM_Inst/Using_B16_S4.The_BRAMs[6].RAMB16_S4_1") (viewref netlist (cellref RAMB16BWER (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property BUS_INFO (string "32:INPUT:DIA<31:0>"))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT_00 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_01 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_02 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_03 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_04 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_05 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_06 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_07 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_08 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_09 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_0A (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_0B (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_0C (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_0D (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_0E (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_0F (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_10 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_11 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_12 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_13 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_14 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_15 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_16 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_17 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_18 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_19 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_1A (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_1B (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_1C (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_1D (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_1E (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_1F (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_20 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_21 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_22 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_23 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_24 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_25 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_26 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_27 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_28 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_29 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_2A (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_2B (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_2C (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_2D (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_2E (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_2F (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_30 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_31 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_32 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_33 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_34 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_35 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_36 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_37 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_38 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_39 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_3A (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_3B (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_3C (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_3D (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_3E (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_3F (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_A (string "36'h000000000"))
           (property INIT_B (string "36'h000000000"))
           (property SIM_COLLISION_CHECK (string "NONE"))
           (property SRVAL_A (string "36'h000000000"))
           (property SRVAL_B (string "36'h000000000"))
           (property WRITE_MODE_A (string "READ_FIRST"))
           (property WRITE_MODE_B (string "READ_FIRST"))
           (property INITP_04 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INITP_02 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INITP_03 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INITP_05 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INITP_07 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INITP_01 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INITP_00 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INITP_06 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property DATA_WIDTH_A (integer 4))
           (property DATA_WIDTH_B (integer 4))
           (property DOA_REG (integer 0))
           (property DOB_REG (integer 0))
           (property EN_RSTRAM_A (boolean (true)))
           (property EN_RSTRAM_B (boolean (true)))
           (property RST_PRIORITY_A (string "CE"))
           (property RST_PRIORITY_B (string "CE"))
           (property RSTTYPE (string "SYNC"))
           (property SIM_DEVICE (string "SPARTAN6"))
           (property INIT_FILE (string "NONE"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd1 "U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/rst_cipr_rd1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFBFFFFFFFFFFFFFF"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27__Operand_Select_Bit_I_Op2_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21__Operand_Select_Bit_I_Op1_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[21].Operand_Select_Bit_I/Op1_DFF") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16__Operand_Select_Bit_I_Op1_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[16].Operand_Select_Bit_I/Op1_DFF") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_dlmb_DBus_Oring_tmp_or "U0/dlmb/DBus_Oring.tmp_or") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFFFFAAA8AAA8AAA8"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10__Operand_Select_Bit_I_Op1_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/Op1_DFF") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_hit_0_rstpot "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/dbg_hit_0_rstpot") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___88___U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd1"))
           (property INIT (string "8'hE4"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_5__BYTESTEER_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.EXT_DATA_WRITE_MUX_MSB_I/FPGA_LUT6_Target.GEN4_LOOP[5].BYTESTEER_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00F0F0CCCCAAAA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19__PC_Bit_I_NewPC_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I/NewPC_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hAACA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24__PC_Bit_I_NewPC_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/NewPC_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hAACA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Reset_DFF_reset_temp "U0/microblaze_I/MicroBlaze_Core_I/Reset_DFF.reset_temp") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b1"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Ok_To_Stop1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Ok_To_Stop1") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___15___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Ok_To_Stop1"))
           (property INIT (string "16'h0222"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt_8_1_INV_0 "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.New_Cnt<8>1_INV_0") (viewref netlist (cellref LUT1 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "2'h1"))
           (property XILINX_LEGACY_PRIM (string "INV"))
           (property XILINX_REPORT_XFORM (string "INV"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_dready_Valid1_INV_0 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/dready_Valid1_INV_0") (viewref netlist (cellref LUT1 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "2'h1"))
           (property XILINX_LEGACY_PRIM (string "INV"))
           (property XILINX_REPORT_XFORM (string "INV"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_0 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_0") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_1 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_1") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_2 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_2") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_3 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_3") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_4 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_4") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_13__SRL16E_I_Use_unisim_MB_SRL16E_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[13].SRL16E_I/Use_unisim.MB_SRL16E_I1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[20].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_2__Used_MuxCY_MUXCY_L_I_rt "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].Used_MuxCY.MUXCY_L_I_rt") (viewref netlist (cellref LUT1 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "2'h2"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF_3__take_Intr_Now_AND_107_o1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF[3]_take_Intr_Now_AND_107_o1") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___81___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF[3]_take_Intr_Now_AND_107_o1"))
           (property INIT (string "4'h1"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_rstpot "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/using_Imm_rstpot") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___74___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/using_Imm_INV_129_o1"))
           (property INIT (string "16'hABA8"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_overrun_error "U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/overrun_error") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break_2nd_cycle_rstpot "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Break_2nd_cycle_rstpot") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___61___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/OpSel2_Imm_SW0"))
           (property INIT (string "32'h085D0808"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_No_Carry_Decoding_MULT_AND_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.No_Carry_Decoding.MULT_AND_I") (viewref netlist (cellref MULT_AND (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break_2nd_cycle "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Break_2nd_cycle") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11__Operand_Select_Bit_I_Op1_Reg_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[11].Operand_Select_Bit_I/Op1_Reg_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[13].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'h607AA67800008888"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Ext_NM_BRK_FDRSE_glue_set "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Ext_NM_BRK_FDRSE_glue_set") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___78___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Ext_BRK_ext_nm_brk_i_OR_90_o1"))
           (property INIT (string "4'hE"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_5__BYTESTEER_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.Data_Read_Steering_I/FPGA_LUT6_Target.GEN_LOOP[5].BYTESTEER_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00F0F0CCCCAAAA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22__Shift_Logic_Bit_I_Shift_Logic_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[22].Shift_Logic_Bit_I/Shift_Logic_Mux") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17__Shift_Logic_Bit_I_Shift_Logic_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[17].Shift_Logic_Bit_I/Shift_Logic_Mux") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_2__FDS_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I") (viewref netlist (cellref FDS (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b1"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_The_First_BreakPoints_MUXCY_Post "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.The_First_BreakPoints.MUXCY_Post") (viewref netlist (cellref MUXCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25__PC_Bit_I_MUXCY_X "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/MUXCY_X") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_4__SRL16E_I "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[4].SRL16E_I") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_PWR_12_o_PWR_12_o_MUX_4237_o1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_PWR_12_o_PWR_12_o_MUX_4237_o1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFFFFFFFFFFFFFFFB"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_7__fdr_i "U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[7].fdr_i") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_PWR_12_o_PWR_12_o_MUX_4237_o1_SW0 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_PWR_12_o_PWR_12_o_MUX_4237_o1_SW0") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "8'h8F"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[28].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'h607AA67800008888"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15__Operand_Select_Bit_I_Mmux_op2_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Mmux_op2_I1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h4404400077377333"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20__Operand_Select_Bit_I_Mmux_op2_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[20].Operand_Select_Bit_I/Mmux_op2_I1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFFFF454045404540"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_4__I_MUX_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.instr_mux_I1/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[4].I_MUX_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00F0F0CCCCAAAA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_low_addr_i_INST "U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.FPGA_LUT6_Target.low_addr_i_INST") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'h8778877866666666"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Reg_Test_Equal_FDSE "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Reg_Test_Equal_FDSE") (viewref netlist (cellref FDSE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b1"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9__Result_Mux_Bit_I_Result_MUXF5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[9].Result_Mux_Bit_I/Result_MUXF5") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_frame_error "U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/frame_error") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_30__SRL16E_I_Use_unisim_MB_SRL16E_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[30].SRL16E_I/Use_unisim.MB_SRL16E_I1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[12].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'h607AA67800008888"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_25__SRL16E_I_Use_unisim_MB_SRL16E_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[25].SRL16E_I/Use_unisim.MB_SRL16E_I1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9__Result_Mux_Bit_I_Mul_ALU_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[9].Result_Mux_Bit_I/Mul_ALU_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hEFE0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_sleep_glue_set "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_sleep_glue_set") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___95___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_sleep_glue_set"))
           (property INIT (string "8'hF4"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28__Result_Mux_Bit_I_Mul_ALU_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[28].Result_Mux_Bit_I/Mul_ALU_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hEFE0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3__Result_Mux_Bit_I_Mul_ALU_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[3].Result_Mux_Bit_I/Mul_ALU_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hEFE0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17__Result_Mux_Bit_I_Mul_ALU_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[17].Result_Mux_Bit_I/Mul_ALU_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hEFE0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22__Result_Mux_Bit_I_Mul_ALU_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[22].Result_Mux_Bit_I/Mul_ALU_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hEFE0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_Area_Debug_Control_point_hit11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_Area_Debug_Control.point_hit11") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFFFFFFFFFFFFFFFE"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_intr_or_delay_slot_jump1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/intr_or_delay_slot_jump1") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___59___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/intr_or_delay_slot_jump1"))
           (property INIT (string "8'hF8"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump2_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/jump2_I") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_2_11 "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mmux_serial_to_parallel<2>11") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___20___U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mmux_serial_to_parallel<3>11"))
           (property INIT (string "16'hBA8A"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_byte_selects_i_INST "U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.FPGA_LUT6_Target.byte_selects_i_INST") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'h7887877899996666"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_4__SRL16E_I_Use_unisim_MB_SRL16E_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[4].SRL16E_I/Use_unisim.MB_SRL16E_I1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'h607AA67800008888"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3__Operand_Select_Bit_I_Mmux_op2_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[3].Operand_Select_Bit_I/Mmux_op2_I1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h4404400077377333"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_BE_BYTE_0_1_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.FPGA_LUT6_Target_BE.BYTE_0_1_I") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'h2A2F2A2F8A8F8A8F"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_MUX_F5_1 "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/MUX_F5_1") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Control_Reg_En_0_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En<0>1") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___28___U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Dbg_Reg_En_I81"))
           (property INIT (string "32'h00400000"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_MUX_F5_2 "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/MUX_F5_2") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4__Shift_Logic_Bit_I_Shift_Logic_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[4].Shift_Logic_Bit_I/Shift_Logic_Mux") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12__Shift_Logic_Bit_I_Logic_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[12].Shift_Logic_Bit_I/Logic_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h468E"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Force_Val1_FDRE "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Force_Val1_FDRE") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24__Result_Mux_Bit_I_Result_MUXF5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[24].Result_Mux_Bit_I/Result_MUXF5") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19__Result_Mux_Bit_I_Result_MUXF5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[19].Result_Mux_Bit_I/Result_MUXF5") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hCA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_alu_Op_I2_SW0 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_alu_Op_I2_SW0") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___76___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_using_Imm_GND_12_o_MUX_4276_o1_SW0"))
           (property INIT (string "8'h80"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[8].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_which_pc1_SW1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_which_pc1_SW1") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "16'hFEFF"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_0_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<0>") (viewref netlist (cellref MUXCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/missed_IFetch") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_1_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<1>") (viewref netlist (cellref MUXCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_25__fdr_i "U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[25].fdr_i") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_30__fdr_i "U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[30].fdr_i") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_2_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<2>") (viewref netlist (cellref MUXCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29__PC_Bit_I_MUXCY_X "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/MUXCY_X") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_0__XORCY_I "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].XORCY_I") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OpSel2_Imm_SW0 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/OpSel2_Imm_SW0") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___61___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/OpSel2_Imm_SW0"))
           (property INIT (string "4'h8"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_3_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<3>") (viewref netlist (cellref MUXCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_continue_from_brk_TClk "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/continue_from_brk_TClk") (viewref netlist (cellref FDCE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_4_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<4>") (viewref netlist (cellref MUXCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SEL_SHIFT_AND_374_o1 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SEL_SHIFT_AND_374_o1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h0000000000000080"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_5_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<5>") (viewref netlist (cellref MUXCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6__Operand_Select_Bit_I_Mmux_op2_I1_SW0 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/Mmux_op2_I1_SW0") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "16'hFF1B"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_6_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<6>") (viewref netlist (cellref MUXCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12__Shift_Logic_Bit_I_Shift_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[12].Shift_Logic_Bit_I/Shift_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hFCAA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29__PC_Bit_I_NewPC_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/NewPC_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property PK_HLUTNM (string "___XLNM___83___U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/NewPC_Mux"))
           (property INIT (string "16'hAACA"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt_0_1_INV_0 "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.New_Cnt<0>1_INV_0") (viewref netlist (cellref LUT1 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "2'h1"))
           (property XILINX_LEGACY_PRIM (string "INV"))
           (property XILINX_REPORT_XFORM (string "INV"))
         )
         (instance (rename U0_dlmb_cntlr_lmb_mux_I_one_lmb_pselect_mask_lmb_CS_0_1_INV_0 "U0/dlmb_cntlr/lmb_mux_I/one_lmb.pselect_mask_lmb/CS<0>1_INV_0") (viewref netlist (cellref LUT1 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "2'h1"))
           (property XILINX_LEGACY_PRIM (string "INV"))
           (property XILINX_REPORT_XFORM (string "INV"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv1 "U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_Read_inv1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFFFFFFFFFEFFFFFF"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Mmux_reg_write_I11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Mmux_reg_write_I11") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "16'h5510"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6__Operand_Select_Bit_I_Op1_Reg_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/Op1_Reg_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_12__fdr_i "U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[12].fdr_i") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext16 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sext16") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_iFetch_MuxCY_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_1") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_iFetch_MuxCY_2 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_2") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_iFetch_MuxCY_3 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_3") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22__PC_Bit_I_XOR_X "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/XOR_X") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_3__XORCY_I "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[3].XORCY_I") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_dbg_exec "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/start_dbg_exec") (viewref netlist (cellref FDR (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_dlmb_DBus_Oring_tmp_or_SW0 "U0/dlmb/DBus_Oring.tmp_or_SW0") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___95___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_sleep_glue_set"))
           (property INIT (string "4'hE"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11__Shift_Logic_Bit_I_Logic_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[11].Shift_Logic_Bit_I/Logic_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h468E"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1__n0073_inv1 "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/_n0073_inv1") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___53___U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/_n0073_inv1"))
           (property INIT (string "4'hE"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2__Shift_Logic_Bit_I_Logic_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[2].Shift_Logic_Bit_I/Logic_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h468E"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7__Operand_Select_Bit_I_Op1_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op1_DFF") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1__Operand_Select_Bit_I_Op1_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/Op1_DFF") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_Using_FPGA_Stop_CPU_FDRSE "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Stop_CPU_FDRSE") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_1__XORCY_I1 "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.All_Bits[1].XORCY_I1") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12__Operand_Select_Bit_I_Mmux_op2_I1_SW0 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Mmux_op2_I1_SW0") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "16'hFF1B"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_use_ALU_Carry11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_use_ALU_Carry11") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___62___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_instr_OF[21]_AND_21_o11"))
           (property INIT (string "8'h10"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_2__MUXCY_L_I1 "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.All_Bits[2].MUXCY_L_I1") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_0 "U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_0") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_1 "U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_1") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_2 "U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_2") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_3 "U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_3") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_4 "U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_4") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_5 "U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_5") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_6 "U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_6") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_7 "U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_7") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_8 "U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_8") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_9 "U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_9") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11__Shift_Logic_Bit_I_Shift_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[11].Shift_Logic_Bit_I/Shift_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hFCAA"))
         )
         (instance (rename U0_iomodule_0_uart_status_read1 "U0/iomodule_0/uart_status_read1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h0000000200000000"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_3_11 "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mmux_serial_to_parallel<3>11") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___20___U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mmux_serial_to_parallel<3>11"))
           (property INIT (string "16'hBA8A"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2__Shift_Logic_Bit_I_Shift_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[2].Shift_Logic_Bit_I/Shift_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hFCAA"))
         )
         (instance (rename U0_dlmb_DBus_Oring_Res_25__SW0 "U0/dlmb/DBus_Oring.Res<25>_SW0") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___90___U0/dlmb/DBus_Oring.Res<25>_SW0"))
           (property INIT (string "4'hE"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_1") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_7__SRL16E_I "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[7].SRL16E_I") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_2 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_2") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_3 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_3") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_4 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_4") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_5") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_6") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_7 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_7") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_force2_i11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_force2_i11") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h0040000000000000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_8 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_8") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29__PC_Bit_I_Set_DFF_PC_IF_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/Set_DFF.PC_IF_DFF") (viewref netlist (cellref FDSE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b1"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_9 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_9") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27__PC_Bit_I_XOR_X "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[27].PC_Bit_I/XOR_X") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_5__RAMB16_S4_1 "U0/lmb_bram_I/RAM_Inst/Using_B16_S4.The_BRAMs[5].RAMB16_S4_1") (viewref netlist (cellref RAMB16BWER (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property BUS_INFO (string "32:INPUT:DIA<31:0>"))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT_00 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_01 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_02 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_03 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_04 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_05 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_06 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_07 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_08 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_09 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_0A (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_0B (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_0C (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_0D (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_0E (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_0F (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_10 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_11 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_12 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_13 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_14 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_15 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_16 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_17 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_18 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_19 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_1A (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_1B (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_1C (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_1D (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_1E (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_1F (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_20 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_21 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_22 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_23 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_24 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_25 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_26 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_27 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_28 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_29 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_2A (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_2B (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_2C (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_2D (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_2E (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_2F (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_30 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_31 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_32 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_33 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_34 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_35 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_36 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_37 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_38 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_39 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_3A (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_3B (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_3C (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_3D (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_3E (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_3F (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_A (string "36'h000000000"))
           (property INIT_B (string "36'h000000000"))
           (property SIM_COLLISION_CHECK (string "NONE"))
           (property SRVAL_A (string "36'h000000000"))
           (property SRVAL_B (string "36'h000000000"))
           (property WRITE_MODE_A (string "READ_FIRST"))
           (property WRITE_MODE_B (string "READ_FIRST"))
           (property INITP_04 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INITP_02 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INITP_03 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INITP_05 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INITP_07 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INITP_01 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INITP_00 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INITP_06 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property DATA_WIDTH_A (integer 4))
           (property DATA_WIDTH_B (integer 4))
           (property DOA_REG (integer 0))
           (property DOB_REG (integer 0))
           (property EN_RSTRAM_A (boolean (true)))
           (property EN_RSTRAM_B (boolean (true)))
           (property RST_PRIORITY_A (string "CE"))
           (property RST_PRIORITY_B (string "CE"))
           (property RSTTYPE (string "SYNC"))
           (property SIM_DEVICE (string "SPARTAN6"))
           (property INIT_FILE (string "NONE"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16__Operand_Select_Bit_I_Mmux_op2_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[16].Operand_Select_Bit_I/Mmux_op2_I1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFFFF454045404540"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21__Operand_Select_Bit_I_Mmux_op2_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[21].Operand_Select_Bit_I/Mmux_op2_I1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFFFF454045404540"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23__PC_Bit_I_PC_EX_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/PC_EX_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18__PC_Bit_I_PC_EX_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/PC_EX_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_Sl_Ready1 "U0/iomodule_0/Sl_Ready1") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___86___U0/iomodule_0/GND_4408_o_lmb_reg_write_AND_396_o11"))
           (property INIT (string "4'hE"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1__Shift_Logic_Bit_I_Logic_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[1].Shift_Logic_Bit_I/Logic_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h468E"))
         )
         (instance (rename U0_iomodule_0_write_data_10 "U0/iomodule_0/write_data_10") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_write_data_11 "U0/iomodule_0/write_data_11") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_write_data_12 "U0/iomodule_0/write_data_12") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11__Operand_Select_Bit_I_Mmux_op2_I1_SW0 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[11].Operand_Select_Bit_I/Mmux_op2_I1_SW0") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "16'hFF1B"))
         )
         (instance (rename U0_iomodule_0_write_data_13 "U0/iomodule_0/write_data_13") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_write_data_14 "U0/iomodule_0/write_data_14") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_write_data_15 "U0/iomodule_0/write_data_15") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1__Register_File_Bit_I_Using_LUT6_RegFile_X1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT6.RegFile_X1") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_iomodule_0_write_data_20 "U0/iomodule_0/write_data_20") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_write_data_16 "U0/iomodule_0/write_data_16") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1__Register_File_Bit_I_Using_LUT6_RegFile_X2 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT6.RegFile_X2") (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "RAM32X1D"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "32'h00000000"))
         )
         (instance (rename U0_iomodule_0_write_data_21 "U0/iomodule_0/write_data_21") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_write_data_17 "U0/iomodule_0/write_data_17") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_write_data_22 "U0/iomodule_0/write_data_22") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_write_data_18 "U0/iomodule_0/write_data_18") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_write_data_23 "U0/iomodule_0/write_data_23") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_write_data_19 "U0/iomodule_0/write_data_19") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_write_data_24 "U0/iomodule_0/write_data_24") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_write_data_25 "U0/iomodule_0/write_data_25") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_write_data_30 "U0/iomodule_0/write_data_30") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_write_data_26 "U0/iomodule_0/write_data_26") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_write_data_31 "U0/iomodule_0/write_data_31") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_write_data_27 "U0/iomodule_0/write_data_27") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24__Operand_Select_Bit_I_Op2_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/Op2_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19__Operand_Select_Bit_I_Op2_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/Op2_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_write_data_28 "U0/iomodule_0/write_data_28") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_write_data_29 "U0/iomodule_0/write_data_29") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_dlmb_DBus_Oring_Res_26__SW0 "U0/dlmb/DBus_Oring.Res<26>_SW0") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___93___U0/dlmb/DBus_Oring.Res<26>_SW0"))
           (property INIT (string "4'hE"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13__Operand_Select_Bit_I_Op2_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[13].Operand_Select_Bit_I/Op2_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_7__RAMB16_S4_1 "U0/lmb_bram_I/RAM_Inst/Using_B16_S4.The_BRAMs[7].RAMB16_S4_1") (viewref netlist (cellref RAMB16BWER (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property BUS_INFO (string "32:INPUT:DIA<31:0>"))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT_00 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_01 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_02 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_03 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_04 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_05 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_06 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_07 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_08 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_09 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_0A (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_0B (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_0C (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_0D (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_0E (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_0F (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_10 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_11 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_12 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_13 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_14 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_15 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_16 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_17 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_18 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_19 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_1A (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_1B (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_1C (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_1D (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_1E (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_1F (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_20 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_21 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_22 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_23 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_24 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_25 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_26 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_27 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_28 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_29 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_2A (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_2B (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_2C (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_2D (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_2E (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_2F (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_30 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_31 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_32 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_33 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_34 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_35 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_36 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_37 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_38 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_39 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_3A (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_3B (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_3C (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_3D (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_3E (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_3F (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INIT_A (string "36'h000000000"))
           (property INIT_B (string "36'h000000000"))
           (property SIM_COLLISION_CHECK (string "NONE"))
           (property SRVAL_A (string "36'h000000000"))
           (property SRVAL_B (string "36'h000000000"))
           (property WRITE_MODE_A (string "READ_FIRST"))
           (property WRITE_MODE_B (string "READ_FIRST"))
           (property INITP_04 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INITP_02 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INITP_03 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INITP_05 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INITP_07 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INITP_01 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INITP_00 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property INITP_06 (string "256'h0000000000000000000000000000000000000000000000000000000000000000"))
           (property DATA_WIDTH_A (integer 4))
           (property DATA_WIDTH_B (integer 4))
           (property DOA_REG (integer 0))
           (property DOB_REG (integer 0))
           (property EN_RSTRAM_A (boolean (true)))
           (property EN_RSTRAM_B (boolean (true)))
           (property RST_PRIORITY_A (string "CE"))
           (property RST_PRIORITY_B (string "CE"))
           (property RSTTYPE (string "SYNC"))
           (property SIM_DEVICE (string "SPARTAN6"))
           (property INIT_FILE (string "NONE"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4329_o11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GND_12_o_MUX_4329_o11") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___54___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GND_12_o_MUX_4329_o11"))
           (property INIT (string "32'h00400000"))
         )
         (instance (rename U0_iomodule_0_LMB_ReadStrobe_LMB_AddrStrobe_AND_392_o_SW0 "U0/iomodule_0/LMB_ReadStrobe_LMB_AddrStrobe_AND_392_o_SW0") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___87___U0/iomodule_0/LMB_ReadStrobe_LMB_AddrStrobe_AND_392_o_SW0"))
           (property INIT (string "4'hB"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1__Shift_Logic_Bit_I_Shift_LUT "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[1].Shift_Logic_Bit_I/Shift_LUT") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hFCAA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr2_TCK "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr2_TCK") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel_0 "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel_0") (viewref netlist (cellref FDSE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b1"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_111 "U0/Debug.mdm_0/MDM_Core_I1/Mshreg_Config_Reg_111") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "4'h8"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel_1 "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel_1") (viewref netlist (cellref FDSE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b1"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel_2 "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel_2") (viewref netlist (cellref FDSE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b1"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_instr_OF_3__MUX_4188_o11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_instr_OF[3]_MUX_4188_o11") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___25___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_instr_OF[3]_MUX_4188_o11"))
           (property INIT (string "16'h2000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24__Operand_Select_Bit_I_Op1_Reg_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/Op1_Reg_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19__Operand_Select_Bit_I_Op1_Reg_DFF "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/Op1_Reg_DFF") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift10 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift10") (viewref netlist (cellref FDCE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift11 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift11") (viewref netlist (cellref FDCE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift12 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift12") (viewref netlist (cellref FDCE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[22].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I") (viewref netlist (cellref MUXCY_L (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_2__Used_MuxCY_MUXCY_L_I_rt "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].Used_MuxCY.MUXCY_L_I_rt") (viewref netlist (cellref LUT1 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "2'h2"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift13 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift13") (viewref netlist (cellref FDCE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift14 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift14") (viewref netlist (cellref FDCE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_WD_1_GEN4_LOOP_3__BYTESTEER_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.FPGA_LUT6_Target_WD_1.GEN4_LOOP[3].BYTESTEER_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00F0F0CCCCAAAA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_3__SRLC16E_I_Use_unisim_MB_SRL16CE_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1") (viewref netlist (cellref SRLC16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_Select1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_Select1") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "16'hAAAB"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.XOR_I") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_0__SRL16E_I "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[0].SRL16E_I") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_7__Rest_Bits_Others_I "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Convert_Serial_To_Parallel[7].Rest_Bits.Others_I") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_ALU_Carry_FDRE "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.ALU_Carry_FDRE") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_instr_OF_30__GND_12_o_MUX_4234_o11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_instr_OF[30]_GND_12_o_MUX_4234_o11") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___82___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_instr_OF[30]_GND_12_o_MUX_4234_o11"))
           (property INIT (string "4'h4"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_n1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/reset_n1") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "4'h1"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reset_OR_DriverANDClockEnable31 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Reset_OR_DriverANDClockEnable31") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'hFFFFFFFF04040400"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_set_Ext_BRK "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/set_Ext_BRK") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_31__PLBv46_rdBus_FDRE "U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[31].PLBv46_rdBus_FDRE") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch_glue_set "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/missed_IFetch_glue_set") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h0222577702220222"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_26__PLBv46_rdBus_FDRE "U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[26].PLBv46_rdBus_FDRE") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_use_Reg_Neg_S_i11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_use_Reg_Neg_S_i11") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___5___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_use_Reg_Neg_DI_i11"))
           (property INIT (string "32'h00088000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_stopping_allowed_Area_Debug_Control_stopping_allowed_OR_223_o1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.stopping_allowed_Area_Debug_Control.stopping_allowed_OR_223_o1") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "64'h0000000EEEEEEEEE"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_combined_iready1 "U0/microblaze_I/MicroBlaze_Core_I/Area.combined_iready1") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "8'hF8"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_6__BYTESTEER_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.EXT_DATA_WRITE_MUX_MSB_I/FPGA_LUT6_Target.GEN4_LOOP[6].BYTESTEER_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00F0F0CCCCAAAA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PC_Write1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PC_Write1") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___60___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PC_Write1"))
           (property INIT (string "4'hE"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_4_11 "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mmux_serial_to_parallel<4>11") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___22___U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mmux_serial_to_parallel<4>11"))
           (property INIT (string "16'hBA8A"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_271 "U0/Debug.mdm_0/MDM_Core_I1/Mshreg_Config_Reg_271") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "4'h8"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Interrupt_i "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Interrupt_i") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Valid_Instr_rstpot "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Valid_Instr_rstpot") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___59___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/intr_or_delay_slot_jump1"))
           (property INIT (string "16'h0222"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_ALU_OP0_FDRE "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.ALU_OP0_FDRE") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'h607AA67800008888"))
         )
         (instance (rename U0_dlmb_DBus_Oring_Res_28__SW0 "U0/dlmb/DBus_Oring.Res<28>_SW0") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property PK_HLUTNM (string "___XLNM___93___U0/dlmb/DBus_Oring.Res<26>_SW0"))
           (property INIT (string "4'hE"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift1 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift1") (viewref netlist (cellref FDCE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift2 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift2") (viewref netlist (cellref FDCE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_0 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_0") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift3 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift3") (viewref netlist (cellref FDCE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Use_Reg_Neg_S_FDRE "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Use_Reg_Neg_S_FDRE") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift4 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift4") (viewref netlist (cellref FDCE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_1") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_2 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_2") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift5 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift5") (viewref netlist (cellref FDCE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_3 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_3") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift6 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift6") (viewref netlist (cellref FDCE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_4 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_4") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift7 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift7") (viewref netlist (cellref FDCE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_5") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift8 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift8") (viewref netlist (cellref FDCE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_6") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift9 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift9") (viewref netlist (cellref FDCE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_10 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_10") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_7 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_7") (viewref netlist (cellref FD (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_11") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[27].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1") (viewref netlist (cellref SRL16E (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h0000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_12 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_12") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_I_correct_Carry_Select "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.I_correct_Carry_Select") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'h00F0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_13 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_13") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_14 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_14") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_15 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_15") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_20 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_20") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_21 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_21") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_9__I_MUX_LUT6 "U0/microblaze_I/MicroBlaze_Core_I/Area.instr_mux_I1/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[9].I_MUX_LUT6") (viewref netlist (cellref LUT6_2 (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "LUT6_2"))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "64'hFF00F0F0CCCCAAAA"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_16 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_16") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_17 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_17") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt_7_1_INV_0 "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.New_Cnt<7>1_INV_0") (viewref netlist (cellref LUT1 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "2'h1"))
           (property XILINX_LEGACY_PRIM (string "INV"))
           (property XILINX_REPORT_XFORM (string "INV"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_22 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_22") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_18 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_18") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_23 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_23") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_19 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_19") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_24 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_24") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_25 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_25") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_30 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_30") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_26 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_26") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_31 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_31") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_4__XORCY_I1 "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.All_Bits[4].XORCY_I1") (viewref netlist (cellref XORCY (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_27 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_27") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_28 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_28") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_OpSel1_SPR_Select_LUT_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.OpSel1_SPR_Select_LUT_1") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property PK_HLUTNM (string "___XLNM___17___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.OpSel1_SPR_Select_LUT_1"))
           (property INIT (string "16'h2000"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_29 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK_29") (viewref netlist (cellref FDE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_enable_Interrupts_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/enable_Interrupts_I") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "1'b0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_OpSel1_SPR_Select_LUT_2 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.OpSel1_SPR_Select_LUT_2") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property PK_HLUTNM (string "___XLNM___17___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.OpSel1_SPR_Select_LUT_1"))
           (property INIT (string "16'h0200"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_OpSel1_SPR_Select_LUT_3 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.OpSel1_SPR_Select_LUT_3") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property PK_HLUTNM (string "___XLNM___57___U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.OpSel1_SPR_Select_LUT_3"))
           (property INIT (string "8'h04"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_OpSel1_SPR_Select_LUT_4 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.OpSel1_SPR_Select_LUT_4") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "8'h15"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25__Result_Mux_Bit_I_Mul_ALU_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[25].Result_Mux_Bit_I/Mul_ALU_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hEFE0"))
         )
         (instance (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30__Result_Mux_Bit_I_Mul_ALU_Mux "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[30].Result_Mux_Bit_I/Mul_ALU_Mux") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "16'hEFE0"))
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val2_N "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/force_Val2_N") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_force_di2_LUT4))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Force_Val2_FDRSE))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Force_Val2_FDRSE_glue_set))
          )
         )
         (net (rename U0_dlmb_M_BE_2_ "U0/dlmb_M_BE[2]") (joined
          (portref I2 (instanceref U0_dlmb_cntlr_lmb_we_2__2_1))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_BE_BYTE_0_1_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF_10_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF[10]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_10__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_Reg_Test_Equal_N_i11))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_use_Reg_Neg_DI_i11))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_use_Reg_Neg_S_i11))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Addr_I_0__instr_OF_6__mux_19_OUT11))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_Reg_Test_Equal_i1_SW0))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_instr_OF_10__MUX_4402_o11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25__PC_Bit_I_pc_Sum "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/pc_Sum") (joined
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25__PC_Bit_I_NewPC_Mux))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25__PC_Bit_I_XOR_X))
          )
         )
         (net (rename U0_dlmb_M_BE_3_ "U0/dlmb_M_BE[3]") (joined
          (portref I2 (instanceref U0_dlmb_cntlr_lmb_we_3__3_1))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_BE_BYTE_0_1_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_PC_rstpot "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_PC_rstpot") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_PC))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_PC_rstpot))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_cnt_cy_1_ "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/cnt_cy[1]") (joined
          (portref LO (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Counter_1__Used_MuxCY_MUXCY_L_I))
          (portref CI (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Counter_0__XORCY_I))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_cnt_cy_2_ "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/cnt_cy[2]") (joined
          (portref LO (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Counter_2__Used_MuxCY_MUXCY_L_I))
          (portref CI (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Counter_1__Used_MuxCY_MUXCY_L_I))
          (portref CI (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Counter_1__XORCY_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10__ALU_Bit_I1_alu_AddSub "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[10].ALU_Bit_I1/alu_AddSub") (joined
          (portref LI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_cnt_cy_3_ "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/cnt_cy[3]") (joined
          (portref CI (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Counter_2__Used_MuxCY_MUXCY_L_I))
          (portref CI (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Counter_2__XORCY_I))
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_cnt_cy_3_1_INV_0))
          )
         )
         (net (rename U0_ilmb_M_ABus_20_ "U0/ilmb_M_ABus[20]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20__PC_Bit_I_Set_DFF_PC_IF_DFF))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20__PC_Bit_I_NewPC_Mux))
          (portref (member ADDRA 2) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_7__RAMB16_S4_1))
          (portref (member ADDRA 2) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_6__RAMB16_S4_1))
          (portref (member ADDRA 2) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_5__RAMB16_S4_1))
          (portref (member ADDRA 2) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_4__RAMB16_S4_1))
          (portref (member ADDRA 2) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_3__RAMB16_S4_1))
          (portref (member ADDRA 2) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_2__RAMB16_S4_1))
          (portref (member ADDRA 2) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_1__RAMB16_S4_1))
          (portref (member ADDRA 2) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_0__RAMB16_S4_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25__Result_Mux_Bit_I_mul_ALU_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[25].Result_Mux_Bit_I/mul_ALU_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30__Result_Mux_Bit_I_mul_ALU_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[30].Result_Mux_Bit_I/mul_ALU_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20__ALU_Bit_I1_alu_AddSub "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[20].ALU_Bit_I1/alu_AddSub") (joined
          (portref LI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15__ALU_Bit_I1_alu_AddSub "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/alu_AddSub") (joined
          (portref LI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_ilmb_M_ABus_21_ "U0/ilmb_M_ABus[21]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21__PC_Bit_I_Set_DFF_PC_IF_DFF))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21__PC_Bit_I_NewPC_Mux))
          (portref (member ADDRA 3) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_7__RAMB16_S4_1))
          (portref (member ADDRA 3) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_6__RAMB16_S4_1))
          (portref (member ADDRA 3) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_5__RAMB16_S4_1))
          (portref (member ADDRA 3) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_4__RAMB16_S4_1))
          (portref (member ADDRA 3) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_3__RAMB16_S4_1))
          (portref (member ADDRA 3) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_2__RAMB16_S4_1))
          (portref (member ADDRA 3) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_1__RAMB16_S4_1))
          (portref (member ADDRA 3) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_0__RAMB16_S4_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0__Result_Mux_Bit_I_mul_ALU_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[0].Result_Mux_Bit_I/mul_ALU_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_0_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr[0]") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_0__FDRE_I))
          (portref A0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_0__SRL16E_I))
          (portref A0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_1__SRL16E_I))
          (portref A0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_2__SRL16E_I))
          (portref A0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_3__SRL16E_I))
          (portref A0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_4__SRL16E_I))
          (portref A0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_5__SRL16E_I))
          (portref A0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_6__SRL16E_I))
          (portref A0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_7__SRL16E_I))
          (portref DI (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_0__Used_MuxCY_MUXCY_L_I))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT2))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_0__Used_MuxCY_MUXCY_L_I_rt))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_n "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/iFetch_In_Progress_n") (joined
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_iFetch_MuxCY_3))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_n1_INV_0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14__Result_Mux_Bit_I_mul_ALU_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[14].Result_Mux_Bit_I/mul_ALU_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_ilmb_M_ABus_22_ "U0/ilmb_M_ABus[22]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22__PC_Bit_I_Set_DFF_PC_IF_DFF))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22__PC_Bit_I_NewPC_Mux))
          (portref (member ADDRA 4) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_7__RAMB16_S4_1))
          (portref (member ADDRA 4) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_6__RAMB16_S4_1))
          (portref (member ADDRA 4) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_5__RAMB16_S4_1))
          (portref (member ADDRA 4) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_4__RAMB16_S4_1))
          (portref (member ADDRA 4) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_3__RAMB16_S4_1))
          (portref (member ADDRA 4) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_2__RAMB16_S4_1))
          (portref (member ADDRA 4) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_1__RAMB16_S4_1))
          (portref (member ADDRA 4) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_0__RAMB16_S4_1))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_1_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr[1]") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_1__FDRE_I))
          (portref A1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_0__SRL16E_I))
          (portref A1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_1__SRL16E_I))
          (portref A1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_2__SRL16E_I))
          (portref A1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_3__SRL16E_I))
          (portref A1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_4__SRL16E_I))
          (portref A1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_5__SRL16E_I))
          (portref A1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_6__SRL16E_I))
          (portref A1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_7__SRL16E_I))
          (portref DI (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_1__Used_MuxCY_MUXCY_L_I))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT2_SW0))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_1__Used_MuxCY_MUXCY_L_I_rt))
          )
         )
         (net (rename U0_ilmb_M_ABus_23_ "U0/ilmb_M_ABus[23]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23__PC_Bit_I_Set_DFF_PC_IF_DFF))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23__PC_Bit_I_NewPC_Mux))
          (portref (member ADDRA 5) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_7__RAMB16_S4_1))
          (portref (member ADDRA 5) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_6__RAMB16_S4_1))
          (portref (member ADDRA 5) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_5__RAMB16_S4_1))
          (portref (member ADDRA 5) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_4__RAMB16_S4_1))
          (portref (member ADDRA 5) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_3__RAMB16_S4_1))
          (portref (member ADDRA 5) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_2__RAMB16_S4_1))
          (portref (member ADDRA 5) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_1__RAMB16_S4_1))
          (portref (member ADDRA 5) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_0__RAMB16_S4_1))
          )
         )
         (net (rename U0_ilmb_M_ABus_18_ "U0/ilmb_M_ABus[18]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18__PC_Bit_I_Set_DFF_PC_IF_DFF))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18__PC_Bit_I_NewPC_Mux))
          (portref (member ADDRA 0) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_7__RAMB16_S4_1))
          (portref (member ADDRA 0) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_6__RAMB16_S4_1))
          (portref (member ADDRA 0) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_5__RAMB16_S4_1))
          (portref (member ADDRA 0) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_4__RAMB16_S4_1))
          (portref (member ADDRA 0) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_3__RAMB16_S4_1))
          (portref (member ADDRA 0) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_2__RAMB16_S4_1))
          (portref (member ADDRA 0) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_1__RAMB16_S4_1))
          (portref (member ADDRA 0) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_0__RAMB16_S4_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_intr_or_delay_slot_jump "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/intr_or_delay_slot_jump") (joined
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Force1_FDRE))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Force2_FDRE))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Force_Val1_FDRE))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Use_Reg_Neg_S_FDRE))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Use_Reg_Neg_DI_FDRE))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Reg_Test_Equal_FDSE))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Reg_Test_Equal_N_FDRE))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_intr_or_delay_slot_jump1))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_2_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr[2]") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_2__FDRE_I))
          (portref A2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_0__SRL16E_I))
          (portref A2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_1__SRL16E_I))
          (portref A2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_2__SRL16E_I))
          (portref A2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_3__SRL16E_I))
          (portref A2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_4__SRL16E_I))
          (portref A2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_5__SRL16E_I))
          (portref A2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_6__SRL16E_I))
          (portref A2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_7__SRL16E_I))
          (portref DI (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_2__Used_MuxCY_MUXCY_L_I))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT2_SW0))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_2__Used_MuxCY_MUXCY_L_I_rt))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25__ALU_Bit_I1_alu_AddSub "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1/alu_AddSub") (joined
          (portref LI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30__ALU_Bit_I1_alu_AddSub "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/alu_AddSub") (joined
          (portref LI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_ilmb_M_ABus_24_ "U0/ilmb_M_ABus[24]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24__PC_Bit_I_Set_DFF_PC_IF_DFF))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24__PC_Bit_I_NewPC_Mux))
          (portref (member ADDRA 6) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_7__RAMB16_S4_1))
          (portref (member ADDRA 6) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_6__RAMB16_S4_1))
          (portref (member ADDRA 6) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_5__RAMB16_S4_1))
          (portref (member ADDRA 6) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_4__RAMB16_S4_1))
          (portref (member ADDRA 6) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_3__RAMB16_S4_1))
          (portref (member ADDRA 6) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_2__RAMB16_S4_1))
          (portref (member ADDRA 6) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_1__RAMB16_S4_1))
          (portref (member ADDRA 6) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_0__RAMB16_S4_1))
          )
         )
         (net (rename U0_ilmb_M_ABus_19_ "U0/ilmb_M_ABus[19]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19__PC_Bit_I_Set_DFF_PC_IF_DFF))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19__PC_Bit_I_NewPC_Mux))
          (portref (member ADDRA 1) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_7__RAMB16_S4_1))
          (portref (member ADDRA 1) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_6__RAMB16_S4_1))
          (portref (member ADDRA 1) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_5__RAMB16_S4_1))
          (portref (member ADDRA 1) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_4__RAMB16_S4_1))
          (portref (member ADDRA 1) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_3__RAMB16_S4_1))
          (portref (member ADDRA 1) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_2__RAMB16_S4_1))
          (portref (member ADDRA 1) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_1__RAMB16_S4_1))
          (portref (member ADDRA 1) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_0__RAMB16_S4_1))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_3_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr[3]") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_3__FDRE_I))
          (portref A3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_0__SRL16E_I))
          (portref A3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_1__SRL16E_I))
          (portref A3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_2__SRL16E_I))
          (portref A3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_3__SRL16E_I))
          (portref A3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_4__SRL16E_I))
          (portref A3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_5__SRL16E_I))
          (portref A3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_6__SRL16E_I))
          (portref A3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_7__SRL16E_I))
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT2_SW0))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_3__XORCY_I_rt))
          )
         )
         (net (rename U0_ilmb_M_ABus_25_ "U0/ilmb_M_ABus[25]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25__PC_Bit_I_Set_DFF_PC_IF_DFF))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25__PC_Bit_I_NewPC_Mux))
          (portref (member ADDRA 7) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_7__RAMB16_S4_1))
          (portref (member ADDRA 7) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_6__RAMB16_S4_1))
          (portref (member ADDRA 7) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_5__RAMB16_S4_1))
          (portref (member ADDRA 7) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_4__RAMB16_S4_1))
          (portref (member ADDRA 7) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_3__RAMB16_S4_1))
          (portref (member ADDRA 7) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_2__RAMB16_S4_1))
          (portref (member ADDRA 7) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_1__RAMB16_S4_1))
          (portref (member ADDRA 7) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_0__RAMB16_S4_1))
          )
         )
         (net (rename U0_ilmb_M_ABus_26_ "U0/ilmb_M_ABus[26]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26__PC_Bit_I_Set_DFF_PC_IF_DFF))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26__PC_Bit_I_NewPC_Mux))
          (portref (member ADDRA 8) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_7__RAMB16_S4_1))
          (portref (member ADDRA 8) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_6__RAMB16_S4_1))
          (portref (member ADDRA 8) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_5__RAMB16_S4_1))
          (portref (member ADDRA 8) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_4__RAMB16_S4_1))
          (portref (member ADDRA 8) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_3__RAMB16_S4_1))
          (portref (member ADDRA 8) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_2__RAMB16_S4_1))
          (portref (member ADDRA 8) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_1__RAMB16_S4_1))
          (portref (member ADDRA 8) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_0__RAMB16_S4_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19__PC_Bit_I_pc_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I/pc_I") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19__PC_Bit_I_Set_DFF_PC_IF_DFF))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19__PC_Bit_I_SUM_I))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24__PC_Bit_I_pc_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/pc_I") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24__PC_Bit_I_Set_DFF_PC_IF_DFF))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24__PC_Bit_I_SUM_I))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          )
         )
         (net (rename U0_ilmb_M_ABus_27_ "U0/ilmb_M_ABus[27]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27__PC_Bit_I_Set_DFF_PC_IF_DFF))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27__PC_Bit_I_NewPC_Mux))
          (portref (member ADDRA 9) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_7__RAMB16_S4_1))
          (portref (member ADDRA 9) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_6__RAMB16_S4_1))
          (portref (member ADDRA 9) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_5__RAMB16_S4_1))
          (portref (member ADDRA 9) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_4__RAMB16_S4_1))
          (portref (member ADDRA 9) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_3__RAMB16_S4_1))
          (portref (member ADDRA 9) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_2__RAMB16_S4_1))
          (portref (member ADDRA 9) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_1__RAMB16_S4_1))
          (portref (member ADDRA 9) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_0__RAMB16_S4_1))
          )
         )
         (net (rename U0_ilmb_M_ABus_28_ "U0/ilmb_M_ABus[28]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28__PC_Bit_I_Set_DFF_PC_IF_DFF))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28__PC_Bit_I_NewPC_Mux))
          (portref (member ADDRA 10) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_7__RAMB16_S4_1))
          (portref (member ADDRA 10) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_6__RAMB16_S4_1))
          (portref (member ADDRA 10) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_5__RAMB16_S4_1))
          (portref (member ADDRA 10) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_4__RAMB16_S4_1))
          (portref (member ADDRA 10) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_3__RAMB16_S4_1))
          (portref (member ADDRA 10) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_2__RAMB16_S4_1))
          (portref (member ADDRA 10) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_1__RAMB16_S4_1))
          (portref (member ADDRA 10) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_0__RAMB16_S4_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0__ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_invert_result "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT6.Last_Bit.invert_result") (joined
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0__ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_Pre_MUXCY_I))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0__ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_MUXCY_I))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0__ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_XOR_I))
          )
         )
         (net (rename U0_ilmb_M_ABus_29_ "U0/ilmb_M_ABus[29]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29__PC_Bit_I_Set_DFF_PC_IF_DFF))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29__PC_Bit_I_NewPC_Mux))
          (portref (member ADDRA 11) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_7__RAMB16_S4_1))
          (portref (member ADDRA 11) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_6__RAMB16_S4_1))
          (portref (member ADDRA 11) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_5__RAMB16_S4_1))
          (portref (member ADDRA 11) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_4__RAMB16_S4_1))
          (portref (member ADDRA 11) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_3__RAMB16_S4_1))
          (portref (member ADDRA 11) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_2__RAMB16_S4_1))
          (portref (member ADDRA 11) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_1__RAMB16_S4_1))
          (portref (member ADDRA 11) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_0__RAMB16_S4_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_S_i "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/use_Reg_Neg_S_i") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Use_Reg_Neg_S_FDRE))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_use_Reg_Neg_S_i11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_rstpot1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase_rstpot1") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_rstpot1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27__ALU_Bit_I1_op2_is_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/op2_is_1") (joined
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_rst_Values_II_30_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/rst_Values_II[30]") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Mmux_rst_Values_II31))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_30__Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_previous_RX_GND_4442_o_MUX_4831_o "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/previous_RX_GND_4442_o_MUX_4831_o") (joined
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_previous_RX_GND_4442_o_MUX_4831_o11))
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_previous_RX))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_combined_iready "U0/microblaze_I/MicroBlaze_Core_I/Area.combined_iready") (joined
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_clean_iReady_MuxCY))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_combined_iready1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_i_AS_I))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_glue_ce))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_rstpot))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_glue_set))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24__Operand_Select_Bit_I_op1_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/op1_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24__Operand_Select_Bit_I_Op1_DFF))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19__Operand_Select_Bit_I_op1_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/op1_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19__Operand_Select_Bit_I_Op1_DFF))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_sleep "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_sleep") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4150_o1_SW0))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_sleep))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_sleep_glue_set))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sleep_i_rstpot))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_rst_Values_II_28_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/rst_Values_II[28]") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Mmux_rst_Values_II11))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_28__Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4150_o15 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GND_12_o_MUX_4150_o15") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_decode_I))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4150_o151))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4150_o1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I_rstpot))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_rst_Values_II_29_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/rst_Values_II[29]") (joined
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_29__Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Mmux_rst_Values_II21))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_buffer_Addr_S_I_1_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.buffer_Addr_S_I[1]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_1__FDS_I))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_1__buffer_Addr_XORCY_I))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_of_Valid_early1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB_0_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/sel_LSB[0]") (joined
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_3__BYTESTEER_LUT6))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_4__BYTESTEER_LUT6))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_0__BYTESTEER_LUT6))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_6__BYTESTEER_LUT6))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_7__BYTESTEER_LUT6))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_ReadSel_READ_SEL_I))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_1__BYTESTEER_LUT6))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_2__BYTESTEER_LUT6))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_5__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_buffer_Addr_S_I_2_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.buffer_Addr_S_I[2]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_2__FDS_I))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_2__buffer_Addr_XORCY_I))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_of_Valid_early1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_10_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK[10]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_10))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_10__I_MUX_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB_1_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/sel_LSB[1]") (joined
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_3__BYTESTEER_LUT6))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_4__BYTESTEER_LUT6))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_0__BYTESTEER_LUT6))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_6__BYTESTEER_LUT6))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_7__BYTESTEER_LUT6))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_ReadSel_READ_SEL_I))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_1__BYTESTEER_LUT6))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_2__BYTESTEER_LUT6))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_5__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_buffer_Addr_S_I_3_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.buffer_Addr_S_I[3]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_3__FDS_I))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_3__buffer_Addr_XORCY_I))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_of_Valid_early1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_11_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK[11]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_11))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_11__I_MUX_LUT6))
          )
         )
         (net (rename U0_dlmb_M_WriteStrobe "U0/dlmb_M_WriteStrobe") (joined
          (portref I0 (instanceref U0_iomodule_0_LMB_WriteStrobe_LMB_AddrStrobe_AND_394_o1))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Write_Strobe1))
          (portref I0 (instanceref U0_dlmb_cntlr_lmb_we_3__3_1))
          (portref I0 (instanceref U0_dlmb_cntlr_lmb_we_2__2_1))
          (portref I0 (instanceref U0_dlmb_cntlr_lmb_we_1__1_1))
          (portref I0 (instanceref U0_dlmb_cntlr_lmb_we_0__0_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_0_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/op1_shift[0]") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0__Shift_Logic_Bit_I_Shift_LUT))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0__Operand_Select_Bit_I_Op1_DFF))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0__ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_I_ALU_LUT_V5))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0__Shift_Logic_Bit_I_Logic_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1__Shift_Logic_Bit_I_Shift_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0__ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_maintain_sign_n1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Mmux_msb11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write_10_ "U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write[10]") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_2__BYTESTEER_LUT6))
          (portref SPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_12_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK[12]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_12))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_12__I_MUX_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24__Operand_Select_Bit_I_op2_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/op2_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24__Operand_Select_Bit_I_Op2_DFF))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24__Operand_Select_Bit_I_Mmux_op2_I11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19__Operand_Select_Bit_I_op2_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/op2_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19__Operand_Select_Bit_I_Op2_DFF))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19__Operand_Select_Bit_I_Mmux_op2_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_ok_To_Stop "U0/microblaze_I/MicroBlaze_Core_I/Area.ok_To_Stop") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Ok_To_Stop1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_single_step_count_xor_1_11))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_step_rstpot))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_N_rstpot))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_stopping_allowed_Area_Debug_Control_stopping_allowed_OR_223_o1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_stopping_allowed1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write_11_ "U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write[11]") (joined
          (portref SPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_3__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_13_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK[13]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_13))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_13__I_MUX_LUT6))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_addr_cy_1_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/addr_cy[1]") (joined
          (portref LO (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_0__Used_MuxCY_MUXCY_L_I))
          (portref CI (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_1__Used_MuxCY_MUXCY_L_I))
          (portref CI (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_1__XORCY_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write_12_ "U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write[12]") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_4__BYTESTEER_LUT6))
          (portref SPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_14_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK[14]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_14))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_14__I_MUX_LUT6))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_addr_cy_2_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/addr_cy[2]") (joined
          (portref LO (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_1__Used_MuxCY_MUXCY_L_I))
          (portref CI (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_2__Used_MuxCY_MUXCY_L_I))
          (portref CI (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_2__XORCY_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write_13_ "U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write[13]") (joined
          (portref SPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_5__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7__Operand_Select_Bit_I_op1_Reg "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/op1_Reg") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_addr_cy_3_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/addr_cy[3]") (joined
          (portref LO (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_2__Used_MuxCY_MUXCY_L_I))
          (portref CI (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_3__XORCY_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_20_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK[20]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_20))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_4__I_MUX_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_15_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK[15]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_15))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_15__I_MUX_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25__PC_Bit_I_pc_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/pc_I") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25__PC_Bit_I_Set_DFF_PC_IF_DFF))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25__PC_Bit_I_SUM_I))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty "U0/Debug.mdm_0/MDM_Core_I1/tx_Buffer_Empty") (joined
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_Use_UART_TX_Buffer_Empty_FDRE))
          (portref D (instanceref U0_ilmb_cntlr_Sl_Rdy))
          (portref P (instanceref XST_VCC))
          (portref A0 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_DIV16_SRL16E_Use_unisim_XIL_SRL16E_I1))
          (portref A1 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_DIV16_SRL16E_Use_unisim_XIL_SRL16E_I1))
          (portref A2 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_DIV16_SRL16E_Use_unisim_XIL_SRL16E_I1))
          (portref A3 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_DIV16_SRL16E_Use_unisim_XIL_SRL16E_I1))
          (portref A0 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Delay_16_Use_unisim_XIL_SRL16E_I1))
          (portref A1 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Delay_16_Use_unisim_XIL_SRL16E_I1))
          (portref A2 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Delay_16_Use_unisim_XIL_SRL16E_I1))
          (portref A3 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Delay_16_Use_unisim_XIL_SRL16E_I1))
          (portref A1 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mid_Start_Bit_SRL16_Use_unisim_XIL_SRL16E_I1))
          (portref A2 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mid_Start_Bit_SRL16_Use_unisim_XIL_SRL16E_I1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_No_Carry_Decoding_alu_carry_select_LUT))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_WD_1_GEN4_LOOP_3__BYTESTEER_LUT6))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_13__I_MUX_LUT6))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_2__I_MUX_LUT6))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_6__I_MUX_LUT6))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_5__I_MUX_LUT6))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_WD_1_GEN4_LOOP_0__BYTESTEER_LUT6))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_ADDR_LOW_ADDR_OUT_LUT6))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_WriteSel_WRITE_MSB_SEL_I))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_low_addr_i_INST))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_8__I_MUX_LUT6))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_WD_1_GEN4_LOOP_2__BYTESTEER_LUT6))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_7__I_MUX_LUT6))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_12__I_MUX_LUT6))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_11__I_MUX_LUT6))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_byte_selects_i_INST))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0__ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_I_ALU_LUT_V5))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Part_Of_Zero_Carry_Start))
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_iFetch_MuxCY_1))
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_iFetch_MuxCY_3))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Using_Breakable_Pipe_Take_Intr_MUXCY_3))
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Using_Breakable_Pipe_OpSel1_SPR_MUXCY_1))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_BE_BYTE_2_3_I))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_WD_1_GEN4_LOOP_1__BYTESTEER_LUT6))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_0__I_MUX_LUT6))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_1__I_MUX_LUT6))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_3__I_MUX_LUT6))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_15__I_MUX_LUT6))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_14__I_MUX_LUT6))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_10__I_MUX_LUT6))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_ReadSel_READ_SEL_I))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_BE_BYTE_0_1_I))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_11))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_4__I_MUX_LUT6))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_byte_selects_i_INST))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_running_clock))
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_The_First_BreakPoints_MUXCY_Post))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_Use_UART_TX_Buffer_Empty_FDRE))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SYNC_FDRE))
          (portref A2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_4))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_27))
          (portref A1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_27))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_11))
          (portref A3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_11))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_9__I_MUX_LUT6))
          (portref A0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_11))
          (portref A2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_11))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift1))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift1))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift2))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift3))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift4))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift5))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift6))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift7))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift8))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift9))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift10))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift11))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift12))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift13))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift14))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_27))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_4))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_4))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write_14_ "U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write[14]") (joined
          (portref SPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_6__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i_1_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i[1]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1__Operand_Select_Bit_I_Op1_DFF))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2__Shift_Logic_Bit_I_Shift_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1__Shift_Logic_Bit_I_Shift_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1__Shift_Logic_Bit_I_Logic_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1__Operand_Select_Bit_I_op1_Reg "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/op1_Reg") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_21_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK[21]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_21))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_5__I_MUX_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_16_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK[16]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_16))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_0__I_MUX_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_21__AND_21_o "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_instr_OF[21]_AND_21_o") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_lwx_I))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_21__AND_21_o2))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8__ALU_Bit_I1_op2_is_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[8].ALU_Bit_I1/op2_is_1") (joined
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_1__Used_MuxCY_MUXCY_L_I_rt "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[1].Used_MuxCY.MUXCY_L_I_rt") (joined
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_1__Used_MuxCY_MUXCY_L_I_rt))
          (portref S (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_1__Used_MuxCY_MUXCY_L_I))
          (portref LI (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_1__XORCY_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write_15_ "U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write[15]") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_7__BYTESTEER_LUT6))
          (portref SPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write_20_ "U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write[20]") (joined
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_4__BYTESTEER_LUT6))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_WD_1_GEN4_LOOP_0__BYTESTEER_LUT6))
          (portref SPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i_2_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i[2]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2__Operand_Select_Bit_I_Op1_DFF))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3__Shift_Logic_Bit_I_Shift_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2__Shift_Logic_Bit_I_Shift_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2__Shift_Logic_Bit_I_Logic_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_22_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK[22]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_22))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_6__I_MUX_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_17_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK[17]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_17))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_1__I_MUX_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x181 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/OF_brki_0x181") (joined
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4150_o151))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Imm_Instr1))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x1821))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_force_Val2_n_i11))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x1811))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_using_Imm_GND_12_o_MUX_4276_o1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OpSel2_Imm))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_OpSel1_PC1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_glue_ce))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_force1_i11))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_instr_OF_10__MUX_4402_o11))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4396_o11))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_force_Val1_i11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x182 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/OF_brki_0x182") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x1821))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4397_o11))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x184))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_pc_brk_insert_SW0))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_of_brki_hit1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write_16_ "U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write[16]") (joined
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_WD_1_GEN4_LOOP_0__BYTESTEER_LUT6))
          (portref SPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_0__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write_21_ "U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write[21]") (joined
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_WD_1_GEN4_LOOP_1__BYTESTEER_LUT6))
          (portref SPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_5__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i_3_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i[3]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3__Operand_Select_Bit_I_Op1_DFF))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4__Shift_Logic_Bit_I_Shift_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3__Shift_Logic_Bit_I_Shift_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3__Shift_Logic_Bit_I_Logic_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x183 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/OF_brki_0x183") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x182))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x184))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_pc_brk_insert_SW0))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_of_brki_hit1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_18_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK[18]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_18))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_2__I_MUX_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_23_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK[23]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_23))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_7__I_MUX_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x184 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/OF_brki_0x184") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x183))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x184))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_pc_brk_insert_SW0))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_of_brki_hit1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13__ALU_Bit_I1_alu_AddSub "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[13].ALU_Bit_I1/alu_AddSub") (joined
          (portref LI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write_17_ "U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write[17]") (joined
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_1__BYTESTEER_LUT6))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_WD_1_GEN4_LOOP_1__BYTESTEER_LUT6))
          (portref SPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write_22_ "U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write[22]") (joined
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_WD_1_GEN4_LOOP_2__BYTESTEER_LUT6))
          (portref SPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_6__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i_4_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i[4]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4__Operand_Select_Bit_I_Op1_DFF))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5__Shift_Logic_Bit_I_Shift_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4__Shift_Logic_Bit_I_Shift_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4__Shift_Logic_Bit_I_Logic_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_24_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK[24]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_24))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_8__I_MUX_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_19_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK[19]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_19))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_3__I_MUX_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23__PC_Bit_I_xor_Sum "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/xor_Sum") (joined
          (portref LI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23__PC_Bit_I_XOR_X))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23__PC_Bit_I_MUXCY_X))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23__PC_Bit_I_SUM_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18__PC_Bit_I_xor_Sum "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/xor_Sum") (joined
          (portref LI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18__PC_Bit_I_XOR_X))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18__PC_Bit_I_MUXCY_X))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18__PC_Bit_I_SUM_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write_18_ "U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write[18]") (joined
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_2__BYTESTEER_LUT6))
          (portref SPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_WD_1_GEN4_LOOP_2__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write_23_ "U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write[23]") (joined
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_7__BYTESTEER_LUT6))
          (portref SPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_WD_1_GEN4_LOOP_3__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_microblaze_0_mdm_bus_Dbg_Shift "U0/microblaze_0_mdm_bus_Dbg_Shift") (joined
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_0_))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_xor_0_))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_7))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_6))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_5))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_4))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_3))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_2))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_1))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_0))
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_shifting_Data1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut_7_))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut_6_))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut_5_))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut_4_))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut_3_))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut_2_))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut_1_))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut_0_))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i_5_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i[5]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5__Operand_Select_Bit_I_Op1_DFF))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6__Shift_Logic_Bit_I_Shift_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5__Shift_Logic_Bit_I_Shift_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5__Shift_Logic_Bit_I_Logic_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_30_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK[30]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_30))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_14__I_MUX_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_25_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK[25]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_25))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_9__I_MUX_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14__Operand_Select_Bit_I_op1_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[14].Operand_Select_Bit_I/op1_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14__Operand_Select_Bit_I_Op1_DFF))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write_24_ "U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write[24]") (joined
          (portref D (instanceref U0_iomodule_0_write_data_7))
          (portref SPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref (member DIB 28) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_6__RAMB16_S4_1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_WD_1_GEN4_LOOP_0__BYTESTEER_LUT6))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_0__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write_19_ "U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write[19]") (joined
          (portref SPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_3__BYTESTEER_LUT6))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_WD_1_GEN4_LOOP_3__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i_6_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i[6]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6__Operand_Select_Bit_I_Op1_DFF))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7__Shift_Logic_Bit_I_Shift_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6__Shift_Logic_Bit_I_Shift_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6__Shift_Logic_Bit_I_Logic_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_31_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK[31]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_31))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_15__I_MUX_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_26_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK[26]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_26))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_10__I_MUX_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_21__AND_22_o "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_instr_OF[21]_AND_22_o") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_21__AND_22_o1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18__ALU_Bit_I1_alu_AddSub "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[18].ALU_Bit_I1/alu_AddSub") (joined
          (portref LI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23__ALU_Bit_I1_alu_AddSub "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/alu_AddSub") (joined
          (portref LI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write_25_ "U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write[25]") (joined
          (portref D (instanceref U0_iomodule_0_write_data_6))
          (portref (member DIB 29) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_6__RAMB16_S4_1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_1__BYTESTEER_LUT6))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_WD_1_GEN4_LOOP_1__BYTESTEER_LUT6))
          (portref SPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write_30_ "U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write[30]") (joined
          (portref D (instanceref U0_iomodule_0_write_data_1))
          (portref (member DIB 30) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_7__RAMB16_S4_1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_WD_1_GEN4_LOOP_2__BYTESTEER_LUT6))
          (portref SPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_6__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i_7_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i[7]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7__Operand_Select_Bit_I_Op1_DFF))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8__Shift_Logic_Bit_I_Shift_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7__Shift_Logic_Bit_I_Shift_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7__Shift_Logic_Bit_I_Logic_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_27_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK[27]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_27))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_11__I_MUX_LUT6))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_ID_TDO_1 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/ID_TDO_1") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_ID_SRL16E_SRL16E_ID_1))
          (portref I3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i16))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_ID_TDO_2 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/ID_TDO_2") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_ID_SRL16E_SRL16E_ID_2))
          (portref I4 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i16))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write_26_ "U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write[26]") (joined
          (portref D (instanceref U0_iomodule_0_write_data_5))
          (portref SPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_2__BYTESTEER_LUT6))
          (portref (member DIB 30) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_6__RAMB16_S4_1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_WD_1_GEN4_LOOP_2__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write_31_ "U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write[31]") (joined
          (portref D (instanceref U0_iomodule_0_write_data_0))
          (portref SPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_7__BYTESTEER_LUT6))
          (portref (member DIB 31) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_7__RAMB16_S4_1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_WD_1_GEN4_LOOP_3__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i_8_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i[8]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8__Operand_Select_Bit_I_Op1_DFF))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9__Shift_Logic_Bit_I_Shift_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8__Shift_Logic_Bit_I_Shift_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8__Shift_Logic_Bit_I_Logic_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_28_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK[28]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_28))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_12__I_MUX_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_FPU_Cond_0_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/FPU_Cond[0]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_FPU_Cond_0))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Mmux_msb11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel_0_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel[0]") (joined
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25__Result_Mux_Bit_I_Result_MUXF5))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26__Result_Mux_Bit_I_Result_MUXF5))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27__Result_Mux_Bit_I_Result_MUXF5))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28__Result_Mux_Bit_I_Result_MUXF5))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29__Result_Mux_Bit_I_Result_MUXF5))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23__Result_Mux_Bit_I_Result_MUXF5))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11__Result_Mux_Bit_I_Result_MUXF5))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10__Result_Mux_Bit_I_Result_MUXF5))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13__Result_Mux_Bit_I_Result_MUXF5))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12__Result_Mux_Bit_I_Result_MUXF5))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0__Result_Mux_Bit_I_Result_MUXF5))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1__Result_Mux_Bit_I_Result_MUXF5))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2__Result_Mux_Bit_I_Result_MUXF5))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3__Result_Mux_Bit_I_Result_MUXF5))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4__Result_Mux_Bit_I_Result_MUXF5))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20__Result_Mux_Bit_I_Result_MUXF5))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21__Result_Mux_Bit_I_Result_MUXF5))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7__Result_Mux_Bit_I_Result_MUXF5))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8__Result_Mux_Bit_I_Result_MUXF5))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24__Result_Mux_Bit_I_Result_MUXF5))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5__Result_Mux_Bit_I_Result_MUXF5))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6__Result_Mux_Bit_I_Result_MUXF5))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17__Result_Mux_Bit_I_Result_MUXF5))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18__Result_Mux_Bit_I_Result_MUXF5))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9__Result_Mux_Bit_I_Result_MUXF5))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30__Result_Mux_Bit_I_Result_MUXF5))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31__Result_Mux_Bit_I_Result_MUXF5))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22__Result_Mux_Bit_I_Result_MUXF5))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16__Result_Mux_Bit_I_Result_MUXF5))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel_0))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15__Result_Mux_Bit_I_Result_MUXF5))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14__Result_Mux_Bit_I_Result_MUXF5))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write_27_ "U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write[27]") (joined
          (portref D (instanceref U0_iomodule_0_write_data_4))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_3__BYTESTEER_LUT6))
          (portref (member DIB 31) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_6__RAMB16_S4_1))
          (portref SPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_WD_1_GEN4_LOOP_3__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i_9_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i[9]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9__Operand_Select_Bit_I_Op1_DFF))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10__Shift_Logic_Bit_I_Shift_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9__Shift_Logic_Bit_I_Shift_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9__Shift_Logic_Bit_I_Logic_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_The_First_BreakPoints_MUXCY_Post_rt "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.The_First_BreakPoints.MUXCY_Post_rt") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_The_First_BreakPoints_MUXCY_Post_rt))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_The_First_BreakPoints_MUXCY_Post))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_29_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK[29]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_29))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_13__I_MUX_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i_0_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i[0]") (joined
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0__ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_I_ALU_LUT_V5))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0__ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_I_ALU_LUT_2))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0__ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_MULT_AND_I))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0__Shift_Logic_Bit_I_Logic_LUT))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0__Operand_Select_Bit_I_Op2_DFF))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0__ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_maintain_sign_n1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_FPU_Cond_1_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/FPU_Cond[1]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_FPU_Cond_1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Mmux_msb11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel_1_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel[1]") (joined
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write_28_ "U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write[28]") (joined
          (portref D (instanceref U0_iomodule_0_write_data_3))
          (portref (member DIB 28) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_7__RAMB16_S4_1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_4__BYTESTEER_LUT6))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_WD_1_GEN4_LOOP_0__BYTESTEER_LUT6))
          (portref SPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i_1_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i[1]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1__Operand_Select_Bit_I_Op2_DFF))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1__Shift_Logic_Bit_I_Logic_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14__Operand_Select_Bit_I_op2_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[14].Operand_Select_Bit_I/op2_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14__Operand_Select_Bit_I_Op2_DFF))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14__Operand_Select_Bit_I_Mmux_op2_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_reg_zero "U0/microblaze_I/MicroBlaze_Core_I/Area.reg_zero") (joined
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_5__I_Part_Of_Zero_Detect))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_MUXCY_JUMP_CARRY))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write_29_ "U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write[29]") (joined
          (portref D (instanceref U0_iomodule_0_write_data_2))
          (portref SPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref (member DIB 29) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_7__RAMB16_S4_1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_WD_1_GEN4_LOOP_1__BYTESTEER_LUT6))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_5__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0__data_rd_reg_0__mux_35_OUT_0_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT[0]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_32))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i_2_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i[2]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2__Operand_Select_Bit_I_Op2_DFF))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2__Shift_Logic_Bit_I_Logic_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0__data_rd_reg_0__mux_35_OUT_1_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT[1]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_31))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT121))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i_3_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i[3]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3__Operand_Select_Bit_I_Op2_DFF))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3__Shift_Logic_Bit_I_Logic_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_TX "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/TX") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_TX))
          (portref UART_Tx)
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0__data_rd_reg_0__mux_35_OUT_2_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT[2]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_30))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT231))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i_4_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i[4]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4__Operand_Select_Bit_I_Op2_DFF))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4__Shift_Logic_Bit_I_Logic_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8__Shift_Logic_Bit_I_logic_Res_i "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[8].Shift_Logic_Bit_I/logic_Res_i") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8__Shift_Logic_Bit_I_Logic_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0__data_rd_reg_0__mux_35_OUT_3_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT[3]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_29))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT271))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i_5_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i[5]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5__Operand_Select_Bit_I_Op2_DFF))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5__Shift_Logic_Bit_I_Logic_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0__data_rd_reg_0__mux_35_OUT_4_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT[4]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_28))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT281))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_PC "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_PC") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_PC_1))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_PC))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i_6_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i[6]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6__Operand_Select_Bit_I_Op2_DFF))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6__Shift_Logic_Bit_I_Logic_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/stop_Bit_Position") (joined
          (portref I1 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_8_11))
          (portref I1 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_7_11))
          (portref I1 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_6_11))
          (portref I1 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_4_11))
          (portref I1 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_3_11))
          (portref I1 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_5_11))
          (portref I1 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_2_11))
          (portref I2 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Frame_Error1))
          (portref I0 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_recycle1))
          (portref I4 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_stop_Bit_Position_GND_4442_o_MUX_4850_o11))
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position))
          (portref I1 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_rstpot))
          (portref I3 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_running_rstpot))
          (portref I1 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_1__First_Bit_First_Bit_I_glue_set))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26__PC_Bit_I_pc_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/pc_I") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26__PC_Bit_I_Set_DFF_PC_IF_DFF))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26__PC_Bit_I_SUM_I))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0__data_rd_reg_0__mux_35_OUT_5_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT[5]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_27))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT291))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i_7_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i[7]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7__Operand_Select_Bit_I_Op2_DFF))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7__Shift_Logic_Bit_I_Logic_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/correct_Carry") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Shift_Carry_In))
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Correct_Carry_MUXCY))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_ALU_Carry_MUXCY))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Start "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_Start") (joined
          (portref I0 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Run_tx_Start_AND_430_o1))
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Start))
          (portref I4 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Start_rstpot))
          (portref I3 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits_rstpot))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0__data_rd_reg_0__mux_35_OUT_6_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT[6]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_26))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT301))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i_8_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i[8]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8__Operand_Select_Bit_I_Op2_DFF))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8__Shift_Logic_Bit_I_Logic_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0__data_rd_reg_0__mux_35_OUT_7_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT[7]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_25))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT311))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i_9_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i[9]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9__Operand_Select_Bit_I_Op2_DFF))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9__Shift_Logic_Bit_I_Logic_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_LOCKSTEP_Master_Out_2_ "U0/microblaze_I/LOCKSTEP_Master_Out[2]") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_force_jump2_LUT4))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_force_di2_LUT4))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Mmux_reg_write_I11))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0__ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_maintain_sign_n1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Mmux_rst_Values_II11))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_Mem_Strobe11))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Write_Strobe1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_lwx_swx_Write_Carry_i1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_D_AS1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Set_BIP1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I__n09431))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reset_OR_DriverANDClockEnable31))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_without_dbg1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_ii1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_S1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT11))
          (portref I4 (instanceref U0_iomodule_0_LMB_ReadStrobe_LMB_AddrStrobe_AND_392_o))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_ex_Valid_inHibit_EX_MUX_4104_o1_SW0))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I__n1053_inv))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I__n0922))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_i_AS_I))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_MSR_Carry1))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4150_o1_SW0))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_Using_FPGA_Dbg_Inhibit_EX_FDRSE))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_rstpot))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Mmux_data_Read_Mask_16_11))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Mmux_rst_Values_II21))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_s_I11))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PC_Incr1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Write_Low21))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_29__Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_set))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend_0_1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_30__Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_set))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_28__Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_set))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_glue_set))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd_inv "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_inv") (joined
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_FDC_I))
          (portref R (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SYNC_FDRE))
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd_inv1_INV_0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0__data_rd_reg_0__mux_35_OUT_8_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT[8]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_24))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT321))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Break") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Mmux_rst_Values_II31))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Addr_I_0__instr_OF_6__mux_19_OUT31))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Addr_I_0__instr_OF_6__mux_19_OUT41))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Addr_I_0__instr_OF_6__mux_19_OUT21))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Set_BIP1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_Select_I1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Addr_I_0__instr_OF_6__mux_19_OUT51))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break_2nd_cycle_rstpot))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_of_brki_0x18 "U0/microblaze_I/MicroBlaze_Core_I/of_brki_0x18") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x184))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_of_brki_hit_dbg_brki_hit_OR_231_o1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0__data_rd_reg_0__mux_35_OUT_9_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT[9]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_23))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT331))
          )
         )
         (net (rename U0_microblaze_I_LOCKSTEP_Master_Out_5_ "U0/microblaze_I/LOCKSTEP_Master_Out[5]") (joined
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_n1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT331))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT321))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT311))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT301))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT31))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT291))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT281))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT271))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT231))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT23))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT121))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT41))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT51))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT61))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT71))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT81))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT91))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT101))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT111))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT131))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT141))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT151))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT171))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT181))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT161))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT191))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT201))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT211))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT221))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT241))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT251))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT261))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT11))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area__n0338_inv1))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_Using_FPGA_Stop_Instr_Fetch_FDRSE))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_stop_CPU_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30__Shift_Logic_Bit_I_logic_Res_i "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[30].Shift_Logic_Bit_I/logic_Res_i") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30__Shift_Logic_Bit_I_Logic_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25__Shift_Logic_Bit_I_logic_Res_i "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[25].Shift_Logic_Bit_I/logic_Res_i") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25__Shift_Logic_Bit_I_Logic_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_branch_with_delay "U0/microblaze_I/MicroBlaze_Core_I/Area.branch_with_delay") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_delay_slot_instr))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_branch_with_delay_i1))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_sum_A_0_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/sum_A[0]") (joined
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_0__FDRE_I))
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_0__XORCY_I))
          )
         )
         (net (rename U0_dlmb_LMB_Ready "U0/dlmb_LMB_Ready") (joined
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_I_LUT))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_of_PipeRun_MuxCY_1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reset_OR_DriverANDClockEnable31))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_ex_Valid_inHibit_EX_MUX_4104_o1_SW0))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I__n0922))
          (portref O (instanceref U0_dlmb_Ready_ORing_i1))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_sum_A_1_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/sum_A[1]") (joined
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_1__FDRE_I))
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_1__XORCY_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20__Shift_Logic_Bit_I_shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[20].Shift_Logic_Bit_I/shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20__Shift_Logic_Bit_I_Shift_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15__Shift_Logic_Bit_I_shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[15].Shift_Logic_Bit_I/shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15__Shift_Logic_Bit_I_Shift_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_instr_OF_10__MUX_4402_o "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/GND_12_o_instr_OF[10]_MUX_4402_o") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_enable_Interrupts_I))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_instr_OF_10__MUX_4402_o11))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_sum_A_2_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/sum_A[2]") (joined
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_2__FDRE_I))
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_2__XORCY_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Instr_Insert_Reg_En_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Instr_Insert_Reg_En_1") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_new_dbg_instr_shifting_CLK))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Instr_Insert_Reg_En_1))
          )
         )
         (net (rename U0_microblaze_I_LOCKSTEP_Master_Out_9_ "U0/microblaze_I/LOCKSTEP_Master_Out[9]") (joined
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_of_PipeRun_Select_LUT4))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_of_PipeRun_without_dready_LUT4))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_reset_Buffer_Addr1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_using_Imm_GND_12_o_MUX_4276_o1_SW0))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_Using_FPGA_Stop_CPU_FDRSE))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_rstpot))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_sum_A_3_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/sum_A[3]") (joined
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_3__FDRE_I))
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_3__XORCY_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend_0_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/DATA_SIZE_gt_8.DATA_SIZE_gt_16.Mask_DOUBLET_MSB.Upper_extend[0]") (joined
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend_0_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_1_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[1]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_1))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_glue_set "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Reg_glue_set") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_glue_set))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11__ALU_Bit_I1_alu_AddSub "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/alu_AddSub") (joined
          (portref LI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I__n0922 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/_n0922") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I__n0922))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_glue_set))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_2_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[2]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_2))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_2))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_glue_set "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend_glue_set") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_glue_set))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I__n0927 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/_n0927") (joined
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Intr_Carry_MUXCY))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I__n09271_INV_0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_3_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[3]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_3))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_3))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_4_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[4]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_4))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_4))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I__n0943 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/_n0943") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I__n09431))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_sleep_glue_set))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel_2_ "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/serial_to_parallel[2]") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_2__Rest_Bits_Others_I))
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_2_11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16__ALU_Bit_I1_alu_AddSub "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[16].ALU_Bit_I1/alu_AddSub") (joined
          (portref LI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21__ALU_Bit_I1_alu_AddSub "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1/alu_AddSub") (joined
          (portref LI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27__PC_Bit_I_pc_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[27].PC_Bit_I/pc_I") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27__PC_Bit_I_Set_DFF_PC_IF_DFF))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27__PC_Bit_I_SUM_I))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_5_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[5]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_5))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_5))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_rst_cnt "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.rst_cnt") (joined
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1__n0073_inv1))
          (portref CE (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_previous_RX))
          (portref CE (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_start_Edge_Detected))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel_3_ "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/serial_to_parallel[3]") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_3__Rest_Bits_Others_I))
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_3_11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_6_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[6]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_6))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_6))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel_4_ "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/serial_to_parallel[4]") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_4__Rest_Bits_Others_I))
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_4_11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_7_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[7]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_7))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_7))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel_5_ "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/serial_to_parallel[5]") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_5__Rest_Bits_Others_I))
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_5_11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_stopping_allowed "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.stopping_allowed") (joined
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_Using_FPGA_Stop_Instr_Fetch_FDRSE))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_Using_FPGA_Dbg_Inhibit_EX_FDRSE))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_Using_FPGA_Stop_CPU_FDRSE))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_stopping_allowed1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_8_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[8]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_8))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_8))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel_6_ "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/serial_to_parallel[6]") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_6__Rest_Bits_Others_I))
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_6_11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10__Shift_Logic_Bit_I_logic_Res_i "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[10].Shift_Logic_Bit_I/logic_Res_i") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10__Shift_Logic_Bit_I_Logic_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_SRL16_Sel_0_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/SRL16_Sel[0]") (joined
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_0__MUXCY_I))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_0__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_9_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[9]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_9))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_9))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel_7_ "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/serial_to_parallel[7]") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_7__Rest_Bits_Others_I))
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_7_11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_SRL16_Sel_1_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/SRL16_Sel[1]") (joined
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_1__MUXCY_I))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_1__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_glue_rst "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/nonvalid_IFetch_n_glue_rst") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_glue_rst))
          )
         )
         (net (rename U0_Debug_mdm_0_update "U0/Debug.mdm_0/update") (joined
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_0))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_1))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_2))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_3))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_0))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_2))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_3))
          (portref CLR (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_running_clock))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_TClk))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_continue_from_brk_TClk))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Dbg_Wakeup))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_TClk))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_TClk))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg_1))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg_0))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Debug_Rst_i))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_7))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_6))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_5))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_4))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_3))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_2))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_1))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_0))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Debug_SYS_Rst_i))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_set_Ext_BRK))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Ext_NM_BRK_i))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_7))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_6))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_5))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_4))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_3))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_2))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_0))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_FDC_I))
          (portref UPDATE (instanceref U0_Debug_mdm_0_Use_Spartan6_BSCAN_SPARTAN6_I))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_0))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_4))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_5))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_8))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel_8_ "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/serial_to_parallel[8]") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_8__Rest_Bits_Others_I))
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_8_11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Ext_NM_BRK_FDRSE_glue_ce "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Ext_NM_BRK_FDRSE_glue_ce") (joined
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Ext_NM_BRK_FDRSE_glue_set))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_NM_Break))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Ext_BRK_ext_nm_brk_i_OR_90_o1))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Ext_NM_BRK_FDRSE))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_SRL16_Sel_2_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/SRL16_Sel[2]") (joined
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_2__MUXCY_I))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_2__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value_10_ "U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value[10]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_10))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_FPU_Cond_1))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_26__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26__Operand_Select_Bit_I_Mmux_op2_I11))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4241_o11))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4242_o11))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x182))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_PWR_12_o_PWR_12_o_MUX_4237_o1_SW0))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_glue_set))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14__Shift_Logic_Bit_I_shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[14].Shift_Logic_Bit_I/shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14__Shift_Logic_Bit_I_Shift_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_S "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/use_Reg_Neg_S") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Use_Reg_Neg_S_FDRE))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_force_jump1_LUT3))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry_20_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Carry[20]") (joined
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19__PC_Bit_I_XOR_X))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19__PC_Bit_I_MUXCY_X))
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20__PC_Bit_I_MUXCY_X))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_SRL16_Sel_3_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/SRL16_Sel[3]") (joined
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_3__MUXCY_I))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_3__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt_0_ "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.New_Cnt[0]") (joined
          (portref S (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_0__MUXCY_L_I1))
          (portref LI (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_0__XORCY_I1))
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt_0_1_INV_0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value_11_ "U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value[11]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_11))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_27__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27__Operand_Select_Bit_I_Mmux_op2_I11))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x181))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_s_I1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/of_PipeRun_s_I1") (joined
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_lwx_I))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_s_I11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5__Shift_Logic_Bit_I_shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[5].Shift_Logic_Bit_I/shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5__Shift_Logic_Bit_I_Shift_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry_21_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Carry[21]") (joined
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20__PC_Bit_I_XOR_X))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20__PC_Bit_I_MUXCY_X))
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21__PC_Bit_I_MUXCY_X))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_data_is_sent_rstpot "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/data_is_sent_rstpot") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_data_is_sent))
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_data_is_sent_rstpot))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_Read_i_glue_set "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/doublet_Read_i_glue_set") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_Read_i))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_Read_i_glue_set))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_SRL16_Sel_4_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/SRL16_Sel[4]") (joined
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_4__MUXCY_I))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_4__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt_1_ "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.New_Cnt[1]") (joined
          (portref S (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_1__MUXCY_L_I1))
          (portref LI (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_1__XORCY_I1))
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt_1_1_INV_0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value_12_ "U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value[12]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_12))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_28__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28__Operand_Select_Bit_I_Mmux_op2_I11))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Reg_PWR_12_o_MUX_4173_o11))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x181))
          )
         )
         (net (rename U0_iomodule_0_lmb_reg_write "U0/iomodule_0/lmb_reg_write") (joined
          (portref Q (instanceref U0_iomodule_0_lmb_reg_write))
          (portref I2 (instanceref U0_iomodule_0_GND_4408_o_lmb_reg_write_AND_396_o11))
          (portref I1 (instanceref U0_iomodule_0_Sl_Ready1))
          (portref I1 (instanceref U0_dlmb_DBus_Oring_Res_23_1))
          (portref I1 (instanceref U0_dlmb_DBus_Oring_Res_22_1))
          (portref I1 (instanceref U0_dlmb_DBus_Oring_Res_21_1))
          (portref I1 (instanceref U0_dlmb_DBus_Oring_Res_20_1))
          (portref I1 (instanceref U0_dlmb_DBus_Oring_Res_19_1))
          (portref I1 (instanceref U0_dlmb_DBus_Oring_Res_18_1))
          (portref I1 (instanceref U0_dlmb_DBus_Oring_Res_17_1))
          (portref I1 (instanceref U0_dlmb_DBus_Oring_Res_16_1))
          (portref I2 (instanceref U0_dlmb_DBus_Oring_Res_15_1))
          (portref I2 (instanceref U0_dlmb_DBus_Oring_Res_14_1))
          (portref I2 (instanceref U0_dlmb_DBus_Oring_Res_13_1))
          (portref I2 (instanceref U0_dlmb_DBus_Oring_Res_12_1))
          (portref I2 (instanceref U0_dlmb_DBus_Oring_Res_11_1))
          (portref I2 (instanceref U0_dlmb_DBus_Oring_Res_10_1))
          (portref I2 (instanceref U0_dlmb_DBus_Oring_Res_9_1))
          (portref I2 (instanceref U0_dlmb_DBus_Oring_Res_8_1))
          (portref I2 (instanceref U0_dlmb_DBus_Oring_Res_7_1))
          (portref I2 (instanceref U0_dlmb_DBus_Oring_Res_6_1))
          (portref I2 (instanceref U0_dlmb_DBus_Oring_Res_5_1))
          (portref I2 (instanceref U0_dlmb_DBus_Oring_Res_4_1))
          (portref I2 (instanceref U0_dlmb_DBus_Oring_Res_3_1))
          (portref I2 (instanceref U0_dlmb_DBus_Oring_Res_2_1))
          (portref I2 (instanceref U0_dlmb_DBus_Oring_Res_1_1))
          (portref I2 (instanceref U0_dlmb_DBus_Oring_Res_0_1))
          (portref I3 (instanceref U0_dlmb_Ready_ORing_i1))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I__n1053_inv_SW0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7__Result_Mux_Bit_I_mul_ALU_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[7].Result_Mux_Bit_I/mul_ALU_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30__ALU_Bit_I1_op2_is_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/op2_is_1") (joined
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25__ALU_Bit_I1_op2_is_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1/op2_is_1") (joined
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry_22_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Carry[22]") (joined
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21__PC_Bit_I_XOR_X))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21__PC_Bit_I_MUXCY_X))
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22__PC_Bit_I_MUXCY_X))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_SRL16_Sel_5_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/SRL16_Sel[5]") (joined
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_5__MUXCY_I))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_5__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_msb "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/msb") (joined
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0__Shift_Logic_Bit_I_Shift_LUT))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Mmux_msb11))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_11 "U0/Debug.mdm_0/MDM_Core_I1/Mshreg_Config_Reg_11") (joined
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_111))
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_11))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt_2_ "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.New_Cnt[2]") (joined
          (portref S (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_2__MUXCY_L_I1))
          (portref LI (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_2__XORCY_I1))
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt_2_1_INV_0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value_13_ "U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value[13]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_13))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_29__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29__Operand_Select_Bit_I_Mmux_op2_I11))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Reg_PWR_12_o_MUX_4173_o11))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x181))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/inHibit_EX") (joined
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_inHibit_EX_MUX_4288_o11))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_IExt_Exception_AND_20_o1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Ok_To_Stop1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_intr_or_delay_slot_jump1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_Select1))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_using_Imm_GND_12_o_MUX_4276_o1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_ex_Valid_inHibit_EX_MUX_4104_o1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4150_o1))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Force_Val2_FDRSE_glue_set))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_glue_ce))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_glue_rst))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Valid_Instr_rstpot))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area__n0345_inv1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_single_step_count_xor_0_11))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_6__Select_92_o))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_stopping_allowed_Area_Debug_Control_stopping_allowed_OR_225_o1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry_23_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Carry[23]") (joined
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22__PC_Bit_I_XOR_X))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22__PC_Bit_I_MUXCY_X))
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23__PC_Bit_I_MUXCY_X))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_SRL16_Sel_6_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/SRL16_Sel[6]") (joined
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_6__MUXCY_I))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_6__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt_3_ "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.New_Cnt[3]") (joined
          (portref S (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_3__MUXCY_L_I1))
          (portref LI (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_3__XORCY_I1))
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt_3_1_INV_0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value_14_ "U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value[14]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_14))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_30__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30__Operand_Select_Bit_I_Mmux_op2_I11))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_instr_OF_30__GND_12_o_MUX_4234_o11))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x181))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry_24_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Carry[24]") (joined
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23__PC_Bit_I_XOR_X))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23__PC_Bit_I_MUXCY_X))
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24__PC_Bit_I_MUXCY_X))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_SRL16_Sel_7_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/SRL16_Sel[7]") (joined
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_7__MUXCY_I))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_7__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry_19_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Carry[19]") (joined
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18__PC_Bit_I_XOR_X))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18__PC_Bit_I_MUXCY_X))
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19__PC_Bit_I_MUXCY_X))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_4567 "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_4567") (joined
          (portref I1 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_MUXF6_I))
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_MUX_F5_2))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt_4_ "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.New_Cnt[4]") (joined
          (portref S (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_4__MUXCY_L_I1))
          (portref LI (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_4__XORCY_I1))
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt_4_1_INV_0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/iFetch_In_Progress") (joined
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_i_AS_I))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4150_o1_SW0))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sleep_i_rstpot))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_glue_set))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_n1_INV_0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value_15_ "U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value[15]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_15))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_31__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31__Operand_Select_Bit_I_Mmux_op2_I11))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4329_o11))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4241_o11))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4242_o11))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4231_o11))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_OpSel1_PC1_SW0))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x181))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_27 "U0/Debug.mdm_0/MDM_Core_I1/Mshreg_Config_Reg_27") (joined
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_271))
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_27))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/using_Imm") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_wb_read_imm_reg_1_i))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Full_32_bit))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_INV_129_o1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_Select1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_rstpot))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10__Operand_Select_Bit_I_Mmux_op2_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry_25_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Carry[25]") (joined
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24__PC_Bit_I_XOR_X))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24__PC_Bit_I_MUXCY_X))
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25__PC_Bit_I_MUXCY_X))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt_5_ "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.New_Cnt[5]") (joined
          (portref S (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_5__MUXCY_L_I1))
          (portref LI (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_5__XORCY_I1))
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt_5_1_INV_0))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_41 "U0/Debug.mdm_0/MDM_Core_I1/Mshreg_Config_Reg_41") (joined
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_41))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_4))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Ext_NM_BRK_i "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Ext_NM_BRK_i") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Ext_NM_BRK_i))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Ext_NM_BRK_FDRSE_glue_set))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11__Result_Mux_Bit_I_mul_ALU_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[11].Result_Mux_Bit_I/mul_ALU_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry_26_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Carry[26]") (joined
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25__PC_Bit_I_XOR_X))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25__PC_Bit_I_MUXCY_X))
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26__PC_Bit_I_MUXCY_X))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt_6_ "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.New_Cnt[6]") (joined
          (portref S (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_6__MUXCY_L_I1))
          (portref LI (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_6__XORCY_I1))
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt_6_1_INV_0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry_27_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Carry[27]") (joined
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26__PC_Bit_I_XOR_X))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26__PC_Bit_I_MUXCY_X))
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27__PC_Bit_I_MUXCY_X))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt_7_ "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.New_Cnt[7]") (joined
          (portref S (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_7__MUXCY_L_I1))
          (portref LI (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_7__XORCY_I1))
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt_7_1_INV_0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Addr_30_ "U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Addr[30]") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30__Result_Mux_Bit_I_Mul_ALU_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry_28_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Carry[28]") (joined
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27__PC_Bit_I_XOR_X))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27__PC_Bit_I_MUXCY_X))
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28__PC_Bit_I_MUXCY_X))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt_8_ "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.New_Cnt[8]") (joined
          (portref S (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_8__MUXCY_L_I1))
          (portref LI (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_8__XORCY_I1))
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt_8_1_INV_0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_d_AS_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/d_AS_I") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_d_AS_I))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_D_AS1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28__PC_Bit_I_pc_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/pc_I") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28__PC_Bit_I_Set_DFF_PC_IF_DFF))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28__PC_Bit_I_SUM_I))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_0_ "U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector[0]") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_0))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_MDM_SEL_SHIFT_AND_363_o1))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_MDM_SEL11))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_Old_MDM_SEL11))
          (portref I4 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i11))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i139))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I__n01281))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SEL_data_cmd_AND_375_o1))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SEL_SHIFT_AND_374_o1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Addr_31_ "U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Addr[31]") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31__Result_Mux_Bit_I_Mul_ALU_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry_29_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Carry[29]") (joined
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28__PC_Bit_I_XOR_X))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28__PC_Bit_I_MUXCY_X))
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29__PC_Bit_I_MUXCY_X))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_ "U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector[1]") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1))
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_MDM_SEL_SHIFT_AND_363_o1))
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_MDM_SEL11))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_Old_MDM_SEL11))
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i11))
          (portref I5 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i17))
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I__n01281))
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SEL_data_cmd_AND_375_o1))
          (portref I3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SEL_SHIFT_AND_374_o1))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_2_ "U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector[2]") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_2))
          (portref I4 (instanceref U0_Debug_mdm_0_MDM_Core_I1_MDM_SEL_SHIFT_AND_363_o1))
          (portref I4 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_MDM_SEL11))
          (portref I4 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_Old_MDM_SEL11))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i11))
          (portref I4 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I__n01281))
          (portref I4 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SEL_data_cmd_AND_375_o1))
          (portref I5 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SEL_SHIFT_AND_374_o1))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4379_o_data_cmd_AND_379_o "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/GND_4379_o_data_cmd_AND_379_o") (joined
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Debug_Rst_i))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Debug_SYS_Rst_i))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_set_Ext_BRK))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Ext_NM_BRK_i))
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4379_o_data_cmd_AND_379_o1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area__n0345_inv "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/_n0345_inv") (joined
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_step_count_1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_step_count_0))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area__n0345_inv1))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_3_ "U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector[3]") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_3))
          (portref I3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_MDM_SEL_SHIFT_AND_363_o1))
          (portref I3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_MDM_SEL11))
          (portref I3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_Old_MDM_SEL11))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i11))
          (portref I3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I__n01281))
          (portref I3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SEL_data_cmd_AND_375_o1))
          (portref I4 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SEL_SHIFT_AND_374_o1))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_10_ "U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In[10]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_10))
          (portref I3 (instanceref U0_dlmb_DBus_Oring_Res_21_1))
          )
         )
         (net (rename U0_Debug_SYS_Rst_Reset_OR_1_o "U0/Debug_SYS_Rst_Reset_OR_1_o") (joined
          (portref D (instanceref U0_filter_reset_reset_vec_0))
          (portref O (instanceref U0_Debug_SYS_Rst_Reset_OR_1_o1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13__Shift_Logic_Bit_I_shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[13].Shift_Logic_Bit_I/shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13__Shift_Logic_Bit_I_Shift_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_11_ "U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In[11]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_11))
          (portref I3 (instanceref U0_dlmb_DBus_Oring_Res_20_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6__ALU_Bit_I1_op2_is_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[6].ALU_Bit_I1/op2_is_1") (joined
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4__Shift_Logic_Bit_I_shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[4].Shift_Logic_Bit_I/shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4__Shift_Logic_Bit_I_Shift_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_12_ "U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In[12]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_12))
          (portref I3 (instanceref U0_dlmb_DBus_Oring_Res_19_1))
          )
         )
         (net (rename U0_microblaze_I_local_sig_2_ "U0/microblaze_I/local_sig[2]") (joined
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_iFetch_MuxCY_3))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_25))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_13_ "U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In[13]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_13))
          (portref I3 (instanceref U0_dlmb_DBus_Oring_Res_18_1))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_14_ "U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In[14]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_14))
          (portref I3 (instanceref U0_dlmb_DBus_Oring_Res_17_1))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_15_ "U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In[15]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_15))
          (portref I3 (instanceref U0_dlmb_DBus_Oring_Res_16_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_continue_from_brk_rstpot "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/continue_from_brk_rstpot") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_continue_from_brk))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_continue_from_brk_rstpot))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_pc_brk_insert "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.pc_brk_insert") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_pc_brk_insert))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_Using_FPGA_Stop_Instr_Fetch_FDRSE))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_config_TDO_1 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/config_TDO_1") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_Config_SRL16E_SRL16E_1))
          (portref I3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i15))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_config_TDO_2 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/config_TDO_2") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_Config_SRL16E_SRL16E_2))
          (portref I4 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i15))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_Read_i "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/doublet_Read_i") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_Read_i))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Mmux_data_Read_Mask_16_11))
          )
         )
         (net N1 (joined
          (portref D (instanceref U0_ilmb_POR_FF_I))
          (portref I (instanceref U0_Debug_mdm_0_BUFG_DRCK1))
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_0__fdr_i))
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_1__fdr_i))
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_2__fdr_i))
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_3__fdr_i))
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_4__fdr_i))
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_5__fdr_i))
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_6__fdr_i))
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_7__fdr_i))
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_8__fdr_i))
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_9__fdr_i))
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_10__fdr_i))
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_11__fdr_i))
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_12__fdr_i))
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_13__fdr_i))
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_14__fdr_i))
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_15__fdr_i))
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_16__fdr_i))
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_17__fdr_i))
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_18__fdr_i))
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_19__fdr_i))
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_20__fdr_i))
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_21__fdr_i))
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_22__fdr_i))
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_23__fdr_i))
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_24__fdr_i))
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_25__fdr_i))
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_26__fdr_i))
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_27__fdr_i))
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_28__fdr_i))
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_29__fdr_i))
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_30__fdr_i))
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_31__fdr_i))
          (portref A0 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mid_Start_Bit_SRL16_Use_unisim_XIL_SRL16E_I1))
          (portref A3 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mid_Start_Bit_SRL16_Use_unisim_XIL_SRL16E_I1))
          (portref CI (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_8__MUXCY_L_I1))
          (portref CI (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_8__XORCY_I1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_BE_BYTE_2_3_I))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_No_Carry_Decoding_CarryIn_MUXCY))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_BE_BYTE_0_1_I))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_ReadSel_READ_SEL_I))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_WriteSel_WRITE_MSB_SEL_I))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_low_addr_i_INST))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0__ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_I_ALU_LUT_V5))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24__Shift_Logic_Bit_I_Shift_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25__Shift_Logic_Bit_I_Shift_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26__Shift_Logic_Bit_I_Shift_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27__Shift_Logic_Bit_I_Shift_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28__Shift_Logic_Bit_I_Shift_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29__Shift_Logic_Bit_I_Shift_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30__Shift_Logic_Bit_I_Shift_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31__Shift_Logic_Bit_I_Shift_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18__PC_Bit_I_NewPC_Mux))
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18__PC_Bit_I_MUXCY_X))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18__PC_Bit_I_SUM_I))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18__PC_Bit_I_SUM_I))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18__PC_Bit_I_SUM_I))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19__PC_Bit_I_NewPC_Mux))
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19__PC_Bit_I_MUXCY_X))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19__PC_Bit_I_SUM_I))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19__PC_Bit_I_SUM_I))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19__PC_Bit_I_SUM_I))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20__PC_Bit_I_NewPC_Mux))
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20__PC_Bit_I_MUXCY_X))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20__PC_Bit_I_SUM_I))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20__PC_Bit_I_SUM_I))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20__PC_Bit_I_SUM_I))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21__PC_Bit_I_NewPC_Mux))
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21__PC_Bit_I_MUXCY_X))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21__PC_Bit_I_SUM_I))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21__PC_Bit_I_SUM_I))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21__PC_Bit_I_SUM_I))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22__PC_Bit_I_NewPC_Mux))
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22__PC_Bit_I_MUXCY_X))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22__PC_Bit_I_SUM_I))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22__PC_Bit_I_SUM_I))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22__PC_Bit_I_SUM_I))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23__PC_Bit_I_NewPC_Mux))
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23__PC_Bit_I_MUXCY_X))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23__PC_Bit_I_SUM_I))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23__PC_Bit_I_SUM_I))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23__PC_Bit_I_SUM_I))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24__PC_Bit_I_NewPC_Mux))
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24__PC_Bit_I_MUXCY_X))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24__PC_Bit_I_SUM_I))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24__PC_Bit_I_SUM_I))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24__PC_Bit_I_SUM_I))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25__PC_Bit_I_NewPC_Mux))
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25__PC_Bit_I_MUXCY_X))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25__PC_Bit_I_SUM_I))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25__PC_Bit_I_SUM_I))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25__PC_Bit_I_SUM_I))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26__PC_Bit_I_NewPC_Mux))
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26__PC_Bit_I_MUXCY_X))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26__PC_Bit_I_SUM_I))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26__PC_Bit_I_SUM_I))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26__PC_Bit_I_SUM_I))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27__PC_Bit_I_NewPC_Mux))
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27__PC_Bit_I_MUXCY_X))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27__PC_Bit_I_SUM_I))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27__PC_Bit_I_SUM_I))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27__PC_Bit_I_SUM_I))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28__PC_Bit_I_NewPC_Mux))
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28__PC_Bit_I_MUXCY_X))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28__PC_Bit_I_SUM_I))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28__PC_Bit_I_SUM_I))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28__PC_Bit_I_SUM_I))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29__PC_Bit_I_NewPC_Mux))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29__PC_Bit_I_XOR_X))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29__PC_Bit_I_MUXCY_X))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29__PC_Bit_I_SUM_I))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29__PC_Bit_I_SUM_I))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_ADDR_LOW_ADDR_OUT_LUT6))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Part_Of_Zero_Carry_Start))
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_clean_iReady_MuxCY))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_force_jump2_LUT4))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_force_di2_LUT4))
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Using_Breakable_Pipe_Take_Intr_MUXCY_1))
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_MUXCY_JUMP_CARRY3))
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_iFetch_MuxCY_2))
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Using_Breakable_Pipe_Take_Intr_MUXCY_2))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_I_correct_Carry_Select))
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Using_Breakable_Pipe_Take_Intr_MUXCY_3))
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Intr_Carry_MUXCY))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_31__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_30__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_29__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_28__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_27__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_26__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_25__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_24__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_23__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_22__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_21__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_20__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_19__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_18__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_17__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_16__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_15__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_14__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_13__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_12__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_11__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_10__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_9__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_8__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_7__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_6__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_5__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_4__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_3__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_2__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_1__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_0__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_WriteSel_WRITE_MSB_SEL_I))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_WriteSel_WRITE_MSB_SEL_I))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_0_))
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_1_))
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_2_))
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_3_))
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_4_))
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_5_))
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_6_))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_1_Use_unisim_MB_SRL16E_I1))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_1_Use_unisim_MB_SRL16E_I1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_2_Use_unisim_MB_SRL16E_I1))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_2_Use_unisim_MB_SRL16E_I1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_5__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_5__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_1__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_1__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_6__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_6__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_2__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_2__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_8_Use_unisim_MB_SRL16E_I1))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_8_Use_unisim_MB_SRL16E_I1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_7_Use_unisim_MB_SRL16E_I1))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_7_Use_unisim_MB_SRL16E_I1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_8__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_8__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_7__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_7__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_4__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_4__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_3__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_3__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_3_Use_unisim_MB_SRL16E_I1))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_3_Use_unisim_MB_SRL16E_I1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_4_Use_unisim_MB_SRL16E_I1))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_4_Use_unisim_MB_SRL16E_I1))
          (portref A3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_27))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_0__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_3__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_3__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_4__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_4__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_4__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_4__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_5__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_5__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_5__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_5__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_6__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_6__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_6__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_6__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_7__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_7__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_7__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_7__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_0__MUXCY_I))
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_7__MUXCY_I))
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_6__MUXCY_I))
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_5__MUXCY_I))
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_4__MUXCY_I))
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_3__MUXCY_I))
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_2__MUXCY_I))
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_1__MUXCY_I))
          (portref D (instanceref U0_dlmb_POR_FF_I))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_31))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_Use_UART_TX_Buffer_Empty_FDRE))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_24__PLBv46_rdBus_FDRE))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_25__PLBv46_rdBus_FDRE))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_26__PLBv46_rdBus_FDRE))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_27__PLBv46_rdBus_FDRE))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_28__PLBv46_rdBus_FDRE))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_29__PLBv46_rdBus_FDRE))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_30__PLBv46_rdBus_FDRE))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_31__PLBv46_rdBus_FDRE))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_24__PLBv46_rdBus_FDRE))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_25__PLBv46_rdBus_FDRE))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_26__PLBv46_rdBus_FDRE))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_27__PLBv46_rdBus_FDRE))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_28__PLBv46_rdBus_FDRE))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_29__PLBv46_rdBus_FDRE))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_30__PLBv46_rdBus_FDRE))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_31__PLBv46_rdBus_FDRE))
          (portref R (instanceref U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_24__PLBv46_rdBus_FDRE))
          (portref R (instanceref U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_25__PLBv46_rdBus_FDRE))
          (portref R (instanceref U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_26__PLBv46_rdBus_FDRE))
          (portref R (instanceref U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_27__PLBv46_rdBus_FDRE))
          (portref R (instanceref U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_28__PLBv46_rdBus_FDRE))
          (portref R (instanceref U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_29__PLBv46_rdBus_FDRE))
          (portref R (instanceref U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_30__PLBv46_rdBus_FDRE))
          (portref R (instanceref U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_31__PLBv46_rdBus_FDRE))
          (portref R (instanceref U0_Debug_mdm_0_MDM_Core_I1_Use_UART_TX_Buffer_Empty_FDRE))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_Config_SRL16E_SRL16E_1))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_Config_SRL16E_SRL16E_1))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_Config_SRL16E_SRL16E_2))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_Config_SRL16E_SRL16E_2))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_ID_SRL16E_SRL16E_ID_1))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_ID_SRL16E_SRL16E_ID_1))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_ID_SRL16E_SRL16E_ID_2))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_ID_SRL16E_SRL16E_ID_2))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_0__LUT_Delay))
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_0__LUT_Delay))
          (portref I3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_0__LUT_Delay))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_1__LUT_Delay))
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_1__LUT_Delay))
          (portref I3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_1__LUT_Delay))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_2__LUT_Delay))
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_2__LUT_Delay))
          (portref I3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_2__LUT_Delay))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_3__LUT_Delay))
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_3__LUT_Delay))
          (portref I3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_3__LUT_Delay))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_4__LUT_Delay))
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_4__LUT_Delay))
          (portref I3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_4__LUT_Delay))
          (portref R (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_0__FDRE_I))
          (portref R (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_1__FDRE_I))
          (portref R (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_2__FDRE_I))
          (portref R (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_3__FDRE_I))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_0__FDRE_I))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_1__FDRE_I))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_2__FDRE_I))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_3__FDRE_I))
          (portref CLK (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_0__SRL16E_I))
          (portref CLK (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_1__SRL16E_I))
          (portref CLK (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_2__SRL16E_I))
          (portref CLK (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_3__SRL16E_I))
          (portref CLK (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_4__SRL16E_I))
          (portref CLK (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_5__SRL16E_I))
          (portref CLK (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_6__SRL16E_I))
          (portref CLK (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_7__SRL16E_I))
          (portref R (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_0__FDRE_I))
          (portref R (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_1__FDRE_I))
          (portref R (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_2__FDRE_I))
          (portref R (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_3__FDRE_I))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_0__FDRE_I))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_1__FDRE_I))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_2__FDRE_I))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_3__FDRE_I))
          (portref CLK (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_0__SRL16E_I))
          (portref CLK (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_1__SRL16E_I))
          (portref CLK (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_2__SRL16E_I))
          (portref CLK (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_3__SRL16E_I))
          (portref CLK (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_4__SRL16E_I))
          (portref CLK (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_5__SRL16E_I))
          (portref CLK (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_6__SRL16E_I))
          (portref CLK (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_7__SRL16E_I))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_7__SRL16E_I))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_6__SRL16E_I))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_5__SRL16E_I))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_4__SRL16E_I))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_3__SRL16E_I))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_2__SRL16E_I))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_1__SRL16E_I))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_0__SRL16E_I))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_0__SRL16E_I))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_1__SRL16E_I))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_2__SRL16E_I))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_3__SRL16E_I))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_4__SRL16E_I))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_5__SRL16E_I))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_6__SRL16E_I))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_7__SRL16E_I))
          (portref CI (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_0__Used_MuxCY_MUXCY_L_I))
          (portref CI (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_0__XORCY_I))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_0__FDRE_I))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_1__FDRE_I))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_2__FDRE_I))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_3__FDRE_I))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_0__SRL16E_I))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_1__SRL16E_I))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_2__SRL16E_I))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_3__SRL16E_I))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_4__SRL16E_I))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_5__SRL16E_I))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_6__SRL16E_I))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_7__SRL16E_I))
          (portref CI (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_0__Used_MuxCY_MUXCY_L_I))
          (portref CI (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_0__XORCY_I))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_0__FDRE_I))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_1__FDRE_I))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_2__FDRE_I))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_3__FDRE_I))
          (portref G (instanceref XST_GND))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_Ext_BRK_FDRSE))
          (portref (member DIA 31) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_7__RAMB16_S4_1))
          (portref (member DIA 30) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_7__RAMB16_S4_1))
          (portref (member DIA 29) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_7__RAMB16_S4_1))
          (portref (member DIA 28) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_7__RAMB16_S4_1))
          (portref (member WEA 3) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_7__RAMB16_S4_1))
          (portref (member WEA 2) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_7__RAMB16_S4_1))
          (portref (member WEA 1) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_7__RAMB16_S4_1))
          (portref (member WEA 0) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_7__RAMB16_S4_1))
          (portref RSTA (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_7__RAMB16_S4_1))
          (portref RSTB (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_7__RAMB16_S4_1))
          (portref (member DIA 31) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_6__RAMB16_S4_1))
          (portref (member DIA 30) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_6__RAMB16_S4_1))
          (portref (member DIA 29) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_6__RAMB16_S4_1))
          (portref (member DIA 28) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_6__RAMB16_S4_1))
          (portref (member WEA 3) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_6__RAMB16_S4_1))
          (portref (member WEA 2) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_6__RAMB16_S4_1))
          (portref (member WEA 1) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_6__RAMB16_S4_1))
          (portref (member WEA 0) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_6__RAMB16_S4_1))
          (portref RSTA (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_6__RAMB16_S4_1))
          (portref RSTB (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_6__RAMB16_S4_1))
          (portref (member DIA 31) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_5__RAMB16_S4_1))
          (portref (member DIA 30) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_5__RAMB16_S4_1))
          (portref (member DIA 29) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_5__RAMB16_S4_1))
          (portref (member DIA 28) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_5__RAMB16_S4_1))
          (portref (member WEA 3) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_5__RAMB16_S4_1))
          (portref (member WEA 2) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_5__RAMB16_S4_1))
          (portref (member WEA 1) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_5__RAMB16_S4_1))
          (portref (member WEA 0) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_5__RAMB16_S4_1))
          (portref RSTA (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_5__RAMB16_S4_1))
          (portref RSTB (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_5__RAMB16_S4_1))
          (portref (member DIA 31) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_4__RAMB16_S4_1))
          (portref (member DIA 30) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_4__RAMB16_S4_1))
          (portref (member DIA 29) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_4__RAMB16_S4_1))
          (portref (member DIA 28) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_4__RAMB16_S4_1))
          (portref (member WEA 3) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_4__RAMB16_S4_1))
          (portref (member WEA 2) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_4__RAMB16_S4_1))
          (portref (member WEA 1) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_4__RAMB16_S4_1))
          (portref (member WEA 0) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_4__RAMB16_S4_1))
          (portref RSTA (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_4__RAMB16_S4_1))
          (portref RSTB (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_4__RAMB16_S4_1))
          (portref (member DIA 31) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_3__RAMB16_S4_1))
          (portref (member DIA 30) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_3__RAMB16_S4_1))
          (portref (member DIA 29) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_3__RAMB16_S4_1))
          (portref (member DIA 28) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_3__RAMB16_S4_1))
          (portref (member WEA 3) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_3__RAMB16_S4_1))
          (portref (member WEA 2) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_3__RAMB16_S4_1))
          (portref (member WEA 1) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_3__RAMB16_S4_1))
          (portref (member WEA 0) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_3__RAMB16_S4_1))
          (portref RSTA (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_3__RAMB16_S4_1))
          (portref RSTB (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_3__RAMB16_S4_1))
          (portref (member DIA 31) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_2__RAMB16_S4_1))
          (portref (member DIA 30) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_2__RAMB16_S4_1))
          (portref (member DIA 29) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_2__RAMB16_S4_1))
          (portref (member DIA 28) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_2__RAMB16_S4_1))
          (portref (member WEA 3) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_2__RAMB16_S4_1))
          (portref (member WEA 2) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_2__RAMB16_S4_1))
          (portref (member WEA 1) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_2__RAMB16_S4_1))
          (portref (member WEA 0) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_2__RAMB16_S4_1))
          (portref RSTA (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_2__RAMB16_S4_1))
          (portref RSTB (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_2__RAMB16_S4_1))
          (portref (member DIA 31) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_1__RAMB16_S4_1))
          (portref (member DIA 30) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_1__RAMB16_S4_1))
          (portref (member DIA 29) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_1__RAMB16_S4_1))
          (portref (member DIA 28) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_1__RAMB16_S4_1))
          (portref (member WEA 3) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_1__RAMB16_S4_1))
          (portref (member WEA 2) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_1__RAMB16_S4_1))
          (portref (member WEA 1) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_1__RAMB16_S4_1))
          (portref (member WEA 0) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_1__RAMB16_S4_1))
          (portref RSTA (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_1__RAMB16_S4_1))
          (portref RSTB (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_1__RAMB16_S4_1))
          (portref (member DIA 31) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_0__RAMB16_S4_1))
          (portref (member DIA 30) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_0__RAMB16_S4_1))
          (portref (member DIA 29) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_0__RAMB16_S4_1))
          (portref (member DIA 28) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_0__RAMB16_S4_1))
          (portref (member WEA 3) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_0__RAMB16_S4_1))
          (portref (member WEA 2) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_0__RAMB16_S4_1))
          (portref (member WEA 1) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_0__RAMB16_S4_1))
          (portref (member WEA 0) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_0__RAMB16_S4_1))
          (portref RSTA (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_0__RAMB16_S4_1))
          (portref RSTB (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_0__RAMB16_S4_1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_0__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          (portref A0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_4))
          (portref A1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_4))
          (portref A1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_11))
          (portref A0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_27))
          (portref A2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_27))
          (portref A3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_4))
          (portref GPI1_Interrupt)
          )
         )
         (net N2 (joined
          (portref O (instanceref U0_iomodule_0_LMB_ReadStrobe_LMB_AddrStrobe_AND_392_o_SW0))
          (portref I5 (instanceref U0_iomodule_0_LMB_ReadStrobe_LMB_AddrStrobe_AND_392_o))
          )
         )
         (net N4 (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9__Operand_Select_Bit_I_Mmux_op2_I1))
          )
         )
         (net N6 (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8__Operand_Select_Bit_I_Mmux_op2_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29__PC_Bit_I_pc_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/pc_I") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29__PC_Bit_I_Set_DFF_PC_IF_DFF))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29__PC_Bit_I_SUM_I))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_0_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg[0]") (joined
          (portref I4 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i113))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_0))
          )
         )
         (net N8 (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7__Operand_Select_Bit_I_Mmux_op2_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_1_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg[1]") (joined
          (portref I4 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i121))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_2_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg[2]") (joined
          (portref I4 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i117))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_2))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3__Shift_Logic_Bit_I_shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[3].Shift_Logic_Bit_I/shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3__Shift_Logic_Bit_I_Shift_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_3_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg[3]") (joined
          (portref I4 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i125))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_3))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_4_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg[4]") (joined
          (portref I5 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i114))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_4))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_1__Used_MuxCY_MUXCY_L_I_rt "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[1].Used_MuxCY.MUXCY_L_I_rt") (joined
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_1__Used_MuxCY_MUXCY_L_I_rt))
          (portref S (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_1__Used_MuxCY_MUXCY_L_I))
          (portref LI (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_1__XORCY_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_5_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg[5]") (joined
          (portref I5 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i122))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_quadlet_Read_i_glue_set "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/quadlet_Read_i_glue_set") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_quadlet_Read_i))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_quadlet_Read_i_glue_set))
          )
         )
         (net (rename GPI1_0_ "GPI1[0]") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_0))
          (portref (member GPI1 15))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_0_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.nibble_Zero[0]") (joined
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_0__I_Part_Of_Zero_Detect))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_0_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_0_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg[0]") (joined
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_0__MUXCY_I))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_single_Step_CPU_11))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_single_Step_CPU_21))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_single_Step_CPU11))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_6_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg[6]") (joined
          (portref I5 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i118))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_6__Select_92_o "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_instr_OF[6]_Select_92_o") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump2_I))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_6__Select_92_o))
          )
         )
         (net (rename GPI1_1_ "GPI1[1]") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_1))
          (portref (member GPI1 14))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_1_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.nibble_Zero[1]") (joined
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_1__I_Part_Of_Zero_Detect))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_1_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_MSR_Carry "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/MSR_Carry") (joined
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Correct_Carry_MUXCY))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_MSR_Carry1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_7_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg[7]") (joined
          (portref I5 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i126))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_7))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_INV_129_o "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/using_Imm_INV_129_o") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Dbg_Clean_Stop))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_INV_129_o1))
          )
         )
         (net (rename GPI1_2_ "GPI1[2]") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_2))
          (portref (member GPI1 13))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_2_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.nibble_Zero[2]") (joined
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_2__I_Part_Of_Zero_Detect))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_2_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_8_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg[8]") (joined
          (portref I5 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i113))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_8))
          )
         )
         (net (rename GPI1_3_ "GPI1[3]") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_3))
          (portref (member GPI1 12))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_3_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.nibble_Zero[3]") (joined
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_3__I_Part_Of_Zero_Detect))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_3_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_9_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg[9]") (joined
          (portref I5 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i121))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_9))
          )
         )
         (net (rename GPI1_4_ "GPI1[4]") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_4))
          (portref (member GPI1 11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_4_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.nibble_Zero[4]") (joined
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_4__I_Part_Of_Zero_Detect))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_4_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_4_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg[4]") (joined
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_single_step_count_xor_1_11))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_4))
          )
         )
         (net (rename GPI1_5_ "GPI1[5]") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_5))
          (portref (member GPI1 10))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_glue_set "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/iFetch_In_Progress_glue_set") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_glue_set))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT_0_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT[0]") (joined
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_7))
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_5_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.nibble_Zero[5]") (joined
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_5__I_Part_Of_Zero_Detect))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_5_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_step "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step") (joined
          (portref CLR (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_TClk))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_single_Step_CPU_11))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_single_Step_CPU_21))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_single_Step_CPU11))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_step))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_step_rstpot))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_N_rstpot))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_5_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg[5]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_5))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_single_step_count_xor_0_11))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_frame_error_glue_set "U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/frame_error_glue_set") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_frame_error))
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_frame_error_glue_set))
          )
         )
         (net (rename GPI1_6_ "GPI1[6]") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_6))
          (portref (member GPI1 9))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT_1_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT[1]") (joined
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_6))
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT2))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry_1_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[1]") (joined
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0__ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_Pre_MUXCY_I))
          )
         )
         (net (rename GPI1_7_ "GPI1[7]") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_7))
          (portref (member GPI1 8))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT_2_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT[2]") (joined
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_5))
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT31))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry_2_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[2]") (joined
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_running_rstpot "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/running_rstpot") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_running))
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_running_rstpot))
          )
         )
         (net (rename GPI1_8_ "GPI1[8]") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_8))
          (portref (member GPI1 7))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT_3_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT[3]") (joined
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_4))
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT4))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry_3_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[3]") (joined
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_8_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg[8]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_8))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_of_brki_hit_dbg_brki_hit_OR_231_o1))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_pc_brk_insert_SW0))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_of_brki_hit1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_20_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg[20]") (joined
          (portref I4 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i133))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_20))
          )
         )
         (net (rename GPI1_9_ "GPI1[9]") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_9))
          (portref (member GPI1 6))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT_4_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT[4]") (joined
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_3))
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT51))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry_4_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[4]") (joined
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30__Operand_Select_Bit_I_op1_Reg "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/op1_Reg") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25__Operand_Select_Bit_I_op1_Reg "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/op1_Reg") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_16_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg[16]") (joined
          (portref I5 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i133))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_16))
          )
         )
         (net (rename U0_iomodule_0_lmb_reg_read "U0/iomodule_0/lmb_reg_read") (joined
          (portref Q (instanceref U0_iomodule_0_lmb_reg_read))
          (portref D (instanceref U0_iomodule_0_lmb_reg_read_Q))
          (portref I5 (instanceref U0_iomodule_0_uart_status_read1))
          (portref I5 (instanceref U0_iomodule_0_uart_rx_read1))
          (portref I4 (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv1))
          (portref I5 (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd1))
          (portref I1 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv1))
          (portref I4 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_Read_inv1))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT_5_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT[5]") (joined
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_2))
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT61))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry_5_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[5]") (joined
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26__ALU_Bit_I1_op2_is_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[26].ALU_Bit_I1/op2_is_1") (joined
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31__ALU_Bit_I1_op2_is_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/op2_is_1") (joined
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_normal_stop_cmd_hold "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_normal_stop_cmd_hold))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_pc_brk_insert))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_stopping_allowed_Area_Debug_Control_stopping_allowed_OR_223_o1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_stopping_allowed1))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_Area_Debug_Control_point_hit11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_17_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg[17]") (joined
          (portref I4 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i134))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_17))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_22_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg[22]") (joined
          (portref I3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i133))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_22))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry_6_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[6]") (joined
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT_6_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT[6]") (joined
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_1))
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT71))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5__Shift_Logic_Bit_I_logic_Res_i "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[5].Shift_Logic_Bit_I/logic_Res_i") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5__Shift_Logic_Bit_I_Logic_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Frame_Error "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Frame_Error") (joined
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Frame_Error1))
          (portref I2 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_frame_error_glue_set))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_18_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg[18]") (joined
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i133))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_18))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_23_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg[23]") (joined
          (portref I3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i134))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_23))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry_7_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[7]") (joined
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT_7_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT[7]") (joined
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0))
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT81))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd_i "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_i") (joined
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_pc_brk_insert))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd_i))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_stopping_allowed_Area_Debug_Control_stopping_allowed_OR_223_o1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_stopping_allowed1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_Area_Debug_Control_point_hit11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26__PC_Bit_I_xor_Sum "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/xor_Sum") (joined
          (portref LI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26__PC_Bit_I_XOR_X))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26__PC_Bit_I_MUXCY_X))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26__PC_Bit_I_SUM_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_24_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg[24]") (joined
          (portref I4 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i135))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_24))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_19_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg[19]") (joined
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i134))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_19))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_0_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy[0]") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_0_))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_1_))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_xor_1_))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry_8_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[8]") (joined
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry_10_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[10]") (joined
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_25_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg[25]") (joined
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i135))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_25))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_1_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy[1]") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_1_))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_2_))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_xor_2_))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry_9_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[9]") (joined
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry_11_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[11]") (joined
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_2_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy[2]") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_2_))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_3_))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_xor_3_))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry_12_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[12]") (joined
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_27_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg[27]") (joined
          (portref I3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i135))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_27))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_3_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy[3]") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_3_))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_4_))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_xor_4_))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8__Operand_Select_Bit_I_op1_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/op1_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8__Operand_Select_Bit_I_Op1_DFF))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_4_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy[4]") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_4_))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_5_))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_xor_5_))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry_13_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[13]") (joined
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_div16 "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/div16") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_FDRE_I))
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_DIV16_SRL16E_Use_unisim_XIL_SRL16E_I1))
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_DIV16_SRL16E_Use_unisim_XIL_SRL16E_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12__Operand_Select_Bit_I_op1_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/op1_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12__Operand_Select_Bit_I_Op1_DFF))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry_14_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[14]") (joined
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_5_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy[5]") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_5_))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_6_))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_xor_6_))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry_15_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[15]") (joined
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_6_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy[6]") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_6_))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_xor_7_))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry_20_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[20]") (joined
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext8 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sext8") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext8))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_21))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_111))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Mmux_data_Read_Mask_16_11))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend_0_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry_16_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[16]") (joined
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry_21_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[21]") (joined
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr_1_ "U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr[1]") (joined
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_1__FDS_I))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_31__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_30__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_29__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_28__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_27__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_26__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_25__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_24__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_23__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_22__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_21__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_20__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_19__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_18__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_17__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_16__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_15__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_14__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_13__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_12__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_11__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_10__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_9__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_8__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_7__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_6__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_5__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_4__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_3__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_2__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_1__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_0__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Mxor_buffer_Addr_Sum_1__xo_0_1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Full_I1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PC_Incr1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry_17_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[17]") (joined
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry_22_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[22]") (joined
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr_2_ "U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr[2]") (joined
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_2__FDS_I))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_31__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_30__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_29__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_28__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_27__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_26__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_25__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_24__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_23__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_22__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_21__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_20__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_19__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_18__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_17__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_16__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_15__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_14__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_13__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_12__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_11__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_10__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_9__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_8__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_7__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_6__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_5__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_4__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_3__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_2__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_1__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_0__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Mxor_buffer_Addr_Sum_2__xo_0_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8__Operand_Select_Bit_I_op2_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/op2_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8__Operand_Select_Bit_I_Op2_DFF))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8__Operand_Select_Bit_I_Mmux_op2_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry_18_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[18]") (joined
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry_23_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[23]") (joined
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12__Operand_Select_Bit_I_op2_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/op2_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12__Operand_Select_Bit_I_Op2_DFF))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12__Operand_Select_Bit_I_Mmux_op2_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr_3_ "U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr[3]") (joined
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_3__FDS_I))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_31__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_30__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_29__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_28__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_27__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_26__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_25__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_24__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_23__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_22__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_21__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_20__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_19__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_18__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_17__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_16__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_15__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_14__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_13__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_12__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_11__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_10__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_9__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_8__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_7__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_6__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_5__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_4__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_3__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_2__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_1__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_0__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Mxor_buffer_Addr_Sum_3__xo_0_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry_19_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[19]") (joined
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry_24_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[24]") (joined
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_inHibit_EX_MUX_4104_o "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid_inHibit_EX_MUX_4104_o") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_ex_Valid_inHibit_EX_MUX_4104_o1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_rstpot))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20__Shift_Logic_Bit_I_logic_Res_i "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[20].Shift_Logic_Bit_I/logic_Res_i") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20__Shift_Logic_Bit_I_Logic_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15__Shift_Logic_Bit_I_logic_Res_i "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[15].Shift_Logic_Bit_I/logic_Res_i") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15__Shift_Logic_Bit_I_Logic_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry_25_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[25]") (joined
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry_30_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[30]") (joined
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_rstpot "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/inHibit_EX_rstpot") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_rstpot))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry_26_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[26]") (joined
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry_31_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[31]") (joined
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry_27_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[27]") (joined
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry_32_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[32]") (joined
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_No_Carry_Decoding_CarryIn_MUXCY))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry_28_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[28]") (joined
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30__Operand_Select_Bit_I_op1_SPR "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/op1_SPR") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30__Operand_Select_Bit_I_Mmux_op1_SPR11))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25__Operand_Select_Bit_I_op1_SPR "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/op1_SPR") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25__Operand_Select_Bit_I_Mmux_op1_SPR11))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry_29_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[29]") (joined
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          )
         )
         (net (rename U0_dlmb_Sl_Ready_0_ "U0/dlmb_Sl_Ready[0]") (joined
          (portref I5 (instanceref U0_dlmb_DBus_Oring_Res_30_1))
          (portref I5 (instanceref U0_dlmb_DBus_Oring_Res_29_1))
          (portref I5 (instanceref U0_dlmb_DBus_Oring_Res_27_1))
          (portref I5 (instanceref U0_dlmb_DBus_Oring_Res_24_1))
          (portref O (instanceref U0_dlmb_cntlr_Sl_Ready_i1))
          (portref I4 (instanceref U0_dlmb_DBus_Oring_tmp_or))
          (portref I4 (instanceref U0_dlmb_DBus_Oring_Res_28_))
          (portref I4 (instanceref U0_dlmb_DBus_Oring_Res_26_))
          (portref I4 (instanceref U0_dlmb_DBus_Oring_Res_25_))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_s_I11))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Write_Low21))
          (portref I4 (instanceref U0_dlmb_DBus_Oring_Res_23_1))
          (portref I4 (instanceref U0_dlmb_DBus_Oring_Res_22_1))
          (portref I4 (instanceref U0_dlmb_DBus_Oring_Res_21_1))
          (portref I4 (instanceref U0_dlmb_DBus_Oring_Res_20_1))
          (portref I4 (instanceref U0_dlmb_DBus_Oring_Res_19_1))
          (portref I4 (instanceref U0_dlmb_DBus_Oring_Res_18_1))
          (portref I4 (instanceref U0_dlmb_DBus_Oring_Res_17_1))
          (portref I4 (instanceref U0_dlmb_DBus_Oring_Res_16_1))
          )
         )
         (net (rename U0_dlmb_Sl_Ready_1_ "U0/dlmb_Sl_Ready[1]") (joined
          (portref O (instanceref U0_iomodule_0_Sl_Ready1))
          (portref I0 (instanceref U0_dlmb_DBus_Oring_Res_30_1))
          (portref I0 (instanceref U0_dlmb_DBus_Oring_Res_29_1))
          (portref I0 (instanceref U0_dlmb_DBus_Oring_Res_27_1))
          (portref I0 (instanceref U0_dlmb_DBus_Oring_Res_24_1))
          (portref I0 (instanceref U0_dlmb_DBus_Oring_tmp_or))
          (portref I0 (instanceref U0_dlmb_DBus_Oring_Res_28_))
          (portref I0 (instanceref U0_dlmb_DBus_Oring_Res_26_))
          (portref I0 (instanceref U0_dlmb_DBus_Oring_Res_25_))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_s_I11))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Write_Low21))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3__Operand_Select_Bit_I_op1_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[3].Operand_Select_Bit_I/op1_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3__Operand_Select_Bit_I_Op1_DFF))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_bip_Active "U0/microblaze_I/MicroBlaze_Core_I/Area.bip_Active") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28__Operand_Select_Bit_I_Mmux_op1_SPR11))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Ext_BRK_ext_nm_brk_i_OR_90_o1))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT281))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_28__Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_28__Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_set))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_buffer_empty_i_glue_rst "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_buffer_empty_i_glue_rst") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_buffer_empty_i))
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_buffer_empty_i_glue_rst))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4__ALU_Bit_I1_op2_is_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[4].ALU_Bit_I1/op2_is_1") (joined
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3__Operand_Select_Bit_I_op2_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[3].Operand_Select_Bit_I/op2_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3__Operand_Select_Bit_I_Op2_DFF))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3__Operand_Select_Bit_I_Mmux_op2_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29__Result_Mux_Bit_I_mul_ALU_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[29].Result_Mux_Bit_I/mul_ALU_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Force_Val2_FDRSE_glue_set "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Force_Val2_FDRSE_glue_set") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Force_Val2_FDRSE))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Force_Val2_FDRSE_glue_set))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4__Result_Mux_Bit_I_mul_ALU_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[4].Result_Mux_Bit_I/mul_ALU_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_set_BIP "U0/microblaze_I/MicroBlaze_Core_I/Area.set_BIP") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Set_BIP1))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_28__Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_set))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_DI_i "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/use_Reg_Neg_DI_i") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Use_Reg_Neg_DI_FDRE))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_use_Reg_Neg_DI_i11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29__Operand_Select_Bit_I_op1_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/op1_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29__Operand_Select_Bit_I_Op1_DFF))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Control_Reg_En "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En") (joined
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_TClk))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_continue_from_brk_TClk))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Dbg_Wakeup))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_TClk))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_TClk))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_0))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_4))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_5))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_8))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Control_Reg_En_0_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Reg") (joined
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_I_LUT))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Write_Low21))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data_0_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data[0]") (joined
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data_1_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data[1]") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_i "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mtsmsr_write_i") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_i))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_ii1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_30__Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_set))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_28__Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_set))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data_2_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data[2]") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29__Operand_Select_Bit_I_op2_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/op2_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29__Operand_Select_Bit_I_Op2_DFF))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29__Operand_Select_Bit_I_Mmux_op2_I11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_which_pc "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/which_pc") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_which_pc1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_1__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_2__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_3__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_4__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_5__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_6__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_7__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_0__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data_3_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data[3]") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data_4_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data[4]") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26__PC_Bit_I_pc_Sum "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/pc_Sum") (joined
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26__PC_Bit_I_NewPC_Mux))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26__PC_Bit_I_XOR_X))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Shift_Carry_In "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Shift_Carry_In") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Shift_Carry_In))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Mmux_msb11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data_5_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data[5]") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data_6_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data[6]") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_0__Used_MuxCY_MUXCY_L_I_rt "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[0].Used_MuxCY.MUXCY_L_I_rt") (joined
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_0__Used_MuxCY_MUXCY_L_I_rt))
          (portref S (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_0__Used_MuxCY_MUXCY_L_I))
          (portref LI (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_0__XORCY_I))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_3__XORCY_I_rt "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[3].XORCY_I_rt") (joined
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_3__XORCY_I_rt))
          (portref LI (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_3__XORCY_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data_7_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data[7]") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data_8_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data[8]") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data_9_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data[9]") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_overrun_error_glue_set "U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/overrun_error_glue_set") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_overrun_error))
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_overrun_error_glue_set))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Carry_0_ "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.Carry[0]") (joined
          (portref LO (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_0__MUXCY_L_I1))
          (portref I2 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Interrupt_i_rstpot))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Interrupt_i_rstpot "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Interrupt_i_rstpot") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Interrupt_i))
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Interrupt_i_rstpot))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Carry_1_ "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.Carry[1]") (joined
          (portref LO (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_1__MUXCY_L_I1))
          (portref CI (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_0__MUXCY_L_I1))
          (portref CI (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_0__XORCY_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Carry_I") (joined
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_S1))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Mmux_rst_Values_II21))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_29__Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_set))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_new_Carry "U0/microblaze_I/MicroBlaze_Core_I/Area.new_Carry") (joined
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_New_Carry_MUXCY))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Correct_Carry_MUXCY))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Mmux_rst_Values_II21))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Carry_2_ "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.Carry[2]") (joined
          (portref LO (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_2__MUXCY_L_I1))
          (portref CI (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_1__MUXCY_L_I1))
          (portref CI (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_1__XORCY_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_GND_164_o_PWR_65_o_MUX_4604_o "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/GND_164_o_PWR_65_o_MUX_4604_o") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_GND_164_o_PWR_65_o_MUX_4604_o11))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_0_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]") (joined
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_1))
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_0))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Debug_Rst_i))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_0))
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_sync_detected_SW0))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Carry_3_ "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.Carry[3]") (joined
          (portref LO (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_3__MUXCY_L_I1))
          (portref CI (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_2__MUXCY_L_I1))
          (portref CI (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_2__XORCY_I1))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_1_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[1]") (joined
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_2))
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_1))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_1))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Debug_SYS_Rst_i))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_sync_detected))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Carry_4_ "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.Carry[4]") (joined
          (portref LO (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_4__MUXCY_L_I1))
          (portref CI (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_3__MUXCY_L_I1))
          (portref CI (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_3__XORCY_I1))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_2_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[2]") (joined
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_3))
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_2))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_2))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_set_Ext_BRK))
          (portref I5 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_sync_detected))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Carry_5_ "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.Carry[5]") (joined
          (portref LO (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_5__MUXCY_L_I1))
          (portref CI (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_4__MUXCY_L_I1))
          (portref CI (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_4__XORCY_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_clean_iReady_MuxCY_rt "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.clean_iReady_MuxCY_rt") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_clean_iReady_MuxCY_rt))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_clean_iReady_MuxCY))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17__Shift_Logic_Bit_I_shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[17].Shift_Logic_Bit_I/shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17__Shift_Logic_Bit_I_Shift_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22__Shift_Logic_Bit_I_shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[22].Shift_Logic_Bit_I/shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22__Shift_Logic_Bit_I_Shift_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_3_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[3]") (joined
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_4))
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_3))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_3))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Ext_NM_BRK_i))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_sync_detected_SW0))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Carry_6_ "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.Carry[6]") (joined
          (portref LO (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_6__MUXCY_L_I1))
          (portref CI (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_5__MUXCY_L_I1))
          (portref CI (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_5__XORCY_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_active_wakeup_rstpot "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/active_wakeup_rstpot") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_active_wakeup))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_active_wakeup_rstpot))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF_0_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF[0]") (joined
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_OpSel1_SPR_Select_LUT_1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_OpSel1_SPR_Select_LUT_2))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_0__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_inHibit_EX_MUX_4288_o11))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_IExt_Exception_AND_20_o1))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4186_o11))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4185_o11))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_instr_OF_3__MUX_4188_o11))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_alu_Op_II21))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4177_o11))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_21__AND_22_o1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_21__AND_21_o2))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x1811))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4231_o11))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_use_ALU_Carry11))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_instr_OF_0__GND_12_o_MUX_4178_o11))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_Result_Sel_0__instr_OF_0__mux_46_OUT21))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_alu_Op_I2))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_Reg_Test_Equal_i1_SW0))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_PWR_12_o_PWR_12_o_MUX_4237_o1_SW0))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_glue_set))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_quadlet_Read_i_glue_set))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_Read_i_glue_set))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4241_o1111))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_alu_Op_II11))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_6__Select_92_o))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4333_o111))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_force2_i11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid") (joined
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_force_jump2_LUT4))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_force_di2_LUT4))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward1_LUT3))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward2_LUT3))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Mmux_rst_Values_II11))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_Mem_Strobe11))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Write_Strobe1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_lwx_swx_Write_Carry_i1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Set_BIP1))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I__n09431))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_ii1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_S1))
          (portref I1 (instanceref U0_iomodule_0_LMB_ReadStrobe_LMB_AddrStrobe_AND_392_o_SW0))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I__n1053_inv))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I__n0922_SW0))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_i_AS_I_SW0))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_MSR_Carry1))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_rstpot))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Mmux_rst_Values_II21))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PC_Incr1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Write_Low21))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_29__Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_set))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_30__Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_set))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_28__Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_set))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_4_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[4]") (joined
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_5))
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_4))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_4))
          (portref I4 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_sync_detected))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Carry_7_ "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.Carry[7]") (joined
          (portref LO (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_7__MUXCY_L_I1))
          (portref CI (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_6__MUXCY_L_I1))
          (portref CI (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_6__XORCY_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF_1_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF[1]") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_OpSel1_SPR_Select_LUT_1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_OpSel1_SPR_Select_LUT_2))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_1__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_inHibit_EX_MUX_4288_o11))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_IExt_Exception_AND_20_o1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4186_o11))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4185_o11))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_instr_OF_3__MUX_4188_o11))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_alu_Op_II21))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4177_o11))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_21__AND_21_o11))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x1811))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4231_o11))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_use_ALU_Carry11))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_Result_Sel_0__instr_OF_0__mux_46_OUT11))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_alu_Op_I2))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_Reg_Test_Equal_i1))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_PWR_12_o_PWR_12_o_MUX_4237_o1))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_glue_set))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_quadlet_Read_i_glue_set))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_Read_i_glue_set))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4241_o1111))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_alu_Op_II11))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_6__Select_92_o))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4333_o111))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_force2_i11))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_5_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[5]") (joined
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_6))
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_5))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_5))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_sync_detected))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Carry_8_ "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.Carry[8]") (joined
          (portref LO (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_8__MUXCY_L_I1))
          (portref CI (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_7__MUXCY_L_I1))
          (portref CI (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_7__XORCY_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF_2_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF[2]") (joined
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_OpSel1_SPR_Select_LUT_2))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_2__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4150_o151))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Imm_Instr1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_21__AND_22_o1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_21__AND_21_o2))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4329_o11))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_force_Val2_n_i11))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4231_o11))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_using_Imm_GND_12_o_MUX_4276_o1_SW0))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_6__Select_92_o_SW0))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Reg_PWR_12_o_MUX_4173_o12))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OpSel2_Imm))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_OpSel1_PC1_SW0))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x181))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_PWR_12_o_PWR_12_o_MUX_4237_o1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_instr_OF_10__MUX_4402_o11))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4396_o11))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4241_o1111))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_6_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[6]") (joined
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_7))
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_6))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_6))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_sync_detected_SW0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24__ALU_Bit_I1_op2_is_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[24].ALU_Bit_I1/op2_is_1") (joined
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19__ALU_Bit_I1_op2_is_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/op2_is_1") (joined
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_iomodule_0_write_data_10_ "U0/iomodule_0/write_data[10]") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_10))
          (portref Q (instanceref U0_iomodule_0_write_data_10))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF_3_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF[3]") (joined
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_OpSel1_SPR_Select_LUT_1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_OpSel1_SPR_Select_LUT_2))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_3__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_instr_OF_3__MUX_4188_o11))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_alu_Op_II21))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4177_o11))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_21__AND_22_o1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_21__AND_21_o2))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x1811))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF_3__take_Intr_Now_AND_107_o1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_alu_Op_I2_SW0))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Reg_PWR_12_o_MUX_4173_o12))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_Reg_Test_Equal_i1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_PWR_12_o_PWR_12_o_MUX_4237_o1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4241_o1111))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_alu_Op_II11))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_6__Select_92_o))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4333_o111))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_force2_i11))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_7_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[7]") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_7))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_7))
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_sync_detected))
          )
         )
         (net (rename U0_iomodule_0_write_data_11_ "U0/iomodule_0/write_data[11]") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_11))
          (portref Q (instanceref U0_iomodule_0_write_data_11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF_4_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF[4]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper_0))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_OpSel1_SPR_Select_LUT_3))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_OpSel1_SPR_Select_LUT_1))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_4__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4186_o11))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4185_o11))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4150_o151))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Imm_Instr1))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_alu_Op_II21))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x1821))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_Reg_Test_Equal_N_i11))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4329_o11))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_force_Val2_n_i11))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_use_Reg_Neg_DI_i11))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_use_Reg_Neg_S_i11))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_21__AND_21_o11))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_use_ALU_Carry11))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_using_Imm_GND_12_o_MUX_4276_o1_SW0))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_6__Select_92_o_SW0))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_alu_Op_I2_SW0))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Reg_PWR_12_o_MUX_4173_o12))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OpSel2_Imm))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_OpSel1_PC1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_Reg_Test_Equal_i1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_PWR_12_o_PWR_12_o_MUX_4237_o1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_glue_ce))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_quadlet_Read_i_glue_set))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_Read_i_glue_set))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_force1_i11))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_instr_OF_10__MUX_4402_o11))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4396_o11))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4241_o1111))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_force_Val1_i11))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_alu_Op_II11))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_force2_i11))
          )
         )
         (net (rename U0_dlmb_port_BRAM_WEN_0_ "U0/dlmb_port_BRAM_WEN[0]") (joined
          (portref O (instanceref U0_dlmb_cntlr_lmb_we_0__0_1))
          (portref (member WEB 3) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_1__RAMB16_S4_1))
          (portref (member WEB 2) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_1__RAMB16_S4_1))
          (portref (member WEB 1) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_1__RAMB16_S4_1))
          (portref (member WEB 0) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_1__RAMB16_S4_1))
          (portref (member WEB 3) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_0__RAMB16_S4_1))
          (portref (member WEB 2) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_0__RAMB16_S4_1))
          (portref (member WEB 1) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_0__RAMB16_S4_1))
          (portref (member WEB 0) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_0__RAMB16_S4_1))
          )
         )
         (net (rename U0_iomodule_0_write_data_12_ "U0/iomodule_0/write_data[12]") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_12))
          (portref Q (instanceref U0_iomodule_0_write_data_12))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF_5_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF[5]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper_1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_OpSel1_SPR_Select_LUT_3))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_5__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4186_o11))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4185_o11))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4150_o151))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Imm_Instr1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_alu_Op_II21))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x1821))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_force_Val2_n_i11))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_21__AND_21_o11))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_6__Select_85_o_SW0))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_using_Imm_GND_12_o_MUX_4276_o1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_6__Select_92_o_SW0))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_alu_Op_I2))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Reg_PWR_12_o_MUX_4173_o11))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Reg_PWR_12_o_MUX_4173_o12))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OpSel2_Imm))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_OpSel1_PC1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_Reg_Test_Equal_i1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_PWR_12_o_PWR_12_o_MUX_4237_o1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_quadlet_Read_i_glue_set))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_Read_i_glue_set))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_force1_i11))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_instr_OF_10__MUX_4402_o11))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4396_o11))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4241_o1111))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_force_Val1_i11))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_alu_Op_II11))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4333_o111))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_force2_i11))
          )
         )
         (net (rename U0_dlmb_port_BRAM_WEN_1_ "U0/dlmb_port_BRAM_WEN[1]") (joined
          (portref O (instanceref U0_dlmb_cntlr_lmb_we_1__1_1))
          (portref (member WEB 3) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_3__RAMB16_S4_1))
          (portref (member WEB 2) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_3__RAMB16_S4_1))
          (portref (member WEB 1) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_3__RAMB16_S4_1))
          (portref (member WEB 0) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_3__RAMB16_S4_1))
          (portref (member WEB 3) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_2__RAMB16_S4_1))
          (portref (member WEB 2) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_2__RAMB16_S4_1))
          (portref (member WEB 1) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_2__RAMB16_S4_1))
          (portref (member WEB 0) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_2__RAMB16_S4_1))
          )
         )
         (net (rename U0_iomodule_0_write_data_13_ "U0/iomodule_0/write_data[13]") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_13))
          (portref Q (instanceref U0_iomodule_0_write_data_13))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF_6_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF[6]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_is_sleep))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_6__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Addr_I_0__instr_OF_6__mux_19_OUT51))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_6__Select_85_o_SW0))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_6__Select_92_o_SW0))
          )
         )
         (net (rename U0_dlmb_port_BRAM_WEN_2_ "U0/dlmb_port_BRAM_WEN[2]") (joined
          (portref O (instanceref U0_dlmb_cntlr_lmb_we_2__2_1))
          (portref (member WEB 3) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_5__RAMB16_S4_1))
          (portref (member WEB 2) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_5__RAMB16_S4_1))
          (portref (member WEB 1) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_5__RAMB16_S4_1))
          (portref (member WEB 0) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_5__RAMB16_S4_1))
          (portref (member WEB 3) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_4__RAMB16_S4_1))
          (portref (member WEB 2) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_4__RAMB16_S4_1))
          (portref (member WEB 1) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_4__RAMB16_S4_1))
          (portref (member WEB 0) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_4__RAMB16_S4_1))
          )
         )
         (net (rename U0_iomodule_0_write_data_14_ "U0/iomodule_0/write_data[14]") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_14))
          (portref Q (instanceref U0_iomodule_0_write_data_14))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF_7_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF[7]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_7__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Addr_I_0__instr_OF_6__mux_19_OUT41))
          )
         )
         (net (rename U0_dlmb_port_BRAM_WEN_3_ "U0/dlmb_port_BRAM_WEN[3]") (joined
          (portref O (instanceref U0_dlmb_cntlr_lmb_we_3__3_1))
          (portref (member WEB 3) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_7__RAMB16_S4_1))
          (portref (member WEB 2) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_7__RAMB16_S4_1))
          (portref (member WEB 1) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_7__RAMB16_S4_1))
          (portref (member WEB 0) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_7__RAMB16_S4_1))
          (portref (member WEB 3) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_6__RAMB16_S4_1))
          (portref (member WEB 2) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_6__RAMB16_S4_1))
          (portref (member WEB 1) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_6__RAMB16_S4_1))
          (portref (member WEB 0) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_6__RAMB16_S4_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg_clear_glue_set "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_glue_set") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg_clear_glue_set))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg_clear))
          )
         )
         (net (rename U0_iomodule_0_write_data_15_ "U0/iomodule_0/write_data[15]") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_15))
          (portref Q (instanceref U0_iomodule_0_write_data_15))
          )
         )
         (net (rename U0_iomodule_0_write_data_20_ "U0/iomodule_0/write_data[20]") (joined
          (portref Q (instanceref U0_iomodule_0_write_data_20))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF_8_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF[8]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_8__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Addr_I_0__instr_OF_6__mux_19_OUT31))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_Reg_Test_Equal_N_i11))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_use_Reg_Neg_DI_i11))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_use_Reg_Neg_S_i11))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_Reg_Test_Equal_i1_SW0))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_force1_i11))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_force_Val1_i11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_Select "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/of_PipeRun_Select") (joined
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_of_PipeRun_MuxCY_1))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_of_PipeRun_Select_LUT4))
          )
         )
         (net Reset (joined
          (portref I1 (instanceref U0_Debug_SYS_Rst_Reset_OR_1_o1))
          (portref Reset)
          )
         )
         (net (rename U0_iomodule_0_write_data_16_ "U0/iomodule_0/write_data[16]") (joined
          (portref Q (instanceref U0_iomodule_0_write_data_16))
          )
         )
         (net (rename U0_iomodule_0_write_data_21_ "U0/iomodule_0/write_data[21]") (joined
          (portref Q (instanceref U0_iomodule_0_write_data_21))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF_9_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF[9]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_9__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Addr_I_0__instr_OF_6__mux_19_OUT21))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_Reg_Test_Equal_N_i11))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_use_Reg_Neg_DI_i11))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_use_Reg_Neg_S_i11))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_Reg_Test_Equal_i1_SW0))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_force1_i11))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4396_o11))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_force_Val1_i11))
          )
         )
         (net (rename U0_iomodule_0_write_data_17_ "U0/iomodule_0/write_data[17]") (joined
          (portref Q (instanceref U0_iomodule_0_write_data_17))
          )
         )
         (net (rename U0_iomodule_0_write_data_22_ "U0/iomodule_0/write_data[22]") (joined
          (portref Q (instanceref U0_iomodule_0_write_data_22))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Start_rstpot "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_Start_rstpot") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Start))
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Start_rstpot))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/sample_Point") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Delay_16_Use_unisim_XIL_SRL16E_I1))
          (portref I2 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_8_11))
          (portref I2 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_7_11))
          (portref I2 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_6_11))
          (portref I2 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_4_11))
          (portref I2 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_3_11))
          (portref I2 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_5_11))
          (portref I2 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_2_11))
          (portref I3 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Frame_Error1))
          (portref I2 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_recycle1))
          (portref I3 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_stop_Bit_Position_GND_4442_o_MUX_4850_o11))
          (portref I2 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_rstpot))
          (portref I2 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_running_rstpot))
          (portref I2 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_1__First_Bit_First_Bit_I_glue_set))
          )
         )
         (net (rename U0_iomodule_0_write_data_18_ "U0/iomodule_0/write_data[18]") (joined
          (portref Q (instanceref U0_iomodule_0_write_data_18))
          )
         )
         (net (rename U0_iomodule_0_write_data_23_ "U0/iomodule_0/write_data[23]") (joined
          (portref Q (instanceref U0_iomodule_0_write_data_23))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27__Result_Mux_Bit_I_data_Shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[27].Result_Mux_Bit_I/data_Shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_iomodule_0_write_data_19_ "U0/iomodule_0/write_data[19]") (joined
          (portref Q (instanceref U0_iomodule_0_write_data_19))
          )
         )
         (net (rename U0_iomodule_0_write_data_24_ "U0/iomodule_0/write_data[24]") (joined
          (portref Q (instanceref U0_iomodule_0_write_data_24))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16__Shift_Logic_Bit_I_shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[16].Shift_Logic_Bit_I/shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16__Shift_Logic_Bit_I_Shift_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21__Shift_Logic_Bit_I_shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[21].Shift_Logic_Bit_I/shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21__Shift_Logic_Bit_I_Shift_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_iomodule_0_write_data_25_ "U0/iomodule_0/write_data[25]") (joined
          (portref Q (instanceref U0_iomodule_0_write_data_25))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_hit_i "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/dbg_hit_i") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_The_First_BreakPoints_MUXCY_Post))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_pc_brk_insert))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_hit_0_rstpot))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_Area_Debug_Control_point_hit11))
          )
         )
         (net (rename U0_iomodule_0_write_data_30_ "U0/iomodule_0/write_data[30]") (joined
          (portref Q (instanceref U0_iomodule_0_write_data_30))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4150_o "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/GND_12_o_GND_12_o_MUX_4150_o") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mul_Handling_mbar_first))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4150_o1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF_0__GND_12_o_MUX_4178_o "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF[0]_GND_12_o_MUX_4178_o") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_select_ALU_Carry))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_instr_OF_0__GND_12_o_MUX_4178_o11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7__Shift_Logic_Bit_I_shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[7].Shift_Logic_Bit_I/shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7__Shift_Logic_Bit_I_Shift_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28__Operand_Select_Bit_I_op1_Reg "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/op1_Reg") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          )
         )
         (net (rename U0_iomodule_0_write_data_26_ "U0/iomodule_0/write_data[26]") (joined
          (portref Q (instanceref U0_iomodule_0_write_data_26))
          )
         )
         (net (rename U0_iomodule_0_write_data_31_ "U0/iomodule_0/write_data[31]") (joined
          (portref Q (instanceref U0_iomodule_0_write_data_31))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I__n0128 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/_n0128") (joined
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_0__LUT_Delay))
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I__n01281))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5__ALU_Bit_I1_op2_is_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[5].ALU_Bit_I1/op2_is_1") (joined
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17__Operand_Select_Bit_I_op1_Reg "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/op1_Reg") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22__Operand_Select_Bit_I_op1_Reg "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[22].Operand_Select_Bit_I/op1_Reg") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          )
         )
         (net (rename U0_iomodule_0_write_data_27_ "U0/iomodule_0/write_data[27]") (joined
          (portref Q (instanceref U0_iomodule_0_write_data_27))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_zero_CI_0_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.zero_CI[0]") (joined
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Part_Of_Zero_Carry_Start))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_0__I_Part_Of_Zero_Detect))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_sync "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/sync") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SYNC_FDRE))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_shifting_Data1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11__Operand_Select_Bit_I_op1_Reg "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[11].Operand_Select_Bit_I/op1_Reg") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          )
         )
         (net (rename U0_iomodule_0_write_data_28_ "U0/iomodule_0/write_data[28]") (joined
          (portref Q (instanceref U0_iomodule_0_write_data_28))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_zero_CI_1_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.zero_CI[1]") (joined
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_0__I_Part_Of_Zero_Detect))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_1__I_Part_Of_Zero_Detect))
          )
         )
         (net (rename U0_dlmb_port_BRAM_Din_10_ "U0/dlmb_port_BRAM_Din[10]") (joined
          (portref I5 (instanceref U0_dlmb_DBus_Oring_Res_10_1))
          (portref (member DOB 30) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_2__RAMB16_S4_1))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_sum_cnt_0_ "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/sum_cnt[0]") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel_0))
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Counter_0__XORCY_I))
          )
         )
         (net (rename U0_iomodule_0_write_data_29_ "U0/iomodule_0/write_data[29]") (joined
          (portref Q (instanceref U0_iomodule_0_write_data_29))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Data_Enable "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_Data_Enable") (joined
          (portref CE (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel_2))
          (portref CE (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel_1))
          (portref CE (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel_0))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_FDRE_I))
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_FDRE_I))
          (portref I1 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_data_is_sent_rstpot))
          (portref I2 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Start_rstpot))
          (portref I2 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits_rstpot))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_zero_CI_2_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.zero_CI[2]") (joined
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_1__I_Part_Of_Zero_Detect))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_2__I_Part_Of_Zero_Detect))
          )
         )
         (net (rename U0_dlmb_port_BRAM_Din_11_ "U0/dlmb_port_BRAM_Din[11]") (joined
          (portref I5 (instanceref U0_dlmb_DBus_Oring_Res_11_1))
          (portref (member DOB 31) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_2__RAMB16_S4_1))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_sum_cnt_1_ "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/sum_cnt[1]") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel_1))
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Counter_1__XORCY_I))
          )
         )
         (net (rename U0_Debug_mdm_0_sel "U0/Debug.mdm_0/sel") (joined
          (portref SEL (instanceref U0_Debug_mdm_0_Use_Spartan6_BSCAN_SPARTAN6_I))
          (portref I5 (instanceref U0_Debug_mdm_0_MDM_Core_I1_MDM_SEL_SHIFT_AND_363_o1))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_MDM_SEL11))
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_Old_MDM_SEL11))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I__n01281))
          (portref I5 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SEL_data_cmd_AND_375_o1))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SEL_SHIFT_AND_374_o1))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_SEL_inv1_INV_0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_zero_CI_3_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.zero_CI[3]") (joined
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_2__I_Part_Of_Zero_Detect))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_3__I_Part_Of_Zero_Detect))
          )
         )
         (net (rename U0_dlmb_port_BRAM_Din_12_ "U0/dlmb_port_BRAM_Din[12]") (joined
          (portref I5 (instanceref U0_dlmb_DBus_Oring_Res_12_1))
          (portref (member DOB 28) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_3__RAMB16_S4_1))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_sum_cnt_2_ "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/sum_cnt[2]") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel_2))
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Counter_2__XORCY_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Unsigned_Op "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Unsigned_Op") (joined
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0__ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_Pre_MUXCY_I))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Unsigned_Op))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_zero_CI_4_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.zero_CI[4]") (joined
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_3__I_Part_Of_Zero_Detect))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_4__I_Part_Of_Zero_Detect))
          )
         )
         (net (rename U0_dlmb_port_BRAM_Din_13_ "U0/dlmb_port_BRAM_Din[13]") (joined
          (portref I5 (instanceref U0_dlmb_DBus_Oring_Res_13_1))
          (portref (member DOB 29) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_3__RAMB16_S4_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27__Shift_Logic_Bit_I_logic_Res_i "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[27].Shift_Logic_Bit_I/logic_Res_i") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27__Shift_Logic_Bit_I_Logic_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_zero_CI_5_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.zero_CI[5]") (joined
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_4__I_Part_Of_Zero_Detect))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_5__I_Part_Of_Zero_Detect))
          )
         )
         (net (rename U0_dlmb_port_BRAM_Din_14_ "U0/dlmb_port_BRAM_Din[14]") (joined
          (portref I5 (instanceref U0_dlmb_DBus_Oring_Res_14_1))
          (portref (member DOB 30) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_3__RAMB16_S4_1))
          )
         )
         (net (rename U0_iomodule_0_GND_4408_o_lmb_reg_write_AND_396_o1 "U0/iomodule_0/GND_4408_o_lmb_reg_write_AND_396_o1") (joined
          (portref I1 (instanceref U0_iomodule_0_Mmux_gpo2_write11))
          (portref I1 (instanceref U0_iomodule_0_Mmux_gpo1_write11))
          (portref I1 (instanceref U0_iomodule_0_Mmux_uart_tx_write11))
          (portref O (instanceref U0_iomodule_0_GND_4408_o_lmb_reg_write_AND_396_o11))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_DataBits") (joined
          (portref I1 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Run_tx_Start_AND_430_o1))
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits))
          (portref I1 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Start_rstpot))
          (portref I4 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits_rstpot))
          (portref I0 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_cnt_cy_3_1_INV_0))
          )
         )
         (net (rename U0_dlmb_port_BRAM_Din_15_ "U0/dlmb_port_BRAM_Din[15]") (joined
          (portref I5 (instanceref U0_dlmb_DBus_Oring_Res_15_1))
          (portref (member DOB 31) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_3__RAMB16_S4_1))
          )
         )
         (net (rename U0_dlmb_port_BRAM_Din_20_ "U0/dlmb_port_BRAM_Din[20]") (joined
          (portref I5 (instanceref U0_dlmb_DBus_Oring_Res_20_1))
          (portref (member DOB 28) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_5__RAMB16_S4_1))
          )
         )
         (net (rename U0_Debug_mdm_0_tdi "U0/Debug.mdm_0/tdi") (joined
          (portref TDI (instanceref U0_Debug_mdm_0_Use_Spartan6_BSCAN_SPARTAN6_I))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter_3))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_7__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_0))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_0))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_31))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_31))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_dbg_brki_hit_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Status_Reg_Handle.dbg_brki_hit_1") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_23))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_dbg_brki_hit_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0__Shift_Logic_Bit_I_logic_Res_i "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[0].Shift_Logic_Bit_I/logic_Res_i") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0__Shift_Logic_Bit_I_Logic_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_dlmb_port_BRAM_Din_16_ "U0/dlmb_port_BRAM_Din[16]") (joined
          (portref I5 (instanceref U0_dlmb_DBus_Oring_Res_16_1))
          (portref (member DOB 28) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_4__RAMB16_S4_1))
          )
         )
         (net (rename U0_dlmb_port_BRAM_Din_21_ "U0/dlmb_port_BRAM_Din[21]") (joined
          (portref I5 (instanceref U0_dlmb_DBus_Oring_Res_21_1))
          (portref (member DOB 29) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_5__RAMB16_S4_1))
          )
         )
         (net (rename U0_Debug_mdm_0_tdo "U0/Debug.mdm_0/tdo") (joined
          (portref TDO (instanceref U0_Debug_mdm_0_Use_Spartan6_BSCAN_SPARTAN6_I))
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i139))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/reservation") (joined
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_Mem_Strobe11))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Write_Strobe1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_D_AS1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_MSR_Carry1_SW0))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_glue_set))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_29__Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_ce))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_swx_ready_rstpot))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_mid_Start_Bit "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/mid_Start_Bit") (joined
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_2__Rest_Bits_Others_I))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_3__Rest_Bits_Others_I))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_4__Rest_Bits_Others_I))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_5__Rest_Bits_Others_I))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_6__Rest_Bits_Others_I))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_7__Rest_Bits_Others_I))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_8__Rest_Bits_Others_I))
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mid_Start_Bit_SRL16_Use_unisim_XIL_SRL16E_I1))
          (portref I1 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_recycle1))
          (portref I5 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_1__First_Bit_First_Bit_I_glue_set))
          )
         )
         (net (rename U0_dlmb_port_BRAM_Din_17_ "U0/dlmb_port_BRAM_Din[17]") (joined
          (portref I5 (instanceref U0_dlmb_DBus_Oring_Res_17_1))
          (portref (member DOB 29) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_4__RAMB16_S4_1))
          )
         )
         (net (rename U0_dlmb_port_BRAM_Din_22_ "U0/dlmb_port_BRAM_Din[22]") (joined
          (portref I5 (instanceref U0_dlmb_DBus_Oring_Res_22_1))
          (portref (member DOB 30) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_5__RAMB16_S4_1))
          )
         )
         (net (rename U0_Debug_mdm_0_drck "U0/Debug.mdm_0/drck") (joined
          (portref O (instanceref U0_Debug_mdm_0_BUFG_DRCK))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_1))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_2))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_3))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_10))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_26))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_31))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter_0))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter_1))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter_2))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter_3))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_1_Use_unisim_MB_SRL16E_I1))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_2_Use_unisim_MB_SRL16E_I1))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_5__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_1__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_6__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_2__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_8_Use_unisim_MB_SRL16E_I1))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_7_Use_unisim_MB_SRL16E_I1))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_8__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_7__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_4__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_3__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_3_Use_unisim_MB_SRL16E_I1))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_4_Use_unisim_MB_SRL16E_I1))
          (portref CLK (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_27))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_1__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_2__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_3__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_4__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_5__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_6__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_7__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_7))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_6))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_5))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_4))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_3))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_2))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_1))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_7))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_6))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_5))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_4))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_3))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_2))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_1))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_0))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_7))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_6))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_5))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_4))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_3))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_2))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_1))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_0))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SYNC_FDRE))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_0))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_1))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_2))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_3))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_4))
          (portref CLK (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_Config_SRL16E_SRL16E_1))
          (portref CLK (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_Config_SRL16E_SRL16E_2))
          (portref CLK (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_ID_SRL16E_SRL16E_ID_1))
          (portref CLK (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_ID_SRL16E_SRL16E_ID_2))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_7))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_6))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_5))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_4))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_3))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_2))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_1))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_0))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_0))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_1))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_2))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_3))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_4))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_5))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_6))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_7))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_8))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_9))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_10))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_11))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_12))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_13))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_14))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_15))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_16))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_17))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_18))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_19))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_20))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_21))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_22))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_23))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_24))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_25))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_26))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_27))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_28))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_29))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_30))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_31))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_32))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_0))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_16))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_17))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_18))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_19))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_20))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_22))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_23))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_24))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_25))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_27))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_dbg_hit_1_0))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_0))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_1))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_2))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_3))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_4))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_5))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_6))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_7))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_8))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_9))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_10))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_11))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_12))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_13))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_14))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_15))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_16))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_17))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_18))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_19))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_20))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_21))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_22))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_23))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_24))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_25))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_26))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_27))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_28))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_29))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_30))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_31))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr2_TCK))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_stop_CPU_1))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_dbg_brki_hit_1))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_running_clock_1))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Instr_Insert_Reg_En_1))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_sleep_1))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_1))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_2))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_3))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_4))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_5))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_6))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_7))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_8))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_9))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_10))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_11))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_12))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_13))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_14))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_15))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_16))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_17))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_18))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_19))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_20))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_21))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_22))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_23))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_24))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_25))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_26))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_27))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_28))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_29))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_30))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_31))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_0__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          (portref CLK (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_11))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_11))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift1))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift2))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift3))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift4))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift5))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift6))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift7))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift8))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift9))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift10))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift11))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift12))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift13))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift14))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_27))
          (portref C (instanceref U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_4))
          (portref CLK (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_4))
          )
         )
         (net (rename U0_dlmb_port_BRAM_Din_18_ "U0/dlmb_port_BRAM_Din[18]") (joined
          (portref I5 (instanceref U0_dlmb_DBus_Oring_Res_18_1))
          (portref (member DOB 30) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_4__RAMB16_S4_1))
          )
         )
         (net (rename U0_dlmb_port_BRAM_Din_23_ "U0/dlmb_port_BRAM_Din[23]") (joined
          (portref I5 (instanceref U0_dlmb_DBus_Oring_Res_23_1))
          (portref (member DOB 31) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_5__RAMB16_S4_1))
          )
         )
         (net (rename U0_dlmb_port_BRAM_Din_19_ "U0/dlmb_port_BRAM_Din[19]") (joined
          (portref I5 (instanceref U0_dlmb_DBus_Oring_Res_19_1))
          (portref (member DOB 31) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_4__RAMB16_S4_1))
          )
         )
         (net (rename U0_dlmb_port_BRAM_Din_24_ "U0/dlmb_port_BRAM_Din[24]") (joined
          (portref I4 (instanceref U0_dlmb_DBus_Oring_Res_24_1))
          (portref (member DOB 28) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_6__RAMB16_S4_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6__Shift_Logic_Bit_I_shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[6].Shift_Logic_Bit_I/shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6__Shift_Logic_Bit_I_Shift_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_dlmb_port_BRAM_Din_25_ "U0/dlmb_port_BRAM_Din[25]") (joined
          (portref I5 (instanceref U0_dlmb_DBus_Oring_Res_25_))
          (portref (member DOB 29) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_6__RAMB16_S4_1))
          )
         )
         (net (rename U0_dlmb_port_BRAM_Din_30_ "U0/dlmb_port_BRAM_Din[30]") (joined
          (portref I4 (instanceref U0_dlmb_DBus_Oring_Res_30_1))
          (portref (member DOB 30) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_7__RAMB16_S4_1))
          )
         )
         (net (rename U0_dlmb_port_BRAM_Din_26_ "U0/dlmb_port_BRAM_Din[26]") (joined
          (portref I5 (instanceref U0_dlmb_DBus_Oring_Res_26_))
          (portref (member DOB 30) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_6__RAMB16_S4_1))
          )
         )
         (net (rename U0_dlmb_port_BRAM_Din_31_ "U0/dlmb_port_BRAM_Din[31]") (joined
          (portref I5 (instanceref U0_dlmb_DBus_Oring_tmp_or))
          (portref (member DOB 31) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_7__RAMB16_S4_1))
          )
         )
         (net (rename U0_dlmb_port_BRAM_Din_27_ "U0/dlmb_port_BRAM_Din[27]") (joined
          (portref I4 (instanceref U0_dlmb_DBus_Oring_Res_27_1))
          (portref (member DOB 31) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_6__RAMB16_S4_1))
          )
         )
         (net (rename U0_dlmb_port_BRAM_Din_28_ "U0/dlmb_port_BRAM_Din[28]") (joined
          (portref I5 (instanceref U0_dlmb_DBus_Oring_Res_28_))
          (portref (member DOB 28) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_7__RAMB16_S4_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write_0_ "U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write[0]") (joined
          (portref SPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_0__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20__PC_Bit_I_pc_Sum "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/pc_Sum") (joined
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20__PC_Bit_I_NewPC_Mux))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20__PC_Bit_I_XOR_X))
          )
         )
         (net (rename U0_dlmb_port_BRAM_Din_29_ "U0/dlmb_port_BRAM_Din[29]") (joined
          (portref I4 (instanceref U0_dlmb_DBus_Oring_Res_29_1))
          (portref (member DOB 29) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_7__RAMB16_S4_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write_1_ "U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write[1]") (joined
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_1__BYTESTEER_LUT6))
          (portref SPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12__Shift_Logic_Bit_I_logic_Res_i "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[12].Shift_Logic_Bit_I/logic_Res_i") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12__Shift_Logic_Bit_I_Logic_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_point_hit "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.point_hit") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_Using_FPGA_Dbg_Inhibit_EX_FDRSE))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_Using_FPGA_Stop_CPU_FDRSE))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_Area_Debug_Control_point_hit11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write_2_ "U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write[2]") (joined
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_2__BYTESTEER_LUT6))
          (portref SPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28__Operand_Select_Bit_I_op1_SPR "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/op1_SPR") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28__Operand_Select_Bit_I_Mmux_op1_SPR11))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write_3_ "U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write[3]") (joined
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_3__BYTESTEER_LUT6))
          (portref SPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase") (joined
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10__Operand_Select_Bit_I_Mmux_op2_I121))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24__Operand_Select_Bit_I_Mmux_op2_I11))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25__Operand_Select_Bit_I_Mmux_op2_I11))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29__Operand_Select_Bit_I_Mmux_op2_I11))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30__Operand_Select_Bit_I_Mmux_op2_I11))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31__Operand_Select_Bit_I_Mmux_op2_I11))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28__Operand_Select_Bit_I_Mmux_op2_I11))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27__Operand_Select_Bit_I_Mmux_op2_I11))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26__Operand_Select_Bit_I_Mmux_op2_I11))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4241_o11))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4242_o11))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_Select_I1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_alu_Op_I11))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_intr_or_delay_slot_jump1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_instr_OF_30__GND_12_o_MUX_4234_o11))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_Select1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_alu_Op_I2))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OpSel2_Imm_SW0))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Force_Val2_FDRSE))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_glue_set))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_rstpot1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break_2nd_cycle_rstpot))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_rstpot))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_glue_set))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10__Operand_Select_Bit_I_Mmux_op2_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write_4_ "U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write[4]") (joined
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_4__BYTESTEER_LUT6))
          (portref SPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write_5_ "U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write[5]") (joined
          (portref SPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_5__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write_6_ "U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write[6]") (joined
          (portref SPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_6__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write_7_ "U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write[7]") (joined
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_7__BYTESTEER_LUT6))
          (portref SPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write_8_ "U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write[8]") (joined
          (portref SPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_0__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6__Operand_Select_Bit_I_op1_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/op1_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6__Operand_Select_Bit_I_Op1_DFF))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write_9_ "U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write[9]") (joined
          (portref SPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_1__BYTESTEER_LUT6))
          )
         )
         (net UART_Rx (joined
          (portref I1 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_RX_PWR_128_o_MUX_4828_o11))
          (portref UART_Rx)
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_Select "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_Select") (joined
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Using_Breakable_Pipe_Take_Intr_MUXCY_1))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_Select1))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count_0_ "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.Count[0]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count_0))
          (portref DI (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_0__MUXCY_L_I1))
          (portref I0 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt_0_1_INV_0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mul_Handling_mbar_first "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mul_Handling.mbar_first") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mul_Handling_mbar_first))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_of_PipeRun_Select_LUT4))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_of_PipeRun_without_dready_LUT4))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_ex_Valid_inHibit_EX_MUX_4104_o1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_i_AS_I))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4150_o1_SW0))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_glue_set))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31__Result_Mux_Bit_I_mul_ALU_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[31].Result_Mux_Bit_I/mul_ALU_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26__Result_Mux_Bit_I_mul_ALU_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[26].Result_Mux_Bit_I/mul_ALU_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reset_OR_DriverANDClockEnable3 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Reset_OR_DriverANDClockEnable3") (joined
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_lwx_I))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reset_OR_DriverANDClockEnable31))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_n "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/reset_n") (joined
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_iFetch_MuxCY_2))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_n1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1__Result_Mux_Bit_I_mul_ALU_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[1].Result_Mux_Bit_I/mul_ALU_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_N "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_Step_N") (joined
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_The_First_BreakPoints_MUXCY_Post_rt))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_hit_0_rstpot))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_N))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_N_rstpot))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count_1_ "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.Count[1]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count_1))
          (portref DI (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_1__MUXCY_L_I1))
          (portref I0 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt_1_1_INV_0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_29__Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_ce "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Using_FPGA.MSR_Bits[29].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I_glue_ce") (joined
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_29__Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_set))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_29__Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_ce))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20__Result_Mux_Bit_I_mul_ALU_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[20].Result_Mux_Bit_I/mul_ALU_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15__Result_Mux_Bit_I_mul_ALU_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[15].Result_Mux_Bit_I/mul_ALU_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count_2_ "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.Count[2]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count_2))
          (portref DI (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_2__MUXCY_L_I1))
          (portref I0 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt_2_1_INV_0))
          )
         )
         (net (rename U0_Debug_mdm_0_drck_i "U0/Debug.mdm_0/drck_i") (joined
          (portref I (instanceref U0_Debug_mdm_0_BUFG_DRCK))
          (portref DRCK (instanceref U0_Debug_mdm_0_Use_Spartan6_BSCAN_SPARTAN6_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg_0_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/command_reg[0]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg_0))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_3))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count_3_ "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.Count[3]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count_3))
          (portref DI (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_3__MUXCY_L_I1))
          (portref I0 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt_3_1_INV_0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6__Operand_Select_Bit_I_op2_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/op2_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6__Operand_Select_Bit_I_Op2_DFF))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6__Operand_Select_Bit_I_Mmux_op2_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28__Result_Mux_Bit_I_data_Shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[28].Result_Mux_Bit_I/data_Shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg_1_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/command_reg[1]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg_1))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_4))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_GND_4442_o_MUX_4850_o "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/stop_Bit_Position_GND_4442_o_MUX_4850_o") (joined
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_stop_Bit_Position_GND_4442_o_MUX_4850_o11))
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count_4_ "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.Count[4]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count_4))
          (portref DI (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_4__MUXCY_L_I1))
          (portref I0 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt_4_1_INV_0))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_start_Edge_Detected "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/start_Edge_Detected") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mid_Start_Bit_SRL16_Use_unisim_XIL_SRL16E_I1))
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_start_Edge_Detected))
          (portref I5 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_running_rstpot))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count_5_ "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.Count[5]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count_5))
          (portref DI (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_5__MUXCY_L_I1))
          (portref I0 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt_5_1_INV_0))
          )
         )
         (net (rename U0_iomodule_0_gpo1_write "U0/iomodule_0/gpo1_write") (joined
          (portref CE (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_0))
          (portref CE (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_1))
          (portref CE (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_2))
          (portref CE (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_3))
          (portref CE (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_4))
          (portref CE (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_5))
          (portref CE (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_6))
          (portref CE (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_7))
          (portref CE (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_8))
          (portref CE (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_9))
          (portref CE (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_10))
          (portref CE (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_11))
          (portref CE (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_12))
          (portref CE (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_13))
          (portref CE (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_14))
          (portref CE (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_15))
          (portref O (instanceref U0_iomodule_0_Mmux_gpo1_write11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result_0_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result[0]") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0__Result_Mux_Bit_I_EX_Result_DFF))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count_6_ "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.Count[6]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count_6))
          (portref DI (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_6__MUXCY_L_I1))
          (portref I0 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt_6_1_INV_0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result_1_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result[1]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1__Result_Mux_Bit_I_EX_Result_DFF))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count_7_ "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.Count[7]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count_7))
          (portref DI (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_7__MUXCY_L_I1))
          (portref I0 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt_7_1_INV_0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result_2_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result[2]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2__Result_Mux_Bit_I_EX_Result_DFF))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count_8_ "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.Count[8]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count_8))
          (portref DI (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_8__MUXCY_L_I1))
          (portref I0 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt_8_1_INV_0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result_3_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result[3]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3__Result_Mux_Bit_I_EX_Result_DFF))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result_4_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result[4]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4__Result_Mux_Bit_I_EX_Result_DFF))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result_5_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result[5]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5__Result_Mux_Bit_I_EX_Result_DFF))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1__Operand_Select_Bit_I_op1_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/op1_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1__Operand_Select_Bit_I_Op1_DFF))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result_6_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result[6]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6__Result_Mux_Bit_I_EX_Result_DFF))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF_3__take_Intr_Now_AND_107_o "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF[3]_take_Intr_Now_AND_107_o") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF_3__take_Intr_Now_AND_107_o1))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_Ext_BRK_FDRSE_glue_set "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.Ext_BRK_FDRSE_glue_set") (joined
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_Ext_BRK_FDRSE_glue_set))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_Ext_BRK_FDRSE))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result_7_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result[7]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7__Result_Mux_Bit_I_EX_Result_DFF))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22__ALU_Bit_I1_op2_is_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[22].ALU_Bit_I1/op2_is_1") (joined
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17__ALU_Bit_I1_op2_is_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1/op2_is_1") (joined
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_10_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg[10]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_10))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10__Operand_Select_Bit_I_Mmux_op2_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result_8_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result[8]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8__Result_Mux_Bit_I_EX_Result_DFF))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_0__Used_MuxCY_MUXCY_L_I_rt "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].Used_MuxCY.MUXCY_L_I_rt") (joined
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_0__Used_MuxCY_MUXCY_L_I_rt))
          (portref S (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_0__Used_MuxCY_MUXCY_L_I))
          (portref LI (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_0__XORCY_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_11_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg[11]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_11))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11__Operand_Select_Bit_I_Mmux_op2_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_res_forward1_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.res_forward1_1") (joined
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward1_LUT4))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward1_LUT1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_res_forward1_2 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.res_forward1_2") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward1_LUT4))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward1_LUT2))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result_9_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result[9]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9__Result_Mux_Bit_I_EX_Result_DFF))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_res_forward1_3 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.res_forward1_3") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward1_LUT3))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward1_LUT4))
          )
         )
         (net (rename U0_Debug_mdm_0_shift "U0/Debug.mdm_0/shift") (joined
          (portref SHIFT (instanceref U0_Debug_mdm_0_Use_Spartan6_BSCAN_SPARTAN6_I))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_MDM_SEL_SHIFT_AND_363_o1))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I__n0139_inv1))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_shifting_Data1))
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SEL_SHIFT_AND_374_o1))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_SHIFT_inv1_INV_0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_12_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg[12]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_12))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12__Operand_Select_Bit_I_Mmux_op2_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_13_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg[13]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_13))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13__Operand_Select_Bit_I_Mmux_op2_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1__Operand_Select_Bit_I_op2_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/op2_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1__Operand_Select_Bit_I_Op2_DFF))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1__Operand_Select_Bit_I_Mmux_op2_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_hold_I") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I_rstpot))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PC_Incr1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_14_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg[14]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_14))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14__Operand_Select_Bit_I_Mmux_op2_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_15_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg[15]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_15))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15__Operand_Select_Bit_I_Mmux_op2_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_writing "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/writing") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_writing))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Write_Strobe1))
          (portref I0 (instanceref U0_iomodule_0_LMB_ReadStrobe_LMB_AddrStrobe_AND_392_o_SW0))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Write_Low21))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_dready_Valid1_INV_0))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_Old_MDM_SEL "U0/Debug.mdm_0/MDM_Core_I1/Old_MDM_SEL") (joined
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_7))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_6))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_5))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_4))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_3))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_2))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_0))
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_Old_MDM_SEL11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_select_ALU_Carry "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/select_ALU_Carry") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_select_ALU_Carry))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_New_Carry_MUXCY_rt))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27__Operand_Select_Bit_I_op1_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/op1_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27__Operand_Select_Bit_I_Op1_DFF))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_res_forward2_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.res_forward2_1") (joined
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward2_LUT4))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward2_LUT1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_res_forward2_2 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.res_forward2_2") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward2_LUT4))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward2_LUT2))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_data_is_sent "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/data_is_sent") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_data_is_sent))
          (portref I3 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_buffer_empty_i_glue_rst))
          (portref I1 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits_rstpot))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_res_forward2_3 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.res_forward2_3") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward2_LUT3))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward2_LUT4))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_TX_Buffer_Empty_INV_323_o "U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/TX_Buffer_Empty_INV_323_o") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_3))
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_TX_Buffer_Empty_INV_323_o1_INV_0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper_0_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper[0]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper_0))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0__Shift_Logic_Bit_I_Logic_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1__Shift_Logic_Bit_I_Logic_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2__Shift_Logic_Bit_I_Logic_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3__Shift_Logic_Bit_I_Logic_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4__Shift_Logic_Bit_I_Logic_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5__Shift_Logic_Bit_I_Logic_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6__Shift_Logic_Bit_I_Logic_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7__Shift_Logic_Bit_I_Logic_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8__Shift_Logic_Bit_I_Logic_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9__Shift_Logic_Bit_I_Logic_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10__Shift_Logic_Bit_I_Logic_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11__Shift_Logic_Bit_I_Logic_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12__Shift_Logic_Bit_I_Logic_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13__Shift_Logic_Bit_I_Logic_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14__Shift_Logic_Bit_I_Logic_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15__Shift_Logic_Bit_I_Logic_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16__Shift_Logic_Bit_I_Logic_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17__Shift_Logic_Bit_I_Logic_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18__Shift_Logic_Bit_I_Logic_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19__Shift_Logic_Bit_I_Logic_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20__Shift_Logic_Bit_I_Logic_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21__Shift_Logic_Bit_I_Logic_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22__Shift_Logic_Bit_I_Logic_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23__Shift_Logic_Bit_I_Logic_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24__Shift_Logic_Bit_I_Logic_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25__Shift_Logic_Bit_I_Logic_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26__Shift_Logic_Bit_I_Logic_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27__Shift_Logic_Bit_I_Logic_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28__Shift_Logic_Bit_I_Logic_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29__Shift_Logic_Bit_I_Logic_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30__Shift_Logic_Bit_I_Logic_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31__Shift_Logic_Bit_I_Logic_LUT))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22__PC_Bit_I_xor_Sum "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/xor_Sum") (joined
          (portref LI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22__PC_Bit_I_XOR_X))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22__PC_Bit_I_MUXCY_X))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22__PC_Bit_I_SUM_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8__Operand_Select_Bit_I_op1_Reg "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/op1_Reg") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper_1_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper[1]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper_1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0__Shift_Logic_Bit_I_Logic_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1__Shift_Logic_Bit_I_Logic_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2__Shift_Logic_Bit_I_Logic_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3__Shift_Logic_Bit_I_Logic_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4__Shift_Logic_Bit_I_Logic_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5__Shift_Logic_Bit_I_Logic_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6__Shift_Logic_Bit_I_Logic_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7__Shift_Logic_Bit_I_Logic_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8__Shift_Logic_Bit_I_Logic_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9__Shift_Logic_Bit_I_Logic_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10__Shift_Logic_Bit_I_Logic_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11__Shift_Logic_Bit_I_Logic_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12__Shift_Logic_Bit_I_Logic_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13__Shift_Logic_Bit_I_Logic_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14__Shift_Logic_Bit_I_Logic_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15__Shift_Logic_Bit_I_Logic_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16__Shift_Logic_Bit_I_Logic_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17__Shift_Logic_Bit_I_Logic_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18__Shift_Logic_Bit_I_Logic_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19__Shift_Logic_Bit_I_Logic_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20__Shift_Logic_Bit_I_Logic_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21__Shift_Logic_Bit_I_Logic_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22__Shift_Logic_Bit_I_Logic_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23__Shift_Logic_Bit_I_Logic_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24__Shift_Logic_Bit_I_Logic_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25__Shift_Logic_Bit_I_Logic_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26__Shift_Logic_Bit_I_Logic_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27__Shift_Logic_Bit_I_Logic_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28__Shift_Logic_Bit_I_Logic_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29__Shift_Logic_Bit_I_Logic_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30__Shift_Logic_Bit_I_Logic_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31__Shift_Logic_Bit_I_Logic_LUT))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2__Operand_Select_Bit_I_op1_Reg "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[2].Operand_Select_Bit_I/op1_Reg") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27__Operand_Select_Bit_I_op2_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/op2_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27__Operand_Select_Bit_I_Op2_DFF))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27__Operand_Select_Bit_I_Mmux_op2_I11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_swx_ready "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/swx_ready") (joined
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reset_OR_DriverANDClockEnable31))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_swx_ready))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_s_I11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Test_Equal_i "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Reg_Test_Equal_i") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Reg_Test_Equal_FDSE))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_Reg_Test_Equal_i1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3__ALU_Bit_I1_op2_is_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3].ALU_Bit_I1/op2_is_1") (joined
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data_0_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data[0]") (joined
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data_1_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data[1]") (joined
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data_2_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data[2]") (joined
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data_3_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data[3]") (joined
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data_4_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data[4]") (joined
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data_5_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data[5]") (joined
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_glue_set "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Carry_I_glue_set") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_glue_set))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25__Result_Mux_Bit_I_data_Shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[25].Result_Mux_Bit_I/data_Shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30__Result_Mux_Bit_I_data_Shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[30].Result_Mux_Bit_I/data_Shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data_6_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data[6]") (joined
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data_7_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data[7]") (joined
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17__Operand_Select_Bit_I_op1_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/op1_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17__Operand_Select_Bit_I_Op1_DFF))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22__Operand_Select_Bit_I_op1_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[22].Operand_Select_Bit_I/op1_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22__Operand_Select_Bit_I_Op1_DFF))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data_8_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data[8]") (joined
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/sext[0]") (joined
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0__Shift_Logic_Bit_I_Shift_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15__Shift_Logic_Bit_I_Shift_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14__Shift_Logic_Bit_I_Shift_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13__Shift_Logic_Bit_I_Shift_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12__Shift_Logic_Bit_I_Shift_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9__Shift_Logic_Bit_I_Shift_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8__Shift_Logic_Bit_I_Shift_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7__Shift_Logic_Bit_I_Shift_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6__Shift_Logic_Bit_I_Shift_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11__Shift_Logic_Bit_I_Shift_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5__Shift_Logic_Bit_I_Shift_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4__Shift_Logic_Bit_I_Shift_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3__Shift_Logic_Bit_I_Shift_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2__Shift_Logic_Bit_I_Shift_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1__Shift_Logic_Bit_I_Shift_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10__Shift_Logic_Bit_I_Shift_LUT))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_21))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_lwx_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/is_lwx_I") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_lwx_I))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_lwx_swx_Write_Carry_i1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I__n0922_SW0))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_MSR_Carry1_SW0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_buffer_Full "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/buffer_Full") (joined
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_iFetch_MuxCY_1))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Full_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data_9_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data[9]") (joined
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0__ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_maintain_sign_n "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT6.Last_Bit.maintain_sign_n") (joined
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0__ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_I_ALU_LUT_2))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0__ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_Pre_MUXCY_I))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0__ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_maintain_sign_n1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7__Shift_Logic_Bit_I_logic_Res_i "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[7].Shift_Logic_Bit_I/logic_Res_i") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7__Shift_Logic_Bit_I_Logic_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result_10_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result[10]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10__Result_Mux_Bit_I_EX_Result_DFF))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_dready_Valid "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/dready_Valid") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_I_LUT))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_dready_Valid1_INV_0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_TClk "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_TClk") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_TClk))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29__Result_Mux_Bit_I_data_Shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[29].Result_Mux_Bit_I/data_Shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result_11_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result[11]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11__Result_Mux_Bit_I_EX_Result_DFF))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17__Operand_Select_Bit_I_op2_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/op2_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17__Operand_Select_Bit_I_Op2_DFF))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17__Operand_Select_Bit_I_Mmux_op2_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22__Operand_Select_Bit_I_op2_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[22].Operand_Select_Bit_I/op2_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22__Operand_Select_Bit_I_Op2_DFF))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22__Operand_Select_Bit_I_Mmux_op2_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14__Operand_Select_Bit_I_op1_Reg "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[14].Operand_Select_Bit_I/op1_Reg") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result_12_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result[12]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12__Result_Mux_Bit_I_EX_Result_DFF))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_III") (joined
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Using_Breakable_Pipe_Take_Intr_MUXCY_3))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Using_Breakable_Pipe_OpSel1_SPR_MUXCY_1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Mmux_rst_Values_II31))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_inHibit_EX_MUX_4288_o11))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_IExt_Exception_AND_20_o1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Ok_To_Stop1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4186_o11))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4185_o11))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_instr_OF_3__MUX_4188_o11))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Addr_I_0__instr_OF_6__mux_19_OUT31))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Addr_I_0__instr_OF_6__mux_19_OUT41))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Addr_I_0__instr_OF_6__mux_19_OUT21))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4150_o151))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Imm_Instr1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Set_BIP1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4177_o11))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_force_Val2_n_i11))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Addr_I_0__instr_OF_6__mux_19_OUT51))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4397_o11))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_alu_Op_I11))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4231_o11))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_instr_OF_0__GND_12_o_MUX_4178_o11))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Addr_I_0__instr_OF_6__mux_19_OUT11))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_Result_Sel_0__instr_OF_0__mux_46_OUT11))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_Result_Sel_0__instr_OF_0__mux_46_OUT21))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF_3__take_Intr_Now_AND_107_o1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clr_NM_BRK1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_using_Imm_GND_12_o_MUX_4276_o1))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I__n1053_inv))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I__n0922))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_alu_Op_I2))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4150_o1))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_OpSel1_PC1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_Reg_Test_Equal_i1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_glue_set))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_rstpot1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break_2nd_cycle_rstpot))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_rstpot))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_glue_set))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_quadlet_Read_i_glue_set))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_Read_i_glue_set))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_force1_i11))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_instr_OF_10__MUX_4402_o11))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4396_o11))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_force_Val1_i11))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area__n0345_inv1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_single_step_count_xor_0_11))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4333_o111))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_force2_i11))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_stopping_allowed_Area_Debug_Control_stopping_allowed_OR_225_o1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I__n09271_INV_0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result_13_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result[13]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13__Result_Mux_Bit_I_EX_Result_DFF))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result_14_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result[14]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14__Result_Mux_Bit_I_EX_Result_DFF))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i_0 "U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_0") (joined
          (portref I1 (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i_0_rstpot))
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i_0))
          (portref GPO2_0_)
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Test_Equal_N_i "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Reg_Test_Equal_N_i") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Reg_Test_Equal_N_FDRE))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_Reg_Test_Equal_N_i11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_MSR") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result_20_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result[20]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20__Result_Mux_Bit_I_EX_Result_DFF))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result_15_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result[15]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15__Result_Mux_Bit_I_EX_Result_DFF))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Command_Reg_En "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En") (joined
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg_1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg_0))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Command_Reg_En_0_1))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_0_ "U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector_1[0]") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_0))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result_21_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result[21]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21__Result_Mux_Bit_I_EX_Result_DFF))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result_16_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result[16]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16__Result_Mux_Bit_I_EX_Result_DFF))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_1_ "U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector_1[1]") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_1))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val2_n_i "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/force_Val2_n_i") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_force_Val2_n_i11))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Force_Val2_FDRSE_glue_set))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result_17_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result[17]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17__Result_Mux_Bit_I_EX_Result_DFF))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result_22_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result[22]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22__Result_Mux_Bit_I_EX_Result_DFF))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SEL_SHIFT_AND_374_o "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SEL_SHIFT_AND_374_o") (joined
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_7))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_6))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_5))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_4))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_3))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_2))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_1))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_0))
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SEL_SHIFT_AND_374_o1))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_2_ "U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector_1[2]") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_2))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_2))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result_18_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result[18]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18__Result_Mux_Bit_I_EX_Result_DFF))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result_23_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result[23]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23__Result_Mux_Bit_I_EX_Result_DFF))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_3_ "U0/Debug.mdm_0/MDM_Core_I1/PORT_Selector_1[3]") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_3))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_3))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data_write") (joined
          (portref CE (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_0))
          (portref CE (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_1))
          (portref CE (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_2))
          (portref CE (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_3))
          (portref CE (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_4))
          (portref CE (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_5))
          (portref CE (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_6))
          (portref CE (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_7))
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write))
          (portref I2 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_exists_i_rstpot))
          (portref I0 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_overrun_error_glue_set))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result_19_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result[19]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19__Result_Mux_Bit_I_EX_Result_DFF))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result_24_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result[24]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24__Operand_Select_Bit_I_Mmux_op2_I11))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24__Result_Mux_Bit_I_EX_Result_DFF))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_of_Valid_early "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/of_Valid_early") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_of_valid_FDR_I))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_of_Valid_early1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25__Shift_Logic_Bit_I_shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[25].Shift_Logic_Bit_I/shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25__Shift_Logic_Bit_I_Shift_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30__Shift_Logic_Bit_I_shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[30].Shift_Logic_Bit_I/shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30__Shift_Logic_Bit_I_Shift_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result_25_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result[25]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25__Operand_Select_Bit_I_Mmux_op2_I11))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25__Result_Mux_Bit_I_EX_Result_DFF))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result_30_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result[30]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30__Operand_Select_Bit_I_Mmux_op2_I11))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30__Result_Mux_Bit_I_EX_Result_DFF))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_recycle "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/recycle") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Delay_16_Use_unisim_XIL_SRL16E_I1))
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_recycle1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_pc_Incr "U0/microblaze_I/MicroBlaze_Core_I/Area.pc_Incr") (joined
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29__PC_Bit_I_MUXCY_X))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29__PC_Bit_I_SUM_I))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PC_Incr1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_decode_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_decode_I") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_decode_I))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I__n09431))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_i_AS_I_SW0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result_26_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result[26]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26__Operand_Select_Bit_I_Mmux_op2_I11))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26__Result_Mux_Bit_I_EX_Result_DFF))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result_31_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result[31]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31__Operand_Select_Bit_I_Mmux_op2_I11))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31__Result_Mux_Bit_I_EX_Result_DFF))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17__Shift_Logic_Bit_I_logic_Res_i "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[17].Shift_Logic_Bit_I/logic_Res_i") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17__Shift_Logic_Bit_I_Logic_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22__Shift_Logic_Bit_I_logic_Res_i "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[22].Shift_Logic_Bit_I/logic_Res_i") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22__Shift_Logic_Bit_I_Logic_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result_27_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result[27]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27__Operand_Select_Bit_I_Mmux_op2_I11))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27__Result_Mux_Bit_I_EX_Result_DFF))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_No_Carry_Decoding_control_carry "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.No_Carry_Decoding.control_carry") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_No_Carry_Decoding_alu_carry_select_LUT))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_No_Carry_Decoding_CarryIn_MUXCY))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result_28_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result[28]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28__Operand_Select_Bit_I_Mmux_op2_I11))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28__Result_Mux_Bit_I_EX_Result_DFF))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result_29_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result[29]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29__Operand_Select_Bit_I_Mmux_op2_I11))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29__Result_Mux_Bit_I_EX_Result_DFF))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23__ALU_Bit_I1_op2_is_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/op2_is_1") (joined
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18__ALU_Bit_I1_op2_is_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[18].ALU_Bit_I1/op2_is_1") (joined
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i_10_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i[10]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10__Operand_Select_Bit_I_Op1_DFF))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11__Shift_Logic_Bit_I_Shift_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10__Shift_Logic_Bit_I_Shift_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10__Shift_Logic_Bit_I_Logic_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_TClk "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_Step_TClk") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_TClk))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_2))
          )
         )
         (net (rename U0_iomodule_0_gpo2_write "U0/iomodule_0/gpo2_write") (joined
          (portref O (instanceref U0_iomodule_0_Mmux_gpo2_write11))
          (portref I0 (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i_0_rstpot))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i_11_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i[11]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11__Operand_Select_Bit_I_Op1_DFF))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12__Shift_Logic_Bit_I_Shift_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11__Shift_Logic_Bit_I_Shift_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11__Shift_Logic_Bit_I_Logic_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_Ext_BRK_FDRSE_glue_ce "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.Ext_BRK_FDRSE_glue_ce") (joined
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_Ext_BRK_FDRSE_glue_set))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Ext_BRK_ext_nm_brk_i_OR_90_o1))
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_Ext_BRK_FDRSE))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/register_write") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT331))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT321))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT311))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT301))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT31))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT291))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT281))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT271))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT231))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT23))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT121))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT41))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT51))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT61))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT71))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT81))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT91))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT101))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT111))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT131))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT141))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT151))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT171))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT181))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT161))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT191))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT201))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT211))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT221))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT241))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT251))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT261))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT11))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area__n0338_inv1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i_12_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i[12]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12__Operand_Select_Bit_I_Op1_DFF))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13__Shift_Logic_Bit_I_Shift_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12__Shift_Logic_Bit_I_Shift_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12__Shift_Logic_Bit_I_Logic_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_iomodule_0_LMB_ReadStrobe_LMB_AddrStrobe_AND_392_o "U0/iomodule_0/LMB_ReadStrobe_LMB_AddrStrobe_AND_392_o") (joined
          (portref D (instanceref U0_iomodule_0_lmb_reg_read))
          (portref O (instanceref U0_iomodule_0_LMB_ReadStrobe_LMB_AddrStrobe_AND_392_o))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4231_o "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/GND_12_o_GND_12_o_MUX_4231_o") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Compare_Instr))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4231_o11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i_13_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i[13]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13__Operand_Select_Bit_I_Op1_DFF))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14__Shift_Logic_Bit_I_Shift_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13__Shift_Logic_Bit_I_Shift_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13__Shift_Logic_Bit_I_Logic_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i_14_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i[14]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14__Operand_Select_Bit_I_Op1_DFF))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15__Shift_Logic_Bit_I_Shift_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14__Shift_Logic_Bit_I_Shift_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14__Shift_Logic_Bit_I_Logic_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i_15_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i[15]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15__Operand_Select_Bit_I_Op1_DFF))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16__Shift_Logic_Bit_I_Shift_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15__Shift_Logic_Bit_I_Shift_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15__Shift_Logic_Bit_I_Logic_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i_20_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i[20]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20__Operand_Select_Bit_I_Op1_DFF))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21__Shift_Logic_Bit_I_Shift_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20__Shift_Logic_Bit_I_Shift_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20__Shift_Logic_Bit_I_Logic_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.normal_piperun") (joined
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18__PC_Bit_I_PC_EX_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19__PC_Bit_I_PC_EX_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20__PC_Bit_I_PC_EX_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21__PC_Bit_I_PC_EX_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22__PC_Bit_I_PC_EX_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23__PC_Bit_I_PC_EX_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24__PC_Bit_I_PC_EX_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25__PC_Bit_I_PC_EX_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26__PC_Bit_I_PC_EX_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27__PC_Bit_I_PC_EX_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28__PC_Bit_I_PC_EX_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29__PC_Bit_I_PC_EX_DFF))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Full_32_bit))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_delay_slot_instr))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Full_32_bit_1))
          )
         )
         (net (rename U0_dlmb_cntlr_Sl_Rdy "U0/dlmb_cntlr/Sl_Rdy") (joined
          (portref Q (instanceref U0_dlmb_cntlr_Sl_Rdy))
          (portref I0 (instanceref U0_dlmb_cntlr_Sl_Ready_i1))
          (portref I3 (instanceref U0_dlmb_DBus_Oring_Res_15_1))
          (portref I3 (instanceref U0_dlmb_DBus_Oring_Res_14_1))
          (portref I3 (instanceref U0_dlmb_DBus_Oring_Res_13_1))
          (portref I3 (instanceref U0_dlmb_DBus_Oring_Res_12_1))
          (portref I3 (instanceref U0_dlmb_DBus_Oring_Res_11_1))
          (portref I3 (instanceref U0_dlmb_DBus_Oring_Res_10_1))
          (portref I3 (instanceref U0_dlmb_DBus_Oring_Res_9_1))
          (portref I3 (instanceref U0_dlmb_DBus_Oring_Res_8_1))
          (portref I3 (instanceref U0_dlmb_DBus_Oring_Res_7_1))
          (portref I3 (instanceref U0_dlmb_DBus_Oring_Res_6_1))
          (portref I3 (instanceref U0_dlmb_DBus_Oring_Res_5_1))
          (portref I3 (instanceref U0_dlmb_DBus_Oring_Res_4_1))
          (portref I3 (instanceref U0_dlmb_DBus_Oring_Res_3_1))
          (portref I3 (instanceref U0_dlmb_DBus_Oring_Res_2_1))
          (portref I3 (instanceref U0_dlmb_DBus_Oring_Res_1_1))
          (portref I3 (instanceref U0_dlmb_DBus_Oring_Res_0_1))
          (portref I0 (instanceref U0_dlmb_Ready_ORing_i1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I__n1053_inv_SW0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i_16_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i[16]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16__Operand_Select_Bit_I_Op1_DFF))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend_0_1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16__Shift_Logic_Bit_I_Shift_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16__Shift_Logic_Bit_I_Logic_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17__Shift_Logic_Bit_I_Shift_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_21))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i_21_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i[21]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21__Operand_Select_Bit_I_Op1_DFF))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22__Shift_Logic_Bit_I_Shift_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21__Shift_Logic_Bit_I_Shift_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21__Shift_Logic_Bit_I_Logic_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17__Result_Mux_Bit_I_data_Shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[17].Result_Mux_Bit_I/data_Shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22__Result_Mux_Bit_I_data_Shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[22].Result_Mux_Bit_I/data_Shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_set_BIP_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/set_BIP_I") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_set_BIP_I))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Set_BIP1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I__n1053_inv))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I__n0922_SW0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i_22_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i[22]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22__Operand_Select_Bit_I_Op1_DFF))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23__Shift_Logic_Bit_I_Shift_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22__Shift_Logic_Bit_I_Shift_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22__Shift_Logic_Bit_I_Logic_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i_17_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i[17]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17__Operand_Select_Bit_I_Op1_DFF))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18__Shift_Logic_Bit_I_Shift_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17__Shift_Logic_Bit_I_Shift_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17__Shift_Logic_Bit_I_Logic_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_BIP_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/reset_BIP_I") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_BIP_I))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Mmux_rst_Values_II11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24__Shift_Logic_Bit_I_shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[24].Shift_Logic_Bit_I/shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24__Shift_Logic_Bit_I_Shift_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19__Shift_Logic_Bit_I_shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[19].Shift_Logic_Bit_I/shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19__Shift_Logic_Bit_I_Shift_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_MDM_SEL_SHIFT_AND_363_o "U0/Debug.mdm_0/MDM_Core_I1/MDM_SEL_SHIFT_AND_363_o") (joined
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter_0))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter_1))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter_2))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter_3))
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_MDM_SEL_SHIFT_AND_363_o1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4177_o "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/GND_12_o_GND_12_o_MUX_4177_o") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4177_o11))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_glue_set))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i_23_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i[23]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23__Operand_Select_Bit_I_Op1_DFF))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24__Shift_Logic_Bit_I_Shift_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23__Shift_Logic_Bit_I_Shift_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23__Shift_Logic_Bit_I_Logic_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i_18_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i[18]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18__Operand_Select_Bit_I_Op1_DFF))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19__Shift_Logic_Bit_I_Shift_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18__Shift_Logic_Bit_I_Shift_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18__Shift_Logic_Bit_I_Logic_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i_24_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i[24]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24__Operand_Select_Bit_I_Op1_DFF))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend_0_1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24__Shift_Logic_Bit_I_Shift_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24__Shift_Logic_Bit_I_Logic_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25__Shift_Logic_Bit_I_Shift_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_21))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_111))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Mmux_data_Read_Mask_16_11))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i_19_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i[19]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19__Operand_Select_Bit_I_Op1_DFF))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20__Shift_Logic_Bit_I_Shift_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19__Shift_Logic_Bit_I_Shift_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19__Shift_Logic_Bit_I_Logic_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Reg_PWR_12_o_MUX_4173_o11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_write_Reg_PWR_12_o_MUX_4173_o11") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Reg_PWR_12_o_MUX_4173_o12))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_glue_set))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i_25_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i[25]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25__Operand_Select_Bit_I_Op1_DFF))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26__Shift_Logic_Bit_I_Shift_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25__Shift_Logic_Bit_I_Shift_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25__Shift_Logic_Bit_I_Logic_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_no_sleeping "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/no_sleeping") (joined
          (portref CLR (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Dbg_Wakeup))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_no_sleeping1_INV_0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i_26_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i[26]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26__Operand_Select_Bit_I_Op1_DFF))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27__Shift_Logic_Bit_I_Shift_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26__Shift_Logic_Bit_I_Shift_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26__Shift_Logic_Bit_I_Logic_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_GND_12_o_MUX_4276_o "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/using_Imm_GND_12_o_MUX_4276_o") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_using_Imm_GND_12_o_MUX_4276_o1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_rstpot))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/force1") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Force1_FDRE))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_force_jump1_LUT3))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i_27_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i[27]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27__Operand_Select_Bit_I_Op1_DFF))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28__Shift_Logic_Bit_I_Shift_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27__Shift_Logic_Bit_I_Shift_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27__Shift_Logic_Bit_I_Logic_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force2 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/force2") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Force2_FDRE))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_force_jump2_LUT4))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31__Result_Mux_Bit_I_data_Shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[31].Result_Mux_Bit_I/data_Shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_0_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din[0]") (joined
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_1))
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_0))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_0__SRL16E_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26__Result_Mux_Bit_I_data_Shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[26].Result_Mux_Bit_I/data_Shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23__Result_Mux_Bit_I_mul_ALU_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[23].Result_Mux_Bit_I/mul_ALU_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18__Result_Mux_Bit_I_mul_ALU_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[18].Result_Mux_Bit_I/mul_ALU_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i_28_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i[28]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28__Operand_Select_Bit_I_Op1_DFF))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_28__Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_set))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28__Shift_Logic_Bit_I_Shift_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28__Shift_Logic_Bit_I_Logic_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29__Shift_Logic_Bit_I_Shift_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_1_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din[1]") (joined
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_2))
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_1))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_1__SRL16E_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Full_32_bit_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_1") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Full_32_bit_1))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_20))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12__Result_Mux_Bit_I_mul_ALU_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[12].Result_Mux_Bit_I/mul_ALU_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_2_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din[2]") (joined
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_3))
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_2))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_2__SRL16E_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut_0_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut[0]") (joined
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_0_))
          (portref LI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_xor_0_))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut_0_))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_stop_CPU_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Status_Reg_Handle.stop_CPU_1") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_16))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_stop_CPU_1))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_3_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din[3]") (joined
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_4))
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_3))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_3__SRL16E_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut_1_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut[1]") (joined
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_1_))
          (portref LI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_xor_1_))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut_1_))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_Out "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_Out") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_serial_Data))
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_MUXF6_I))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_4_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din[4]") (joined
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_5))
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_4))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_4__SRL16E_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut_2_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut[2]") (joined
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_2_))
          (portref LI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_xor_2_))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut_2_))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_5_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din[5]") (joined
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_6))
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_5))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_5__SRL16E_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut_3_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut[3]") (joined
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_3_))
          (portref LI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_xor_3_))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut_3_))
          )
         )
         (net (rename U0_dlmb_cntlr_lmb_as "U0/dlmb_cntlr/lmb_as") (joined
          (portref Q (instanceref U0_dlmb_cntlr_lmb_as))
          (portref I1 (instanceref U0_dlmb_cntlr_Sl_Ready_i1))
          (portref I4 (instanceref U0_dlmb_DBus_Oring_Res_15_1))
          (portref I4 (instanceref U0_dlmb_DBus_Oring_Res_14_1))
          (portref I4 (instanceref U0_dlmb_DBus_Oring_Res_13_1))
          (portref I4 (instanceref U0_dlmb_DBus_Oring_Res_12_1))
          (portref I4 (instanceref U0_dlmb_DBus_Oring_Res_11_1))
          (portref I4 (instanceref U0_dlmb_DBus_Oring_Res_10_1))
          (portref I4 (instanceref U0_dlmb_DBus_Oring_Res_9_1))
          (portref I4 (instanceref U0_dlmb_DBus_Oring_Res_8_1))
          (portref I4 (instanceref U0_dlmb_DBus_Oring_Res_7_1))
          (portref I4 (instanceref U0_dlmb_DBus_Oring_Res_6_1))
          (portref I4 (instanceref U0_dlmb_DBus_Oring_Res_5_1))
          (portref I4 (instanceref U0_dlmb_DBus_Oring_Res_4_1))
          (portref I4 (instanceref U0_dlmb_DBus_Oring_Res_3_1))
          (portref I4 (instanceref U0_dlmb_DBus_Oring_Res_2_1))
          (portref I4 (instanceref U0_dlmb_DBus_Oring_Res_1_1))
          (portref I4 (instanceref U0_dlmb_DBus_Oring_Res_0_1))
          (portref I1 (instanceref U0_dlmb_Ready_ORing_i1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I__n1053_inv_SW0))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_6_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din[6]") (joined
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_7))
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_6))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_6__SRL16E_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut_4_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut[4]") (joined
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_4_))
          (portref LI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_xor_4_))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut_4_))
          )
         )
         (net (rename U0_dlmb_cntlr_lmb_select "U0/dlmb_cntlr/lmb_select") (joined
          (portref D (instanceref U0_dlmb_cntlr_Sl_Rdy))
          (portref O (instanceref U0_dlmb_cntlr_lmb_mux_I_one_lmb_pselect_mask_lmb_CS_0_1_INV_0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd") (joined
          (portref CLR (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_TClk))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd1))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_7_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din[7]") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_7))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_7__SRL16E_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut_5_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut[5]") (joined
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_5_))
          (portref LI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_xor_5_))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut_5_))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23__Shift_Logic_Bit_I_shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[23].Shift_Logic_Bit_I/shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23__Shift_Logic_Bit_I_Shift_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18__Shift_Logic_Bit_I_shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[18].Shift_Logic_Bit_I/shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18__Shift_Logic_Bit_I_Shift_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Carry "U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Carry") (joined
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0__ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_MUXCY_I))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_New_Carry_MUXCY))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut_6_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut[6]") (joined
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_6_))
          (portref LI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_xor_6_))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut_6_))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9__Shift_Logic_Bit_I_shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[9].Shift_Logic_Bit_I/shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9__Shift_Logic_Bit_I_Shift_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut_7_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut[7]") (joined
          (portref LI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_xor_7_))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut_7_))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4185_o "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/GND_12_o_GND_12_o_MUX_4185_o") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4185_o11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21__PC_Bit_I_xor_Sum "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/xor_Sum") (joined
          (portref LI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21__PC_Bit_I_XOR_X))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21__PC_Bit_I_MUXCY_X))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21__PC_Bit_I_SUM_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4__Operand_Select_Bit_I_op1_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[4].Operand_Select_Bit_I/op1_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4__Operand_Select_Bit_I_Op1_DFF))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4186_o "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/GND_12_o_GND_12_o_MUX_4186_o") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_i))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4186_o11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4241_o "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/GND_12_o_GND_12_o_MUX_4241_o") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext8))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4241_o11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_10_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain[10]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_9))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_9))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_10))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_Read_inv "U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status_Read_inv") (joined
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_0))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_3))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_5))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_6))
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_Read_inv1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_11_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain[11]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_10))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_10))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_12_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain[12]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_11))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_11))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_12))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_quadlet_Read_i "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/quadlet_Read_i") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_quadlet_Read_i))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend_0_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_13_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain[13]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_12))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_12))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_13))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel_0_ "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel[0]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel_0))
          (portref I0 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Mmux_h_Cnt_0_11_INV_0))
          (portref I2 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_data_is_sent_rstpot))
          (portref I2 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_MUXF6_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4__Operand_Select_Bit_I_op2_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[4].Operand_Select_Bit_I/op2_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4__Operand_Select_Bit_I_Op2_DFF))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4__Operand_Select_Bit_I_Mmux_op2_I1))
          )
         )
         (net (rename U0_iomodule_0_lmb_reg_read_Q "U0/iomodule_0/lmb_reg_read_Q") (joined
          (portref Q (instanceref U0_iomodule_0_lmb_reg_read_Q))
          (portref I0 (instanceref U0_iomodule_0_Sl_Ready1))
          (portref I0 (instanceref U0_dlmb_DBus_Oring_Res_23_1))
          (portref I0 (instanceref U0_dlmb_DBus_Oring_Res_22_1))
          (portref I0 (instanceref U0_dlmb_DBus_Oring_Res_21_1))
          (portref I0 (instanceref U0_dlmb_DBus_Oring_Res_20_1))
          (portref I0 (instanceref U0_dlmb_DBus_Oring_Res_19_1))
          (portref I0 (instanceref U0_dlmb_DBus_Oring_Res_18_1))
          (portref I0 (instanceref U0_dlmb_DBus_Oring_Res_17_1))
          (portref I0 (instanceref U0_dlmb_DBus_Oring_Res_16_1))
          (portref I1 (instanceref U0_dlmb_DBus_Oring_Res_15_1))
          (portref I1 (instanceref U0_dlmb_DBus_Oring_Res_14_1))
          (portref I1 (instanceref U0_dlmb_DBus_Oring_Res_13_1))
          (portref I1 (instanceref U0_dlmb_DBus_Oring_Res_12_1))
          (portref I1 (instanceref U0_dlmb_DBus_Oring_Res_11_1))
          (portref I1 (instanceref U0_dlmb_DBus_Oring_Res_10_1))
          (portref I1 (instanceref U0_dlmb_DBus_Oring_Res_9_1))
          (portref I1 (instanceref U0_dlmb_DBus_Oring_Res_8_1))
          (portref I1 (instanceref U0_dlmb_DBus_Oring_Res_7_1))
          (portref I1 (instanceref U0_dlmb_DBus_Oring_Res_6_1))
          (portref I1 (instanceref U0_dlmb_DBus_Oring_Res_5_1))
          (portref I1 (instanceref U0_dlmb_DBus_Oring_Res_4_1))
          (portref I1 (instanceref U0_dlmb_DBus_Oring_Res_3_1))
          (portref I1 (instanceref U0_dlmb_DBus_Oring_Res_2_1))
          (portref I1 (instanceref U0_dlmb_DBus_Oring_Res_1_1))
          (portref I1 (instanceref U0_dlmb_DBus_Oring_Res_0_1))
          (portref I2 (instanceref U0_dlmb_Ready_ORing_i1))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I__n1053_inv_SW0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_14_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain[14]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_13))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_13))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_14))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel_1_ "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel[1]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel_1))
          (portref DI (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Counter_1__Used_MuxCY_MUXCY_L_I))
          (portref I0 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Mmux_h_Cnt_1_11_INV_0))
          (portref I2 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_MUX_F5_1))
          (portref I3 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_data_is_sent_rstpot))
          (portref I2 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_MUX_F5_2))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4242_o "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/GND_12_o_GND_12_o_MUX_4242_o") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext16))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4242_o11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5__Operand_Select_Bit_I_op1_Reg "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[5].Operand_Select_Bit_I/op1_Reg") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_20_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain[20]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_19))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_19))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_20))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_15_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain[15]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_14))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_14))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_15))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27__PC_Bit_I_pc_Sum "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[27].PC_Bit_I/pc_Sum") (joined
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27__PC_Bit_I_NewPC_Mux))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27__PC_Bit_I_XOR_X))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel_2_ "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel[2]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel_2))
          (portref DI (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Counter_2__Used_MuxCY_MUXCY_L_I))
          (portref I0 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Mmux_mux_4511))
          (portref I0 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Mmux_mux_2311))
          (portref I0 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Mmux_mux_0111))
          (portref I0 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Mmux_mux_6711))
          (portref I4 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_data_is_sent_rstpot))
          (portref I0 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Mmux_h_Cnt_2_11_INV_0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Test_Equal "U0/microblaze_I/MicroBlaze_Core_I/Area.reg_Test_Equal") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Reg_Test_Equal_FDSE))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Part_Of_Zero_Carry_Start_rt))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_21_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain[21]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_20))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_20))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_21))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_16_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain[16]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_15))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_15))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_16))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8__Shift_Logic_Bit_I_shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[8].Shift_Logic_Bit_I/shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8__Shift_Logic_Bit_I_Shift_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_22_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain[22]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_21))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_0))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_21))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_22))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_17_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain[17]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_16))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_16))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_17))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Run_tx_Start_AND_430_o "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_Run_tx_Start_AND_430_o") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_TX))
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Run_tx_Start_AND_430_o1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_23_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain[23]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_TClk))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_22))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_22))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_23))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_18_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain[18]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_17))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_17))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_18))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8__Result_Mux_Bit_I_data_Shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[8].Result_Mux_Bit_I/data_Shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_rx_Data_0_ "U0/Debug.mdm_0/MDM_Core_I1/rx_Data[0]") (joined
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_24__PLBv46_rdBus_FDRE))
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_0__SRL16E_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_24_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain[24]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_continue_from_brk_TClk))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_23))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_23))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_24))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_19_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain[19]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_18))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_18))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_19))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_rx_Data_1_ "U0/Debug.mdm_0/MDM_Core_I1/rx_Data[1]") (joined
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_25__PLBv46_rdBus_FDRE))
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_1__SRL16E_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_30_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain[30]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg_0))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_29))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_8))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_29))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_30))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_25_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain[25]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_24))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_24))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_25))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18__Result_Mux_Bit_I_data_Shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[18].Result_Mux_Bit_I/data_Shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23__Result_Mux_Bit_I_data_Shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[23].Result_Mux_Bit_I/data_Shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_rx_Data_2_ "U0/Debug.mdm_0/MDM_Core_I1/rx_Data[2]") (joined
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_26__PLBv46_rdBus_FDRE))
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_2__SRL16E_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_31_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain[31]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Dbg_Wakeup))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg_1))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_30))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_30))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_31))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_26_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain[26]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_25))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_4))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_25))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_26))
          )
         )
         (net (rename U0_filter_reset_reset_vec_2__filter_reset_reset_vec_1__OR_2_o "U0/filter_reset.reset_vec[2]_filter_reset.reset_vec[1]_OR_2_o") (joined
          (portref D (instanceref U0_LMB_Rst))
          (portref O (instanceref U0_filter_reset_reset_vec_2__filter_reset_reset_vec_1__OR_2_o1))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_rx_Data_3_ "U0/Debug.mdm_0/MDM_Core_I1/rx_Data[3]") (joined
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_27__PLBv46_rdBus_FDRE))
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_3__SRL16E_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_27_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain[27]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_26))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_5))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_26))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_27))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_1 "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_1") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_2))
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_1))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_rx_Data_4_ "U0/Debug.mdm_0/MDM_Core_I1/rx_Data[4]") (joined
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_28__PLBv46_rdBus_FDRE))
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_4__SRL16E_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_28_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain[28]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_TClk))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_27))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_27))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_28))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_rx_Data_5_ "U0/Debug.mdm_0/MDM_Core_I1/rx_Data[5]") (joined
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_29__PLBv46_rdBus_FDRE))
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_5__SRL16E_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_29_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain[29]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_TClk))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_28))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_28))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_29))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_New_Carry_MUXCY_rt "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.New_Carry_MUXCY_rt") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_New_Carry_MUXCY_rt))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_New_Carry_MUXCY))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_rx_Data_6_ "U0/Debug.mdm_0/MDM_Core_I1/rx_Data[6]") (joined
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_30__PLBv46_rdBus_FDRE))
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_6__SRL16E_I))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_running "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/running") (joined
          (portref I2 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_start_Edge_Detected_GND_4442_o_MUX_4833_o11))
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_running))
          (portref I1 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_running_rstpot))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_rx_Data_7_ "U0/Debug.mdm_0/MDM_Core_I1/rx_Data[7]") (joined
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_31__PLBv46_rdBus_FDRE))
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_7__SRL16E_I))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_intc_cipr_0_ "U0/iomodule_0/IOModule_Core_I1/intc_cipr[0]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_0__fdr_i))
          (portref I0 (instanceref U0_dlmb_DBus_Oring_tmp_or_SW0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25__PC_Bit_I_xor_Sum "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/xor_Sum") (joined
          (portref LI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25__PC_Bit_I_XOR_X))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25__PC_Bit_I_MUXCY_X))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25__PC_Bit_I_SUM_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i_10_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i[10]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10__Operand_Select_Bit_I_Op2_DFF))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10__Shift_Logic_Bit_I_Logic_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28__PC_Bit_I_pc_Sum "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/pc_Sum") (joined
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28__PC_Bit_I_NewPC_Mux))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28__PC_Bit_I_XOR_X))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_intc_cipr_1_ "U0/iomodule_0/IOModule_Core_I1/intc_cipr[1]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_1__fdr_i))
          (portref I2 (instanceref U0_dlmb_DBus_Oring_Res_30_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26__Operand_Select_Bit_I_op1_Reg "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I/op1_Reg") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31__Operand_Select_Bit_I_op1_Reg "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/op1_Reg") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i_11_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i[11]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11__Operand_Select_Bit_I_Op2_DFF))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11__Shift_Logic_Bit_I_Logic_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25__Operand_Select_Bit_I_op1_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/op1_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25__Operand_Select_Bit_I_Op1_DFF))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30__Operand_Select_Bit_I_op1_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/op1_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30__Operand_Select_Bit_I_Op1_DFF))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_intc_cipr_2_ "U0/iomodule_0/IOModule_Core_I1/intc_cipr[2]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_2__fdr_i))
          (portref I2 (instanceref U0_dlmb_DBus_Oring_Res_29_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i_12_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i[12]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12__Operand_Select_Bit_I_Op2_DFF))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12__Shift_Logic_Bit_I_Logic_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_intc_cipr_3_ "U0/iomodule_0/IOModule_Core_I1/intc_cipr[3]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_3__fdr_i))
          (portref I0 (instanceref U0_dlmb_DBus_Oring_Res_28__SW0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i_13_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i[13]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13__Operand_Select_Bit_I_Op2_DFF))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13__Shift_Logic_Bit_I_Logic_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16__ALU_Bit_I1_op2_is_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[16].ALU_Bit_I1/op2_is_1") (joined
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21__ALU_Bit_I1_op2_is_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1/op2_is_1") (joined
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_intc_cipr_4_ "U0/iomodule_0/IOModule_Core_I1/intc_cipr[4]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_4__fdr_i))
          (portref I2 (instanceref U0_dlmb_DBus_Oring_Res_27_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_swx_ready_rstpot "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/swx_ready_rstpot") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_swx_ready))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_swx_ready_rstpot))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29__Shift_Logic_Bit_I_logic_Res_i "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[29].Shift_Logic_Bit_I/logic_Res_i") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29__Shift_Logic_Bit_I_Logic_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i_14_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i[14]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14__Operand_Select_Bit_I_Op2_DFF))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14__Shift_Logic_Bit_I_Logic_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_intc_cipr_5_ "U0/iomodule_0/IOModule_Core_I1/intc_cipr[5]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_5__fdr_i))
          (portref I0 (instanceref U0_dlmb_DBus_Oring_Res_26__SW0))
          )
         )
         (net (rename U0_dlmb_LMB_ReadDBus_0_ "U0/dlmb_LMB_ReadDBus[0]") (joined
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O (instanceref U0_dlmb_DBus_Oring_Res_0_1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_7__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i_15_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i[15]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15__Operand_Select_Bit_I_Op2_DFF))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15__Shift_Logic_Bit_I_Logic_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i_20_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i[20]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20__Operand_Select_Bit_I_Op2_DFF))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20__Shift_Logic_Bit_I_Logic_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_intc_cipr_6_ "U0/iomodule_0/IOModule_Core_I1/intc_cipr[6]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_6__fdr_i))
          (portref I0 (instanceref U0_dlmb_DBus_Oring_Res_25__SW0))
          )
         )
         (net (rename U0_dlmb_LMB_ReadDBus_1_ "U0/dlmb_LMB_ReadDBus[1]") (joined
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O (instanceref U0_dlmb_DBus_Oring_Res_1_1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_6__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i_16_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i[16]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16__Operand_Select_Bit_I_Op2_DFF))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16__Shift_Logic_Bit_I_Logic_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i_21_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i[21]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21__Operand_Select_Bit_I_Op2_DFF))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21__Shift_Logic_Bit_I_Logic_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25__Operand_Select_Bit_I_op2_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/op2_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25__Operand_Select_Bit_I_Op2_DFF))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25__Operand_Select_Bit_I_Mmux_op2_I11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30__Operand_Select_Bit_I_op2_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/op2_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30__Operand_Select_Bit_I_Op2_DFF))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30__Operand_Select_Bit_I_Mmux_op2_I11))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_intc_cipr_7_ "U0/iomodule_0/IOModule_Core_I1/intc_cipr[7]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_7__fdr_i))
          (portref I2 (instanceref U0_dlmb_DBus_Oring_Res_24_1))
          )
         )
         (net (rename U0_dlmb_LMB_ReadDBus_2_ "U0/dlmb_LMB_ReadDBus[2]") (joined
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O (instanceref U0_dlmb_DBus_Oring_Res_2_1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_5__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2__Shift_Logic_Bit_I_logic_Res_i "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[2].Shift_Logic_Bit_I/logic_Res_i") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2__Shift_Logic_Bit_I_Logic_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i_22_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i[22]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22__Operand_Select_Bit_I_Op2_DFF))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22__Shift_Logic_Bit_I_Logic_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i_17_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i[17]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17__Operand_Select_Bit_I_Op2_DFF))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17__Shift_Logic_Bit_I_Logic_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_intc_cipr_8_ "U0/iomodule_0/IOModule_Core_I1/intc_cipr[8]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_8__fdr_i))
          (portref I2 (instanceref U0_dlmb_DBus_Oring_Res_23_1))
          )
         )
         (net (rename U0_dlmb_LMB_ReadDBus_3_ "U0/dlmb_LMB_ReadDBus[3]") (joined
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O (instanceref U0_dlmb_DBus_Oring_Res_3_1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_4__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i_23_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i[23]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23__Operand_Select_Bit_I_Op2_DFF))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23__Shift_Logic_Bit_I_Logic_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0__data_rd_reg_0__mux_35_OUT_10_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT[10]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_22))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT23))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i_18_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i[18]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18__Operand_Select_Bit_I_Op2_DFF))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18__Shift_Logic_Bit_I_Logic_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_intc_cipr_9_ "U0/iomodule_0/IOModule_Core_I1/intc_cipr[9]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_9__fdr_i))
          (portref I2 (instanceref U0_dlmb_DBus_Oring_Res_22_1))
          )
         )
         (net (rename U0_dlmb_LMB_ReadDBus_4_ "U0/dlmb_LMB_ReadDBus[4]") (joined
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O (instanceref U0_dlmb_DBus_Oring_Res_4_1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_3__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i_24_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i[24]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24__Operand_Select_Bit_I_Op2_DFF))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24__Shift_Logic_Bit_I_Logic_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0__data_rd_reg_0__mux_35_OUT_11_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT[11]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_21))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT31))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i_19_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i[19]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19__Operand_Select_Bit_I_Op2_DFF))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19__Shift_Logic_Bit_I_Logic_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_dlmb_LMB_ReadDBus_5_ "U0/dlmb_LMB_ReadDBus[5]") (joined
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O (instanceref U0_dlmb_DBus_Oring_Res_5_1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_2__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i_30_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i[30]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30__Operand_Select_Bit_I_Op2_DFF))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30__Shift_Logic_Bit_I_Logic_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_low_addr_i_INST))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_byte_selects_i_INST))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0__data_rd_reg_0__mux_35_OUT_12_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT[12]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_20))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT41))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i_25_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i[25]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25__Operand_Select_Bit_I_Op2_DFF))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25__Shift_Logic_Bit_I_Logic_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_dlmb_LMB_ReadDBus_6_ "U0/dlmb_LMB_ReadDBus[6]") (joined
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O (instanceref U0_dlmb_DBus_Oring_Res_6_1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_1__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i_31_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i[31]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31__Operand_Select_Bit_I_Op2_DFF))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31__Shift_Logic_Bit_I_Logic_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_low_addr_i_INST))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_byte_selects_i_INST))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0__data_rd_reg_0__mux_35_OUT_13_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT[13]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_19))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT51))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i_26_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i[26]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26__Operand_Select_Bit_I_Op2_DFF))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26__Shift_Logic_Bit_I_Logic_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_dlmb_LMB_ReadDBus_7_ "U0/dlmb_LMB_ReadDBus[7]") (joined
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O (instanceref U0_dlmb_DBus_Oring_Res_7_1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_0__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i_27_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i[27]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27__Operand_Select_Bit_I_Op2_DFF))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27__Shift_Logic_Bit_I_Logic_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0__data_rd_reg_0__mux_35_OUT_14_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT[14]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_18))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT61))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg_write_I") (joined
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Mmux_reg_write_I11))
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref WE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          )
         )
         (net (rename U0_dlmb_LMB_ReadDBus_8_ "U0/dlmb_LMB_ReadDBus[8]") (joined
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O (instanceref U0_dlmb_DBus_Oring_Res_8_1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_7__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i_28_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i[28]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28__Operand_Select_Bit_I_Op2_DFF))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28__Shift_Logic_Bit_I_Logic_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0__data_rd_reg_0__mux_35_OUT_20_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT[20]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_12))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT131))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0__data_rd_reg_0__mux_35_OUT_15_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT[15]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_17))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT71))
          )
         )
         (net (rename U0_dlmb_LMB_ReadDBus_9_ "U0/dlmb_LMB_ReadDBus[9]") (joined
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O (instanceref U0_dlmb_DBus_Oring_Res_9_1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_6__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_buffer_empty_i "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_buffer_empty_i") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_buffer_empty_i))
          (portref I0 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_buffer_empty_i_glue_rst))
          (portref I3 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Start_rstpot))
          (portref I0 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_TX_Buffer_Empty_INV_323_o1_INV_0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op_0_ "U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op[0]") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_ALU_OP0_FDRE))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0__ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_I_ALU_LUT_V5))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0__ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_I_ALU_LUT_2))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0__ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_MULT_AND_I))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15__Operand_Select_Bit_I_op1_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/op1_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15__Operand_Select_Bit_I_Op1_DFF))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20__Operand_Select_Bit_I_op1_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[20].Operand_Select_Bit_I/op1_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20__Operand_Select_Bit_I_Op1_DFF))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i_29_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i[29]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29__Operand_Select_Bit_I_Op2_DFF))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29__Shift_Logic_Bit_I_Logic_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0__data_rd_reg_0__mux_35_OUT_21_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT[21]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_11))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT141))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0__data_rd_reg_0__mux_35_OUT_16_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT[16]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_16))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT81))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2__ALU_Bit_I1_op2_is_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2].ALU_Bit_I1/op2_is_1") (joined
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op_1_ "U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op[1]") (joined
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_ALU_OP1_FDRE))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0__ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_I_ALU_LUT_V5))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0__data_rd_reg_0__mux_35_OUT_17_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT[17]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_15))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT91))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0__data_rd_reg_0__mux_35_OUT_22_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT[22]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_10))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT151))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_hit_0_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/dbg_hit[0]") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_hit_0_rstpot))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_hit_0))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_dbg_hit_1_0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14__Shift_Logic_Bit_I_logic_Res_i "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[14].Shift_Logic_Bit_I/logic_Res_i") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14__Shift_Logic_Bit_I_Logic_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0__data_rd_reg_0__mux_35_OUT_18_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT[18]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_14))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT101))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0__data_rd_reg_0__mux_35_OUT_23_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT[23]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_9))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT161))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_inHibit_EX_MUX_4288_o "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/GND_12_o_inHibit_EX_MUX_4288_o") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_d_AS_I))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_inHibit_EX_MUX_4288_o11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0__data_rd_reg_0__mux_35_OUT_24_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT[24]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_8))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT171))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0__data_rd_reg_0__mux_35_OUT_19_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT[19]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_13))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT111))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5__Result_Mux_Bit_I_data_Shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[5].Result_Mux_Bit_I/data_Shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_start_Edge_Detected_GND_4442_o_MUX_4833_o "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/start_Edge_Detected_GND_4442_o_MUX_4833_o") (joined
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_start_Edge_Detected_GND_4442_o_MUX_4833_o11))
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_start_Edge_Detected))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_I") (joined
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Using_Breakable_Pipe_Take_Intr_MUXCY_1))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Using_Breakable_Pipe_Take_Intr_MUXCY_2))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0__data_rd_reg_0__mux_35_OUT_30_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT[30]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_2))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT241))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0__data_rd_reg_0__mux_35_OUT_25_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT[25]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_7))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT181))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26__Operand_Select_Bit_I_op1_SPR "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I/op1_SPR") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26__Operand_Select_Bit_I_Mmux_op1_SPR11))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Part_Of_Zero_Carry_Start_rt "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.Part_Of_Zero_Carry_Start_rt") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Part_Of_Zero_Carry_Start_rt))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Part_Of_Zero_Carry_Start))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20__Operand_Select_Bit_I_op2_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[20].Operand_Select_Bit_I/op2_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20__Operand_Select_Bit_I_Op2_DFF))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20__Operand_Select_Bit_I_Mmux_op2_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15__Operand_Select_Bit_I_op2_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/op2_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15__Operand_Select_Bit_I_Op2_DFF))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15__Operand_Select_Bit_I_Mmux_op2_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29__PC_Bit_I_xor_Sum "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/xor_Sum") (joined
          (portref LI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29__PC_Bit_I_XOR_X))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29__PC_Bit_I_MUXCY_X))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29__PC_Bit_I_SUM_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0__data_rd_reg_0__mux_35_OUT_26_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT[26]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_6))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT191))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0__data_rd_reg_0__mux_35_OUT_31_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT[31]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_1))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT251))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15__Result_Mux_Bit_I_data_Shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[15].Result_Mux_Bit_I/data_Shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20__Result_Mux_Bit_I_data_Shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[20].Result_Mux_Bit_I/data_Shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0__data_rd_reg_0__mux_35_OUT_27_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT[27]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_5))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT201))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0__data_rd_reg_0__mux_35_OUT_32_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT[32]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT261))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0__data_rd_reg_0__mux_35_OUT_28_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT[28]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_4))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT211))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0__data_rd_reg_0__mux_35_OUT_29_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]_data_rd_reg[0]_mux_35_OUT[29]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_3))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT221))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_0_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1[0]") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_0))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_0))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_1_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1[1]") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_1))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9__Result_Mux_Bit_I_data_Shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[9].Result_Mux_Bit_I/data_Shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_2_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1[2]") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_2))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_2))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_pc_write_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.pc_write_I") (joined
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18__PC_Bit_I_Set_DFF_PC_IF_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19__PC_Bit_I_Set_DFF_PC_IF_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20__PC_Bit_I_Set_DFF_PC_IF_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21__PC_Bit_I_Set_DFF_PC_IF_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22__PC_Bit_I_Set_DFF_PC_IF_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23__PC_Bit_I_Set_DFF_PC_IF_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24__PC_Bit_I_Set_DFF_PC_IF_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25__PC_Bit_I_Set_DFF_PC_IF_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26__PC_Bit_I_Set_DFF_PC_IF_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27__PC_Bit_I_Set_DFF_PC_IF_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28__PC_Bit_I_Set_DFF_PC_IF_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29__PC_Bit_I_Set_DFF_PC_IF_DFF))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PC_Write1))
          )

           (property USELOWSKEWLINES (boolean (true)))
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_3_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1[3]") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_3))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_3))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19__Result_Mux_Bit_I_data_Shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[19].Result_Mux_Bit_I/data_Shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24__Result_Mux_Bit_I_data_Shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[24].Result_Mux_Bit_I/data_Shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read_10_ "U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read[10]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_10__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_10__I_MUX_LUT6))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_4__local_sel_n "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].local_sel_n") (joined
          (portref CLR (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_FDC_I))
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_4__LUT_Delay))
          )

           (property NOMERGE (boolean (true)))
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_4_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1[4]") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_4))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_4))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5__Result_Mux_Bit_I_mul_ALU_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[5].Result_Mux_Bit_I/mul_ALU_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10__Operand_Select_Bit_I_op1_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/op1_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10__Operand_Select_Bit_I_Op1_DFF))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read_11_ "U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read[11]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_11__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_11__I_MUX_LUT6))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_5_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1[5]") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_5))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_5))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_PWR_128_o_MUX_4828_o "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_PWR_128_o_MUX_4828_o") (joined
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_RX_PWR_128_o_MUX_4828_o11))
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read_12_ "U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read[12]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_12__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_12__I_MUX_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_PC_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_PC_1") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_PC_1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area__n0338_inv1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg_clear_glue_set))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_6_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1[6]") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_6))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read_13_ "U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read[13]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_13__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_13__I_MUX_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_SRL16_MC15_1_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/SRL16_MC15[1]") (joined
          (portref Q15 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_1__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_0__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_7_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1[7]") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_7))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_7))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read_14_ "U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read[14]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_14__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_14__I_MUX_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_SRL16_MC15_2_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/SRL16_MC15[2]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_1__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          (portref Q15 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_2__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read_20_ "U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read[20]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_20__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_4__I_MUX_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read_15_ "U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read[15]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_15__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_15__I_MUX_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21__PC_Bit_I_pc_Sum "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/pc_Sum") (joined
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21__PC_Bit_I_NewPC_Mux))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21__PC_Bit_I_XOR_X))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_SRL16_MC15_3_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/SRL16_MC15[3]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_2__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          (portref Q15 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_3__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10__Operand_Select_Bit_I_op2_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/op2_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10__Operand_Select_Bit_I_Op2_DFF))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10__Operand_Select_Bit_I_Mmux_op2_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read_21_ "U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read[21]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_21__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_5__I_MUX_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read_16_ "U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read[16]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_16__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_0__I_MUX_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_SRL16_MC15_4_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/SRL16_MC15[4]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_3__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          (portref Q15 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_4__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read_17_ "U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read[17]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_17__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_1__I_MUX_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read_22_ "U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read[22]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_22__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_6__I_MUX_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_SRL16_MC15_5_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/SRL16_MC15[5]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_4__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          (portref Q15 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_5__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read_18_ "U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read[18]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_18__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_2__I_MUX_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read_23_ "U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read[23]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_23__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_7__I_MUX_LUT6))
          )
         )
         (net (rename U0_dlmb_M_ABus_0_ "U0/dlmb_M_ABus[0]") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0__ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_XOR_I))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I2 (instanceref U0_iomodule_0_LMB_WriteStrobe_LMB_AddrStrobe_AND_394_o1))
          (portref I1 (instanceref U0_dlmb_cntlr_lmb_we_3__3_1))
          (portref I1 (instanceref U0_dlmb_cntlr_lmb_we_2__2_1))
          (portref I1 (instanceref U0_dlmb_cntlr_lmb_we_1__1_1))
          (portref I1 (instanceref U0_dlmb_cntlr_lmb_we_0__0_1))
          (portref I0 (instanceref U0_iomodule_0_LMB_ReadStrobe_LMB_AddrStrobe_AND_392_o))
          (portref I0 (instanceref U0_dlmb_cntlr_lmb_mux_I_one_lmb_pselect_mask_lmb_CS_0_1_INV_0))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_0_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[0]") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_0))
          (portref A0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_Config_SRL16E_SRL16E_1))
          (portref A0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_Config_SRL16E_SRL16E_2))
          (portref A0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_ID_SRL16E_SRL16E_ID_1))
          (portref A0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_ID_SRL16E_SRL16E_ID_2))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mcount_shift_Count_xor_4_11))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mcount_shift_Count_xor_3_11))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mcount_shift_Count_xor_2_11))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mcount_shift_Count_xor_1_11))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mcount_shift_Count_xor_0_11_INV_0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_sleep_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Status_Reg_Handle.sleep_1") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_27))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_sleep_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_SRL16_MC15_6_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/SRL16_MC15[6]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_5__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          (portref Q15 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_6__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read_19_ "U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read[19]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_19__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_3__I_MUX_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read_24_ "U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read[24]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_24__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_8__I_MUX_LUT6))
          )
         )
         (net (rename U0_dlmb_M_ABus_1_ "U0/dlmb_M_ABus[1]") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I1 (instanceref U0_iomodule_0_LMB_WriteStrobe_LMB_AddrStrobe_AND_394_o1))
          (portref I3 (instanceref U0_iomodule_0_LMB_ReadStrobe_LMB_AddrStrobe_AND_392_o))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_1_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[1]") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_1))
          (portref A1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_Config_SRL16E_SRL16E_1))
          (portref A1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_Config_SRL16E_SRL16E_2))
          (portref A1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_ID_SRL16E_SRL16E_ID_1))
          (portref A1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_ID_SRL16E_SRL16E_ID_2))
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mcount_shift_Count_xor_4_11))
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mcount_shift_Count_xor_3_11))
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mcount_shift_Count_xor_2_11))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mcount_shift_Count_xor_1_11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data_10_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data[10]") (joined
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_SRL16_MC15_7_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/SRL16_MC15[7]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_6__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          (portref Q15 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_7__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read_25_ "U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read[25]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_25__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_9__I_MUX_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read_30_ "U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read[30]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_30__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_14__I_MUX_LUT6))
          )
         )
         (net (rename U0_dlmb_M_ABus_2_ "U0/dlmb_M_ABus[2]") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2__Result_Mux_Bit_I_Mul_ALU_Mux))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_2_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[2]") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_2))
          (portref A2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_Config_SRL16E_SRL16E_1))
          (portref A2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_Config_SRL16E_SRL16E_2))
          (portref A2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_ID_SRL16E_SRL16E_ID_1))
          (portref A2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_ID_SRL16E_SRL16E_ID_2))
          (portref I3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mcount_shift_Count_xor_4_11))
          (portref I3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mcount_shift_Count_xor_3_11))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mcount_shift_Count_xor_2_11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data_11_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data[11]") (joined
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/sext<0>1") (joined
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16__Shift_Logic_Bit_I_Shift_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17__Shift_Logic_Bit_I_Shift_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18__Shift_Logic_Bit_I_Shift_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19__Shift_Logic_Bit_I_Shift_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23__Shift_Logic_Bit_I_Shift_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22__Shift_Logic_Bit_I_Shift_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21__Shift_Logic_Bit_I_Shift_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20__Shift_Logic_Bit_I_Shift_LUT))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_111))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read_26_ "U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read[26]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_26__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_10__I_MUX_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read_31_ "U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read[31]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_31__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_15__I_MUX_LUT6))
          )
         )
         (net (rename U0_dlmb_M_ABus_3_ "U0/dlmb_M_ABus[3]") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3__Result_Mux_Bit_I_Mul_ALU_Mux))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_3_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[3]") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_3))
          (portref A3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_Config_SRL16E_SRL16E_1))
          (portref A3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_Config_SRL16E_SRL16E_2))
          (portref A3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_ID_SRL16E_SRL16E_ID_1))
          (portref A3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_ID_SRL16E_SRL16E_ID_2))
          (portref I4 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mcount_shift_Count_xor_4_11))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mcount_shift_Count_xor_3_11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data_12_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data[12]") (joined
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read_27_ "U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read[27]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_27__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_11__I_MUX_LUT6))
          )
         )
         (net (rename U0_dlmb_M_ABus_4_ "U0/dlmb_M_ABus[4]") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4__Result_Mux_Bit_I_Mul_ALU_Mux))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_4_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[4]") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_4))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mcount_shift_Count_xor_4_11))
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i15))
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i16))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data_13_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data[13]") (joined
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_0__instr_OF_6__mux_19_OUT_0_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I[0]_instr_OF[6]_mux_19_OUT[0]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_4))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Addr_I_0__instr_OF_6__mux_19_OUT11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/byte_i") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_WD_1_GEN4_LOOP_2__BYTESTEER_LUT6))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_WD_1_GEN4_LOOP_0__BYTESTEER_LUT6))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_BE_BYTE_2_3_I))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_ADDR_LOW_ADDR_OUT_LUT6))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_WriteSel_WRITE_MSB_SEL_I))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_ReadSel_READ_SEL_I))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_WD_1_GEN4_LOOP_1__BYTESTEER_LUT6))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_BE_BYTE_0_1_I))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_WD_1_GEN4_LOOP_3__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read_28_ "U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read[28]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_28__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_12__I_MUX_LUT6))
          )
         )
         (net (rename U0_dlmb_M_ABus_5_ "U0/dlmb_M_ABus[5]") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5__Result_Mux_Bit_I_Mul_ALU_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_reset_Buffer_Addr "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/reset_Buffer_Addr") (joined
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_1__FDS_I))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_2__FDS_I))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_3__FDS_I))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_of_valid_FDR_I))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_reset_Buffer_Addr1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data_14_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data[14]") (joined
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_0__instr_OF_6__mux_19_OUT_1_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I[0]_instr_OF[6]_mux_19_OUT[1]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_3))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Addr_I_0__instr_OF_6__mux_19_OUT21))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read_29_ "U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read[29]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_29__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_13__I_MUX_LUT6))
          )
         )
         (net (rename U0_dlmb_M_ABus_6_ "U0/dlmb_M_ABus[6]") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6__Result_Mux_Bit_I_Mul_ALU_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data_15_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data[15]") (joined
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data_20_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data[20]") (joined
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_0__instr_OF_6__mux_19_OUT_2_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I[0]_instr_OF[6]_mux_19_OUT[2]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_2))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Addr_I_0__instr_OF_6__mux_19_OUT31))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry_II "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/correct_Carry_II") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_ALU_Carry_FDRE))
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Intr_Carry_MUXCY))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10__Operand_Select_Bit_I_Mmux_op2_I12 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/Mmux_op2_I12") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10__Operand_Select_Bit_I_Mmux_op2_I121))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16__Operand_Select_Bit_I_Mmux_op2_I1))
          )
         )
         (net (rename U0_dlmb_M_ABus_7_ "U0/dlmb_M_ABus[7]") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7__Result_Mux_Bit_I_Mul_ALU_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data_16_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data[16]") (joined
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data_21_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data[21]") (joined
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_0__instr_OF_6__mux_19_OUT_3_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I[0]_instr_OF[6]_mux_19_OUT[3]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_1))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Addr_I_0__instr_OF_6__mux_19_OUT41))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_NM_Break "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_NM_Break") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_NM_Break))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clr_NM_BRK1))
          )
         )
         (net (rename U0_dlmb_M_ABus_8_ "U0/dlmb_M_ABus[8]") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8__Result_Mux_Bit_I_Mul_ALU_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_1_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain[1]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_0))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data_17_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data[17]") (joined
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data_22_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data[22]") (joined
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_0__instr_OF_6__mux_19_OUT_4_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I[0]_instr_OF[6]_mux_19_OUT[4]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_0))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Addr_I_0__instr_OF_6__mux_19_OUT51))
          )
         )
         (net (rename U0_dlmb_M_ABus_9_ "U0/dlmb_M_ABus[9]") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9__Result_Mux_Bit_I_Mul_ALU_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_2_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain[2]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_1))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_1))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_2))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data_18_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data[18]") (joined
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data_23_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data[23]") (joined
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_3_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain[3]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_2))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_2))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_3))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data_19_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data[19]") (joined
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data_24_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data[24]") (joined
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sleep_i_rstpot "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/sleep_i_rstpot") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sleep_i))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sleep_i_rstpot))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_4_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain[4]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_3))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_3))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_4))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data_25_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data[25]") (joined
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data_30_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data[30]") (joined
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12__Result_Mux_Bit_I_data_Shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[12].Result_Mux_Bit_I/data_Shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_5_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain[5]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_4))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_4))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data_26_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data[26]") (joined
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data_31_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data[31]") (joined
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          )
         )
         (net (rename U0_dlmb_M_AddrStrobe "U0/dlmb_M_AddrStrobe") (joined
          (portref D (instanceref U0_dlmb_cntlr_lmb_as))
          (portref I3 (instanceref U0_iomodule_0_LMB_WriteStrobe_LMB_AddrStrobe_AND_394_o1))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_D_AS1))
          (portref I2 (instanceref U0_iomodule_0_LMB_ReadStrobe_LMB_AddrStrobe_AND_392_o))
          (portref ENB (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_7__RAMB16_S4_1))
          (portref ENB (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_6__RAMB16_S4_1))
          (portref ENB (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_5__RAMB16_S4_1))
          (portref ENB (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_4__RAMB16_S4_1))
          (portref ENB (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_3__RAMB16_S4_1))
          (portref ENB (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_2__RAMB16_S4_1))
          (portref ENB (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_1__RAMB16_S4_1))
          (portref ENB (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_0__RAMB16_S4_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_6_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain[6]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_5))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_5))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data_27_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data[27]") (joined
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27__Shift_Logic_Bit_I_shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[27].Shift_Logic_Bit_I/shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27__Shift_Logic_Bit_I_Shift_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_7_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain[7]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_6))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_6))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_7))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data_28_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data[28]") (joined
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_glue_ce "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/nonvalid_IFetch_n_glue_ce") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_glue_ce))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_glue_rst))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_8_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain[8]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_7))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_7))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_8))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data_29_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data[29]") (joined
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1 "U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward1") (joined
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward1_LUT4))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_9_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain[9]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_8))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_8))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_9))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2 "U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward2") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward2_LUT4))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24__Operand_Select_Bit_I_Mmux_op2_I11))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25__Operand_Select_Bit_I_Mmux_op2_I11))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29__Operand_Select_Bit_I_Mmux_op2_I11))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30__Operand_Select_Bit_I_Mmux_op2_I11))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31__Operand_Select_Bit_I_Mmux_op2_I11))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28__Operand_Select_Bit_I_Mmux_op2_I11))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27__Operand_Select_Bit_I_Mmux_op2_I11))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26__Operand_Select_Bit_I_Mmux_op2_I11))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0__Operand_Select_Bit_I_Mmux_op2_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6__Result_Mux_Bit_I_data_Shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[6].Result_Mux_Bit_I/data_Shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_10_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.tdo_config_word1[10]") (joined
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_71))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_3_Use_unisim_MB_SRL16E_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_11_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.tdo_config_word1[11]") (joined
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_71))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_4_Use_unisim_MB_SRL16E_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16__Result_Mux_Bit_I_data_Shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[16].Result_Mux_Bit_I/data_Shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21__Result_Mux_Bit_I_data_Shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[21].Result_Mux_Bit_I/data_Shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_28__Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_set "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Using_FPGA.MSR_Bits[28].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I_glue_set") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_28__Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_28__Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_set))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_step_count_0_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[0]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_step_count_0))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_single_step_count_xor_1_11))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_step_rstpot))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_N_rstpot))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_14_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.tdo_config_word1[14]") (joined
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_8))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_7_Use_unisim_MB_SRL16E_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_step_count_1_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[1]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_step_count_1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_single_step_count_xor_1_11))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_step_rstpot))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_N_rstpot))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_single_step_count_xor_0_11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_15_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.tdo_config_word1[15]") (joined
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_8))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_8_Use_unisim_MB_SRL16E_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Select_Logic") (joined
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13__Shift_Logic_Bit_I_Shift_Logic_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14__Shift_Logic_Bit_I_Shift_Logic_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5__Shift_Logic_Bit_I_Shift_Logic_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21__Shift_Logic_Bit_I_Shift_Logic_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17__Shift_Logic_Bit_I_Shift_Logic_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23__Shift_Logic_Bit_I_Shift_Logic_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9__Shift_Logic_Bit_I_Shift_Logic_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25__Shift_Logic_Bit_I_Shift_Logic_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10__Shift_Logic_Bit_I_Shift_Logic_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11__Shift_Logic_Bit_I_Shift_Logic_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31__Shift_Logic_Bit_I_Shift_Logic_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27__Shift_Logic_Bit_I_Shift_Logic_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28__Shift_Logic_Bit_I_Shift_Logic_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29__Shift_Logic_Bit_I_Shift_Logic_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6__Shift_Logic_Bit_I_Shift_Logic_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20__Shift_Logic_Bit_I_Shift_Logic_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24__Shift_Logic_Bit_I_Shift_Logic_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22__Shift_Logic_Bit_I_Shift_Logic_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12__Shift_Logic_Bit_I_Shift_Logic_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0__Shift_Logic_Bit_I_Shift_Logic_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7__Shift_Logic_Bit_I_Shift_Logic_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16__Shift_Logic_Bit_I_Shift_Logic_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1__Shift_Logic_Bit_I_Shift_Logic_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18__Shift_Logic_Bit_I_Shift_Logic_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19__Shift_Logic_Bit_I_Shift_Logic_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30__Shift_Logic_Bit_I_Shift_Logic_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2__Shift_Logic_Bit_I_Shift_Logic_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3__Shift_Logic_Bit_I_Shift_Logic_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15__Shift_Logic_Bit_I_Shift_Logic_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8__Shift_Logic_Bit_I_Shift_Logic_Mux))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26__Shift_Logic_Bit_I_Shift_Logic_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_of_brki_hit_dbg_brki_hit_OR_231_o "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/of_brki_hit_dbg_brki_hit_OR_231_o") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_brki_hit))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_of_brki_hit_dbg_brki_hit_OR_231_o1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9__Shift_Logic_Bit_I_logic_Res_i "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[9].Shift_Logic_Bit_I/logic_Res_i") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9__Shift_Logic_Bit_I_Logic_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_0_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr[0]") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_0__FDRE_I))
          (portref A0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_0__SRL16E_I))
          (portref A0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_1__SRL16E_I))
          (portref A0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_2__SRL16E_I))
          (portref A0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_3__SRL16E_I))
          (portref A0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_4__SRL16E_I))
          (portref A0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_5__SRL16E_I))
          (portref A0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_6__SRL16E_I))
          (portref A0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_7__SRL16E_I))
          (portref DI (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_0__Used_MuxCY_MUXCY_L_I))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT4))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_0__Used_MuxCY_MUXCY_L_I_rt))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr_0_ "U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr[0]") (joined
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_6__Select_92_o_SW0))
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward1_LUT1))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_11__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x1821))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_6__Select_85_o_SW0))
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_addr_cy_1_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/addr_cy[1]") (joined
          (portref LO (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_0__Used_MuxCY_MUXCY_L_I))
          (portref CI (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_1__Used_MuxCY_MUXCY_L_I))
          (portref CI (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_1__XORCY_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26__Shift_Logic_Bit_I_shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[26].Shift_Logic_Bit_I/shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26__Shift_Logic_Bit_I_Shift_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31__Shift_Logic_Bit_I_shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[31].Shift_Logic_Bit_I/shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31__Shift_Logic_Bit_I_Shift_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_1_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr[1]") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_1__FDRE_I))
          (portref A1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_0__SRL16E_I))
          (portref A1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_1__SRL16E_I))
          (portref A1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_2__SRL16E_I))
          (portref A1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_3__SRL16E_I))
          (portref A1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_4__SRL16E_I))
          (portref A1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_5__SRL16E_I))
          (portref A1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_6__SRL16E_I))
          (portref A1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_7__SRL16E_I))
          (portref DI (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_1__Used_MuxCY_MUXCY_L_I))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT4_SW0))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_1__Used_MuxCY_MUXCY_L_I_rt))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr_1_ "U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr[1]") (joined
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_alu_Op_II11))
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward1_LUT1))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_12__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_alu_Op_II21))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x1821))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_alu_Op_I2_SW0))
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_addr_cy_2_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/addr_cy[2]") (joined
          (portref LO (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_1__Used_MuxCY_MUXCY_L_I))
          (portref CI (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_2__Used_MuxCY_MUXCY_L_I))
          (portref CI (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_2__XORCY_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_byte_selects_0_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/byte_selects[0]") (joined
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_byte_selects_i_INST))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_ReadSel_READ_SEL_I))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_BE_BYTE_2_3_I))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_BE_BYTE_0_1_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29__Operand_Select_Bit_I_op1_Reg "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/op1_Reg") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_2_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr[2]") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_2__FDRE_I))
          (portref A2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_0__SRL16E_I))
          (portref A2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_1__SRL16E_I))
          (portref A2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_2__SRL16E_I))
          (portref A2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_3__SRL16E_I))
          (portref A2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_4__SRL16E_I))
          (portref A2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_5__SRL16E_I))
          (portref A2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_6__SRL16E_I))
          (portref A2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_7__SRL16E_I))
          (portref DI (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_2__Used_MuxCY_MUXCY_L_I))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT4_SW0))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_2__Used_MuxCY_MUXCY_L_I_rt))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr_2_ "U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr[2]") (joined
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Reg_PWR_12_o_MUX_4173_o12))
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward1_LUT2))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_13__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x1821))
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_addr_cy_3_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/addr_cy[3]") (joined
          (portref LO (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_2__Used_MuxCY_MUXCY_L_I))
          (portref CI (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_3__XORCY_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_byte_selects_1_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/byte_selects[1]") (joined
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_byte_selects_i_INST))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_ReadSel_READ_SEL_I))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_BE_BYTE_2_3_I))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_BE_BYTE_0_1_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23__Operand_Select_Bit_I_op1_Reg "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/op1_Reg") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_3_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr[3]") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_3__FDRE_I))
          (portref A3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_0__SRL16E_I))
          (portref A3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_1__SRL16E_I))
          (portref A3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_2__SRL16E_I))
          (portref A3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_3__SRL16E_I))
          (portref A3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_4__SRL16E_I))
          (portref A3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_5__SRL16E_I))
          (portref A3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_6__SRL16E_I))
          (portref A3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_7__SRL16E_I))
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT4_SW0))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_3__XORCY_I_rt))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18__Operand_Select_Bit_I_op1_Reg "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I/op1_Reg") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_instr_OF_3__MUX_4188_o "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/GND_12_o_instr_OF[3]_MUX_4188_o") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_writing))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_instr_OF_3__MUX_4188_o11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr_3_ "U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr[3]") (joined
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4150_o151))
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward1_LUT2))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_14__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12__Operand_Select_Bit_I_op1_Reg "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/op1_Reg") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr_4_ "U0/microblaze_I/MicroBlaze_Core_I/Area.reg1_Addr[4]") (joined
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_15__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward1_LUT3))
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_delay "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/reset_delay") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_delay))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Mmux_reg_write_I11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_II_0_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/alu_Op_II[0]") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_I_correct_Carry_Select))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_MULT_AND_I))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_alu_Op_I11))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_alu_Op_II11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0__ALU_Bit_I1_op2_is_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1/op2_is_1") (joined
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0__ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_MULT_AND_I))
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0__ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_MUXCY_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/nonvalid_IFetch_n") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_clean_iReady_MuxCY_rt))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_glue_ce))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_rstpot))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_glue_rst))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_II_1_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/alu_Op_II[1]") (joined
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_I_correct_Carry_Select))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_MULT_AND_I))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_alu_Op_II21))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_sync_reset "U0/microblaze_I/MicroBlaze_Core_I/sync_reset") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_sync_reset))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_15))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_14))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_13))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_12))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_11))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_10))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_9))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_8))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_7))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_6))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_5))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_4))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_3))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_2))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_1))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_0))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16__Operand_Select_Bit_I_Op1_DFF))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17__Operand_Select_Bit_I_Op1_DFF))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18__Operand_Select_Bit_I_Op1_DFF))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19__Operand_Select_Bit_I_Op1_DFF))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20__Operand_Select_Bit_I_Op1_DFF))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21__Operand_Select_Bit_I_Op1_DFF))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22__Operand_Select_Bit_I_Op1_DFF))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23__Operand_Select_Bit_I_Op1_DFF))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1__Operand_Select_Bit_I_Op1_DFF))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2__Operand_Select_Bit_I_Op1_DFF))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3__Operand_Select_Bit_I_Op1_DFF))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4__Operand_Select_Bit_I_Op1_DFF))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5__Operand_Select_Bit_I_Op1_DFF))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6__Operand_Select_Bit_I_Op1_DFF))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7__Operand_Select_Bit_I_Op1_DFF))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8__Operand_Select_Bit_I_Op1_DFF))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9__Operand_Select_Bit_I_Op1_DFF))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10__Operand_Select_Bit_I_Op1_DFF))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11__Operand_Select_Bit_I_Op1_DFF))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12__Operand_Select_Bit_I_Op1_DFF))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13__Operand_Select_Bit_I_Op1_DFF))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14__Operand_Select_Bit_I_Op1_DFF))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15__Operand_Select_Bit_I_Op1_DFF))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24__Operand_Select_Bit_I_Op1_DFF))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25__Operand_Select_Bit_I_Op1_DFF))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29__Operand_Select_Bit_I_Op1_DFF))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30__Operand_Select_Bit_I_Op1_DFF))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31__Operand_Select_Bit_I_Op1_DFF))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28__Operand_Select_Bit_I_Op1_DFF))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27__Operand_Select_Bit_I_Op1_DFF))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26__Operand_Select_Bit_I_Op1_DFF))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0__Operand_Select_Bit_I_Op1_DFF))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18__PC_Bit_I_Set_DFF_PC_IF_DFF))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19__PC_Bit_I_Set_DFF_PC_IF_DFF))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20__PC_Bit_I_Set_DFF_PC_IF_DFF))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21__PC_Bit_I_Set_DFF_PC_IF_DFF))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22__PC_Bit_I_Set_DFF_PC_IF_DFF))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23__PC_Bit_I_Set_DFF_PC_IF_DFF))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24__PC_Bit_I_Set_DFF_PC_IF_DFF))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25__PC_Bit_I_Set_DFF_PC_IF_DFF))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26__PC_Bit_I_Set_DFF_PC_IF_DFF))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27__PC_Bit_I_Set_DFF_PC_IF_DFF))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28__PC_Bit_I_Set_DFF_PC_IF_DFF))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29__PC_Bit_I_Set_DFF_PC_IF_DFF))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_delay))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_d_AS_I))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_NM_Break))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mul_Handling_mbar_first))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_EX_First_Cycle))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_i))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_decode_I))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump2_I))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_i))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_set_BIP_I))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Dbg_Clean_Stop))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext8))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext16))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_select_ALU_Carry))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_FPU_Cond_1))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_FPU_Cond_0))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_is_sleep))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper_1))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper_0))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_writing))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Unsigned_Op))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Shift_Carry_In))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_enable_Interrupts_I))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_4))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_3))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_2))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_1))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_0))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel_1))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel_0))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Compare_Instr))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_BIP_I))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_ALU_OP0_FDRE))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_ALU_OP1_FDRE))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_ALU_Carry_FDRE))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_normal_stop_cmd_hold))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_force_stop_cmd_hold))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_wb_read_imm_reg_1_i))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_brki_hit))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Full_32_bit))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_delay_slot_instr))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_new_dbg_instr_shifting_CLK))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_PC_1))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_dbg_exec))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Full_32_bit_1))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_6))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_5))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_4))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_3))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_2))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_11))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_0))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1_6))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1_5))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1_4))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1_3))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1_2))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1_1))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1_0))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_32))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_31))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_30))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_29))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_28))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_27))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_26))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_25))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_24))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_23))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_22))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_21))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_20))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_19))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_18))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_17))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_16))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_15))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_14))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_13))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_12))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_11))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_10))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_9))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_8))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_7))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_6))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_5))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_4))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_3))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_2))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_1))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_step_count_1))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_step_count_0))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Mmux_rst_Values_II11))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Mmux_rst_Values_II31))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reset_OR_DriverANDClockEnable31))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_n1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_reset_Buffer_Addr1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_single_Step_CPU_11))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_single_Step_CPU_21))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_single_Step_CPU11))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_quadlet_Read_i))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_Read_i))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_sleep))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg_clear))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break_2nd_cycle))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_hit_0))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_step))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_N))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_17))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_rstpot1))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_glue_rst))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Valid_Instr_rstpot))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_active_wakeup_rstpot))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_rstpot))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_PC_rstpot))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_rstpot))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_continue_from_brk_rstpot))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_cmd_rstpot))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd_i_rstpot))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd_i_rstpot))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Mmux_rst_Values_II21))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sleep_i_rstpot))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_swx_ready_rstpot))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_without_dbg "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/load_Store_without_dbg") (joined
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_of_PipeRun_Select_LUT4))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_of_PipeRun_without_dready_LUT4))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_without_dbg1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_rstpot "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_MSR_rstpot") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_rstpot))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24__Shift_Logic_Bit_I_logic_Res_i "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[24].Shift_Logic_Bit_I/logic_Res_i") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24__Shift_Logic_Bit_I_Logic_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19__Shift_Logic_Bit_I_logic_Res_i "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[19].Shift_Logic_Bit_I/logic_Res_i") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19__Shift_Logic_Bit_I_Logic_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count1") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_xor_1_))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count2 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count2") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_xor_2_))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_2))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count3 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count3") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_xor_3_))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_3))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_reg_neg "U0/microblaze_I/MicroBlaze_Core_I/Area.reg_neg") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_force_jump1_LUT3))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_force_di1_LUT3))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_5_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count4 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count4") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_xor_4_))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_4))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count5 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count5") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_xor_5_))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_I_S "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Reg_I_S") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_I_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward1_LUT4))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward2_LUT4))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count6") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_xor_6_))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count7 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count7") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_xor_7_))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_7))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_dbg_hit_1_0_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Status_Reg_Handle.dbg_hit_1[0]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_0))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_dbg_hit_1_0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_jump "U0/microblaze_I/MicroBlaze_Core_I/Area.jump") (joined
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18__PC_Bit_I_NewPC_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19__PC_Bit_I_NewPC_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20__PC_Bit_I_NewPC_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21__PC_Bit_I_NewPC_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22__PC_Bit_I_NewPC_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23__PC_Bit_I_NewPC_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24__PC_Bit_I_NewPC_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25__PC_Bit_I_NewPC_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26__PC_Bit_I_NewPC_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27__PC_Bit_I_NewPC_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28__PC_Bit_I_NewPC_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29__PC_Bit_I_NewPC_Mux))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_iFetch_MuxCY_1))
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_MUXCY_JUMP_CARRY3))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_inHibit_EX_MUX_4288_o11))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_IExt_Exception_AND_20_o1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Ok_To_Stop1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_intr_or_delay_slot_jump1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PC_Write1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_branch_with_delay_i1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_reset_Buffer_Addr1))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_using_Imm_GND_12_o_MUX_4276_o1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_ex_Valid_inHibit_EX_MUX_4104_o1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4150_o1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_glue_ce))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Force_Val2_FDRSE_glue_set))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_glue_ce))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_glue_rst))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Valid_Instr_rstpot))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area__n0345_inv1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_single_step_count_xor_0_11))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_6__Select_92_o))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch_glue_set))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_stopping_allowed_Area_Debug_Control_stopping_allowed_OR_225_o1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3__Result_Mux_Bit_I_data_Shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[3].Result_Mux_Bit_I/data_Shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_microblaze_I_local_sig_3700_ "U0/microblaze_I/local_sig[3700]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3__Result_Mux_Bit_I_EX_Result_DFF))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT221))
          )
         )
         (net (rename U0_microblaze_I_local_sig_3701_ "U0/microblaze_I/local_sig[3701]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4__Result_Mux_Bit_I_EX_Result_DFF))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT211))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_1__local_sel_n "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[1].local_sel_n") (joined
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_2__LUT_Delay))
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_1__LUT_Delay))
          )

           (property NOMERGE (boolean (true)))
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13__Result_Mux_Bit_I_data_Shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[13].Result_Mux_Bit_I/data_Shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_microblaze_I_local_sig_3702_ "U0/microblaze_I/local_sig[3702]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5__Result_Mux_Bit_I_EX_Result_DFF))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT201))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Valid_Reg "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Valid_Reg") (joined
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_I_LUT))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Valid_Reg1))
          )
         )
         (net (rename U0_microblaze_I_local_sig_3703_ "U0/microblaze_I/local_sig[3703]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6__Result_Mux_Bit_I_EX_Result_DFF))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT191))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB_0_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/sel_Write_Mux_MSB[0]") (joined
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_2__BYTESTEER_LUT6))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_4__BYTESTEER_LUT6))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_0__BYTESTEER_LUT6))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_3__BYTESTEER_LUT6))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_WriteSel_WRITE_MSB_SEL_I))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_7__BYTESTEER_LUT6))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_1__BYTESTEER_LUT6))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_5__BYTESTEER_LUT6))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_6__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29__Operand_Select_Bit_I_op1_SPR "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/op1_SPR") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29__Operand_Select_Bit_I_Mmux_op1_SPR11))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_local_sig_3704_ "U0/microblaze_I/local_sig[3704]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7__Result_Mux_Bit_I_EX_Result_DFF))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT181))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg[0]") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0))
          (portref I3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT71))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd_i "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_i") (joined
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_pc_brk_insert))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd_i))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_stopping_allowed_Area_Debug_Control_stopping_allowed_OR_223_o1))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_stopping_allowed1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_Area_Debug_Control_point_hit11))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_stopping_allowed_Area_Debug_Control_stopping_allowed_OR_225_o1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB_1_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/sel_Write_Mux_MSB[1]") (joined
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_2__BYTESTEER_LUT6))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_4__BYTESTEER_LUT6))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_0__BYTESTEER_LUT6))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_3__BYTESTEER_LUT6))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_WriteSel_WRITE_MSB_SEL_I))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_7__BYTESTEER_LUT6))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_1__BYTESTEER_LUT6))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_5__BYTESTEER_LUT6))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_6__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/force_Val1") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Force_Val1_FDRE))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_force_di1_LUT3))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_1_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg[1]") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_1))
          (portref I3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT61))
          )
         )
         (net (rename U0_microblaze_I_local_sig_3710_ "U0/microblaze_I/local_sig[3710]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13__Result_Mux_Bit_I_EX_Result_DFF))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT111))
          )
         )
         (net (rename U0_microblaze_I_local_sig_3705_ "U0/microblaze_I/local_sig[3705]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8__Result_Mux_Bit_I_EX_Result_DFF))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT171))
          )
         )
         (net (rename U0_microblaze_I_local_sig_3706_ "U0/microblaze_I/local_sig[3706]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9__Result_Mux_Bit_I_EX_Result_DFF))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT161))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_2_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg[2]") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_2))
          (portref I3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT51))
          )
         )
         (net (rename U0_microblaze_I_local_sig_3711_ "U0/microblaze_I/local_sig[3711]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14__Result_Mux_Bit_I_EX_Result_DFF))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT101))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7__Result_Mux_Bit_I_data_Shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[7].Result_Mux_Bit_I/data_Shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I_rstpot "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_hold_I_rstpot") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I_rstpot))
          )
         )
         (net (rename U0_microblaze_I_local_sig_3712_ "U0/microblaze_I/local_sig[3712]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15__Result_Mux_Bit_I_EX_Result_DFF))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT91))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_3_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg[3]") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_3))
          (portref I5 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT4))
          )
         )
         (net (rename U0_microblaze_I_local_sig_3707_ "U0/microblaze_I/local_sig[3707]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10__Result_Mux_Bit_I_EX_Result_DFF))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT151))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Dbg_Wakeup "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Wakeup") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Dbg_Wakeup))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_active_wakeup_rstpot))
          )
         )
         (net (rename U0_microblaze_I_local_sig_3713_ "U0/microblaze_I/local_sig[3713]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16__Result_Mux_Bit_I_EX_Result_DFF))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT81))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_4_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg[4]") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_4))
          (portref I3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT31))
          )
         )
         (net (rename U0_microblaze_I_local_sig_3708_ "U0/microblaze_I/local_sig[3708]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11__Result_Mux_Bit_I_EX_Result_DFF))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT141))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_3__local_sel_n "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[3].local_sel_n") (joined
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_4__LUT_Delay))
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_3__LUT_Delay))
          )

           (property NOMERGE (boolean (true)))
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0__ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_alu_AddSub_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT6.Last_Bit.alu_AddSub_1") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0__ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_I_ALU_LUT_V5))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0__ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_I_ALU_LUT_2))
          )
         )
         (net (rename U0_microblaze_I_local_sig_3709_ "U0/microblaze_I/local_sig[3709]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12__Result_Mux_Bit_I_EX_Result_DFF))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT131))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_5_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg[5]") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_5))
          (portref I5 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT2))
          )
         )
         (net (rename U0_microblaze_I_local_sig_3714_ "U0/microblaze_I/local_sig[3714]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17__Result_Mux_Bit_I_EX_Result_DFF))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT71))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x18 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/OF_brki_0x18") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x181))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x184))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_pc_brk_insert_SW0))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_of_brki_hit1))
          )
         )
         (net (rename U0_microblaze_I_local_sig_3715_ "U0/microblaze_I/local_sig[3715]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18__Result_Mux_Bit_I_EX_Result_DFF))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT61))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_6_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg[6]") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_6))
          (portref I3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT11))
          )
         )
         (net (rename U0_microblaze_I_local_sig_3720_ "U0/microblaze_I/local_sig[3720]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23__Result_Mux_Bit_I_EX_Result_DFF))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT331))
          )
         )
         (net (rename U0_microblaze_I_local_sig_3716_ "U0/microblaze_I/local_sig[3716]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19__Result_Mux_Bit_I_EX_Result_DFF))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT51))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_7_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg[7]") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_7))
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i13))
          )
         )
         (net (rename U0_microblaze_I_local_sig_3721_ "U0/microblaze_I/local_sig[3721]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24__Result_Mux_Bit_I_EX_Result_DFF))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT321))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8__Result_Mux_Bit_I_mul_ALU_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[8].Result_Mux_Bit_I/mul_ALU_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_microblaze_I_local_sig_3717_ "U0/microblaze_I/local_sig[3717]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20__Result_Mux_Bit_I_EX_Result_DFF))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT41))
          )
         )
         (net (rename U0_microblaze_I_local_sig_3722_ "U0/microblaze_I/local_sig[3722]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25__Result_Mux_Bit_I_EX_Result_DFF))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT311))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27__Result_Mux_Bit_I_mul_ALU_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[27].Result_Mux_Bit_I/mul_ALU_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_Debug_mdm_0_capture "U0/Debug.mdm_0/capture") (joined
          (portref CAPTURE (instanceref U0_Debug_mdm_0_Use_Spartan6_BSCAN_SPARTAN6_I))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT11))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT31))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT51))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT61))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT71))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I__n0139_inv1))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT2))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT4))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_0))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_2))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_3))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_4))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_5))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_6))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_7))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_8))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_9))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_10))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_11))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_12))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_13))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_14))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_15))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_16))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_17))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_18))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_19))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_20))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_21))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_22))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_23))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_24))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_25))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_26))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_27))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_28))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_29))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_30))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_31))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_32))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_0))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_16))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_17))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_18))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_19))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_20))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_22))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_23))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_24))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_25))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_27))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT81))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2__Result_Mux_Bit_I_mul_ALU_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[2].Result_Mux_Bit_I/mul_ALU_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i12 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i12") (joined
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i13))
          (portref I4 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i17_SW0))
          )
         )
         (net (rename U0_microblaze_I_local_sig_3723_ "U0/microblaze_I/local_sig[3723]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26__Result_Mux_Bit_I_EX_Result_DFF))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT301))
          )
         )
         (net (rename U0_microblaze_I_local_sig_3718_ "U0/microblaze_I/local_sig[3718]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21__Result_Mux_Bit_I_EX_Result_DFF))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT31))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21__Result_Mux_Bit_I_mul_ALU_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[21].Result_Mux_Bit_I/mul_ALU_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i14 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i14") (joined
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i15))
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i17_SW0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16__Result_Mux_Bit_I_mul_ALU_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[16].Result_Mux_Bit_I/mul_ALU_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i15 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i15") (joined
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i16))
          (portref I3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i17_SW0))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i16 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i16") (joined
          (portref I4 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i139))
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i17))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15__ALU_Bit_I1_op2_is_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/op2_is_1") (joined
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20__ALU_Bit_I1_op2_is_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[20].ALU_Bit_I1/op2_is_1") (joined
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_local_sig_3724_ "U0/microblaze_I/local_sig[3724]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27__Result_Mux_Bit_I_EX_Result_DFF))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT291))
          )
         )
         (net (rename U0_microblaze_I_local_sig_3719_ "U0/microblaze_I/local_sig[3719]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22__Result_Mux_Bit_I_EX_Result_DFF))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT23))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sleep_i "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/sleep_i") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sleep_i))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_sleep_1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_active_wakeup_rstpot))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sleep_i_rstpot))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_no_sleeping1_INV_0))
          )
         )
         (net (rename U0_microblaze_I_local_sig_3725_ "U0/microblaze_I/local_sig[3725]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28__Result_Mux_Bit_I_EX_Result_DFF))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT281))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9__Operand_Select_Bit_I_op1_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/op1_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9__Operand_Select_Bit_I_Op1_DFF))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13__Operand_Select_Bit_I_op1_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[13].Operand_Select_Bit_I/op1_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13__Operand_Select_Bit_I_Op1_DFF))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_local_sig_3726_ "U0/microblaze_I/local_sig[3726]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29__Result_Mux_Bit_I_EX_Result_DFF))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT271))
          )
         )
         (net (rename U0_microblaze_I_local_sig_3727_ "U0/microblaze_I/local_sig[3727]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30__Result_Mux_Bit_I_EX_Result_DFF))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT231))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend") (joined
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0__Shift_Logic_Bit_I_Shift_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1__Shift_Logic_Bit_I_Shift_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2__Shift_Logic_Bit_I_Shift_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3__Shift_Logic_Bit_I_Shift_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4__Shift_Logic_Bit_I_Shift_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5__Shift_Logic_Bit_I_Shift_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6__Shift_Logic_Bit_I_Shift_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7__Shift_Logic_Bit_I_Shift_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8__Shift_Logic_Bit_I_Shift_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9__Shift_Logic_Bit_I_Shift_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10__Shift_Logic_Bit_I_Shift_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11__Shift_Logic_Bit_I_Shift_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12__Shift_Logic_Bit_I_Shift_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13__Shift_Logic_Bit_I_Shift_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14__Shift_Logic_Bit_I_Shift_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15__Shift_Logic_Bit_I_Shift_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16__Shift_Logic_Bit_I_Shift_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17__Shift_Logic_Bit_I_Shift_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18__Shift_Logic_Bit_I_Shift_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19__Shift_Logic_Bit_I_Shift_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20__Shift_Logic_Bit_I_Shift_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21__Shift_Logic_Bit_I_Shift_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22__Shift_Logic_Bit_I_Shift_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23__Shift_Logic_Bit_I_Shift_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24__Shift_Logic_Bit_I_Shift_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25__Shift_Logic_Bit_I_Shift_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26__Shift_Logic_Bit_I_Shift_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27__Shift_Logic_Bit_I_Shift_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28__Shift_Logic_Bit_I_Shift_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29__Shift_Logic_Bit_I_Shift_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30__Shift_Logic_Bit_I_Shift_LUT))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31__Shift_Logic_Bit_I_Shift_LUT))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv "U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_Read_inv") (joined
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_0))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_1))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_2))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_3))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_4))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_5))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_6))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_7))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_8))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_9))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_10))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_11))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_12))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_13))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_14))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_15))
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv1))
          )
         )
         (net (rename U0_microblaze_I_local_sig_3728_ "U0/microblaze_I/local_sig[3728]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31__Result_Mux_Bit_I_EX_Result_DFF))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT121))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_force_stop_cmd_hold "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_force_stop_cmd_hold))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_stopping_allowed_Area_Debug_Control_stopping_allowed_OR_223_o1))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_stopping_allowed1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_Area_Debug_Control_point_hit11))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_pc_brk_insert_SW0))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_stopping_allowed_Area_Debug_Control_stopping_allowed_OR_225_o1))
          )
         )
         (net (rename U0_ilmb_cntlr_Sl_Rdy "U0/ilmb_cntlr/Sl_Rdy") (joined
          (portref Q (instanceref U0_ilmb_cntlr_Sl_Rdy))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_combined_iready1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch_glue_set))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4329_o "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/GND_12_o_GND_12_o_MUX_4329_o") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_i))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4329_o11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9__Operand_Select_Bit_I_op2_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/op2_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9__Operand_Select_Bit_I_Op2_DFF))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9__Operand_Select_Bit_I_Mmux_op2_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13__Operand_Select_Bit_I_op2_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[13].Operand_Select_Bit_I/op2_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13__Operand_Select_Bit_I_Op2_DFF))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13__Operand_Select_Bit_I_Mmux_op2_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_single_Step_CPU_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.single_Step_CPU_1") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_single_Step_CPU_11))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_Using_FPGA_Dbg_Inhibit_EX_FDRSE))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_single_Step_CPU_2 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.single_Step_CPU_2") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_single_Step_CPU_21))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_Using_FPGA_Stop_CPU_FDRSE))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_0_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command[0]") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_0))
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4379_o_data_cmd_AND_376_o11))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i111_SW0))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i17))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_GND_164_o_PWR_65_o_MUX_4604_o111))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_which_pc1))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits_rstpot "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_DataBits_rstpot") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits))
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits_rstpot))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command[1]") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4379_o_data_cmd_AND_376_o11))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i111_SW0))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i17))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_GND_164_o_PWR_65_o_MUX_4604_o111))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_which_pc1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1__ALU_Bit_I1_op2_is_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1].ALU_Bit_I1/op2_is_1") (joined
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_2_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command[2]") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_2))
          (portref I3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4379_o_data_cmd_AND_376_o11))
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i111_SW0))
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i17))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_GND_164_o_PWR_65_o_MUX_4604_o111))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_which_pc1_SW1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0__Result_Mux_Bit_I_data_Shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[0].Result_Mux_Bit_I/data_Shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Cnt_0__PWR_136_o_mux_0_OUT_0_ "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.Cnt[0]_PWR_136_o_mux_0_OUT[0]") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count_8))
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Mmux_Implement_FIT_Using_Counter_Cnt_0__PWR_136_o_mux_0_OUT11))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_3_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command[3]") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_3))
          (portref I4 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4379_o_data_cmd_AND_376_o11))
          (portref I3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i111_SW0))
          (portref I3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i17))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_GND_164_o_PWR_65_o_MUX_4604_o111))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_which_pc1_SW1))
          )
         )
         (net (rename U0_microblaze_I_local_sig_3697_ "U0/microblaze_I/local_sig[3697]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0__Result_Mux_Bit_I_EX_Result_DFF))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT261))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Cnt_0__PWR_136_o_mux_0_OUT_1_ "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.Cnt[0]_PWR_136_o_mux_0_OUT[1]") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count_7))
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Mmux_Implement_FIT_Using_Counter_Cnt_0__PWR_136_o_mux_0_OUT21))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_4_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command[4]") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_4))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4379_o_command_0__equal_17_o_0_1))
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4379_o_data_cmd_AND_379_o1))
          (portref I3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i13))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i15))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i16))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_shifting_Data1_SW0))
          (portref I4 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i111))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_GND_164_o_PWR_65_o_MUX_4604_o111))
          (portref I3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT81))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_which_pc1_SW1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_Valid "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/of_Valid") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_of_PipeRun_Select_LUT4))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_of_PipeRun_without_dready_LUT4))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_of_valid_FDR_I))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Imm_Instr1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_jump_carry3_sel11))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Full_I1))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_ex_Valid_inHibit_EX_MUX_4104_o1_SW0))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_glue_ce))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PC_Incr1))
          )
         )
         (net (rename U0_microblaze_I_local_sig_3698_ "U0/microblaze_I/local_sig[3698]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1__Result_Mux_Bit_I_EX_Result_DFF))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT251))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_10_ "U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i[10]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_10))
          (portref (member GPO1 5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10__Result_Mux_Bit_I_data_Shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[10].Result_Mux_Bit_I/data_Shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Cnt_0__PWR_136_o_mux_0_OUT_2_ "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.Cnt[0]_PWR_136_o_mux_0_OUT[2]") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count_6))
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Mmux_Implement_FIT_Using_Counter_Cnt_0__PWR_136_o_mux_0_OUT31))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_5_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command[5]") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_5))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4379_o_command_0__equal_17_o_0_1))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4379_o_data_cmd_AND_379_o1))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Dbg_Reg_En_I61))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i13))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i15))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i16))
          (portref I4 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_shifting_Data1))
          (portref I3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i111))
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT81))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_which_pc1_SW1))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i138))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Control_Reg_En_0_1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Command_Reg_En_0_1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_GND_164_o_PWR_65_o_MUX_4604_o121))
          )
         )
         (net (rename U0_microblaze_I_local_sig_3699_ "U0/microblaze_I/local_sig[3699]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2__Result_Mux_Bit_I_EX_Result_DFF))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT241))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i1 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i1") (joined
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i11))
          (portref I5 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i139))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_11_ "U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i[11]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_11))
          (portref (member GPO1 4))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_0_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/status_reg[0]") (joined
          (portref I5 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i137))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_0_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample[0]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_0))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1_0))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd_i_rstpot))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_dbg "U0/microblaze_I/MicroBlaze_Core_I/Area.reg_Write_dbg") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Mmux_reg_write_I11))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Write_Low21))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Cnt_0__PWR_136_o_mux_0_OUT_3_ "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.Cnt[0]_PWR_136_o_mux_0_OUT[3]") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count_5))
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Mmux_Implement_FIT_Using_Counter_Cnt_0__PWR_136_o_mux_0_OUT41))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_6_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command[6]") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_6))
          (portref I3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4379_o_command_0__equal_17_o_0_1))
          (portref I3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4379_o_data_cmd_AND_379_o1))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Dbg_Reg_En_I71))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i13))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_shifting_Data1_SW0))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i111))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i17_SW0))
          (portref I5 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT81))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Control_Reg_En_0_1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Command_Reg_En_0_1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_GND_164_o_PWR_65_o_MUX_4604_o121))
          )
         )
         (net (rename U0_ilmb_port_BRAM_Din_0_ "U0/ilmb_port_BRAM_Din[0]") (joined
          (portref (member DOA 28) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_0__RAMB16_S4_1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_0__I_MUX_LUT6))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_10_ "U0/Debug.mdm_0/MDM_Core_I1/Config_Reg[10]") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_10))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_4))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_12_ "U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i[12]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_12))
          (portref (member GPO1 3))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_30__Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_set "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Using_FPGA.MSR_Bits[30].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I_glue_set") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_30__Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_30__Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_set))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Cnt_0__PWR_136_o_mux_0_OUT_4_ "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.Cnt[0]_PWR_136_o_mux_0_OUT[4]") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count_4))
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Mmux_Implement_FIT_Using_Counter_Cnt_0__PWR_136_o_mux_0_OUT51))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_7_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command[7]") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_7))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4379_o_data_cmd_AND_376_o11))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Dbg_Reg_En_I81))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i17_SW0))
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i138))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Control_Reg_En_0_1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Command_Reg_En_0_1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_GND_164_o_PWR_65_o_MUX_4604_o121))
          )
         )
         (net (rename U0_ilmb_port_BRAM_Din_1_ "U0/ilmb_port_BRAM_Din[1]") (joined
          (portref (member DOA 29) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_0__RAMB16_S4_1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_1__I_MUX_LUT6))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_11_ "U0/Debug.mdm_0/MDM_Core_I1/Config_Reg[11]") (joined
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_10))
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_11))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_13_ "U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i[13]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_13))
          (portref (member GPO1 2))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_2_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample[2]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_2))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1_2))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_cmd_rstpot))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_GND_164_o_PWR_65_o_MUX_4604_o11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_GND_164_o_PWR_65_o_MUX_4604_o11") (joined
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i111))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_GND_164_o_PWR_65_o_MUX_4604_o111))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Control_Reg_En_0_1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Command_Reg_En_0_1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_GND_164_o_PWR_65_o_MUX_4604_o121))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Cnt_0__PWR_136_o_mux_0_OUT_5_ "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.Cnt[0]_PWR_136_o_mux_0_OUT[5]") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count_3))
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Mmux_Implement_FIT_Using_Counter_Cnt_0__PWR_136_o_mux_0_OUT61))
          )
         )
         (net (rename U0_ilmb_port_BRAM_Din_2_ "U0/ilmb_port_BRAM_Din[2]") (joined
          (portref (member DOA 30) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_0__RAMB16_S4_1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_2__I_MUX_LUT6))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_14_ "U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i[14]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_14))
          (portref (member GPO1 1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_3_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample[3]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_3))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1_3))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_rstpot))
          )
         )
         (net (rename U0_ilmb_cntlr_lmb_as "U0/ilmb_cntlr/lmb_as") (joined
          (portref Q (instanceref U0_ilmb_cntlr_lmb_as))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_combined_iready1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch_glue_set))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9__Operand_Select_Bit_I_op1_Reg "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/op1_Reg") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Cnt_0__PWR_136_o_mux_0_OUT_6_ "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.Cnt[0]_PWR_136_o_mux_0_OUT[6]") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count_2))
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Mmux_Implement_FIT_Using_Counter_Cnt_0__PWR_136_o_mux_0_OUT71))
          )
         )
         (net (rename U0_ilmb_port_BRAM_Din_3_ "U0/ilmb_port_BRAM_Din[3]") (joined
          (portref (member DOA 31) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_0__RAMB16_S4_1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_3__I_MUX_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4__Result_Mux_Bit_I_data_Shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[4].Result_Mux_Bit_I/data_Shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_15_ "U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i[15]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_15))
          (portref (member GPO1 0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_cmd "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/start_single_cmd") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_cmd))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_step_rstpot))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area__n0345_inv1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_4_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample[4]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_4))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1_4))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_PC_rstpot))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3__Operand_Select_Bit_I_op1_Reg "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[3].Operand_Select_Bit_I/op1_Reg") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Cnt_0__PWR_136_o_mux_0_OUT_7_ "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.Cnt[0]_PWR_136_o_mux_0_OUT[7]") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count_1))
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Mmux_Implement_FIT_Using_Counter_Cnt_0__PWR_136_o_mux_0_OUT81))
          )
         )
         (net (rename U0_ilmb_port_BRAM_Din_4_ "U0/ilmb_port_BRAM_Din[4]") (joined
          (portref (member DOA 28) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_1__RAMB16_S4_1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_4__I_MUX_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_5_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample[5]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_5))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1_5))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_continue_from_brk_rstpot))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_1__First_Bit_First_Bit_I_glue_set "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Convert_Serial_To_Parallel[1].First_Bit.First_Bit_I_glue_set") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_1__First_Bit_First_Bit_I))
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_1__First_Bit_First_Bit_I_glue_set))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14__Result_Mux_Bit_I_data_Shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[14].Result_Mux_Bit_I/data_Shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Debug_Rst_i "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Debug_Rst_i))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Reset_Debug_Rst_OR_4_o1))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Cnt_0__PWR_136_o_mux_0_OUT_8_ "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.Cnt[0]_PWR_136_o_mux_0_OUT[8]") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count_0))
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Mmux_Implement_FIT_Using_Counter_Cnt_0__PWR_136_o_mux_0_OUT91))
          )
         )
         (net (rename U0_ilmb_port_BRAM_Din_5_ "U0/ilmb_port_BRAM_Din[5]") (joined
          (portref (member DOA 29) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_1__RAMB16_S4_1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_5__I_MUX_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_6_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample[6]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_6))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1_6))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_rstpot))
          )
         )
         (net (rename U0_ilmb_port_BRAM_Din_6_ "U0/ilmb_port_BRAM_Din[6]") (joined
          (portref (member DOA 30) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_1__RAMB16_S4_1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_6__I_MUX_LUT6))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_0_ "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data[0]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_0))
          (portref I2 (instanceref U0_dlmb_DBus_Oring_tmp_or))
          )
         )
         (net (rename U0_ilmb_port_BRAM_Din_7_ "U0/ilmb_port_BRAM_Din[7]") (joined
          (portref (member DOA 31) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_1__RAMB16_S4_1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_7__I_MUX_LUT6))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_1_ "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data[1]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_1))
          (portref I3 (instanceref U0_dlmb_DBus_Oring_Res_30_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_running_clock "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/running_clock") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_running_clock))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_running_clock_1))
          )
         )
         (net (rename U0_ilmb_port_BRAM_Din_8_ "U0/ilmb_port_BRAM_Din[8]") (joined
          (portref (member DOA 28) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_2__RAMB16_S4_1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_8__I_MUX_LUT6))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_2_ "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data[2]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_2))
          (portref I3 (instanceref U0_dlmb_DBus_Oring_Res_29_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_DI1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/force_DI1") (joined
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_MUXCY_JUMP_CARRY))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_force_di1_LUT3))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_DI2 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/force_DI2") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_force_di2_LUT4))
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_MUXCY_JUMP_CARRY2))
          )
         )
         (net (rename U0_ilmb_port_BRAM_Din_9_ "U0/ilmb_port_BRAM_Din[9]") (joined
          (portref (member DOA 29) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_2__RAMB16_S4_1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_9__I_MUX_LUT6))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_3_ "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data[3]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_3))
          (portref I2 (instanceref U0_dlmb_DBus_Oring_Res_28_))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_21__AND_21_o1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_instr_OF[21]_AND_21_o1") (joined
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_21__AND_22_o1))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_21__AND_21_o2))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_21__AND_21_o11))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_sync_detected "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/sync_detected") (joined
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SYNC_FDRE))
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_sync_detected))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_4_ "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data[4]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_4))
          (portref I3 (instanceref U0_dlmb_DBus_Oring_Res_27_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Dbg_Clean_Stop "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Dbg_Clean_Stop") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Dbg_Clean_Stop))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_stopping_allowed_Area_Debug_Control_stopping_allowed_OR_223_o1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_stopping_allowed1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_of_brki_hit "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/of_brki_hit") (joined
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_Area_Debug_Control_point_hit11))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_of_brki_hit1))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_5_ "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data[5]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_5))
          (portref I2 (instanceref U0_dlmb_DBus_Oring_Res_26_))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_26_ "U0/Debug.mdm_0/MDM_Core_I1/Config_Reg[26]") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_26))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_11))
          )
         )
         (net N100 (joined
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i111_SW0))
          (portref I5 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i111))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_31_ "U0/Debug.mdm_0/MDM_Core_I1/Config_Reg[31]") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_31))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_27))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_11") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_11))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1_1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd_i_rstpot))
          )
         )
         (net N102 (joined
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i17_SW0))
          (portref I4 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i17))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_6_ "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data[6]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_6))
          (portref I2 (instanceref U0_dlmb_DBus_Oring_Res_25_))
          )
         )
         (net N104 (joined
          (portref I5 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i132))
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i132_SW0))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_27_ "U0/Debug.mdm_0/MDM_Core_I1/Config_Reg[27]") (joined
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_26))
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_27))
          )
         )
         (net N106 (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_which_pc1_SW1))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_which_pc1))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_7_ "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data[7]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_7))
          (portref I3 (instanceref U0_dlmb_DBus_Oring_Res_24_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Valid_Instr "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Valid_Instr") (joined
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT11))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Valid_Instr))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_Dbg_Reg_En_5_ "U0/Debug.mdm_0/MDM_Core_I1/Dbg_Reg_En[5]") (joined
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Dbg_Reg_En_I61))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i132))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_carry_1_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/carry[1]") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_0__MUXCY_I))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_1__MUXCY_I))
          )
         )
         (net (rename U0_iomodule_0_LMB_WriteStrobe_LMB_AddrStrobe_AND_394_o "U0/iomodule_0/LMB_WriteStrobe_LMB_AddrStrobe_AND_394_o") (joined
          (portref D (instanceref U0_iomodule_0_lmb_reg_write))
          (portref O (instanceref U0_iomodule_0_LMB_WriteStrobe_LMB_AddrStrobe_AND_394_o1))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_Dbg_Reg_En_6_ "U0/Debug.mdm_0/MDM_Core_I1/Dbg_Reg_En[6]") (joined
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Dbg_Reg_En_I71))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_which_pc1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd_i_rstpot "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_i_rstpot") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd_i))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd_i_rstpot))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_carry_2_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/carry[2]") (joined
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_2__MUXCY_I))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_1__MUXCY_I))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_MDM_SEL "U0/Debug.mdm_0/MDM_Core_I1/MDM_SEL") (joined
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_0))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_1))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_2))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_3))
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_MDM_SEL11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_i "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/doublet_i") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_i))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_ReadSel_READ_SEL_I))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_WriteSel_WRITE_MSB_SEL_I))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_BE_BYTE_2_3_I))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_ADDR_LOW_ADDR_OUT_LUT6))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_BE_BYTE_0_1_I))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_exists_i "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_exists_i") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_0))
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_exists_i))
          (portref I3 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_exists_i_rstpot))
          (portref I1 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_overrun_error_glue_set))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_Dbg_Reg_En_7_ "U0/Debug.mdm_0/MDM_Core_I1/Dbg_Reg_En[7]") (joined
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Dbg_Reg_En_I81))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i132))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_which_pc1))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_previous_RX "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/previous_RX") (joined
          (portref I1 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_start_Edge_Detected_GND_4442_o_MUX_4833_o11))
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_previous_RX))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_carry_3_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/carry[3]") (joined
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_3__MUXCY_I))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_2__MUXCY_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_rstpot "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid_rstpot") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_rstpot))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_carry_4_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/carry[4]") (joined
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_4__MUXCY_I))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_3__MUXCY_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_0_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I[0]") (joined
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Valid_Reg1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_0))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward2_LUT1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward1_LUT1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n0181_0_1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd_i_rstpot "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_i_rstpot") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd_i))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd_i_rstpot))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_carry_5_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/carry[5]") (joined
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_5__MUXCY_I))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_4__MUXCY_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_No_Carry_Decoding_EX_CarryIn_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.No_Carry_Decoding.EX_CarryIn_I") (joined
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_No_Carry_Decoding_MULT_AND_I))
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_No_Carry_Decoding_CarryIn_MUXCY))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_1_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I[1]") (joined
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Valid_Reg1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward2_LUT1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward1_LUT1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n0181_0_1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20__Operand_Select_Bit_I_op1_Reg "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[20].Operand_Select_Bit_I/op1_Reg") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15__Operand_Select_Bit_I_op1_Reg "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/op1_Reg") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_carry_6_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/carry[6]") (joined
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_6__MUXCY_I))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_5__MUXCY_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_2_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I[2]") (joined
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Valid_Reg1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_2))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward1_LUT2))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward2_LUT2))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n0181_0_1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6__ALU_Bit_I1_alu_AddSub "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[6].ALU_Bit_I1/alu_AddSub") (joined
          (portref LI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_0_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg[0]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_0))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_carry_7_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/carry[7]") (joined
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_7__MUXCY_I))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_6__MUXCY_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4__Shift_Logic_Bit_I_logic_Res_i "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[4].Shift_Logic_Bit_I/logic_Res_i") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4__Shift_Logic_Bit_I_Logic_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_3_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I[3]") (joined
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Valid_Reg1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_3))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward1_LUT2))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward2_LUT2))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n0181_0_1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_1_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg[1]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1__Operand_Select_Bit_I_Mmux_op2_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel_0__instr_OF_0__mux_46_OUT_0_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel[0]_instr_OF[0]_mux_46_OUT[0]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel_1))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_Result_Sel_0__instr_OF_0__mux_46_OUT11))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Debug_SYS_Rst_i "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Debug_SYS_Rst_i))
          (portref I0 (instanceref U0_Debug_SYS_Rst_Reset_OR_1_o1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_carry_8_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/carry[8]") (joined
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_The_First_BreakPoints_MUXCY_Post))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_7__MUXCY_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_4_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I[4]") (joined
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sleep_i_rstpot))
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_4))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward1_LUT3))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward2_LUT3))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n0181_0_1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4150_o1_SW0))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Valid_Reg1))
          (portref A4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_2_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg[2]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_2))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2__Operand_Select_Bit_I_Mmux_op2_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel_0__instr_OF_0__mux_46_OUT_1_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel[0]_instr_OF[0]_mux_46_OUT[1]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel_0))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_Result_Sel_0__instr_OF_0__mux_46_OUT21))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_3_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg[3]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_3))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3__Operand_Select_Bit_I_Mmux_op2_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_4_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg[4]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_4))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4__Operand_Select_Bit_I_Mmux_op2_I1))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i110 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i110") (joined
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i139))
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i111))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i112 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i112") (joined
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i113))
          (portref I5 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i116))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i113 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i113") (joined
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i114))
          (portref I3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i116))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_5_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg[5]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_5))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5__Operand_Select_Bit_I_Mmux_op2_I1))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i114 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i114") (joined
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i115))
          (portref I4 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i116))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Full_32_bit "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Full_32_bit))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_18))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i120 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i120") (joined
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i121))
          (portref I5 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i124))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i115 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i115") (joined
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i116))
          (portref I4 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i129))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i116 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i116") (joined
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i117))
          (portref I4 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i120))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i121 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i121") (joined
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i122))
          (portref I3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i124))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i117 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i117") (joined
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i118))
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i120))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i122 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i122") (joined
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i123))
          (portref I4 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i124))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i118 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i118") (joined
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i119))
          (portref I3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i120))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i123 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i123") (joined
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i124))
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i129))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_6_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg[6]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_6))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6__Operand_Select_Bit_I_Mmux_op2_I1))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i124 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i124") (joined
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i125))
          (portref I4 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i128))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i119 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i119") (joined
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i120))
          (portref I3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i129))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i125 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i125") (joined
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i126))
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i128))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i126 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i126") (joined
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i127))
          (portref I3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i128))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i131 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i131") (joined
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i139))
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i132))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_PWR_12_o_MUX_4237_o "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_PWR_12_o_MUX_4237_o") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_PWR_12_o_PWR_12_o_MUX_4237_o1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_glue_set))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i132 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i132") (joined
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i133))
          (portref I4 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i136))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i127 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i127") (joined
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i128))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i129))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_TClk "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_TClk") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_TClk))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_0))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i128 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i128") (joined
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i129))
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i132))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_rstpot "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/stop_Bit_Position_rstpot") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position))
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_rstpot))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i133 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i133") (joined
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i134))
          (portref I3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i136))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_7_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg[7]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_7))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7__Operand_Select_Bit_I_Mmux_op2_I1))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i134 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i134") (joined
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i135))
          (portref I5 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i136))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i135 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i135") (joined
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i136))
          (portref I4 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i138))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i136 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i136") (joined
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i137))
          (portref I3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i138))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i137 "U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i137") (joined
          (portref I3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i139))
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i138))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_8_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg[8]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_8))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8__Operand_Select_Bit_I_Mmux_op2_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1__Result_Mux_Bit_I_data_Shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[1].Result_Mux_Bit_I/data_Shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd "U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/rst_cipr_rd") (joined
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_0__fdr_i))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_1__fdr_i))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_2__fdr_i))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_3__fdr_i))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_4__fdr_i))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_5__fdr_i))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_6__fdr_i))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_7__fdr_i))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_8__fdr_i))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_9__fdr_i))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_10__fdr_i))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_11__fdr_i))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_12__fdr_i))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_13__fdr_i))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_14__fdr_i))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_15__fdr_i))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_16__fdr_i))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_17__fdr_i))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_18__fdr_i))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_19__fdr_i))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_20__fdr_i))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_21__fdr_i))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_22__fdr_i))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_23__fdr_i))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_24__fdr_i))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_25__fdr_i))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_26__fdr_i))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_27__fdr_i))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_28__fdr_i))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_29__fdr_i))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_30__fdr_i))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_31__fdr_i))
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_9_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg[9]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_9))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9__Operand_Select_Bit_I_Mmux_op2_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16__Shift_Logic_Bit_I_logic_Res_i "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[16].Shift_Logic_Bit_I/logic_Res_i") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16__Shift_Logic_Bit_I_Logic_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21__Shift_Logic_Bit_I_logic_Res_i "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[21].Shift_Logic_Bit_I/logic_Res_i") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21__Shift_Logic_Bit_I_Logic_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29__PC_Bit_I_pc_Sum "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/pc_Sum") (joined
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29__PC_Bit_I_NewPC_Mux))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29__PC_Bit_I_XOR_X))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_0__local_sel_n "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].local_sel_n") (joined
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_1__LUT_Delay))
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_0__LUT_Delay))
          )

           (property NOMERGE (boolean (true)))
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11__Result_Mux_Bit_I_data_Shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[11].Result_Mux_Bit_I/data_Shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_dlmb_LMB_Rst "U0/dlmb_LMB_Rst") (joined
          (portref Q (instanceref U0_dlmb_POR_FF_I))
          (portref R (instanceref U0_dlmb_cntlr_Sl_Rdy))
          (portref R (instanceref U0_dlmb_cntlr_lmb_as))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/opsel1_SPR_Select_1") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_OpSel1_SPR_Select_LUT_1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_OpSel1_SPR_Select_LUT_4))
          )
         )
         (net Clk (joined
          (portref C (instanceref U0_filter_reset_reset_vec_2))
          (portref C (instanceref U0_filter_reset_reset_vec_1))
          (portref C (instanceref U0_filter_reset_reset_vec_0))
          (portref C (instanceref U0_LMB_Rst))
          (portref C (instanceref U0_ilmb_POR_FF_I))
          (portref C (instanceref U0_ilmb_cntlr_Sl_Rdy))
          (portref C (instanceref U0_ilmb_cntlr_lmb_as))
          (portref C (instanceref U0_iomodule_0_write_data_0))
          (portref C (instanceref U0_iomodule_0_write_data_1))
          (portref C (instanceref U0_iomodule_0_write_data_2))
          (portref C (instanceref U0_iomodule_0_write_data_3))
          (portref C (instanceref U0_iomodule_0_write_data_4))
          (portref C (instanceref U0_iomodule_0_write_data_5))
          (portref C (instanceref U0_iomodule_0_write_data_6))
          (portref C (instanceref U0_iomodule_0_write_data_7))
          (portref C (instanceref U0_iomodule_0_write_data_8))
          (portref C (instanceref U0_iomodule_0_write_data_9))
          (portref C (instanceref U0_iomodule_0_write_data_10))
          (portref C (instanceref U0_iomodule_0_write_data_11))
          (portref C (instanceref U0_iomodule_0_write_data_12))
          (portref C (instanceref U0_iomodule_0_write_data_13))
          (portref C (instanceref U0_iomodule_0_write_data_14))
          (portref C (instanceref U0_iomodule_0_write_data_15))
          (portref C (instanceref U0_iomodule_0_write_data_16))
          (portref C (instanceref U0_iomodule_0_write_data_17))
          (portref C (instanceref U0_iomodule_0_write_data_18))
          (portref C (instanceref U0_iomodule_0_write_data_19))
          (portref C (instanceref U0_iomodule_0_write_data_20))
          (portref C (instanceref U0_iomodule_0_write_data_21))
          (portref C (instanceref U0_iomodule_0_write_data_22))
          (portref C (instanceref U0_iomodule_0_write_data_23))
          (portref C (instanceref U0_iomodule_0_write_data_24))
          (portref C (instanceref U0_iomodule_0_write_data_25))
          (portref C (instanceref U0_iomodule_0_write_data_26))
          (portref C (instanceref U0_iomodule_0_write_data_27))
          (portref C (instanceref U0_iomodule_0_write_data_28))
          (portref C (instanceref U0_iomodule_0_write_data_29))
          (portref C (instanceref U0_iomodule_0_write_data_30))
          (portref C (instanceref U0_iomodule_0_write_data_31))
          (portref C (instanceref U0_iomodule_0_lmb_reg_write))
          (portref C (instanceref U0_iomodule_0_lmb_reg_read))
          (portref C (instanceref U0_iomodule_0_lmb_abus_Q_5))
          (portref C (instanceref U0_iomodule_0_lmb_abus_Q_4))
          (portref C (instanceref U0_iomodule_0_lmb_abus_Q_3))
          (portref C (instanceref U0_iomodule_0_lmb_abus_Q_2))
          (portref C (instanceref U0_iomodule_0_lmb_abus_Q_1))
          (portref C (instanceref U0_iomodule_0_lmb_abus_Q_0))
          (portref C (instanceref U0_iomodule_0_lmb_reg_read_Q))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_0))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_1))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_2))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_3))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_4))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_5))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_6))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_7))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_8))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_9))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_10))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_11))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_12))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_13))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_14))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_15))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_0__fdr_i))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_1__fdr_i))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_2__fdr_i))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_3__fdr_i))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_4__fdr_i))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_5__fdr_i))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_6__fdr_i))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_7__fdr_i))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_8__fdr_i))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_9__fdr_i))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_10__fdr_i))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_11__fdr_i))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_12__fdr_i))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_13__fdr_i))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_14__fdr_i))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_15__fdr_i))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_16__fdr_i))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_17__fdr_i))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_18__fdr_i))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_19__fdr_i))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_20__fdr_i))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_21__fdr_i))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_22__fdr_i))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_23__fdr_i))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_24__fdr_i))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_25__fdr_i))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_26__fdr_i))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_27__fdr_i))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_28__fdr_i))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_29__fdr_i))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_30__fdr_i))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_31__fdr_i))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_0))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_1))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_2))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_3))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_4))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_5))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_6))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_7))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_8))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_9))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_10))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_11))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_12))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_13))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_14))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_15))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_7))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_6))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_5))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_4))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_3))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_2))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_1))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_0))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_TX))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel_2))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel_1))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel_0))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_serial_Data))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_FDRE_I))
          (portref CLK (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_DIV16_SRL16E_Use_unisim_XIL_SRL16E_I1))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_2))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_0))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_1))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_2))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_3))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_4))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_5))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_6))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_7))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_0))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_1))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_2))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_3))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_4))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_5))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_6))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_7))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_2__Rest_Bits_Others_I))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_3__Rest_Bits_Others_I))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_4__Rest_Bits_Others_I))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_5__Rest_Bits_Others_I))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_6__Rest_Bits_Others_I))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_7__Rest_Bits_Others_I))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_8__Rest_Bits_Others_I))
          (portref CLK (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Delay_16_Use_unisim_XIL_SRL16E_I1))
          (portref CLK (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mid_Start_Bit_SRL16_Use_unisim_XIL_SRL16E_I1))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count_8))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count_7))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count_6))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count_5))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count_4))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count_3))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count_2))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count_1))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count_0))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_0))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_3))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_5))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_6))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Reset_DFF_reset_temp))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_sync_reset))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref CLKA (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_0__RAMB16_S4_1))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26__Register_File_Bit_I_Using_LUT6_RegFile_X1))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_15))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_14))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_13))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_12))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_11))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_10))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_9))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_8))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_7))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_6))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_5))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_4))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_3))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_2))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_1))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_0))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16__Operand_Select_Bit_I_Op1_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16__Operand_Select_Bit_I_Op2_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17__Operand_Select_Bit_I_Op1_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17__Operand_Select_Bit_I_Op2_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18__Operand_Select_Bit_I_Op1_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18__Operand_Select_Bit_I_Op2_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19__Operand_Select_Bit_I_Op1_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19__Operand_Select_Bit_I_Op2_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20__Operand_Select_Bit_I_Op1_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20__Operand_Select_Bit_I_Op2_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21__Operand_Select_Bit_I_Op1_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21__Operand_Select_Bit_I_Op2_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22__Operand_Select_Bit_I_Op1_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22__Operand_Select_Bit_I_Op2_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23__Operand_Select_Bit_I_Op1_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23__Operand_Select_Bit_I_Op2_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1__Operand_Select_Bit_I_Op1_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1__Operand_Select_Bit_I_Op2_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2__Operand_Select_Bit_I_Op1_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2__Operand_Select_Bit_I_Op2_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3__Operand_Select_Bit_I_Op1_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3__Operand_Select_Bit_I_Op2_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4__Operand_Select_Bit_I_Op1_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4__Operand_Select_Bit_I_Op2_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5__Operand_Select_Bit_I_Op1_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5__Operand_Select_Bit_I_Op2_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6__Operand_Select_Bit_I_Op1_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6__Operand_Select_Bit_I_Op2_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7__Operand_Select_Bit_I_Op1_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7__Operand_Select_Bit_I_Op2_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8__Operand_Select_Bit_I_Op1_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8__Operand_Select_Bit_I_Op2_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9__Operand_Select_Bit_I_Op1_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9__Operand_Select_Bit_I_Op2_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10__Operand_Select_Bit_I_Op1_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10__Operand_Select_Bit_I_Op2_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11__Operand_Select_Bit_I_Op1_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11__Operand_Select_Bit_I_Op2_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12__Operand_Select_Bit_I_Op1_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12__Operand_Select_Bit_I_Op2_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13__Operand_Select_Bit_I_Op1_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13__Operand_Select_Bit_I_Op2_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14__Operand_Select_Bit_I_Op1_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14__Operand_Select_Bit_I_Op2_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15__Operand_Select_Bit_I_Op1_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15__Operand_Select_Bit_I_Op2_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24__Operand_Select_Bit_I_Op1_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24__Operand_Select_Bit_I_Op2_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25__Operand_Select_Bit_I_Op1_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25__Operand_Select_Bit_I_Op2_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29__Operand_Select_Bit_I_Op1_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29__Operand_Select_Bit_I_Op2_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30__Operand_Select_Bit_I_Op1_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30__Operand_Select_Bit_I_Op2_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31__Operand_Select_Bit_I_Op1_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31__Operand_Select_Bit_I_Op2_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28__Operand_Select_Bit_I_Op1_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28__Operand_Select_Bit_I_Op2_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27__Operand_Select_Bit_I_Op1_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27__Operand_Select_Bit_I_Op2_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26__Operand_Select_Bit_I_Op1_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26__Operand_Select_Bit_I_Op2_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0__Operand_Select_Bit_I_Op1_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0__Operand_Select_Bit_I_Op2_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0__Result_Mux_Bit_I_EX_Result_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1__Result_Mux_Bit_I_EX_Result_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2__Result_Mux_Bit_I_EX_Result_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3__Result_Mux_Bit_I_EX_Result_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4__Result_Mux_Bit_I_EX_Result_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5__Result_Mux_Bit_I_EX_Result_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6__Result_Mux_Bit_I_EX_Result_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7__Result_Mux_Bit_I_EX_Result_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8__Result_Mux_Bit_I_EX_Result_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9__Result_Mux_Bit_I_EX_Result_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10__Result_Mux_Bit_I_EX_Result_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11__Result_Mux_Bit_I_EX_Result_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12__Result_Mux_Bit_I_EX_Result_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13__Result_Mux_Bit_I_EX_Result_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14__Result_Mux_Bit_I_EX_Result_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15__Result_Mux_Bit_I_EX_Result_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16__Result_Mux_Bit_I_EX_Result_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17__Result_Mux_Bit_I_EX_Result_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18__Result_Mux_Bit_I_EX_Result_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19__Result_Mux_Bit_I_EX_Result_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20__Result_Mux_Bit_I_EX_Result_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21__Result_Mux_Bit_I_EX_Result_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22__Result_Mux_Bit_I_EX_Result_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23__Result_Mux_Bit_I_EX_Result_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24__Result_Mux_Bit_I_EX_Result_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25__Result_Mux_Bit_I_EX_Result_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26__Result_Mux_Bit_I_EX_Result_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27__Result_Mux_Bit_I_EX_Result_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28__Result_Mux_Bit_I_EX_Result_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29__Result_Mux_Bit_I_EX_Result_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30__Result_Mux_Bit_I_EX_Result_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31__Result_Mux_Bit_I_EX_Result_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18__PC_Bit_I_Set_DFF_PC_IF_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18__PC_Bit_I_PC_EX_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19__PC_Bit_I_Set_DFF_PC_IF_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19__PC_Bit_I_PC_EX_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20__PC_Bit_I_Set_DFF_PC_IF_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20__PC_Bit_I_PC_EX_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21__PC_Bit_I_Set_DFF_PC_IF_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21__PC_Bit_I_PC_EX_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22__PC_Bit_I_Set_DFF_PC_IF_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22__PC_Bit_I_PC_EX_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23__PC_Bit_I_Set_DFF_PC_IF_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23__PC_Bit_I_PC_EX_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24__PC_Bit_I_Set_DFF_PC_IF_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24__PC_Bit_I_PC_EX_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25__PC_Bit_I_Set_DFF_PC_IF_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25__PC_Bit_I_PC_EX_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26__PC_Bit_I_Set_DFF_PC_IF_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26__PC_Bit_I_PC_EX_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27__PC_Bit_I_Set_DFF_PC_IF_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27__PC_Bit_I_PC_EX_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28__PC_Bit_I_Set_DFF_PC_IF_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28__PC_Bit_I_PC_EX_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29__PC_Bit_I_Set_DFF_PC_IF_DFF))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29__PC_Bit_I_PC_EX_DFF))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_delay))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_d_AS_I))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_NM_Break))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mul_Handling_mbar_first))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_EX_First_Cycle))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_i))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_decode_I))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump2_I))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_i))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_set_BIP_I))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Dbg_Clean_Stop))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_lwx_I))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext8))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext16))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_select_ALU_Carry))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_FPU_Cond_1))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_FPU_Cond_0))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_is_sleep))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper_1))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper_0))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_writing))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Unsigned_Op))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Shift_Carry_In))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_enable_Interrupts_I))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_4))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_3))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_2))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_1))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_0))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel_1))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel_0))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Compare_Instr))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_BIP_I))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_ALU_OP0_FDRE))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_ALU_OP1_FDRE))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_ALU_Carry_FDRE))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Force1_FDRE))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Force2_FDRE))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Force_Val1_FDRE))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Use_Reg_Neg_S_FDRE))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Use_Reg_Neg_DI_FDRE))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Reg_Test_Equal_FDSE))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Reg_Test_Equal_N_FDRE))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_1__FDS_I))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_2__FDS_I))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_3__FDS_I))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_of_valid_FDR_I))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_31__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_30__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_29__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_28__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_27__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_26__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_25__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_24__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_23__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_22__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_21__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_20__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_19__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_18__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_17__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_16__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_15__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_14__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_13__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_12__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_11__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_10__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_9__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_8__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_7__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_6__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_5__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_4__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_3__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_2__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_1__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref CLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_0__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_running_clock))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_normal_stop_cmd_hold))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_force_stop_cmd_hold))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_wb_read_imm_reg_1_i))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_brki_hit))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Full_32_bit))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_delay_slot_instr))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_new_dbg_instr_shifting_CLK))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_PC_1))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_dbg_exec))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Full_32_bit_1))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_6))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_5))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_4))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_3))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_2))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_11))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_0))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1_6))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1_5))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1_4))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1_3))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1_2))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1_1))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1_0))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_32))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_31))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_30))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_29))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_28))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_27))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_26))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_25))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_24))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_23))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_22))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_21))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_20))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_19))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_18))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_17))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_16))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_15))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_14))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_13))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_12))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_11))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_10))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_9))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_8))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_7))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_6))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_5))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_4))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_3))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_2))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_1))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_step_count_1))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_step_count_0))
          (portref C (instanceref U0_dlmb_POR_FF_I))
          (portref C (instanceref U0_dlmb_cntlr_Sl_Rdy))
          (portref C (instanceref U0_dlmb_cntlr_lmb_as))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_buffer_empty_i))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_1__First_Bit_First_Bit_I))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_overrun_error))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_frame_error))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_28__Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_29__Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_30__Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Ext_NM_BRK_FDRSE))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Force_Val2_FDRSE))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_quadlet_Read_i))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_Read_i))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_sleep))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_Using_FPGA_Stop_Instr_Fetch_FDRSE))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_Using_FPGA_Dbg_Inhibit_EX_FDRSE))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_Using_FPGA_Stop_CPU_FDRSE))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg_clear))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i_0))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break_2nd_cycle))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_hit_0))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_step))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_N))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_data_is_sent))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Start))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Interrupt_i))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_swx_ready))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Valid_Instr))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_active_wakeup))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_PC))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_continue_from_brk))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_cmd))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd_i))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd_i))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sleep_i))
          (portref C (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_previous_RX))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_start_Edge_Detected))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_1))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_running))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position))
          (portref C (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_exists_i))
          (portref CLKB (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_7__RAMB16_S4_1))
          (portref CLKA (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_7__RAMB16_S4_1))
          (portref CLKB (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_6__RAMB16_S4_1))
          (portref CLKA (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_6__RAMB16_S4_1))
          (portref CLKB (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_5__RAMB16_S4_1))
          (portref CLKA (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_5__RAMB16_S4_1))
          (portref CLKB (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_4__RAMB16_S4_1))
          (portref CLKA (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_4__RAMB16_S4_1))
          (portref CLKB (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_3__RAMB16_S4_1))
          (portref CLKA (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_3__RAMB16_S4_1))
          (portref CLKB (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_2__RAMB16_S4_1))
          (portref CLKA (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_2__RAMB16_S4_1))
          (portref CLKB (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_1__RAMB16_S4_1))
          (portref CLKA (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_1__RAMB16_S4_1))
          (portref CLKB (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_0__RAMB16_S4_1))
          (portref WCLK (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref Clk)
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic_0_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic[0]") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4241_o111 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GND_12_o_MUX_4241_o111") (joined
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4241_o11))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4242_o11))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_glue_set))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4241_o1111))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_ALU_Carry "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/use_ALU_Carry") (joined
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_I_correct_Carry_Select))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_use_ALU_Carry11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic_1_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic[1]") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_0_ "U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i[0]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_0))
          (portref (member GPO1 15))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13__ALU_Bit_I1_op2_is_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[13].ALU_Bit_I1/op2_is_1") (joined
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun "U0/microblaze_I/MicroBlaze_Core_I/Area.of_PipeRun") (joined
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16__Operand_Select_Bit_I_Op1_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16__Operand_Select_Bit_I_Op2_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17__Operand_Select_Bit_I_Op1_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17__Operand_Select_Bit_I_Op2_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18__Operand_Select_Bit_I_Op1_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18__Operand_Select_Bit_I_Op2_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19__Operand_Select_Bit_I_Op1_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19__Operand_Select_Bit_I_Op2_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20__Operand_Select_Bit_I_Op1_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20__Operand_Select_Bit_I_Op2_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21__Operand_Select_Bit_I_Op1_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21__Operand_Select_Bit_I_Op2_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22__Operand_Select_Bit_I_Op1_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22__Operand_Select_Bit_I_Op2_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23__Operand_Select_Bit_I_Op1_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23__Operand_Select_Bit_I_Op2_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1__Operand_Select_Bit_I_Op1_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1__Operand_Select_Bit_I_Op2_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2__Operand_Select_Bit_I_Op1_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2__Operand_Select_Bit_I_Op2_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3__Operand_Select_Bit_I_Op1_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3__Operand_Select_Bit_I_Op2_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4__Operand_Select_Bit_I_Op1_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4__Operand_Select_Bit_I_Op2_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5__Operand_Select_Bit_I_Op1_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5__Operand_Select_Bit_I_Op2_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6__Operand_Select_Bit_I_Op1_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6__Operand_Select_Bit_I_Op2_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7__Operand_Select_Bit_I_Op1_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7__Operand_Select_Bit_I_Op2_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8__Operand_Select_Bit_I_Op1_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8__Operand_Select_Bit_I_Op2_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9__Operand_Select_Bit_I_Op1_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9__Operand_Select_Bit_I_Op2_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10__Operand_Select_Bit_I_Op1_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10__Operand_Select_Bit_I_Op2_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11__Operand_Select_Bit_I_Op1_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11__Operand_Select_Bit_I_Op2_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12__Operand_Select_Bit_I_Op1_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12__Operand_Select_Bit_I_Op2_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13__Operand_Select_Bit_I_Op1_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13__Operand_Select_Bit_I_Op2_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14__Operand_Select_Bit_I_Op1_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14__Operand_Select_Bit_I_Op2_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15__Operand_Select_Bit_I_Op1_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15__Operand_Select_Bit_I_Op2_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24__Operand_Select_Bit_I_Op1_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24__Operand_Select_Bit_I_Op2_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25__Operand_Select_Bit_I_Op1_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25__Operand_Select_Bit_I_Op2_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29__Operand_Select_Bit_I_Op1_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29__Operand_Select_Bit_I_Op2_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30__Operand_Select_Bit_I_Op1_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30__Operand_Select_Bit_I_Op2_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31__Operand_Select_Bit_I_Op1_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31__Operand_Select_Bit_I_Op2_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28__Operand_Select_Bit_I_Op1_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28__Operand_Select_Bit_I_Op2_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27__Operand_Select_Bit_I_Op1_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27__Operand_Select_Bit_I_Op2_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26__Operand_Select_Bit_I_Op1_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26__Operand_Select_Bit_I_Op2_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0__Operand_Select_Bit_I_Op1_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0__Operand_Select_Bit_I_Op2_DFF))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_EX_First_Cycle))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_i))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_decode_I))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump2_I))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_i))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_set_BIP_I))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Dbg_Clean_Stop))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext8))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext16))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_select_ALU_Carry))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_FPU_Cond_1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_FPU_Cond_0))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_is_sleep))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper_1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper_0))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_writing))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Unsigned_Op))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Shift_Carry_In))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_enable_Interrupts_I))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_4))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_3))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_2))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_0))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel_1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel_0))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Compare_Instr))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_BIP_I))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_ALU_OP0_FDRE))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_ALU_OP1_FDRE))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_ALU_Carry_FDRE))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Force1_FDRE))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Force2_FDRE))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Force_Val1_FDRE))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Use_Reg_Neg_S_FDRE))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Use_Reg_Neg_DI_FDRE))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Reg_Test_Equal_FDSE))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Reg_Test_Equal_N_FDRE))
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_of_PipeRun_MuxCY_1))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Using_Breakable_Pipe_Take_Intr_MUXCY_1))
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_3__buffer_Addr_MUXCY_L))
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_1__buffer_Addr_MUXCY_L))
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_2__buffer_Addr_MUXCY_L))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_wb_read_imm_reg_1_i))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_inHibit_EX_MUX_4288_o11))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Ok_To_Stop1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Addr_I_0__instr_OF_6__mux_19_OUT31))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Addr_I_0__instr_OF_6__mux_19_OUT41))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Addr_I_0__instr_OF_6__mux_19_OUT21))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reset_OR_DriverANDClockEnable31))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Addr_I_0__instr_OF_6__mux_19_OUT51))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Addr_I_0__instr_OF_6__mux_19_OUT11))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_Result_Sel_0__instr_OF_0__mux_46_OUT11))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_Result_Sel_0__instr_OF_0__mux_46_OUT21))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Mxor_buffer_Addr_Sum_3__xo_0_1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Mxor_buffer_Addr_Sum_1__xo_0_1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Mxor_buffer_Addr_Sum_2__xo_0_1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_ex_Valid_inHibit_EX_MUX_4104_o1))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I__n0922))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4150_o1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_quadlet_Read_i))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_Read_i))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_rstpot1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break_2nd_cycle_rstpot))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I_rstpot))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Force_Val2_FDRSE_glue_set))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_glue_set))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_glue_ce))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_rstpot))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_rstpot))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Valid_Instr_rstpot))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_s_I11))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_of_brki_hit_dbg_brki_hit_OR_231_o1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area__n0345_inv1))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_single_step_count_xor_0_11))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_swx_ready_rstpot))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_stopping_allowed_Area_Debug_Control_stopping_allowed_OR_225_o1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I__n1053_inv_SW0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic_2_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic[2]") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_1_ "U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i[1]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_1))
          (portref (member GPO1 14))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_step_rstpot "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_rstpot") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_step))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_step_rstpot))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic_3_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic[3]") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/if_debug_ready_i") (joined
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_14__I_MUX_LUT6))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_15__I_MUX_LUT6))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_6__I_MUX_LUT6))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_7__I_MUX_LUT6))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_8__I_MUX_LUT6))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_10__I_MUX_LUT6))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_11__I_MUX_LUT6))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_12__I_MUX_LUT6))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_13__I_MUX_LUT6))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_4__I_MUX_LUT6))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_0__I_MUX_LUT6))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_1__I_MUX_LUT6))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_2__I_MUX_LUT6))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_3__I_MUX_LUT6))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch_glue_set))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_5__I_MUX_LUT6))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_dbg_exec))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_combined_iready1))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_9__I_MUX_LUT6))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_2_ "U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i[2]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_2))
          (portref (member GPO1 13))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic_4_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic[4]") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_3__XORCY_I_rt "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[3].XORCY_I_rt") (joined
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_3__XORCY_I_rt))
          (portref LI (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_3__XORCY_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I__n1053_inv "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/_n1053_inv") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I__n1053_inv))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_glue_set))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_3_ "U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i[3]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_3))
          (portref (member GPO1 12))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic_5_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic[5]") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_2__local_sel_n "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[2].local_sel_n") (joined
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_3__LUT_Delay))
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_2__LUT_Delay))
          )

           (property NOMERGE (boolean (true)))
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_4_ "U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i[4]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_4))
          (portref (member GPO1 11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic_6_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic[6]") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_5_ "U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i[5]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_5))
          (portref (member GPO1 10))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic_7_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic[7]") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_6_ "U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i[6]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_6))
          (portref (member GPO1 9))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29__Shift_Logic_Bit_I_shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[29].Shift_Logic_Bit_I/shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29__Shift_Logic_Bit_I_Shift_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_active_wakeup "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/active_wakeup") (joined
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I__n09431))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_active_wakeup))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_sleep_glue_set))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sleep_i_rstpot))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic_8_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic[8]") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_7_ "U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i[7]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_7))
          (portref (member GPO1 8))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic_9_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic[9]") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_8_ "U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i[8]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_8))
          (portref (member GPO1 7))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_II "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_II") (joined
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Using_Breakable_Pipe_Take_Intr_MUXCY_2))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Using_Breakable_Pipe_Take_Intr_MUXCY_3))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OpSel2_Imm))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_9_ "U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i[9]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_9))
          (portref (member GPO1 6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_6 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_TDO_Config_Word_6") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_6))
          (portref I5 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i132_SW0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_7 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_TDO_Config_Word_7") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_7))
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i132_SW0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_8 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_TDO_Config_Word_8") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_8))
          (portref I3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i132_SW0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4__ALU_Bit_I1_alu_AddSub "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[4].ALU_Bit_I1/alu_AddSub") (joined
          (portref LI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4379_o_data_cmd_AND_376_o1 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/GND_4379_o_data_cmd_AND_376_o1") (joined
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4379_o_command_0__equal_17_o_0_1))
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4379_o_data_cmd_AND_376_o11))
          (portref I4 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4379_o_data_cmd_AND_379_o1))
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_shifting_Data1))
          (portref I4 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT81))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19__Result_Mux_Bit_I_mul_ALU_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[19].Result_Mux_Bit_I/mul_ALU_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24__Result_Mux_Bit_I_mul_ALU_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[24].Result_Mux_Bit_I/mul_ALU_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_1_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1[1]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_5_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13__Result_Mux_Bit_I_mul_ALU_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[13].Result_Mux_Bit_I/mul_ALU_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_2_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1[2]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_5_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9__ALU_Bit_I1_alu_AddSub "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[9].ALU_Bit_I1/alu_AddSub") (joined
          (portref LI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Cnt_0_ "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.Cnt[0]") (joined
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_0__XORCY_I1))
          (portref I0 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Mmux_Implement_FIT_Using_Counter_Cnt_0__PWR_136_o_mux_0_OUT91))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_3_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1[3]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_5_1))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Cnt_1_ "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.Cnt[1]") (joined
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_1__XORCY_I1))
          (portref I2 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Mmux_Implement_FIT_Using_Counter_Cnt_0__PWR_136_o_mux_0_OUT81))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_4_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1[4]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_5_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area__n0338_inv "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/_n0338_inv") (joined
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_32))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_31))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_30))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_29))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_28))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_27))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_26))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_25))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_24))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_23))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_22))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_21))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_20))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_19))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_18))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_17))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_16))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_15))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_14))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_13))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_12))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_11))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_10))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_9))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_8))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_7))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_6))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_5))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_4))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_3))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_2))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area__n0338_inv1))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Cnt_2_ "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.Cnt[2]") (joined
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_2__XORCY_I1))
          (portref I0 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Mmux_Implement_FIT_Using_Counter_Cnt_0__PWR_136_o_mux_0_OUT71))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_5_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1[5]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_5_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20__PC_Bit_I_pc_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/pc_I") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20__PC_Bit_I_Set_DFF_PC_IF_DFF))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20__PC_Bit_I_SUM_I))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Cnt_3_ "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.Cnt[3]") (joined
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_3__XORCY_I1))
          (portref I2 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Mmux_Implement_FIT_Using_Counter_Cnt_0__PWR_136_o_mux_0_OUT61))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_29__Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_set "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Using_FPGA.MSR_Bits[29].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I_glue_set") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_29__Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_29__Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_set))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_6_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1[6]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_4_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1_0_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_1[0]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1_0))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd_i_rstpot))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Cnt_4_ "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.Cnt[4]") (joined
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_4__XORCY_I1))
          (portref I2 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Mmux_Implement_FIT_Using_Counter_Cnt_0__PWR_136_o_mux_0_OUT51))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_7_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1[7]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_4_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1_1_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_1[1]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1_1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd_i_rstpot))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Cnt_5_ "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.Cnt[5]") (joined
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_5__XORCY_I1))
          (portref I2 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Mmux_Implement_FIT_Using_Counter_Cnt_0__PWR_136_o_mux_0_OUT41))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_8_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1[8]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_4_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_glue_ce "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/inHibit_EX_glue_ce") (joined
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_rstpot))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_glue_ce))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_10_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1[10]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_4_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28__Shift_Logic_Bit_I_shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[28].Shift_Logic_Bit_I/shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28__Shift_Logic_Bit_I_Shift_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_filter_reset_reset_vec_0_ "U0/filter_reset.reset_vec[0]") (joined
          (portref D (instanceref U0_filter_reset_reset_vec_1))
          (portref Q (instanceref U0_filter_reset_reset_vec_0))
          (portref I1 (instanceref U0_filter_reset_reset_vec_2__filter_reset_reset_vec_1__OR_2_o1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1_2_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_1[2]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1_2))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_cmd_rstpot))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Cnt_6_ "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.Cnt[6]") (joined
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_6__XORCY_I1))
          (portref I0 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Mmux_Implement_FIT_Using_Counter_Cnt_0__PWR_136_o_mux_0_OUT31))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_9_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1[9]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_4_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_11_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1[11]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_4_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg_clear "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear") (joined
          (portref CLR (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg_1))
          (portref CLR (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg_0))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg_clear))
          )
         )
         (net (rename U0_filter_reset_reset_vec_1_ "U0/filter_reset.reset_vec[1]") (joined
          (portref D (instanceref U0_filter_reset_reset_vec_2))
          (portref Q (instanceref U0_filter_reset_reset_vec_1))
          (portref I0 (instanceref U0_filter_reset_reset_vec_2__filter_reset_reset_vec_1__OR_2_o1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1_3_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_1[3]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1_3))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_rstpot))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Cnt_7_ "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.Cnt[7]") (joined
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_7__XORCY_I1))
          (portref I2 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Mmux_Implement_FIT_Using_Counter_Cnt_0__PWR_136_o_mux_0_OUT21))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Compare_Instr "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Compare_Instr") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Compare_Instr))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0__ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_maintain_sign_n1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read_20_ "U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read[20]") (joined
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_3__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20__PC_Bit_I_xor_Sum "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/xor_Sum") (joined
          (portref LI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20__PC_Bit_I_XOR_X))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20__PC_Bit_I_MUXCY_X))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20__PC_Bit_I_SUM_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_12_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1[12]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_3_1))
          )
         )
         (net (rename U0_filter_reset_reset_vec_2_ "U0/filter_reset.reset_vec[2]") (joined
          (portref Q (instanceref U0_filter_reset_reset_vec_2))
          (portref I2 (instanceref U0_filter_reset_reset_vec_2__filter_reset_reset_vec_1__OR_2_o1))
          )
         )
         (net N10 (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6__Operand_Select_Bit_I_Mmux_op2_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_DI "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/use_Reg_Neg_DI") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Use_Reg_Neg_DI_FDRE))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_force_di1_LUT3))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1_4_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_1[4]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1_4))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_PC_rstpot))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Cnt_8_ "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.Cnt[8]") (joined
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_8__XORCY_I1))
          (portref I0 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Mmux_Implement_FIT_Using_Counter_Cnt_0__PWR_136_o_mux_0_OUT11))
          )
         )
         (net N12 (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5__Operand_Select_Bit_I_Mmux_op2_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_new_dbg_instr_shifting_CLK "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/new_dbg_instr_shifting_CLK") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_new_dbg_instr_shifting_CLK))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_single_Step_CPU_21))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read_16_ "U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read[16]") (joined
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_7__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read_21_ "U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read[21]") (joined
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_2__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_13_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1[13]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_3_1))
          )
         )
         (net N14 (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4__Operand_Select_Bit_I_Mmux_op2_I1))
          )
         )
         (net N20 (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16__Operand_Select_Bit_I_Mmux_op2_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1_5_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_1[5]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1_5))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_continue_from_brk_rstpot))
          )
         )
         (net N16 (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3__Operand_Select_Bit_I_Mmux_op2_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read_17_ "U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read[17]") (joined
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_6__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read_22_ "U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read[22]") (joined
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_1__BYTESTEER_LUT6))
          )
         )
         (net N18 (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2__Operand_Select_Bit_I_Mmux_op2_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_14_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1[14]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_3_1))
          )
         )
         (net (rename GPI1_10_ "GPI1[10]") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_10))
          (portref (member GPI1 5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1_6_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_1[6]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1_6))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_pc_brk_insert))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_rstpot))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read_18_ "U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read[18]") (joined
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_5__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read_23_ "U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read[23]") (joined
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_0__BYTESTEER_LUT6))
          )
         )
         (net N28 (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1__Operand_Select_Bit_I_Mmux_op2_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_15_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1[15]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_3_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_20_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1[20]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_2_1))
          )
         )
         (net (rename GPI1_11_ "GPI1[11]") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_11))
          (portref (member GPI1 4))
          )
         )
         (net N40 (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14__Operand_Select_Bit_I_Mmux_op2_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read_19_ "U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read[19]") (joined
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_4__BYTESTEER_LUT6))
          )
         )
         (net N42 (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13__Operand_Select_Bit_I_Mmux_op2_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read_24_ "U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read[24]") (joined
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_7__BYTESTEER_LUT6))
          )
         )
         (net N38 (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15__Operand_Select_Bit_I_Mmux_op2_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_16_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1[16]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_3_1))
          )
         )
         (net N44 (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12__Operand_Select_Bit_I_Mmux_op2_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_21_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1[21]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_2_1))
          )
         )
         (net (rename GPI1_12_ "GPI1[12]") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_12))
          (portref (member GPI1 3))
          )
         )
         (net N50 (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0__Operand_Select_Bit_I_Mmux_op2_I1))
          )
         )
         (net N46 (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11__Operand_Select_Bit_I_Mmux_op2_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read_25_ "U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read[25]") (joined
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_6__BYTESTEER_LUT6))
          )
         )
         (net N52 (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_6__Select_85_o_SW0))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_glue_ce))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read_30_ "U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read[30]") (joined
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_1__BYTESTEER_LUT6))
          )
         )
         (net N48 (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10__Operand_Select_Bit_I_Mmux_op2_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_17_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1[17]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_3_1))
          )
         )
         (net N54 (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_using_Imm_GND_12_o_MUX_4276_o1_SW0))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_using_Imm_GND_12_o_MUX_4276_o1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_22_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1[22]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_2_1))
          )
         )
         (net (rename GPI1_13_ "GPI1[13]") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_13))
          (portref (member GPI1 2))
          )
         )
         (net N60 (joined
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I__n1053_inv))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I__n1053_inv_SW0))
          )
         )
         (net N56 (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_6__Select_92_o_SW0))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_6__Select_92_o))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read_26_ "U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read[26]") (joined
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_5__BYTESTEER_LUT6))
          )
         )
         (net N62 (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I__n0922_SW0))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I__n0922))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read_31_ "U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read[31]") (joined
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_0__BYTESTEER_LUT6))
          )
         )
         (net N58 (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_ex_Valid_inHibit_EX_MUX_4104_o1_SW0))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_ex_Valid_inHibit_EX_MUX_4104_o1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_18_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1[18]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_2_1))
          )
         )
         (net N64 (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_alu_Op_I2_SW0))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_alu_Op_I2))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_23_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1[23]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_2_1))
          )
         )
         (net (rename GPI1_14_ "GPI1[14]") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_14))
          (portref (member GPI1 1))
          )
         )
         (net N70 (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4150_o1_SW0))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4150_o1))
          )
         )
         (net N66 (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_i_AS_I_SW0))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_i_AS_I))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_glue_set))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read_27_ "U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read[27]") (joined
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_4__BYTESTEER_LUT6))
          )
         )
         (net N72 (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OpSel2_Imm_SW0))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OpSel2_Imm))
          )
         )
         (net N68 (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_MSR_Carry1_SW0))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_MSR_Carry1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_19_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1[19]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_2_1))
          )
         )
         (net N74 (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_OpSel1_PC1_SW0))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_OpSel1_PC1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_24_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1[24]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_1_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22__PC_Bit_I_pc_Sum "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/pc_Sum") (joined
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22__PC_Bit_I_NewPC_Mux))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22__PC_Bit_I_XOR_X))
          )
         )
         (net (rename GPI1_15_ "GPI1[15]") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_15))
          (portref (member GPI1 0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2__Result_Mux_Bit_I_data_Shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[2].Result_Mux_Bit_I/data_Shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net N76 (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_Reg_Test_Equal_i1_SW0))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_Reg_Test_Equal_i1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read_28_ "U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read[28]") (joined
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_3__BYTESTEER_LUT6))
          )
         )
         (net N82 (joined
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_pc_brk_insert))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_pc_brk_insert_SW0))
          )
         )
         (net N78 (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_PWR_12_o_PWR_12_o_MUX_4237_o1_SW0))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_PWR_12_o_PWR_12_o_MUX_4237_o1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_25_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1[25]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_1_1))
          )
         )
         (net N84 (joined
          (portref O (instanceref U0_dlmb_DBus_Oring_tmp_or_SW0))
          (portref I3 (instanceref U0_dlmb_DBus_Oring_tmp_or))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_30_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1[30]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_0_1))
          )
         )
         (net N90 (joined
          (portref O (instanceref U0_dlmb_DBus_Oring_Res_25__SW0))
          (portref I3 (instanceref U0_dlmb_DBus_Oring_Res_25_))
          )
         )
         (net N86 (joined
          (portref O (instanceref U0_dlmb_DBus_Oring_Res_28__SW0))
          (portref I3 (instanceref U0_dlmb_DBus_Oring_Res_28_))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read_29_ "U0/microblaze_I/MicroBlaze_Core_I/Area.extend_Data_Read[29]") (joined
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_2__BYTESTEER_LUT6))
          )
         )
         (net N92 (joined
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_shifting_Data1_SW0))
          (portref I5 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_shifting_Data1))
          )
         )
         (net N88 (joined
          (portref O (instanceref U0_dlmb_DBus_Oring_Res_26__SW0))
          (portref I3 (instanceref U0_dlmb_DBus_Oring_Res_26_))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_26_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1[26]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_1_1))
          )
         )
         (net N94 (joined
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT2_SW0))
          (portref I3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT2))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_31_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1[31]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_0_1))
          )
         )
         (net N96 (joined
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT4_SW0))
          (portref I3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT4))
          )
         )
         (net N98 (joined
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_sync_detected_SW0))
          (portref I3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_sync_detected))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7__Operand_Select_Bit_I_op1_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/op1_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7__Operand_Select_Bit_I_Op1_DFF))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_27_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1[27]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_1_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11__Operand_Select_Bit_I_op1_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[11].Operand_Select_Bit_I/op1_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11__Operand_Select_Bit_I_Op1_DFF))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21__PC_Bit_I_pc_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/pc_I") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21__PC_Bit_I_Set_DFF_PC_IF_DFF))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21__PC_Bit_I_SUM_I))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6__Operand_Select_Bit_I_op1_Reg "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/op1_Reg") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_28_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1[28]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_1_1))
          )
         )
         (net (rename U0_dlmb_M_DBus_0_ "U0/dlmb_M_DBus[0]") (joined
          (portref D (instanceref U0_iomodule_0_write_data_31))
          (portref (member DIB 28) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_0__RAMB16_S4_1))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_0__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value_0_ "U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value[0]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_0))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward2_LUT1))
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_16__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x183))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref DPRA0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0__Operand_Select_Bit_I_op1_Reg "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/op1_Reg") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_29_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1[29]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_1_1))
          )
         )
         (net (rename U0_dlmb_M_DBus_1_ "U0/dlmb_M_DBus[1]") (joined
          (portref D (instanceref U0_iomodule_0_write_data_30))
          (portref (member DIB 29) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_0__RAMB16_S4_1))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_1__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value_1_ "U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value[1]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_OpSel1_SPR_Select_LUT_3))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward2_LUT1))
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x183))
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_17__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4329_o11))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Reg_PWR_12_o_MUX_4173_o11))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_OpSel1_PC1))
          (portref DPRA1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          )
         )
         (net (rename U0_dlmb_M_DBus_2_ "U0/dlmb_M_DBus[2]") (joined
          (portref D (instanceref U0_iomodule_0_write_data_29))
          (portref (member DIB 30) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_0__RAMB16_S4_1))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_2__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2__ALU_Bit_I1_alu_AddSub "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2].ALU_Bit_I1/alu_AddSub") (joined
          (portref LI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value_2_ "U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value[2]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_2))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward2_LUT2))
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x183))
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_18__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref DPRA2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          )
         )
         (net (rename U0_dlmb_M_DBus_3_ "U0/dlmb_M_DBus[3]") (joined
          (portref D (instanceref U0_iomodule_0_write_data_28))
          (portref (member DIB 31) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_0__RAMB16_S4_1))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_3__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_serial_Data "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/serial_Data") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_serial_Data))
          (portref I2 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Run_tx_Start_AND_430_o1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value_3_ "U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value[3]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_3))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward2_LUT2))
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x183))
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_19__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref DPRA3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7__Operand_Select_Bit_I_op2_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/op2_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7__Operand_Select_Bit_I_Op2_DFF))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7__Operand_Select_Bit_I_Mmux_op2_I1))
          )
         )
         (net (rename U0_dlmb_M_DBus_4_ "U0/dlmb_M_DBus[4]") (joined
          (portref D (instanceref U0_iomodule_0_write_data_27))
          (portref (member DIB 28) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_1__RAMB16_S4_1))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_4__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11__Operand_Select_Bit_I_op2_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[11].Operand_Select_Bit_I/op2_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11__Operand_Select_Bit_I_Op2_DFF))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11__Operand_Select_Bit_I_Mmux_op2_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value_4_ "U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value[4]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_4))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward2_LUT3))
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x183))
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_20__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref DPRA4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          )
         )
         (net (rename U0_dlmb_M_DBus_5_ "U0/dlmb_M_DBus[5]") (joined
          (portref D (instanceref U0_iomodule_0_write_data_26))
          (portref (member DIB 29) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_1__RAMB16_S4_1))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_5__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7__ALU_Bit_I1_alu_AddSub "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7].ALU_Bit_I1/alu_AddSub") (joined
          (portref LI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_delay_slot_instr "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/delay_slot_instr") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_delay_slot_instr))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_19))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14__ALU_Bit_I1_op2_is_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[14].ALU_Bit_I1/op2_is_1") (joined
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value_5_ "U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value[5]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_5))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_21__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_21__AND_22_o1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_21__AND_21_o2))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x182))
          )
         )
         (net (rename U0_dlmb_M_DBus_6_ "U0/dlmb_M_DBus[6]") (joined
          (portref D (instanceref U0_iomodule_0_write_data_25))
          (portref (member DIB 30) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_1__RAMB16_S4_1))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_6__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter_0_ "U0/Debug.mdm_0/MDM_Core_I1/TDI_Shifter[0]") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter_0))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value_6_ "U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value[6]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_6))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_22__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x182))
          )
         )
         (net (rename U0_dlmb_M_DBus_7_ "U0/dlmb_M_DBus[7]") (joined
          (portref D (instanceref U0_iomodule_0_write_data_24))
          (portref (member DIB 31) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_1__RAMB16_S4_1))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_7__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter_1_ "U0/Debug.mdm_0/MDM_Core_I1/TDI_Shifter[1]") (joined
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter_0))
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter_1))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value_7_ "U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value[7]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_7))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_23__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x182))
          )
         )
         (net (rename U0_dlmb_M_DBus_8_ "U0/dlmb_M_DBus[8]") (joined
          (portref D (instanceref U0_iomodule_0_write_data_23))
          (portref (member DIB 28) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_2__RAMB16_S4_1))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_0__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24__PC_Bit_I_xor_Sum "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/xor_Sum") (joined
          (portref LI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24__PC_Bit_I_XOR_X))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24__PC_Bit_I_MUXCY_X))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24__PC_Bit_I_SUM_I))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter_2_ "U0/Debug.mdm_0/MDM_Core_I1/TDI_Shifter[2]") (joined
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter_1))
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter_2))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_2))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19__PC_Bit_I_xor_Sum "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I/xor_Sum") (joined
          (portref LI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19__PC_Bit_I_XOR_X))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19__PC_Bit_I_MUXCY_X))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19__PC_Bit_I_SUM_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18__PC_Bit_I_pc_Sum "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/pc_Sum") (joined
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18__PC_Bit_I_NewPC_Mux))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18__PC_Bit_I_XOR_X))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23__PC_Bit_I_pc_Sum "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/pc_Sum") (joined
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23__PC_Bit_I_NewPC_Mux))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23__PC_Bit_I_XOR_X))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value_8_ "U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value[8]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_8))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_24__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24__Operand_Select_Bit_I_Mmux_op2_I11))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x182))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4333_o11 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_GND_12_o_GND_12_o_MUX_4333_o11") (joined
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_Reg_Test_Equal_N_i11))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4329_o11))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_use_Reg_Neg_DI_i11))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_use_Reg_Neg_S_i11))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4333_o111))
          )
         )
         (net (rename U0_dlmb_M_DBus_9_ "U0/dlmb_M_DBus[9]") (joined
          (portref D (instanceref U0_iomodule_0_write_data_22))
          (portref (member DIB 29) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_2__RAMB16_S4_1))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_1__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter_3_ "U0/Debug.mdm_0/MDM_Core_I1/TDI_Shifter[3]") (joined
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter_2))
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter_3))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_3))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value_9_ "U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value[9]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_9))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_FPU_Cond_0))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_25__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25__Operand_Select_Bit_I_Mmux_op2_I11))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4241_o11))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4242_o11))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x182))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_PWR_12_o_PWR_12_o_MUX_4237_o1_SW0))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_glue_set))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_0_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count[0]") (joined
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_1_Use_unisim_MB_SRL16E_I1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_2_Use_unisim_MB_SRL16E_I1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_5__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_1__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_6__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_2__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_8_Use_unisim_MB_SRL16E_I1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_7_Use_unisim_MB_SRL16E_I1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_8__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_7__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_4__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_3__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_3_Use_unisim_MB_SRL16E_I1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_4_Use_unisim_MB_SRL16E_I1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_GND_164_o_PWR_65_o_MUX_4604_o11))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i129))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i135))
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i136))
          (portref I4 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i137))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_0))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut_0_))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_0_ "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_i[0]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_0))
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Test_Equal_N "U0/microblaze_I/MicroBlaze_Core_I/Area.reg_Test_Equal_N") (joined
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_0__I_Part_Of_Zero_Detect))
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_1__I_Part_Of_Zero_Detect))
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_2__I_Part_Of_Zero_Detect))
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_3__I_Part_Of_Zero_Detect))
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_4__I_Part_Of_Zero_Detect))
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_5__I_Part_Of_Zero_Detect))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Reg_Test_Equal_N_FDRE))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_1_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count[1]") (joined
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_1_Use_unisim_MB_SRL16E_I1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_2_Use_unisim_MB_SRL16E_I1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_5__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_1__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_6__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_2__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_8_Use_unisim_MB_SRL16E_I1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_7_Use_unisim_MB_SRL16E_I1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_8__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_7__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_4__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_3__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_3_Use_unisim_MB_SRL16E_I1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_4_Use_unisim_MB_SRL16E_I1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_GND_164_o_PWR_65_o_MUX_4604_o11))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i116))
          (portref I5 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i120))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i124))
          (portref I5 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i128))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i133))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i134))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i135))
          (portref I3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i137))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut_1_))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_1_ "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_i[1]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_1))
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2__Operand_Select_Bit_I_op1_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[2].Operand_Select_Bit_I/op1_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2__Operand_Select_Bit_I_Op1_DFF))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          )
         )
         (net (rename U0_ilmb_M_AddrStrobe "U0/ilmb_M_AddrStrobe") (joined
          (portref D (instanceref U0_ilmb_cntlr_lmb_as))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PC_Write1))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_i_AS_I))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_glue_ce))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I_rstpot))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_glue_rst))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch_glue_set))
          (portref ENA (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_7__RAMB16_S4_1))
          (portref ENA (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_6__RAMB16_S4_1))
          (portref ENA (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_5__RAMB16_S4_1))
          (portref ENA (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_4__RAMB16_S4_1))
          (portref ENA (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_3__RAMB16_S4_1))
          (portref ENA (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_2__RAMB16_S4_1))
          (portref ENA (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_1__RAMB16_S4_1))
          (portref ENA (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_0__RAMB16_S4_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_2_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count[2]") (joined
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_1_Use_unisim_MB_SRL16E_I1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_2_Use_unisim_MB_SRL16E_I1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_5__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_1__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_6__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_2__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_8_Use_unisim_MB_SRL16E_I1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_7_Use_unisim_MB_SRL16E_I1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_8__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_7__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_4__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_3__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_3_Use_unisim_MB_SRL16E_I1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_4_Use_unisim_MB_SRL16E_I1))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_GND_164_o_PWR_65_o_MUX_4604_o11))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO1111181))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i113))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i114))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i117))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i118))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i121))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i122))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i125))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i126))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i133))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i134))
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i137))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_2))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut_2_))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_71 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_TDO_Config_Word_71") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_71))
          (portref I4 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i132_SW0))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_2_ "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_i[2]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_2))
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_2))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27__Operand_Select_Bit_I_op1_Reg "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/op1_Reg") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_3_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count[3]") (joined
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_1_Use_unisim_MB_SRL16E_I1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_2_Use_unisim_MB_SRL16E_I1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_5__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_1__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_6__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_2__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_8_Use_unisim_MB_SRL16E_I1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_7_Use_unisim_MB_SRL16E_I1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_8__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_7__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_4__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_3__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_3_Use_unisim_MB_SRL16E_I1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_4_Use_unisim_MB_SRL16E_I1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_GND_164_o_PWR_65_o_MUX_4604_o11))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO1111181))
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i113))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i114))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i115))
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i117))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i118))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i119))
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i121))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i122))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i123))
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i125))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i126))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i127))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i136))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i137))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_3))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut_3_))
          )
         )
         (net (rename U0_ilmb_port_BRAM_Din_10_ "U0/ilmb_port_BRAM_Din[10]") (joined
          (portref (member DOA 30) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_2__RAMB16_S4_1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_10__I_MUX_LUT6))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_3_ "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_i[3]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_3))
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_3))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_4_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count[4]") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_6))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_7))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_71))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_8))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_GND_164_o_PWR_65_o_MUX_4604_o11))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO1111181))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i113))
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i114))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i115))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i117))
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i118))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i119))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i121))
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i122))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i123))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i125))
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i126))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i127))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i136))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i137))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_4))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut_4_))
          )
         )
         (net (rename U0_ilmb_port_BRAM_Din_11_ "U0/ilmb_port_BRAM_Din[11]") (joined
          (portref (member DOA 31) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_2__RAMB16_S4_1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_11__I_MUX_LUT6))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_4_ "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_i[4]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_4))
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_4))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_5_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count[5]") (joined
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_6))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_7))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_71))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_8))
          (portref I5 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i129))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_5))
          (portref I4 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i132))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut_5_))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/load_Store_i") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_Mem_Strobe11))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Write_Strobe1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_lwx_swx_Write_Carry_i1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reset_OR_DriverANDClockEnable31))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_without_dbg1))
          (portref I1 (instanceref U0_iomodule_0_LMB_ReadStrobe_LMB_AddrStrobe_AND_392_o))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_ex_Valid_inHibit_EX_MUX_4104_o1_SW0))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I__n1053_inv))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I__n0922))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_MSR_Carry1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_s_I11))
          )
         )
         (net (rename U0_ilmb_port_BRAM_Din_12_ "U0/ilmb_port_BRAM_Din[12]") (joined
          (portref (member DOA 28) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_3__RAMB16_S4_1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_12__I_MUX_LUT6))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_5_ "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_i[5]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_5))
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_Select_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_Now_Select_I") (joined
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Using_Breakable_Pipe_Take_Intr_MUXCY_2))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_Select_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_6_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count[6]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_6))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut_6_))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i132_SW0))
          )
         )
         (net (rename U0_ilmb_port_BRAM_Din_13_ "U0/ilmb_port_BRAM_Din[13]") (joined
          (portref (member DOA 29) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_3__RAMB16_S4_1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_13__I_MUX_LUT6))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_6_ "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_i[6]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_6))
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2__Operand_Select_Bit_I_op2_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[2].Operand_Select_Bit_I/op2_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2__Operand_Select_Bit_I_Op2_DFF))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2__Operand_Select_Bit_I_Mmux_op2_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump_Carry1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/jump_Carry1") (joined
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_MUXCY_JUMP_CARRY))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_MUXCY_JUMP_CARRY2))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_7_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count[7]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_7))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut_7_))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i132_SW0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump_Carry2 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/jump_Carry2") (joined
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_MUXCY_JUMP_CARRY2))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_MUXCY_JUMP_CARRY3))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_ex_Valid_inHibit_EX_MUX_4104_o1_SW0))
          )
         )
         (net (rename U0_ilmb_port_BRAM_Din_14_ "U0/ilmb_port_BRAM_Din[14]") (joined
          (portref (member DOA 30) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_3__RAMB16_S4_1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_14__I_MUX_LUT6))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_7_ "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_i[7]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_7))
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_7))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_1_ "U0/Debug.mdm_0/MDM_Core_I1/Config_Reg[1]") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_1))
          (portref I3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i11))
          )
         )
         (net (rename U0_ilmb_port_BRAM_Din_15_ "U0/ilmb_port_BRAM_Din[15]") (joined
          (portref (member DOA 31) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_3__RAMB16_S4_1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_15__I_MUX_LUT6))
          )
         )
         (net (rename U0_ilmb_port_BRAM_Din_20_ "U0/ilmb_port_BRAM_Din[20]") (joined
          (portref (member DOA 28) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_5__RAMB16_S4_1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_4__I_MUX_LUT6))
          )
         )
         (net (rename U0_dlmb_M_ABus_10_ "U0/dlmb_M_ABus[10]") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10__Result_Mux_Bit_I_Mul_ALU_Mux))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Read_RX_Data_inv") (joined
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_0))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_1))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_2))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_3))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_4))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_5))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_6))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_7))
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv1))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_2_ "U0/Debug.mdm_0/MDM_Core_I1/Config_Reg[2]") (joined
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_1))
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_2))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0__Operand_Select_Bit_I_op1_SPR "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/op1_SPR") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0__Operand_Select_Bit_I_Mmux_op1_SPR11))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          )
         )
         (net (rename U0_ilmb_port_BRAM_Din_16_ "U0/ilmb_port_BRAM_Din[16]") (joined
          (portref (member DOA 28) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_4__RAMB16_S4_1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_0__I_MUX_LUT6))
          )
         )
         (net (rename U0_ilmb_port_BRAM_Din_21_ "U0/ilmb_port_BRAM_Din[21]") (joined
          (portref (member DOA 29) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_5__RAMB16_S4_1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_5__I_MUX_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28__Operand_Select_Bit_I_op1_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/op1_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28__Operand_Select_Bit_I_Op1_DFF))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_EX_First_Cycle "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/EX_First_Cycle") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_EX_First_Cycle))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I__n09431))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4150_o1_SW0))
          )
         )
         (net (rename U0_dlmb_M_ABus_11_ "U0/dlmb_M_ABus[11]") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11__Result_Mux_Bit_I_Mul_ALU_Mux))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_3_ "U0/Debug.mdm_0/MDM_Core_I1/Config_Reg[3]") (joined
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_2))
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_3))
          )
         )
         (net (rename U0_ilmb_port_BRAM_Din_17_ "U0/ilmb_port_BRAM_Din[17]") (joined
          (portref (member DOA 29) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_4__RAMB16_S4_1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_1__I_MUX_LUT6))
          )
         )
         (net (rename U0_ilmb_port_BRAM_Din_22_ "U0/ilmb_port_BRAM_Din[22]") (joined
          (portref (member DOA 30) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_5__RAMB16_S4_1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_6__I_MUX_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1__Shift_Logic_Bit_I_logic_Res_i "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[1].Shift_Logic_Bit_I/logic_Res_i") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1__Shift_Logic_Bit_I_Logic_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_dlmb_M_ABus_12_ "U0/dlmb_M_ABus[12]") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12__Result_Mux_Bit_I_Mul_ALU_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_continue_from_brk "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/continue_from_brk") (joined
          (portref CLR (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_continue_from_brk_TClk))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_single_Step_CPU_11))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_single_Step_CPU_21))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_single_Step_CPU11))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_continue_from_brk))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26__Shift_Logic_Bit_I_logic_Res_i "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[26].Shift_Logic_Bit_I/logic_Res_i") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26__Shift_Logic_Bit_I_Logic_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_4_ "U0/Debug.mdm_0/MDM_Core_I1/Config_Reg[4]") (joined
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_3))
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_4))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK") (joined
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_0))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_2))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_3))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_4))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_5))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_6))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_7))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_8))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_9))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_10))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_11))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_12))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_13))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_14))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_15))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_16))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_17))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_18))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_19))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_20))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_21))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_22))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_23))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_24))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_25))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_26))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_27))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_28))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_29))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_30))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_31))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr2_TCK))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31__Shift_Logic_Bit_I_logic_Res_i "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[31].Shift_Logic_Bit_I/logic_Res_i") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31__Shift_Logic_Bit_I_Logic_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Ext_BRK_ext_nm_brk_i_OR_90_o "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Ext_BRK_ext_nm_brk_i_OR_90_o") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Ext_BRK_ext_nm_brk_i_OR_90_o1))
          )
         )
         (net (rename U0_dlmb_port_BRAM_Din_0_ "U0/dlmb_port_BRAM_Din[0]") (joined
          (portref I5 (instanceref U0_dlmb_DBus_Oring_Res_0_1))
          (portref (member DOB 28) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_0__RAMB16_S4_1))
          )
         )
         (net (rename U0_ilmb_port_BRAM_Din_18_ "U0/ilmb_port_BRAM_Din[18]") (joined
          (portref (member DOA 30) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_4__RAMB16_S4_1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_2__I_MUX_LUT6))
          )
         )
         (net (rename U0_ilmb_port_BRAM_Din_23_ "U0/ilmb_port_BRAM_Din[23]") (joined
          (portref (member DOA 31) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_5__RAMB16_S4_1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_7__I_MUX_LUT6))
          )
         )
         (net (rename U0_dlmb_M_ABus_13_ "U0/dlmb_M_ABus[13]") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13__Result_Mux_Bit_I_Mul_ALU_Mux))
          )
         )
         (net (rename U0_dlmb_port_BRAM_Din_1_ "U0/dlmb_port_BRAM_Din[1]") (joined
          (portref I5 (instanceref U0_dlmb_DBus_Oring_Res_1_1))
          (portref (member DOB 29) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_0__RAMB16_S4_1))
          )
         )
         (net (rename U0_ilmb_port_BRAM_Din_24_ "U0/ilmb_port_BRAM_Din[24]") (joined
          (portref (member DOA 28) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_6__RAMB16_S4_1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_8__I_MUX_LUT6))
          )
         )
         (net (rename U0_ilmb_port_BRAM_Din_19_ "U0/ilmb_port_BRAM_Din[19]") (joined
          (portref (member DOA 31) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_4__RAMB16_S4_1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_3__I_MUX_LUT6))
          )
         )
         (net (rename U0_dlmb_M_ABus_14_ "U0/dlmb_M_ABus[14]") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14__Result_Mux_Bit_I_Mul_ALU_Mux))
          )
         )
         (net (rename U0_dlmb_port_BRAM_Din_2_ "U0/dlmb_port_BRAM_Din[2]") (joined
          (portref I5 (instanceref U0_dlmb_DBus_Oring_Res_2_1))
          (portref (member DOB 30) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_0__RAMB16_S4_1))
          )
         )
         (net (rename U0_ilmb_port_BRAM_Din_25_ "U0/ilmb_port_BRAM_Din[25]") (joined
          (portref (member DOA 29) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_6__RAMB16_S4_1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_9__I_MUX_LUT6))
          )
         )
         (net (rename U0_ilmb_port_BRAM_Din_30_ "U0/ilmb_port_BRAM_Din[30]") (joined
          (portref (member DOA 30) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_7__RAMB16_S4_1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_14__I_MUX_LUT6))
          )
         )
         (net (rename U0_dlmb_M_ABus_15_ "U0/dlmb_M_ABus[15]") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15__Result_Mux_Bit_I_Mul_ALU_Mux))
          )
         )
         (net (rename U0_dlmb_M_ABus_20_ "U0/dlmb_M_ABus[20]") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20__PC_Bit_I_NewPC_Mux))
          (portref (member ADDRB 2) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_7__RAMB16_S4_1))
          (portref (member ADDRB 2) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_6__RAMB16_S4_1))
          (portref (member ADDRB 2) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_5__RAMB16_S4_1))
          (portref (member ADDRB 2) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_4__RAMB16_S4_1))
          (portref (member ADDRB 2) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_3__RAMB16_S4_1))
          (portref (member ADDRB 2) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_2__RAMB16_S4_1))
          (portref (member ADDRB 2) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_1__RAMB16_S4_1))
          (portref (member ADDRB 2) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_0__RAMB16_S4_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10__Shift_Logic_Bit_I_shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[10].Shift_Logic_Bit_I/shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10__Shift_Logic_Bit_I_Shift_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_dlmb_port_BRAM_Din_3_ "U0/dlmb_port_BRAM_Din[3]") (joined
          (portref I5 (instanceref U0_dlmb_DBus_Oring_Res_3_1))
          (portref (member DOB 31) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_0__RAMB16_S4_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_cmd_rstpot "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/start_single_cmd_rstpot") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_cmd))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_cmd_rstpot))
          )
         )
         (net (rename U0_iomodule_0_uart_rx_read "U0/iomodule_0/uart_rx_read") (joined
          (portref O (instanceref U0_iomodule_0_uart_rx_read1))
          (portref I1 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_exists_i_rstpot))
          )
         )
         (net (rename U0_ilmb_port_BRAM_Din_26_ "U0/ilmb_port_BRAM_Din[26]") (joined
          (portref (member DOA 30) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_6__RAMB16_S4_1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_10__I_MUX_LUT6))
          )
         )
         (net (rename U0_ilmb_port_BRAM_Din_31_ "U0/ilmb_port_BRAM_Din[31]") (joined
          (portref (member DOA 31) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_7__RAMB16_S4_1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_15__I_MUX_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28__Operand_Select_Bit_I_op2_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/op2_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28__Operand_Select_Bit_I_Op2_DFF))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28__Operand_Select_Bit_I_Mmux_op2_I11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/is_swx_I") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_Mem_Strobe11))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Write_Strobe1))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_lwx_swx_Write_Carry_i1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_D_AS1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I__n0922_SW0))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_MSR_Carry1_SW0))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_29__Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_ce))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_swx_ready_rstpot))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I__n1053_inv_SW0))
          )
         )
         (net (rename U0_LMB_Rst "U0/LMB_Rst") (joined
          (portref Q (instanceref U0_LMB_Rst))
          (portref S (instanceref U0_ilmb_POR_FF_I))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_0))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_1))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_2))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_3))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_4))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_5))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_6))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_7))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_8))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_9))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_10))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_11))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_12))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_13))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_14))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_15))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_7))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_6))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_5))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_4))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_3))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_2))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_1))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_0))
          (portref S (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_TX))
          (portref S (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel_2))
          (portref S (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel_1))
          (portref S (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel_0))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_serial_Data))
          (portref S (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_2))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_0))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_1))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_2))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_3))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_4))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_5))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_6))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_7))
          (portref S (instanceref U0_dlmb_POR_FF_I))
          (portref I0 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_stop_Bit_Position_GND_4442_o_MUX_4850_o11))
          (portref I0 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_previous_RX_GND_4442_o_MUX_4831_o11))
          (portref I0 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_RX_PWR_128_o_MUX_4828_o11))
          (portref I0 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_start_Edge_Detected_GND_4442_o_MUX_4833_o11))
          (portref I0 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1__n0073_inv1))
          (portref I1 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Mmux_Implement_FIT_Using_Counter_Cnt_0__PWR_136_o_mux_0_OUT21))
          (portref I1 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Mmux_Implement_FIT_Using_Counter_Cnt_0__PWR_136_o_mux_0_OUT41))
          (portref I1 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Mmux_Implement_FIT_Using_Counter_Cnt_0__PWR_136_o_mux_0_OUT51))
          (portref I1 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Mmux_Implement_FIT_Using_Counter_Cnt_0__PWR_136_o_mux_0_OUT61))
          (portref I1 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Mmux_Implement_FIT_Using_Counter_Cnt_0__PWR_136_o_mux_0_OUT81))
          (portref I2 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Mmux_Implement_FIT_Using_Counter_Cnt_0__PWR_136_o_mux_0_OUT11))
          (portref I2 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Mmux_Implement_FIT_Using_Counter_Cnt_0__PWR_136_o_mux_0_OUT31))
          (portref I2 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Mmux_Implement_FIT_Using_Counter_Cnt_0__PWR_136_o_mux_0_OUT91))
          (portref I2 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Mmux_Implement_FIT_Using_Counter_Cnt_0__PWR_136_o_mux_0_OUT71))
          (portref S (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_buffer_empty_i))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_overrun_error))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_frame_error))
          (portref R (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i_0))
          (portref I0 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_rstpot))
          (portref I1 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_buffer_empty_i_glue_rst))
          (portref I0 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_running_rstpot))
          (portref I0 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_exists_i_rstpot))
          (portref I0 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_data_is_sent_rstpot))
          (portref I0 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Start_rstpot))
          (portref I0 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits_rstpot))
          (portref I0 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Interrupt_i_rstpot))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SEL_data_cmd_AND_375_o "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SEL_data_cmd_AND_375_o") (joined
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_7))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_6))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_5))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_4))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_3))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_2))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_1))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_0))
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SEL_data_cmd_AND_375_o1))
          )
         )
         (net (rename U0_dlmb_M_ABus_16_ "U0/dlmb_M_ABus[16]") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16__Result_Mux_Bit_I_Mul_ALU_Mux))
          )
         )
         (net (rename U0_dlmb_M_ABus_21_ "U0/dlmb_M_ABus[21]") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21__PC_Bit_I_NewPC_Mux))
          (portref (member ADDRB 3) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_7__RAMB16_S4_1))
          (portref (member ADDRB 3) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_6__RAMB16_S4_1))
          (portref (member ADDRB 3) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_5__RAMB16_S4_1))
          (portref (member ADDRB 3) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_4__RAMB16_S4_1))
          (portref (member ADDRB 3) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_3__RAMB16_S4_1))
          (portref (member ADDRB 3) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_2__RAMB16_S4_1))
          (portref (member ADDRB 3) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_1__RAMB16_S4_1))
          (portref (member ADDRB 3) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_0__RAMB16_S4_1))
          )
         )
         (net (rename U0_iomodule_0_lmb_abus_Q_0_ "U0/iomodule_0/lmb_abus_Q[0]") (joined
          (portref Q (instanceref U0_iomodule_0_lmb_abus_Q_0))
          (portref I0 (instanceref U0_iomodule_0_Mmux_gpo2_write11))
          (portref I0 (instanceref U0_iomodule_0_Mmux_gpo1_write11))
          (portref I0 (instanceref U0_iomodule_0_Mmux_uart_tx_write11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_N_rstpot "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_Step_N_rstpot") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_N))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_N_rstpot))
          )
         )
         (net (rename U0_dlmb_port_BRAM_Din_4_ "U0/dlmb_port_BRAM_Din[4]") (joined
          (portref I5 (instanceref U0_dlmb_DBus_Oring_Res_4_1))
          (portref (member DOB 28) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_1__RAMB16_S4_1))
          )
         )
         (net (rename U0_ilmb_port_BRAM_Din_27_ "U0/ilmb_port_BRAM_Din[27]") (joined
          (portref (member DOA 31) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_6__RAMB16_S4_1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_11__I_MUX_LUT6))
          )
         )
         (net (rename U0_dlmb_M_ABus_22_ "U0/dlmb_M_ABus[22]") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22__PC_Bit_I_NewPC_Mux))
          (portref (member ADDRB 4) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_7__RAMB16_S4_1))
          (portref (member ADDRB 4) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_6__RAMB16_S4_1))
          (portref (member ADDRB 4) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_5__RAMB16_S4_1))
          (portref (member ADDRB 4) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_4__RAMB16_S4_1))
          (portref (member ADDRB 4) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_3__RAMB16_S4_1))
          (portref (member ADDRB 4) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_2__RAMB16_S4_1))
          (portref (member ADDRB 4) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_1__RAMB16_S4_1))
          (portref (member ADDRB 4) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_0__RAMB16_S4_1))
          )
         )
         (net (rename U0_dlmb_M_ABus_17_ "U0/dlmb_M_ABus[17]") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17__Result_Mux_Bit_I_Mul_ALU_Mux))
          )
         )
         (net (rename U0_iomodule_0_lmb_abus_Q_1_ "U0/iomodule_0/lmb_abus_Q[1]") (joined
          (portref Q (instanceref U0_iomodule_0_lmb_abus_Q_1))
          (portref I4 (instanceref U0_iomodule_0_uart_status_read1))
          (portref I4 (instanceref U0_iomodule_0_uart_rx_read1))
          (portref I0 (instanceref U0_iomodule_0_GND_4408_o_lmb_reg_write_AND_396_o11))
          (portref I0 (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv1))
          (portref I0 (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd1))
          (portref I4 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv1))
          (portref I1 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_Read_inv1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0__ALU_Bit_I1_alu_AddSub "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1/alu_AddSub") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0__ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_I_ALU_LUT_2))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0__ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_MUXCY_I))
          (portref LI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0__ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_XOR_I))
          )
         )
         (net (rename U0_dlmb_port_BRAM_Din_5_ "U0/dlmb_port_BRAM_Din[5]") (joined
          (portref I5 (instanceref U0_dlmb_DBus_Oring_Res_5_1))
          (portref (member DOB 29) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_1__RAMB16_S4_1))
          )
         )
         (net (rename U0_ilmb_port_BRAM_Din_28_ "U0/ilmb_port_BRAM_Din[28]") (joined
          (portref (member DOA 28) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_7__RAMB16_S4_1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_12__I_MUX_LUT6))
          )
         )
         (net (rename U0_dlmb_M_ABus_23_ "U0/dlmb_M_ABus[23]") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23__PC_Bit_I_NewPC_Mux))
          (portref (member ADDRB 5) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_7__RAMB16_S4_1))
          (portref (member ADDRB 5) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_6__RAMB16_S4_1))
          (portref (member ADDRB 5) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_5__RAMB16_S4_1))
          (portref (member ADDRB 5) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_4__RAMB16_S4_1))
          (portref (member ADDRB 5) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_3__RAMB16_S4_1))
          (portref (member ADDRB 5) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_2__RAMB16_S4_1))
          (portref (member ADDRB 5) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_1__RAMB16_S4_1))
          (portref (member ADDRB 5) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_0__RAMB16_S4_1))
          )
         )
         (net (rename U0_dlmb_M_ABus_18_ "U0/dlmb_M_ABus[18]") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18__PC_Bit_I_NewPC_Mux))
          (portref (member ADDRB 0) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_7__RAMB16_S4_1))
          (portref (member ADDRB 0) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_6__RAMB16_S4_1))
          (portref (member ADDRB 0) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_5__RAMB16_S4_1))
          (portref (member ADDRB 0) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_4__RAMB16_S4_1))
          (portref (member ADDRB 0) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_3__RAMB16_S4_1))
          (portref (member ADDRB 0) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_2__RAMB16_S4_1))
          (portref (member ADDRB 0) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_1__RAMB16_S4_1))
          (portref (member ADDRB 0) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_0__RAMB16_S4_1))
          )
         )
         (net (rename U0_iomodule_0_lmb_abus_Q_2_ "U0/iomodule_0/lmb_abus_Q[2]") (joined
          (portref Q (instanceref U0_iomodule_0_lmb_abus_Q_2))
          (portref I2 (instanceref U0_iomodule_0_uart_status_read1))
          (portref I2 (instanceref U0_iomodule_0_uart_rx_read1))
          (portref I1 (instanceref U0_iomodule_0_GND_4408_o_lmb_reg_write_AND_396_o11))
          (portref I3 (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv1))
          (portref I4 (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd1))
          (portref I2 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv1))
          (portref I2 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_Read_inv1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_rstpot "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/if_debug_ready_i_rstpot") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_rstpot))
          )
         )
         (net (rename U0_dlmb_port_BRAM_Din_6_ "U0/dlmb_port_BRAM_Din[6]") (joined
          (portref I5 (instanceref U0_dlmb_DBus_Oring_Res_6_1))
          (portref (member DOB 30) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_1__RAMB16_S4_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28__PC_Bit_I_xor_Sum "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/xor_Sum") (joined
          (portref LI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28__PC_Bit_I_XOR_X))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28__PC_Bit_I_MUXCY_X))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28__PC_Bit_I_SUM_I))
          )
         )
         (net (rename U0_ilmb_port_BRAM_Din_29_ "U0/ilmb_port_BRAM_Din[29]") (joined
          (portref (member DOA 29) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_7__RAMB16_S4_1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_13__I_MUX_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ifetch_carry1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ifetch_carry1") (joined
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_iFetch_MuxCY_1))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_iFetch_MuxCY_2))
          )
         )
         (net (rename U0_dlmb_M_ABus_24_ "U0/dlmb_M_ABus[24]") (joined
          (portref D (instanceref U0_iomodule_0_lmb_abus_Q_0))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24__PC_Bit_I_NewPC_Mux))
          (portref (member ADDRB 6) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_7__RAMB16_S4_1))
          (portref (member ADDRB 6) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_6__RAMB16_S4_1))
          (portref (member ADDRB 6) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_5__RAMB16_S4_1))
          (portref (member ADDRB 6) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_4__RAMB16_S4_1))
          (portref (member ADDRB 6) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_3__RAMB16_S4_1))
          (portref (member ADDRB 6) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_2__RAMB16_S4_1))
          (portref (member ADDRB 6) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_1__RAMB16_S4_1))
          (portref (member ADDRB 6) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_0__RAMB16_S4_1))
          )
         )
         (net (rename U0_dlmb_M_ABus_19_ "U0/dlmb_M_ABus[19]") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19__PC_Bit_I_NewPC_Mux))
          (portref (member ADDRB 1) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_7__RAMB16_S4_1))
          (portref (member ADDRB 1) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_6__RAMB16_S4_1))
          (portref (member ADDRB 1) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_5__RAMB16_S4_1))
          (portref (member ADDRB 1) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_4__RAMB16_S4_1))
          (portref (member ADDRB 1) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_3__RAMB16_S4_1))
          (portref (member ADDRB 1) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_2__RAMB16_S4_1))
          (portref (member ADDRB 1) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_1__RAMB16_S4_1))
          (portref (member ADDRB 1) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_0__RAMB16_S4_1))
          )
         )
         (net (rename U0_iomodule_0_lmb_abus_Q_3_ "U0/iomodule_0/lmb_abus_Q[3]") (joined
          (portref Q (instanceref U0_iomodule_0_lmb_abus_Q_3))
          (portref I1 (instanceref U0_iomodule_0_uart_status_read1))
          (portref I1 (instanceref U0_iomodule_0_uart_rx_read1))
          (portref I2 (instanceref U0_iomodule_0_Mmux_gpo2_write11))
          (portref I2 (instanceref U0_iomodule_0_Mmux_gpo1_write11))
          (portref I3 (instanceref U0_iomodule_0_Mmux_uart_tx_write11))
          (portref I5 (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv1))
          (portref I1 (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd1))
          (portref I0 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv1))
          (portref I5 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_Read_inv1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ifetch_carry2 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ifetch_carry2") (joined
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_iFetch_MuxCY_2))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_iFetch_MuxCY_3))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_i_AS_I))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_glue_set))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_MSR_1") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT331))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT321))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT311))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT301))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT31))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT291))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT281))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT271))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT231))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT23))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT41))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT51))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT61))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT11))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area__n0338_inv1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg_clear_glue_set))
          )
         )
         (net (rename U0_dlmb_port_BRAM_Din_7_ "U0/dlmb_port_BRAM_Din[7]") (joined
          (portref I5 (instanceref U0_dlmb_DBus_Oring_Res_7_1))
          (portref (member DOB 31) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_1__RAMB16_S4_1))
          )
         )
         (net (rename U0_dlmb_M_ABus_25_ "U0/dlmb_M_ABus[25]") (joined
          (portref D (instanceref U0_iomodule_0_lmb_abus_Q_1))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25__PC_Bit_I_NewPC_Mux))
          (portref (member ADDRB 7) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_7__RAMB16_S4_1))
          (portref (member ADDRB 7) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_6__RAMB16_S4_1))
          (portref (member ADDRB 7) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_5__RAMB16_S4_1))
          (portref (member ADDRB 7) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_4__RAMB16_S4_1))
          (portref (member ADDRB 7) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_3__RAMB16_S4_1))
          (portref (member ADDRB 7) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_2__RAMB16_S4_1))
          (portref (member ADDRB 7) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_1__RAMB16_S4_1))
          (portref (member ADDRB 7) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_0__RAMB16_S4_1))
          )
         )
         (net (rename U0_iomodule_0_lmb_abus_Q_4_ "U0/iomodule_0/lmb_abus_Q[4]") (joined
          (portref Q (instanceref U0_iomodule_0_lmb_abus_Q_4))
          (portref I0 (instanceref U0_iomodule_0_uart_status_read1))
          (portref I0 (instanceref U0_iomodule_0_uart_rx_read1))
          (portref I3 (instanceref U0_iomodule_0_Mmux_gpo2_write11))
          (portref I3 (instanceref U0_iomodule_0_Mmux_gpo1_write11))
          (portref I4 (instanceref U0_iomodule_0_Mmux_uart_tx_write11))
          (portref I1 (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv1))
          (portref I2 (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd1))
          (portref I5 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv1))
          (portref I3 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_Read_inv1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5__ALU_Bit_I1_alu_AddSub "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[5].ALU_Bit_I1/alu_AddSub") (joined
          (portref LI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_dlmb_port_BRAM_Din_8_ "U0/dlmb_port_BRAM_Din[8]") (joined
          (portref I5 (instanceref U0_dlmb_DBus_Oring_Res_8_1))
          (portref (member DOB 28) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_2__RAMB16_S4_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_LWX_SWX_Write_Carry "U0/microblaze_I/MicroBlaze_Core_I/Area.LWX_SWX_Write_Carry") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_lwx_swx_Write_Carry_i1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_29__Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_ce))
          )
         )
         (net (rename U0_dlmb_M_ABus_26_ "U0/dlmb_M_ABus[26]") (joined
          (portref D (instanceref U0_iomodule_0_lmb_abus_Q_2))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26__PC_Bit_I_NewPC_Mux))
          (portref (member ADDRB 8) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_7__RAMB16_S4_1))
          (portref (member ADDRB 8) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_6__RAMB16_S4_1))
          (portref (member ADDRB 8) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_5__RAMB16_S4_1))
          (portref (member ADDRB 8) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_4__RAMB16_S4_1))
          (portref (member ADDRB 8) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_3__RAMB16_S4_1))
          (portref (member ADDRB 8) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_2__RAMB16_S4_1))
          (portref (member ADDRB 8) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_1__RAMB16_S4_1))
          (portref (member ADDRB 8) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_0__RAMB16_S4_1))
          )
         )
         (net (rename U0_iomodule_0_lmb_abus_Q_5_ "U0/iomodule_0/lmb_abus_Q[5]") (joined
          (portref Q (instanceref U0_iomodule_0_lmb_abus_Q_5))
          (portref I3 (instanceref U0_iomodule_0_uart_status_read1))
          (portref I3 (instanceref U0_iomodule_0_uart_rx_read1))
          (portref I4 (instanceref U0_iomodule_0_Mmux_gpo2_write11))
          (portref I4 (instanceref U0_iomodule_0_Mmux_gpo1_write11))
          (portref I2 (instanceref U0_iomodule_0_Mmux_uart_tx_write11))
          (portref I2 (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv1))
          (portref I3 (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd1))
          (portref I3 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv1))
          (portref I0 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_Read_inv1))
          )
         )
         (net (rename U0_dlmb_port_BRAM_Din_9_ "U0/dlmb_port_BRAM_Din[9]") (joined
          (portref I5 (instanceref U0_dlmb_DBus_Oring_Res_9_1))
          (portref (member DOB 29) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_2__RAMB16_S4_1))
          )
         )
         (net (rename U0_dlmb_M_ABus_27_ "U0/dlmb_M_ABus[27]") (joined
          (portref D (instanceref U0_iomodule_0_lmb_abus_Q_3))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27__PC_Bit_I_NewPC_Mux))
          (portref (member ADDRB 9) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_7__RAMB16_S4_1))
          (portref (member ADDRB 9) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_6__RAMB16_S4_1))
          (portref (member ADDRB 9) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_5__RAMB16_S4_1))
          (portref (member ADDRB 9) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_4__RAMB16_S4_1))
          (portref (member ADDRB 9) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_3__RAMB16_S4_1))
          (portref (member ADDRB 9) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_2__RAMB16_S4_1))
          (portref (member ADDRB 9) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_1__RAMB16_S4_1))
          (portref (member ADDRB 9) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_0__RAMB16_S4_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27__Operand_Select_Bit_I_op1_SPR "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/op1_SPR") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27__Operand_Select_Bit_I_Mmux_op1_SPR11))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          )
         )
         (net (rename U0_dlmb_M_ABus_28_ "U0/dlmb_M_ABus[28]") (joined
          (portref D (instanceref U0_iomodule_0_lmb_abus_Q_4))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28__PC_Bit_I_NewPC_Mux))
          (portref (member ADDRB 10) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_7__RAMB16_S4_1))
          (portref (member ADDRB 10) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_6__RAMB16_S4_1))
          (portref (member ADDRB 10) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_5__RAMB16_S4_1))
          (portref (member ADDRB 10) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_4__RAMB16_S4_1))
          (portref (member ADDRB 10) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_3__RAMB16_S4_1))
          (portref (member ADDRB 10) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_2__RAMB16_S4_1))
          (portref (member ADDRB 10) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_1__RAMB16_S4_1))
          (portref (member ADDRB 10) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_0__RAMB16_S4_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23__Operand_Select_Bit_I_op1_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/op1_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23__Operand_Select_Bit_I_Op1_DFF))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_DOut_0_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_DOut[0]") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_0__SRL16E_I))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT81))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18__Operand_Select_Bit_I_op1_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I/op1_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18__Operand_Select_Bit_I_Op1_DFF))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_PC "U0/microblaze_I/MicroBlaze_Core_I/Area.opsel1_PC") (joined
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24__Operand_Select_Bit_I_Mmux_op1_SPR11))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25__Operand_Select_Bit_I_Mmux_op1_SPR11))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29__Operand_Select_Bit_I_Mmux_op1_SPR11))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30__Operand_Select_Bit_I_Mmux_op1_SPR11))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28__Operand_Select_Bit_I_Mmux_op1_SPR11))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27__Operand_Select_Bit_I_Mmux_op1_SPR11))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26__Operand_Select_Bit_I_Mmux_op1_SPR11))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0__Operand_Select_Bit_I_Mmux_op1_SPR11))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_OpSel1_PC1))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv") (joined
          (portref R (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_0))
          (portref R (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_1))
          (portref R (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_2))
          (portref R (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_3))
          (portref R (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_4))
          (portref CLR (instanceref U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_1))
          (portref PRE (instanceref U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_2))
          (portref PRE (instanceref U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_3))
          (portref PRE (instanceref U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_10))
          (portref PRE (instanceref U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_26))
          (portref PRE (instanceref U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_31))
          (portref CLR (instanceref U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_11))
          (portref CLR (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift1))
          (portref CLR (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift2))
          (portref CLR (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift3))
          (portref CLR (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift4))
          (portref CLR (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift5))
          (portref CLR (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift6))
          (portref CLR (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift7))
          (portref CLR (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift8))
          (portref CLR (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift9))
          (portref CLR (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift10))
          (portref CLR (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift11))
          (portref CLR (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift12))
          (portref CLR (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift13))
          (portref CLR (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift14))
          (portref CLR (instanceref U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_27))
          (portref CLR (instanceref U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_4))
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_SHIFT_inv1_INV_0))
          )
         )
         (net (rename U0_dlmb_M_ABus_29_ "U0/dlmb_M_ABus[29]") (joined
          (portref D (instanceref U0_iomodule_0_lmb_abus_Q_5))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29__PC_Bit_I_NewPC_Mux))
          (portref (member ADDRB 11) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_7__RAMB16_S4_1))
          (portref (member ADDRB 11) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_6__RAMB16_S4_1))
          (portref (member ADDRB 11) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_5__RAMB16_S4_1))
          (portref (member ADDRB 11) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_4__RAMB16_S4_1))
          (portref (member ADDRB 11) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_3__RAMB16_S4_1))
          (portref (member ADDRB 11) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_2__RAMB16_S4_1))
          (portref (member ADDRB 11) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_1__RAMB16_S4_1))
          (portref (member ADDRB 11) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_0__RAMB16_S4_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11__Shift_Logic_Bit_I_logic_Res_i "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[11].Shift_Logic_Bit_I/logic_Res_i") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11__Shift_Logic_Bit_I_Logic_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_DOut_1_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_DOut[1]") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_1__SRL16E_I))
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT71))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_DOut_2_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_DOut[2]") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_2__SRL16E_I))
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT61))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_DOut_3_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_DOut[3]") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_3__SRL16E_I))
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT51))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_10_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[10]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_10))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_10))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_DOut_4_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_DOut[4]") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_4__SRL16E_I))
          (portref I4 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT4))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_11_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[11]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_11))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18__Operand_Select_Bit_I_op2_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I/op2_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18__Operand_Select_Bit_I_Op2_DFF))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18__Operand_Select_Bit_I_Mmux_op2_I1))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_DOut_5_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_DOut[5]") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_5__SRL16E_I))
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT31))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23__Operand_Select_Bit_I_op2_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/op2_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23__Operand_Select_Bit_I_Op2_DFF))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23__Operand_Select_Bit_I_Mmux_op2_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_12_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[12]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_12))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_12))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0__Shift_Logic_Bit_I_shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[0].Shift_Logic_Bit_I/shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0__Shift_Logic_Bit_I_Shift_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_DOut_6_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_DOut[6]") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_6__SRL16E_I))
          (portref I4 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT2))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_13_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[13]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_13))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_13))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6__Result_Mux_Bit_I_mul_ALU_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[6].Result_Mux_Bit_I/mul_ALU_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_DOut_7_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_DOut[7]") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_7__SRL16E_I))
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_14_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[14]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_14))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_14))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Result_0_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Result[0]") (joined
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_0))
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mcount_shift_Count_xor_0_11_INV_0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_20_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[20]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_20))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_20))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_15_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[15]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_15))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_15))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I__n0139_inv "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/_n0139_inv") (joined
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_7))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_6))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_5))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_4))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_3))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_2))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_1))
          (portref CE (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0))
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I__n0139_inv1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_is_sleep "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_is_sleep") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_is_sleep))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I__n09431))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Result_1_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Result[1]") (joined
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_1))
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mcount_shift_Count_xor_1_11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_21_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[21]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_21))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_21))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_16_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[16]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_16))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_16))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Reset_Debug_Rst_OR_4_o "U0/microblaze_I/MicroBlaze_Core_I/Reset_Debug_Rst_OR_4_o") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Reset_DFF_reset_temp))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Reset_Debug_Rst_OR_4_o1))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Result_2_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Result[2]") (joined
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_2))
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mcount_shift_Count_xor_2_11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF_30__GND_12_o_MUX_4234_o "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF[30]_GND_12_o_MUX_4234_o") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Unsigned_Op))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_instr_OF_30__GND_12_o_MUX_4234_o11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_17_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[17]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_17))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_17))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_22_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[22]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_22))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_22))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10__Result_Mux_Bit_I_mul_ALU_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[10].Result_Mux_Bit_I/mul_ALU_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Result_3_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Result[3]") (joined
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_3))
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mcount_shift_Count_xor_3_11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_23_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[23]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_23))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_23))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_18_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[18]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_18))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_18))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Result_4_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Result[4]") (joined
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_4))
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mcount_shift_Count_xor_4_11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_24_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[24]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_24))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_24))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_19_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[19]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_19))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_19))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_4 "U0/Debug.mdm_0/MDM_Core_I1/Mshreg_Config_Reg_4") (joined
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_41))
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_4))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_30_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[30]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_30))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_30))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_25_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[25]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_25))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_25))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_31_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[31]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_31))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_31))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_26_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[26]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_26))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_26))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_32_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[32]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_32))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_32))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_27_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[27]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_27))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_27))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_28_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[28]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_28))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_28))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_29_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[29]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_29))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_29))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic_10_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic[10]") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic_11_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic[11]") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic_12_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic[12]") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_wb_read_imm_reg_1_i "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/wb_read_imm_reg_1_i") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_wb_read_imm_reg_1_i))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Full_32_bit_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3__ALU_Bit_I1_alu_AddSub "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3].ALU_Bit_I1/alu_AddSub") (joined
          (portref LI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i_0_rstpot "U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_0_rstpot") (joined
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i_0_rstpot))
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i_0))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_0_ "U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In[0]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_0))
          (portref I1 (instanceref U0_dlmb_DBus_Oring_tmp_or_SW0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_stopping_allowed_Area_Debug_Control_stopping_allowed_OR_223_o "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.stopping_allowed_Area_Debug_Control.stopping_allowed_OR_223_o") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_normal_stop_cmd_hold))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_stopping_allowed_Area_Debug_Control_stopping_allowed_OR_223_o1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic_13_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic[13]") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_0_ "U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status[0]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_0))
          (portref I1 (instanceref U0_dlmb_DBus_Oring_tmp_or))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_1_ "U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In[1]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_1))
          (portref I1 (instanceref U0_dlmb_DBus_Oring_Res_30_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic_14_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic[14]") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_2_ "U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In[2]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_2))
          (portref I1 (instanceref U0_dlmb_DBus_Oring_Res_29_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic_20_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic[20]") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic_15_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic[15]") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8__ALU_Bit_I1_alu_AddSub "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[8].ALU_Bit_I1/alu_AddSub") (joined
          (portref LI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12__ALU_Bit_I1_op2_is_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[12].ALU_Bit_I1/op2_is_1") (joined
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/opsel1_SPR_Select") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_OpSel1_SPR_Select_LUT_4))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Using_Breakable_Pipe_OpSel1_SPR_MUXCY_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Carry_2_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/buffer_Addr_Carry[2]") (joined
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_1__buffer_Addr_MUXCY_L))
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_2__buffer_Addr_MUXCY_L))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_1__buffer_Addr_XORCY_I))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_3_ "U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In[3]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_3))
          (portref I1 (instanceref U0_dlmb_DBus_Oring_Res_28__SW0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_running_clock_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Status_Reg_Handle.running_clock_1") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_24))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_running_clock_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic_16_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic[16]") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic_21_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic[21]") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_3_ "U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status[3]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_3))
          (portref I1 (instanceref U0_dlmb_DBus_Oring_Res_28_))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_I_0_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/alu_Op_I[0]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_ALU_OP0_FDRE))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_alu_Op_I11))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_h_Cnt_0_ "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/h_Cnt[0]") (joined
          (portref LI (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Counter_0__XORCY_I))
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Mmux_h_Cnt_0_11_INV_0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Carry_3_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/buffer_Addr_Carry[3]") (joined
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_3__buffer_Addr_MUXCY_L))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_2__buffer_Addr_MUXCY_L))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_2__buffer_Addr_XORCY_I))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_4_ "U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In[4]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_4))
          (portref I1 (instanceref U0_dlmb_DBus_Oring_Res_27_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic_22_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic[22]") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic_17_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic[17]") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_sum_A_0_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/sum_A[0]") (joined
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_0__FDRE_I))
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_0__XORCY_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_I_1_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/alu_Op_I[1]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_ALU_OP1_FDRE))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_alu_Op_I2))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_h_Cnt_1_ "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/h_Cnt[1]") (joined
          (portref S (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Counter_1__Used_MuxCY_MUXCY_L_I))
          (portref LI (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Counter_1__XORCY_I))
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Mmux_h_Cnt_1_11_INV_0))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_5_ "U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In[5]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_5))
          (portref I1 (instanceref U0_dlmb_DBus_Oring_Res_26__SW0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic_23_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic[23]") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic_18_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic[18]") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_5_ "U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status[5]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_5))
          (portref I1 (instanceref U0_dlmb_DBus_Oring_Res_26_))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_sum_A_1_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/sum_A[1]") (joined
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_1__FDRE_I))
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_1__XORCY_I))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_h_Cnt_2_ "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/h_Cnt[2]") (joined
          (portref S (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Counter_2__Used_MuxCY_MUXCY_L_I))
          (portref LI (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Counter_2__XORCY_I))
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Mmux_h_Cnt_2_11_INV_0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_carry_In "U0/microblaze_I/MicroBlaze_Core_I/Area.carry_In") (joined
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_No_Carry_Decoding_alu_carry_select_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_No_Carry_Decoding_alu_carry_select_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_No_Carry_Decoding_MULT_AND_I))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_No_Carry_Decoding_MULT_AND_I))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_ALU_Carry_FDRE))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_6_ "U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In[6]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_6))
          (portref I1 (instanceref U0_dlmb_DBus_Oring_Res_25__SW0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic_24_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic[24]") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic_19_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic[19]") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_6_ "U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status[6]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_6))
          (portref I1 (instanceref U0_dlmb_DBus_Oring_Res_25_))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_sum_A_2_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/sum_A[2]") (joined
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_2__FDRE_I))
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_2__XORCY_I))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_0_ "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOut[0]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_0))
          (portref I1 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Mmux_mux_0111))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_7_ "U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In[7]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_7))
          (portref I1 (instanceref U0_dlmb_DBus_Oring_Res_24_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic_30_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic[30]") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic_25_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic[25]") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_sum_A_3_ "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/sum_A[3]") (joined
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_3__FDRE_I))
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_3__XORCY_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_brki_hit "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/dbg_brki_hit") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_brki_hit))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_dbg_brki_hit_1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_of_brki_hit_dbg_brki_hit_OR_231_o1))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_1_ "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOut[1]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_1))
          (portref I2 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Mmux_mux_0111))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_8_ "U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In[8]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_8))
          (portref I3 (instanceref U0_dlmb_DBus_Oring_Res_23_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic_31_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic[31]") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic_26_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic[26]") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_2_ "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOut[2]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_2))
          (portref I1 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Mmux_mux_2311))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_9_ "U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In[9]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_9))
          (portref I3 (instanceref U0_dlmb_DBus_Oring_Res_22_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic_27_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic[27]") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_3_ "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOut[3]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_3))
          (portref I2 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Mmux_mux_2311))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_stopping_allowed_Area_Debug_Control_stopping_allowed_OR_225_o "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.stopping_allowed_Area_Debug_Control.stopping_allowed_OR_225_o") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_force_stop_cmd_hold))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_stopping_allowed_Area_Debug_Control_stopping_allowed_OR_225_o1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic_28_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic[28]") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_dlmb_Sl_DBus_32_ "U0/dlmb_Sl_DBus[32]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_31__fdr_i))
          (portref I0 (instanceref U0_dlmb_DBus_Oring_Res_0_1))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_4_ "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOut[4]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_4))
          (portref I1 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Mmux_mux_4511))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_low_addr_i_0_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/low_addr_i[0]") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_ADDR_LOW_ADDR_OUT_LUT6))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_low_addr_i_INST))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic_29_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_basic[29]") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_dlmb_Sl_DBus_33_ "U0/dlmb_Sl_DBus[33]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_30__fdr_i))
          (portref I0 (instanceref U0_dlmb_DBus_Oring_Res_1_1))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_5_ "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOut[5]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_5))
          (portref I2 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Mmux_mux_4511))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_jump1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/force_jump1") (joined
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_MUXCY_JUMP_CARRY))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_force_jump1_LUT3))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_low_addr_i_1_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/low_addr_i[1]") (joined
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_ADDR_LOW_ADDR_OUT_LUT6))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_low_addr_i_INST))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_jump2 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/force_jump2") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_force_jump2_LUT4))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_MUXCY_JUMP_CARRY2))
          )
         )
         (net (rename U0_dlmb_Sl_DBus_34_ "U0/dlmb_Sl_DBus[34]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_29__fdr_i))
          (portref I0 (instanceref U0_dlmb_DBus_Oring_Res_2_1))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_6_ "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOut[6]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_6))
          (portref I1 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Mmux_mux_6711))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_glue_set "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/reservation_glue_set") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_glue_set))
          )
         )
         (net (rename U0_dlmb_Sl_DBus_40_ "U0/dlmb_Sl_DBus[40]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_23__fdr_i))
          (portref I0 (instanceref U0_dlmb_DBus_Oring_Res_8_1))
          )
         )
         (net (rename U0_dlmb_Sl_DBus_35_ "U0/dlmb_Sl_DBus[35]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_28__fdr_i))
          (portref I0 (instanceref U0_dlmb_DBus_Oring_Res_3_1))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_7_ "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOut[7]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_7))
          (portref I2 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Mmux_mux_6711))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_exists_i_rstpot "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_exists_i_rstpot") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_exists_i))
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_exists_i_rstpot))
          )
         )
         (net (rename U0_dlmb_Sl_DBus_41_ "U0/dlmb_Sl_DBus[41]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_22__fdr_i))
          (portref I0 (instanceref U0_dlmb_DBus_Oring_Res_9_1))
          )
         )
         (net (rename U0_dlmb_Sl_DBus_36_ "U0/dlmb_Sl_DBus[36]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_27__fdr_i))
          (portref I0 (instanceref U0_dlmb_DBus_Oring_Res_4_1))
          )
         )
         (net (rename U0_dlmb_Sl_DBus_42_ "U0/dlmb_Sl_DBus[42]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_21__fdr_i))
          (portref I0 (instanceref U0_dlmb_DBus_Oring_Res_10_1))
          )
         )
         (net (rename U0_dlmb_Sl_DBus_37_ "U0/dlmb_Sl_DBus[37]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_26__fdr_i))
          (portref I0 (instanceref U0_dlmb_DBus_Oring_Res_5_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28__ALU_Bit_I1_alu_AddSub "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[28].ALU_Bit_I1/alu_AddSub") (joined
          (portref LI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_dlmb_Sl_DBus_43_ "U0/dlmb_Sl_DBus[43]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_20__fdr_i))
          (portref I0 (instanceref U0_dlmb_DBus_Oring_Res_11_1))
          )
         )
         (net (rename U0_dlmb_Sl_DBus_38_ "U0/dlmb_Sl_DBus[38]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_25__fdr_i))
          (portref I0 (instanceref U0_dlmb_DBus_Oring_Res_6_1))
          )
         )
         (net (rename U0_dlmb_Sl_DBus_44_ "U0/dlmb_Sl_DBus[44]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_19__fdr_i))
          (portref I0 (instanceref U0_dlmb_DBus_Oring_Res_12_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_hit_0_rstpot "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/dbg_hit_0_rstpot") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_hit_0_rstpot))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_hit_0))
          )
         )
         (net (rename U0_dlmb_Sl_DBus_39_ "U0/dlmb_Sl_DBus[39]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_24__fdr_i))
          (portref I0 (instanceref U0_dlmb_DBus_Oring_Res_7_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data_10_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data[10]") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          )
         )
         (net (rename U0_dlmb_Sl_DBus_45_ "U0/dlmb_Sl_DBus[45]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_18__fdr_i))
          (portref I0 (instanceref U0_dlmb_DBus_Oring_Res_13_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Reset_DFF_reset_temp "U0/microblaze_I/MicroBlaze_Core_I/Reset_DFF.reset_temp") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Reset_DFF_reset_temp))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_sync_reset))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data_11_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data[11]") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_SEL_inv "U0/Debug.mdm_0/MDM_Core_I1/SEL_inv") (joined
          (portref CLR (instanceref U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter_0))
          (portref CLR (instanceref U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter_1))
          (portref CLR (instanceref U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter_2))
          (portref CLR (instanceref U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter_3))
          (portref CLR (instanceref U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_0))
          (portref CLR (instanceref U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1))
          (portref CLR (instanceref U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_2))
          (portref CLR (instanceref U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_3))
          (portref CLR (instanceref U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_0))
          (portref CLR (instanceref U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_1))
          (portref CLR (instanceref U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_2))
          (portref CLR (instanceref U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_3))
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_SEL_inv1_INV_0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump_carry3_sel "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/jump_carry3_sel") (joined
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_MUXCY_JUMP_CARRY3))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_jump_carry3_sel11))
          )
         )
         (net (rename U0_dlmb_Sl_DBus_46_ "U0/dlmb_Sl_DBus[46]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_17__fdr_i))
          (portref I0 (instanceref U0_dlmb_DBus_Oring_Res_14_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data_12_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data[12]") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_PC_EX_i_20_ "U0/microblaze_I/MicroBlaze_Core_I/Area.PC_EX_i[20]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20__PC_Bit_I_PC_EX_DFF))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT41))
          )
         )
         (net (rename U0_dlmb_Sl_DBus_47_ "U0/dlmb_Sl_DBus[47]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_16__fdr_i))
          (portref I0 (instanceref U0_dlmb_DBus_Oring_Res_15_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data_13_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data[13]") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_enable_Interrupt_i "U0/microblaze_I/MicroBlaze_Core_I/Area.enable_Interrupt_i") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30__Operand_Select_Bit_I_Mmux_op1_SPR11))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT231))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_30__Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_30__Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_set))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_2__Used_MuxCY_MUXCY_L_I_rt "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].Used_MuxCY.MUXCY_L_I_rt") (joined
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_2__Used_MuxCY_MUXCY_L_I_rt))
          (portref S (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_2__Used_MuxCY_MUXCY_L_I))
          (portref LI (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_2__XORCY_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_PC_EX_i_21_ "U0/microblaze_I/MicroBlaze_Core_I/Area.PC_EX_i[21]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21__PC_Bit_I_PC_EX_DFF))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT31))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_rstpot "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/using_Imm_rstpot") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_rstpot))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data_14_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data[14]") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24__Operand_Select_Bit_I_op1_Reg "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/op1_Reg") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19__Operand_Select_Bit_I_op1_Reg "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/op1_Reg") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_PC_EX_i_22_ "U0/microblaze_I/MicroBlaze_Core_I/Area.PC_EX_i[22]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22__PC_Bit_I_PC_EX_DFF))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT23))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data_15_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data[15]") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data_20_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data[20]") (joined
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1__ALU_Bit_I1_alu_AddSub "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1].ALU_Bit_I1/alu_AddSub") (joined
          (portref LI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13__Operand_Select_Bit_I_op1_Reg "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[13].Operand_Select_Bit_I/op1_Reg") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6__Shift_Logic_Bit_I_logic_Res_i "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[6].Shift_Logic_Bit_I/logic_Res_i") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6__Shift_Logic_Bit_I_Logic_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_PC_EX_i_18_ "U0/microblaze_I/MicroBlaze_Core_I/Area.PC_EX_i[18]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18__PC_Bit_I_PC_EX_DFF))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT61))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_PC_EX_i_23_ "U0/microblaze_I/MicroBlaze_Core_I/Area.PC_EX_i[23]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23__PC_Bit_I_PC_EX_DFF))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT331))
          )
         )
         (net (rename U0_ilmb_LMB_Rst "U0/ilmb_LMB_Rst") (joined
          (portref Q (instanceref U0_ilmb_POR_FF_I))
          (portref R (instanceref U0_ilmb_cntlr_Sl_Rdy))
          (portref R (instanceref U0_ilmb_cntlr_lmb_as))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Reset_Debug_Rst_OR_4_o1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data_16_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data[16]") (joined
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data_21_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data[21]") (joined
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5__Operand_Select_Bit_I_op1_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[5].Operand_Select_Bit_I/op1_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5__Operand_Select_Bit_I_Op1_DFF))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_overrun_error "U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/overrun_error") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_5))
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_overrun_error))
          (portref I3 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_overrun_error_glue_set))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_PC_EX_i_24_ "U0/microblaze_I/MicroBlaze_Core_I/Area.PC_EX_i[24]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24__PC_Bit_I_PC_EX_DFF))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT321))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_PC_EX_i_19_ "U0/microblaze_I/MicroBlaze_Core_I/Area.PC_EX_i[19]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19__PC_Bit_I_PC_EX_DFF))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT51))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data_17_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data[17]") (joined
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data_22_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data[22]") (joined
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_xor_0_))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_PC_EX_i_25_ "U0/microblaze_I/MicroBlaze_Core_I/Area.PC_EX_i[25]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25__PC_Bit_I_PC_EX_DFF))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT311))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break_2nd_cycle_rstpot "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Break_2nd_cycle_rstpot") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break_2nd_cycle))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break_2nd_cycle_rstpot))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data_18_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data[18]") (joined
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data_23_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data[23]") (joined
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR "U0/microblaze_I/MicroBlaze_Core_I/Area.opsel1_SPR") (joined
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Using_Breakable_Pipe_OpSel1_SPR_MUXCY_1))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_PC_EX_i_26_ "U0/microblaze_I/MicroBlaze_Core_I/Area.PC_EX_i[26]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26__PC_Bit_I_PC_EX_DFF))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT301))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data_19_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data[19]") (joined
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data_24_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data[24]") (joined
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24__Operand_Select_Bit_I_Mmux_op2_I11))
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break_2nd_cycle "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Break_2nd_cycle") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OpSel2_Imm_SW0))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break_2nd_cycle))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break_2nd_cycle_rstpot))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force1_i "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/force1_i") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Force1_FDRE))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_force1_i11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_write_Carry "U0/microblaze_I/MicroBlaze_Core_I/Area.write_Carry") (joined
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Correct_Carry_MUXCY))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_S1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_PC_EX_i_27_ "U0/microblaze_I/MicroBlaze_Core_I/Area.PC_EX_i[27]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27__PC_Bit_I_PC_EX_DFF))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT291))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data_25_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data[25]") (joined
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25__Operand_Select_Bit_I_Mmux_op2_I11))
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data_30_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data[30]") (joined
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30__Operand_Select_Bit_I_Mmux_op2_I11))
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_IExt_Exception_AND_20_o "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_IExt_Exception_AND_20_o") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_IExt_Exception_AND_20_o1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Ext_NM_BRK_FDRSE_glue_set "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Ext_NM_BRK_FDRSE_glue_set") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Ext_NM_BRK_FDRSE_glue_set))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Ext_NM_BRK_FDRSE))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_PC_EX_i_28_ "U0/microblaze_I/MicroBlaze_Core_I/Area.PC_EX_i[28]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28__PC_Bit_I_PC_EX_DFF))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT281))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_CPU "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_Step_CPU") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_single_Step_CPU11))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_Using_FPGA_Stop_Instr_Fetch_FDRSE))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data_26_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data[26]") (joined
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26__Operand_Select_Bit_I_Mmux_op2_I11))
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data_31_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data[31]") (joined
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31__Operand_Select_Bit_I_Mmux_op2_I11))
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5__Operand_Select_Bit_I_op2_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[5].Operand_Select_Bit_I/op2_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5__Operand_Select_Bit_I_Op2_DFF))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5__Operand_Select_Bit_I_Mmux_op2_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_PC_EX_i_29_ "U0/microblaze_I/MicroBlaze_Core_I/Area.PC_EX_i[29]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29__PC_Bit_I_PC_EX_DFF))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT271))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data_27_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data[27]") (joined
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27__Operand_Select_Bit_I_Mmux_op2_I11))
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27__PC_Bit_I_xor_Sum "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[27].PC_Bit_I/xor_Sum") (joined
          (portref LI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27__PC_Bit_I_XOR_X))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27__PC_Bit_I_MUXCY_X))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27__PC_Bit_I_SUM_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data_28_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data[28]") (joined
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28__Operand_Select_Bit_I_Mmux_op2_I11))
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4396_o "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/GND_12_o_GND_12_o_MUX_4396_o") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_BIP_I))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4396_o11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data_29_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data[29]") (joined
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29__Operand_Select_Bit_I_Mmux_op2_I11))
          (portref DPO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29__Register_File_Bit_I_Using_LUT6_RegFile_X2))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force2_i "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/force2_i") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Force2_FDRE))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_force2_i11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18__Shift_Logic_Bit_I_logic_Res_i "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[18].Shift_Logic_Bit_I/logic_Res_i") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18__Shift_Logic_Bit_I_Logic_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23__Shift_Logic_Bit_I_logic_Res_i "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[23].Shift_Logic_Bit_I/logic_Res_i") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23__Shift_Logic_Bit_I_Logic_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select_2_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/opsel1_SPR_Select_2_1") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_OpSel1_SPR_Select_LUT_2))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_OpSel1_SPR_Select_LUT_4))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select_2_2 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/opsel1_SPR_Select_2_2") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_OpSel1_SPR_Select_LUT_3))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_OpSel1_SPR_Select_LUT_4))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28__ALU_Bit_I1_op2_is_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[28].ALU_Bit_I1/op2_is_1") (joined
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_10_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg[10]") (joined
          (portref I5 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i117))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_10))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4397_o "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/GND_12_o_GND_12_o_MUX_4397_o") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_set_BIP_I))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4397_o11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0__Operand_Select_Bit_I_op1_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/op1_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0__Operand_Select_Bit_I_Op1_DFF))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_11_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg[11]") (joined
          (portref I5 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i125))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_12_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg[12]") (joined
          (portref I3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i114))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_12))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_frame_error "U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/frame_error") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_6))
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_frame_error))
          (portref I1 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_frame_error_glue_set))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_13_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg[13]") (joined
          (portref I3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i122))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_13))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Instr "U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Instr") (joined
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_15))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_14))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_13))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_12))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_11))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_10))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_9))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_8))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_7))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_6))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_5))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_4))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_3))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_2))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_0))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Imm_Instr1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31__ALU_Bit_I1_alu_AddSub "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/alu_AddSub") (joined
          (portref LI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26__ALU_Bit_I1_alu_AddSub "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[26].ALU_Bit_I1/alu_AddSub") (joined
          (portref LI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_dlmb_M_DBus_10_ "U0/dlmb_M_DBus[10]") (joined
          (portref D (instanceref U0_iomodule_0_write_data_21))
          (portref (member DIB 30) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_2__RAMB16_S4_1))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_2__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_sleep_glue_set "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_sleep_glue_set") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_sleep))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_sleep_glue_set))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_14_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg[14]") (joined
          (portref I3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i118))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_14))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24__Operand_Select_Bit_I_op1_SPR "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/op1_SPR") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24__Operand_Select_Bit_I_Mmux_op1_SPR11))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          )
         )
         (net (rename U0_dlmb_M_DBus_11_ "U0/dlmb_M_DBus[11]") (joined
          (portref D (instanceref U0_iomodule_0_write_data_20))
          (portref (member DIB 31) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_2__RAMB16_S4_1))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_3__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_15_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg[15]") (joined
          (portref I3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i126))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_15))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_20_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg[20]") (joined
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i115))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_20))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Op1_Low_0_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Op1_Low[0]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30__Operand_Select_Bit_I_Op1_DFF))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_30__Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_set))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30__Shift_Logic_Bit_I_Shift_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30__Shift_Logic_Bit_I_Logic_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31__Shift_Logic_Bit_I_Shift_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_low_addr_i_INST))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_byte_selects_i_INST))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Sum_1_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/buffer_Addr_Sum[1]") (joined
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_1__buffer_Addr_MUXCY_L))
          (portref LI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_1__buffer_Addr_XORCY_I))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Mxor_buffer_Addr_Sum_1__xo_0_1))
          )
         )
         (net (rename U0_dlmb_M_DBus_12_ "U0/dlmb_M_DBus[12]") (joined
          (portref D (instanceref U0_iomodule_0_write_data_19))
          (portref (member DIB 28) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_3__RAMB16_S4_1))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_4__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_intc_cipr_10_ "U0/iomodule_0/IOModule_Core_I1/intc_cipr[10]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_10__fdr_i))
          (portref I2 (instanceref U0_dlmb_DBus_Oring_Res_21_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0__Operand_Select_Bit_I_op2_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/op2_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0__Operand_Select_Bit_I_Op2_DFF))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0__Operand_Select_Bit_I_Mmux_op2_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_21_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg[21]") (joined
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i123))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_21))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_16_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg[16]") (joined
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i116))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_16))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Op1_Low_1_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Op1_Low[1]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31__Operand_Select_Bit_I_Op1_DFF))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_low_addr_i_INST))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31__Shift_Logic_Bit_I_Shift_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31__Shift_Logic_Bit_I_Logic_LUT))
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_New_Carry_MUXCY))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_byte_selects_i_INST))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Sum_2_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/buffer_Addr_Sum[2]") (joined
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_2__buffer_Addr_MUXCY_L))
          (portref LI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_2__buffer_Addr_XORCY_I))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Mxor_buffer_Addr_Sum_2__xo_0_1))
          )
         )
         (net (rename U0_dlmb_M_DBus_13_ "U0/dlmb_M_DBus[13]") (joined
          (portref D (instanceref U0_iomodule_0_write_data_18))
          (portref (member DIB 29) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_3__RAMB16_S4_1))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_5__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_intc_cipr_11_ "U0/iomodule_0/IOModule_Core_I1/intc_cipr[11]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_11__fdr_i))
          (portref I2 (instanceref U0_dlmb_DBus_Oring_Res_20_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_17_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg[17]") (joined
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i124))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_17))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_22_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg[22]") (joined
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i119))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_22))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Sum_3_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/buffer_Addr_Sum[3]") (joined
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_3__buffer_Addr_MUXCY_L))
          (portref LI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_3__buffer_Addr_XORCY_I))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Mxor_buffer_Addr_Sum_3__xo_0_1))
          )
         )
         (net (rename U0_dlmb_M_DBus_14_ "U0/dlmb_M_DBus[14]") (joined
          (portref D (instanceref U0_iomodule_0_write_data_17))
          (portref (member DIB 30) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_3__RAMB16_S4_1))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_6__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_intc_cipr_12_ "U0/iomodule_0/IOModule_Core_I1/intc_cipr[12]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_12__fdr_i))
          (portref I2 (instanceref U0_dlmb_DBus_Oring_Res_19_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_18_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg[18]") (joined
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i120))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_18))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_23_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg[23]") (joined
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i127))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_23))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump2_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/jump2_I") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump2_I))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_jump_carry3_sel11))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_INV_129_o1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_Select1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_branch_with_delay_i1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_ex_Valid_inHibit_EX_MUX_4104_o1_SW0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31__Operand_Select_Bit_I_op1_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/op1_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31__Operand_Select_Bit_I_Op1_DFF))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26__Operand_Select_Bit_I_op1_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I/op1_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26__Operand_Select_Bit_I_Op1_DFF))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26__Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6))
          )
         )
         (net (rename U0_dlmb_M_DBus_15_ "U0/dlmb_M_DBus[15]") (joined
          (portref D (instanceref U0_iomodule_0_write_data_16))
          (portref (member DIB 31) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_3__RAMB16_S4_1))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_7__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_dlmb_M_DBus_20_ "U0/dlmb_M_DBus[20]") (joined
          (portref D (instanceref U0_iomodule_0_write_data_11))
          (portref (member DIB 28) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_5__RAMB16_S4_1))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_WD_1_GEN4_LOOP_0__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_intc_cipr_13_ "U0/iomodule_0/IOModule_Core_I1/intc_cipr[13]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_13__fdr_i))
          (portref I2 (instanceref U0_dlmb_DBus_Oring_Res_18_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9__ALU_Bit_I1_op2_is_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[9].ALU_Bit_I1/op2_is_1") (joined
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_24_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg[24]") (joined
          (portref I3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i113))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_24))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_19_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg[19]") (joined
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i128))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_19))
          )
         )
         (net (rename U0_dlmb_M_DBus_16_ "U0/dlmb_M_DBus[16]") (joined
          (portref D (instanceref U0_iomodule_0_write_data_15))
          (portref (member DIB 28) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_4__RAMB16_S4_1))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_WD_1_GEN4_LOOP_0__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_dlmb_M_DBus_21_ "U0/dlmb_M_DBus[21]") (joined
          (portref D (instanceref U0_iomodule_0_write_data_10))
          (portref (member DIB 29) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_5__RAMB16_S4_1))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_WD_1_GEN4_LOOP_1__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_intc_cipr_14_ "U0/iomodule_0/IOModule_Core_I1/intc_cipr[14]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_14__fdr_i))
          (portref I2 (instanceref U0_dlmb_DBus_Oring_Res_17_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_25_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg[25]") (joined
          (portref I3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i121))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_25))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_30_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg[30]") (joined
          (portref I4 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i118))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_30))
          )
         )
         (net (rename U0_dlmb_M_DBus_17_ "U0/dlmb_M_DBus[17]") (joined
          (portref D (instanceref U0_iomodule_0_write_data_14))
          (portref (member DIB 29) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_4__RAMB16_S4_1))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_WD_1_GEN4_LOOP_1__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_dlmb_M_DBus_22_ "U0/dlmb_M_DBus[22]") (joined
          (portref D (instanceref U0_iomodule_0_write_data_9))
          (portref (member DIB 30) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_5__RAMB16_S4_1))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_WD_1_GEN4_LOOP_2__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_intc_cipr_15_ "U0/iomodule_0/IOModule_Core_I1/intc_cipr[15]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_15__fdr_i))
          (portref I2 (instanceref U0_dlmb_DBus_Oring_Res_16_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_26_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg[26]") (joined
          (portref I3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i117))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_26))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_31_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg[31]") (joined
          (portref I4 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i126))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_31))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9__Result_Mux_Bit_I_mul_ALU_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[9].Result_Mux_Bit_I/mul_ALU_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_dlmb_M_DBus_23_ "U0/dlmb_M_DBus[23]") (joined
          (portref D (instanceref U0_iomodule_0_write_data_8))
          (portref (member DIB 31) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_5__RAMB16_S4_1))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_WD_1_GEN4_LOOP_3__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_dlmb_M_DBus_18_ "U0/dlmb_M_DBus[18]") (joined
          (portref D (instanceref U0_iomodule_0_write_data_13))
          (portref (member DIB 30) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_4__RAMB16_S4_1))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_WD_1_GEN4_LOOP_2__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_0123 "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_0123") (joined
          (portref I0 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_MUXF6_I))
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_MUX_F5_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28__Result_Mux_Bit_I_mul_ALU_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[28].Result_Mux_Bit_I/mul_ALU_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_32_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg[32]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_32))
          (portref I3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i132))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_27_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg[27]") (joined
          (portref I3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i125))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_27))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3__Result_Mux_Bit_I_mul_ALU_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[3].Result_Mux_Bit_I/mul_ALU_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_dlmb_M_DBus_19_ "U0/dlmb_M_DBus[19]") (joined
          (portref D (instanceref U0_iomodule_0_write_data_12))
          (portref (member DIB 31) (instanceref U0_lmb_bram_I_RAM_Inst_Using_B16_S4_The_BRAMs_4__RAMB16_S4_1))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_WD_1_GEN4_LOOP_3__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22__Result_Mux_Bit_I_mul_ALU_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[22].Result_Mux_Bit_I/mul_ALU_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_28_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg[28]") (joined
          (portref I4 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i114))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_28))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17__Result_Mux_Bit_I_mul_ALU_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[17].Result_Mux_Bit_I/mul_ALU_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17__Result_Mux_Bit_I_Mul_ALU_Mux))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17__Result_Mux_Bit_I_Result_MUXF5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/missed_IFetch") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PC_Incr1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch_glue_set))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sub_Carry "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/sub_Carry") (joined
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_ALU_Carry_MUXCY))
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_MULT_AND_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26__Operand_Select_Bit_I_op2_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I/op2_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26__Operand_Select_Bit_I_Op2_DFF))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26__Operand_Select_Bit_I_Mmux_op2_I11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31__Operand_Select_Bit_I_op2_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/op2_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31__Operand_Select_Bit_I_Op2_DFF))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31__Operand_Select_Bit_I_Mmux_op2_I11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_29_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_read_reg[29]") (joined
          (portref I4 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i122))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_29))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10__ALU_Bit_I1_op2_is_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[10].ALU_Bit_I1/op2_is_1") (joined
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_0_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.tdo_config_word1[0]") (joined
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_6))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_1_Use_unisim_MB_SRL16E_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_continue_from_brk_TClk "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/continue_from_brk_TClk") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_continue_from_brk_TClk))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_1_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.tdo_config_word1[1]") (joined
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_6))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_2_Use_unisim_MB_SRL16E_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_2_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.tdo_config_word1[2]") (joined
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_6))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_1__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_FDC_I))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4379_o_data_cmd_AND_379_o1))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Dbg_Reg_En_I61))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Dbg_Reg_En_I71))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Dbg_Reg_En_I81))
          (portref I3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_shifting_Data1))
          (portref I3 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_sync_detected_SW0))
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i111))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_GND_164_o_PWR_65_o_MUX_4604_o111))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SEL_data_cmd_AND_375_o1))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_which_pc1))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i138))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Control_Reg_En_0_1))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Command_Reg_En_0_1))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_GND_164_o_PWR_65_o_MUX_4604_o121))
          (portref I0 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd_inv1_INV_0))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_3_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.tdo_config_word1[3]") (joined
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_6))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_2__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/clean_iReady") (joined
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_clean_iReady_MuxCY))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_3__buffer_Addr_MUXCY_L))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_3__buffer_Addr_XORCY_I))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_31__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_30__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_29__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_28__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_27__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_26__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_25__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_24__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_23__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_22__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_21__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_20__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_19__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_18__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_17__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_16__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_15__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_14__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_13__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_12__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_11__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_10__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_9__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_8__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_7__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_6__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_5__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_4__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_3__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_2__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_1__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref CE (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_0__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_4_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.tdo_config_word1[4]") (joined
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_7))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_3__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Instr_Insert_Reg_En "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Instr_Insert_Reg_En") (joined
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_GND_164_o_PWR_65_o_MUX_4604_o11))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Instr_Insert_Reg_En_1))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_GND_164_o_PWR_65_o_MUX_4604_o121))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_5_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.tdo_config_word1[5]") (joined
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_7))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_4__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16__Operand_Select_Bit_I_op1_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[16].Operand_Select_Bit_I/op1_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16__Operand_Select_Bit_I_Op1_DFF))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21__Operand_Select_Bit_I_op1_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[21].Operand_Select_Bit_I/op1_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21__Operand_Select_Bit_I_Op1_DFF))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_6_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.tdo_config_word1[6]") (joined
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_7))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_5__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext16 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sext16") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext16))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_21))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_111))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend_0_1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_7_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.tdo_config_word1[7]") (joined
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_7))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_6__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_dbg_exec "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/start_dbg_exec") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_dbg_exec))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_single_Step_CPU_11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_8_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.tdo_config_word1[8]") (joined
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_71))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_7__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask_16_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/data_Read_Mask[16]") (joined
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Mmux_data_Read_Mask_16_11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14__ALU_Bit_I1_alu_AddSub "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[14].ALU_Bit_I1/alu_AddSub") (joined
          (portref LI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_9_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.tdo_config_word1[9]") (joined
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_71))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_8__SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16__Operand_Select_Bit_I_op2_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[16].Operand_Select_Bit_I/op2_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16__Operand_Select_Bit_I_Op2_DFF))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16__Operand_Select_Bit_I_Mmux_op2_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21__Operand_Select_Bit_I_op2_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[21].Operand_Select_Bit_I/op2_I") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21__Operand_Select_Bit_I_Op2_DFF))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21__Operand_Select_Bit_I_Mmux_op2_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24__ALU_Bit_I1_alu_AddSub "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[24].ALU_Bit_I1/alu_AddSub") (joined
          (portref LI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19__ALU_Bit_I1_alu_AddSub "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/alu_AddSub") (joined
          (portref LI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF_20_ "U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF[20]") (joined
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_2__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20__PC_Bit_I_PC_EX_DFF))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_01 "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_01") (joined
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Mmux_mux_0111))
          (portref I0 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_MUX_F5_1))
          )
         )
         (net (rename U0_iomodule_0_write_data_0_ "U0/iomodule_0/write_data[0]") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_0))
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_7))
          (portref Q (instanceref U0_iomodule_0_write_data_0))
          (portref I2 (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i_0_rstpot))
          )
         )
         (net (rename U0_iomodule_0_uart_tx_write "U0/iomodule_0/uart_tx_write") (joined
          (portref CE (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_7))
          (portref CE (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_6))
          (portref CE (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_5))
          (portref CE (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_4))
          (portref CE (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_3))
          (portref CE (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_2))
          (portref CE (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_1))
          (portref CE (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_0))
          (portref O (instanceref U0_iomodule_0_Mmux_uart_tx_write11))
          (portref I2 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_buffer_empty_i_glue_rst))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF_21_ "U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF[21]") (joined
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_2__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21__PC_Bit_I_PC_EX_DFF))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          )
         )
         (net (rename U0_iomodule_0_write_data_1_ "U0/iomodule_0/write_data[1]") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_1))
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_6))
          (portref Q (instanceref U0_iomodule_0_write_data_1))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_0_ "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data[0]") (joined
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_2))
          (portref I1 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Frame_Error1))
          (portref I2 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_stop_Bit_Position_GND_4442_o_MUX_4850_o11))
          (portref I1 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_previous_RX_GND_4442_o_MUX_4831_o11))
          (portref I3 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_start_Edge_Detected_GND_4442_o_MUX_4833_o11))
          (portref I4 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_1__First_Bit_First_Bit_I_glue_set))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF_22_ "U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF[22]") (joined
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_2__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22__PC_Bit_I_PC_EX_DFF))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          )
         )
         (net (rename U0_iomodule_0_write_data_2_ "U0/iomodule_0/write_data[2]") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_2))
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_5))
          (portref Q (instanceref U0_iomodule_0_write_data_2))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29__ALU_Bit_I1_alu_AddSub "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/alu_AddSub") (joined
          (portref LI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_23 "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_23") (joined
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Mmux_mux_2311))
          (portref I1 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_MUX_F5_1))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_1_ "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data[1]") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_7))
          (portref I3 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_2_11))
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_1__First_Bit_First_Bit_I))
          (portref I0 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_1__First_Bit_First_Bit_I_glue_set))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF_23_ "U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF[23]") (joined
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_2__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23__PC_Bit_I_PC_EX_DFF))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF_18_ "U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF[18]") (joined
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_3__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18__PC_Bit_I_PC_EX_DFF))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          )
         )
         (net (rename U0_iomodule_0_write_data_3_ "U0/iomodule_0/write_data[3]") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_3))
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_4))
          (portref Q (instanceref U0_iomodule_0_write_data_3))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_2_ "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data[2]") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_6))
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_2__Rest_Bits_Others_I))
          (portref I3 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_3_11))
          (portref I0 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_2_11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF_24_ "U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF[24]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24__PC_Bit_I_PC_EX_DFF))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_1__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24__Operand_Select_Bit_I_Mmux_op1_SPR11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF_19_ "U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF[19]") (joined
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_3__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19__PC_Bit_I_PC_EX_DFF))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          )
         )
         (net (rename U0_iomodule_0_write_data_4_ "U0/iomodule_0/write_data[4]") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_4))
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_3))
          (portref Q (instanceref U0_iomodule_0_write_data_4))
          )
         )
         (net (rename U0_dlmb_LMB_ReadDBus_10_ "U0/dlmb_LMB_ReadDBus[10]") (joined
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O (instanceref U0_dlmb_DBus_Oring_Res_10_1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_5__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_3_ "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data[3]") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_5))
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_3__Rest_Bits_Others_I))
          (portref I3 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_4_11))
          (portref I0 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_3_11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF_25_ "U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF[25]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25__PC_Bit_I_PC_EX_DFF))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_1__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25__Operand_Select_Bit_I_Mmux_op1_SPR11))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_45 "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_45") (joined
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Mmux_mux_4511))
          (portref I0 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_MUX_F5_2))
          )
         )
         (net (rename U0_iomodule_0_write_data_5_ "U0/iomodule_0/write_data[5]") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_5))
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_2))
          (portref Q (instanceref U0_iomodule_0_write_data_5))
          )
         )
         (net (rename U0_dlmb_LMB_ReadDBus_11_ "U0/dlmb_LMB_ReadDBus[11]") (joined
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O (instanceref U0_dlmb_DBus_Oring_Res_11_1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_4__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_4_ "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data[4]") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_4))
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_4__Rest_Bits_Others_I))
          (portref I0 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_4_11))
          (portref I3 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_5_11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4__Operand_Select_Bit_I_op1_Reg "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[4].Operand_Select_Bit_I/op1_Reg") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF_26_ "U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF[26]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26__PC_Bit_I_PC_EX_DFF))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref A1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_1__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26__Operand_Select_Bit_I_Mmux_op1_SPR11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12__Shift_Logic_Bit_I_shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[12].Shift_Logic_Bit_I/shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12__Shift_Logic_Bit_I_Shift_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_iomodule_0_write_data_6_ "U0/iomodule_0/write_data[6]") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_6))
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_1))
          (portref Q (instanceref U0_iomodule_0_write_data_6))
          )
         )
         (net (rename U0_dlmb_LMB_ReadDBus_12_ "U0/dlmb_LMB_ReadDBus[12]") (joined
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O (instanceref U0_dlmb_DBus_Oring_Res_12_1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_3__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_5_ "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data[5]") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_3))
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_5__Rest_Bits_Others_I))
          (portref I3 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_6_11))
          (portref I0 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_5_11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF_27_ "U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF[27]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27__PC_Bit_I_PC_EX_DFF))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref A0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_1__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27__Operand_Select_Bit_I_Mmux_op1_SPR11))
          )
         )
         (net (rename U0_iomodule_0_write_data_7_ "U0/iomodule_0/write_data[7]") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_7))
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_0))
          (portref Q (instanceref U0_iomodule_0_write_data_7))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29__ALU_Bit_I1_op2_is_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/op2_is_1") (joined
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_67 "U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_67") (joined
          (portref O (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Mmux_mux_6711))
          (portref I1 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_MUX_F5_2))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read_0_ "U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read[0]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_0__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_0__I_MUX_LUT6))
          )
         )
         (net (rename U0_dlmb_LMB_ReadDBus_13_ "U0/dlmb_LMB_ReadDBus[13]") (joined
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O (instanceref U0_dlmb_DBus_Oring_Res_13_1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_2__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_6_ "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data[6]") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_2))
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_6__Rest_Bits_Others_I))
          (portref I3 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_7_11))
          (portref I0 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_6_11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF_28_ "U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF[28]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28__PC_Bit_I_PC_EX_DFF))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28__Operand_Select_Bit_I_Mmux_op1_SPR11))
          (portref A3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_0__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clr_NM_BRK "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/clr_NM_BRK") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clr_NM_BRK1))
          (portref R (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Ext_NM_BRK_FDRSE))
          )
         )
         (net (rename U0_iomodule_0_write_data_8_ "U0/iomodule_0/write_data[8]") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_8))
          (portref Q (instanceref U0_iomodule_0_write_data_8))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read_1_ "U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read[1]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_1__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_1__I_MUX_LUT6))
          )
         )
         (net (rename U0_dlmb_LMB_ReadDBus_14_ "U0/dlmb_LMB_ReadDBus[14]") (joined
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O (instanceref U0_dlmb_DBus_Oring_Res_14_1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_1__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_7_ "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data[7]") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_1))
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_7__Rest_Bits_Others_I))
          (portref I3 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_8_11))
          (portref I0 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_7_11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF_29_ "U0/microblaze_I/MicroBlaze_Core_I/Area.PC_OF[29]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29__PC_Bit_I_PC_EX_DFF))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29__Operand_Select_Bit_I_Mmux_op1_SPR11))
          (portref A2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0__address_hit_I_Using_FPGA_Compare_0__SRLC16E_I_Use_unisim_MB_SRL16CE_I1))
          )
         )
         (net (rename U0_iomodule_0_write_data_9_ "U0/iomodule_0/write_data[9]") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_9))
          (portref Q (instanceref U0_iomodule_0_write_data_9))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read_2_ "U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read[2]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_2__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_2__I_MUX_LUT6))
          )
         )
         (net (rename U0_dlmb_LMB_ReadDBus_20_ "U0/dlmb_LMB_ReadDBus[20]") (joined
          (portref O (instanceref U0_dlmb_DBus_Oring_Res_20_1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_3__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_dlmb_LMB_ReadDBus_15_ "U0/dlmb_LMB_ReadDBus[15]") (joined
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15__Result_Mux_Bit_I_Data_Shift_Mux))
          (portref O (instanceref U0_dlmb_DBus_Oring_Res_15_1))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_0__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_8_ "U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data[8]") (joined
          (portref D (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_0))
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_8__Rest_Bits_Others_I))
          (portref I0 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_8_11))
          (portref I4 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_rstpot))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read_3_ "U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read[3]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_3__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_3__I_MUX_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n0181 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/n0181") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Mmux_reg_write_I11))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n0181_0_1))
          )
         )
         (net (rename U0_dlmb_LMB_ReadDBus_21_ "U0/dlmb_LMB_ReadDBus[21]") (joined
          (portref O (instanceref U0_dlmb_DBus_Oring_Res_21_1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_2__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_dlmb_LMB_ReadDBus_16_ "U0/dlmb_LMB_ReadDBus[16]") (joined
          (portref O (instanceref U0_dlmb_DBus_Oring_Res_16_1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_7__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read_4_ "U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read[4]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_4__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_4__I_MUX_LUT6))
          )
         )
         (net (rename U0_dlmb_LMB_ReadDBus_22_ "U0/dlmb_LMB_ReadDBus[22]") (joined
          (portref O (instanceref U0_dlmb_DBus_Oring_Res_22_1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_1__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_dlmb_LMB_ReadDBus_17_ "U0/dlmb_LMB_ReadDBus[17]") (joined
          (portref O (instanceref U0_dlmb_DBus_Oring_Res_17_1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_6__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read_5_ "U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read[5]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_5__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_5__I_MUX_LUT6))
          )
         )
         (net (rename U0_dlmb_LMB_ReadDBus_23_ "U0/dlmb_LMB_ReadDBus[23]") (joined
          (portref O (instanceref U0_dlmb_DBus_Oring_Res_23_1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_0__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_dlmb_LMB_ReadDBus_18_ "U0/dlmb_LMB_ReadDBus[18]") (joined
          (portref O (instanceref U0_dlmb_DBus_Oring_Res_18_1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_5__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read_6_ "U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read[6]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_6__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_6__I_MUX_LUT6))
          )
         )
         (net (rename U0_dlmb_LMB_ReadDBus_24_ "U0/dlmb_LMB_ReadDBus[24]") (joined
          (portref O (instanceref U0_dlmb_DBus_Oring_Res_24_1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_7__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Reg_PWR_12_o_MUX_4173_o1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mmux_write_Reg_PWR_12_o_MUX_4173_o1") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Reg_PWR_12_o_MUX_4173_o11))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Reg_PWR_12_o_MUX_4173_o12))
          )
         )
         (net (rename U0_dlmb_LMB_ReadDBus_19_ "U0/dlmb_LMB_ReadDBus[19]") (joined
          (portref O (instanceref U0_dlmb_DBus_Oring_Res_19_1))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_4__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read_7_ "U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read[7]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_7__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_7__I_MUX_LUT6))
          )
         )
         (net (rename U0_dlmb_LMB_ReadDBus_30_ "U0/dlmb_LMB_ReadDBus[30]") (joined
          (portref O (instanceref U0_dlmb_DBus_Oring_Res_30_1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_1__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_dlmb_LMB_ReadDBus_25_ "U0/dlmb_LMB_ReadDBus[25]") (joined
          (portref O (instanceref U0_dlmb_DBus_Oring_Res_25_))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_6__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read_8_ "U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read[8]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_8__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_8__I_MUX_LUT6))
          )
         )
         (net (rename U0_dlmb_LMB_ReadDBus_31_ "U0/dlmb_LMB_ReadDBus[31]") (joined
          (portref O (instanceref U0_dlmb_DBus_Oring_tmp_or))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_0__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_dlmb_LMB_ReadDBus_26_ "U0/dlmb_LMB_ReadDBus[26]") (joined
          (portref O (instanceref U0_dlmb_DBus_Oring_Res_26_))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_5__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read_9_ "U0/microblaze_I/MicroBlaze_Core_I/Area.mux_Instr_Read[9]") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_9__SRL16E_I_Use_unisim_MB_SRL16E_I1))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_9__I_MUX_LUT6))
          )
         )
         (net (rename U0_dlmb_LMB_ReadDBus_27_ "U0/dlmb_LMB_ReadDBus[27]") (joined
          (portref O (instanceref U0_dlmb_DBus_Oring_Res_27_1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_4__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_dlmb_LMB_ReadDBus_28_ "U0/dlmb_LMB_ReadDBus[28]") (joined
          (portref O (instanceref U0_dlmb_DBus_Oring_Res_28_))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_3__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_dlmb_LMB_ReadDBus_29_ "U0/dlmb_LMB_ReadDBus[29]") (joined
          (portref O (instanceref U0_dlmb_DBus_Oring_Res_29_1))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_2__BYTESTEER_LUT6))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4379_o_command_0__equal_17_o "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/GND_4379_o_command[0]_equal_17_o") (joined
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4379_o_command_0__equal_17_o_0_1))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT11))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT31))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT51))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT61))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT71))
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT2))
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT4))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11__Shift_Logic_Bit_I_shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[11].Shift_Logic_Bit_I/shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11__Shift_Logic_Bit_I_Shift_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd") (joined
          (portref CLR (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_TClk))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr2_TCK "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr2_TCK") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_6))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr2_TCK))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2__Shift_Logic_Bit_I_shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[2].Shift_Logic_Bit_I/shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2__Shift_Logic_Bit_I_Shift_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_111 "U0/Debug.mdm_0/MDM_Core_I1/Mshreg_Config_Reg_111") (joined
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_111))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12__ALU_Bit_I1_alu_AddSub "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[12].ALU_Bit_I1/alu_AddSub") (joined
          (portref LI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift10 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift10") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift10))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21__Operand_Select_Bit_I_op1_Reg "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[21].Operand_Select_Bit_I/op1_Reg") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift11 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift11") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift11))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift12))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16__Operand_Select_Bit_I_op1_Reg "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[16].Operand_Select_Bit_I/op1_Reg") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift12 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift12") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift12))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift13))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_2__Used_MuxCY_MUXCY_L_I_rt "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].Used_MuxCY.MUXCY_L_I_rt") (joined
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_2__Used_MuxCY_MUXCY_L_I_rt))
          (portref S (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_2__Used_MuxCY_MUXCY_L_I))
          (portref LI (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_2__XORCY_I))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift13 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift13") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift13))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift14))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift14 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift14") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift14))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_111))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22__PC_Bit_I_pc_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/pc_I") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22__PC_Bit_I_Set_DFF_PC_IF_DFF))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22__PC_Bit_I_SUM_I))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10__Operand_Select_Bit_I_op1_Reg "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/op1_Reg") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10__Operand_Select_Bit_I_Op1_Reg_DFF))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10__Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_without_dready "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/of_PipeRun_without_dready") (joined
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_of_PipeRun_MuxCY_1))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_of_PipeRun_without_dready_LUT4))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_0_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK[0]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_0))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_0__I_MUX_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17__ALU_Bit_I1_alu_AddSub "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1/alu_AddSub") (joined
          (portref LI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22__ALU_Bit_I1_alu_AddSub "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[22].ALU_Bit_I1/alu_AddSub") (joined
          (portref LI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3__Shift_Logic_Bit_I_logic_Res_i "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[3].Shift_Logic_Bit_I/logic_Res_i") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3__Shift_Logic_Bit_I_Logic_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_1_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK[1]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_1__I_MUX_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28__Shift_Logic_Bit_I_logic_Res_i "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[28].Shift_Logic_Bit_I/logic_Res_i") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28__Shift_Logic_Bit_I_Logic_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_2_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK[2]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_2))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_2__I_MUX_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11__ALU_Bit_I1_op2_is_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/op2_is_1") (joined
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27__ALU_Bit_I1_alu_AddSub "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/alu_AddSub") (joined
          (portref LI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I))
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_3_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK[3]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_3))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_3__I_MUX_LUT6))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_set_Ext_BRK "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/set_Ext_BRK") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_set_Ext_BRK))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_Ext_BRK_FDRSE_glue_set))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_4_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK[4]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_4))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_4__I_MUX_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch_glue_set "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/missed_IFetch_glue_set") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch_glue_set))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/correct_Carry_I") (joined
          (portref LO (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_ALU_Carry_MUXCY))
          (portref CI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Intr_Carry_MUXCY))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_mem_Strobe "U0/microblaze_I/MicroBlaze_Core_I/Area.mem_Strobe") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_Mem_Strobe11))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_22))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_5_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK[5]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_5))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_5__I_MUX_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24__PC_Bit_I_pc_Sum "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/pc_Sum") (joined
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24__PC_Bit_I_NewPC_Mux))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24__PC_Bit_I_XOR_X))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19__PC_Bit_I_pc_Sum "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I/pc_Sum") (joined
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19__PC_Bit_I_NewPC_Mux))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19__PC_Bit_I_XOR_X))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_6_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK[6]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_6))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_6__I_MUX_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_MTSMSR_Write "U0/microblaze_I/MicroBlaze_Core_I/Area.MTSMSR_Write") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_ii1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_29__Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_ce))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_7_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK[7]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_7))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_7__I_MUX_LUT6))
          )
         )
         (net (rename U0_iomodule_0_uart_status_read "U0/iomodule_0/uart_status_read") (joined
          (portref O (instanceref U0_iomodule_0_uart_status_read1))
          (portref I2 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_overrun_error_glue_set))
          (portref I0 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_frame_error_glue_set))
          )
         )
         (net (rename U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Interrupt_i "U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Interrupt_i") (joined
          (portref CE (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_FDRE_I))
          (portref CE (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_DIV16_SRL16E_Use_unisim_XIL_SRL16E_I1))
          (portref CE (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_2__Rest_Bits_Others_I))
          (portref CE (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_3__Rest_Bits_Others_I))
          (portref CE (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_4__Rest_Bits_Others_I))
          (portref CE (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_5__Rest_Bits_Others_I))
          (portref CE (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_6__Rest_Bits_Others_I))
          (portref CE (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_7__Rest_Bits_Others_I))
          (portref CE (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_8__Rest_Bits_Others_I))
          (portref CE (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Delay_16_Use_unisim_XIL_SRL16E_I1))
          (portref CE (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mid_Start_Bit_SRL16_Use_unisim_XIL_SRL16E_I1))
          (portref I0 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Frame_Error1))
          (portref I1 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_stop_Bit_Position_GND_4442_o_MUX_4850_o11))
          (portref I1 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1__n0073_inv1))
          (portref I0 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Mmux_Implement_FIT_Using_Counter_Cnt_0__PWR_136_o_mux_0_OUT21))
          (portref I0 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Mmux_Implement_FIT_Using_Counter_Cnt_0__PWR_136_o_mux_0_OUT41))
          (portref I0 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Mmux_Implement_FIT_Using_Counter_Cnt_0__PWR_136_o_mux_0_OUT51))
          (portref I0 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Mmux_Implement_FIT_Using_Counter_Cnt_0__PWR_136_o_mux_0_OUT61))
          (portref I0 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Mmux_Implement_FIT_Using_Counter_Cnt_0__PWR_136_o_mux_0_OUT81))
          (portref I1 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Mmux_Implement_FIT_Using_Counter_Cnt_0__PWR_136_o_mux_0_OUT11))
          (portref I1 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Mmux_Implement_FIT_Using_Counter_Cnt_0__PWR_136_o_mux_0_OUT31))
          (portref I1 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Mmux_Implement_FIT_Using_Counter_Cnt_0__PWR_136_o_mux_0_OUT91))
          (portref I1 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Mmux_Implement_FIT_Using_Counter_Cnt_0__PWR_136_o_mux_0_OUT71))
          (portref Q (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Interrupt_i))
          (portref I3 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_rstpot))
          (portref I4 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_running_rstpot))
          (portref I3 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_1__First_Bit_First_Bit_I_glue_set))
          (portref I1 (instanceref U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Interrupt_i_rstpot))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_271 "U0/Debug.mdm_0/MDM_Core_I1/Mshreg_Config_Reg_271") (joined
          (portref O (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_271))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_27))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Valid_Instr_rstpot "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Valid_Instr_rstpot") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Valid_Instr))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Valid_Instr_rstpot))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7__ALU_Bit_I1_op2_is_1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7].ALU_Bit_I1/op2_is_1") (joined
          (portref DI (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_8_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK[8]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_8))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_8__I_MUX_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_9_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Instr_Reg_TCK[9]") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_9))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_9__I_MUX_LUT6))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO111118 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_TDO111118") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO1111181))
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i116))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i120))
          (portref I2 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i124))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i128))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1__Shift_Logic_Bit_I_shift_Res "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[1].Shift_Logic_Bit_I/shift_Res") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1__Shift_Logic_Bit_I_Shift_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val1_i "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/force_Val1_i") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Force_Val1_FDRE))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_force_Val1_i11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm "U0/microblaze_I/MicroBlaze_Core_I/Area.opsel2_Imm") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10__Operand_Select_Bit_I_Mmux_op2_I121))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24__Operand_Select_Bit_I_Mmux_op2_I11))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25__Operand_Select_Bit_I_Mmux_op2_I11))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29__Operand_Select_Bit_I_Mmux_op2_I11))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30__Operand_Select_Bit_I_Mmux_op2_I11))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31__Operand_Select_Bit_I_Mmux_op2_I11))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28__Operand_Select_Bit_I_Mmux_op2_I11))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27__Operand_Select_Bit_I_Mmux_op2_I11))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26__Operand_Select_Bit_I_Mmux_op2_I11))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23__Operand_Select_Bit_I_Mmux_op2_I1_SW0))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OpSel2_Imm))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11__Operand_Select_Bit_I_Mmux_op2_I1))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10__Operand_Select_Bit_I_Mmux_op2_I1))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift1 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift1") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift1))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift2))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift2 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift2") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift2))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift3))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift3 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift3") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift3))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift4))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_271))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift4 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift4") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift4))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift5))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift5 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift5") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift5))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift6))
          (portref I1 (instanceref U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_41))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift6 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift6") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift6))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift7))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift7 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift7") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift7))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift8))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift8 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift8") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift8))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift9))
          )
         )
         (net (rename U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift9 "U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift9") (joined
          (portref Q (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift9))
          (portref D (instanceref U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift10))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_carry "U0/microblaze_I/MicroBlaze_Core_I/Area.carry") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29__Operand_Select_Bit_I_Mmux_op1_SPR11))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0__Operand_Select_Bit_I_Mmux_op1_SPR11))
          (portref I4 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0__data_rd_reg_0__mux_35_OUT271))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_MSR_Carry1_SW0))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_MSR_Carry1))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_29__Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_29__Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_ce))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_29_ "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/op1_shift[29]") (joined
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29__Shift_Logic_Bit_I_Shift_LUT))
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29__Operand_Select_Bit_I_Op1_DFF))
          (portref I3 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_29__Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_ce))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29__Shift_Logic_Bit_I_Logic_LUT))
          (portref I0 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30__Shift_Logic_Bit_I_Shift_LUT))
          (portref I2 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29__ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_single_step_count1 "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_single_step_count1") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_step_count_0))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_single_step_count_xor_1_11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13__Shift_Logic_Bit_I_logic_Res_i "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[13].Shift_Logic_Bit_I/logic_Res_i") (joined
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13__Shift_Logic_Bit_I_Logic_LUT))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13__Shift_Logic_Bit_I_Shift_Logic_Mux))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_single_step_count "U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_single_step_count") (joined
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_step_count_1))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_single_step_count_xor_0_11))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18__PC_Bit_I_pc_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/pc_I") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18__PC_Bit_I_Set_DFF_PC_IF_DFF))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18__PC_Bit_I_SUM_I))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23__PC_Bit_I_pc_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/pc_I") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23__PC_Bit_I_Set_DFF_PC_IF_DFF))
          (portref I1 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23__PC_Bit_I_SUM_I))
          (portref D (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23__PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry_Select "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/correct_Carry_Select") (joined
          (portref S (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_ALU_Carry_MUXCY))
          (portref O (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_I_correct_Carry_Select))
          )
         )
         (net (rename U0_dlmb_M_BE_0_ "U0/dlmb_M_BE[0]") (joined
          (portref I2 (instanceref U0_dlmb_cntlr_lmb_we_0__0_1))
          (portref O6 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_BE_BYTE_2_3_I))
          )
         )
         (net (rename U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_enable_Interrupts_I "U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/enable_Interrupts_I") (joined
          (portref Q (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_enable_Interrupts_I))
          (portref I5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_30__Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_set))
          )
         )
         (net (rename U0_dlmb_M_BE_1_ "U0/dlmb_M_BE[1]") (joined
          (portref I2 (instanceref U0_dlmb_cntlr_lmb_we_1__1_1))
          (portref O5 (instanceref U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_BE_BYTE_2_3_I))
          )
         )
       )

           (property TYPE (string "microblaze_mcs_v1_4_0"))
           (property BUS_INFO (string "1:OUTPUT:GPO2<0:0>"))
           (property X_CORE_INFO (string "microblaze_mcs_v1_4, Xilinx CORE Generator 14.7"))
           (property CHECK_LICENSE_TYPE (string "microblaze_mcs_v1_4_0,microblaze_mcs_v1_4,{}"))
           (property SHREG_MIN_SIZE (string "-1"))
           (property CORE_GENERATION_INFO (string "mb_microblaze_mcs_v1_4_0,MicroBlaze,{c_instance=mb_microblaze_mcs_v1_4_0,mb_version=0x1A,c_family=spartan6,c_area_optimized=1,c_interconnect=1,c_stream_interconnect=0,c_d_plb=0,c_d_axi=0,c_d_lmb=1,c_i_plb=0,c_i_axi=0,c_i_lmb=1,c_use_msr_instr=0,c_use_pcmp_instr=0,c_use_barrel=0,c_use_div=0,c_use_hw_mul=0,c_use_fpu=0,c_unaligned_exceptions=0,c_ill_opcode_exception=0,c_m_axi_i_bus_exception=0,c_m_axi_d_bus_exception=0,c_iplb_bus_exception=0,c_dplb_bus_exception=0,c_div_zero_exception=0,c_fpu_exception=0,c_fsl_exception=0,c_use_interrupt=2,c_use_ext_brk=1,c_use_ext_nm_brk=1,c_use_mmu=0,c_mmu_dtlb_size=4,c_mmu_itlb_size=2,c_mmu_tlb_access=3,c_mmu_zones=16,c_use_branch_target_cache=0,c_branch_target_cache_size=0,c_pvr=0,c_opcode_0x0_illegal=0,c_debug_enabled=1,c_number_of_pc_brk=1,c_number_of_rd_addr_brk=0,c_number_of_wr_addr_brk=0,c_fsl_links=0,c_use_extended_fsl_instr=0,c_icache_baseaddr=0x00000000,c_icache_highaddr=0x3FFFFFFF,c_use_icache=0,c_cache_byte_size=8192,c_icache_line_len=4,c_icache_always_used=0,c_m_axi_ic_data_width=32,c_dcache_baseaddr=0x00000000,c_dcache_highaddr=0x3FFFFFFF,c_use_dcache=0,c_dcache_byte_size=8192,c_dcache_line_len=4,c_dcache_always_used=0,c_dcache_use_writeback=0,c_m_axi_dc_data_width=32,c_freq=50000000,c_fault_tolerant=0,c_dcache_force_tag_lutram=0,c_icache_force_tag_lutram=0,c_dcache_data_width=0,c_icache_data_width=0,c_dcache_victims=0,c_icache_victims=0,c_icache_streams=0,c_m_axi_dp_exclusive_access=0,c_m_axi_dc_exclusive_access=0,c_use_stack_protection=0,c_lockstep_slave=0,c_avoid_primitives=0,c_use_reorder_instr=0,c_pc_width=14,c_base_vectors=0x00000000}"))
           (property SHREG_EXTRACT_NGC (string "Yes"))
           (property NLW_UNIQUE_ID (integer 0))
           (property NLW_MACRO_TAG (integer 0))
           (property NLW_MACRO_ALIAS (string "microblaze_mcs_v1_4_0_microblaze_mcs_v1_4_0"))
     )
   )
  )
  (Library toplevel_lib
    (edifLevel 0)
    (technology (numberDefinition ))
   (cell (rename mux_array "mux_array_mux_array_inst") (celltype GENERIC)
     (view view_1 (viewtype NETLIST)
       (interface 
        (port i_p (direction INPUT))
        (port o_out1 (direction OUTPUT))
        (port o_out2 (direction OUTPUT))
        (port (array (rename i_ch "i_ch[15:0]") 16) (direction INPUT))
       )
       (contents
         (instance (rename array_gen_15__mux_instance_odd_mux_inst "array_gen[15].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_15__mux_instance_even_mux_inst "array_gen[15].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_14__mux_instance_odd_mux_inst "array_gen[14].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_14__mux_instance_even_mux_inst "array_gen[14].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_13__mux_instance_odd_mux_inst "array_gen[13].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_13__mux_instance_even_mux_inst "array_gen[13].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_12__mux_instance_odd_mux_inst "array_gen[12].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_12__mux_instance_even_mux_inst "array_gen[12].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_11__mux_instance_odd_mux_inst "array_gen[11].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_11__mux_instance_even_mux_inst "array_gen[11].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_10__mux_instance_odd_mux_inst "array_gen[10].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_10__mux_instance_even_mux_inst "array_gen[10].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_9__mux_instance_odd_mux_inst "array_gen[9].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_9__mux_instance_even_mux_inst "array_gen[9].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_8__mux_instance_odd_mux_inst "array_gen[8].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_8__mux_instance_even_mux_inst "array_gen[8].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_7__mux_instance_odd_mux_inst "array_gen[7].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_7__mux_instance_even_mux_inst "array_gen[7].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_6__mux_instance_odd_mux_inst "array_gen[6].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_6__mux_instance_even_mux_inst "array_gen[6].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_5__mux_instance_odd_mux_inst "array_gen[5].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_5__mux_instance_even_mux_inst "array_gen[5].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_4__mux_instance_odd_mux_inst "array_gen[4].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_4__mux_instance_even_mux_inst "array_gen[4].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_3__mux_instance_odd_mux_inst "array_gen[3].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_3__mux_instance_even_mux_inst "array_gen[3].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_2__mux_instance_odd_mux_inst "array_gen[2].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_2__mux_instance_even_mux_inst "array_gen[2].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_1__mux_instance_odd_mux_inst "array_gen[1].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_1__mux_instance_even_mux_inst "array_gen[1].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_0__mux_instance_odd_mux_inst "array_gen[0].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_0__mux_instance_even_mux_inst "array_gen[0].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (net (rename i_ch_0_ "i_ch[0]") (joined
          (portref S (instanceref array_gen_0__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_0__mux_instance_even_mux_inst))
          (portref (member i_ch 15))
          )
         )
         (net (rename i_ch_1_ "i_ch[1]") (joined
          (portref S (instanceref array_gen_1__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_1__mux_instance_even_mux_inst))
          (portref (member i_ch 14))
          )
         )
         (net (rename i_ch_2_ "i_ch[2]") (joined
          (portref S (instanceref array_gen_2__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_2__mux_instance_even_mux_inst))
          (portref (member i_ch 13))
          )
         )
         (net (rename i_ch_3_ "i_ch[3]") (joined
          (portref S (instanceref array_gen_3__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_3__mux_instance_even_mux_inst))
          (portref (member i_ch 12))
          )
         )
         (net (rename i_ch_4_ "i_ch[4]") (joined
          (portref S (instanceref array_gen_4__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_4__mux_instance_even_mux_inst))
          (portref (member i_ch 11))
          )
         )
         (net (rename i_ch_5_ "i_ch[5]") (joined
          (portref S (instanceref array_gen_5__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_5__mux_instance_even_mux_inst))
          (portref (member i_ch 10))
          )
         )
         (net (rename i_ch_6_ "i_ch[6]") (joined
          (portref S (instanceref array_gen_6__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_6__mux_instance_even_mux_inst))
          (portref (member i_ch 9))
          )
         )
         (net (rename i_ch_7_ "i_ch[7]") (joined
          (portref S (instanceref array_gen_7__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_7__mux_instance_even_mux_inst))
          (portref (member i_ch 8))
          )
         )
         (net (rename i_ch_8_ "i_ch[8]") (joined
          (portref S (instanceref array_gen_8__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_8__mux_instance_even_mux_inst))
          (portref (member i_ch 7))
          )
         )
         (net (rename i_ch_9_ "i_ch[9]") (joined
          (portref S (instanceref array_gen_9__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_9__mux_instance_even_mux_inst))
          (portref (member i_ch 6))
          )
         )
         (net (rename i_ch_10_ "i_ch[10]") (joined
          (portref S (instanceref array_gen_10__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_10__mux_instance_even_mux_inst))
          (portref (member i_ch 5))
          )
         )
         (net (rename i_ch_11_ "i_ch[11]") (joined
          (portref S (instanceref array_gen_11__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_11__mux_instance_even_mux_inst))
          (portref (member i_ch 4))
          )
         )
         (net (rename i_ch_12_ "i_ch[12]") (joined
          (portref S (instanceref array_gen_12__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_12__mux_instance_even_mux_inst))
          (portref (member i_ch 3))
          )
         )
         (net (rename i_ch_13_ "i_ch[13]") (joined
          (portref S (instanceref array_gen_13__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_13__mux_instance_even_mux_inst))
          (portref (member i_ch 2))
          )
         )
         (net (rename i_ch_14_ "i_ch[14]") (joined
          (portref S (instanceref array_gen_14__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_14__mux_instance_even_mux_inst))
          (portref (member i_ch 1))
          )
         )
         (net (rename i_ch_15_ "i_ch[15]") (joined
          (portref S (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref (member i_ch 0))
          )
         )
         (net i_p (joined
          (portref I1 (instanceref array_gen_0__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_0__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_0__mux_instance_even_mux_inst))
          (portref I0 (instanceref array_gen_0__mux_instance_even_mux_inst))
          (portref i_p)
          )
         )
         (net (rename s_intc_2_ "s_intc[2]") (joined
          (portref I1 (instanceref array_gen_1__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_1__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_0__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_3_ "s_intc[3]") (joined
          (portref I0 (instanceref array_gen_1__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_1__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_0__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_4_ "s_intc[4]") (joined
          (portref I1 (instanceref array_gen_2__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_2__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_1__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_5_ "s_intc[5]") (joined
          (portref I0 (instanceref array_gen_2__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_2__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_1__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_6_ "s_intc[6]") (joined
          (portref I1 (instanceref array_gen_3__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_3__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_2__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_7_ "s_intc[7]") (joined
          (portref I0 (instanceref array_gen_3__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_3__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_2__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_8_ "s_intc[8]") (joined
          (portref I1 (instanceref array_gen_4__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_4__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_3__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_9_ "s_intc[9]") (joined
          (portref I0 (instanceref array_gen_4__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_4__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_3__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_10_ "s_intc[10]") (joined
          (portref I1 (instanceref array_gen_5__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_5__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_4__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_11_ "s_intc[11]") (joined
          (portref I0 (instanceref array_gen_5__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_5__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_4__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_12_ "s_intc[12]") (joined
          (portref I1 (instanceref array_gen_6__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_6__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_5__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_13_ "s_intc[13]") (joined
          (portref I0 (instanceref array_gen_6__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_6__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_5__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_14_ "s_intc[14]") (joined
          (portref I1 (instanceref array_gen_7__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_7__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_6__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_15_ "s_intc[15]") (joined
          (portref I0 (instanceref array_gen_7__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_7__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_6__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_16_ "s_intc[16]") (joined
          (portref I1 (instanceref array_gen_8__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_8__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_7__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_17_ "s_intc[17]") (joined
          (portref I0 (instanceref array_gen_8__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_8__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_7__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_18_ "s_intc[18]") (joined
          (portref I1 (instanceref array_gen_9__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_9__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_8__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_19_ "s_intc[19]") (joined
          (portref I0 (instanceref array_gen_9__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_9__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_8__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_20_ "s_intc[20]") (joined
          (portref I1 (instanceref array_gen_10__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_10__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_9__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_21_ "s_intc[21]") (joined
          (portref I0 (instanceref array_gen_10__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_10__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_9__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_22_ "s_intc[22]") (joined
          (portref I1 (instanceref array_gen_11__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_11__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_10__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_23_ "s_intc[23]") (joined
          (portref I0 (instanceref array_gen_11__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_11__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_10__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_24_ "s_intc[24]") (joined
          (portref I1 (instanceref array_gen_12__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_12__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_11__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_25_ "s_intc[25]") (joined
          (portref I0 (instanceref array_gen_12__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_12__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_11__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_26_ "s_intc[26]") (joined
          (portref I1 (instanceref array_gen_13__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_13__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_12__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_27_ "s_intc[27]") (joined
          (portref I0 (instanceref array_gen_13__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_13__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_12__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_28_ "s_intc[28]") (joined
          (portref I1 (instanceref array_gen_14__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_14__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_13__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_29_ "s_intc[29]") (joined
          (portref I0 (instanceref array_gen_14__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_14__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_13__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_30_ "s_intc[30]") (joined
          (portref I1 (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_14__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_31_ "s_intc[31]") (joined
          (portref I0 (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_14__mux_instance_odd_mux_inst))
          )
         )
         (net o_out1 (joined
          (portref O (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref o_out1)
          )
         )
         (net o_out2 (joined
          (portref O (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref o_out2)
          )
         )
       )
     )
   )
   (cell (rename arbiter_puf "arbiter_puf_apuf_array_7__apuf_instance") (celltype GENERIC)
     (view view_1 (viewtype NETLIST)
       (interface 
        (port i_pulse_arb (direction INPUT))
        (port o_response_arb (direction OUTPUT))
        (port (array (rename i_challenge_arb "i_challenge_arb[15:0]") 16) (direction INPUT))
       )
       (contents
         (instance XST_VCC (viewref netlist (cellref VCC (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance XST_GND (viewref netlist (cellref GND (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance d_trig_inst (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance mux_array_inst (viewref view_1 (cellref mux_array (libraryref toplevel_lib)))
           (property BUS_INFO (string "16:INPUT:i_ch<15:0>"))
           (property KEEP_HIERARCHY (string "TRUE"))
           (property NLW_UNIQUE_ID (integer 0))
           (property NLW_MACRO_TAG (integer 3))
           (property NLW_MACRO_ALIAS (string "mux_array_mux_array_inst"))
         )
         (net (rename i_challenge_arb_15_ "i_challenge_arb[15]") (joined
          (portref (member i_ch 0) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 0))
          )
         )
         (net (rename i_challenge_arb_14_ "i_challenge_arb[14]") (joined
          (portref (member i_ch 1) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 1))
          )
         )
         (net (rename i_challenge_arb_13_ "i_challenge_arb[13]") (joined
          (portref (member i_ch 2) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 2))
          )
         )
         (net (rename i_challenge_arb_12_ "i_challenge_arb[12]") (joined
          (portref (member i_ch 3) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 3))
          )
         )
         (net (rename i_challenge_arb_11_ "i_challenge_arb[11]") (joined
          (portref (member i_ch 4) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 4))
          )
         )
         (net (rename i_challenge_arb_10_ "i_challenge_arb[10]") (joined
          (portref (member i_ch 5) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 5))
          )
         )
         (net (rename i_challenge_arb_9_ "i_challenge_arb[9]") (joined
          (portref (member i_ch 6) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 6))
          )
         )
         (net (rename i_challenge_arb_8_ "i_challenge_arb[8]") (joined
          (portref (member i_ch 7) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 7))
          )
         )
         (net (rename i_challenge_arb_7_ "i_challenge_arb[7]") (joined
          (portref (member i_ch 8) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 8))
          )
         )
         (net (rename i_challenge_arb_6_ "i_challenge_arb[6]") (joined
          (portref (member i_ch 9) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 9))
          )
         )
         (net (rename i_challenge_arb_5_ "i_challenge_arb[5]") (joined
          (portref (member i_ch 10) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 10))
          )
         )
         (net (rename i_challenge_arb_4_ "i_challenge_arb[4]") (joined
          (portref (member i_ch 11) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 11))
          )
         )
         (net (rename i_challenge_arb_3_ "i_challenge_arb[3]") (joined
          (portref (member i_ch 12) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 12))
          )
         )
         (net (rename i_challenge_arb_2_ "i_challenge_arb[2]") (joined
          (portref (member i_ch 13) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 13))
          )
         )
         (net (rename i_challenge_arb_1_ "i_challenge_arb[1]") (joined
          (portref (member i_ch 14) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 14))
          )
         )
         (net (rename i_challenge_arb_0_ "i_challenge_arb[0]") (joined
          (portref (member i_ch 15) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 15))
          )
         )
         (net i_pulse_arb (joined
          (portref i_p (instanceref mux_array_inst))
          (portref i_pulse_arb)
          )
         )
         (net s_mux1 (joined
          (portref D (instanceref d_trig_inst))
          (portref o_out1 (instanceref mux_array_inst))
          )
         )
         (net s_mux2 (joined
          (portref C (instanceref d_trig_inst))
          (portref o_out2 (instanceref mux_array_inst))
          )
         )
         (net o_response_arb (joined
          (portref Q (instanceref d_trig_inst))
          (portref o_response_arb)
          )
         )
         (net N0 (joined
          (portref P (instanceref XST_VCC))
          (portref CE (instanceref d_trig_inst))
          )
         )
         (net N1 (joined
          (portref G (instanceref XST_GND))
          (portref R (instanceref d_trig_inst))
          )
         )
       )
     )
   )
   (cell (rename mux_array_HDI_0 "mux_array_NO1_mux_array_inst") (celltype GENERIC)
     (view view_1 (viewtype NETLIST)
       (interface 
        (port i_p (direction INPUT))
        (port o_out1 (direction OUTPUT))
        (port o_out2 (direction OUTPUT))
        (port (array (rename i_ch "i_ch[15:0]") 16) (direction INPUT))
       )
       (contents
         (instance (rename array_gen_15__mux_instance_odd_mux_inst "array_gen[15].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_15__mux_instance_even_mux_inst "array_gen[15].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_14__mux_instance_odd_mux_inst "array_gen[14].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_14__mux_instance_even_mux_inst "array_gen[14].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_13__mux_instance_odd_mux_inst "array_gen[13].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_13__mux_instance_even_mux_inst "array_gen[13].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_12__mux_instance_odd_mux_inst "array_gen[12].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_12__mux_instance_even_mux_inst "array_gen[12].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_11__mux_instance_odd_mux_inst "array_gen[11].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_11__mux_instance_even_mux_inst "array_gen[11].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_10__mux_instance_odd_mux_inst "array_gen[10].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_10__mux_instance_even_mux_inst "array_gen[10].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_9__mux_instance_odd_mux_inst "array_gen[9].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_9__mux_instance_even_mux_inst "array_gen[9].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_8__mux_instance_odd_mux_inst "array_gen[8].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_8__mux_instance_even_mux_inst "array_gen[8].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_7__mux_instance_odd_mux_inst "array_gen[7].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_7__mux_instance_even_mux_inst "array_gen[7].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_6__mux_instance_odd_mux_inst "array_gen[6].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_6__mux_instance_even_mux_inst "array_gen[6].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_5__mux_instance_odd_mux_inst "array_gen[5].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_5__mux_instance_even_mux_inst "array_gen[5].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_4__mux_instance_odd_mux_inst "array_gen[4].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_4__mux_instance_even_mux_inst "array_gen[4].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_3__mux_instance_odd_mux_inst "array_gen[3].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_3__mux_instance_even_mux_inst "array_gen[3].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_2__mux_instance_odd_mux_inst "array_gen[2].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_2__mux_instance_even_mux_inst "array_gen[2].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_1__mux_instance_odd_mux_inst "array_gen[1].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_1__mux_instance_even_mux_inst "array_gen[1].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_0__mux_instance_odd_mux_inst "array_gen[0].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_0__mux_instance_even_mux_inst "array_gen[0].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (net (rename i_ch_0_ "i_ch[0]") (joined
          (portref S (instanceref array_gen_0__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_0__mux_instance_even_mux_inst))
          (portref (member i_ch 15))
          )
         )
         (net (rename i_ch_1_ "i_ch[1]") (joined
          (portref S (instanceref array_gen_1__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_1__mux_instance_even_mux_inst))
          (portref (member i_ch 14))
          )
         )
         (net (rename i_ch_2_ "i_ch[2]") (joined
          (portref S (instanceref array_gen_2__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_2__mux_instance_even_mux_inst))
          (portref (member i_ch 13))
          )
         )
         (net (rename i_ch_3_ "i_ch[3]") (joined
          (portref S (instanceref array_gen_3__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_3__mux_instance_even_mux_inst))
          (portref (member i_ch 12))
          )
         )
         (net (rename i_ch_4_ "i_ch[4]") (joined
          (portref S (instanceref array_gen_4__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_4__mux_instance_even_mux_inst))
          (portref (member i_ch 11))
          )
         )
         (net (rename i_ch_5_ "i_ch[5]") (joined
          (portref S (instanceref array_gen_5__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_5__mux_instance_even_mux_inst))
          (portref (member i_ch 10))
          )
         )
         (net (rename i_ch_6_ "i_ch[6]") (joined
          (portref S (instanceref array_gen_6__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_6__mux_instance_even_mux_inst))
          (portref (member i_ch 9))
          )
         )
         (net (rename i_ch_7_ "i_ch[7]") (joined
          (portref S (instanceref array_gen_7__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_7__mux_instance_even_mux_inst))
          (portref (member i_ch 8))
          )
         )
         (net (rename i_ch_8_ "i_ch[8]") (joined
          (portref S (instanceref array_gen_8__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_8__mux_instance_even_mux_inst))
          (portref (member i_ch 7))
          )
         )
         (net (rename i_ch_9_ "i_ch[9]") (joined
          (portref S (instanceref array_gen_9__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_9__mux_instance_even_mux_inst))
          (portref (member i_ch 6))
          )
         )
         (net (rename i_ch_10_ "i_ch[10]") (joined
          (portref S (instanceref array_gen_10__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_10__mux_instance_even_mux_inst))
          (portref (member i_ch 5))
          )
         )
         (net (rename i_ch_11_ "i_ch[11]") (joined
          (portref S (instanceref array_gen_11__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_11__mux_instance_even_mux_inst))
          (portref (member i_ch 4))
          )
         )
         (net (rename i_ch_12_ "i_ch[12]") (joined
          (portref S (instanceref array_gen_12__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_12__mux_instance_even_mux_inst))
          (portref (member i_ch 3))
          )
         )
         (net (rename i_ch_13_ "i_ch[13]") (joined
          (portref S (instanceref array_gen_13__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_13__mux_instance_even_mux_inst))
          (portref (member i_ch 2))
          )
         )
         (net (rename i_ch_14_ "i_ch[14]") (joined
          (portref S (instanceref array_gen_14__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_14__mux_instance_even_mux_inst))
          (portref (member i_ch 1))
          )
         )
         (net (rename i_ch_15_ "i_ch[15]") (joined
          (portref S (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref (member i_ch 0))
          )
         )
         (net i_p (joined
          (portref I1 (instanceref array_gen_0__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_0__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_0__mux_instance_even_mux_inst))
          (portref I0 (instanceref array_gen_0__mux_instance_even_mux_inst))
          (portref i_p)
          )
         )
         (net (rename s_intc_2_ "s_intc[2]") (joined
          (portref I1 (instanceref array_gen_1__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_1__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_0__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_3_ "s_intc[3]") (joined
          (portref I0 (instanceref array_gen_1__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_1__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_0__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_4_ "s_intc[4]") (joined
          (portref I1 (instanceref array_gen_2__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_2__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_1__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_5_ "s_intc[5]") (joined
          (portref I0 (instanceref array_gen_2__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_2__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_1__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_6_ "s_intc[6]") (joined
          (portref I1 (instanceref array_gen_3__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_3__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_2__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_7_ "s_intc[7]") (joined
          (portref I0 (instanceref array_gen_3__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_3__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_2__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_8_ "s_intc[8]") (joined
          (portref I1 (instanceref array_gen_4__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_4__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_3__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_9_ "s_intc[9]") (joined
          (portref I0 (instanceref array_gen_4__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_4__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_3__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_10_ "s_intc[10]") (joined
          (portref I1 (instanceref array_gen_5__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_5__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_4__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_11_ "s_intc[11]") (joined
          (portref I0 (instanceref array_gen_5__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_5__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_4__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_12_ "s_intc[12]") (joined
          (portref I1 (instanceref array_gen_6__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_6__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_5__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_13_ "s_intc[13]") (joined
          (portref I0 (instanceref array_gen_6__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_6__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_5__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_14_ "s_intc[14]") (joined
          (portref I1 (instanceref array_gen_7__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_7__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_6__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_15_ "s_intc[15]") (joined
          (portref I0 (instanceref array_gen_7__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_7__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_6__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_16_ "s_intc[16]") (joined
          (portref I1 (instanceref array_gen_8__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_8__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_7__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_17_ "s_intc[17]") (joined
          (portref I0 (instanceref array_gen_8__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_8__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_7__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_18_ "s_intc[18]") (joined
          (portref I1 (instanceref array_gen_9__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_9__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_8__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_19_ "s_intc[19]") (joined
          (portref I0 (instanceref array_gen_9__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_9__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_8__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_20_ "s_intc[20]") (joined
          (portref I1 (instanceref array_gen_10__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_10__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_9__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_21_ "s_intc[21]") (joined
          (portref I0 (instanceref array_gen_10__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_10__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_9__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_22_ "s_intc[22]") (joined
          (portref I1 (instanceref array_gen_11__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_11__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_10__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_23_ "s_intc[23]") (joined
          (portref I0 (instanceref array_gen_11__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_11__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_10__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_24_ "s_intc[24]") (joined
          (portref I1 (instanceref array_gen_12__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_12__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_11__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_25_ "s_intc[25]") (joined
          (portref I0 (instanceref array_gen_12__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_12__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_11__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_26_ "s_intc[26]") (joined
          (portref I1 (instanceref array_gen_13__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_13__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_12__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_27_ "s_intc[27]") (joined
          (portref I0 (instanceref array_gen_13__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_13__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_12__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_28_ "s_intc[28]") (joined
          (portref I1 (instanceref array_gen_14__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_14__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_13__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_29_ "s_intc[29]") (joined
          (portref I0 (instanceref array_gen_14__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_14__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_13__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_30_ "s_intc[30]") (joined
          (portref I1 (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_14__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_31_ "s_intc[31]") (joined
          (portref I0 (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_14__mux_instance_odd_mux_inst))
          )
         )
         (net o_out1 (joined
          (portref O (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref o_out1)
          )
         )
         (net o_out2 (joined
          (portref O (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref o_out2)
          )
         )
       )
     )
   )
   (cell (rename arbiter_puf_HDI_1 "arbiter_puf_NO1_apuf_array_6__apuf_instance") (celltype GENERIC)
     (view view_1 (viewtype NETLIST)
       (interface 
        (port i_pulse_arb (direction INPUT))
        (port o_response_arb (direction OUTPUT))
        (port (array (rename i_challenge_arb "i_challenge_arb[15:0]") 16) (direction INPUT))
       )
       (contents
         (instance XST_VCC (viewref netlist (cellref VCC (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance XST_GND (viewref netlist (cellref GND (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance d_trig_inst (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance mux_array_inst (viewref view_1 (cellref mux_array_HDI_0 (libraryref toplevel_lib)))
           (property BUS_INFO (string "16:INPUT:i_ch<15:0>"))
           (property KEEP_HIERARCHY (string "TRUE"))
           (property NLW_UNIQUE_ID (integer 1))
           (property NLW_MACRO_TAG (integer 5))
           (property NLW_MACRO_ALIAS (string "mux_array_NO1_mux_array_inst"))
         )
         (net (rename i_challenge_arb_15_ "i_challenge_arb[15]") (joined
          (portref (member i_ch 0) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 0))
          )
         )
         (net (rename i_challenge_arb_14_ "i_challenge_arb[14]") (joined
          (portref (member i_ch 1) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 1))
          )
         )
         (net (rename i_challenge_arb_13_ "i_challenge_arb[13]") (joined
          (portref (member i_ch 2) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 2))
          )
         )
         (net (rename i_challenge_arb_12_ "i_challenge_arb[12]") (joined
          (portref (member i_ch 3) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 3))
          )
         )
         (net (rename i_challenge_arb_11_ "i_challenge_arb[11]") (joined
          (portref (member i_ch 4) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 4))
          )
         )
         (net (rename i_challenge_arb_10_ "i_challenge_arb[10]") (joined
          (portref (member i_ch 5) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 5))
          )
         )
         (net (rename i_challenge_arb_9_ "i_challenge_arb[9]") (joined
          (portref (member i_ch 6) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 6))
          )
         )
         (net (rename i_challenge_arb_8_ "i_challenge_arb[8]") (joined
          (portref (member i_ch 7) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 7))
          )
         )
         (net (rename i_challenge_arb_7_ "i_challenge_arb[7]") (joined
          (portref (member i_ch 8) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 8))
          )
         )
         (net (rename i_challenge_arb_6_ "i_challenge_arb[6]") (joined
          (portref (member i_ch 9) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 9))
          )
         )
         (net (rename i_challenge_arb_5_ "i_challenge_arb[5]") (joined
          (portref (member i_ch 10) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 10))
          )
         )
         (net (rename i_challenge_arb_4_ "i_challenge_arb[4]") (joined
          (portref (member i_ch 11) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 11))
          )
         )
         (net (rename i_challenge_arb_3_ "i_challenge_arb[3]") (joined
          (portref (member i_ch 12) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 12))
          )
         )
         (net (rename i_challenge_arb_2_ "i_challenge_arb[2]") (joined
          (portref (member i_ch 13) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 13))
          )
         )
         (net (rename i_challenge_arb_1_ "i_challenge_arb[1]") (joined
          (portref (member i_ch 14) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 14))
          )
         )
         (net (rename i_challenge_arb_0_ "i_challenge_arb[0]") (joined
          (portref (member i_ch 15) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 15))
          )
         )
         (net i_pulse_arb (joined
          (portref i_p (instanceref mux_array_inst))
          (portref i_pulse_arb)
          )
         )
         (net s_mux1 (joined
          (portref D (instanceref d_trig_inst))
          (portref o_out1 (instanceref mux_array_inst))
          )
         )
         (net s_mux2 (joined
          (portref C (instanceref d_trig_inst))
          (portref o_out2 (instanceref mux_array_inst))
          )
         )
         (net o_response_arb (joined
          (portref Q (instanceref d_trig_inst))
          (portref o_response_arb)
          )
         )
         (net N0 (joined
          (portref P (instanceref XST_VCC))
          (portref CE (instanceref d_trig_inst))
          )
         )
         (net N1 (joined
          (portref G (instanceref XST_GND))
          (portref R (instanceref d_trig_inst))
          )
         )
       )
     )
   )
   (cell (rename mux_array_HDI_2 "mux_array_NO2_mux_array_inst") (celltype GENERIC)
     (view view_1 (viewtype NETLIST)
       (interface 
        (port i_p (direction INPUT))
        (port o_out1 (direction OUTPUT))
        (port o_out2 (direction OUTPUT))
        (port (array (rename i_ch "i_ch[15:0]") 16) (direction INPUT))
       )
       (contents
         (instance (rename array_gen_15__mux_instance_odd_mux_inst "array_gen[15].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_15__mux_instance_even_mux_inst "array_gen[15].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_14__mux_instance_odd_mux_inst "array_gen[14].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_14__mux_instance_even_mux_inst "array_gen[14].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_13__mux_instance_odd_mux_inst "array_gen[13].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_13__mux_instance_even_mux_inst "array_gen[13].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_12__mux_instance_odd_mux_inst "array_gen[12].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_12__mux_instance_even_mux_inst "array_gen[12].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_11__mux_instance_odd_mux_inst "array_gen[11].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_11__mux_instance_even_mux_inst "array_gen[11].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_10__mux_instance_odd_mux_inst "array_gen[10].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_10__mux_instance_even_mux_inst "array_gen[10].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_9__mux_instance_odd_mux_inst "array_gen[9].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_9__mux_instance_even_mux_inst "array_gen[9].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_8__mux_instance_odd_mux_inst "array_gen[8].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_8__mux_instance_even_mux_inst "array_gen[8].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_7__mux_instance_odd_mux_inst "array_gen[7].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_7__mux_instance_even_mux_inst "array_gen[7].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_6__mux_instance_odd_mux_inst "array_gen[6].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_6__mux_instance_even_mux_inst "array_gen[6].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_5__mux_instance_odd_mux_inst "array_gen[5].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_5__mux_instance_even_mux_inst "array_gen[5].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_4__mux_instance_odd_mux_inst "array_gen[4].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_4__mux_instance_even_mux_inst "array_gen[4].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_3__mux_instance_odd_mux_inst "array_gen[3].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_3__mux_instance_even_mux_inst "array_gen[3].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_2__mux_instance_odd_mux_inst "array_gen[2].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_2__mux_instance_even_mux_inst "array_gen[2].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_1__mux_instance_odd_mux_inst "array_gen[1].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_1__mux_instance_even_mux_inst "array_gen[1].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_0__mux_instance_odd_mux_inst "array_gen[0].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_0__mux_instance_even_mux_inst "array_gen[0].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (net (rename i_ch_0_ "i_ch[0]") (joined
          (portref S (instanceref array_gen_0__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_0__mux_instance_even_mux_inst))
          (portref (member i_ch 15))
          )
         )
         (net (rename i_ch_1_ "i_ch[1]") (joined
          (portref S (instanceref array_gen_1__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_1__mux_instance_even_mux_inst))
          (portref (member i_ch 14))
          )
         )
         (net (rename i_ch_2_ "i_ch[2]") (joined
          (portref S (instanceref array_gen_2__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_2__mux_instance_even_mux_inst))
          (portref (member i_ch 13))
          )
         )
         (net (rename i_ch_3_ "i_ch[3]") (joined
          (portref S (instanceref array_gen_3__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_3__mux_instance_even_mux_inst))
          (portref (member i_ch 12))
          )
         )
         (net (rename i_ch_4_ "i_ch[4]") (joined
          (portref S (instanceref array_gen_4__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_4__mux_instance_even_mux_inst))
          (portref (member i_ch 11))
          )
         )
         (net (rename i_ch_5_ "i_ch[5]") (joined
          (portref S (instanceref array_gen_5__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_5__mux_instance_even_mux_inst))
          (portref (member i_ch 10))
          )
         )
         (net (rename i_ch_6_ "i_ch[6]") (joined
          (portref S (instanceref array_gen_6__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_6__mux_instance_even_mux_inst))
          (portref (member i_ch 9))
          )
         )
         (net (rename i_ch_7_ "i_ch[7]") (joined
          (portref S (instanceref array_gen_7__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_7__mux_instance_even_mux_inst))
          (portref (member i_ch 8))
          )
         )
         (net (rename i_ch_8_ "i_ch[8]") (joined
          (portref S (instanceref array_gen_8__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_8__mux_instance_even_mux_inst))
          (portref (member i_ch 7))
          )
         )
         (net (rename i_ch_9_ "i_ch[9]") (joined
          (portref S (instanceref array_gen_9__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_9__mux_instance_even_mux_inst))
          (portref (member i_ch 6))
          )
         )
         (net (rename i_ch_10_ "i_ch[10]") (joined
          (portref S (instanceref array_gen_10__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_10__mux_instance_even_mux_inst))
          (portref (member i_ch 5))
          )
         )
         (net (rename i_ch_11_ "i_ch[11]") (joined
          (portref S (instanceref array_gen_11__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_11__mux_instance_even_mux_inst))
          (portref (member i_ch 4))
          )
         )
         (net (rename i_ch_12_ "i_ch[12]") (joined
          (portref S (instanceref array_gen_12__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_12__mux_instance_even_mux_inst))
          (portref (member i_ch 3))
          )
         )
         (net (rename i_ch_13_ "i_ch[13]") (joined
          (portref S (instanceref array_gen_13__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_13__mux_instance_even_mux_inst))
          (portref (member i_ch 2))
          )
         )
         (net (rename i_ch_14_ "i_ch[14]") (joined
          (portref S (instanceref array_gen_14__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_14__mux_instance_even_mux_inst))
          (portref (member i_ch 1))
          )
         )
         (net (rename i_ch_15_ "i_ch[15]") (joined
          (portref S (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref (member i_ch 0))
          )
         )
         (net i_p (joined
          (portref I1 (instanceref array_gen_0__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_0__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_0__mux_instance_even_mux_inst))
          (portref I0 (instanceref array_gen_0__mux_instance_even_mux_inst))
          (portref i_p)
          )
         )
         (net (rename s_intc_2_ "s_intc[2]") (joined
          (portref I1 (instanceref array_gen_1__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_1__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_0__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_3_ "s_intc[3]") (joined
          (portref I0 (instanceref array_gen_1__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_1__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_0__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_4_ "s_intc[4]") (joined
          (portref I1 (instanceref array_gen_2__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_2__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_1__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_5_ "s_intc[5]") (joined
          (portref I0 (instanceref array_gen_2__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_2__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_1__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_6_ "s_intc[6]") (joined
          (portref I1 (instanceref array_gen_3__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_3__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_2__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_7_ "s_intc[7]") (joined
          (portref I0 (instanceref array_gen_3__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_3__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_2__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_8_ "s_intc[8]") (joined
          (portref I1 (instanceref array_gen_4__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_4__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_3__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_9_ "s_intc[9]") (joined
          (portref I0 (instanceref array_gen_4__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_4__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_3__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_10_ "s_intc[10]") (joined
          (portref I1 (instanceref array_gen_5__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_5__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_4__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_11_ "s_intc[11]") (joined
          (portref I0 (instanceref array_gen_5__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_5__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_4__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_12_ "s_intc[12]") (joined
          (portref I1 (instanceref array_gen_6__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_6__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_5__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_13_ "s_intc[13]") (joined
          (portref I0 (instanceref array_gen_6__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_6__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_5__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_14_ "s_intc[14]") (joined
          (portref I1 (instanceref array_gen_7__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_7__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_6__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_15_ "s_intc[15]") (joined
          (portref I0 (instanceref array_gen_7__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_7__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_6__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_16_ "s_intc[16]") (joined
          (portref I1 (instanceref array_gen_8__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_8__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_7__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_17_ "s_intc[17]") (joined
          (portref I0 (instanceref array_gen_8__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_8__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_7__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_18_ "s_intc[18]") (joined
          (portref I1 (instanceref array_gen_9__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_9__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_8__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_19_ "s_intc[19]") (joined
          (portref I0 (instanceref array_gen_9__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_9__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_8__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_20_ "s_intc[20]") (joined
          (portref I1 (instanceref array_gen_10__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_10__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_9__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_21_ "s_intc[21]") (joined
          (portref I0 (instanceref array_gen_10__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_10__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_9__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_22_ "s_intc[22]") (joined
          (portref I1 (instanceref array_gen_11__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_11__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_10__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_23_ "s_intc[23]") (joined
          (portref I0 (instanceref array_gen_11__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_11__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_10__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_24_ "s_intc[24]") (joined
          (portref I1 (instanceref array_gen_12__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_12__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_11__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_25_ "s_intc[25]") (joined
          (portref I0 (instanceref array_gen_12__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_12__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_11__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_26_ "s_intc[26]") (joined
          (portref I1 (instanceref array_gen_13__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_13__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_12__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_27_ "s_intc[27]") (joined
          (portref I0 (instanceref array_gen_13__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_13__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_12__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_28_ "s_intc[28]") (joined
          (portref I1 (instanceref array_gen_14__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_14__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_13__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_29_ "s_intc[29]") (joined
          (portref I0 (instanceref array_gen_14__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_14__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_13__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_30_ "s_intc[30]") (joined
          (portref I1 (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_14__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_31_ "s_intc[31]") (joined
          (portref I0 (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_14__mux_instance_odd_mux_inst))
          )
         )
         (net o_out1 (joined
          (portref O (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref o_out1)
          )
         )
         (net o_out2 (joined
          (portref O (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref o_out2)
          )
         )
       )
     )
   )
   (cell (rename arbiter_puf_HDI_3 "arbiter_puf_NO2_apuf_array_5__apuf_instance") (celltype GENERIC)
     (view view_1 (viewtype NETLIST)
       (interface 
        (port i_pulse_arb (direction INPUT))
        (port o_response_arb (direction OUTPUT))
        (port (array (rename i_challenge_arb "i_challenge_arb[15:0]") 16) (direction INPUT))
       )
       (contents
         (instance XST_VCC (viewref netlist (cellref VCC (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance XST_GND (viewref netlist (cellref GND (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance d_trig_inst (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance mux_array_inst (viewref view_1 (cellref mux_array_HDI_2 (libraryref toplevel_lib)))
           (property BUS_INFO (string "16:INPUT:i_ch<15:0>"))
           (property KEEP_HIERARCHY (string "TRUE"))
           (property NLW_UNIQUE_ID (integer 2))
           (property NLW_MACRO_TAG (integer 7))
           (property NLW_MACRO_ALIAS (string "mux_array_NO2_mux_array_inst"))
         )
         (net (rename i_challenge_arb_15_ "i_challenge_arb[15]") (joined
          (portref (member i_ch 0) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 0))
          )
         )
         (net (rename i_challenge_arb_14_ "i_challenge_arb[14]") (joined
          (portref (member i_ch 1) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 1))
          )
         )
         (net (rename i_challenge_arb_13_ "i_challenge_arb[13]") (joined
          (portref (member i_ch 2) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 2))
          )
         )
         (net (rename i_challenge_arb_12_ "i_challenge_arb[12]") (joined
          (portref (member i_ch 3) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 3))
          )
         )
         (net (rename i_challenge_arb_11_ "i_challenge_arb[11]") (joined
          (portref (member i_ch 4) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 4))
          )
         )
         (net (rename i_challenge_arb_10_ "i_challenge_arb[10]") (joined
          (portref (member i_ch 5) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 5))
          )
         )
         (net (rename i_challenge_arb_9_ "i_challenge_arb[9]") (joined
          (portref (member i_ch 6) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 6))
          )
         )
         (net (rename i_challenge_arb_8_ "i_challenge_arb[8]") (joined
          (portref (member i_ch 7) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 7))
          )
         )
         (net (rename i_challenge_arb_7_ "i_challenge_arb[7]") (joined
          (portref (member i_ch 8) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 8))
          )
         )
         (net (rename i_challenge_arb_6_ "i_challenge_arb[6]") (joined
          (portref (member i_ch 9) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 9))
          )
         )
         (net (rename i_challenge_arb_5_ "i_challenge_arb[5]") (joined
          (portref (member i_ch 10) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 10))
          )
         )
         (net (rename i_challenge_arb_4_ "i_challenge_arb[4]") (joined
          (portref (member i_ch 11) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 11))
          )
         )
         (net (rename i_challenge_arb_3_ "i_challenge_arb[3]") (joined
          (portref (member i_ch 12) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 12))
          )
         )
         (net (rename i_challenge_arb_2_ "i_challenge_arb[2]") (joined
          (portref (member i_ch 13) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 13))
          )
         )
         (net (rename i_challenge_arb_1_ "i_challenge_arb[1]") (joined
          (portref (member i_ch 14) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 14))
          )
         )
         (net (rename i_challenge_arb_0_ "i_challenge_arb[0]") (joined
          (portref (member i_ch 15) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 15))
          )
         )
         (net i_pulse_arb (joined
          (portref i_p (instanceref mux_array_inst))
          (portref i_pulse_arb)
          )
         )
         (net s_mux1 (joined
          (portref D (instanceref d_trig_inst))
          (portref o_out1 (instanceref mux_array_inst))
          )
         )
         (net s_mux2 (joined
          (portref C (instanceref d_trig_inst))
          (portref o_out2 (instanceref mux_array_inst))
          )
         )
         (net o_response_arb (joined
          (portref Q (instanceref d_trig_inst))
          (portref o_response_arb)
          )
         )
         (net N0 (joined
          (portref P (instanceref XST_VCC))
          (portref CE (instanceref d_trig_inst))
          )
         )
         (net N1 (joined
          (portref G (instanceref XST_GND))
          (portref R (instanceref d_trig_inst))
          )
         )
       )
     )
   )
   (cell (rename mux_array_HDI_4 "mux_array_NO3_mux_array_inst") (celltype GENERIC)
     (view view_1 (viewtype NETLIST)
       (interface 
        (port i_p (direction INPUT))
        (port o_out1 (direction OUTPUT))
        (port o_out2 (direction OUTPUT))
        (port (array (rename i_ch "i_ch[15:0]") 16) (direction INPUT))
       )
       (contents
         (instance (rename array_gen_15__mux_instance_odd_mux_inst "array_gen[15].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_15__mux_instance_even_mux_inst "array_gen[15].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_14__mux_instance_odd_mux_inst "array_gen[14].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_14__mux_instance_even_mux_inst "array_gen[14].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_13__mux_instance_odd_mux_inst "array_gen[13].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_13__mux_instance_even_mux_inst "array_gen[13].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_12__mux_instance_odd_mux_inst "array_gen[12].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_12__mux_instance_even_mux_inst "array_gen[12].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_11__mux_instance_odd_mux_inst "array_gen[11].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_11__mux_instance_even_mux_inst "array_gen[11].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_10__mux_instance_odd_mux_inst "array_gen[10].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_10__mux_instance_even_mux_inst "array_gen[10].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_9__mux_instance_odd_mux_inst "array_gen[9].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_9__mux_instance_even_mux_inst "array_gen[9].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_8__mux_instance_odd_mux_inst "array_gen[8].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_8__mux_instance_even_mux_inst "array_gen[8].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_7__mux_instance_odd_mux_inst "array_gen[7].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_7__mux_instance_even_mux_inst "array_gen[7].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_6__mux_instance_odd_mux_inst "array_gen[6].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_6__mux_instance_even_mux_inst "array_gen[6].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_5__mux_instance_odd_mux_inst "array_gen[5].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_5__mux_instance_even_mux_inst "array_gen[5].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_4__mux_instance_odd_mux_inst "array_gen[4].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_4__mux_instance_even_mux_inst "array_gen[4].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_3__mux_instance_odd_mux_inst "array_gen[3].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_3__mux_instance_even_mux_inst "array_gen[3].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_2__mux_instance_odd_mux_inst "array_gen[2].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_2__mux_instance_even_mux_inst "array_gen[2].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_1__mux_instance_odd_mux_inst "array_gen[1].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_1__mux_instance_even_mux_inst "array_gen[1].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_0__mux_instance_odd_mux_inst "array_gen[0].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_0__mux_instance_even_mux_inst "array_gen[0].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (net (rename i_ch_0_ "i_ch[0]") (joined
          (portref S (instanceref array_gen_0__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_0__mux_instance_even_mux_inst))
          (portref (member i_ch 15))
          )
         )
         (net (rename i_ch_1_ "i_ch[1]") (joined
          (portref S (instanceref array_gen_1__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_1__mux_instance_even_mux_inst))
          (portref (member i_ch 14))
          )
         )
         (net (rename i_ch_2_ "i_ch[2]") (joined
          (portref S (instanceref array_gen_2__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_2__mux_instance_even_mux_inst))
          (portref (member i_ch 13))
          )
         )
         (net (rename i_ch_3_ "i_ch[3]") (joined
          (portref S (instanceref array_gen_3__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_3__mux_instance_even_mux_inst))
          (portref (member i_ch 12))
          )
         )
         (net (rename i_ch_4_ "i_ch[4]") (joined
          (portref S (instanceref array_gen_4__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_4__mux_instance_even_mux_inst))
          (portref (member i_ch 11))
          )
         )
         (net (rename i_ch_5_ "i_ch[5]") (joined
          (portref S (instanceref array_gen_5__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_5__mux_instance_even_mux_inst))
          (portref (member i_ch 10))
          )
         )
         (net (rename i_ch_6_ "i_ch[6]") (joined
          (portref S (instanceref array_gen_6__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_6__mux_instance_even_mux_inst))
          (portref (member i_ch 9))
          )
         )
         (net (rename i_ch_7_ "i_ch[7]") (joined
          (portref S (instanceref array_gen_7__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_7__mux_instance_even_mux_inst))
          (portref (member i_ch 8))
          )
         )
         (net (rename i_ch_8_ "i_ch[8]") (joined
          (portref S (instanceref array_gen_8__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_8__mux_instance_even_mux_inst))
          (portref (member i_ch 7))
          )
         )
         (net (rename i_ch_9_ "i_ch[9]") (joined
          (portref S (instanceref array_gen_9__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_9__mux_instance_even_mux_inst))
          (portref (member i_ch 6))
          )
         )
         (net (rename i_ch_10_ "i_ch[10]") (joined
          (portref S (instanceref array_gen_10__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_10__mux_instance_even_mux_inst))
          (portref (member i_ch 5))
          )
         )
         (net (rename i_ch_11_ "i_ch[11]") (joined
          (portref S (instanceref array_gen_11__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_11__mux_instance_even_mux_inst))
          (portref (member i_ch 4))
          )
         )
         (net (rename i_ch_12_ "i_ch[12]") (joined
          (portref S (instanceref array_gen_12__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_12__mux_instance_even_mux_inst))
          (portref (member i_ch 3))
          )
         )
         (net (rename i_ch_13_ "i_ch[13]") (joined
          (portref S (instanceref array_gen_13__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_13__mux_instance_even_mux_inst))
          (portref (member i_ch 2))
          )
         )
         (net (rename i_ch_14_ "i_ch[14]") (joined
          (portref S (instanceref array_gen_14__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_14__mux_instance_even_mux_inst))
          (portref (member i_ch 1))
          )
         )
         (net (rename i_ch_15_ "i_ch[15]") (joined
          (portref S (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref (member i_ch 0))
          )
         )
         (net i_p (joined
          (portref I1 (instanceref array_gen_0__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_0__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_0__mux_instance_even_mux_inst))
          (portref I0 (instanceref array_gen_0__mux_instance_even_mux_inst))
          (portref i_p)
          )
         )
         (net (rename s_intc_2_ "s_intc[2]") (joined
          (portref I1 (instanceref array_gen_1__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_1__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_0__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_3_ "s_intc[3]") (joined
          (portref I0 (instanceref array_gen_1__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_1__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_0__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_4_ "s_intc[4]") (joined
          (portref I1 (instanceref array_gen_2__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_2__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_1__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_5_ "s_intc[5]") (joined
          (portref I0 (instanceref array_gen_2__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_2__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_1__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_6_ "s_intc[6]") (joined
          (portref I1 (instanceref array_gen_3__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_3__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_2__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_7_ "s_intc[7]") (joined
          (portref I0 (instanceref array_gen_3__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_3__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_2__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_8_ "s_intc[8]") (joined
          (portref I1 (instanceref array_gen_4__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_4__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_3__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_9_ "s_intc[9]") (joined
          (portref I0 (instanceref array_gen_4__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_4__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_3__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_10_ "s_intc[10]") (joined
          (portref I1 (instanceref array_gen_5__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_5__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_4__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_11_ "s_intc[11]") (joined
          (portref I0 (instanceref array_gen_5__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_5__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_4__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_12_ "s_intc[12]") (joined
          (portref I1 (instanceref array_gen_6__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_6__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_5__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_13_ "s_intc[13]") (joined
          (portref I0 (instanceref array_gen_6__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_6__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_5__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_14_ "s_intc[14]") (joined
          (portref I1 (instanceref array_gen_7__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_7__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_6__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_15_ "s_intc[15]") (joined
          (portref I0 (instanceref array_gen_7__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_7__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_6__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_16_ "s_intc[16]") (joined
          (portref I1 (instanceref array_gen_8__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_8__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_7__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_17_ "s_intc[17]") (joined
          (portref I0 (instanceref array_gen_8__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_8__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_7__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_18_ "s_intc[18]") (joined
          (portref I1 (instanceref array_gen_9__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_9__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_8__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_19_ "s_intc[19]") (joined
          (portref I0 (instanceref array_gen_9__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_9__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_8__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_20_ "s_intc[20]") (joined
          (portref I1 (instanceref array_gen_10__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_10__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_9__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_21_ "s_intc[21]") (joined
          (portref I0 (instanceref array_gen_10__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_10__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_9__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_22_ "s_intc[22]") (joined
          (portref I1 (instanceref array_gen_11__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_11__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_10__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_23_ "s_intc[23]") (joined
          (portref I0 (instanceref array_gen_11__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_11__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_10__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_24_ "s_intc[24]") (joined
          (portref I1 (instanceref array_gen_12__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_12__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_11__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_25_ "s_intc[25]") (joined
          (portref I0 (instanceref array_gen_12__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_12__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_11__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_26_ "s_intc[26]") (joined
          (portref I1 (instanceref array_gen_13__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_13__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_12__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_27_ "s_intc[27]") (joined
          (portref I0 (instanceref array_gen_13__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_13__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_12__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_28_ "s_intc[28]") (joined
          (portref I1 (instanceref array_gen_14__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_14__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_13__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_29_ "s_intc[29]") (joined
          (portref I0 (instanceref array_gen_14__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_14__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_13__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_30_ "s_intc[30]") (joined
          (portref I1 (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_14__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_31_ "s_intc[31]") (joined
          (portref I0 (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_14__mux_instance_odd_mux_inst))
          )
         )
         (net o_out1 (joined
          (portref O (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref o_out1)
          )
         )
         (net o_out2 (joined
          (portref O (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref o_out2)
          )
         )
       )
     )
   )
   (cell (rename arbiter_puf_HDI_5 "arbiter_puf_NO3_apuf_array_4__apuf_instance") (celltype GENERIC)
     (view view_1 (viewtype NETLIST)
       (interface 
        (port i_pulse_arb (direction INPUT))
        (port o_response_arb (direction OUTPUT))
        (port (array (rename i_challenge_arb "i_challenge_arb[15:0]") 16) (direction INPUT))
       )
       (contents
         (instance XST_VCC (viewref netlist (cellref VCC (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance XST_GND (viewref netlist (cellref GND (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance d_trig_inst (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance mux_array_inst (viewref view_1 (cellref mux_array_HDI_4 (libraryref toplevel_lib)))
           (property BUS_INFO (string "16:INPUT:i_ch<15:0>"))
           (property KEEP_HIERARCHY (string "TRUE"))
           (property NLW_UNIQUE_ID (integer 3))
           (property NLW_MACRO_TAG (integer 9))
           (property NLW_MACRO_ALIAS (string "mux_array_NO3_mux_array_inst"))
         )
         (net (rename i_challenge_arb_15_ "i_challenge_arb[15]") (joined
          (portref (member i_ch 0) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 0))
          )
         )
         (net (rename i_challenge_arb_14_ "i_challenge_arb[14]") (joined
          (portref (member i_ch 1) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 1))
          )
         )
         (net (rename i_challenge_arb_13_ "i_challenge_arb[13]") (joined
          (portref (member i_ch 2) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 2))
          )
         )
         (net (rename i_challenge_arb_12_ "i_challenge_arb[12]") (joined
          (portref (member i_ch 3) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 3))
          )
         )
         (net (rename i_challenge_arb_11_ "i_challenge_arb[11]") (joined
          (portref (member i_ch 4) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 4))
          )
         )
         (net (rename i_challenge_arb_10_ "i_challenge_arb[10]") (joined
          (portref (member i_ch 5) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 5))
          )
         )
         (net (rename i_challenge_arb_9_ "i_challenge_arb[9]") (joined
          (portref (member i_ch 6) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 6))
          )
         )
         (net (rename i_challenge_arb_8_ "i_challenge_arb[8]") (joined
          (portref (member i_ch 7) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 7))
          )
         )
         (net (rename i_challenge_arb_7_ "i_challenge_arb[7]") (joined
          (portref (member i_ch 8) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 8))
          )
         )
         (net (rename i_challenge_arb_6_ "i_challenge_arb[6]") (joined
          (portref (member i_ch 9) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 9))
          )
         )
         (net (rename i_challenge_arb_5_ "i_challenge_arb[5]") (joined
          (portref (member i_ch 10) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 10))
          )
         )
         (net (rename i_challenge_arb_4_ "i_challenge_arb[4]") (joined
          (portref (member i_ch 11) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 11))
          )
         )
         (net (rename i_challenge_arb_3_ "i_challenge_arb[3]") (joined
          (portref (member i_ch 12) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 12))
          )
         )
         (net (rename i_challenge_arb_2_ "i_challenge_arb[2]") (joined
          (portref (member i_ch 13) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 13))
          )
         )
         (net (rename i_challenge_arb_1_ "i_challenge_arb[1]") (joined
          (portref (member i_ch 14) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 14))
          )
         )
         (net (rename i_challenge_arb_0_ "i_challenge_arb[0]") (joined
          (portref (member i_ch 15) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 15))
          )
         )
         (net i_pulse_arb (joined
          (portref i_p (instanceref mux_array_inst))
          (portref i_pulse_arb)
          )
         )
         (net s_mux1 (joined
          (portref D (instanceref d_trig_inst))
          (portref o_out1 (instanceref mux_array_inst))
          )
         )
         (net s_mux2 (joined
          (portref C (instanceref d_trig_inst))
          (portref o_out2 (instanceref mux_array_inst))
          )
         )
         (net o_response_arb (joined
          (portref Q (instanceref d_trig_inst))
          (portref o_response_arb)
          )
         )
         (net N0 (joined
          (portref P (instanceref XST_VCC))
          (portref CE (instanceref d_trig_inst))
          )
         )
         (net N1 (joined
          (portref G (instanceref XST_GND))
          (portref R (instanceref d_trig_inst))
          )
         )
       )
     )
   )
   (cell (rename mux_array_HDI_6 "mux_array_NO4_mux_array_inst") (celltype GENERIC)
     (view view_1 (viewtype NETLIST)
       (interface 
        (port i_p (direction INPUT))
        (port o_out1 (direction OUTPUT))
        (port o_out2 (direction OUTPUT))
        (port (array (rename i_ch "i_ch[15:0]") 16) (direction INPUT))
       )
       (contents
         (instance (rename array_gen_15__mux_instance_odd_mux_inst "array_gen[15].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_15__mux_instance_even_mux_inst "array_gen[15].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_14__mux_instance_odd_mux_inst "array_gen[14].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_14__mux_instance_even_mux_inst "array_gen[14].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_13__mux_instance_odd_mux_inst "array_gen[13].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_13__mux_instance_even_mux_inst "array_gen[13].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_12__mux_instance_odd_mux_inst "array_gen[12].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_12__mux_instance_even_mux_inst "array_gen[12].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_11__mux_instance_odd_mux_inst "array_gen[11].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_11__mux_instance_even_mux_inst "array_gen[11].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_10__mux_instance_odd_mux_inst "array_gen[10].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_10__mux_instance_even_mux_inst "array_gen[10].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_9__mux_instance_odd_mux_inst "array_gen[9].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_9__mux_instance_even_mux_inst "array_gen[9].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_8__mux_instance_odd_mux_inst "array_gen[8].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_8__mux_instance_even_mux_inst "array_gen[8].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_7__mux_instance_odd_mux_inst "array_gen[7].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_7__mux_instance_even_mux_inst "array_gen[7].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_6__mux_instance_odd_mux_inst "array_gen[6].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_6__mux_instance_even_mux_inst "array_gen[6].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_5__mux_instance_odd_mux_inst "array_gen[5].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_5__mux_instance_even_mux_inst "array_gen[5].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_4__mux_instance_odd_mux_inst "array_gen[4].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_4__mux_instance_even_mux_inst "array_gen[4].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_3__mux_instance_odd_mux_inst "array_gen[3].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_3__mux_instance_even_mux_inst "array_gen[3].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_2__mux_instance_odd_mux_inst "array_gen[2].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_2__mux_instance_even_mux_inst "array_gen[2].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_1__mux_instance_odd_mux_inst "array_gen[1].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_1__mux_instance_even_mux_inst "array_gen[1].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_0__mux_instance_odd_mux_inst "array_gen[0].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_0__mux_instance_even_mux_inst "array_gen[0].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (net (rename i_ch_0_ "i_ch[0]") (joined
          (portref S (instanceref array_gen_0__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_0__mux_instance_even_mux_inst))
          (portref (member i_ch 15))
          )
         )
         (net (rename i_ch_1_ "i_ch[1]") (joined
          (portref S (instanceref array_gen_1__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_1__mux_instance_even_mux_inst))
          (portref (member i_ch 14))
          )
         )
         (net (rename i_ch_2_ "i_ch[2]") (joined
          (portref S (instanceref array_gen_2__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_2__mux_instance_even_mux_inst))
          (portref (member i_ch 13))
          )
         )
         (net (rename i_ch_3_ "i_ch[3]") (joined
          (portref S (instanceref array_gen_3__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_3__mux_instance_even_mux_inst))
          (portref (member i_ch 12))
          )
         )
         (net (rename i_ch_4_ "i_ch[4]") (joined
          (portref S (instanceref array_gen_4__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_4__mux_instance_even_mux_inst))
          (portref (member i_ch 11))
          )
         )
         (net (rename i_ch_5_ "i_ch[5]") (joined
          (portref S (instanceref array_gen_5__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_5__mux_instance_even_mux_inst))
          (portref (member i_ch 10))
          )
         )
         (net (rename i_ch_6_ "i_ch[6]") (joined
          (portref S (instanceref array_gen_6__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_6__mux_instance_even_mux_inst))
          (portref (member i_ch 9))
          )
         )
         (net (rename i_ch_7_ "i_ch[7]") (joined
          (portref S (instanceref array_gen_7__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_7__mux_instance_even_mux_inst))
          (portref (member i_ch 8))
          )
         )
         (net (rename i_ch_8_ "i_ch[8]") (joined
          (portref S (instanceref array_gen_8__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_8__mux_instance_even_mux_inst))
          (portref (member i_ch 7))
          )
         )
         (net (rename i_ch_9_ "i_ch[9]") (joined
          (portref S (instanceref array_gen_9__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_9__mux_instance_even_mux_inst))
          (portref (member i_ch 6))
          )
         )
         (net (rename i_ch_10_ "i_ch[10]") (joined
          (portref S (instanceref array_gen_10__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_10__mux_instance_even_mux_inst))
          (portref (member i_ch 5))
          )
         )
         (net (rename i_ch_11_ "i_ch[11]") (joined
          (portref S (instanceref array_gen_11__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_11__mux_instance_even_mux_inst))
          (portref (member i_ch 4))
          )
         )
         (net (rename i_ch_12_ "i_ch[12]") (joined
          (portref S (instanceref array_gen_12__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_12__mux_instance_even_mux_inst))
          (portref (member i_ch 3))
          )
         )
         (net (rename i_ch_13_ "i_ch[13]") (joined
          (portref S (instanceref array_gen_13__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_13__mux_instance_even_mux_inst))
          (portref (member i_ch 2))
          )
         )
         (net (rename i_ch_14_ "i_ch[14]") (joined
          (portref S (instanceref array_gen_14__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_14__mux_instance_even_mux_inst))
          (portref (member i_ch 1))
          )
         )
         (net (rename i_ch_15_ "i_ch[15]") (joined
          (portref S (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref (member i_ch 0))
          )
         )
         (net i_p (joined
          (portref I1 (instanceref array_gen_0__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_0__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_0__mux_instance_even_mux_inst))
          (portref I0 (instanceref array_gen_0__mux_instance_even_mux_inst))
          (portref i_p)
          )
         )
         (net (rename s_intc_2_ "s_intc[2]") (joined
          (portref I1 (instanceref array_gen_1__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_1__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_0__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_3_ "s_intc[3]") (joined
          (portref I0 (instanceref array_gen_1__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_1__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_0__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_4_ "s_intc[4]") (joined
          (portref I1 (instanceref array_gen_2__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_2__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_1__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_5_ "s_intc[5]") (joined
          (portref I0 (instanceref array_gen_2__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_2__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_1__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_6_ "s_intc[6]") (joined
          (portref I1 (instanceref array_gen_3__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_3__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_2__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_7_ "s_intc[7]") (joined
          (portref I0 (instanceref array_gen_3__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_3__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_2__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_8_ "s_intc[8]") (joined
          (portref I1 (instanceref array_gen_4__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_4__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_3__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_9_ "s_intc[9]") (joined
          (portref I0 (instanceref array_gen_4__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_4__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_3__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_10_ "s_intc[10]") (joined
          (portref I1 (instanceref array_gen_5__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_5__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_4__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_11_ "s_intc[11]") (joined
          (portref I0 (instanceref array_gen_5__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_5__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_4__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_12_ "s_intc[12]") (joined
          (portref I1 (instanceref array_gen_6__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_6__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_5__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_13_ "s_intc[13]") (joined
          (portref I0 (instanceref array_gen_6__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_6__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_5__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_14_ "s_intc[14]") (joined
          (portref I1 (instanceref array_gen_7__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_7__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_6__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_15_ "s_intc[15]") (joined
          (portref I0 (instanceref array_gen_7__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_7__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_6__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_16_ "s_intc[16]") (joined
          (portref I1 (instanceref array_gen_8__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_8__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_7__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_17_ "s_intc[17]") (joined
          (portref I0 (instanceref array_gen_8__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_8__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_7__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_18_ "s_intc[18]") (joined
          (portref I1 (instanceref array_gen_9__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_9__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_8__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_19_ "s_intc[19]") (joined
          (portref I0 (instanceref array_gen_9__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_9__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_8__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_20_ "s_intc[20]") (joined
          (portref I1 (instanceref array_gen_10__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_10__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_9__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_21_ "s_intc[21]") (joined
          (portref I0 (instanceref array_gen_10__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_10__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_9__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_22_ "s_intc[22]") (joined
          (portref I1 (instanceref array_gen_11__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_11__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_10__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_23_ "s_intc[23]") (joined
          (portref I0 (instanceref array_gen_11__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_11__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_10__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_24_ "s_intc[24]") (joined
          (portref I1 (instanceref array_gen_12__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_12__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_11__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_25_ "s_intc[25]") (joined
          (portref I0 (instanceref array_gen_12__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_12__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_11__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_26_ "s_intc[26]") (joined
          (portref I1 (instanceref array_gen_13__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_13__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_12__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_27_ "s_intc[27]") (joined
          (portref I0 (instanceref array_gen_13__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_13__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_12__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_28_ "s_intc[28]") (joined
          (portref I1 (instanceref array_gen_14__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_14__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_13__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_29_ "s_intc[29]") (joined
          (portref I0 (instanceref array_gen_14__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_14__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_13__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_30_ "s_intc[30]") (joined
          (portref I1 (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_14__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_31_ "s_intc[31]") (joined
          (portref I0 (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_14__mux_instance_odd_mux_inst))
          )
         )
         (net o_out1 (joined
          (portref O (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref o_out1)
          )
         )
         (net o_out2 (joined
          (portref O (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref o_out2)
          )
         )
       )
     )
   )
   (cell (rename arbiter_puf_HDI_7 "arbiter_puf_NO4_apuf_array_3__apuf_instance") (celltype GENERIC)
     (view view_1 (viewtype NETLIST)
       (interface 
        (port i_pulse_arb (direction INPUT))
        (port o_response_arb (direction OUTPUT))
        (port (array (rename i_challenge_arb "i_challenge_arb[15:0]") 16) (direction INPUT))
       )
       (contents
         (instance XST_VCC (viewref netlist (cellref VCC (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance XST_GND (viewref netlist (cellref GND (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance d_trig_inst (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance mux_array_inst (viewref view_1 (cellref mux_array_HDI_6 (libraryref toplevel_lib)))
           (property BUS_INFO (string "16:INPUT:i_ch<15:0>"))
           (property KEEP_HIERARCHY (string "TRUE"))
           (property NLW_UNIQUE_ID (integer 4))
           (property NLW_MACRO_TAG (integer 11))
           (property NLW_MACRO_ALIAS (string "mux_array_NO4_mux_array_inst"))
         )
         (net (rename i_challenge_arb_15_ "i_challenge_arb[15]") (joined
          (portref (member i_ch 0) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 0))
          )
         )
         (net (rename i_challenge_arb_14_ "i_challenge_arb[14]") (joined
          (portref (member i_ch 1) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 1))
          )
         )
         (net (rename i_challenge_arb_13_ "i_challenge_arb[13]") (joined
          (portref (member i_ch 2) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 2))
          )
         )
         (net (rename i_challenge_arb_12_ "i_challenge_arb[12]") (joined
          (portref (member i_ch 3) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 3))
          )
         )
         (net (rename i_challenge_arb_11_ "i_challenge_arb[11]") (joined
          (portref (member i_ch 4) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 4))
          )
         )
         (net (rename i_challenge_arb_10_ "i_challenge_arb[10]") (joined
          (portref (member i_ch 5) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 5))
          )
         )
         (net (rename i_challenge_arb_9_ "i_challenge_arb[9]") (joined
          (portref (member i_ch 6) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 6))
          )
         )
         (net (rename i_challenge_arb_8_ "i_challenge_arb[8]") (joined
          (portref (member i_ch 7) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 7))
          )
         )
         (net (rename i_challenge_arb_7_ "i_challenge_arb[7]") (joined
          (portref (member i_ch 8) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 8))
          )
         )
         (net (rename i_challenge_arb_6_ "i_challenge_arb[6]") (joined
          (portref (member i_ch 9) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 9))
          )
         )
         (net (rename i_challenge_arb_5_ "i_challenge_arb[5]") (joined
          (portref (member i_ch 10) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 10))
          )
         )
         (net (rename i_challenge_arb_4_ "i_challenge_arb[4]") (joined
          (portref (member i_ch 11) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 11))
          )
         )
         (net (rename i_challenge_arb_3_ "i_challenge_arb[3]") (joined
          (portref (member i_ch 12) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 12))
          )
         )
         (net (rename i_challenge_arb_2_ "i_challenge_arb[2]") (joined
          (portref (member i_ch 13) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 13))
          )
         )
         (net (rename i_challenge_arb_1_ "i_challenge_arb[1]") (joined
          (portref (member i_ch 14) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 14))
          )
         )
         (net (rename i_challenge_arb_0_ "i_challenge_arb[0]") (joined
          (portref (member i_ch 15) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 15))
          )
         )
         (net i_pulse_arb (joined
          (portref i_p (instanceref mux_array_inst))
          (portref i_pulse_arb)
          )
         )
         (net s_mux1 (joined
          (portref D (instanceref d_trig_inst))
          (portref o_out1 (instanceref mux_array_inst))
          )
         )
         (net s_mux2 (joined
          (portref C (instanceref d_trig_inst))
          (portref o_out2 (instanceref mux_array_inst))
          )
         )
         (net o_response_arb (joined
          (portref Q (instanceref d_trig_inst))
          (portref o_response_arb)
          )
         )
         (net N0 (joined
          (portref P (instanceref XST_VCC))
          (portref CE (instanceref d_trig_inst))
          )
         )
         (net N1 (joined
          (portref G (instanceref XST_GND))
          (portref R (instanceref d_trig_inst))
          )
         )
       )
     )
   )
   (cell (rename mux_array_HDI_8 "mux_array_NO5_mux_array_inst") (celltype GENERIC)
     (view view_1 (viewtype NETLIST)
       (interface 
        (port i_p (direction INPUT))
        (port o_out1 (direction OUTPUT))
        (port o_out2 (direction OUTPUT))
        (port (array (rename i_ch "i_ch[15:0]") 16) (direction INPUT))
       )
       (contents
         (instance (rename array_gen_15__mux_instance_odd_mux_inst "array_gen[15].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_15__mux_instance_even_mux_inst "array_gen[15].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_14__mux_instance_odd_mux_inst "array_gen[14].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_14__mux_instance_even_mux_inst "array_gen[14].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_13__mux_instance_odd_mux_inst "array_gen[13].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_13__mux_instance_even_mux_inst "array_gen[13].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_12__mux_instance_odd_mux_inst "array_gen[12].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_12__mux_instance_even_mux_inst "array_gen[12].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_11__mux_instance_odd_mux_inst "array_gen[11].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_11__mux_instance_even_mux_inst "array_gen[11].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_10__mux_instance_odd_mux_inst "array_gen[10].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_10__mux_instance_even_mux_inst "array_gen[10].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_9__mux_instance_odd_mux_inst "array_gen[9].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_9__mux_instance_even_mux_inst "array_gen[9].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_8__mux_instance_odd_mux_inst "array_gen[8].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_8__mux_instance_even_mux_inst "array_gen[8].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_7__mux_instance_odd_mux_inst "array_gen[7].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_7__mux_instance_even_mux_inst "array_gen[7].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_6__mux_instance_odd_mux_inst "array_gen[6].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_6__mux_instance_even_mux_inst "array_gen[6].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_5__mux_instance_odd_mux_inst "array_gen[5].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_5__mux_instance_even_mux_inst "array_gen[5].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_4__mux_instance_odd_mux_inst "array_gen[4].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_4__mux_instance_even_mux_inst "array_gen[4].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_3__mux_instance_odd_mux_inst "array_gen[3].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_3__mux_instance_even_mux_inst "array_gen[3].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_2__mux_instance_odd_mux_inst "array_gen[2].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_2__mux_instance_even_mux_inst "array_gen[2].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_1__mux_instance_odd_mux_inst "array_gen[1].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_1__mux_instance_even_mux_inst "array_gen[1].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_0__mux_instance_odd_mux_inst "array_gen[0].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_0__mux_instance_even_mux_inst "array_gen[0].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (net (rename i_ch_0_ "i_ch[0]") (joined
          (portref S (instanceref array_gen_0__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_0__mux_instance_even_mux_inst))
          (portref (member i_ch 15))
          )
         )
         (net (rename i_ch_1_ "i_ch[1]") (joined
          (portref S (instanceref array_gen_1__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_1__mux_instance_even_mux_inst))
          (portref (member i_ch 14))
          )
         )
         (net (rename i_ch_2_ "i_ch[2]") (joined
          (portref S (instanceref array_gen_2__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_2__mux_instance_even_mux_inst))
          (portref (member i_ch 13))
          )
         )
         (net (rename i_ch_3_ "i_ch[3]") (joined
          (portref S (instanceref array_gen_3__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_3__mux_instance_even_mux_inst))
          (portref (member i_ch 12))
          )
         )
         (net (rename i_ch_4_ "i_ch[4]") (joined
          (portref S (instanceref array_gen_4__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_4__mux_instance_even_mux_inst))
          (portref (member i_ch 11))
          )
         )
         (net (rename i_ch_5_ "i_ch[5]") (joined
          (portref S (instanceref array_gen_5__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_5__mux_instance_even_mux_inst))
          (portref (member i_ch 10))
          )
         )
         (net (rename i_ch_6_ "i_ch[6]") (joined
          (portref S (instanceref array_gen_6__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_6__mux_instance_even_mux_inst))
          (portref (member i_ch 9))
          )
         )
         (net (rename i_ch_7_ "i_ch[7]") (joined
          (portref S (instanceref array_gen_7__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_7__mux_instance_even_mux_inst))
          (portref (member i_ch 8))
          )
         )
         (net (rename i_ch_8_ "i_ch[8]") (joined
          (portref S (instanceref array_gen_8__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_8__mux_instance_even_mux_inst))
          (portref (member i_ch 7))
          )
         )
         (net (rename i_ch_9_ "i_ch[9]") (joined
          (portref S (instanceref array_gen_9__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_9__mux_instance_even_mux_inst))
          (portref (member i_ch 6))
          )
         )
         (net (rename i_ch_10_ "i_ch[10]") (joined
          (portref S (instanceref array_gen_10__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_10__mux_instance_even_mux_inst))
          (portref (member i_ch 5))
          )
         )
         (net (rename i_ch_11_ "i_ch[11]") (joined
          (portref S (instanceref array_gen_11__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_11__mux_instance_even_mux_inst))
          (portref (member i_ch 4))
          )
         )
         (net (rename i_ch_12_ "i_ch[12]") (joined
          (portref S (instanceref array_gen_12__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_12__mux_instance_even_mux_inst))
          (portref (member i_ch 3))
          )
         )
         (net (rename i_ch_13_ "i_ch[13]") (joined
          (portref S (instanceref array_gen_13__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_13__mux_instance_even_mux_inst))
          (portref (member i_ch 2))
          )
         )
         (net (rename i_ch_14_ "i_ch[14]") (joined
          (portref S (instanceref array_gen_14__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_14__mux_instance_even_mux_inst))
          (portref (member i_ch 1))
          )
         )
         (net (rename i_ch_15_ "i_ch[15]") (joined
          (portref S (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref (member i_ch 0))
          )
         )
         (net i_p (joined
          (portref I1 (instanceref array_gen_0__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_0__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_0__mux_instance_even_mux_inst))
          (portref I0 (instanceref array_gen_0__mux_instance_even_mux_inst))
          (portref i_p)
          )
         )
         (net (rename s_intc_2_ "s_intc[2]") (joined
          (portref I1 (instanceref array_gen_1__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_1__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_0__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_3_ "s_intc[3]") (joined
          (portref I0 (instanceref array_gen_1__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_1__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_0__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_4_ "s_intc[4]") (joined
          (portref I1 (instanceref array_gen_2__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_2__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_1__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_5_ "s_intc[5]") (joined
          (portref I0 (instanceref array_gen_2__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_2__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_1__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_6_ "s_intc[6]") (joined
          (portref I1 (instanceref array_gen_3__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_3__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_2__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_7_ "s_intc[7]") (joined
          (portref I0 (instanceref array_gen_3__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_3__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_2__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_8_ "s_intc[8]") (joined
          (portref I1 (instanceref array_gen_4__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_4__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_3__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_9_ "s_intc[9]") (joined
          (portref I0 (instanceref array_gen_4__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_4__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_3__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_10_ "s_intc[10]") (joined
          (portref I1 (instanceref array_gen_5__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_5__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_4__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_11_ "s_intc[11]") (joined
          (portref I0 (instanceref array_gen_5__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_5__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_4__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_12_ "s_intc[12]") (joined
          (portref I1 (instanceref array_gen_6__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_6__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_5__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_13_ "s_intc[13]") (joined
          (portref I0 (instanceref array_gen_6__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_6__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_5__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_14_ "s_intc[14]") (joined
          (portref I1 (instanceref array_gen_7__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_7__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_6__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_15_ "s_intc[15]") (joined
          (portref I0 (instanceref array_gen_7__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_7__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_6__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_16_ "s_intc[16]") (joined
          (portref I1 (instanceref array_gen_8__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_8__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_7__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_17_ "s_intc[17]") (joined
          (portref I0 (instanceref array_gen_8__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_8__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_7__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_18_ "s_intc[18]") (joined
          (portref I1 (instanceref array_gen_9__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_9__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_8__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_19_ "s_intc[19]") (joined
          (portref I0 (instanceref array_gen_9__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_9__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_8__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_20_ "s_intc[20]") (joined
          (portref I1 (instanceref array_gen_10__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_10__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_9__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_21_ "s_intc[21]") (joined
          (portref I0 (instanceref array_gen_10__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_10__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_9__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_22_ "s_intc[22]") (joined
          (portref I1 (instanceref array_gen_11__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_11__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_10__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_23_ "s_intc[23]") (joined
          (portref I0 (instanceref array_gen_11__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_11__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_10__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_24_ "s_intc[24]") (joined
          (portref I1 (instanceref array_gen_12__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_12__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_11__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_25_ "s_intc[25]") (joined
          (portref I0 (instanceref array_gen_12__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_12__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_11__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_26_ "s_intc[26]") (joined
          (portref I1 (instanceref array_gen_13__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_13__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_12__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_27_ "s_intc[27]") (joined
          (portref I0 (instanceref array_gen_13__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_13__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_12__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_28_ "s_intc[28]") (joined
          (portref I1 (instanceref array_gen_14__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_14__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_13__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_29_ "s_intc[29]") (joined
          (portref I0 (instanceref array_gen_14__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_14__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_13__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_30_ "s_intc[30]") (joined
          (portref I1 (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_14__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_31_ "s_intc[31]") (joined
          (portref I0 (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_14__mux_instance_odd_mux_inst))
          )
         )
         (net o_out1 (joined
          (portref O (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref o_out1)
          )
         )
         (net o_out2 (joined
          (portref O (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref o_out2)
          )
         )
       )
     )
   )
   (cell (rename arbiter_puf_HDI_9 "arbiter_puf_NO5_apuf_array_2__apuf_instance") (celltype GENERIC)
     (view view_1 (viewtype NETLIST)
       (interface 
        (port i_pulse_arb (direction INPUT))
        (port o_response_arb (direction OUTPUT))
        (port (array (rename i_challenge_arb "i_challenge_arb[15:0]") 16) (direction INPUT))
       )
       (contents
         (instance XST_VCC (viewref netlist (cellref VCC (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance XST_GND (viewref netlist (cellref GND (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance d_trig_inst (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance mux_array_inst (viewref view_1 (cellref mux_array_HDI_8 (libraryref toplevel_lib)))
           (property BUS_INFO (string "16:INPUT:i_ch<15:0>"))
           (property KEEP_HIERARCHY (string "TRUE"))
           (property NLW_UNIQUE_ID (integer 5))
           (property NLW_MACRO_TAG (integer 13))
           (property NLW_MACRO_ALIAS (string "mux_array_NO5_mux_array_inst"))
         )
         (net (rename i_challenge_arb_15_ "i_challenge_arb[15]") (joined
          (portref (member i_ch 0) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 0))
          )
         )
         (net (rename i_challenge_arb_14_ "i_challenge_arb[14]") (joined
          (portref (member i_ch 1) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 1))
          )
         )
         (net (rename i_challenge_arb_13_ "i_challenge_arb[13]") (joined
          (portref (member i_ch 2) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 2))
          )
         )
         (net (rename i_challenge_arb_12_ "i_challenge_arb[12]") (joined
          (portref (member i_ch 3) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 3))
          )
         )
         (net (rename i_challenge_arb_11_ "i_challenge_arb[11]") (joined
          (portref (member i_ch 4) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 4))
          )
         )
         (net (rename i_challenge_arb_10_ "i_challenge_arb[10]") (joined
          (portref (member i_ch 5) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 5))
          )
         )
         (net (rename i_challenge_arb_9_ "i_challenge_arb[9]") (joined
          (portref (member i_ch 6) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 6))
          )
         )
         (net (rename i_challenge_arb_8_ "i_challenge_arb[8]") (joined
          (portref (member i_ch 7) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 7))
          )
         )
         (net (rename i_challenge_arb_7_ "i_challenge_arb[7]") (joined
          (portref (member i_ch 8) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 8))
          )
         )
         (net (rename i_challenge_arb_6_ "i_challenge_arb[6]") (joined
          (portref (member i_ch 9) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 9))
          )
         )
         (net (rename i_challenge_arb_5_ "i_challenge_arb[5]") (joined
          (portref (member i_ch 10) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 10))
          )
         )
         (net (rename i_challenge_arb_4_ "i_challenge_arb[4]") (joined
          (portref (member i_ch 11) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 11))
          )
         )
         (net (rename i_challenge_arb_3_ "i_challenge_arb[3]") (joined
          (portref (member i_ch 12) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 12))
          )
         )
         (net (rename i_challenge_arb_2_ "i_challenge_arb[2]") (joined
          (portref (member i_ch 13) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 13))
          )
         )
         (net (rename i_challenge_arb_1_ "i_challenge_arb[1]") (joined
          (portref (member i_ch 14) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 14))
          )
         )
         (net (rename i_challenge_arb_0_ "i_challenge_arb[0]") (joined
          (portref (member i_ch 15) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 15))
          )
         )
         (net i_pulse_arb (joined
          (portref i_p (instanceref mux_array_inst))
          (portref i_pulse_arb)
          )
         )
         (net s_mux1 (joined
          (portref D (instanceref d_trig_inst))
          (portref o_out1 (instanceref mux_array_inst))
          )
         )
         (net s_mux2 (joined
          (portref C (instanceref d_trig_inst))
          (portref o_out2 (instanceref mux_array_inst))
          )
         )
         (net o_response_arb (joined
          (portref Q (instanceref d_trig_inst))
          (portref o_response_arb)
          )
         )
         (net N0 (joined
          (portref P (instanceref XST_VCC))
          (portref CE (instanceref d_trig_inst))
          )
         )
         (net N1 (joined
          (portref G (instanceref XST_GND))
          (portref R (instanceref d_trig_inst))
          )
         )
       )
     )
   )
   (cell (rename mux_array_HDI_10 "mux_array_NO6_mux_array_inst") (celltype GENERIC)
     (view view_1 (viewtype NETLIST)
       (interface 
        (port i_p (direction INPUT))
        (port o_out1 (direction OUTPUT))
        (port o_out2 (direction OUTPUT))
        (port (array (rename i_ch "i_ch[15:0]") 16) (direction INPUT))
       )
       (contents
         (instance (rename array_gen_15__mux_instance_odd_mux_inst "array_gen[15].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_15__mux_instance_even_mux_inst "array_gen[15].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_14__mux_instance_odd_mux_inst "array_gen[14].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_14__mux_instance_even_mux_inst "array_gen[14].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_13__mux_instance_odd_mux_inst "array_gen[13].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_13__mux_instance_even_mux_inst "array_gen[13].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_12__mux_instance_odd_mux_inst "array_gen[12].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_12__mux_instance_even_mux_inst "array_gen[12].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_11__mux_instance_odd_mux_inst "array_gen[11].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_11__mux_instance_even_mux_inst "array_gen[11].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_10__mux_instance_odd_mux_inst "array_gen[10].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_10__mux_instance_even_mux_inst "array_gen[10].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_9__mux_instance_odd_mux_inst "array_gen[9].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_9__mux_instance_even_mux_inst "array_gen[9].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_8__mux_instance_odd_mux_inst "array_gen[8].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_8__mux_instance_even_mux_inst "array_gen[8].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_7__mux_instance_odd_mux_inst "array_gen[7].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_7__mux_instance_even_mux_inst "array_gen[7].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_6__mux_instance_odd_mux_inst "array_gen[6].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_6__mux_instance_even_mux_inst "array_gen[6].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_5__mux_instance_odd_mux_inst "array_gen[5].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_5__mux_instance_even_mux_inst "array_gen[5].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_4__mux_instance_odd_mux_inst "array_gen[4].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_4__mux_instance_even_mux_inst "array_gen[4].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_3__mux_instance_odd_mux_inst "array_gen[3].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_3__mux_instance_even_mux_inst "array_gen[3].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_2__mux_instance_odd_mux_inst "array_gen[2].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_2__mux_instance_even_mux_inst "array_gen[2].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_1__mux_instance_odd_mux_inst "array_gen[1].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_1__mux_instance_even_mux_inst "array_gen[1].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_0__mux_instance_odd_mux_inst "array_gen[0].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_0__mux_instance_even_mux_inst "array_gen[0].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (net (rename i_ch_0_ "i_ch[0]") (joined
          (portref S (instanceref array_gen_0__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_0__mux_instance_even_mux_inst))
          (portref (member i_ch 15))
          )
         )
         (net (rename i_ch_1_ "i_ch[1]") (joined
          (portref S (instanceref array_gen_1__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_1__mux_instance_even_mux_inst))
          (portref (member i_ch 14))
          )
         )
         (net (rename i_ch_2_ "i_ch[2]") (joined
          (portref S (instanceref array_gen_2__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_2__mux_instance_even_mux_inst))
          (portref (member i_ch 13))
          )
         )
         (net (rename i_ch_3_ "i_ch[3]") (joined
          (portref S (instanceref array_gen_3__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_3__mux_instance_even_mux_inst))
          (portref (member i_ch 12))
          )
         )
         (net (rename i_ch_4_ "i_ch[4]") (joined
          (portref S (instanceref array_gen_4__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_4__mux_instance_even_mux_inst))
          (portref (member i_ch 11))
          )
         )
         (net (rename i_ch_5_ "i_ch[5]") (joined
          (portref S (instanceref array_gen_5__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_5__mux_instance_even_mux_inst))
          (portref (member i_ch 10))
          )
         )
         (net (rename i_ch_6_ "i_ch[6]") (joined
          (portref S (instanceref array_gen_6__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_6__mux_instance_even_mux_inst))
          (portref (member i_ch 9))
          )
         )
         (net (rename i_ch_7_ "i_ch[7]") (joined
          (portref S (instanceref array_gen_7__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_7__mux_instance_even_mux_inst))
          (portref (member i_ch 8))
          )
         )
         (net (rename i_ch_8_ "i_ch[8]") (joined
          (portref S (instanceref array_gen_8__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_8__mux_instance_even_mux_inst))
          (portref (member i_ch 7))
          )
         )
         (net (rename i_ch_9_ "i_ch[9]") (joined
          (portref S (instanceref array_gen_9__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_9__mux_instance_even_mux_inst))
          (portref (member i_ch 6))
          )
         )
         (net (rename i_ch_10_ "i_ch[10]") (joined
          (portref S (instanceref array_gen_10__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_10__mux_instance_even_mux_inst))
          (portref (member i_ch 5))
          )
         )
         (net (rename i_ch_11_ "i_ch[11]") (joined
          (portref S (instanceref array_gen_11__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_11__mux_instance_even_mux_inst))
          (portref (member i_ch 4))
          )
         )
         (net (rename i_ch_12_ "i_ch[12]") (joined
          (portref S (instanceref array_gen_12__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_12__mux_instance_even_mux_inst))
          (portref (member i_ch 3))
          )
         )
         (net (rename i_ch_13_ "i_ch[13]") (joined
          (portref S (instanceref array_gen_13__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_13__mux_instance_even_mux_inst))
          (portref (member i_ch 2))
          )
         )
         (net (rename i_ch_14_ "i_ch[14]") (joined
          (portref S (instanceref array_gen_14__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_14__mux_instance_even_mux_inst))
          (portref (member i_ch 1))
          )
         )
         (net (rename i_ch_15_ "i_ch[15]") (joined
          (portref S (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref (member i_ch 0))
          )
         )
         (net i_p (joined
          (portref I1 (instanceref array_gen_0__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_0__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_0__mux_instance_even_mux_inst))
          (portref I0 (instanceref array_gen_0__mux_instance_even_mux_inst))
          (portref i_p)
          )
         )
         (net (rename s_intc_2_ "s_intc[2]") (joined
          (portref I1 (instanceref array_gen_1__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_1__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_0__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_3_ "s_intc[3]") (joined
          (portref I0 (instanceref array_gen_1__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_1__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_0__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_4_ "s_intc[4]") (joined
          (portref I1 (instanceref array_gen_2__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_2__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_1__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_5_ "s_intc[5]") (joined
          (portref I0 (instanceref array_gen_2__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_2__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_1__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_6_ "s_intc[6]") (joined
          (portref I1 (instanceref array_gen_3__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_3__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_2__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_7_ "s_intc[7]") (joined
          (portref I0 (instanceref array_gen_3__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_3__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_2__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_8_ "s_intc[8]") (joined
          (portref I1 (instanceref array_gen_4__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_4__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_3__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_9_ "s_intc[9]") (joined
          (portref I0 (instanceref array_gen_4__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_4__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_3__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_10_ "s_intc[10]") (joined
          (portref I1 (instanceref array_gen_5__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_5__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_4__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_11_ "s_intc[11]") (joined
          (portref I0 (instanceref array_gen_5__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_5__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_4__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_12_ "s_intc[12]") (joined
          (portref I1 (instanceref array_gen_6__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_6__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_5__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_13_ "s_intc[13]") (joined
          (portref I0 (instanceref array_gen_6__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_6__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_5__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_14_ "s_intc[14]") (joined
          (portref I1 (instanceref array_gen_7__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_7__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_6__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_15_ "s_intc[15]") (joined
          (portref I0 (instanceref array_gen_7__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_7__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_6__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_16_ "s_intc[16]") (joined
          (portref I1 (instanceref array_gen_8__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_8__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_7__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_17_ "s_intc[17]") (joined
          (portref I0 (instanceref array_gen_8__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_8__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_7__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_18_ "s_intc[18]") (joined
          (portref I1 (instanceref array_gen_9__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_9__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_8__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_19_ "s_intc[19]") (joined
          (portref I0 (instanceref array_gen_9__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_9__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_8__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_20_ "s_intc[20]") (joined
          (portref I1 (instanceref array_gen_10__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_10__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_9__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_21_ "s_intc[21]") (joined
          (portref I0 (instanceref array_gen_10__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_10__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_9__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_22_ "s_intc[22]") (joined
          (portref I1 (instanceref array_gen_11__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_11__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_10__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_23_ "s_intc[23]") (joined
          (portref I0 (instanceref array_gen_11__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_11__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_10__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_24_ "s_intc[24]") (joined
          (portref I1 (instanceref array_gen_12__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_12__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_11__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_25_ "s_intc[25]") (joined
          (portref I0 (instanceref array_gen_12__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_12__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_11__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_26_ "s_intc[26]") (joined
          (portref I1 (instanceref array_gen_13__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_13__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_12__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_27_ "s_intc[27]") (joined
          (portref I0 (instanceref array_gen_13__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_13__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_12__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_28_ "s_intc[28]") (joined
          (portref I1 (instanceref array_gen_14__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_14__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_13__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_29_ "s_intc[29]") (joined
          (portref I0 (instanceref array_gen_14__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_14__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_13__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_30_ "s_intc[30]") (joined
          (portref I1 (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_14__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_31_ "s_intc[31]") (joined
          (portref I0 (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_14__mux_instance_odd_mux_inst))
          )
         )
         (net o_out1 (joined
          (portref O (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref o_out1)
          )
         )
         (net o_out2 (joined
          (portref O (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref o_out2)
          )
         )
       )
     )
   )
   (cell (rename arbiter_puf_HDI_11 "arbiter_puf_NO6_apuf_array_1__apuf_instance") (celltype GENERIC)
     (view view_1 (viewtype NETLIST)
       (interface 
        (port i_pulse_arb (direction INPUT))
        (port o_response_arb (direction OUTPUT))
        (port (array (rename i_challenge_arb "i_challenge_arb[15:0]") 16) (direction INPUT))
       )
       (contents
         (instance XST_VCC (viewref netlist (cellref VCC (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance XST_GND (viewref netlist (cellref GND (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance d_trig_inst (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance mux_array_inst (viewref view_1 (cellref mux_array_HDI_10 (libraryref toplevel_lib)))
           (property BUS_INFO (string "16:INPUT:i_ch<15:0>"))
           (property KEEP_HIERARCHY (string "TRUE"))
           (property NLW_UNIQUE_ID (integer 6))
           (property NLW_MACRO_TAG (integer 15))
           (property NLW_MACRO_ALIAS (string "mux_array_NO6_mux_array_inst"))
         )
         (net (rename i_challenge_arb_15_ "i_challenge_arb[15]") (joined
          (portref (member i_ch 0) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 0))
          )
         )
         (net (rename i_challenge_arb_14_ "i_challenge_arb[14]") (joined
          (portref (member i_ch 1) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 1))
          )
         )
         (net (rename i_challenge_arb_13_ "i_challenge_arb[13]") (joined
          (portref (member i_ch 2) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 2))
          )
         )
         (net (rename i_challenge_arb_12_ "i_challenge_arb[12]") (joined
          (portref (member i_ch 3) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 3))
          )
         )
         (net (rename i_challenge_arb_11_ "i_challenge_arb[11]") (joined
          (portref (member i_ch 4) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 4))
          )
         )
         (net (rename i_challenge_arb_10_ "i_challenge_arb[10]") (joined
          (portref (member i_ch 5) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 5))
          )
         )
         (net (rename i_challenge_arb_9_ "i_challenge_arb[9]") (joined
          (portref (member i_ch 6) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 6))
          )
         )
         (net (rename i_challenge_arb_8_ "i_challenge_arb[8]") (joined
          (portref (member i_ch 7) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 7))
          )
         )
         (net (rename i_challenge_arb_7_ "i_challenge_arb[7]") (joined
          (portref (member i_ch 8) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 8))
          )
         )
         (net (rename i_challenge_arb_6_ "i_challenge_arb[6]") (joined
          (portref (member i_ch 9) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 9))
          )
         )
         (net (rename i_challenge_arb_5_ "i_challenge_arb[5]") (joined
          (portref (member i_ch 10) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 10))
          )
         )
         (net (rename i_challenge_arb_4_ "i_challenge_arb[4]") (joined
          (portref (member i_ch 11) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 11))
          )
         )
         (net (rename i_challenge_arb_3_ "i_challenge_arb[3]") (joined
          (portref (member i_ch 12) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 12))
          )
         )
         (net (rename i_challenge_arb_2_ "i_challenge_arb[2]") (joined
          (portref (member i_ch 13) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 13))
          )
         )
         (net (rename i_challenge_arb_1_ "i_challenge_arb[1]") (joined
          (portref (member i_ch 14) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 14))
          )
         )
         (net (rename i_challenge_arb_0_ "i_challenge_arb[0]") (joined
          (portref (member i_ch 15) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 15))
          )
         )
         (net i_pulse_arb (joined
          (portref i_p (instanceref mux_array_inst))
          (portref i_pulse_arb)
          )
         )
         (net s_mux1 (joined
          (portref D (instanceref d_trig_inst))
          (portref o_out1 (instanceref mux_array_inst))
          )
         )
         (net s_mux2 (joined
          (portref C (instanceref d_trig_inst))
          (portref o_out2 (instanceref mux_array_inst))
          )
         )
         (net o_response_arb (joined
          (portref Q (instanceref d_trig_inst))
          (portref o_response_arb)
          )
         )
         (net N0 (joined
          (portref P (instanceref XST_VCC))
          (portref CE (instanceref d_trig_inst))
          )
         )
         (net N1 (joined
          (portref G (instanceref XST_GND))
          (portref R (instanceref d_trig_inst))
          )
         )
       )
     )
   )
   (cell (rename mux_array_HDI_12 "mux_array_NO7_mux_array_inst") (celltype GENERIC)
     (view view_1 (viewtype NETLIST)
       (interface 
        (port i_p (direction INPUT))
        (port o_out1 (direction OUTPUT))
        (port o_out2 (direction OUTPUT))
        (port (array (rename i_ch "i_ch[15:0]") 16) (direction INPUT))
       )
       (contents
         (instance (rename array_gen_15__mux_instance_odd_mux_inst "array_gen[15].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_15__mux_instance_even_mux_inst "array_gen[15].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_14__mux_instance_odd_mux_inst "array_gen[14].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_14__mux_instance_even_mux_inst "array_gen[14].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_13__mux_instance_odd_mux_inst "array_gen[13].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_13__mux_instance_even_mux_inst "array_gen[13].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_12__mux_instance_odd_mux_inst "array_gen[12].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_12__mux_instance_even_mux_inst "array_gen[12].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_11__mux_instance_odd_mux_inst "array_gen[11].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_11__mux_instance_even_mux_inst "array_gen[11].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_10__mux_instance_odd_mux_inst "array_gen[10].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_10__mux_instance_even_mux_inst "array_gen[10].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_9__mux_instance_odd_mux_inst "array_gen[9].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_9__mux_instance_even_mux_inst "array_gen[9].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_8__mux_instance_odd_mux_inst "array_gen[8].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_8__mux_instance_even_mux_inst "array_gen[8].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_7__mux_instance_odd_mux_inst "array_gen[7].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_7__mux_instance_even_mux_inst "array_gen[7].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_6__mux_instance_odd_mux_inst "array_gen[6].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_6__mux_instance_even_mux_inst "array_gen[6].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_5__mux_instance_odd_mux_inst "array_gen[5].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_5__mux_instance_even_mux_inst "array_gen[5].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_4__mux_instance_odd_mux_inst "array_gen[4].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_4__mux_instance_even_mux_inst "array_gen[4].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_3__mux_instance_odd_mux_inst "array_gen[3].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_3__mux_instance_even_mux_inst "array_gen[3].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_2__mux_instance_odd_mux_inst "array_gen[2].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_2__mux_instance_even_mux_inst "array_gen[2].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_1__mux_instance_odd_mux_inst "array_gen[1].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_1__mux_instance_even_mux_inst "array_gen[1].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_0__mux_instance_odd_mux_inst "array_gen[0].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_0__mux_instance_even_mux_inst "array_gen[0].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (net (rename i_ch_0_ "i_ch[0]") (joined
          (portref S (instanceref array_gen_0__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_0__mux_instance_even_mux_inst))
          (portref (member i_ch 15))
          )
         )
         (net (rename i_ch_1_ "i_ch[1]") (joined
          (portref S (instanceref array_gen_1__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_1__mux_instance_even_mux_inst))
          (portref (member i_ch 14))
          )
         )
         (net (rename i_ch_2_ "i_ch[2]") (joined
          (portref S (instanceref array_gen_2__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_2__mux_instance_even_mux_inst))
          (portref (member i_ch 13))
          )
         )
         (net (rename i_ch_3_ "i_ch[3]") (joined
          (portref S (instanceref array_gen_3__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_3__mux_instance_even_mux_inst))
          (portref (member i_ch 12))
          )
         )
         (net (rename i_ch_4_ "i_ch[4]") (joined
          (portref S (instanceref array_gen_4__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_4__mux_instance_even_mux_inst))
          (portref (member i_ch 11))
          )
         )
         (net (rename i_ch_5_ "i_ch[5]") (joined
          (portref S (instanceref array_gen_5__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_5__mux_instance_even_mux_inst))
          (portref (member i_ch 10))
          )
         )
         (net (rename i_ch_6_ "i_ch[6]") (joined
          (portref S (instanceref array_gen_6__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_6__mux_instance_even_mux_inst))
          (portref (member i_ch 9))
          )
         )
         (net (rename i_ch_7_ "i_ch[7]") (joined
          (portref S (instanceref array_gen_7__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_7__mux_instance_even_mux_inst))
          (portref (member i_ch 8))
          )
         )
         (net (rename i_ch_8_ "i_ch[8]") (joined
          (portref S (instanceref array_gen_8__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_8__mux_instance_even_mux_inst))
          (portref (member i_ch 7))
          )
         )
         (net (rename i_ch_9_ "i_ch[9]") (joined
          (portref S (instanceref array_gen_9__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_9__mux_instance_even_mux_inst))
          (portref (member i_ch 6))
          )
         )
         (net (rename i_ch_10_ "i_ch[10]") (joined
          (portref S (instanceref array_gen_10__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_10__mux_instance_even_mux_inst))
          (portref (member i_ch 5))
          )
         )
         (net (rename i_ch_11_ "i_ch[11]") (joined
          (portref S (instanceref array_gen_11__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_11__mux_instance_even_mux_inst))
          (portref (member i_ch 4))
          )
         )
         (net (rename i_ch_12_ "i_ch[12]") (joined
          (portref S (instanceref array_gen_12__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_12__mux_instance_even_mux_inst))
          (portref (member i_ch 3))
          )
         )
         (net (rename i_ch_13_ "i_ch[13]") (joined
          (portref S (instanceref array_gen_13__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_13__mux_instance_even_mux_inst))
          (portref (member i_ch 2))
          )
         )
         (net (rename i_ch_14_ "i_ch[14]") (joined
          (portref S (instanceref array_gen_14__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_14__mux_instance_even_mux_inst))
          (portref (member i_ch 1))
          )
         )
         (net (rename i_ch_15_ "i_ch[15]") (joined
          (portref S (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref (member i_ch 0))
          )
         )
         (net i_p (joined
          (portref I1 (instanceref array_gen_0__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_0__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_0__mux_instance_even_mux_inst))
          (portref I0 (instanceref array_gen_0__mux_instance_even_mux_inst))
          (portref i_p)
          )
         )
         (net (rename s_intc_2_ "s_intc[2]") (joined
          (portref I1 (instanceref array_gen_1__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_1__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_0__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_3_ "s_intc[3]") (joined
          (portref I0 (instanceref array_gen_1__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_1__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_0__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_4_ "s_intc[4]") (joined
          (portref I1 (instanceref array_gen_2__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_2__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_1__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_5_ "s_intc[5]") (joined
          (portref I0 (instanceref array_gen_2__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_2__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_1__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_6_ "s_intc[6]") (joined
          (portref I1 (instanceref array_gen_3__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_3__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_2__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_7_ "s_intc[7]") (joined
          (portref I0 (instanceref array_gen_3__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_3__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_2__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_8_ "s_intc[8]") (joined
          (portref I1 (instanceref array_gen_4__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_4__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_3__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_9_ "s_intc[9]") (joined
          (portref I0 (instanceref array_gen_4__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_4__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_3__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_10_ "s_intc[10]") (joined
          (portref I1 (instanceref array_gen_5__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_5__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_4__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_11_ "s_intc[11]") (joined
          (portref I0 (instanceref array_gen_5__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_5__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_4__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_12_ "s_intc[12]") (joined
          (portref I1 (instanceref array_gen_6__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_6__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_5__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_13_ "s_intc[13]") (joined
          (portref I0 (instanceref array_gen_6__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_6__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_5__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_14_ "s_intc[14]") (joined
          (portref I1 (instanceref array_gen_7__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_7__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_6__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_15_ "s_intc[15]") (joined
          (portref I0 (instanceref array_gen_7__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_7__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_6__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_16_ "s_intc[16]") (joined
          (portref I1 (instanceref array_gen_8__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_8__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_7__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_17_ "s_intc[17]") (joined
          (portref I0 (instanceref array_gen_8__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_8__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_7__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_18_ "s_intc[18]") (joined
          (portref I1 (instanceref array_gen_9__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_9__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_8__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_19_ "s_intc[19]") (joined
          (portref I0 (instanceref array_gen_9__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_9__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_8__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_20_ "s_intc[20]") (joined
          (portref I1 (instanceref array_gen_10__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_10__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_9__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_21_ "s_intc[21]") (joined
          (portref I0 (instanceref array_gen_10__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_10__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_9__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_22_ "s_intc[22]") (joined
          (portref I1 (instanceref array_gen_11__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_11__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_10__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_23_ "s_intc[23]") (joined
          (portref I0 (instanceref array_gen_11__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_11__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_10__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_24_ "s_intc[24]") (joined
          (portref I1 (instanceref array_gen_12__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_12__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_11__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_25_ "s_intc[25]") (joined
          (portref I0 (instanceref array_gen_12__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_12__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_11__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_26_ "s_intc[26]") (joined
          (portref I1 (instanceref array_gen_13__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_13__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_12__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_27_ "s_intc[27]") (joined
          (portref I0 (instanceref array_gen_13__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_13__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_12__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_28_ "s_intc[28]") (joined
          (portref I1 (instanceref array_gen_14__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_14__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_13__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_29_ "s_intc[29]") (joined
          (portref I0 (instanceref array_gen_14__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_14__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_13__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_30_ "s_intc[30]") (joined
          (portref I1 (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_14__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_31_ "s_intc[31]") (joined
          (portref I0 (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_14__mux_instance_odd_mux_inst))
          )
         )
         (net o_out1 (joined
          (portref O (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref o_out1)
          )
         )
         (net o_out2 (joined
          (portref O (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref o_out2)
          )
         )
       )
     )
   )
   (cell (rename arbiter_puf_HDI_13 "arbiter_puf_NO7_apuf_array_0__apuf_instance") (celltype GENERIC)
     (view view_1 (viewtype NETLIST)
       (interface 
        (port i_pulse_arb (direction INPUT))
        (port o_response_arb (direction OUTPUT))
        (port (array (rename i_challenge_arb "i_challenge_arb[15:0]") 16) (direction INPUT))
       )
       (contents
         (instance XST_VCC (viewref netlist (cellref VCC (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance XST_GND (viewref netlist (cellref GND (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance d_trig_inst (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance mux_array_inst (viewref view_1 (cellref mux_array_HDI_12 (libraryref toplevel_lib)))
           (property BUS_INFO (string "16:INPUT:i_ch<15:0>"))
           (property KEEP_HIERARCHY (string "TRUE"))
           (property NLW_UNIQUE_ID (integer 7))
           (property NLW_MACRO_TAG (integer 17))
           (property NLW_MACRO_ALIAS (string "mux_array_NO7_mux_array_inst"))
         )
         (net (rename i_challenge_arb_15_ "i_challenge_arb[15]") (joined
          (portref (member i_ch 0) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 0))
          )
         )
         (net (rename i_challenge_arb_14_ "i_challenge_arb[14]") (joined
          (portref (member i_ch 1) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 1))
          )
         )
         (net (rename i_challenge_arb_13_ "i_challenge_arb[13]") (joined
          (portref (member i_ch 2) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 2))
          )
         )
         (net (rename i_challenge_arb_12_ "i_challenge_arb[12]") (joined
          (portref (member i_ch 3) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 3))
          )
         )
         (net (rename i_challenge_arb_11_ "i_challenge_arb[11]") (joined
          (portref (member i_ch 4) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 4))
          )
         )
         (net (rename i_challenge_arb_10_ "i_challenge_arb[10]") (joined
          (portref (member i_ch 5) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 5))
          )
         )
         (net (rename i_challenge_arb_9_ "i_challenge_arb[9]") (joined
          (portref (member i_ch 6) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 6))
          )
         )
         (net (rename i_challenge_arb_8_ "i_challenge_arb[8]") (joined
          (portref (member i_ch 7) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 7))
          )
         )
         (net (rename i_challenge_arb_7_ "i_challenge_arb[7]") (joined
          (portref (member i_ch 8) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 8))
          )
         )
         (net (rename i_challenge_arb_6_ "i_challenge_arb[6]") (joined
          (portref (member i_ch 9) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 9))
          )
         )
         (net (rename i_challenge_arb_5_ "i_challenge_arb[5]") (joined
          (portref (member i_ch 10) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 10))
          )
         )
         (net (rename i_challenge_arb_4_ "i_challenge_arb[4]") (joined
          (portref (member i_ch 11) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 11))
          )
         )
         (net (rename i_challenge_arb_3_ "i_challenge_arb[3]") (joined
          (portref (member i_ch 12) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 12))
          )
         )
         (net (rename i_challenge_arb_2_ "i_challenge_arb[2]") (joined
          (portref (member i_ch 13) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 13))
          )
         )
         (net (rename i_challenge_arb_1_ "i_challenge_arb[1]") (joined
          (portref (member i_ch 14) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 14))
          )
         )
         (net (rename i_challenge_arb_0_ "i_challenge_arb[0]") (joined
          (portref (member i_ch 15) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 15))
          )
         )
         (net i_pulse_arb (joined
          (portref i_p (instanceref mux_array_inst))
          (portref i_pulse_arb)
          )
         )
         (net s_mux1 (joined
          (portref D (instanceref d_trig_inst))
          (portref o_out1 (instanceref mux_array_inst))
          )
         )
         (net s_mux2 (joined
          (portref C (instanceref d_trig_inst))
          (portref o_out2 (instanceref mux_array_inst))
          )
         )
         (net o_response_arb (joined
          (portref Q (instanceref d_trig_inst))
          (portref o_response_arb)
          )
         )
         (net N0 (joined
          (portref P (instanceref XST_VCC))
          (portref CE (instanceref d_trig_inst))
          )
         )
         (net N1 (joined
          (portref G (instanceref XST_GND))
          (portref R (instanceref d_trig_inst))
          )
         )
       )
     )
   )
   (cell (rename apuf_multi "apuf_multi_apuf_multi_inst_1") (celltype GENERIC)
     (view view_1 (viewtype NETLIST)
       (interface 
        (port i_pulse (direction INPUT))
        (port (array (rename i_challenge "i_challenge[15:0]") 16) (direction INPUT))
        (port (array (rename o_response "o_response[7:0]") 8) (direction OUTPUT))
       )
       (contents
         (instance (rename apuf_array_7__apuf_instance "apuf_array[7].apuf_instance") (viewref view_1 (cellref arbiter_puf (libraryref toplevel_lib)))
           (property BUS_INFO (string "16:INPUT:i_challenge_arb<15:0>"))
           (property KEEP_HIERARCHY (string "TRUE"))
           (property NLW_UNIQUE_ID (integer 0))
           (property NLW_MACRO_TAG (integer 2))
           (property NLW_MACRO_ALIAS (string "arbiter_puf_apuf_array[7].apuf_instance"))
         )
         (instance (rename apuf_array_6__apuf_instance "apuf_array[6].apuf_instance") (viewref view_1 (cellref arbiter_puf_HDI_1 (libraryref toplevel_lib)))
           (property BUS_INFO (string "16:INPUT:i_challenge_arb<15:0>"))
           (property KEEP_HIERARCHY (string "TRUE"))
           (property NLW_UNIQUE_ID (integer 1))
           (property NLW_MACRO_TAG (integer 4))
           (property NLW_MACRO_ALIAS (string "arbiter_puf_NO1_apuf_array[6].apuf_instance"))
         )
         (instance (rename apuf_array_5__apuf_instance "apuf_array[5].apuf_instance") (viewref view_1 (cellref arbiter_puf_HDI_3 (libraryref toplevel_lib)))
           (property BUS_INFO (string "16:INPUT:i_challenge_arb<15:0>"))
           (property KEEP_HIERARCHY (string "TRUE"))
           (property NLW_UNIQUE_ID (integer 2))
           (property NLW_MACRO_TAG (integer 6))
           (property NLW_MACRO_ALIAS (string "arbiter_puf_NO2_apuf_array[5].apuf_instance"))
         )
         (instance (rename apuf_array_4__apuf_instance "apuf_array[4].apuf_instance") (viewref view_1 (cellref arbiter_puf_HDI_5 (libraryref toplevel_lib)))
           (property BUS_INFO (string "16:INPUT:i_challenge_arb<15:0>"))
           (property KEEP_HIERARCHY (string "TRUE"))
           (property NLW_UNIQUE_ID (integer 3))
           (property NLW_MACRO_TAG (integer 8))
           (property NLW_MACRO_ALIAS (string "arbiter_puf_NO3_apuf_array[4].apuf_instance"))
         )
         (instance (rename apuf_array_3__apuf_instance "apuf_array[3].apuf_instance") (viewref view_1 (cellref arbiter_puf_HDI_7 (libraryref toplevel_lib)))
           (property BUS_INFO (string "16:INPUT:i_challenge_arb<15:0>"))
           (property KEEP_HIERARCHY (string "TRUE"))
           (property NLW_UNIQUE_ID (integer 4))
           (property NLW_MACRO_TAG (integer 10))
           (property NLW_MACRO_ALIAS (string "arbiter_puf_NO4_apuf_array[3].apuf_instance"))
         )
         (instance (rename apuf_array_2__apuf_instance "apuf_array[2].apuf_instance") (viewref view_1 (cellref arbiter_puf_HDI_9 (libraryref toplevel_lib)))
           (property BUS_INFO (string "16:INPUT:i_challenge_arb<15:0>"))
           (property KEEP_HIERARCHY (string "TRUE"))
           (property NLW_UNIQUE_ID (integer 5))
           (property NLW_MACRO_TAG (integer 12))
           (property NLW_MACRO_ALIAS (string "arbiter_puf_NO5_apuf_array[2].apuf_instance"))
         )
         (instance (rename apuf_array_1__apuf_instance "apuf_array[1].apuf_instance") (viewref view_1 (cellref arbiter_puf_HDI_11 (libraryref toplevel_lib)))
           (property BUS_INFO (string "16:INPUT:i_challenge_arb<15:0>"))
           (property KEEP_HIERARCHY (string "TRUE"))
           (property NLW_UNIQUE_ID (integer 6))
           (property NLW_MACRO_TAG (integer 14))
           (property NLW_MACRO_ALIAS (string "arbiter_puf_NO6_apuf_array[1].apuf_instance"))
         )
         (instance (rename apuf_array_0__apuf_instance "apuf_array[0].apuf_instance") (viewref view_1 (cellref arbiter_puf_HDI_13 (libraryref toplevel_lib)))
           (property BUS_INFO (string "16:INPUT:i_challenge_arb<15:0>"))
           (property KEEP_HIERARCHY (string "TRUE"))
           (property NLW_UNIQUE_ID (integer 7))
           (property NLW_MACRO_TAG (integer 16))
           (property NLW_MACRO_ALIAS (string "arbiter_puf_NO7_apuf_array[0].apuf_instance"))
         )
         (net (rename i_challenge_15_ "i_challenge[15]") (joined
          (portref (member i_challenge_arb 0) (instanceref apuf_array_7__apuf_instance))
          (portref (member i_challenge_arb 0) (instanceref apuf_array_6__apuf_instance))
          (portref (member i_challenge_arb 0) (instanceref apuf_array_5__apuf_instance))
          (portref (member i_challenge_arb 0) (instanceref apuf_array_4__apuf_instance))
          (portref (member i_challenge_arb 0) (instanceref apuf_array_3__apuf_instance))
          (portref (member i_challenge_arb 0) (instanceref apuf_array_2__apuf_instance))
          (portref (member i_challenge_arb 0) (instanceref apuf_array_1__apuf_instance))
          (portref (member i_challenge_arb 0) (instanceref apuf_array_0__apuf_instance))
          (portref (member i_challenge 0))
          )
         )
         (net (rename i_challenge_14_ "i_challenge[14]") (joined
          (portref (member i_challenge_arb 1) (instanceref apuf_array_7__apuf_instance))
          (portref (member i_challenge_arb 1) (instanceref apuf_array_6__apuf_instance))
          (portref (member i_challenge_arb 1) (instanceref apuf_array_5__apuf_instance))
          (portref (member i_challenge_arb 1) (instanceref apuf_array_4__apuf_instance))
          (portref (member i_challenge_arb 1) (instanceref apuf_array_3__apuf_instance))
          (portref (member i_challenge_arb 1) (instanceref apuf_array_2__apuf_instance))
          (portref (member i_challenge_arb 1) (instanceref apuf_array_1__apuf_instance))
          (portref (member i_challenge_arb 1) (instanceref apuf_array_0__apuf_instance))
          (portref (member i_challenge 1))
          )
         )
         (net (rename i_challenge_13_ "i_challenge[13]") (joined
          (portref (member i_challenge_arb 2) (instanceref apuf_array_7__apuf_instance))
          (portref (member i_challenge_arb 2) (instanceref apuf_array_6__apuf_instance))
          (portref (member i_challenge_arb 2) (instanceref apuf_array_5__apuf_instance))
          (portref (member i_challenge_arb 2) (instanceref apuf_array_4__apuf_instance))
          (portref (member i_challenge_arb 2) (instanceref apuf_array_3__apuf_instance))
          (portref (member i_challenge_arb 2) (instanceref apuf_array_2__apuf_instance))
          (portref (member i_challenge_arb 2) (instanceref apuf_array_1__apuf_instance))
          (portref (member i_challenge_arb 2) (instanceref apuf_array_0__apuf_instance))
          (portref (member i_challenge 2))
          )
         )
         (net (rename i_challenge_12_ "i_challenge[12]") (joined
          (portref (member i_challenge_arb 3) (instanceref apuf_array_7__apuf_instance))
          (portref (member i_challenge_arb 3) (instanceref apuf_array_6__apuf_instance))
          (portref (member i_challenge_arb 3) (instanceref apuf_array_5__apuf_instance))
          (portref (member i_challenge_arb 3) (instanceref apuf_array_4__apuf_instance))
          (portref (member i_challenge_arb 3) (instanceref apuf_array_3__apuf_instance))
          (portref (member i_challenge_arb 3) (instanceref apuf_array_2__apuf_instance))
          (portref (member i_challenge_arb 3) (instanceref apuf_array_1__apuf_instance))
          (portref (member i_challenge_arb 3) (instanceref apuf_array_0__apuf_instance))
          (portref (member i_challenge 3))
          )
         )
         (net (rename i_challenge_11_ "i_challenge[11]") (joined
          (portref (member i_challenge_arb 4) (instanceref apuf_array_7__apuf_instance))
          (portref (member i_challenge_arb 4) (instanceref apuf_array_6__apuf_instance))
          (portref (member i_challenge_arb 4) (instanceref apuf_array_5__apuf_instance))
          (portref (member i_challenge_arb 4) (instanceref apuf_array_4__apuf_instance))
          (portref (member i_challenge_arb 4) (instanceref apuf_array_3__apuf_instance))
          (portref (member i_challenge_arb 4) (instanceref apuf_array_2__apuf_instance))
          (portref (member i_challenge_arb 4) (instanceref apuf_array_1__apuf_instance))
          (portref (member i_challenge_arb 4) (instanceref apuf_array_0__apuf_instance))
          (portref (member i_challenge 4))
          )
         )
         (net (rename i_challenge_10_ "i_challenge[10]") (joined
          (portref (member i_challenge_arb 5) (instanceref apuf_array_7__apuf_instance))
          (portref (member i_challenge_arb 5) (instanceref apuf_array_6__apuf_instance))
          (portref (member i_challenge_arb 5) (instanceref apuf_array_5__apuf_instance))
          (portref (member i_challenge_arb 5) (instanceref apuf_array_4__apuf_instance))
          (portref (member i_challenge_arb 5) (instanceref apuf_array_3__apuf_instance))
          (portref (member i_challenge_arb 5) (instanceref apuf_array_2__apuf_instance))
          (portref (member i_challenge_arb 5) (instanceref apuf_array_1__apuf_instance))
          (portref (member i_challenge_arb 5) (instanceref apuf_array_0__apuf_instance))
          (portref (member i_challenge 5))
          )
         )
         (net (rename i_challenge_9_ "i_challenge[9]") (joined
          (portref (member i_challenge_arb 6) (instanceref apuf_array_7__apuf_instance))
          (portref (member i_challenge_arb 6) (instanceref apuf_array_6__apuf_instance))
          (portref (member i_challenge_arb 6) (instanceref apuf_array_5__apuf_instance))
          (portref (member i_challenge_arb 6) (instanceref apuf_array_4__apuf_instance))
          (portref (member i_challenge_arb 6) (instanceref apuf_array_3__apuf_instance))
          (portref (member i_challenge_arb 6) (instanceref apuf_array_2__apuf_instance))
          (portref (member i_challenge_arb 6) (instanceref apuf_array_1__apuf_instance))
          (portref (member i_challenge_arb 6) (instanceref apuf_array_0__apuf_instance))
          (portref (member i_challenge 6))
          )
         )
         (net (rename i_challenge_8_ "i_challenge[8]") (joined
          (portref (member i_challenge_arb 7) (instanceref apuf_array_7__apuf_instance))
          (portref (member i_challenge_arb 7) (instanceref apuf_array_6__apuf_instance))
          (portref (member i_challenge_arb 7) (instanceref apuf_array_5__apuf_instance))
          (portref (member i_challenge_arb 7) (instanceref apuf_array_4__apuf_instance))
          (portref (member i_challenge_arb 7) (instanceref apuf_array_3__apuf_instance))
          (portref (member i_challenge_arb 7) (instanceref apuf_array_2__apuf_instance))
          (portref (member i_challenge_arb 7) (instanceref apuf_array_1__apuf_instance))
          (portref (member i_challenge_arb 7) (instanceref apuf_array_0__apuf_instance))
          (portref (member i_challenge 7))
          )
         )
         (net (rename i_challenge_7_ "i_challenge[7]") (joined
          (portref (member i_challenge_arb 8) (instanceref apuf_array_7__apuf_instance))
          (portref (member i_challenge_arb 8) (instanceref apuf_array_6__apuf_instance))
          (portref (member i_challenge_arb 8) (instanceref apuf_array_5__apuf_instance))
          (portref (member i_challenge_arb 8) (instanceref apuf_array_4__apuf_instance))
          (portref (member i_challenge_arb 8) (instanceref apuf_array_3__apuf_instance))
          (portref (member i_challenge_arb 8) (instanceref apuf_array_2__apuf_instance))
          (portref (member i_challenge_arb 8) (instanceref apuf_array_1__apuf_instance))
          (portref (member i_challenge_arb 8) (instanceref apuf_array_0__apuf_instance))
          (portref (member i_challenge 8))
          )
         )
         (net (rename i_challenge_6_ "i_challenge[6]") (joined
          (portref (member i_challenge_arb 9) (instanceref apuf_array_7__apuf_instance))
          (portref (member i_challenge_arb 9) (instanceref apuf_array_6__apuf_instance))
          (portref (member i_challenge_arb 9) (instanceref apuf_array_5__apuf_instance))
          (portref (member i_challenge_arb 9) (instanceref apuf_array_4__apuf_instance))
          (portref (member i_challenge_arb 9) (instanceref apuf_array_3__apuf_instance))
          (portref (member i_challenge_arb 9) (instanceref apuf_array_2__apuf_instance))
          (portref (member i_challenge_arb 9) (instanceref apuf_array_1__apuf_instance))
          (portref (member i_challenge_arb 9) (instanceref apuf_array_0__apuf_instance))
          (portref (member i_challenge 9))
          )
         )
         (net (rename i_challenge_5_ "i_challenge[5]") (joined
          (portref (member i_challenge_arb 10) (instanceref apuf_array_7__apuf_instance))
          (portref (member i_challenge_arb 10) (instanceref apuf_array_6__apuf_instance))
          (portref (member i_challenge_arb 10) (instanceref apuf_array_5__apuf_instance))
          (portref (member i_challenge_arb 10) (instanceref apuf_array_4__apuf_instance))
          (portref (member i_challenge_arb 10) (instanceref apuf_array_3__apuf_instance))
          (portref (member i_challenge_arb 10) (instanceref apuf_array_2__apuf_instance))
          (portref (member i_challenge_arb 10) (instanceref apuf_array_1__apuf_instance))
          (portref (member i_challenge_arb 10) (instanceref apuf_array_0__apuf_instance))
          (portref (member i_challenge 10))
          )
         )
         (net (rename i_challenge_4_ "i_challenge[4]") (joined
          (portref (member i_challenge_arb 11) (instanceref apuf_array_7__apuf_instance))
          (portref (member i_challenge_arb 11) (instanceref apuf_array_6__apuf_instance))
          (portref (member i_challenge_arb 11) (instanceref apuf_array_5__apuf_instance))
          (portref (member i_challenge_arb 11) (instanceref apuf_array_4__apuf_instance))
          (portref (member i_challenge_arb 11) (instanceref apuf_array_3__apuf_instance))
          (portref (member i_challenge_arb 11) (instanceref apuf_array_2__apuf_instance))
          (portref (member i_challenge_arb 11) (instanceref apuf_array_1__apuf_instance))
          (portref (member i_challenge_arb 11) (instanceref apuf_array_0__apuf_instance))
          (portref (member i_challenge 11))
          )
         )
         (net (rename i_challenge_3_ "i_challenge[3]") (joined
          (portref (member i_challenge_arb 12) (instanceref apuf_array_7__apuf_instance))
          (portref (member i_challenge_arb 12) (instanceref apuf_array_6__apuf_instance))
          (portref (member i_challenge_arb 12) (instanceref apuf_array_5__apuf_instance))
          (portref (member i_challenge_arb 12) (instanceref apuf_array_4__apuf_instance))
          (portref (member i_challenge_arb 12) (instanceref apuf_array_3__apuf_instance))
          (portref (member i_challenge_arb 12) (instanceref apuf_array_2__apuf_instance))
          (portref (member i_challenge_arb 12) (instanceref apuf_array_1__apuf_instance))
          (portref (member i_challenge_arb 12) (instanceref apuf_array_0__apuf_instance))
          (portref (member i_challenge 12))
          )
         )
         (net (rename i_challenge_2_ "i_challenge[2]") (joined
          (portref (member i_challenge_arb 13) (instanceref apuf_array_7__apuf_instance))
          (portref (member i_challenge_arb 13) (instanceref apuf_array_6__apuf_instance))
          (portref (member i_challenge_arb 13) (instanceref apuf_array_5__apuf_instance))
          (portref (member i_challenge_arb 13) (instanceref apuf_array_4__apuf_instance))
          (portref (member i_challenge_arb 13) (instanceref apuf_array_3__apuf_instance))
          (portref (member i_challenge_arb 13) (instanceref apuf_array_2__apuf_instance))
          (portref (member i_challenge_arb 13) (instanceref apuf_array_1__apuf_instance))
          (portref (member i_challenge_arb 13) (instanceref apuf_array_0__apuf_instance))
          (portref (member i_challenge 13))
          )
         )
         (net (rename i_challenge_1_ "i_challenge[1]") (joined
          (portref (member i_challenge_arb 14) (instanceref apuf_array_7__apuf_instance))
          (portref (member i_challenge_arb 14) (instanceref apuf_array_6__apuf_instance))
          (portref (member i_challenge_arb 14) (instanceref apuf_array_5__apuf_instance))
          (portref (member i_challenge_arb 14) (instanceref apuf_array_4__apuf_instance))
          (portref (member i_challenge_arb 14) (instanceref apuf_array_3__apuf_instance))
          (portref (member i_challenge_arb 14) (instanceref apuf_array_2__apuf_instance))
          (portref (member i_challenge_arb 14) (instanceref apuf_array_1__apuf_instance))
          (portref (member i_challenge_arb 14) (instanceref apuf_array_0__apuf_instance))
          (portref (member i_challenge 14))
          )
         )
         (net (rename i_challenge_0_ "i_challenge[0]") (joined
          (portref (member i_challenge_arb 15) (instanceref apuf_array_7__apuf_instance))
          (portref (member i_challenge_arb 15) (instanceref apuf_array_6__apuf_instance))
          (portref (member i_challenge_arb 15) (instanceref apuf_array_5__apuf_instance))
          (portref (member i_challenge_arb 15) (instanceref apuf_array_4__apuf_instance))
          (portref (member i_challenge_arb 15) (instanceref apuf_array_3__apuf_instance))
          (portref (member i_challenge_arb 15) (instanceref apuf_array_2__apuf_instance))
          (portref (member i_challenge_arb 15) (instanceref apuf_array_1__apuf_instance))
          (portref (member i_challenge_arb 15) (instanceref apuf_array_0__apuf_instance))
          (portref (member i_challenge 15))
          )
         )
         (net i_pulse (joined
          (portref i_pulse_arb (instanceref apuf_array_7__apuf_instance))
          (portref i_pulse_arb (instanceref apuf_array_6__apuf_instance))
          (portref i_pulse_arb (instanceref apuf_array_5__apuf_instance))
          (portref i_pulse_arb (instanceref apuf_array_4__apuf_instance))
          (portref i_pulse_arb (instanceref apuf_array_3__apuf_instance))
          (portref i_pulse_arb (instanceref apuf_array_2__apuf_instance))
          (portref i_pulse_arb (instanceref apuf_array_1__apuf_instance))
          (portref i_pulse_arb (instanceref apuf_array_0__apuf_instance))
          (portref i_pulse)
          )
         )
         (net (rename o_response_7_ "o_response[7]") (joined
          (portref o_response_arb (instanceref apuf_array_7__apuf_instance))
          (portref (member o_response 0))
          )
         )
         (net (rename o_response_6_ "o_response[6]") (joined
          (portref o_response_arb (instanceref apuf_array_6__apuf_instance))
          (portref (member o_response 1))
          )
         )
         (net (rename o_response_5_ "o_response[5]") (joined
          (portref o_response_arb (instanceref apuf_array_5__apuf_instance))
          (portref (member o_response 2))
          )
         )
         (net (rename o_response_4_ "o_response[4]") (joined
          (portref o_response_arb (instanceref apuf_array_4__apuf_instance))
          (portref (member o_response 3))
          )
         )
         (net (rename o_response_3_ "o_response[3]") (joined
          (portref o_response_arb (instanceref apuf_array_3__apuf_instance))
          (portref (member o_response 4))
          )
         )
         (net (rename o_response_2_ "o_response[2]") (joined
          (portref o_response_arb (instanceref apuf_array_2__apuf_instance))
          (portref (member o_response 5))
          )
         )
         (net (rename o_response_1_ "o_response[1]") (joined
          (portref o_response_arb (instanceref apuf_array_1__apuf_instance))
          (portref (member o_response 6))
          )
         )
         (net (rename o_response_0_ "o_response[0]") (joined
          (portref o_response_arb (instanceref apuf_array_0__apuf_instance))
          (portref (member o_response 7))
          )
         )
       )
     )
   )
   (cell (rename mux_array_HDI_14 "mux_array_NO8_mux_array_inst") (celltype GENERIC)
     (view view_1 (viewtype NETLIST)
       (interface 
        (port i_p (direction INPUT))
        (port o_out1 (direction OUTPUT))
        (port o_out2 (direction OUTPUT))
        (port (array (rename i_ch "i_ch[15:0]") 16) (direction INPUT))
       )
       (contents
         (instance (rename array_gen_15__mux_instance_odd_mux_inst "array_gen[15].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_15__mux_instance_even_mux_inst "array_gen[15].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_14__mux_instance_odd_mux_inst "array_gen[14].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_14__mux_instance_even_mux_inst "array_gen[14].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_13__mux_instance_odd_mux_inst "array_gen[13].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_13__mux_instance_even_mux_inst "array_gen[13].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_12__mux_instance_odd_mux_inst "array_gen[12].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_12__mux_instance_even_mux_inst "array_gen[12].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_11__mux_instance_odd_mux_inst "array_gen[11].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_11__mux_instance_even_mux_inst "array_gen[11].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_10__mux_instance_odd_mux_inst "array_gen[10].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_10__mux_instance_even_mux_inst "array_gen[10].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_9__mux_instance_odd_mux_inst "array_gen[9].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_9__mux_instance_even_mux_inst "array_gen[9].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_8__mux_instance_odd_mux_inst "array_gen[8].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_8__mux_instance_even_mux_inst "array_gen[8].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_7__mux_instance_odd_mux_inst "array_gen[7].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_7__mux_instance_even_mux_inst "array_gen[7].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_6__mux_instance_odd_mux_inst "array_gen[6].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_6__mux_instance_even_mux_inst "array_gen[6].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_5__mux_instance_odd_mux_inst "array_gen[5].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_5__mux_instance_even_mux_inst "array_gen[5].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_4__mux_instance_odd_mux_inst "array_gen[4].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_4__mux_instance_even_mux_inst "array_gen[4].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_3__mux_instance_odd_mux_inst "array_gen[3].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_3__mux_instance_even_mux_inst "array_gen[3].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_2__mux_instance_odd_mux_inst "array_gen[2].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_2__mux_instance_even_mux_inst "array_gen[2].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_1__mux_instance_odd_mux_inst "array_gen[1].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_1__mux_instance_even_mux_inst "array_gen[1].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_0__mux_instance_odd_mux_inst "array_gen[0].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_0__mux_instance_even_mux_inst "array_gen[0].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (net (rename i_ch_0_ "i_ch[0]") (joined
          (portref S (instanceref array_gen_0__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_0__mux_instance_even_mux_inst))
          (portref (member i_ch 15))
          )
         )
         (net (rename i_ch_1_ "i_ch[1]") (joined
          (portref S (instanceref array_gen_1__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_1__mux_instance_even_mux_inst))
          (portref (member i_ch 14))
          )
         )
         (net (rename i_ch_2_ "i_ch[2]") (joined
          (portref S (instanceref array_gen_2__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_2__mux_instance_even_mux_inst))
          (portref (member i_ch 13))
          )
         )
         (net (rename i_ch_3_ "i_ch[3]") (joined
          (portref S (instanceref array_gen_3__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_3__mux_instance_even_mux_inst))
          (portref (member i_ch 12))
          )
         )
         (net (rename i_ch_4_ "i_ch[4]") (joined
          (portref S (instanceref array_gen_4__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_4__mux_instance_even_mux_inst))
          (portref (member i_ch 11))
          )
         )
         (net (rename i_ch_5_ "i_ch[5]") (joined
          (portref S (instanceref array_gen_5__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_5__mux_instance_even_mux_inst))
          (portref (member i_ch 10))
          )
         )
         (net (rename i_ch_6_ "i_ch[6]") (joined
          (portref S (instanceref array_gen_6__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_6__mux_instance_even_mux_inst))
          (portref (member i_ch 9))
          )
         )
         (net (rename i_ch_7_ "i_ch[7]") (joined
          (portref S (instanceref array_gen_7__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_7__mux_instance_even_mux_inst))
          (portref (member i_ch 8))
          )
         )
         (net (rename i_ch_8_ "i_ch[8]") (joined
          (portref S (instanceref array_gen_8__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_8__mux_instance_even_mux_inst))
          (portref (member i_ch 7))
          )
         )
         (net (rename i_ch_9_ "i_ch[9]") (joined
          (portref S (instanceref array_gen_9__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_9__mux_instance_even_mux_inst))
          (portref (member i_ch 6))
          )
         )
         (net (rename i_ch_10_ "i_ch[10]") (joined
          (portref S (instanceref array_gen_10__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_10__mux_instance_even_mux_inst))
          (portref (member i_ch 5))
          )
         )
         (net (rename i_ch_11_ "i_ch[11]") (joined
          (portref S (instanceref array_gen_11__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_11__mux_instance_even_mux_inst))
          (portref (member i_ch 4))
          )
         )
         (net (rename i_ch_12_ "i_ch[12]") (joined
          (portref S (instanceref array_gen_12__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_12__mux_instance_even_mux_inst))
          (portref (member i_ch 3))
          )
         )
         (net (rename i_ch_13_ "i_ch[13]") (joined
          (portref S (instanceref array_gen_13__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_13__mux_instance_even_mux_inst))
          (portref (member i_ch 2))
          )
         )
         (net (rename i_ch_14_ "i_ch[14]") (joined
          (portref S (instanceref array_gen_14__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_14__mux_instance_even_mux_inst))
          (portref (member i_ch 1))
          )
         )
         (net (rename i_ch_15_ "i_ch[15]") (joined
          (portref S (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref (member i_ch 0))
          )
         )
         (net i_p (joined
          (portref I1 (instanceref array_gen_0__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_0__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_0__mux_instance_even_mux_inst))
          (portref I0 (instanceref array_gen_0__mux_instance_even_mux_inst))
          (portref i_p)
          )
         )
         (net (rename s_intc_2_ "s_intc[2]") (joined
          (portref I1 (instanceref array_gen_1__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_1__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_0__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_3_ "s_intc[3]") (joined
          (portref I0 (instanceref array_gen_1__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_1__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_0__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_4_ "s_intc[4]") (joined
          (portref I1 (instanceref array_gen_2__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_2__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_1__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_5_ "s_intc[5]") (joined
          (portref I0 (instanceref array_gen_2__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_2__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_1__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_6_ "s_intc[6]") (joined
          (portref I1 (instanceref array_gen_3__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_3__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_2__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_7_ "s_intc[7]") (joined
          (portref I0 (instanceref array_gen_3__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_3__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_2__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_8_ "s_intc[8]") (joined
          (portref I1 (instanceref array_gen_4__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_4__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_3__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_9_ "s_intc[9]") (joined
          (portref I0 (instanceref array_gen_4__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_4__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_3__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_10_ "s_intc[10]") (joined
          (portref I1 (instanceref array_gen_5__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_5__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_4__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_11_ "s_intc[11]") (joined
          (portref I0 (instanceref array_gen_5__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_5__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_4__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_12_ "s_intc[12]") (joined
          (portref I1 (instanceref array_gen_6__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_6__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_5__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_13_ "s_intc[13]") (joined
          (portref I0 (instanceref array_gen_6__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_6__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_5__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_14_ "s_intc[14]") (joined
          (portref I1 (instanceref array_gen_7__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_7__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_6__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_15_ "s_intc[15]") (joined
          (portref I0 (instanceref array_gen_7__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_7__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_6__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_16_ "s_intc[16]") (joined
          (portref I1 (instanceref array_gen_8__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_8__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_7__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_17_ "s_intc[17]") (joined
          (portref I0 (instanceref array_gen_8__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_8__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_7__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_18_ "s_intc[18]") (joined
          (portref I1 (instanceref array_gen_9__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_9__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_8__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_19_ "s_intc[19]") (joined
          (portref I0 (instanceref array_gen_9__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_9__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_8__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_20_ "s_intc[20]") (joined
          (portref I1 (instanceref array_gen_10__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_10__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_9__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_21_ "s_intc[21]") (joined
          (portref I0 (instanceref array_gen_10__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_10__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_9__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_22_ "s_intc[22]") (joined
          (portref I1 (instanceref array_gen_11__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_11__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_10__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_23_ "s_intc[23]") (joined
          (portref I0 (instanceref array_gen_11__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_11__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_10__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_24_ "s_intc[24]") (joined
          (portref I1 (instanceref array_gen_12__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_12__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_11__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_25_ "s_intc[25]") (joined
          (portref I0 (instanceref array_gen_12__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_12__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_11__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_26_ "s_intc[26]") (joined
          (portref I1 (instanceref array_gen_13__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_13__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_12__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_27_ "s_intc[27]") (joined
          (portref I0 (instanceref array_gen_13__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_13__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_12__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_28_ "s_intc[28]") (joined
          (portref I1 (instanceref array_gen_14__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_14__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_13__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_29_ "s_intc[29]") (joined
          (portref I0 (instanceref array_gen_14__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_14__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_13__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_30_ "s_intc[30]") (joined
          (portref I1 (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_14__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_31_ "s_intc[31]") (joined
          (portref I0 (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_14__mux_instance_odd_mux_inst))
          )
         )
         (net o_out1 (joined
          (portref O (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref o_out1)
          )
         )
         (net o_out2 (joined
          (portref O (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref o_out2)
          )
         )
       )
     )
   )
   (cell (rename arbiter_puf_HDI_15 "arbiter_puf_NO8_apuf_array_7__apuf_instance") (celltype GENERIC)
     (view view_1 (viewtype NETLIST)
       (interface 
        (port i_pulse_arb (direction INPUT))
        (port o_response_arb (direction OUTPUT))
        (port (array (rename i_challenge_arb "i_challenge_arb[15:0]") 16) (direction INPUT))
       )
       (contents
         (instance XST_VCC (viewref netlist (cellref VCC (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance XST_GND (viewref netlist (cellref GND (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance d_trig_inst (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance mux_array_inst (viewref view_1 (cellref mux_array_HDI_14 (libraryref toplevel_lib)))
           (property BUS_INFO (string "16:INPUT:i_ch<15:0>"))
           (property KEEP_HIERARCHY (string "TRUE"))
           (property NLW_UNIQUE_ID (integer 8))
           (property NLW_MACRO_TAG (integer 20))
           (property NLW_MACRO_ALIAS (string "mux_array_NO8_mux_array_inst"))
         )
         (net (rename i_challenge_arb_15_ "i_challenge_arb[15]") (joined
          (portref (member i_ch 0) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 0))
          )
         )
         (net (rename i_challenge_arb_14_ "i_challenge_arb[14]") (joined
          (portref (member i_ch 1) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 1))
          )
         )
         (net (rename i_challenge_arb_13_ "i_challenge_arb[13]") (joined
          (portref (member i_ch 2) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 2))
          )
         )
         (net (rename i_challenge_arb_12_ "i_challenge_arb[12]") (joined
          (portref (member i_ch 3) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 3))
          )
         )
         (net (rename i_challenge_arb_11_ "i_challenge_arb[11]") (joined
          (portref (member i_ch 4) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 4))
          )
         )
         (net (rename i_challenge_arb_10_ "i_challenge_arb[10]") (joined
          (portref (member i_ch 5) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 5))
          )
         )
         (net (rename i_challenge_arb_9_ "i_challenge_arb[9]") (joined
          (portref (member i_ch 6) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 6))
          )
         )
         (net (rename i_challenge_arb_8_ "i_challenge_arb[8]") (joined
          (portref (member i_ch 7) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 7))
          )
         )
         (net (rename i_challenge_arb_7_ "i_challenge_arb[7]") (joined
          (portref (member i_ch 8) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 8))
          )
         )
         (net (rename i_challenge_arb_6_ "i_challenge_arb[6]") (joined
          (portref (member i_ch 9) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 9))
          )
         )
         (net (rename i_challenge_arb_5_ "i_challenge_arb[5]") (joined
          (portref (member i_ch 10) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 10))
          )
         )
         (net (rename i_challenge_arb_4_ "i_challenge_arb[4]") (joined
          (portref (member i_ch 11) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 11))
          )
         )
         (net (rename i_challenge_arb_3_ "i_challenge_arb[3]") (joined
          (portref (member i_ch 12) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 12))
          )
         )
         (net (rename i_challenge_arb_2_ "i_challenge_arb[2]") (joined
          (portref (member i_ch 13) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 13))
          )
         )
         (net (rename i_challenge_arb_1_ "i_challenge_arb[1]") (joined
          (portref (member i_ch 14) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 14))
          )
         )
         (net (rename i_challenge_arb_0_ "i_challenge_arb[0]") (joined
          (portref (member i_ch 15) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 15))
          )
         )
         (net i_pulse_arb (joined
          (portref i_p (instanceref mux_array_inst))
          (portref i_pulse_arb)
          )
         )
         (net s_mux1 (joined
          (portref D (instanceref d_trig_inst))
          (portref o_out1 (instanceref mux_array_inst))
          )
         )
         (net s_mux2 (joined
          (portref C (instanceref d_trig_inst))
          (portref o_out2 (instanceref mux_array_inst))
          )
         )
         (net o_response_arb (joined
          (portref Q (instanceref d_trig_inst))
          (portref o_response_arb)
          )
         )
         (net N0 (joined
          (portref P (instanceref XST_VCC))
          (portref CE (instanceref d_trig_inst))
          )
         )
         (net N1 (joined
          (portref G (instanceref XST_GND))
          (portref R (instanceref d_trig_inst))
          )
         )
       )
     )
   )
   (cell (rename mux_array_HDI_16 "mux_array_NO9_mux_array_inst") (celltype GENERIC)
     (view view_1 (viewtype NETLIST)
       (interface 
        (port i_p (direction INPUT))
        (port o_out1 (direction OUTPUT))
        (port o_out2 (direction OUTPUT))
        (port (array (rename i_ch "i_ch[15:0]") 16) (direction INPUT))
       )
       (contents
         (instance (rename array_gen_15__mux_instance_odd_mux_inst "array_gen[15].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_15__mux_instance_even_mux_inst "array_gen[15].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_14__mux_instance_odd_mux_inst "array_gen[14].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_14__mux_instance_even_mux_inst "array_gen[14].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_13__mux_instance_odd_mux_inst "array_gen[13].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_13__mux_instance_even_mux_inst "array_gen[13].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_12__mux_instance_odd_mux_inst "array_gen[12].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_12__mux_instance_even_mux_inst "array_gen[12].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_11__mux_instance_odd_mux_inst "array_gen[11].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_11__mux_instance_even_mux_inst "array_gen[11].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_10__mux_instance_odd_mux_inst "array_gen[10].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_10__mux_instance_even_mux_inst "array_gen[10].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_9__mux_instance_odd_mux_inst "array_gen[9].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_9__mux_instance_even_mux_inst "array_gen[9].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_8__mux_instance_odd_mux_inst "array_gen[8].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_8__mux_instance_even_mux_inst "array_gen[8].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_7__mux_instance_odd_mux_inst "array_gen[7].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_7__mux_instance_even_mux_inst "array_gen[7].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_6__mux_instance_odd_mux_inst "array_gen[6].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_6__mux_instance_even_mux_inst "array_gen[6].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_5__mux_instance_odd_mux_inst "array_gen[5].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_5__mux_instance_even_mux_inst "array_gen[5].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_4__mux_instance_odd_mux_inst "array_gen[4].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_4__mux_instance_even_mux_inst "array_gen[4].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_3__mux_instance_odd_mux_inst "array_gen[3].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_3__mux_instance_even_mux_inst "array_gen[3].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_2__mux_instance_odd_mux_inst "array_gen[2].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_2__mux_instance_even_mux_inst "array_gen[2].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_1__mux_instance_odd_mux_inst "array_gen[1].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_1__mux_instance_even_mux_inst "array_gen[1].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_0__mux_instance_odd_mux_inst "array_gen[0].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_0__mux_instance_even_mux_inst "array_gen[0].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (net (rename i_ch_0_ "i_ch[0]") (joined
          (portref S (instanceref array_gen_0__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_0__mux_instance_even_mux_inst))
          (portref (member i_ch 15))
          )
         )
         (net (rename i_ch_1_ "i_ch[1]") (joined
          (portref S (instanceref array_gen_1__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_1__mux_instance_even_mux_inst))
          (portref (member i_ch 14))
          )
         )
         (net (rename i_ch_2_ "i_ch[2]") (joined
          (portref S (instanceref array_gen_2__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_2__mux_instance_even_mux_inst))
          (portref (member i_ch 13))
          )
         )
         (net (rename i_ch_3_ "i_ch[3]") (joined
          (portref S (instanceref array_gen_3__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_3__mux_instance_even_mux_inst))
          (portref (member i_ch 12))
          )
         )
         (net (rename i_ch_4_ "i_ch[4]") (joined
          (portref S (instanceref array_gen_4__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_4__mux_instance_even_mux_inst))
          (portref (member i_ch 11))
          )
         )
         (net (rename i_ch_5_ "i_ch[5]") (joined
          (portref S (instanceref array_gen_5__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_5__mux_instance_even_mux_inst))
          (portref (member i_ch 10))
          )
         )
         (net (rename i_ch_6_ "i_ch[6]") (joined
          (portref S (instanceref array_gen_6__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_6__mux_instance_even_mux_inst))
          (portref (member i_ch 9))
          )
         )
         (net (rename i_ch_7_ "i_ch[7]") (joined
          (portref S (instanceref array_gen_7__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_7__mux_instance_even_mux_inst))
          (portref (member i_ch 8))
          )
         )
         (net (rename i_ch_8_ "i_ch[8]") (joined
          (portref S (instanceref array_gen_8__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_8__mux_instance_even_mux_inst))
          (portref (member i_ch 7))
          )
         )
         (net (rename i_ch_9_ "i_ch[9]") (joined
          (portref S (instanceref array_gen_9__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_9__mux_instance_even_mux_inst))
          (portref (member i_ch 6))
          )
         )
         (net (rename i_ch_10_ "i_ch[10]") (joined
          (portref S (instanceref array_gen_10__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_10__mux_instance_even_mux_inst))
          (portref (member i_ch 5))
          )
         )
         (net (rename i_ch_11_ "i_ch[11]") (joined
          (portref S (instanceref array_gen_11__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_11__mux_instance_even_mux_inst))
          (portref (member i_ch 4))
          )
         )
         (net (rename i_ch_12_ "i_ch[12]") (joined
          (portref S (instanceref array_gen_12__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_12__mux_instance_even_mux_inst))
          (portref (member i_ch 3))
          )
         )
         (net (rename i_ch_13_ "i_ch[13]") (joined
          (portref S (instanceref array_gen_13__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_13__mux_instance_even_mux_inst))
          (portref (member i_ch 2))
          )
         )
         (net (rename i_ch_14_ "i_ch[14]") (joined
          (portref S (instanceref array_gen_14__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_14__mux_instance_even_mux_inst))
          (portref (member i_ch 1))
          )
         )
         (net (rename i_ch_15_ "i_ch[15]") (joined
          (portref S (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref (member i_ch 0))
          )
         )
         (net i_p (joined
          (portref I1 (instanceref array_gen_0__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_0__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_0__mux_instance_even_mux_inst))
          (portref I0 (instanceref array_gen_0__mux_instance_even_mux_inst))
          (portref i_p)
          )
         )
         (net (rename s_intc_2_ "s_intc[2]") (joined
          (portref I1 (instanceref array_gen_1__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_1__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_0__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_3_ "s_intc[3]") (joined
          (portref I0 (instanceref array_gen_1__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_1__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_0__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_4_ "s_intc[4]") (joined
          (portref I1 (instanceref array_gen_2__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_2__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_1__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_5_ "s_intc[5]") (joined
          (portref I0 (instanceref array_gen_2__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_2__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_1__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_6_ "s_intc[6]") (joined
          (portref I1 (instanceref array_gen_3__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_3__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_2__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_7_ "s_intc[7]") (joined
          (portref I0 (instanceref array_gen_3__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_3__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_2__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_8_ "s_intc[8]") (joined
          (portref I1 (instanceref array_gen_4__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_4__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_3__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_9_ "s_intc[9]") (joined
          (portref I0 (instanceref array_gen_4__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_4__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_3__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_10_ "s_intc[10]") (joined
          (portref I1 (instanceref array_gen_5__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_5__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_4__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_11_ "s_intc[11]") (joined
          (portref I0 (instanceref array_gen_5__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_5__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_4__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_12_ "s_intc[12]") (joined
          (portref I1 (instanceref array_gen_6__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_6__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_5__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_13_ "s_intc[13]") (joined
          (portref I0 (instanceref array_gen_6__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_6__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_5__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_14_ "s_intc[14]") (joined
          (portref I1 (instanceref array_gen_7__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_7__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_6__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_15_ "s_intc[15]") (joined
          (portref I0 (instanceref array_gen_7__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_7__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_6__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_16_ "s_intc[16]") (joined
          (portref I1 (instanceref array_gen_8__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_8__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_7__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_17_ "s_intc[17]") (joined
          (portref I0 (instanceref array_gen_8__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_8__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_7__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_18_ "s_intc[18]") (joined
          (portref I1 (instanceref array_gen_9__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_9__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_8__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_19_ "s_intc[19]") (joined
          (portref I0 (instanceref array_gen_9__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_9__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_8__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_20_ "s_intc[20]") (joined
          (portref I1 (instanceref array_gen_10__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_10__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_9__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_21_ "s_intc[21]") (joined
          (portref I0 (instanceref array_gen_10__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_10__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_9__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_22_ "s_intc[22]") (joined
          (portref I1 (instanceref array_gen_11__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_11__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_10__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_23_ "s_intc[23]") (joined
          (portref I0 (instanceref array_gen_11__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_11__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_10__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_24_ "s_intc[24]") (joined
          (portref I1 (instanceref array_gen_12__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_12__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_11__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_25_ "s_intc[25]") (joined
          (portref I0 (instanceref array_gen_12__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_12__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_11__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_26_ "s_intc[26]") (joined
          (portref I1 (instanceref array_gen_13__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_13__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_12__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_27_ "s_intc[27]") (joined
          (portref I0 (instanceref array_gen_13__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_13__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_12__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_28_ "s_intc[28]") (joined
          (portref I1 (instanceref array_gen_14__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_14__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_13__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_29_ "s_intc[29]") (joined
          (portref I0 (instanceref array_gen_14__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_14__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_13__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_30_ "s_intc[30]") (joined
          (portref I1 (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_14__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_31_ "s_intc[31]") (joined
          (portref I0 (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_14__mux_instance_odd_mux_inst))
          )
         )
         (net o_out1 (joined
          (portref O (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref o_out1)
          )
         )
         (net o_out2 (joined
          (portref O (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref o_out2)
          )
         )
       )
     )
   )
   (cell (rename arbiter_puf_HDI_17 "arbiter_puf_NO9_apuf_array_6__apuf_instance") (celltype GENERIC)
     (view view_1 (viewtype NETLIST)
       (interface 
        (port i_pulse_arb (direction INPUT))
        (port o_response_arb (direction OUTPUT))
        (port (array (rename i_challenge_arb "i_challenge_arb[15:0]") 16) (direction INPUT))
       )
       (contents
         (instance XST_VCC (viewref netlist (cellref VCC (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance XST_GND (viewref netlist (cellref GND (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance d_trig_inst (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance mux_array_inst (viewref view_1 (cellref mux_array_HDI_16 (libraryref toplevel_lib)))
           (property BUS_INFO (string "16:INPUT:i_ch<15:0>"))
           (property KEEP_HIERARCHY (string "TRUE"))
           (property NLW_UNIQUE_ID (integer 9))
           (property NLW_MACRO_TAG (integer 22))
           (property NLW_MACRO_ALIAS (string "mux_array_NO9_mux_array_inst"))
         )
         (net (rename i_challenge_arb_15_ "i_challenge_arb[15]") (joined
          (portref (member i_ch 0) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 0))
          )
         )
         (net (rename i_challenge_arb_14_ "i_challenge_arb[14]") (joined
          (portref (member i_ch 1) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 1))
          )
         )
         (net (rename i_challenge_arb_13_ "i_challenge_arb[13]") (joined
          (portref (member i_ch 2) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 2))
          )
         )
         (net (rename i_challenge_arb_12_ "i_challenge_arb[12]") (joined
          (portref (member i_ch 3) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 3))
          )
         )
         (net (rename i_challenge_arb_11_ "i_challenge_arb[11]") (joined
          (portref (member i_ch 4) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 4))
          )
         )
         (net (rename i_challenge_arb_10_ "i_challenge_arb[10]") (joined
          (portref (member i_ch 5) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 5))
          )
         )
         (net (rename i_challenge_arb_9_ "i_challenge_arb[9]") (joined
          (portref (member i_ch 6) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 6))
          )
         )
         (net (rename i_challenge_arb_8_ "i_challenge_arb[8]") (joined
          (portref (member i_ch 7) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 7))
          )
         )
         (net (rename i_challenge_arb_7_ "i_challenge_arb[7]") (joined
          (portref (member i_ch 8) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 8))
          )
         )
         (net (rename i_challenge_arb_6_ "i_challenge_arb[6]") (joined
          (portref (member i_ch 9) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 9))
          )
         )
         (net (rename i_challenge_arb_5_ "i_challenge_arb[5]") (joined
          (portref (member i_ch 10) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 10))
          )
         )
         (net (rename i_challenge_arb_4_ "i_challenge_arb[4]") (joined
          (portref (member i_ch 11) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 11))
          )
         )
         (net (rename i_challenge_arb_3_ "i_challenge_arb[3]") (joined
          (portref (member i_ch 12) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 12))
          )
         )
         (net (rename i_challenge_arb_2_ "i_challenge_arb[2]") (joined
          (portref (member i_ch 13) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 13))
          )
         )
         (net (rename i_challenge_arb_1_ "i_challenge_arb[1]") (joined
          (portref (member i_ch 14) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 14))
          )
         )
         (net (rename i_challenge_arb_0_ "i_challenge_arb[0]") (joined
          (portref (member i_ch 15) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 15))
          )
         )
         (net i_pulse_arb (joined
          (portref i_p (instanceref mux_array_inst))
          (portref i_pulse_arb)
          )
         )
         (net s_mux1 (joined
          (portref D (instanceref d_trig_inst))
          (portref o_out1 (instanceref mux_array_inst))
          )
         )
         (net s_mux2 (joined
          (portref C (instanceref d_trig_inst))
          (portref o_out2 (instanceref mux_array_inst))
          )
         )
         (net o_response_arb (joined
          (portref Q (instanceref d_trig_inst))
          (portref o_response_arb)
          )
         )
         (net N0 (joined
          (portref P (instanceref XST_VCC))
          (portref CE (instanceref d_trig_inst))
          )
         )
         (net N1 (joined
          (portref G (instanceref XST_GND))
          (portref R (instanceref d_trig_inst))
          )
         )
       )
     )
   )
   (cell (rename mux_array_HDI_18 "mux_array_NO10_mux_array_inst") (celltype GENERIC)
     (view view_1 (viewtype NETLIST)
       (interface 
        (port i_p (direction INPUT))
        (port o_out1 (direction OUTPUT))
        (port o_out2 (direction OUTPUT))
        (port (array (rename i_ch "i_ch[15:0]") 16) (direction INPUT))
       )
       (contents
         (instance (rename array_gen_15__mux_instance_odd_mux_inst "array_gen[15].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_15__mux_instance_even_mux_inst "array_gen[15].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_14__mux_instance_odd_mux_inst "array_gen[14].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_14__mux_instance_even_mux_inst "array_gen[14].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_13__mux_instance_odd_mux_inst "array_gen[13].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_13__mux_instance_even_mux_inst "array_gen[13].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_12__mux_instance_odd_mux_inst "array_gen[12].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_12__mux_instance_even_mux_inst "array_gen[12].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_11__mux_instance_odd_mux_inst "array_gen[11].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_11__mux_instance_even_mux_inst "array_gen[11].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_10__mux_instance_odd_mux_inst "array_gen[10].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_10__mux_instance_even_mux_inst "array_gen[10].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_9__mux_instance_odd_mux_inst "array_gen[9].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_9__mux_instance_even_mux_inst "array_gen[9].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_8__mux_instance_odd_mux_inst "array_gen[8].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_8__mux_instance_even_mux_inst "array_gen[8].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_7__mux_instance_odd_mux_inst "array_gen[7].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_7__mux_instance_even_mux_inst "array_gen[7].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_6__mux_instance_odd_mux_inst "array_gen[6].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_6__mux_instance_even_mux_inst "array_gen[6].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_5__mux_instance_odd_mux_inst "array_gen[5].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_5__mux_instance_even_mux_inst "array_gen[5].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_4__mux_instance_odd_mux_inst "array_gen[4].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_4__mux_instance_even_mux_inst "array_gen[4].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_3__mux_instance_odd_mux_inst "array_gen[3].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_3__mux_instance_even_mux_inst "array_gen[3].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_2__mux_instance_odd_mux_inst "array_gen[2].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_2__mux_instance_even_mux_inst "array_gen[2].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_1__mux_instance_odd_mux_inst "array_gen[1].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_1__mux_instance_even_mux_inst "array_gen[1].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_0__mux_instance_odd_mux_inst "array_gen[0].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_0__mux_instance_even_mux_inst "array_gen[0].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (net (rename i_ch_0_ "i_ch[0]") (joined
          (portref S (instanceref array_gen_0__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_0__mux_instance_even_mux_inst))
          (portref (member i_ch 15))
          )
         )
         (net (rename i_ch_1_ "i_ch[1]") (joined
          (portref S (instanceref array_gen_1__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_1__mux_instance_even_mux_inst))
          (portref (member i_ch 14))
          )
         )
         (net (rename i_ch_2_ "i_ch[2]") (joined
          (portref S (instanceref array_gen_2__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_2__mux_instance_even_mux_inst))
          (portref (member i_ch 13))
          )
         )
         (net (rename i_ch_3_ "i_ch[3]") (joined
          (portref S (instanceref array_gen_3__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_3__mux_instance_even_mux_inst))
          (portref (member i_ch 12))
          )
         )
         (net (rename i_ch_4_ "i_ch[4]") (joined
          (portref S (instanceref array_gen_4__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_4__mux_instance_even_mux_inst))
          (portref (member i_ch 11))
          )
         )
         (net (rename i_ch_5_ "i_ch[5]") (joined
          (portref S (instanceref array_gen_5__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_5__mux_instance_even_mux_inst))
          (portref (member i_ch 10))
          )
         )
         (net (rename i_ch_6_ "i_ch[6]") (joined
          (portref S (instanceref array_gen_6__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_6__mux_instance_even_mux_inst))
          (portref (member i_ch 9))
          )
         )
         (net (rename i_ch_7_ "i_ch[7]") (joined
          (portref S (instanceref array_gen_7__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_7__mux_instance_even_mux_inst))
          (portref (member i_ch 8))
          )
         )
         (net (rename i_ch_8_ "i_ch[8]") (joined
          (portref S (instanceref array_gen_8__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_8__mux_instance_even_mux_inst))
          (portref (member i_ch 7))
          )
         )
         (net (rename i_ch_9_ "i_ch[9]") (joined
          (portref S (instanceref array_gen_9__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_9__mux_instance_even_mux_inst))
          (portref (member i_ch 6))
          )
         )
         (net (rename i_ch_10_ "i_ch[10]") (joined
          (portref S (instanceref array_gen_10__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_10__mux_instance_even_mux_inst))
          (portref (member i_ch 5))
          )
         )
         (net (rename i_ch_11_ "i_ch[11]") (joined
          (portref S (instanceref array_gen_11__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_11__mux_instance_even_mux_inst))
          (portref (member i_ch 4))
          )
         )
         (net (rename i_ch_12_ "i_ch[12]") (joined
          (portref S (instanceref array_gen_12__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_12__mux_instance_even_mux_inst))
          (portref (member i_ch 3))
          )
         )
         (net (rename i_ch_13_ "i_ch[13]") (joined
          (portref S (instanceref array_gen_13__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_13__mux_instance_even_mux_inst))
          (portref (member i_ch 2))
          )
         )
         (net (rename i_ch_14_ "i_ch[14]") (joined
          (portref S (instanceref array_gen_14__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_14__mux_instance_even_mux_inst))
          (portref (member i_ch 1))
          )
         )
         (net (rename i_ch_15_ "i_ch[15]") (joined
          (portref S (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref (member i_ch 0))
          )
         )
         (net i_p (joined
          (portref I1 (instanceref array_gen_0__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_0__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_0__mux_instance_even_mux_inst))
          (portref I0 (instanceref array_gen_0__mux_instance_even_mux_inst))
          (portref i_p)
          )
         )
         (net (rename s_intc_2_ "s_intc[2]") (joined
          (portref I1 (instanceref array_gen_1__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_1__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_0__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_3_ "s_intc[3]") (joined
          (portref I0 (instanceref array_gen_1__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_1__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_0__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_4_ "s_intc[4]") (joined
          (portref I1 (instanceref array_gen_2__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_2__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_1__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_5_ "s_intc[5]") (joined
          (portref I0 (instanceref array_gen_2__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_2__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_1__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_6_ "s_intc[6]") (joined
          (portref I1 (instanceref array_gen_3__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_3__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_2__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_7_ "s_intc[7]") (joined
          (portref I0 (instanceref array_gen_3__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_3__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_2__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_8_ "s_intc[8]") (joined
          (portref I1 (instanceref array_gen_4__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_4__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_3__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_9_ "s_intc[9]") (joined
          (portref I0 (instanceref array_gen_4__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_4__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_3__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_10_ "s_intc[10]") (joined
          (portref I1 (instanceref array_gen_5__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_5__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_4__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_11_ "s_intc[11]") (joined
          (portref I0 (instanceref array_gen_5__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_5__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_4__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_12_ "s_intc[12]") (joined
          (portref I1 (instanceref array_gen_6__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_6__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_5__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_13_ "s_intc[13]") (joined
          (portref I0 (instanceref array_gen_6__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_6__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_5__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_14_ "s_intc[14]") (joined
          (portref I1 (instanceref array_gen_7__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_7__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_6__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_15_ "s_intc[15]") (joined
          (portref I0 (instanceref array_gen_7__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_7__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_6__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_16_ "s_intc[16]") (joined
          (portref I1 (instanceref array_gen_8__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_8__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_7__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_17_ "s_intc[17]") (joined
          (portref I0 (instanceref array_gen_8__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_8__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_7__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_18_ "s_intc[18]") (joined
          (portref I1 (instanceref array_gen_9__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_9__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_8__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_19_ "s_intc[19]") (joined
          (portref I0 (instanceref array_gen_9__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_9__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_8__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_20_ "s_intc[20]") (joined
          (portref I1 (instanceref array_gen_10__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_10__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_9__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_21_ "s_intc[21]") (joined
          (portref I0 (instanceref array_gen_10__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_10__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_9__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_22_ "s_intc[22]") (joined
          (portref I1 (instanceref array_gen_11__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_11__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_10__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_23_ "s_intc[23]") (joined
          (portref I0 (instanceref array_gen_11__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_11__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_10__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_24_ "s_intc[24]") (joined
          (portref I1 (instanceref array_gen_12__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_12__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_11__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_25_ "s_intc[25]") (joined
          (portref I0 (instanceref array_gen_12__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_12__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_11__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_26_ "s_intc[26]") (joined
          (portref I1 (instanceref array_gen_13__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_13__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_12__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_27_ "s_intc[27]") (joined
          (portref I0 (instanceref array_gen_13__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_13__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_12__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_28_ "s_intc[28]") (joined
          (portref I1 (instanceref array_gen_14__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_14__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_13__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_29_ "s_intc[29]") (joined
          (portref I0 (instanceref array_gen_14__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_14__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_13__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_30_ "s_intc[30]") (joined
          (portref I1 (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_14__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_31_ "s_intc[31]") (joined
          (portref I0 (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_14__mux_instance_odd_mux_inst))
          )
         )
         (net o_out1 (joined
          (portref O (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref o_out1)
          )
         )
         (net o_out2 (joined
          (portref O (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref o_out2)
          )
         )
       )
     )
   )
   (cell (rename arbiter_puf_HDI_19 "arbiter_puf_NO10_apuf_array_5__apuf_instance") (celltype GENERIC)
     (view view_1 (viewtype NETLIST)
       (interface 
        (port i_pulse_arb (direction INPUT))
        (port o_response_arb (direction OUTPUT))
        (port (array (rename i_challenge_arb "i_challenge_arb[15:0]") 16) (direction INPUT))
       )
       (contents
         (instance XST_VCC (viewref netlist (cellref VCC (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance XST_GND (viewref netlist (cellref GND (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance d_trig_inst (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance mux_array_inst (viewref view_1 (cellref mux_array_HDI_18 (libraryref toplevel_lib)))
           (property BUS_INFO (string "16:INPUT:i_ch<15:0>"))
           (property KEEP_HIERARCHY (string "TRUE"))
           (property NLW_UNIQUE_ID (integer 10))
           (property NLW_MACRO_TAG (integer 24))
           (property NLW_MACRO_ALIAS (string "mux_array_NO10_mux_array_inst"))
         )
         (net (rename i_challenge_arb_15_ "i_challenge_arb[15]") (joined
          (portref (member i_ch 0) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 0))
          )
         )
         (net (rename i_challenge_arb_14_ "i_challenge_arb[14]") (joined
          (portref (member i_ch 1) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 1))
          )
         )
         (net (rename i_challenge_arb_13_ "i_challenge_arb[13]") (joined
          (portref (member i_ch 2) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 2))
          )
         )
         (net (rename i_challenge_arb_12_ "i_challenge_arb[12]") (joined
          (portref (member i_ch 3) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 3))
          )
         )
         (net (rename i_challenge_arb_11_ "i_challenge_arb[11]") (joined
          (portref (member i_ch 4) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 4))
          )
         )
         (net (rename i_challenge_arb_10_ "i_challenge_arb[10]") (joined
          (portref (member i_ch 5) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 5))
          )
         )
         (net (rename i_challenge_arb_9_ "i_challenge_arb[9]") (joined
          (portref (member i_ch 6) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 6))
          )
         )
         (net (rename i_challenge_arb_8_ "i_challenge_arb[8]") (joined
          (portref (member i_ch 7) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 7))
          )
         )
         (net (rename i_challenge_arb_7_ "i_challenge_arb[7]") (joined
          (portref (member i_ch 8) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 8))
          )
         )
         (net (rename i_challenge_arb_6_ "i_challenge_arb[6]") (joined
          (portref (member i_ch 9) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 9))
          )
         )
         (net (rename i_challenge_arb_5_ "i_challenge_arb[5]") (joined
          (portref (member i_ch 10) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 10))
          )
         )
         (net (rename i_challenge_arb_4_ "i_challenge_arb[4]") (joined
          (portref (member i_ch 11) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 11))
          )
         )
         (net (rename i_challenge_arb_3_ "i_challenge_arb[3]") (joined
          (portref (member i_ch 12) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 12))
          )
         )
         (net (rename i_challenge_arb_2_ "i_challenge_arb[2]") (joined
          (portref (member i_ch 13) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 13))
          )
         )
         (net (rename i_challenge_arb_1_ "i_challenge_arb[1]") (joined
          (portref (member i_ch 14) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 14))
          )
         )
         (net (rename i_challenge_arb_0_ "i_challenge_arb[0]") (joined
          (portref (member i_ch 15) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 15))
          )
         )
         (net i_pulse_arb (joined
          (portref i_p (instanceref mux_array_inst))
          (portref i_pulse_arb)
          )
         )
         (net s_mux1 (joined
          (portref D (instanceref d_trig_inst))
          (portref o_out1 (instanceref mux_array_inst))
          )
         )
         (net s_mux2 (joined
          (portref C (instanceref d_trig_inst))
          (portref o_out2 (instanceref mux_array_inst))
          )
         )
         (net o_response_arb (joined
          (portref Q (instanceref d_trig_inst))
          (portref o_response_arb)
          )
         )
         (net N0 (joined
          (portref P (instanceref XST_VCC))
          (portref CE (instanceref d_trig_inst))
          )
         )
         (net N1 (joined
          (portref G (instanceref XST_GND))
          (portref R (instanceref d_trig_inst))
          )
         )
       )
     )
   )
   (cell (rename mux_array_HDI_20 "mux_array_NO11_mux_array_inst") (celltype GENERIC)
     (view view_1 (viewtype NETLIST)
       (interface 
        (port i_p (direction INPUT))
        (port o_out1 (direction OUTPUT))
        (port o_out2 (direction OUTPUT))
        (port (array (rename i_ch "i_ch[15:0]") 16) (direction INPUT))
       )
       (contents
         (instance (rename array_gen_15__mux_instance_odd_mux_inst "array_gen[15].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_15__mux_instance_even_mux_inst "array_gen[15].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_14__mux_instance_odd_mux_inst "array_gen[14].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_14__mux_instance_even_mux_inst "array_gen[14].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_13__mux_instance_odd_mux_inst "array_gen[13].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_13__mux_instance_even_mux_inst "array_gen[13].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_12__mux_instance_odd_mux_inst "array_gen[12].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_12__mux_instance_even_mux_inst "array_gen[12].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_11__mux_instance_odd_mux_inst "array_gen[11].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_11__mux_instance_even_mux_inst "array_gen[11].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_10__mux_instance_odd_mux_inst "array_gen[10].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_10__mux_instance_even_mux_inst "array_gen[10].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_9__mux_instance_odd_mux_inst "array_gen[9].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_9__mux_instance_even_mux_inst "array_gen[9].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_8__mux_instance_odd_mux_inst "array_gen[8].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_8__mux_instance_even_mux_inst "array_gen[8].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_7__mux_instance_odd_mux_inst "array_gen[7].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_7__mux_instance_even_mux_inst "array_gen[7].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_6__mux_instance_odd_mux_inst "array_gen[6].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_6__mux_instance_even_mux_inst "array_gen[6].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_5__mux_instance_odd_mux_inst "array_gen[5].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_5__mux_instance_even_mux_inst "array_gen[5].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_4__mux_instance_odd_mux_inst "array_gen[4].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_4__mux_instance_even_mux_inst "array_gen[4].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_3__mux_instance_odd_mux_inst "array_gen[3].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_3__mux_instance_even_mux_inst "array_gen[3].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_2__mux_instance_odd_mux_inst "array_gen[2].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_2__mux_instance_even_mux_inst "array_gen[2].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_1__mux_instance_odd_mux_inst "array_gen[1].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_1__mux_instance_even_mux_inst "array_gen[1].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_0__mux_instance_odd_mux_inst "array_gen[0].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_0__mux_instance_even_mux_inst "array_gen[0].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (net (rename i_ch_0_ "i_ch[0]") (joined
          (portref S (instanceref array_gen_0__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_0__mux_instance_even_mux_inst))
          (portref (member i_ch 15))
          )
         )
         (net (rename i_ch_1_ "i_ch[1]") (joined
          (portref S (instanceref array_gen_1__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_1__mux_instance_even_mux_inst))
          (portref (member i_ch 14))
          )
         )
         (net (rename i_ch_2_ "i_ch[2]") (joined
          (portref S (instanceref array_gen_2__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_2__mux_instance_even_mux_inst))
          (portref (member i_ch 13))
          )
         )
         (net (rename i_ch_3_ "i_ch[3]") (joined
          (portref S (instanceref array_gen_3__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_3__mux_instance_even_mux_inst))
          (portref (member i_ch 12))
          )
         )
         (net (rename i_ch_4_ "i_ch[4]") (joined
          (portref S (instanceref array_gen_4__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_4__mux_instance_even_mux_inst))
          (portref (member i_ch 11))
          )
         )
         (net (rename i_ch_5_ "i_ch[5]") (joined
          (portref S (instanceref array_gen_5__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_5__mux_instance_even_mux_inst))
          (portref (member i_ch 10))
          )
         )
         (net (rename i_ch_6_ "i_ch[6]") (joined
          (portref S (instanceref array_gen_6__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_6__mux_instance_even_mux_inst))
          (portref (member i_ch 9))
          )
         )
         (net (rename i_ch_7_ "i_ch[7]") (joined
          (portref S (instanceref array_gen_7__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_7__mux_instance_even_mux_inst))
          (portref (member i_ch 8))
          )
         )
         (net (rename i_ch_8_ "i_ch[8]") (joined
          (portref S (instanceref array_gen_8__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_8__mux_instance_even_mux_inst))
          (portref (member i_ch 7))
          )
         )
         (net (rename i_ch_9_ "i_ch[9]") (joined
          (portref S (instanceref array_gen_9__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_9__mux_instance_even_mux_inst))
          (portref (member i_ch 6))
          )
         )
         (net (rename i_ch_10_ "i_ch[10]") (joined
          (portref S (instanceref array_gen_10__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_10__mux_instance_even_mux_inst))
          (portref (member i_ch 5))
          )
         )
         (net (rename i_ch_11_ "i_ch[11]") (joined
          (portref S (instanceref array_gen_11__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_11__mux_instance_even_mux_inst))
          (portref (member i_ch 4))
          )
         )
         (net (rename i_ch_12_ "i_ch[12]") (joined
          (portref S (instanceref array_gen_12__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_12__mux_instance_even_mux_inst))
          (portref (member i_ch 3))
          )
         )
         (net (rename i_ch_13_ "i_ch[13]") (joined
          (portref S (instanceref array_gen_13__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_13__mux_instance_even_mux_inst))
          (portref (member i_ch 2))
          )
         )
         (net (rename i_ch_14_ "i_ch[14]") (joined
          (portref S (instanceref array_gen_14__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_14__mux_instance_even_mux_inst))
          (portref (member i_ch 1))
          )
         )
         (net (rename i_ch_15_ "i_ch[15]") (joined
          (portref S (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref (member i_ch 0))
          )
         )
         (net i_p (joined
          (portref I1 (instanceref array_gen_0__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_0__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_0__mux_instance_even_mux_inst))
          (portref I0 (instanceref array_gen_0__mux_instance_even_mux_inst))
          (portref i_p)
          )
         )
         (net (rename s_intc_2_ "s_intc[2]") (joined
          (portref I1 (instanceref array_gen_1__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_1__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_0__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_3_ "s_intc[3]") (joined
          (portref I0 (instanceref array_gen_1__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_1__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_0__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_4_ "s_intc[4]") (joined
          (portref I1 (instanceref array_gen_2__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_2__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_1__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_5_ "s_intc[5]") (joined
          (portref I0 (instanceref array_gen_2__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_2__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_1__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_6_ "s_intc[6]") (joined
          (portref I1 (instanceref array_gen_3__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_3__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_2__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_7_ "s_intc[7]") (joined
          (portref I0 (instanceref array_gen_3__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_3__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_2__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_8_ "s_intc[8]") (joined
          (portref I1 (instanceref array_gen_4__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_4__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_3__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_9_ "s_intc[9]") (joined
          (portref I0 (instanceref array_gen_4__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_4__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_3__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_10_ "s_intc[10]") (joined
          (portref I1 (instanceref array_gen_5__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_5__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_4__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_11_ "s_intc[11]") (joined
          (portref I0 (instanceref array_gen_5__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_5__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_4__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_12_ "s_intc[12]") (joined
          (portref I1 (instanceref array_gen_6__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_6__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_5__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_13_ "s_intc[13]") (joined
          (portref I0 (instanceref array_gen_6__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_6__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_5__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_14_ "s_intc[14]") (joined
          (portref I1 (instanceref array_gen_7__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_7__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_6__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_15_ "s_intc[15]") (joined
          (portref I0 (instanceref array_gen_7__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_7__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_6__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_16_ "s_intc[16]") (joined
          (portref I1 (instanceref array_gen_8__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_8__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_7__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_17_ "s_intc[17]") (joined
          (portref I0 (instanceref array_gen_8__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_8__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_7__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_18_ "s_intc[18]") (joined
          (portref I1 (instanceref array_gen_9__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_9__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_8__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_19_ "s_intc[19]") (joined
          (portref I0 (instanceref array_gen_9__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_9__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_8__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_20_ "s_intc[20]") (joined
          (portref I1 (instanceref array_gen_10__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_10__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_9__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_21_ "s_intc[21]") (joined
          (portref I0 (instanceref array_gen_10__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_10__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_9__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_22_ "s_intc[22]") (joined
          (portref I1 (instanceref array_gen_11__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_11__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_10__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_23_ "s_intc[23]") (joined
          (portref I0 (instanceref array_gen_11__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_11__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_10__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_24_ "s_intc[24]") (joined
          (portref I1 (instanceref array_gen_12__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_12__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_11__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_25_ "s_intc[25]") (joined
          (portref I0 (instanceref array_gen_12__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_12__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_11__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_26_ "s_intc[26]") (joined
          (portref I1 (instanceref array_gen_13__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_13__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_12__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_27_ "s_intc[27]") (joined
          (portref I0 (instanceref array_gen_13__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_13__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_12__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_28_ "s_intc[28]") (joined
          (portref I1 (instanceref array_gen_14__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_14__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_13__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_29_ "s_intc[29]") (joined
          (portref I0 (instanceref array_gen_14__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_14__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_13__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_30_ "s_intc[30]") (joined
          (portref I1 (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_14__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_31_ "s_intc[31]") (joined
          (portref I0 (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_14__mux_instance_odd_mux_inst))
          )
         )
         (net o_out1 (joined
          (portref O (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref o_out1)
          )
         )
         (net o_out2 (joined
          (portref O (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref o_out2)
          )
         )
       )
     )
   )
   (cell (rename arbiter_puf_HDI_21 "arbiter_puf_NO11_apuf_array_4__apuf_instance") (celltype GENERIC)
     (view view_1 (viewtype NETLIST)
       (interface 
        (port i_pulse_arb (direction INPUT))
        (port o_response_arb (direction OUTPUT))
        (port (array (rename i_challenge_arb "i_challenge_arb[15:0]") 16) (direction INPUT))
       )
       (contents
         (instance XST_VCC (viewref netlist (cellref VCC (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance XST_GND (viewref netlist (cellref GND (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance d_trig_inst (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance mux_array_inst (viewref view_1 (cellref mux_array_HDI_20 (libraryref toplevel_lib)))
           (property BUS_INFO (string "16:INPUT:i_ch<15:0>"))
           (property KEEP_HIERARCHY (string "TRUE"))
           (property NLW_UNIQUE_ID (integer 11))
           (property NLW_MACRO_TAG (integer 26))
           (property NLW_MACRO_ALIAS (string "mux_array_NO11_mux_array_inst"))
         )
         (net (rename i_challenge_arb_15_ "i_challenge_arb[15]") (joined
          (portref (member i_ch 0) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 0))
          )
         )
         (net (rename i_challenge_arb_14_ "i_challenge_arb[14]") (joined
          (portref (member i_ch 1) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 1))
          )
         )
         (net (rename i_challenge_arb_13_ "i_challenge_arb[13]") (joined
          (portref (member i_ch 2) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 2))
          )
         )
         (net (rename i_challenge_arb_12_ "i_challenge_arb[12]") (joined
          (portref (member i_ch 3) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 3))
          )
         )
         (net (rename i_challenge_arb_11_ "i_challenge_arb[11]") (joined
          (portref (member i_ch 4) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 4))
          )
         )
         (net (rename i_challenge_arb_10_ "i_challenge_arb[10]") (joined
          (portref (member i_ch 5) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 5))
          )
         )
         (net (rename i_challenge_arb_9_ "i_challenge_arb[9]") (joined
          (portref (member i_ch 6) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 6))
          )
         )
         (net (rename i_challenge_arb_8_ "i_challenge_arb[8]") (joined
          (portref (member i_ch 7) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 7))
          )
         )
         (net (rename i_challenge_arb_7_ "i_challenge_arb[7]") (joined
          (portref (member i_ch 8) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 8))
          )
         )
         (net (rename i_challenge_arb_6_ "i_challenge_arb[6]") (joined
          (portref (member i_ch 9) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 9))
          )
         )
         (net (rename i_challenge_arb_5_ "i_challenge_arb[5]") (joined
          (portref (member i_ch 10) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 10))
          )
         )
         (net (rename i_challenge_arb_4_ "i_challenge_arb[4]") (joined
          (portref (member i_ch 11) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 11))
          )
         )
         (net (rename i_challenge_arb_3_ "i_challenge_arb[3]") (joined
          (portref (member i_ch 12) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 12))
          )
         )
         (net (rename i_challenge_arb_2_ "i_challenge_arb[2]") (joined
          (portref (member i_ch 13) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 13))
          )
         )
         (net (rename i_challenge_arb_1_ "i_challenge_arb[1]") (joined
          (portref (member i_ch 14) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 14))
          )
         )
         (net (rename i_challenge_arb_0_ "i_challenge_arb[0]") (joined
          (portref (member i_ch 15) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 15))
          )
         )
         (net i_pulse_arb (joined
          (portref i_p (instanceref mux_array_inst))
          (portref i_pulse_arb)
          )
         )
         (net s_mux1 (joined
          (portref D (instanceref d_trig_inst))
          (portref o_out1 (instanceref mux_array_inst))
          )
         )
         (net s_mux2 (joined
          (portref C (instanceref d_trig_inst))
          (portref o_out2 (instanceref mux_array_inst))
          )
         )
         (net o_response_arb (joined
          (portref Q (instanceref d_trig_inst))
          (portref o_response_arb)
          )
         )
         (net N0 (joined
          (portref P (instanceref XST_VCC))
          (portref CE (instanceref d_trig_inst))
          )
         )
         (net N1 (joined
          (portref G (instanceref XST_GND))
          (portref R (instanceref d_trig_inst))
          )
         )
       )
     )
   )
   (cell (rename mux_array_HDI_22 "mux_array_NO12_mux_array_inst") (celltype GENERIC)
     (view view_1 (viewtype NETLIST)
       (interface 
        (port i_p (direction INPUT))
        (port o_out1 (direction OUTPUT))
        (port o_out2 (direction OUTPUT))
        (port (array (rename i_ch "i_ch[15:0]") 16) (direction INPUT))
       )
       (contents
         (instance (rename array_gen_15__mux_instance_odd_mux_inst "array_gen[15].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_15__mux_instance_even_mux_inst "array_gen[15].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_14__mux_instance_odd_mux_inst "array_gen[14].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_14__mux_instance_even_mux_inst "array_gen[14].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_13__mux_instance_odd_mux_inst "array_gen[13].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_13__mux_instance_even_mux_inst "array_gen[13].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_12__mux_instance_odd_mux_inst "array_gen[12].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_12__mux_instance_even_mux_inst "array_gen[12].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_11__mux_instance_odd_mux_inst "array_gen[11].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_11__mux_instance_even_mux_inst "array_gen[11].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_10__mux_instance_odd_mux_inst "array_gen[10].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_10__mux_instance_even_mux_inst "array_gen[10].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_9__mux_instance_odd_mux_inst "array_gen[9].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_9__mux_instance_even_mux_inst "array_gen[9].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_8__mux_instance_odd_mux_inst "array_gen[8].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_8__mux_instance_even_mux_inst "array_gen[8].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_7__mux_instance_odd_mux_inst "array_gen[7].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_7__mux_instance_even_mux_inst "array_gen[7].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_6__mux_instance_odd_mux_inst "array_gen[6].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_6__mux_instance_even_mux_inst "array_gen[6].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_5__mux_instance_odd_mux_inst "array_gen[5].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_5__mux_instance_even_mux_inst "array_gen[5].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_4__mux_instance_odd_mux_inst "array_gen[4].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_4__mux_instance_even_mux_inst "array_gen[4].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_3__mux_instance_odd_mux_inst "array_gen[3].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_3__mux_instance_even_mux_inst "array_gen[3].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_2__mux_instance_odd_mux_inst "array_gen[2].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_2__mux_instance_even_mux_inst "array_gen[2].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_1__mux_instance_odd_mux_inst "array_gen[1].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_1__mux_instance_even_mux_inst "array_gen[1].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_0__mux_instance_odd_mux_inst "array_gen[0].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_0__mux_instance_even_mux_inst "array_gen[0].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (net (rename i_ch_0_ "i_ch[0]") (joined
          (portref S (instanceref array_gen_0__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_0__mux_instance_even_mux_inst))
          (portref (member i_ch 15))
          )
         )
         (net (rename i_ch_1_ "i_ch[1]") (joined
          (portref S (instanceref array_gen_1__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_1__mux_instance_even_mux_inst))
          (portref (member i_ch 14))
          )
         )
         (net (rename i_ch_2_ "i_ch[2]") (joined
          (portref S (instanceref array_gen_2__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_2__mux_instance_even_mux_inst))
          (portref (member i_ch 13))
          )
         )
         (net (rename i_ch_3_ "i_ch[3]") (joined
          (portref S (instanceref array_gen_3__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_3__mux_instance_even_mux_inst))
          (portref (member i_ch 12))
          )
         )
         (net (rename i_ch_4_ "i_ch[4]") (joined
          (portref S (instanceref array_gen_4__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_4__mux_instance_even_mux_inst))
          (portref (member i_ch 11))
          )
         )
         (net (rename i_ch_5_ "i_ch[5]") (joined
          (portref S (instanceref array_gen_5__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_5__mux_instance_even_mux_inst))
          (portref (member i_ch 10))
          )
         )
         (net (rename i_ch_6_ "i_ch[6]") (joined
          (portref S (instanceref array_gen_6__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_6__mux_instance_even_mux_inst))
          (portref (member i_ch 9))
          )
         )
         (net (rename i_ch_7_ "i_ch[7]") (joined
          (portref S (instanceref array_gen_7__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_7__mux_instance_even_mux_inst))
          (portref (member i_ch 8))
          )
         )
         (net (rename i_ch_8_ "i_ch[8]") (joined
          (portref S (instanceref array_gen_8__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_8__mux_instance_even_mux_inst))
          (portref (member i_ch 7))
          )
         )
         (net (rename i_ch_9_ "i_ch[9]") (joined
          (portref S (instanceref array_gen_9__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_9__mux_instance_even_mux_inst))
          (portref (member i_ch 6))
          )
         )
         (net (rename i_ch_10_ "i_ch[10]") (joined
          (portref S (instanceref array_gen_10__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_10__mux_instance_even_mux_inst))
          (portref (member i_ch 5))
          )
         )
         (net (rename i_ch_11_ "i_ch[11]") (joined
          (portref S (instanceref array_gen_11__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_11__mux_instance_even_mux_inst))
          (portref (member i_ch 4))
          )
         )
         (net (rename i_ch_12_ "i_ch[12]") (joined
          (portref S (instanceref array_gen_12__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_12__mux_instance_even_mux_inst))
          (portref (member i_ch 3))
          )
         )
         (net (rename i_ch_13_ "i_ch[13]") (joined
          (portref S (instanceref array_gen_13__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_13__mux_instance_even_mux_inst))
          (portref (member i_ch 2))
          )
         )
         (net (rename i_ch_14_ "i_ch[14]") (joined
          (portref S (instanceref array_gen_14__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_14__mux_instance_even_mux_inst))
          (portref (member i_ch 1))
          )
         )
         (net (rename i_ch_15_ "i_ch[15]") (joined
          (portref S (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref (member i_ch 0))
          )
         )
         (net i_p (joined
          (portref I1 (instanceref array_gen_0__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_0__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_0__mux_instance_even_mux_inst))
          (portref I0 (instanceref array_gen_0__mux_instance_even_mux_inst))
          (portref i_p)
          )
         )
         (net (rename s_intc_2_ "s_intc[2]") (joined
          (portref I1 (instanceref array_gen_1__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_1__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_0__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_3_ "s_intc[3]") (joined
          (portref I0 (instanceref array_gen_1__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_1__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_0__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_4_ "s_intc[4]") (joined
          (portref I1 (instanceref array_gen_2__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_2__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_1__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_5_ "s_intc[5]") (joined
          (portref I0 (instanceref array_gen_2__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_2__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_1__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_6_ "s_intc[6]") (joined
          (portref I1 (instanceref array_gen_3__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_3__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_2__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_7_ "s_intc[7]") (joined
          (portref I0 (instanceref array_gen_3__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_3__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_2__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_8_ "s_intc[8]") (joined
          (portref I1 (instanceref array_gen_4__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_4__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_3__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_9_ "s_intc[9]") (joined
          (portref I0 (instanceref array_gen_4__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_4__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_3__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_10_ "s_intc[10]") (joined
          (portref I1 (instanceref array_gen_5__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_5__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_4__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_11_ "s_intc[11]") (joined
          (portref I0 (instanceref array_gen_5__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_5__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_4__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_12_ "s_intc[12]") (joined
          (portref I1 (instanceref array_gen_6__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_6__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_5__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_13_ "s_intc[13]") (joined
          (portref I0 (instanceref array_gen_6__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_6__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_5__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_14_ "s_intc[14]") (joined
          (portref I1 (instanceref array_gen_7__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_7__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_6__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_15_ "s_intc[15]") (joined
          (portref I0 (instanceref array_gen_7__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_7__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_6__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_16_ "s_intc[16]") (joined
          (portref I1 (instanceref array_gen_8__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_8__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_7__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_17_ "s_intc[17]") (joined
          (portref I0 (instanceref array_gen_8__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_8__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_7__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_18_ "s_intc[18]") (joined
          (portref I1 (instanceref array_gen_9__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_9__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_8__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_19_ "s_intc[19]") (joined
          (portref I0 (instanceref array_gen_9__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_9__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_8__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_20_ "s_intc[20]") (joined
          (portref I1 (instanceref array_gen_10__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_10__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_9__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_21_ "s_intc[21]") (joined
          (portref I0 (instanceref array_gen_10__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_10__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_9__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_22_ "s_intc[22]") (joined
          (portref I1 (instanceref array_gen_11__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_11__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_10__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_23_ "s_intc[23]") (joined
          (portref I0 (instanceref array_gen_11__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_11__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_10__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_24_ "s_intc[24]") (joined
          (portref I1 (instanceref array_gen_12__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_12__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_11__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_25_ "s_intc[25]") (joined
          (portref I0 (instanceref array_gen_12__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_12__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_11__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_26_ "s_intc[26]") (joined
          (portref I1 (instanceref array_gen_13__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_13__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_12__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_27_ "s_intc[27]") (joined
          (portref I0 (instanceref array_gen_13__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_13__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_12__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_28_ "s_intc[28]") (joined
          (portref I1 (instanceref array_gen_14__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_14__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_13__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_29_ "s_intc[29]") (joined
          (portref I0 (instanceref array_gen_14__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_14__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_13__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_30_ "s_intc[30]") (joined
          (portref I1 (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_14__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_31_ "s_intc[31]") (joined
          (portref I0 (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_14__mux_instance_odd_mux_inst))
          )
         )
         (net o_out1 (joined
          (portref O (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref o_out1)
          )
         )
         (net o_out2 (joined
          (portref O (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref o_out2)
          )
         )
       )
     )
   )
   (cell (rename arbiter_puf_HDI_23 "arbiter_puf_NO12_apuf_array_3__apuf_instance") (celltype GENERIC)
     (view view_1 (viewtype NETLIST)
       (interface 
        (port i_pulse_arb (direction INPUT))
        (port o_response_arb (direction OUTPUT))
        (port (array (rename i_challenge_arb "i_challenge_arb[15:0]") 16) (direction INPUT))
       )
       (contents
         (instance XST_VCC (viewref netlist (cellref VCC (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance XST_GND (viewref netlist (cellref GND (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance d_trig_inst (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance mux_array_inst (viewref view_1 (cellref mux_array_HDI_22 (libraryref toplevel_lib)))
           (property BUS_INFO (string "16:INPUT:i_ch<15:0>"))
           (property KEEP_HIERARCHY (string "TRUE"))
           (property NLW_UNIQUE_ID (integer 12))
           (property NLW_MACRO_TAG (integer 28))
           (property NLW_MACRO_ALIAS (string "mux_array_NO12_mux_array_inst"))
         )
         (net (rename i_challenge_arb_15_ "i_challenge_arb[15]") (joined
          (portref (member i_ch 0) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 0))
          )
         )
         (net (rename i_challenge_arb_14_ "i_challenge_arb[14]") (joined
          (portref (member i_ch 1) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 1))
          )
         )
         (net (rename i_challenge_arb_13_ "i_challenge_arb[13]") (joined
          (portref (member i_ch 2) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 2))
          )
         )
         (net (rename i_challenge_arb_12_ "i_challenge_arb[12]") (joined
          (portref (member i_ch 3) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 3))
          )
         )
         (net (rename i_challenge_arb_11_ "i_challenge_arb[11]") (joined
          (portref (member i_ch 4) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 4))
          )
         )
         (net (rename i_challenge_arb_10_ "i_challenge_arb[10]") (joined
          (portref (member i_ch 5) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 5))
          )
         )
         (net (rename i_challenge_arb_9_ "i_challenge_arb[9]") (joined
          (portref (member i_ch 6) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 6))
          )
         )
         (net (rename i_challenge_arb_8_ "i_challenge_arb[8]") (joined
          (portref (member i_ch 7) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 7))
          )
         )
         (net (rename i_challenge_arb_7_ "i_challenge_arb[7]") (joined
          (portref (member i_ch 8) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 8))
          )
         )
         (net (rename i_challenge_arb_6_ "i_challenge_arb[6]") (joined
          (portref (member i_ch 9) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 9))
          )
         )
         (net (rename i_challenge_arb_5_ "i_challenge_arb[5]") (joined
          (portref (member i_ch 10) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 10))
          )
         )
         (net (rename i_challenge_arb_4_ "i_challenge_arb[4]") (joined
          (portref (member i_ch 11) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 11))
          )
         )
         (net (rename i_challenge_arb_3_ "i_challenge_arb[3]") (joined
          (portref (member i_ch 12) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 12))
          )
         )
         (net (rename i_challenge_arb_2_ "i_challenge_arb[2]") (joined
          (portref (member i_ch 13) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 13))
          )
         )
         (net (rename i_challenge_arb_1_ "i_challenge_arb[1]") (joined
          (portref (member i_ch 14) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 14))
          )
         )
         (net (rename i_challenge_arb_0_ "i_challenge_arb[0]") (joined
          (portref (member i_ch 15) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 15))
          )
         )
         (net i_pulse_arb (joined
          (portref i_p (instanceref mux_array_inst))
          (portref i_pulse_arb)
          )
         )
         (net s_mux1 (joined
          (portref D (instanceref d_trig_inst))
          (portref o_out1 (instanceref mux_array_inst))
          )
         )
         (net s_mux2 (joined
          (portref C (instanceref d_trig_inst))
          (portref o_out2 (instanceref mux_array_inst))
          )
         )
         (net o_response_arb (joined
          (portref Q (instanceref d_trig_inst))
          (portref o_response_arb)
          )
         )
         (net N0 (joined
          (portref P (instanceref XST_VCC))
          (portref CE (instanceref d_trig_inst))
          )
         )
         (net N1 (joined
          (portref G (instanceref XST_GND))
          (portref R (instanceref d_trig_inst))
          )
         )
       )
     )
   )
   (cell (rename mux_array_HDI_24 "mux_array_NO13_mux_array_inst") (celltype GENERIC)
     (view view_1 (viewtype NETLIST)
       (interface 
        (port i_p (direction INPUT))
        (port o_out1 (direction OUTPUT))
        (port o_out2 (direction OUTPUT))
        (port (array (rename i_ch "i_ch[15:0]") 16) (direction INPUT))
       )
       (contents
         (instance (rename array_gen_15__mux_instance_odd_mux_inst "array_gen[15].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_15__mux_instance_even_mux_inst "array_gen[15].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_14__mux_instance_odd_mux_inst "array_gen[14].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_14__mux_instance_even_mux_inst "array_gen[14].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_13__mux_instance_odd_mux_inst "array_gen[13].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_13__mux_instance_even_mux_inst "array_gen[13].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_12__mux_instance_odd_mux_inst "array_gen[12].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_12__mux_instance_even_mux_inst "array_gen[12].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_11__mux_instance_odd_mux_inst "array_gen[11].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_11__mux_instance_even_mux_inst "array_gen[11].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_10__mux_instance_odd_mux_inst "array_gen[10].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_10__mux_instance_even_mux_inst "array_gen[10].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_9__mux_instance_odd_mux_inst "array_gen[9].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_9__mux_instance_even_mux_inst "array_gen[9].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_8__mux_instance_odd_mux_inst "array_gen[8].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_8__mux_instance_even_mux_inst "array_gen[8].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_7__mux_instance_odd_mux_inst "array_gen[7].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_7__mux_instance_even_mux_inst "array_gen[7].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_6__mux_instance_odd_mux_inst "array_gen[6].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_6__mux_instance_even_mux_inst "array_gen[6].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_5__mux_instance_odd_mux_inst "array_gen[5].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_5__mux_instance_even_mux_inst "array_gen[5].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_4__mux_instance_odd_mux_inst "array_gen[4].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_4__mux_instance_even_mux_inst "array_gen[4].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_3__mux_instance_odd_mux_inst "array_gen[3].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_3__mux_instance_even_mux_inst "array_gen[3].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_2__mux_instance_odd_mux_inst "array_gen[2].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_2__mux_instance_even_mux_inst "array_gen[2].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_1__mux_instance_odd_mux_inst "array_gen[1].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_1__mux_instance_even_mux_inst "array_gen[1].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_0__mux_instance_odd_mux_inst "array_gen[0].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_0__mux_instance_even_mux_inst "array_gen[0].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (net (rename i_ch_0_ "i_ch[0]") (joined
          (portref S (instanceref array_gen_0__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_0__mux_instance_even_mux_inst))
          (portref (member i_ch 15))
          )
         )
         (net (rename i_ch_1_ "i_ch[1]") (joined
          (portref S (instanceref array_gen_1__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_1__mux_instance_even_mux_inst))
          (portref (member i_ch 14))
          )
         )
         (net (rename i_ch_2_ "i_ch[2]") (joined
          (portref S (instanceref array_gen_2__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_2__mux_instance_even_mux_inst))
          (portref (member i_ch 13))
          )
         )
         (net (rename i_ch_3_ "i_ch[3]") (joined
          (portref S (instanceref array_gen_3__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_3__mux_instance_even_mux_inst))
          (portref (member i_ch 12))
          )
         )
         (net (rename i_ch_4_ "i_ch[4]") (joined
          (portref S (instanceref array_gen_4__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_4__mux_instance_even_mux_inst))
          (portref (member i_ch 11))
          )
         )
         (net (rename i_ch_5_ "i_ch[5]") (joined
          (portref S (instanceref array_gen_5__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_5__mux_instance_even_mux_inst))
          (portref (member i_ch 10))
          )
         )
         (net (rename i_ch_6_ "i_ch[6]") (joined
          (portref S (instanceref array_gen_6__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_6__mux_instance_even_mux_inst))
          (portref (member i_ch 9))
          )
         )
         (net (rename i_ch_7_ "i_ch[7]") (joined
          (portref S (instanceref array_gen_7__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_7__mux_instance_even_mux_inst))
          (portref (member i_ch 8))
          )
         )
         (net (rename i_ch_8_ "i_ch[8]") (joined
          (portref S (instanceref array_gen_8__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_8__mux_instance_even_mux_inst))
          (portref (member i_ch 7))
          )
         )
         (net (rename i_ch_9_ "i_ch[9]") (joined
          (portref S (instanceref array_gen_9__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_9__mux_instance_even_mux_inst))
          (portref (member i_ch 6))
          )
         )
         (net (rename i_ch_10_ "i_ch[10]") (joined
          (portref S (instanceref array_gen_10__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_10__mux_instance_even_mux_inst))
          (portref (member i_ch 5))
          )
         )
         (net (rename i_ch_11_ "i_ch[11]") (joined
          (portref S (instanceref array_gen_11__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_11__mux_instance_even_mux_inst))
          (portref (member i_ch 4))
          )
         )
         (net (rename i_ch_12_ "i_ch[12]") (joined
          (portref S (instanceref array_gen_12__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_12__mux_instance_even_mux_inst))
          (portref (member i_ch 3))
          )
         )
         (net (rename i_ch_13_ "i_ch[13]") (joined
          (portref S (instanceref array_gen_13__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_13__mux_instance_even_mux_inst))
          (portref (member i_ch 2))
          )
         )
         (net (rename i_ch_14_ "i_ch[14]") (joined
          (portref S (instanceref array_gen_14__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_14__mux_instance_even_mux_inst))
          (portref (member i_ch 1))
          )
         )
         (net (rename i_ch_15_ "i_ch[15]") (joined
          (portref S (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref (member i_ch 0))
          )
         )
         (net i_p (joined
          (portref I1 (instanceref array_gen_0__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_0__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_0__mux_instance_even_mux_inst))
          (portref I0 (instanceref array_gen_0__mux_instance_even_mux_inst))
          (portref i_p)
          )
         )
         (net (rename s_intc_2_ "s_intc[2]") (joined
          (portref I1 (instanceref array_gen_1__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_1__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_0__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_3_ "s_intc[3]") (joined
          (portref I0 (instanceref array_gen_1__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_1__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_0__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_4_ "s_intc[4]") (joined
          (portref I1 (instanceref array_gen_2__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_2__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_1__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_5_ "s_intc[5]") (joined
          (portref I0 (instanceref array_gen_2__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_2__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_1__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_6_ "s_intc[6]") (joined
          (portref I1 (instanceref array_gen_3__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_3__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_2__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_7_ "s_intc[7]") (joined
          (portref I0 (instanceref array_gen_3__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_3__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_2__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_8_ "s_intc[8]") (joined
          (portref I1 (instanceref array_gen_4__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_4__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_3__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_9_ "s_intc[9]") (joined
          (portref I0 (instanceref array_gen_4__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_4__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_3__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_10_ "s_intc[10]") (joined
          (portref I1 (instanceref array_gen_5__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_5__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_4__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_11_ "s_intc[11]") (joined
          (portref I0 (instanceref array_gen_5__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_5__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_4__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_12_ "s_intc[12]") (joined
          (portref I1 (instanceref array_gen_6__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_6__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_5__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_13_ "s_intc[13]") (joined
          (portref I0 (instanceref array_gen_6__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_6__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_5__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_14_ "s_intc[14]") (joined
          (portref I1 (instanceref array_gen_7__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_7__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_6__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_15_ "s_intc[15]") (joined
          (portref I0 (instanceref array_gen_7__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_7__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_6__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_16_ "s_intc[16]") (joined
          (portref I1 (instanceref array_gen_8__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_8__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_7__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_17_ "s_intc[17]") (joined
          (portref I0 (instanceref array_gen_8__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_8__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_7__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_18_ "s_intc[18]") (joined
          (portref I1 (instanceref array_gen_9__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_9__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_8__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_19_ "s_intc[19]") (joined
          (portref I0 (instanceref array_gen_9__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_9__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_8__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_20_ "s_intc[20]") (joined
          (portref I1 (instanceref array_gen_10__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_10__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_9__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_21_ "s_intc[21]") (joined
          (portref I0 (instanceref array_gen_10__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_10__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_9__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_22_ "s_intc[22]") (joined
          (portref I1 (instanceref array_gen_11__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_11__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_10__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_23_ "s_intc[23]") (joined
          (portref I0 (instanceref array_gen_11__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_11__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_10__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_24_ "s_intc[24]") (joined
          (portref I1 (instanceref array_gen_12__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_12__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_11__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_25_ "s_intc[25]") (joined
          (portref I0 (instanceref array_gen_12__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_12__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_11__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_26_ "s_intc[26]") (joined
          (portref I1 (instanceref array_gen_13__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_13__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_12__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_27_ "s_intc[27]") (joined
          (portref I0 (instanceref array_gen_13__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_13__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_12__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_28_ "s_intc[28]") (joined
          (portref I1 (instanceref array_gen_14__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_14__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_13__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_29_ "s_intc[29]") (joined
          (portref I0 (instanceref array_gen_14__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_14__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_13__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_30_ "s_intc[30]") (joined
          (portref I1 (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_14__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_31_ "s_intc[31]") (joined
          (portref I0 (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_14__mux_instance_odd_mux_inst))
          )
         )
         (net o_out1 (joined
          (portref O (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref o_out1)
          )
         )
         (net o_out2 (joined
          (portref O (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref o_out2)
          )
         )
       )
     )
   )
   (cell (rename arbiter_puf_HDI_25 "arbiter_puf_NO13_apuf_array_2__apuf_instance") (celltype GENERIC)
     (view view_1 (viewtype NETLIST)
       (interface 
        (port i_pulse_arb (direction INPUT))
        (port o_response_arb (direction OUTPUT))
        (port (array (rename i_challenge_arb "i_challenge_arb[15:0]") 16) (direction INPUT))
       )
       (contents
         (instance XST_VCC (viewref netlist (cellref VCC (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance XST_GND (viewref netlist (cellref GND (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance d_trig_inst (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance mux_array_inst (viewref view_1 (cellref mux_array_HDI_24 (libraryref toplevel_lib)))
           (property BUS_INFO (string "16:INPUT:i_ch<15:0>"))
           (property KEEP_HIERARCHY (string "TRUE"))
           (property NLW_UNIQUE_ID (integer 13))
           (property NLW_MACRO_TAG (integer 30))
           (property NLW_MACRO_ALIAS (string "mux_array_NO13_mux_array_inst"))
         )
         (net (rename i_challenge_arb_15_ "i_challenge_arb[15]") (joined
          (portref (member i_ch 0) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 0))
          )
         )
         (net (rename i_challenge_arb_14_ "i_challenge_arb[14]") (joined
          (portref (member i_ch 1) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 1))
          )
         )
         (net (rename i_challenge_arb_13_ "i_challenge_arb[13]") (joined
          (portref (member i_ch 2) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 2))
          )
         )
         (net (rename i_challenge_arb_12_ "i_challenge_arb[12]") (joined
          (portref (member i_ch 3) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 3))
          )
         )
         (net (rename i_challenge_arb_11_ "i_challenge_arb[11]") (joined
          (portref (member i_ch 4) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 4))
          )
         )
         (net (rename i_challenge_arb_10_ "i_challenge_arb[10]") (joined
          (portref (member i_ch 5) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 5))
          )
         )
         (net (rename i_challenge_arb_9_ "i_challenge_arb[9]") (joined
          (portref (member i_ch 6) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 6))
          )
         )
         (net (rename i_challenge_arb_8_ "i_challenge_arb[8]") (joined
          (portref (member i_ch 7) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 7))
          )
         )
         (net (rename i_challenge_arb_7_ "i_challenge_arb[7]") (joined
          (portref (member i_ch 8) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 8))
          )
         )
         (net (rename i_challenge_arb_6_ "i_challenge_arb[6]") (joined
          (portref (member i_ch 9) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 9))
          )
         )
         (net (rename i_challenge_arb_5_ "i_challenge_arb[5]") (joined
          (portref (member i_ch 10) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 10))
          )
         )
         (net (rename i_challenge_arb_4_ "i_challenge_arb[4]") (joined
          (portref (member i_ch 11) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 11))
          )
         )
         (net (rename i_challenge_arb_3_ "i_challenge_arb[3]") (joined
          (portref (member i_ch 12) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 12))
          )
         )
         (net (rename i_challenge_arb_2_ "i_challenge_arb[2]") (joined
          (portref (member i_ch 13) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 13))
          )
         )
         (net (rename i_challenge_arb_1_ "i_challenge_arb[1]") (joined
          (portref (member i_ch 14) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 14))
          )
         )
         (net (rename i_challenge_arb_0_ "i_challenge_arb[0]") (joined
          (portref (member i_ch 15) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 15))
          )
         )
         (net i_pulse_arb (joined
          (portref i_p (instanceref mux_array_inst))
          (portref i_pulse_arb)
          )
         )
         (net s_mux1 (joined
          (portref D (instanceref d_trig_inst))
          (portref o_out1 (instanceref mux_array_inst))
          )
         )
         (net s_mux2 (joined
          (portref C (instanceref d_trig_inst))
          (portref o_out2 (instanceref mux_array_inst))
          )
         )
         (net o_response_arb (joined
          (portref Q (instanceref d_trig_inst))
          (portref o_response_arb)
          )
         )
         (net N0 (joined
          (portref P (instanceref XST_VCC))
          (portref CE (instanceref d_trig_inst))
          )
         )
         (net N1 (joined
          (portref G (instanceref XST_GND))
          (portref R (instanceref d_trig_inst))
          )
         )
       )
     )
   )
   (cell (rename mux_array_HDI_26 "mux_array_NO14_mux_array_inst") (celltype GENERIC)
     (view view_1 (viewtype NETLIST)
       (interface 
        (port i_p (direction INPUT))
        (port o_out1 (direction OUTPUT))
        (port o_out2 (direction OUTPUT))
        (port (array (rename i_ch "i_ch[15:0]") 16) (direction INPUT))
       )
       (contents
         (instance (rename array_gen_15__mux_instance_odd_mux_inst "array_gen[15].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_15__mux_instance_even_mux_inst "array_gen[15].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_14__mux_instance_odd_mux_inst "array_gen[14].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_14__mux_instance_even_mux_inst "array_gen[14].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_13__mux_instance_odd_mux_inst "array_gen[13].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_13__mux_instance_even_mux_inst "array_gen[13].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_12__mux_instance_odd_mux_inst "array_gen[12].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_12__mux_instance_even_mux_inst "array_gen[12].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_11__mux_instance_odd_mux_inst "array_gen[11].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_11__mux_instance_even_mux_inst "array_gen[11].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_10__mux_instance_odd_mux_inst "array_gen[10].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_10__mux_instance_even_mux_inst "array_gen[10].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_9__mux_instance_odd_mux_inst "array_gen[9].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_9__mux_instance_even_mux_inst "array_gen[9].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_8__mux_instance_odd_mux_inst "array_gen[8].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_8__mux_instance_even_mux_inst "array_gen[8].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_7__mux_instance_odd_mux_inst "array_gen[7].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_7__mux_instance_even_mux_inst "array_gen[7].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_6__mux_instance_odd_mux_inst "array_gen[6].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_6__mux_instance_even_mux_inst "array_gen[6].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_5__mux_instance_odd_mux_inst "array_gen[5].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_5__mux_instance_even_mux_inst "array_gen[5].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_4__mux_instance_odd_mux_inst "array_gen[4].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_4__mux_instance_even_mux_inst "array_gen[4].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_3__mux_instance_odd_mux_inst "array_gen[3].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_3__mux_instance_even_mux_inst "array_gen[3].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_2__mux_instance_odd_mux_inst "array_gen[2].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_2__mux_instance_even_mux_inst "array_gen[2].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_1__mux_instance_odd_mux_inst "array_gen[1].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_1__mux_instance_even_mux_inst "array_gen[1].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_0__mux_instance_odd_mux_inst "array_gen[0].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_0__mux_instance_even_mux_inst "array_gen[0].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (net (rename i_ch_0_ "i_ch[0]") (joined
          (portref S (instanceref array_gen_0__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_0__mux_instance_even_mux_inst))
          (portref (member i_ch 15))
          )
         )
         (net (rename i_ch_1_ "i_ch[1]") (joined
          (portref S (instanceref array_gen_1__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_1__mux_instance_even_mux_inst))
          (portref (member i_ch 14))
          )
         )
         (net (rename i_ch_2_ "i_ch[2]") (joined
          (portref S (instanceref array_gen_2__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_2__mux_instance_even_mux_inst))
          (portref (member i_ch 13))
          )
         )
         (net (rename i_ch_3_ "i_ch[3]") (joined
          (portref S (instanceref array_gen_3__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_3__mux_instance_even_mux_inst))
          (portref (member i_ch 12))
          )
         )
         (net (rename i_ch_4_ "i_ch[4]") (joined
          (portref S (instanceref array_gen_4__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_4__mux_instance_even_mux_inst))
          (portref (member i_ch 11))
          )
         )
         (net (rename i_ch_5_ "i_ch[5]") (joined
          (portref S (instanceref array_gen_5__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_5__mux_instance_even_mux_inst))
          (portref (member i_ch 10))
          )
         )
         (net (rename i_ch_6_ "i_ch[6]") (joined
          (portref S (instanceref array_gen_6__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_6__mux_instance_even_mux_inst))
          (portref (member i_ch 9))
          )
         )
         (net (rename i_ch_7_ "i_ch[7]") (joined
          (portref S (instanceref array_gen_7__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_7__mux_instance_even_mux_inst))
          (portref (member i_ch 8))
          )
         )
         (net (rename i_ch_8_ "i_ch[8]") (joined
          (portref S (instanceref array_gen_8__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_8__mux_instance_even_mux_inst))
          (portref (member i_ch 7))
          )
         )
         (net (rename i_ch_9_ "i_ch[9]") (joined
          (portref S (instanceref array_gen_9__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_9__mux_instance_even_mux_inst))
          (portref (member i_ch 6))
          )
         )
         (net (rename i_ch_10_ "i_ch[10]") (joined
          (portref S (instanceref array_gen_10__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_10__mux_instance_even_mux_inst))
          (portref (member i_ch 5))
          )
         )
         (net (rename i_ch_11_ "i_ch[11]") (joined
          (portref S (instanceref array_gen_11__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_11__mux_instance_even_mux_inst))
          (portref (member i_ch 4))
          )
         )
         (net (rename i_ch_12_ "i_ch[12]") (joined
          (portref S (instanceref array_gen_12__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_12__mux_instance_even_mux_inst))
          (portref (member i_ch 3))
          )
         )
         (net (rename i_ch_13_ "i_ch[13]") (joined
          (portref S (instanceref array_gen_13__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_13__mux_instance_even_mux_inst))
          (portref (member i_ch 2))
          )
         )
         (net (rename i_ch_14_ "i_ch[14]") (joined
          (portref S (instanceref array_gen_14__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_14__mux_instance_even_mux_inst))
          (portref (member i_ch 1))
          )
         )
         (net (rename i_ch_15_ "i_ch[15]") (joined
          (portref S (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref (member i_ch 0))
          )
         )
         (net i_p (joined
          (portref I1 (instanceref array_gen_0__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_0__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_0__mux_instance_even_mux_inst))
          (portref I0 (instanceref array_gen_0__mux_instance_even_mux_inst))
          (portref i_p)
          )
         )
         (net (rename s_intc_2_ "s_intc[2]") (joined
          (portref I1 (instanceref array_gen_1__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_1__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_0__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_3_ "s_intc[3]") (joined
          (portref I0 (instanceref array_gen_1__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_1__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_0__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_4_ "s_intc[4]") (joined
          (portref I1 (instanceref array_gen_2__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_2__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_1__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_5_ "s_intc[5]") (joined
          (portref I0 (instanceref array_gen_2__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_2__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_1__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_6_ "s_intc[6]") (joined
          (portref I1 (instanceref array_gen_3__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_3__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_2__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_7_ "s_intc[7]") (joined
          (portref I0 (instanceref array_gen_3__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_3__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_2__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_8_ "s_intc[8]") (joined
          (portref I1 (instanceref array_gen_4__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_4__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_3__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_9_ "s_intc[9]") (joined
          (portref I0 (instanceref array_gen_4__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_4__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_3__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_10_ "s_intc[10]") (joined
          (portref I1 (instanceref array_gen_5__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_5__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_4__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_11_ "s_intc[11]") (joined
          (portref I0 (instanceref array_gen_5__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_5__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_4__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_12_ "s_intc[12]") (joined
          (portref I1 (instanceref array_gen_6__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_6__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_5__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_13_ "s_intc[13]") (joined
          (portref I0 (instanceref array_gen_6__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_6__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_5__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_14_ "s_intc[14]") (joined
          (portref I1 (instanceref array_gen_7__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_7__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_6__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_15_ "s_intc[15]") (joined
          (portref I0 (instanceref array_gen_7__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_7__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_6__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_16_ "s_intc[16]") (joined
          (portref I1 (instanceref array_gen_8__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_8__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_7__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_17_ "s_intc[17]") (joined
          (portref I0 (instanceref array_gen_8__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_8__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_7__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_18_ "s_intc[18]") (joined
          (portref I1 (instanceref array_gen_9__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_9__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_8__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_19_ "s_intc[19]") (joined
          (portref I0 (instanceref array_gen_9__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_9__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_8__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_20_ "s_intc[20]") (joined
          (portref I1 (instanceref array_gen_10__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_10__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_9__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_21_ "s_intc[21]") (joined
          (portref I0 (instanceref array_gen_10__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_10__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_9__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_22_ "s_intc[22]") (joined
          (portref I1 (instanceref array_gen_11__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_11__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_10__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_23_ "s_intc[23]") (joined
          (portref I0 (instanceref array_gen_11__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_11__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_10__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_24_ "s_intc[24]") (joined
          (portref I1 (instanceref array_gen_12__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_12__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_11__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_25_ "s_intc[25]") (joined
          (portref I0 (instanceref array_gen_12__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_12__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_11__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_26_ "s_intc[26]") (joined
          (portref I1 (instanceref array_gen_13__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_13__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_12__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_27_ "s_intc[27]") (joined
          (portref I0 (instanceref array_gen_13__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_13__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_12__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_28_ "s_intc[28]") (joined
          (portref I1 (instanceref array_gen_14__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_14__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_13__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_29_ "s_intc[29]") (joined
          (portref I0 (instanceref array_gen_14__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_14__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_13__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_30_ "s_intc[30]") (joined
          (portref I1 (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_14__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_31_ "s_intc[31]") (joined
          (portref I0 (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_14__mux_instance_odd_mux_inst))
          )
         )
         (net o_out1 (joined
          (portref O (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref o_out1)
          )
         )
         (net o_out2 (joined
          (portref O (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref o_out2)
          )
         )
       )
     )
   )
   (cell (rename arbiter_puf_HDI_27 "arbiter_puf_NO14_apuf_array_1__apuf_instance") (celltype GENERIC)
     (view view_1 (viewtype NETLIST)
       (interface 
        (port i_pulse_arb (direction INPUT))
        (port o_response_arb (direction OUTPUT))
        (port (array (rename i_challenge_arb "i_challenge_arb[15:0]") 16) (direction INPUT))
       )
       (contents
         (instance XST_VCC (viewref netlist (cellref VCC (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance XST_GND (viewref netlist (cellref GND (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance d_trig_inst (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance mux_array_inst (viewref view_1 (cellref mux_array_HDI_26 (libraryref toplevel_lib)))
           (property BUS_INFO (string "16:INPUT:i_ch<15:0>"))
           (property KEEP_HIERARCHY (string "TRUE"))
           (property NLW_UNIQUE_ID (integer 14))
           (property NLW_MACRO_TAG (integer 32))
           (property NLW_MACRO_ALIAS (string "mux_array_NO14_mux_array_inst"))
         )
         (net (rename i_challenge_arb_15_ "i_challenge_arb[15]") (joined
          (portref (member i_ch 0) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 0))
          )
         )
         (net (rename i_challenge_arb_14_ "i_challenge_arb[14]") (joined
          (portref (member i_ch 1) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 1))
          )
         )
         (net (rename i_challenge_arb_13_ "i_challenge_arb[13]") (joined
          (portref (member i_ch 2) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 2))
          )
         )
         (net (rename i_challenge_arb_12_ "i_challenge_arb[12]") (joined
          (portref (member i_ch 3) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 3))
          )
         )
         (net (rename i_challenge_arb_11_ "i_challenge_arb[11]") (joined
          (portref (member i_ch 4) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 4))
          )
         )
         (net (rename i_challenge_arb_10_ "i_challenge_arb[10]") (joined
          (portref (member i_ch 5) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 5))
          )
         )
         (net (rename i_challenge_arb_9_ "i_challenge_arb[9]") (joined
          (portref (member i_ch 6) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 6))
          )
         )
         (net (rename i_challenge_arb_8_ "i_challenge_arb[8]") (joined
          (portref (member i_ch 7) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 7))
          )
         )
         (net (rename i_challenge_arb_7_ "i_challenge_arb[7]") (joined
          (portref (member i_ch 8) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 8))
          )
         )
         (net (rename i_challenge_arb_6_ "i_challenge_arb[6]") (joined
          (portref (member i_ch 9) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 9))
          )
         )
         (net (rename i_challenge_arb_5_ "i_challenge_arb[5]") (joined
          (portref (member i_ch 10) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 10))
          )
         )
         (net (rename i_challenge_arb_4_ "i_challenge_arb[4]") (joined
          (portref (member i_ch 11) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 11))
          )
         )
         (net (rename i_challenge_arb_3_ "i_challenge_arb[3]") (joined
          (portref (member i_ch 12) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 12))
          )
         )
         (net (rename i_challenge_arb_2_ "i_challenge_arb[2]") (joined
          (portref (member i_ch 13) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 13))
          )
         )
         (net (rename i_challenge_arb_1_ "i_challenge_arb[1]") (joined
          (portref (member i_ch 14) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 14))
          )
         )
         (net (rename i_challenge_arb_0_ "i_challenge_arb[0]") (joined
          (portref (member i_ch 15) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 15))
          )
         )
         (net i_pulse_arb (joined
          (portref i_p (instanceref mux_array_inst))
          (portref i_pulse_arb)
          )
         )
         (net s_mux1 (joined
          (portref D (instanceref d_trig_inst))
          (portref o_out1 (instanceref mux_array_inst))
          )
         )
         (net s_mux2 (joined
          (portref C (instanceref d_trig_inst))
          (portref o_out2 (instanceref mux_array_inst))
          )
         )
         (net o_response_arb (joined
          (portref Q (instanceref d_trig_inst))
          (portref o_response_arb)
          )
         )
         (net N0 (joined
          (portref P (instanceref XST_VCC))
          (portref CE (instanceref d_trig_inst))
          )
         )
         (net N1 (joined
          (portref G (instanceref XST_GND))
          (portref R (instanceref d_trig_inst))
          )
         )
       )
     )
   )
   (cell (rename mux_array_HDI_28 "mux_array") (celltype GENERIC)
     (view view_1 (viewtype NETLIST)
       (interface 
        (port i_p (direction INPUT))
        (port o_out1 (direction OUTPUT))
        (port o_out2 (direction OUTPUT))
        (port (array (rename i_ch "i_ch[15:0]") 16) (direction INPUT))
       )
       (contents
         (instance (rename array_gen_15__mux_instance_odd_mux_inst "array_gen[15].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_15__mux_instance_even_mux_inst "array_gen[15].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_14__mux_instance_odd_mux_inst "array_gen[14].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_14__mux_instance_even_mux_inst "array_gen[14].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_13__mux_instance_odd_mux_inst "array_gen[13].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_13__mux_instance_even_mux_inst "array_gen[13].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_12__mux_instance_odd_mux_inst "array_gen[12].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_12__mux_instance_even_mux_inst "array_gen[12].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_11__mux_instance_odd_mux_inst "array_gen[11].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_11__mux_instance_even_mux_inst "array_gen[11].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_10__mux_instance_odd_mux_inst "array_gen[10].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_10__mux_instance_even_mux_inst "array_gen[10].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_9__mux_instance_odd_mux_inst "array_gen[9].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_9__mux_instance_even_mux_inst "array_gen[9].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_8__mux_instance_odd_mux_inst "array_gen[8].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_8__mux_instance_even_mux_inst "array_gen[8].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_7__mux_instance_odd_mux_inst "array_gen[7].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_7__mux_instance_even_mux_inst "array_gen[7].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_6__mux_instance_odd_mux_inst "array_gen[6].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_6__mux_instance_even_mux_inst "array_gen[6].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_5__mux_instance_odd_mux_inst "array_gen[5].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_5__mux_instance_even_mux_inst "array_gen[5].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_4__mux_instance_odd_mux_inst "array_gen[4].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_4__mux_instance_even_mux_inst "array_gen[4].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_3__mux_instance_odd_mux_inst "array_gen[3].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_3__mux_instance_even_mux_inst "array_gen[3].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_2__mux_instance_odd_mux_inst "array_gen[2].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_2__mux_instance_even_mux_inst "array_gen[2].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_1__mux_instance_odd_mux_inst "array_gen[1].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_1__mux_instance_even_mux_inst "array_gen[1].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_0__mux_instance_odd_mux_inst "array_gen[0].mux_instance_odd/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (instance (rename array_gen_0__mux_instance_even_mux_inst "array_gen[0].mux_instance_even/mux_inst") (viewref netlist (cellref MUXF7 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
         )
         (net (rename i_ch_0_ "i_ch[0]") (joined
          (portref S (instanceref array_gen_0__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_0__mux_instance_even_mux_inst))
          (portref (member i_ch 15))
          )
         )
         (net (rename i_ch_1_ "i_ch[1]") (joined
          (portref S (instanceref array_gen_1__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_1__mux_instance_even_mux_inst))
          (portref (member i_ch 14))
          )
         )
         (net (rename i_ch_2_ "i_ch[2]") (joined
          (portref S (instanceref array_gen_2__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_2__mux_instance_even_mux_inst))
          (portref (member i_ch 13))
          )
         )
         (net (rename i_ch_3_ "i_ch[3]") (joined
          (portref S (instanceref array_gen_3__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_3__mux_instance_even_mux_inst))
          (portref (member i_ch 12))
          )
         )
         (net (rename i_ch_4_ "i_ch[4]") (joined
          (portref S (instanceref array_gen_4__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_4__mux_instance_even_mux_inst))
          (portref (member i_ch 11))
          )
         )
         (net (rename i_ch_5_ "i_ch[5]") (joined
          (portref S (instanceref array_gen_5__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_5__mux_instance_even_mux_inst))
          (portref (member i_ch 10))
          )
         )
         (net (rename i_ch_6_ "i_ch[6]") (joined
          (portref S (instanceref array_gen_6__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_6__mux_instance_even_mux_inst))
          (portref (member i_ch 9))
          )
         )
         (net (rename i_ch_7_ "i_ch[7]") (joined
          (portref S (instanceref array_gen_7__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_7__mux_instance_even_mux_inst))
          (portref (member i_ch 8))
          )
         )
         (net (rename i_ch_8_ "i_ch[8]") (joined
          (portref S (instanceref array_gen_8__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_8__mux_instance_even_mux_inst))
          (portref (member i_ch 7))
          )
         )
         (net (rename i_ch_9_ "i_ch[9]") (joined
          (portref S (instanceref array_gen_9__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_9__mux_instance_even_mux_inst))
          (portref (member i_ch 6))
          )
         )
         (net (rename i_ch_10_ "i_ch[10]") (joined
          (portref S (instanceref array_gen_10__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_10__mux_instance_even_mux_inst))
          (portref (member i_ch 5))
          )
         )
         (net (rename i_ch_11_ "i_ch[11]") (joined
          (portref S (instanceref array_gen_11__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_11__mux_instance_even_mux_inst))
          (portref (member i_ch 4))
          )
         )
         (net (rename i_ch_12_ "i_ch[12]") (joined
          (portref S (instanceref array_gen_12__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_12__mux_instance_even_mux_inst))
          (portref (member i_ch 3))
          )
         )
         (net (rename i_ch_13_ "i_ch[13]") (joined
          (portref S (instanceref array_gen_13__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_13__mux_instance_even_mux_inst))
          (portref (member i_ch 2))
          )
         )
         (net (rename i_ch_14_ "i_ch[14]") (joined
          (portref S (instanceref array_gen_14__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_14__mux_instance_even_mux_inst))
          (portref (member i_ch 1))
          )
         )
         (net (rename i_ch_15_ "i_ch[15]") (joined
          (portref S (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref S (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref (member i_ch 0))
          )
         )
         (net i_p (joined
          (portref I1 (instanceref array_gen_0__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_0__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_0__mux_instance_even_mux_inst))
          (portref I0 (instanceref array_gen_0__mux_instance_even_mux_inst))
          (portref i_p)
          )
         )
         (net (rename s_intc_2_ "s_intc[2]") (joined
          (portref I1 (instanceref array_gen_1__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_1__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_0__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_3_ "s_intc[3]") (joined
          (portref I0 (instanceref array_gen_1__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_1__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_0__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_4_ "s_intc[4]") (joined
          (portref I1 (instanceref array_gen_2__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_2__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_1__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_5_ "s_intc[5]") (joined
          (portref I0 (instanceref array_gen_2__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_2__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_1__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_6_ "s_intc[6]") (joined
          (portref I1 (instanceref array_gen_3__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_3__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_2__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_7_ "s_intc[7]") (joined
          (portref I0 (instanceref array_gen_3__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_3__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_2__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_8_ "s_intc[8]") (joined
          (portref I1 (instanceref array_gen_4__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_4__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_3__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_9_ "s_intc[9]") (joined
          (portref I0 (instanceref array_gen_4__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_4__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_3__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_10_ "s_intc[10]") (joined
          (portref I1 (instanceref array_gen_5__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_5__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_4__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_11_ "s_intc[11]") (joined
          (portref I0 (instanceref array_gen_5__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_5__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_4__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_12_ "s_intc[12]") (joined
          (portref I1 (instanceref array_gen_6__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_6__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_5__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_13_ "s_intc[13]") (joined
          (portref I0 (instanceref array_gen_6__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_6__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_5__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_14_ "s_intc[14]") (joined
          (portref I1 (instanceref array_gen_7__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_7__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_6__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_15_ "s_intc[15]") (joined
          (portref I0 (instanceref array_gen_7__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_7__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_6__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_16_ "s_intc[16]") (joined
          (portref I1 (instanceref array_gen_8__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_8__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_7__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_17_ "s_intc[17]") (joined
          (portref I0 (instanceref array_gen_8__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_8__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_7__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_18_ "s_intc[18]") (joined
          (portref I1 (instanceref array_gen_9__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_9__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_8__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_19_ "s_intc[19]") (joined
          (portref I0 (instanceref array_gen_9__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_9__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_8__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_20_ "s_intc[20]") (joined
          (portref I1 (instanceref array_gen_10__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_10__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_9__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_21_ "s_intc[21]") (joined
          (portref I0 (instanceref array_gen_10__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_10__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_9__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_22_ "s_intc[22]") (joined
          (portref I1 (instanceref array_gen_11__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_11__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_10__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_23_ "s_intc[23]") (joined
          (portref I0 (instanceref array_gen_11__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_11__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_10__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_24_ "s_intc[24]") (joined
          (portref I1 (instanceref array_gen_12__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_12__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_11__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_25_ "s_intc[25]") (joined
          (portref I0 (instanceref array_gen_12__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_12__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_11__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_26_ "s_intc[26]") (joined
          (portref I1 (instanceref array_gen_13__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_13__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_12__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_27_ "s_intc[27]") (joined
          (portref I0 (instanceref array_gen_13__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_13__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_12__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_28_ "s_intc[28]") (joined
          (portref I1 (instanceref array_gen_14__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_14__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_13__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_29_ "s_intc[29]") (joined
          (portref I0 (instanceref array_gen_14__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_14__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_13__mux_instance_odd_mux_inst))
          )
         )
         (net (rename s_intc_30_ "s_intc[30]") (joined
          (portref I1 (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref I0 (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_14__mux_instance_even_mux_inst))
          )
         )
         (net (rename s_intc_31_ "s_intc[31]") (joined
          (portref I0 (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref I1 (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref O (instanceref array_gen_14__mux_instance_odd_mux_inst))
          )
         )
         (net o_out1 (joined
          (portref O (instanceref array_gen_15__mux_instance_even_mux_inst))
          (portref o_out1)
          )
         )
         (net o_out2 (joined
          (portref O (instanceref array_gen_15__mux_instance_odd_mux_inst))
          (portref o_out2)
          )
         )
       )
     )
   )
   (cell (rename arbiter_puf_HDI_29 "arbiter_puf") (celltype GENERIC)
     (view view_1 (viewtype NETLIST)
       (interface 
        (port i_pulse_arb (direction INPUT))
        (port o_response_arb (direction OUTPUT))
        (port (array (rename i_challenge_arb "i_challenge_arb[15:0]") 16) (direction INPUT))
       )
       (contents
         (instance XST_VCC (viewref netlist (cellref VCC (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance XST_GND (viewref netlist (cellref GND (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
         )
         (instance d_trig_inst (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property OPTIMIZE_PRIMITIVES_NGC (string "no"))
           (property INIT (string "1'b0"))
         )
         (instance mux_array_inst (viewref view_1 (cellref mux_array_HDI_28 (libraryref toplevel_lib)))
           (property BUS_INFO (string "16:INPUT:i_ch<15:0>"))
           (property KEEP_HIERARCHY (string "TRUE"))
           (property NLW_UNIQUE_ID (integer 15))
           (property NLW_MACRO_TAG (integer 34))
           (property NLW_MACRO_ALIAS (string "mux_array_NO15_mux_array_inst"))
         )
         (net (rename i_challenge_arb_15_ "i_challenge_arb[15]") (joined
          (portref (member i_ch 0) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 0))
          )
         )
         (net (rename i_challenge_arb_14_ "i_challenge_arb[14]") (joined
          (portref (member i_ch 1) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 1))
          )
         )
         (net (rename i_challenge_arb_13_ "i_challenge_arb[13]") (joined
          (portref (member i_ch 2) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 2))
          )
         )
         (net (rename i_challenge_arb_12_ "i_challenge_arb[12]") (joined
          (portref (member i_ch 3) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 3))
          )
         )
         (net (rename i_challenge_arb_11_ "i_challenge_arb[11]") (joined
          (portref (member i_ch 4) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 4))
          )
         )
         (net (rename i_challenge_arb_10_ "i_challenge_arb[10]") (joined
          (portref (member i_ch 5) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 5))
          )
         )
         (net (rename i_challenge_arb_9_ "i_challenge_arb[9]") (joined
          (portref (member i_ch 6) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 6))
          )
         )
         (net (rename i_challenge_arb_8_ "i_challenge_arb[8]") (joined
          (portref (member i_ch 7) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 7))
          )
         )
         (net (rename i_challenge_arb_7_ "i_challenge_arb[7]") (joined
          (portref (member i_ch 8) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 8))
          )
         )
         (net (rename i_challenge_arb_6_ "i_challenge_arb[6]") (joined
          (portref (member i_ch 9) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 9))
          )
         )
         (net (rename i_challenge_arb_5_ "i_challenge_arb[5]") (joined
          (portref (member i_ch 10) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 10))
          )
         )
         (net (rename i_challenge_arb_4_ "i_challenge_arb[4]") (joined
          (portref (member i_ch 11) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 11))
          )
         )
         (net (rename i_challenge_arb_3_ "i_challenge_arb[3]") (joined
          (portref (member i_ch 12) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 12))
          )
         )
         (net (rename i_challenge_arb_2_ "i_challenge_arb[2]") (joined
          (portref (member i_ch 13) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 13))
          )
         )
         (net (rename i_challenge_arb_1_ "i_challenge_arb[1]") (joined
          (portref (member i_ch 14) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 14))
          )
         )
         (net (rename i_challenge_arb_0_ "i_challenge_arb[0]") (joined
          (portref (member i_ch 15) (instanceref mux_array_inst))
          (portref (member i_challenge_arb 15))
          )
         )
         (net i_pulse_arb (joined
          (portref i_p (instanceref mux_array_inst))
          (portref i_pulse_arb)
          )
         )
         (net s_mux1 (joined
          (portref D (instanceref d_trig_inst))
          (portref o_out1 (instanceref mux_array_inst))
          )
         )
         (net s_mux2 (joined
          (portref C (instanceref d_trig_inst))
          (portref o_out2 (instanceref mux_array_inst))
          )
         )
         (net o_response_arb (joined
          (portref Q (instanceref d_trig_inst))
          (portref o_response_arb)
          )
         )
         (net N0 (joined
          (portref P (instanceref XST_VCC))
          (portref CE (instanceref d_trig_inst))
          )
         )
         (net N1 (joined
          (portref G (instanceref XST_GND))
          (portref R (instanceref d_trig_inst))
          )
         )
       )
     )
   )
   (cell (rename apuf_multi_HDI_30 "apuf_multi") (celltype GENERIC)
     (view view_1 (viewtype NETLIST)
       (interface 
        (port i_pulse (direction INPUT))
        (port (array (rename i_challenge "i_challenge[15:0]") 16) (direction INPUT))
        (port (array (rename o_response "o_response[7:0]") 8) (direction OUTPUT))
       )
       (contents
         (instance (rename apuf_array_7__apuf_instance "apuf_array[7].apuf_instance") (viewref view_1 (cellref arbiter_puf_HDI_15 (libraryref toplevel_lib)))
           (property BUS_INFO (string "16:INPUT:i_challenge_arb<15:0>"))
           (property KEEP_HIERARCHY (string "TRUE"))
           (property NLW_UNIQUE_ID (integer 8))
           (property NLW_MACRO_TAG (integer 19))
           (property NLW_MACRO_ALIAS (string "arbiter_puf_NO8_apuf_array[7].apuf_instance"))
         )
         (instance (rename apuf_array_6__apuf_instance "apuf_array[6].apuf_instance") (viewref view_1 (cellref arbiter_puf_HDI_17 (libraryref toplevel_lib)))
           (property BUS_INFO (string "16:INPUT:i_challenge_arb<15:0>"))
           (property KEEP_HIERARCHY (string "TRUE"))
           (property NLW_UNIQUE_ID (integer 9))
           (property NLW_MACRO_TAG (integer 21))
           (property NLW_MACRO_ALIAS (string "arbiter_puf_NO9_apuf_array[6].apuf_instance"))
         )
         (instance (rename apuf_array_5__apuf_instance "apuf_array[5].apuf_instance") (viewref view_1 (cellref arbiter_puf_HDI_19 (libraryref toplevel_lib)))
           (property BUS_INFO (string "16:INPUT:i_challenge_arb<15:0>"))
           (property KEEP_HIERARCHY (string "TRUE"))
           (property NLW_UNIQUE_ID (integer 10))
           (property NLW_MACRO_TAG (integer 23))
           (property NLW_MACRO_ALIAS (string "arbiter_puf_NO10_apuf_array[5].apuf_instance"))
         )
         (instance (rename apuf_array_4__apuf_instance "apuf_array[4].apuf_instance") (viewref view_1 (cellref arbiter_puf_HDI_21 (libraryref toplevel_lib)))
           (property BUS_INFO (string "16:INPUT:i_challenge_arb<15:0>"))
           (property KEEP_HIERARCHY (string "TRUE"))
           (property NLW_UNIQUE_ID (integer 11))
           (property NLW_MACRO_TAG (integer 25))
           (property NLW_MACRO_ALIAS (string "arbiter_puf_NO11_apuf_array[4].apuf_instance"))
         )
         (instance (rename apuf_array_3__apuf_instance "apuf_array[3].apuf_instance") (viewref view_1 (cellref arbiter_puf_HDI_23 (libraryref toplevel_lib)))
           (property BUS_INFO (string "16:INPUT:i_challenge_arb<15:0>"))
           (property KEEP_HIERARCHY (string "TRUE"))
           (property NLW_UNIQUE_ID (integer 12))
           (property NLW_MACRO_TAG (integer 27))
           (property NLW_MACRO_ALIAS (string "arbiter_puf_NO12_apuf_array[3].apuf_instance"))
         )
         (instance (rename apuf_array_2__apuf_instance "apuf_array[2].apuf_instance") (viewref view_1 (cellref arbiter_puf_HDI_25 (libraryref toplevel_lib)))
           (property BUS_INFO (string "16:INPUT:i_challenge_arb<15:0>"))
           (property KEEP_HIERARCHY (string "TRUE"))
           (property NLW_UNIQUE_ID (integer 13))
           (property NLW_MACRO_TAG (integer 29))
           (property NLW_MACRO_ALIAS (string "arbiter_puf_NO13_apuf_array[2].apuf_instance"))
         )
         (instance (rename apuf_array_1__apuf_instance "apuf_array[1].apuf_instance") (viewref view_1 (cellref arbiter_puf_HDI_27 (libraryref toplevel_lib)))
           (property BUS_INFO (string "16:INPUT:i_challenge_arb<15:0>"))
           (property KEEP_HIERARCHY (string "TRUE"))
           (property NLW_UNIQUE_ID (integer 14))
           (property NLW_MACRO_TAG (integer 31))
           (property NLW_MACRO_ALIAS (string "arbiter_puf_NO14_apuf_array[1].apuf_instance"))
         )
         (instance (rename apuf_array_0__apuf_instance "apuf_array[0].apuf_instance") (viewref view_1 (cellref arbiter_puf_HDI_29 (libraryref toplevel_lib)))
           (property BUS_INFO (string "16:INPUT:i_challenge_arb<15:0>"))
           (property KEEP_HIERARCHY (string "TRUE"))
           (property NLW_UNIQUE_ID (integer 15))
           (property NLW_MACRO_TAG (integer 33))
           (property NLW_MACRO_ALIAS (string "arbiter_puf_NO15_apuf_array[0].apuf_instance"))
         )
         (net (rename i_challenge_15_ "i_challenge[15]") (joined
          (portref (member i_challenge_arb 0) (instanceref apuf_array_7__apuf_instance))
          (portref (member i_challenge_arb 0) (instanceref apuf_array_6__apuf_instance))
          (portref (member i_challenge_arb 0) (instanceref apuf_array_5__apuf_instance))
          (portref (member i_challenge_arb 0) (instanceref apuf_array_4__apuf_instance))
          (portref (member i_challenge_arb 0) (instanceref apuf_array_3__apuf_instance))
          (portref (member i_challenge_arb 0) (instanceref apuf_array_2__apuf_instance))
          (portref (member i_challenge_arb 0) (instanceref apuf_array_1__apuf_instance))
          (portref (member i_challenge_arb 0) (instanceref apuf_array_0__apuf_instance))
          (portref (member i_challenge 0))
          )
         )
         (net (rename i_challenge_14_ "i_challenge[14]") (joined
          (portref (member i_challenge_arb 1) (instanceref apuf_array_7__apuf_instance))
          (portref (member i_challenge_arb 1) (instanceref apuf_array_6__apuf_instance))
          (portref (member i_challenge_arb 1) (instanceref apuf_array_5__apuf_instance))
          (portref (member i_challenge_arb 1) (instanceref apuf_array_4__apuf_instance))
          (portref (member i_challenge_arb 1) (instanceref apuf_array_3__apuf_instance))
          (portref (member i_challenge_arb 1) (instanceref apuf_array_2__apuf_instance))
          (portref (member i_challenge_arb 1) (instanceref apuf_array_1__apuf_instance))
          (portref (member i_challenge_arb 1) (instanceref apuf_array_0__apuf_instance))
          (portref (member i_challenge 1))
          )
         )
         (net (rename i_challenge_13_ "i_challenge[13]") (joined
          (portref (member i_challenge_arb 2) (instanceref apuf_array_7__apuf_instance))
          (portref (member i_challenge_arb 2) (instanceref apuf_array_6__apuf_instance))
          (portref (member i_challenge_arb 2) (instanceref apuf_array_5__apuf_instance))
          (portref (member i_challenge_arb 2) (instanceref apuf_array_4__apuf_instance))
          (portref (member i_challenge_arb 2) (instanceref apuf_array_3__apuf_instance))
          (portref (member i_challenge_arb 2) (instanceref apuf_array_2__apuf_instance))
          (portref (member i_challenge_arb 2) (instanceref apuf_array_1__apuf_instance))
          (portref (member i_challenge_arb 2) (instanceref apuf_array_0__apuf_instance))
          (portref (member i_challenge 2))
          )
         )
         (net (rename i_challenge_12_ "i_challenge[12]") (joined
          (portref (member i_challenge_arb 3) (instanceref apuf_array_7__apuf_instance))
          (portref (member i_challenge_arb 3) (instanceref apuf_array_6__apuf_instance))
          (portref (member i_challenge_arb 3) (instanceref apuf_array_5__apuf_instance))
          (portref (member i_challenge_arb 3) (instanceref apuf_array_4__apuf_instance))
          (portref (member i_challenge_arb 3) (instanceref apuf_array_3__apuf_instance))
          (portref (member i_challenge_arb 3) (instanceref apuf_array_2__apuf_instance))
          (portref (member i_challenge_arb 3) (instanceref apuf_array_1__apuf_instance))
          (portref (member i_challenge_arb 3) (instanceref apuf_array_0__apuf_instance))
          (portref (member i_challenge 3))
          )
         )
         (net (rename i_challenge_11_ "i_challenge[11]") (joined
          (portref (member i_challenge_arb 4) (instanceref apuf_array_7__apuf_instance))
          (portref (member i_challenge_arb 4) (instanceref apuf_array_6__apuf_instance))
          (portref (member i_challenge_arb 4) (instanceref apuf_array_5__apuf_instance))
          (portref (member i_challenge_arb 4) (instanceref apuf_array_4__apuf_instance))
          (portref (member i_challenge_arb 4) (instanceref apuf_array_3__apuf_instance))
          (portref (member i_challenge_arb 4) (instanceref apuf_array_2__apuf_instance))
          (portref (member i_challenge_arb 4) (instanceref apuf_array_1__apuf_instance))
          (portref (member i_challenge_arb 4) (instanceref apuf_array_0__apuf_instance))
          (portref (member i_challenge 4))
          )
         )
         (net (rename i_challenge_10_ "i_challenge[10]") (joined
          (portref (member i_challenge_arb 5) (instanceref apuf_array_7__apuf_instance))
          (portref (member i_challenge_arb 5) (instanceref apuf_array_6__apuf_instance))
          (portref (member i_challenge_arb 5) (instanceref apuf_array_5__apuf_instance))
          (portref (member i_challenge_arb 5) (instanceref apuf_array_4__apuf_instance))
          (portref (member i_challenge_arb 5) (instanceref apuf_array_3__apuf_instance))
          (portref (member i_challenge_arb 5) (instanceref apuf_array_2__apuf_instance))
          (portref (member i_challenge_arb 5) (instanceref apuf_array_1__apuf_instance))
          (portref (member i_challenge_arb 5) (instanceref apuf_array_0__apuf_instance))
          (portref (member i_challenge 5))
          )
         )
         (net (rename i_challenge_9_ "i_challenge[9]") (joined
          (portref (member i_challenge_arb 6) (instanceref apuf_array_7__apuf_instance))
          (portref (member i_challenge_arb 6) (instanceref apuf_array_6__apuf_instance))
          (portref (member i_challenge_arb 6) (instanceref apuf_array_5__apuf_instance))
          (portref (member i_challenge_arb 6) (instanceref apuf_array_4__apuf_instance))
          (portref (member i_challenge_arb 6) (instanceref apuf_array_3__apuf_instance))
          (portref (member i_challenge_arb 6) (instanceref apuf_array_2__apuf_instance))
          (portref (member i_challenge_arb 6) (instanceref apuf_array_1__apuf_instance))
          (portref (member i_challenge_arb 6) (instanceref apuf_array_0__apuf_instance))
          (portref (member i_challenge 6))
          )
         )
         (net (rename i_challenge_8_ "i_challenge[8]") (joined
          (portref (member i_challenge_arb 7) (instanceref apuf_array_7__apuf_instance))
          (portref (member i_challenge_arb 7) (instanceref apuf_array_6__apuf_instance))
          (portref (member i_challenge_arb 7) (instanceref apuf_array_5__apuf_instance))
          (portref (member i_challenge_arb 7) (instanceref apuf_array_4__apuf_instance))
          (portref (member i_challenge_arb 7) (instanceref apuf_array_3__apuf_instance))
          (portref (member i_challenge_arb 7) (instanceref apuf_array_2__apuf_instance))
          (portref (member i_challenge_arb 7) (instanceref apuf_array_1__apuf_instance))
          (portref (member i_challenge_arb 7) (instanceref apuf_array_0__apuf_instance))
          (portref (member i_challenge 7))
          )
         )
         (net (rename i_challenge_7_ "i_challenge[7]") (joined
          (portref (member i_challenge_arb 8) (instanceref apuf_array_7__apuf_instance))
          (portref (member i_challenge_arb 8) (instanceref apuf_array_6__apuf_instance))
          (portref (member i_challenge_arb 8) (instanceref apuf_array_5__apuf_instance))
          (portref (member i_challenge_arb 8) (instanceref apuf_array_4__apuf_instance))
          (portref (member i_challenge_arb 8) (instanceref apuf_array_3__apuf_instance))
          (portref (member i_challenge_arb 8) (instanceref apuf_array_2__apuf_instance))
          (portref (member i_challenge_arb 8) (instanceref apuf_array_1__apuf_instance))
          (portref (member i_challenge_arb 8) (instanceref apuf_array_0__apuf_instance))
          (portref (member i_challenge 8))
          )
         )
         (net (rename i_challenge_6_ "i_challenge[6]") (joined
          (portref (member i_challenge_arb 9) (instanceref apuf_array_7__apuf_instance))
          (portref (member i_challenge_arb 9) (instanceref apuf_array_6__apuf_instance))
          (portref (member i_challenge_arb 9) (instanceref apuf_array_5__apuf_instance))
          (portref (member i_challenge_arb 9) (instanceref apuf_array_4__apuf_instance))
          (portref (member i_challenge_arb 9) (instanceref apuf_array_3__apuf_instance))
          (portref (member i_challenge_arb 9) (instanceref apuf_array_2__apuf_instance))
          (portref (member i_challenge_arb 9) (instanceref apuf_array_1__apuf_instance))
          (portref (member i_challenge_arb 9) (instanceref apuf_array_0__apuf_instance))
          (portref (member i_challenge 9))
          )
         )
         (net (rename i_challenge_5_ "i_challenge[5]") (joined
          (portref (member i_challenge_arb 10) (instanceref apuf_array_7__apuf_instance))
          (portref (member i_challenge_arb 10) (instanceref apuf_array_6__apuf_instance))
          (portref (member i_challenge_arb 10) (instanceref apuf_array_5__apuf_instance))
          (portref (member i_challenge_arb 10) (instanceref apuf_array_4__apuf_instance))
          (portref (member i_challenge_arb 10) (instanceref apuf_array_3__apuf_instance))
          (portref (member i_challenge_arb 10) (instanceref apuf_array_2__apuf_instance))
          (portref (member i_challenge_arb 10) (instanceref apuf_array_1__apuf_instance))
          (portref (member i_challenge_arb 10) (instanceref apuf_array_0__apuf_instance))
          (portref (member i_challenge 10))
          )
         )
         (net (rename i_challenge_4_ "i_challenge[4]") (joined
          (portref (member i_challenge_arb 11) (instanceref apuf_array_7__apuf_instance))
          (portref (member i_challenge_arb 11) (instanceref apuf_array_6__apuf_instance))
          (portref (member i_challenge_arb 11) (instanceref apuf_array_5__apuf_instance))
          (portref (member i_challenge_arb 11) (instanceref apuf_array_4__apuf_instance))
          (portref (member i_challenge_arb 11) (instanceref apuf_array_3__apuf_instance))
          (portref (member i_challenge_arb 11) (instanceref apuf_array_2__apuf_instance))
          (portref (member i_challenge_arb 11) (instanceref apuf_array_1__apuf_instance))
          (portref (member i_challenge_arb 11) (instanceref apuf_array_0__apuf_instance))
          (portref (member i_challenge 11))
          )
         )
         (net (rename i_challenge_3_ "i_challenge[3]") (joined
          (portref (member i_challenge_arb 12) (instanceref apuf_array_7__apuf_instance))
          (portref (member i_challenge_arb 12) (instanceref apuf_array_6__apuf_instance))
          (portref (member i_challenge_arb 12) (instanceref apuf_array_5__apuf_instance))
          (portref (member i_challenge_arb 12) (instanceref apuf_array_4__apuf_instance))
          (portref (member i_challenge_arb 12) (instanceref apuf_array_3__apuf_instance))
          (portref (member i_challenge_arb 12) (instanceref apuf_array_2__apuf_instance))
          (portref (member i_challenge_arb 12) (instanceref apuf_array_1__apuf_instance))
          (portref (member i_challenge_arb 12) (instanceref apuf_array_0__apuf_instance))
          (portref (member i_challenge 12))
          )
         )
         (net (rename i_challenge_2_ "i_challenge[2]") (joined
          (portref (member i_challenge_arb 13) (instanceref apuf_array_7__apuf_instance))
          (portref (member i_challenge_arb 13) (instanceref apuf_array_6__apuf_instance))
          (portref (member i_challenge_arb 13) (instanceref apuf_array_5__apuf_instance))
          (portref (member i_challenge_arb 13) (instanceref apuf_array_4__apuf_instance))
          (portref (member i_challenge_arb 13) (instanceref apuf_array_3__apuf_instance))
          (portref (member i_challenge_arb 13) (instanceref apuf_array_2__apuf_instance))
          (portref (member i_challenge_arb 13) (instanceref apuf_array_1__apuf_instance))
          (portref (member i_challenge_arb 13) (instanceref apuf_array_0__apuf_instance))
          (portref (member i_challenge 13))
          )
         )
         (net (rename i_challenge_1_ "i_challenge[1]") (joined
          (portref (member i_challenge_arb 14) (instanceref apuf_array_7__apuf_instance))
          (portref (member i_challenge_arb 14) (instanceref apuf_array_6__apuf_instance))
          (portref (member i_challenge_arb 14) (instanceref apuf_array_5__apuf_instance))
          (portref (member i_challenge_arb 14) (instanceref apuf_array_4__apuf_instance))
          (portref (member i_challenge_arb 14) (instanceref apuf_array_3__apuf_instance))
          (portref (member i_challenge_arb 14) (instanceref apuf_array_2__apuf_instance))
          (portref (member i_challenge_arb 14) (instanceref apuf_array_1__apuf_instance))
          (portref (member i_challenge_arb 14) (instanceref apuf_array_0__apuf_instance))
          (portref (member i_challenge 14))
          )
         )
         (net (rename i_challenge_0_ "i_challenge[0]") (joined
          (portref (member i_challenge_arb 15) (instanceref apuf_array_7__apuf_instance))
          (portref (member i_challenge_arb 15) (instanceref apuf_array_6__apuf_instance))
          (portref (member i_challenge_arb 15) (instanceref apuf_array_5__apuf_instance))
          (portref (member i_challenge_arb 15) (instanceref apuf_array_4__apuf_instance))
          (portref (member i_challenge_arb 15) (instanceref apuf_array_3__apuf_instance))
          (portref (member i_challenge_arb 15) (instanceref apuf_array_2__apuf_instance))
          (portref (member i_challenge_arb 15) (instanceref apuf_array_1__apuf_instance))
          (portref (member i_challenge_arb 15) (instanceref apuf_array_0__apuf_instance))
          (portref (member i_challenge 15))
          )
         )
         (net i_pulse (joined
          (portref i_pulse_arb (instanceref apuf_array_7__apuf_instance))
          (portref i_pulse_arb (instanceref apuf_array_6__apuf_instance))
          (portref i_pulse_arb (instanceref apuf_array_5__apuf_instance))
          (portref i_pulse_arb (instanceref apuf_array_4__apuf_instance))
          (portref i_pulse_arb (instanceref apuf_array_3__apuf_instance))
          (portref i_pulse_arb (instanceref apuf_array_2__apuf_instance))
          (portref i_pulse_arb (instanceref apuf_array_1__apuf_instance))
          (portref i_pulse_arb (instanceref apuf_array_0__apuf_instance))
          (portref i_pulse)
          )
         )
         (net (rename o_response_7_ "o_response[7]") (joined
          (portref o_response_arb (instanceref apuf_array_7__apuf_instance))
          (portref (member o_response 0))
          )
         )
         (net (rename o_response_6_ "o_response[6]") (joined
          (portref o_response_arb (instanceref apuf_array_6__apuf_instance))
          (portref (member o_response 1))
          )
         )
         (net (rename o_response_5_ "o_response[5]") (joined
          (portref o_response_arb (instanceref apuf_array_5__apuf_instance))
          (portref (member o_response 2))
          )
         )
         (net (rename o_response_4_ "o_response[4]") (joined
          (portref o_response_arb (instanceref apuf_array_4__apuf_instance))
          (portref (member o_response 3))
          )
         )
         (net (rename o_response_3_ "o_response[3]") (joined
          (portref o_response_arb (instanceref apuf_array_3__apuf_instance))
          (portref (member o_response 4))
          )
         )
         (net (rename o_response_2_ "o_response[2]") (joined
          (portref o_response_arb (instanceref apuf_array_2__apuf_instance))
          (portref (member o_response 5))
          )
         )
         (net (rename o_response_1_ "o_response[1]") (joined
          (portref o_response_arb (instanceref apuf_array_1__apuf_instance))
          (portref (member o_response 6))
          )
         )
         (net (rename o_response_0_ "o_response[0]") (joined
          (portref o_response_arb (instanceref apuf_array_0__apuf_instance))
          (portref (member o_response 7))
          )
         )
       )
     )
   )
   (cell toplevel (celltype GENERIC)
     (view view_1 (viewtype NETLIST)
       (interface 
        (port i_clk (direction INPUT))
        (port i_nrst (direction INPUT))
        (port i_uart_rx (direction INPUT))
        (port o_uart_tx (direction OUTPUT))
       )
       (contents
         (instance i_nrst_IBUF (viewref netlist (cellref IBUF (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property CAPACITANCE (string "DONT_CARE"))
           (property IBUF_DELAY_VALUE (string "0"))
           (property IFD_DELAY_VALUE (string "AUTO"))
         )
         (instance i_uart_rx_IBUF (viewref netlist (cellref IBUF (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property CAPACITANCE (string "DONT_CARE"))
           (property IBUF_DELAY_VALUE (string "0"))
           (property IFD_DELAY_VALUE (string "AUTO"))
         )
         (instance o_uart_tx_OBUF (viewref netlist (cellref OBUF (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property CAPACITANCE (string "DONT_CARE"))
         )
         (instance mcs_0 (viewref view_1 (cellref microblaze_mcs_v1_4_0 (libraryref microblaze_mcs_v1_4_0_lib)))
           (property BUS_INFO (string "1:OUTPUT:GPO2<0:0>"))
         )
         (instance i_clk_BUFGP (viewref netlist (cellref BUFGP (libraryref hdi_primitives)))
           (property XILINX_REPORT_XFORM (string "BUFGP"))
           (property XSTLIB (boolean (true)))
         )
         (instance apuf_multi_inst_1 (viewref view_1 (cellref apuf_multi (libraryref toplevel_lib)))
           (property BUS_INFO (string "8:OUTPUT:o_response<7:0>"))
           (property NLW_UNIQUE_ID (integer 0))
           (property NLW_MACRO_TAG (integer 1))
           (property NLW_MACRO_ALIAS (string "apuf_multi_apuf_multi_inst_1"))
         )
         (instance apuf_multi_inst_2 (viewref view_1 (cellref apuf_multi_HDI_30 (libraryref toplevel_lib)))
           (property BUS_INFO (string "8:OUTPUT:o_response<7:0>"))
           (property NLW_UNIQUE_ID (integer 1))
           (property NLW_MACRO_TAG (integer 18))
           (property NLW_MACRO_ALIAS (string "apuf_multi_NO1_apuf_multi_inst_2"))
         )
         (instance i_nrst_INV_2_o1_INV_0 (viewref netlist (cellref LUT1 (libraryref hdi_primitives)))
           (property XSTLIB (boolean (true)))
           (property INIT (string "2'h1"))
           (property XILINX_LEGACY_PRIM (string "INV"))
           (property XILINX_REPORT_XFORM (string "INV"))
         )
         (net i_clk_BUFGP (joined
          (portref Clk (instanceref mcs_0))
          (portref O (instanceref i_clk_BUFGP))
          )
         )
         (net i_nrst_IBUF (joined
          (portref O (instanceref i_nrst_IBUF))
          (portref I0 (instanceref i_nrst_INV_2_o1_INV_0))
          )
         )
         (net i_uart_rx_IBUF (joined
          (portref O (instanceref i_uart_rx_IBUF))
          (portref UART_Rx (instanceref mcs_0))
          )
         )
         (net (rename s_ublaze_io1_15_ "s_ublaze_io1[15]") (joined
          (portref (member i_challenge 0) (instanceref apuf_multi_inst_1))
          (portref (member i_challenge 0) (instanceref apuf_multi_inst_2))
          (portref (member GPO1 0) (instanceref mcs_0))
          )
         )
         (net (rename s_ublaze_io1_14_ "s_ublaze_io1[14]") (joined
          (portref (member i_challenge 1) (instanceref apuf_multi_inst_1))
          (portref (member i_challenge 1) (instanceref apuf_multi_inst_2))
          (portref (member GPO1 1) (instanceref mcs_0))
          )
         )
         (net (rename s_ublaze_io1_13_ "s_ublaze_io1[13]") (joined
          (portref (member i_challenge 2) (instanceref apuf_multi_inst_1))
          (portref (member i_challenge 2) (instanceref apuf_multi_inst_2))
          (portref (member GPO1 2) (instanceref mcs_0))
          )
         )
         (net (rename s_ublaze_io1_12_ "s_ublaze_io1[12]") (joined
          (portref (member i_challenge 3) (instanceref apuf_multi_inst_1))
          (portref (member i_challenge 3) (instanceref apuf_multi_inst_2))
          (portref (member GPO1 3) (instanceref mcs_0))
          )
         )
         (net (rename s_ublaze_io1_11_ "s_ublaze_io1[11]") (joined
          (portref (member i_challenge 4) (instanceref apuf_multi_inst_1))
          (portref (member i_challenge 4) (instanceref apuf_multi_inst_2))
          (portref (member GPO1 4) (instanceref mcs_0))
          )
         )
         (net (rename s_ublaze_io1_10_ "s_ublaze_io1[10]") (joined
          (portref (member i_challenge 5) (instanceref apuf_multi_inst_1))
          (portref (member i_challenge 5) (instanceref apuf_multi_inst_2))
          (portref (member GPO1 5) (instanceref mcs_0))
          )
         )
         (net (rename s_ublaze_io1_9_ "s_ublaze_io1[9]") (joined
          (portref (member i_challenge 6) (instanceref apuf_multi_inst_1))
          (portref (member i_challenge 6) (instanceref apuf_multi_inst_2))
          (portref (member GPO1 6) (instanceref mcs_0))
          )
         )
         (net (rename s_ublaze_io1_8_ "s_ublaze_io1[8]") (joined
          (portref (member i_challenge 7) (instanceref apuf_multi_inst_1))
          (portref (member i_challenge 7) (instanceref apuf_multi_inst_2))
          (portref (member GPO1 7) (instanceref mcs_0))
          )
         )
         (net (rename s_ublaze_io1_7_ "s_ublaze_io1[7]") (joined
          (portref (member i_challenge 8) (instanceref apuf_multi_inst_1))
          (portref (member i_challenge 8) (instanceref apuf_multi_inst_2))
          (portref (member GPO1 8) (instanceref mcs_0))
          )
         )
         (net (rename s_ublaze_io1_6_ "s_ublaze_io1[6]") (joined
          (portref (member i_challenge 9) (instanceref apuf_multi_inst_1))
          (portref (member i_challenge 9) (instanceref apuf_multi_inst_2))
          (portref (member GPO1 9) (instanceref mcs_0))
          )
         )
         (net (rename s_ublaze_io1_5_ "s_ublaze_io1[5]") (joined
          (portref (member i_challenge 10) (instanceref apuf_multi_inst_1))
          (portref (member i_challenge 10) (instanceref apuf_multi_inst_2))
          (portref (member GPO1 10) (instanceref mcs_0))
          )
         )
         (net (rename s_ublaze_io1_4_ "s_ublaze_io1[4]") (joined
          (portref (member i_challenge 11) (instanceref apuf_multi_inst_1))
          (portref (member i_challenge 11) (instanceref apuf_multi_inst_2))
          (portref (member GPO1 11) (instanceref mcs_0))
          )
         )
         (net (rename s_ublaze_io1_3_ "s_ublaze_io1[3]") (joined
          (portref (member i_challenge 12) (instanceref apuf_multi_inst_1))
          (portref (member i_challenge 12) (instanceref apuf_multi_inst_2))
          (portref (member GPO1 12) (instanceref mcs_0))
          )
         )
         (net (rename s_ublaze_io1_2_ "s_ublaze_io1[2]") (joined
          (portref (member i_challenge 13) (instanceref apuf_multi_inst_1))
          (portref (member i_challenge 13) (instanceref apuf_multi_inst_2))
          (portref (member GPO1 13) (instanceref mcs_0))
          )
         )
         (net (rename s_ublaze_io1_1_ "s_ublaze_io1[1]") (joined
          (portref (member i_challenge 14) (instanceref apuf_multi_inst_1))
          (portref (member i_challenge 14) (instanceref apuf_multi_inst_2))
          (portref (member GPO1 14) (instanceref mcs_0))
          )
         )
         (net (rename s_ublaze_io1_0_ "s_ublaze_io1[0]") (joined
          (portref (member i_challenge 15) (instanceref apuf_multi_inst_1))
          (portref (member i_challenge 15) (instanceref apuf_multi_inst_2))
          (portref (member GPO1 15) (instanceref mcs_0))
          )
         )
         (net s_ublaze_io2_o (joined
          (portref i_pulse (instanceref apuf_multi_inst_1))
          (portref i_pulse (instanceref apuf_multi_inst_2))
          (portref GPO2_0_ (instanceref mcs_0))
          )
         )
         (net o_uart_tx_OBUF (joined
          (portref I (instanceref o_uart_tx_OBUF))
          (portref UART_Tx (instanceref mcs_0))
          )
         )
         (net i_nrst_INV_2_o (joined
          (portref Reset (instanceref mcs_0))
          (portref O (instanceref i_nrst_INV_2_o1_INV_0))
          )
         )
         (net (rename s_ublaze_io2_i_7_ "s_ublaze_io2_i[7]") (joined
          (portref (member o_response 0) (instanceref apuf_multi_inst_1))
          (portref (member GPI1 8) (instanceref mcs_0))
          )
         )
         (net (rename s_ublaze_io2_i_6_ "s_ublaze_io2_i[6]") (joined
          (portref (member o_response 1) (instanceref apuf_multi_inst_1))
          (portref (member GPI1 9) (instanceref mcs_0))
          )
         )
         (net (rename s_ublaze_io2_i_5_ "s_ublaze_io2_i[5]") (joined
          (portref (member o_response 2) (instanceref apuf_multi_inst_1))
          (portref (member GPI1 10) (instanceref mcs_0))
          )
         )
         (net (rename s_ublaze_io2_i_4_ "s_ublaze_io2_i[4]") (joined
          (portref (member o_response 3) (instanceref apuf_multi_inst_1))
          (portref (member GPI1 11) (instanceref mcs_0))
          )
         )
         (net (rename s_ublaze_io2_i_3_ "s_ublaze_io2_i[3]") (joined
          (portref (member o_response 4) (instanceref apuf_multi_inst_1))
          (portref (member GPI1 12) (instanceref mcs_0))
          )
         )
         (net (rename s_ublaze_io2_i_2_ "s_ublaze_io2_i[2]") (joined
          (portref (member o_response 5) (instanceref apuf_multi_inst_1))
          (portref (member GPI1 13) (instanceref mcs_0))
          )
         )
         (net (rename s_ublaze_io2_i_1_ "s_ublaze_io2_i[1]") (joined
          (portref (member o_response 6) (instanceref apuf_multi_inst_1))
          (portref (member GPI1 14) (instanceref mcs_0))
          )
         )
         (net (rename s_ublaze_io2_i_0_ "s_ublaze_io2_i[0]") (joined
          (portref (member o_response 7) (instanceref apuf_multi_inst_1))
          (portref (member GPI1 15) (instanceref mcs_0))
          )
         )
         (net (rename s_ublaze_io2_i_15_ "s_ublaze_io2_i[15]") (joined
          (portref (member o_response 0) (instanceref apuf_multi_inst_2))
          (portref (member GPI1 0) (instanceref mcs_0))
          )
         )
         (net (rename s_ublaze_io2_i_14_ "s_ublaze_io2_i[14]") (joined
          (portref (member o_response 1) (instanceref apuf_multi_inst_2))
          (portref (member GPI1 1) (instanceref mcs_0))
          )
         )
         (net (rename s_ublaze_io2_i_13_ "s_ublaze_io2_i[13]") (joined
          (portref (member o_response 2) (instanceref apuf_multi_inst_2))
          (portref (member GPI1 2) (instanceref mcs_0))
          )
         )
         (net (rename s_ublaze_io2_i_12_ "s_ublaze_io2_i[12]") (joined
          (portref (member o_response 3) (instanceref apuf_multi_inst_2))
          (portref (member GPI1 3) (instanceref mcs_0))
          )
         )
         (net (rename s_ublaze_io2_i_11_ "s_ublaze_io2_i[11]") (joined
          (portref (member o_response 4) (instanceref apuf_multi_inst_2))
          (portref (member GPI1 4) (instanceref mcs_0))
          )
         )
         (net (rename s_ublaze_io2_i_10_ "s_ublaze_io2_i[10]") (joined
          (portref (member o_response 5) (instanceref apuf_multi_inst_2))
          (portref (member GPI1 5) (instanceref mcs_0))
          )
         )
         (net (rename s_ublaze_io2_i_9_ "s_ublaze_io2_i[9]") (joined
          (portref (member o_response 6) (instanceref apuf_multi_inst_2))
          (portref (member GPI1 6) (instanceref mcs_0))
          )
         )
         (net (rename s_ublaze_io2_i_8_ "s_ublaze_io2_i[8]") (joined
          (portref (member o_response 7) (instanceref apuf_multi_inst_2))
          (portref (member GPI1 7) (instanceref mcs_0))
          )
         )
         (net i_clk (joined
          (portref I (instanceref i_clk_BUFGP))
          (portref i_clk)
          )
         )
         (net i_nrst (joined
          (portref I (instanceref i_nrst_IBUF))
          (portref i_nrst)
          )
         )
         (net i_uart_rx (joined
          (portref I (instanceref i_uart_rx_IBUF))
          (portref i_uart_rx)
          )
         )
         (net o_uart_tx (joined
          (portref O (instanceref o_uart_tx_OBUF))
          (portref o_uart_tx)
          )
         )
       )

           (property TYPE (string "toplevel"))
           (property SHREG_MIN_SIZE (string "-1"))
           (property X_CORE_INFO (string "microblaze_mcs_v1_4, Xilinx CORE Generator 14.7"))
           (property SHREG_EXTRACT_NGC (string "Yes"))
           (property NLW_UNIQUE_ID (integer 0))
           (property NLW_MACRO_TAG (integer 0))
           (property NLW_MACRO_ALIAS (string "toplevel_toplevel"))
     )
   )
  )
(comment "Reference To The Cell Of Highest Level")

  (design toplevel
    (cellref toplevel (libraryref toplevel_lib))
    (property PART (string "xc6slx25ftg256-2"))
  )
)
