

================================================================
== Vivado HLS Report for 'sort_knn'
================================================================
* Date:           Wed Oct  2 01:16:10 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        digitrec.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.644 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2752|     2752| 27.520 us | 27.520 us |  2752|  2752|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- flatten_outer   |       80|       80|         8|          -|          -|    10|    no    |
        | + flatten_inner  |        6|        6|         2|          -|          -|     3|    no    |
        |- bubble_outer    |     2670|     2670|        89|          -|          -|    30|    no    |
        | + bubble_inner   |       87|       87|         3|          -|          -|    29|    no    |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    192|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    182|    -|
|Register         |        -|      -|     150|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     150|    374|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln321_fu_261_p2   |     +    |      0|  0|  15|           6|           6|
    |i_V_fu_190_p2         |     +    |      0|  0|  13|           4|           1|
    |i_fu_282_p2           |     +    |      0|  0|  15|           5|           1|
    |j_1_fu_294_p2         |     +    |      0|  0|  15|           5|           1|
    |j_fu_242_p2           |     +    |      0|  0|  10|           2|           1|
    |ret_V_1_fu_252_p2     |     +    |      0|  0|  44|          37|          37|
    |ret_V_fu_212_p2       |     -    |      0|  0|  15|           7|           7|
    |sub_ln321_fu_230_p2   |     -    |      0|  0|  15|           6|           6|
    |icmp_ln121_fu_236_p2  |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln129_fu_276_p2  |   icmp   |      0|  0|  11|           5|           3|
    |icmp_ln130_fu_288_p2  |   icmp   |      0|  0|  11|           5|           3|
    |icmp_ln887_fu_184_p2  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln895_fu_310_p2  |   icmp   |      0|  0|  11|           6|           6|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 192|          94|          78|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  44|          9|    1|          9|
    |i1_0_reg_162                 |   9|          2|    5|         10|
    |i_op_assign_reg_151          |   9|          2|    2|          4|
    |j2_0_reg_173                 |   9|          2|    5|         10|
    |sorted_distances_V_address0  |  21|          4|    5|         20|
    |sorted_distances_V_address1  |  15|          3|    5|         15|
    |sorted_distances_V_d0        |  15|          3|    6|         18|
    |sorted_labels_V_address0     |  21|          4|    5|         20|
    |sorted_labels_V_address1     |  15|          3|    5|         15|
    |sorted_labels_V_d0           |  15|          3|    4|         12|
    |t_V_reg_138                  |   9|          2|    4|          8|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 182|         37|   47|        141|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   8|   0|    8|          0|
    |i1_0_reg_162                    |   5|   0|    5|          0|
    |i_V_reg_319                     |   4|   0|    4|          0|
    |i_op_assign_reg_151             |   2|   0|    2|          0|
    |i_reg_355                       |   5|   0|    5|          0|
    |icmp_ln895_reg_388              |   1|   0|    1|          0|
    |j2_0_reg_173                    |   5|   0|    5|          0|
    |j_1_reg_363                     |   5|   0|    5|          0|
    |j_reg_337                       |   2|   0|    2|          0|
    |lhs_V_reg_324                   |  36|   0|   37|          1|
    |ret_V_1_reg_342                 |  37|   0|   37|          0|
    |sorted_distances_V_a_1_reg_378  |   5|   0|    5|          0|
    |sorted_distances_V_a_2_reg_383  |   5|   0|    5|          0|
    |sorted_labels_V_addr_1_reg_392  |   5|   0|    5|          0|
    |sorted_labels_V_addr_2_reg_398  |   5|   0|    5|          0|
    |sub_ln321_reg_329               |   6|   0|    6|          0|
    |t_V_reg_138                     |   4|   0|    4|          0|
    |zext_ln131_1_reg_373            |   5|   0|   64|         59|
    |zext_ln131_reg_368              |   5|   0|   64|         59|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 150|   0|  269|        119|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |      sort_knn      | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |      sort_knn      | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |      sort_knn      | return value |
|ap_done                      | out |    1| ap_ctrl_hs |      sort_knn      | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |      sort_knn      | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |      sort_knn      | return value |
|knn_set_V_address0           | out |    5|  ap_memory |      knn_set_V     |     array    |
|knn_set_V_ce0                | out |    1|  ap_memory |      knn_set_V     |     array    |
|knn_set_V_q0                 |  in |    6|  ap_memory |      knn_set_V     |     array    |
|sorted_distances_V_address0  | out |    5|  ap_memory | sorted_distances_V |     array    |
|sorted_distances_V_ce0       | out |    1|  ap_memory | sorted_distances_V |     array    |
|sorted_distances_V_we0       | out |    1|  ap_memory | sorted_distances_V |     array    |
|sorted_distances_V_d0        | out |    6|  ap_memory | sorted_distances_V |     array    |
|sorted_distances_V_q0        |  in |    6|  ap_memory | sorted_distances_V |     array    |
|sorted_distances_V_address1  | out |    5|  ap_memory | sorted_distances_V |     array    |
|sorted_distances_V_ce1       | out |    1|  ap_memory | sorted_distances_V |     array    |
|sorted_distances_V_we1       | out |    1|  ap_memory | sorted_distances_V |     array    |
|sorted_distances_V_d1        | out |    6|  ap_memory | sorted_distances_V |     array    |
|sorted_distances_V_q1        |  in |    6|  ap_memory | sorted_distances_V |     array    |
|sorted_labels_V_address0     | out |    5|  ap_memory |   sorted_labels_V  |     array    |
|sorted_labels_V_ce0          | out |    1|  ap_memory |   sorted_labels_V  |     array    |
|sorted_labels_V_we0          | out |    1|  ap_memory |   sorted_labels_V  |     array    |
|sorted_labels_V_d0           | out |    4|  ap_memory |   sorted_labels_V  |     array    |
|sorted_labels_V_q0           |  in |    4|  ap_memory |   sorted_labels_V  |     array    |
|sorted_labels_V_address1     | out |    5|  ap_memory |   sorted_labels_V  |     array    |
|sorted_labels_V_ce1          | out |    1|  ap_memory |   sorted_labels_V  |     array    |
|sorted_labels_V_we1          | out |    1|  ap_memory |   sorted_labels_V  |     array    |
|sorted_labels_V_d1           | out |    4|  ap_memory |   sorted_labels_V  |     array    |
|sorted_labels_V_q1           |  in |    4|  ap_memory |   sorted_labels_V  |     array    |
+-----------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 2 
4 --> 3 
5 --> 6 
6 --> 7 5 
7 --> 8 
8 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %1" [digitrec.cpp:120]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%t_V = phi i4 [ 0, %0 ], [ %i_V, %flatten_outer_end ]"   --->   Operation 10 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.30ns)   --->   "%icmp_ln887 = icmp eq i4 %t_V, -6" [digitrec.cpp:120]   --->   Operation 11 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.73ns)   --->   "%i_V = add i4 %t_V, 1" [digitrec.cpp:120]   --->   Operation 13 'add' 'i_V' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %.preheader.preheader, label %flatten_outer_begin" [digitrec.cpp:120]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [digitrec.cpp:120]   --->   Operation 15 'specloopname' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4)" [digitrec.cpp:120]   --->   Operation 16 'specregionbegin' 'tmp' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln1352 = zext i4 %t_V to i7" [digitrec.cpp:122]   --->   Operation 17 'zext' 'zext_ln1352' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %t_V, i2 0)" [digitrec.cpp:122]   --->   Operation 18 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln1352_1 = zext i6 %shl_ln to i7" [digitrec.cpp:122]   --->   Operation 19 'zext' 'zext_ln1352_1' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.82ns)   --->   "%ret_V = sub i7 %zext_ln1352_1, %zext_ln1352" [digitrec.cpp:122]   --->   Operation 20 'sub' 'ret_V' <Predicate = (!icmp_ln887)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln1352 = sext i7 %ret_V to i36" [digitrec.cpp:122]   --->   Operation 21 'sext' 'sext_ln1352' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%lhs_V = zext i36 %sext_ln1352 to i37" [digitrec.cpp:122]   --->   Operation 22 'zext' 'lhs_V' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i4 %t_V to i6" [digitrec.cpp:122]   --->   Operation 23 'zext' 'zext_ln321' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.82ns)   --->   "%sub_ln321 = sub i6 %shl_ln, %zext_ln321" [digitrec.cpp:122]   --->   Operation 24 'sub' 'sub_ln321' <Predicate = (!icmp_ln887)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.76ns)   --->   "br label %2" [digitrec.cpp:121]   --->   Operation 25 'br' <Predicate = (!icmp_ln887)> <Delay = 1.76>
ST_2 : Operation 26 [1/1] (1.76ns)   --->   "br label %.preheader" [digitrec.cpp:129]   --->   Operation 26 'br' <Predicate = (icmp_ln887)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 4.14>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%i_op_assign = phi i2 [ 0, %flatten_outer_begin ], [ %j, %3 ]"   --->   Operation 27 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.95ns)   --->   "%icmp_ln121 = icmp eq i2 %i_op_assign, -1" [digitrec.cpp:121]   --->   Operation 28 'icmp' 'icmp_ln121' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 29 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.56ns)   --->   "%j = add i2 %i_op_assign, 1" [digitrec.cpp:121]   --->   Operation 30 'add' 'j' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln121, label %flatten_outer_end, label %3" [digitrec.cpp:121]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%rhs_V = zext i2 %i_op_assign to i37" [digitrec.cpp:122]   --->   Operation 32 'zext' 'rhs_V' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (2.71ns)   --->   "%ret_V_1 = add nsw i37 %rhs_V, %lhs_V" [digitrec.cpp:122]   --->   Operation 33 'add' 'ret_V_1' <Predicate = (!icmp_ln121)> <Delay = 2.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln321_1 = zext i2 %i_op_assign to i6" [digitrec.cpp:122]   --->   Operation 34 'zext' 'zext_ln321_1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.82ns)   --->   "%add_ln321 = add i6 %sub_ln321, %zext_ln321_1" [digitrec.cpp:122]   --->   Operation 35 'add' 'add_ln321' <Predicate = (!icmp_ln121)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln321 = sext i6 %add_ln321 to i64" [digitrec.cpp:122]   --->   Operation 36 'sext' 'sext_ln321' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%knn_set_V_addr = getelementptr [30 x i6]* %knn_set_V, i64 0, i64 %sext_ln321" [digitrec.cpp:122]   --->   Operation 37 'getelementptr' 'knn_set_V_addr' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_3 : Operation 38 [2/2] (2.32ns)   --->   "%knn_set_V_load = load i6* %knn_set_V_addr, align 1" [digitrec.cpp:122]   --->   Operation 38 'load' 'knn_set_V_load' <Predicate = (!icmp_ln121)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 30> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp)" [digitrec.cpp:125]   --->   Operation 39 'specregionend' 'empty_5' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br label %1" [digitrec.cpp:120]   --->   Operation 40 'br' <Predicate = (icmp_ln121)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.64>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [digitrec.cpp:121]   --->   Operation 41 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i37 %ret_V_1 to i64" [digitrec.cpp:122]   --->   Operation 42 'zext' 'zext_ln544' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/2] (2.32ns)   --->   "%knn_set_V_load = load i6* %knn_set_V_addr, align 1" [digitrec.cpp:122]   --->   Operation 43 'load' 'knn_set_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 30> <RAM>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%sorted_distances_V_a = getelementptr [30 x i6]* %sorted_distances_V, i64 0, i64 %zext_ln544" [digitrec.cpp:122]   --->   Operation 44 'getelementptr' 'sorted_distances_V_a' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (2.32ns)   --->   "store i6 %knn_set_V_load, i6* %sorted_distances_V_a, align 1" [digitrec.cpp:122]   --->   Operation 45 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 30> <RAM>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%sorted_labels_V_addr = getelementptr [30 x i4]* %sorted_labels_V, i64 0, i64 %zext_ln544" [digitrec.cpp:123]   --->   Operation 46 'getelementptr' 'sorted_labels_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (2.32ns)   --->   "store i4 %t_V, i4* %sorted_labels_V_addr, align 1" [digitrec.cpp:123]   --->   Operation 47 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 30> <RAM>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "br label %2" [digitrec.cpp:121]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 1.78>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%i1_0 = phi i5 [ %i, %bubble_outer_end ], [ 0, %.preheader.preheader ]"   --->   Operation 49 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (1.36ns)   --->   "%icmp_ln129 = icmp eq i5 %i1_0, -2" [digitrec.cpp:129]   --->   Operation 50 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)"   --->   Operation 51 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (1.78ns)   --->   "%i = add i5 %i1_0, 1" [digitrec.cpp:129]   --->   Operation 52 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %icmp_ln129, label %7, label %bubble_outer_begin" [digitrec.cpp:129]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [digitrec.cpp:129]   --->   Operation 54 'specloopname' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str6)" [digitrec.cpp:129]   --->   Operation 55 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (1.76ns)   --->   "br label %4" [digitrec.cpp:130]   --->   Operation 56 'br' <Predicate = (!icmp_ln129)> <Delay = 1.76>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "ret void" [digitrec.cpp:141]   --->   Operation 57 'ret' <Predicate = (icmp_ln129)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 4.10>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%j2_0 = phi i5 [ 0, %bubble_outer_begin ], [ %j_1, %._crit_edge ]"   --->   Operation 58 'phi' 'j2_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (1.36ns)   --->   "%icmp_ln130 = icmp eq i5 %j2_0, -3" [digitrec.cpp:130]   --->   Operation 59 'icmp' 'icmp_ln130' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 29, i64 29, i64 29)"   --->   Operation 60 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (1.78ns)   --->   "%j_1 = add i5 %j2_0, 1" [digitrec.cpp:131]   --->   Operation 61 'add' 'j_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %icmp_ln130, label %bubble_outer_end, label %5" [digitrec.cpp:130]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i5 %j2_0 to i64" [digitrec.cpp:131]   --->   Operation 63 'zext' 'zext_ln131' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln131_1 = zext i5 %j_1 to i64" [digitrec.cpp:131]   --->   Operation 64 'zext' 'zext_ln131_1' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%sorted_distances_V_a_1 = getelementptr [30 x i6]* %sorted_distances_V, i64 0, i64 %zext_ln131" [digitrec.cpp:131]   --->   Operation 65 'getelementptr' 'sorted_distances_V_a_1' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_6 : Operation 66 [2/2] (2.32ns)   --->   "%sorted_distances_V_l = load i6* %sorted_distances_V_a_1, align 1" [digitrec.cpp:131]   --->   Operation 66 'load' 'sorted_distances_V_l' <Predicate = (!icmp_ln130)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 30> <RAM>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%sorted_distances_V_a_2 = getelementptr [30 x i6]* %sorted_distances_V, i64 0, i64 %zext_ln131_1" [digitrec.cpp:131]   --->   Operation 67 'getelementptr' 'sorted_distances_V_a_2' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_6 : Operation 68 [2/2] (2.32ns)   --->   "%t_V_1 = load i6* %sorted_distances_V_a_2, align 1" [digitrec.cpp:131]   --->   Operation 68 'load' 't_V_1' <Predicate = (!icmp_ln130)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 30> <RAM>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str6, i32 %tmp_1)" [digitrec.cpp:140]   --->   Operation 69 'specregionend' 'empty_8' <Predicate = (icmp_ln130)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "br label %.preheader" [digitrec.cpp:129]   --->   Operation 70 'br' <Predicate = (icmp_ln130)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 4.64>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str7) nounwind" [digitrec.cpp:130]   --->   Operation 71 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/2] (2.32ns)   --->   "%sorted_distances_V_l = load i6* %sorted_distances_V_a_1, align 1" [digitrec.cpp:131]   --->   Operation 72 'load' 'sorted_distances_V_l' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 30> <RAM>
ST_7 : Operation 73 [1/2] (2.32ns)   --->   "%t_V_1 = load i6* %sorted_distances_V_a_2, align 1" [digitrec.cpp:131]   --->   Operation 73 'load' 't_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 30> <RAM>
ST_7 : Operation 74 [1/1] (1.42ns)   --->   "%icmp_ln895 = icmp ugt i6 %sorted_distances_V_l, %t_V_1" [digitrec.cpp:131]   --->   Operation 74 'icmp' 'icmp_ln895' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895, label %6, label %._crit_edge" [digitrec.cpp:131]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%sorted_labels_V_addr_1 = getelementptr [30 x i4]* %sorted_labels_V, i64 0, i64 %zext_ln131_1" [digitrec.cpp:133]   --->   Operation 76 'getelementptr' 'sorted_labels_V_addr_1' <Predicate = (icmp_ln895)> <Delay = 0.00>
ST_7 : Operation 77 [2/2] (2.32ns)   --->   "%l_V = load i4* %sorted_labels_V_addr_1, align 1" [digitrec.cpp:133]   --->   Operation 77 'load' 'l_V' <Predicate = (icmp_ln895)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 30> <RAM>
ST_7 : Operation 78 [1/1] (2.32ns)   --->   "store i6 %sorted_distances_V_l, i6* %sorted_distances_V_a_2, align 1" [digitrec.cpp:134]   --->   Operation 78 'store' <Predicate = (icmp_ln895)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 30> <RAM>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%sorted_labels_V_addr_2 = getelementptr [30 x i4]* %sorted_labels_V, i64 0, i64 %zext_ln131" [digitrec.cpp:135]   --->   Operation 79 'getelementptr' 'sorted_labels_V_addr_2' <Predicate = (icmp_ln895)> <Delay = 0.00>
ST_7 : Operation 80 [2/2] (2.32ns)   --->   "%sorted_labels_V_load = load i4* %sorted_labels_V_addr_2, align 1" [digitrec.cpp:135]   --->   Operation 80 'load' 'sorted_labels_V_load' <Predicate = (icmp_ln895)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 30> <RAM>
ST_7 : Operation 81 [1/1] (2.32ns)   --->   "store i6 %t_V_1, i6* %sorted_distances_V_a_1, align 1" [digitrec.cpp:136]   --->   Operation 81 'store' <Predicate = (icmp_ln895)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 30> <RAM>

State 8 <SV = 5> <Delay = 4.64>
ST_8 : Operation 82 [1/2] (2.32ns)   --->   "%l_V = load i4* %sorted_labels_V_addr_1, align 1" [digitrec.cpp:133]   --->   Operation 82 'load' 'l_V' <Predicate = (icmp_ln895)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 30> <RAM>
ST_8 : Operation 83 [1/2] (2.32ns)   --->   "%sorted_labels_V_load = load i4* %sorted_labels_V_addr_2, align 1" [digitrec.cpp:135]   --->   Operation 83 'load' 'sorted_labels_V_load' <Predicate = (icmp_ln895)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 30> <RAM>
ST_8 : Operation 84 [1/1] (2.32ns)   --->   "store i4 %sorted_labels_V_load, i4* %sorted_labels_V_addr_1, align 1" [digitrec.cpp:135]   --->   Operation 84 'store' <Predicate = (icmp_ln895)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 30> <RAM>
ST_8 : Operation 85 [1/1] (2.32ns)   --->   "store i4 %l_V, i4* %sorted_labels_V_addr_2, align 1" [digitrec.cpp:137]   --->   Operation 85 'store' <Predicate = (icmp_ln895)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 30> <RAM>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "br label %._crit_edge" [digitrec.cpp:138]   --->   Operation 86 'br' <Predicate = (icmp_ln895)> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "br label %4" [digitrec.cpp:130]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ knn_set_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sorted_distances_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ sorted_labels_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln120               (br               ) [ 011110000]
t_V                    (phi              ) [ 001010000]
icmp_ln887             (icmp             ) [ 001110000]
empty                  (speclooptripcount) [ 000000000]
i_V                    (add              ) [ 011110000]
br_ln120               (br               ) [ 000000000]
specloopname_ln120     (specloopname     ) [ 000000000]
tmp                    (specregionbegin  ) [ 000110000]
zext_ln1352            (zext             ) [ 000000000]
shl_ln                 (bitconcatenate   ) [ 000000000]
zext_ln1352_1          (zext             ) [ 000000000]
ret_V                  (sub              ) [ 000000000]
sext_ln1352            (sext             ) [ 000000000]
lhs_V                  (zext             ) [ 000110000]
zext_ln321             (zext             ) [ 000000000]
sub_ln321              (sub              ) [ 000110000]
br_ln121               (br               ) [ 001110000]
br_ln129               (br               ) [ 001111111]
i_op_assign            (phi              ) [ 000100000]
icmp_ln121             (icmp             ) [ 001110000]
empty_4                (speclooptripcount) [ 000000000]
j                      (add              ) [ 001110000]
br_ln121               (br               ) [ 000000000]
rhs_V                  (zext             ) [ 000000000]
ret_V_1                (add              ) [ 000010000]
zext_ln321_1           (zext             ) [ 000000000]
add_ln321              (add              ) [ 000000000]
sext_ln321             (sext             ) [ 000000000]
knn_set_V_addr         (getelementptr    ) [ 000010000]
empty_5                (specregionend    ) [ 000000000]
br_ln120               (br               ) [ 011110000]
specloopname_ln121     (specloopname     ) [ 000000000]
zext_ln544             (zext             ) [ 000000000]
knn_set_V_load         (load             ) [ 000000000]
sorted_distances_V_a   (getelementptr    ) [ 000000000]
store_ln122            (store            ) [ 000000000]
sorted_labels_V_addr   (getelementptr    ) [ 000000000]
store_ln123            (store            ) [ 000000000]
br_ln121               (br               ) [ 001110000]
i1_0                   (phi              ) [ 000001000]
icmp_ln129             (icmp             ) [ 000001111]
empty_6                (speclooptripcount) [ 000000000]
i                      (add              ) [ 001001111]
br_ln129               (br               ) [ 000000000]
specloopname_ln129     (specloopname     ) [ 000000000]
tmp_1                  (specregionbegin  ) [ 000000111]
br_ln130               (br               ) [ 000001111]
ret_ln141              (ret              ) [ 000000000]
j2_0                   (phi              ) [ 000000100]
icmp_ln130             (icmp             ) [ 000001111]
empty_7                (speclooptripcount) [ 000000000]
j_1                    (add              ) [ 000001111]
br_ln130               (br               ) [ 000000000]
zext_ln131             (zext             ) [ 000000010]
zext_ln131_1           (zext             ) [ 000000010]
sorted_distances_V_a_1 (getelementptr    ) [ 000000010]
sorted_distances_V_a_2 (getelementptr    ) [ 000000010]
empty_8                (specregionend    ) [ 000000000]
br_ln129               (br               ) [ 001001111]
specloopname_ln130     (specloopname     ) [ 000000000]
sorted_distances_V_l   (load             ) [ 000000000]
t_V_1                  (load             ) [ 000000000]
icmp_ln895             (icmp             ) [ 000001111]
br_ln131               (br               ) [ 000000000]
sorted_labels_V_addr_1 (getelementptr    ) [ 000000001]
store_ln134            (store            ) [ 000000000]
sorted_labels_V_addr_2 (getelementptr    ) [ 000000001]
store_ln136            (store            ) [ 000000000]
l_V                    (load             ) [ 000000000]
sorted_labels_V_load   (load             ) [ 000000000]
store_ln135            (store            ) [ 000000000]
store_ln137            (store            ) [ 000000000]
br_ln138               (br               ) [ 000000000]
br_ln130               (br               ) [ 000001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="knn_set_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sorted_distances_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sorted_distances_V"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sorted_labels_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sorted_labels_V"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="knn_set_V_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="6" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="6" slack="0"/>
<pin id="58" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="knn_set_V_addr/3 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="5" slack="0"/>
<pin id="63" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="64" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="knn_set_V_load/3 "/>
</bind>
</comp>

<comp id="67" class="1004" name="sorted_distances_V_a_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="6" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="37" slack="0"/>
<pin id="71" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sorted_distances_V_a/4 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="5" slack="0"/>
<pin id="76" dir="0" index="1" bw="6" slack="0"/>
<pin id="77" dir="0" index="2" bw="0" slack="0"/>
<pin id="109" dir="0" index="4" bw="5" slack="0"/>
<pin id="110" dir="0" index="5" bw="6" slack="2147483647"/>
<pin id="111" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="6" slack="0"/>
<pin id="112" dir="1" index="7" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln122/4 sorted_distances_V_l/6 t_V_1/6 store_ln134/7 store_ln136/7 "/>
</bind>
</comp>

<comp id="81" class="1004" name="sorted_labels_V_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="4" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="37" slack="0"/>
<pin id="85" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sorted_labels_V_addr/4 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="5" slack="0"/>
<pin id="90" dir="0" index="1" bw="4" slack="0"/>
<pin id="91" dir="0" index="2" bw="0" slack="0"/>
<pin id="130" dir="0" index="4" bw="5" slack="0"/>
<pin id="131" dir="0" index="5" bw="4" slack="2147483647"/>
<pin id="132" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="4" slack="0"/>
<pin id="133" dir="1" index="7" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln123/4 l_V/7 sorted_labels_V_load/7 store_ln135/8 store_ln137/8 "/>
</bind>
</comp>

<comp id="94" class="1004" name="sorted_distances_V_a_1_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="6" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="5" slack="0"/>
<pin id="98" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sorted_distances_V_a_1/6 "/>
</bind>
</comp>

<comp id="102" class="1004" name="sorted_distances_V_a_2_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="6" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="5" slack="0"/>
<pin id="106" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sorted_distances_V_a_2/6 "/>
</bind>
</comp>

<comp id="114" class="1004" name="sorted_labels_V_addr_1_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="5" slack="1"/>
<pin id="118" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sorted_labels_V_addr_1/7 "/>
</bind>
</comp>

<comp id="123" class="1004" name="sorted_labels_V_addr_2_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="4" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="5" slack="1"/>
<pin id="127" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sorted_labels_V_addr_2/7 "/>
</bind>
</comp>

<comp id="138" class="1005" name="t_V_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="4" slack="1"/>
<pin id="140" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="t_V_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="1"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="4" slack="0"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="151" class="1005" name="i_op_assign_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="2" slack="1"/>
<pin id="153" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="i_op_assign_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="1"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="2" slack="0"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign/3 "/>
</bind>
</comp>

<comp id="162" class="1005" name="i1_0_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="5" slack="1"/>
<pin id="164" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="i1_0_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="5" slack="0"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="1" slack="1"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/5 "/>
</bind>
</comp>

<comp id="173" class="1005" name="j2_0_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="5" slack="1"/>
<pin id="175" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j2_0 (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="j2_0_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="1"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="5" slack="0"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j2_0/6 "/>
</bind>
</comp>

<comp id="184" class="1004" name="icmp_ln887_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="4" slack="0"/>
<pin id="186" dir="0" index="1" bw="4" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="i_V_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="4" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln1352_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="4" slack="0"/>
<pin id="198" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1352/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="shl_ln_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="6" slack="0"/>
<pin id="202" dir="0" index="1" bw="4" slack="0"/>
<pin id="203" dir="0" index="2" bw="1" slack="0"/>
<pin id="204" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="zext_ln1352_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="6" slack="0"/>
<pin id="210" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1352_1/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="ret_V_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="6" slack="0"/>
<pin id="214" dir="0" index="1" bw="4" slack="0"/>
<pin id="215" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="sext_ln1352_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="7" slack="0"/>
<pin id="220" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1352/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="lhs_V_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="7" slack="0"/>
<pin id="224" dir="1" index="1" bw="37" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="zext_ln321_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="0"/>
<pin id="228" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="sub_ln321_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="6" slack="0"/>
<pin id="232" dir="0" index="1" bw="4" slack="0"/>
<pin id="233" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln321/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="icmp_ln121_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="2" slack="0"/>
<pin id="238" dir="0" index="1" bw="2" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln121/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="j_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="2" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="rhs_V_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="2" slack="0"/>
<pin id="250" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="ret_V_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="2" slack="0"/>
<pin id="254" dir="0" index="1" bw="36" slack="1"/>
<pin id="255" dir="1" index="2" bw="37" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="zext_ln321_1_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="2" slack="0"/>
<pin id="259" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321_1/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="add_ln321_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="6" slack="1"/>
<pin id="263" dir="0" index="1" bw="2" slack="0"/>
<pin id="264" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="sext_ln321_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="6" slack="0"/>
<pin id="268" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln321/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="zext_ln544_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="37" slack="1"/>
<pin id="273" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="icmp_ln129_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="5" slack="0"/>
<pin id="278" dir="0" index="1" bw="5" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln129/5 "/>
</bind>
</comp>

<comp id="282" class="1004" name="i_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="5" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="288" class="1004" name="icmp_ln130_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="5" slack="0"/>
<pin id="290" dir="0" index="1" bw="5" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln130/6 "/>
</bind>
</comp>

<comp id="294" class="1004" name="j_1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="5" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/6 "/>
</bind>
</comp>

<comp id="300" class="1004" name="zext_ln131_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="5" slack="0"/>
<pin id="302" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln131/6 "/>
</bind>
</comp>

<comp id="305" class="1004" name="zext_ln131_1_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="5" slack="0"/>
<pin id="307" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln131_1/6 "/>
</bind>
</comp>

<comp id="310" class="1004" name="icmp_ln895_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="6" slack="0"/>
<pin id="312" dir="0" index="1" bw="6" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895/7 "/>
</bind>
</comp>

<comp id="319" class="1005" name="i_V_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="4" slack="0"/>
<pin id="321" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="324" class="1005" name="lhs_V_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="37" slack="1"/>
<pin id="326" dir="1" index="1" bw="37" slack="1"/>
</pin_list>
<bind>
<opset="lhs_V "/>
</bind>
</comp>

<comp id="329" class="1005" name="sub_ln321_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="6" slack="1"/>
<pin id="331" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln321 "/>
</bind>
</comp>

<comp id="337" class="1005" name="j_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="2" slack="0"/>
<pin id="339" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="342" class="1005" name="ret_V_1_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="37" slack="1"/>
<pin id="344" dir="1" index="1" bw="37" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_1 "/>
</bind>
</comp>

<comp id="347" class="1005" name="knn_set_V_addr_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="5" slack="1"/>
<pin id="349" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="knn_set_V_addr "/>
</bind>
</comp>

<comp id="355" class="1005" name="i_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="5" slack="0"/>
<pin id="357" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="363" class="1005" name="j_1_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="5" slack="0"/>
<pin id="365" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="368" class="1005" name="zext_ln131_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="64" slack="1"/>
<pin id="370" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln131 "/>
</bind>
</comp>

<comp id="373" class="1005" name="zext_ln131_1_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="64" slack="1"/>
<pin id="375" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln131_1 "/>
</bind>
</comp>

<comp id="378" class="1005" name="sorted_distances_V_a_1_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="5" slack="1"/>
<pin id="380" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sorted_distances_V_a_1 "/>
</bind>
</comp>

<comp id="383" class="1005" name="sorted_distances_V_a_2_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="5" slack="1"/>
<pin id="385" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sorted_distances_V_a_2 "/>
</bind>
</comp>

<comp id="388" class="1005" name="icmp_ln895_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="1"/>
<pin id="390" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln895 "/>
</bind>
</comp>

<comp id="392" class="1005" name="sorted_labels_V_addr_1_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="5" slack="1"/>
<pin id="394" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sorted_labels_V_addr_1 "/>
</bind>
</comp>

<comp id="398" class="1005" name="sorted_labels_V_addr_2_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="5" slack="1"/>
<pin id="400" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sorted_labels_V_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="32" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="54" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="72"><net_src comp="2" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="32" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="61" pin="3"/><net_sink comp="74" pin=1"/></net>

<net id="80"><net_src comp="67" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="32" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="81" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="32" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="94" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="32" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="102" pin="3"/><net_sink comp="74" pin=2"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="32" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="114" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="122"><net_src comp="74" pin="3"/><net_sink comp="74" pin=4"/></net>

<net id="128"><net_src comp="4" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="32" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="134"><net_src comp="123" pin="3"/><net_sink comp="88" pin=2"/></net>

<net id="135"><net_src comp="74" pin="7"/><net_sink comp="74" pin=1"/></net>

<net id="136"><net_src comp="88" pin="7"/><net_sink comp="88" pin=4"/></net>

<net id="137"><net_src comp="88" pin="3"/><net_sink comp="88" pin=1"/></net>

<net id="141"><net_src comp="6" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="149"><net_src comp="138" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="143" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="154"><net_src comp="24" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="151" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="38" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="162" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="176"><net_src comp="38" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="173" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="188"><net_src comp="143" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="8" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="143" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="14" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="199"><net_src comp="143" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="22" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="143" pin="4"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="24" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="211"><net_src comp="200" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="196" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="221"><net_src comp="212" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="218" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="143" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="200" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="226" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="155" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="26" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="155" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="30" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="251"><net_src comp="155" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="155" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="265"><net_src comp="257" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="269"><net_src comp="261" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="274"><net_src comp="271" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="280"><net_src comp="166" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="40" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="166" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="44" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="177" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="48" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="177" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="44" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="303"><net_src comp="177" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="308"><net_src comp="294" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="314"><net_src comp="74" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="74" pin="7"/><net_sink comp="310" pin=1"/></net>

<net id="322"><net_src comp="190" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="327"><net_src comp="222" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="332"><net_src comp="230" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="340"><net_src comp="242" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="345"><net_src comp="252" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="350"><net_src comp="54" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="358"><net_src comp="282" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="366"><net_src comp="294" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="371"><net_src comp="300" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="376"><net_src comp="305" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="381"><net_src comp="94" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="386"><net_src comp="102" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="391"><net_src comp="310" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="114" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="397"><net_src comp="392" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="401"><net_src comp="123" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="403"><net_src comp="398" pin="1"/><net_sink comp="88" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: knn_set_V | {}
	Port: sorted_distances_V | {4 7 }
	Port: sorted_labels_V | {4 8 }
 - Input state : 
	Port: sort_knn : knn_set_V | {3 4 }
	Port: sort_knn : sorted_distances_V | {6 7 }
	Port: sort_knn : sorted_labels_V | {7 8 }
  - Chain level:
	State 1
	State 2
		icmp_ln887 : 1
		i_V : 1
		br_ln120 : 2
		zext_ln1352 : 1
		shl_ln : 1
		zext_ln1352_1 : 2
		ret_V : 3
		sext_ln1352 : 4
		lhs_V : 5
		zext_ln321 : 1
		sub_ln321 : 2
	State 3
		icmp_ln121 : 1
		j : 1
		br_ln121 : 2
		rhs_V : 1
		ret_V_1 : 2
		zext_ln321_1 : 1
		add_ln321 : 2
		sext_ln321 : 3
		knn_set_V_addr : 4
		knn_set_V_load : 5
	State 4
		sorted_distances_V_a : 1
		store_ln122 : 2
		sorted_labels_V_addr : 1
		store_ln123 : 2
	State 5
		icmp_ln129 : 1
		i : 1
		br_ln129 : 2
	State 6
		icmp_ln130 : 1
		j_1 : 1
		br_ln130 : 2
		zext_ln131 : 1
		zext_ln131_1 : 2
		sorted_distances_V_a_1 : 2
		sorted_distances_V_l : 3
		sorted_distances_V_a_2 : 3
		t_V_1 : 4
	State 7
		icmp_ln895 : 1
		br_ln131 : 2
		l_V : 1
		store_ln134 : 1
		sorted_labels_V_load : 1
		store_ln136 : 1
	State 8
		store_ln135 : 1
		store_ln137 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |      i_V_fu_190      |    0    |    13   |
|          |       j_fu_242       |    0    |    10   |
|    add   |    ret_V_1_fu_252    |    0    |    43   |
|          |   add_ln321_fu_261   |    0    |    15   |
|          |       i_fu_282       |    0    |    15   |
|          |      j_1_fu_294      |    0    |    15   |
|----------|----------------------|---------|---------|
|          |   icmp_ln887_fu_184  |    0    |    9    |
|          |   icmp_ln121_fu_236  |    0    |    8    |
|   icmp   |   icmp_ln129_fu_276  |    0    |    11   |
|          |   icmp_ln130_fu_288  |    0    |    11   |
|          |   icmp_ln895_fu_310  |    0    |    11   |
|----------|----------------------|---------|---------|
|    sub   |     ret_V_fu_212     |    0    |    15   |
|          |   sub_ln321_fu_230   |    0    |    15   |
|----------|----------------------|---------|---------|
|          |  zext_ln1352_fu_196  |    0    |    0    |
|          | zext_ln1352_1_fu_208 |    0    |    0    |
|          |     lhs_V_fu_222     |    0    |    0    |
|          |   zext_ln321_fu_226  |    0    |    0    |
|   zext   |     rhs_V_fu_248     |    0    |    0    |
|          |  zext_ln321_1_fu_257 |    0    |    0    |
|          |   zext_ln544_fu_271  |    0    |    0    |
|          |   zext_ln131_fu_300  |    0    |    0    |
|          |  zext_ln131_1_fu_305 |    0    |    0    |
|----------|----------------------|---------|---------|
|bitconcatenate|     shl_ln_fu_200    |    0    |    0    |
|----------|----------------------|---------|---------|
|   sext   |  sext_ln1352_fu_218  |    0    |    0    |
|          |   sext_ln321_fu_266  |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   191   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|         i1_0_reg_162         |    5   |
|          i_V_reg_319         |    4   |
|      i_op_assign_reg_151     |    2   |
|           i_reg_355          |    5   |
|      icmp_ln895_reg_388      |    1   |
|         j2_0_reg_173         |    5   |
|          j_1_reg_363         |    5   |
|           j_reg_337          |    2   |
|    knn_set_V_addr_reg_347    |    5   |
|         lhs_V_reg_324        |   37   |
|        ret_V_1_reg_342       |   37   |
|sorted_distances_V_a_1_reg_378|    5   |
|sorted_distances_V_a_2_reg_383|    5   |
|sorted_labels_V_addr_1_reg_392|    5   |
|sorted_labels_V_addr_2_reg_398|    5   |
|       sub_ln321_reg_329      |    6   |
|          t_V_reg_138         |    4   |
|     zext_ln131_1_reg_373     |   64   |
|      zext_ln131_reg_368      |   64   |
+------------------------------+--------+
|             Total            |   266  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_61 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_74 |  p0  |   3  |   5  |   15   ||    15   |
| grp_access_fu_74 |  p1  |   2  |   6  |   12   ||    9    |
| grp_access_fu_74 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_88 |  p0  |   4  |   5  |   20   ||    21   |
| grp_access_fu_88 |  p1  |   2  |   4  |    8   ||    9    |
| grp_access_fu_88 |  p2  |   3  |   0  |    0   ||    15   |
|    t_V_reg_138   |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   73   ||  14.335 ||    96   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   191  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   14   |    -   |   96   |
|  Register |    -   |   266  |    -   |
+-----------+--------+--------+--------+
|   Total   |   14   |   266  |   287  |
+-----------+--------+--------+--------+
