{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635714255527 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635714255528 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 31 23:04:15 2021 " "Processing started: Sun Oct 31 23:04:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635714255528 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635714255528 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EU -c EU " "Command: quartus_map --read_settings_files=on --write_settings_files=off EU -c EU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635714255528 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1635714256390 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1635714256390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SR " "Found entity 1: SR" {  } { { "SR.bdf" "" { Schematic "D:/Astudy/second year/first term/micro processor/assignments/final EU/SR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635714274963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635714274963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.bdf" "" { Schematic "D:/Astudy/second year/first term/micro processor/assignments/final EU/register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635714274965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635714274965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.bdf" "" { Schematic "D:/Astudy/second year/first term/micro processor/assignments/final EU/reg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635714274966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635714274966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxbus.bdf 1 1 " "Found 1 design units, including 1 entities, in source file muxbus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 muxbus " "Found entity 1: muxbus" {  } { { "muxbus.bdf" "" { Schematic "D:/Astudy/second year/first term/micro processor/assignments/final EU/muxbus.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635714274968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635714274968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.bdf" "" { Schematic "D:/Astudy/second year/first term/micro processor/assignments/final EU/mux4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635714274969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635714274969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "FA.bdf" "" { Schematic "D:/Astudy/second year/first term/micro processor/assignments/final EU/FA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635714274971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635714274971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file eu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Eu " "Found entity 1: Eu" {  } { { "Eu.bdf" "" { Schematic "D:/Astudy/second year/first term/micro processor/assignments/final EU/Eu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635714274972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635714274972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dc " "Found entity 1: dc" {  } { { "dc.bdf" "" { Schematic "D:/Astudy/second year/first term/micro processor/assignments/final EU/dc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635714274974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635714274974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ca.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ca.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CA " "Found entity 1: CA" {  } { { "CA.bdf" "" { Schematic "D:/Astudy/second year/first term/micro processor/assignments/final EU/CA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635714274975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635714274975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "D:/Astudy/second year/first term/micro processor/assignments/final EU/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635714274977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635714274977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a.bdf 1 1 " "Found 1 design units, including 1 entities, in source file a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 A " "Found entity 1: A" {  } { { "A.bdf" "" { Schematic "D:/Astudy/second year/first term/micro processor/assignments/final EU/A.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635714274978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635714274978 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Eu " "Elaborating entity \"Eu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1635714275069 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[1\] Y " "Bus \"Y1\[1\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "Eu.bdf" "" { Schematic "D:/Astudy/second year/first term/micro processor/assignments/final EU/Eu.bdf" { { 432 704 800 449 "Y1\[1\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1635714275095 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[2\] Y " "Bus \"Y2\[2\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "Eu.bdf" "" { Schematic "D:/Astudy/second year/first term/micro processor/assignments/final EU/Eu.bdf" { { 448 704 856 465 "Y2\[2\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1635714275095 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y0\[0\] Y " "Bus \"Y0\[0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "Eu.bdf" "" { Schematic "D:/Astudy/second year/first term/micro processor/assignments/final EU/Eu.bdf" { { 408 720 784 425 "Y0\[0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1635714275095 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y " "Converted elements in bus name \"Y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y\[3..0\] Y3..0 " "Converted element name(s) from \"Y\[3..0\]\" to \"Y3..0\"" {  } { { "Eu.bdf" "" { Schematic "D:/Astudy/second year/first term/micro processor/assignments/final EU/Eu.bdf" { { 240 392 568 256 "Y\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1635714275098 ""}  } { { "Eu.bdf" "" { Schematic "D:/Astudy/second year/first term/micro processor/assignments/final EU/Eu.bdf" { { 240 392 568 256 "Y\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1635714275098 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y0 " "Converted elements in bus name \"Y0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y0\[0\] Y00 " "Converted element name(s) from \"Y0\[0\]\" to \"Y00\"" {  } { { "Eu.bdf" "" { Schematic "D:/Astudy/second year/first term/micro processor/assignments/final EU/Eu.bdf" { { 408 720 784 425 "Y0\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1635714275098 ""}  } { { "Eu.bdf" "" { Schematic "D:/Astudy/second year/first term/micro processor/assignments/final EU/Eu.bdf" { { 408 720 784 425 "Y0\[0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1635714275098 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y1 " "Converted elements in bus name \"Y1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y1\[1\] Y11 " "Converted element name(s) from \"Y1\[1\]\" to \"Y11\"" {  } { { "Eu.bdf" "" { Schematic "D:/Astudy/second year/first term/micro processor/assignments/final EU/Eu.bdf" { { 432 704 800 449 "Y1\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1635714275098 ""}  } { { "Eu.bdf" "" { Schematic "D:/Astudy/second year/first term/micro processor/assignments/final EU/Eu.bdf" { { 432 704 800 449 "Y1\[1\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1635714275098 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y2 " "Converted elements in bus name \"Y2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y2\[2\] Y22 " "Converted element name(s) from \"Y2\[2\]\" to \"Y22\"" {  } { { "Eu.bdf" "" { Schematic "D:/Astudy/second year/first term/micro processor/assignments/final EU/Eu.bdf" { { 448 704 856 465 "Y2\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1635714275098 ""}  } { { "Eu.bdf" "" { Schematic "D:/Astudy/second year/first term/micro processor/assignments/final EU/Eu.bdf" { { 448 704 856 465 "Y2\[2\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1635714275098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A A:alu1 " "Elaborating entity \"A\" for hierarchy \"A:alu1\"" {  } { { "Eu.bdf" "alu1" { Schematic "D:/Astudy/second year/first term/micro processor/assignments/final EU/Eu.bdf" { { 288 304 432 384 "alu1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635714275131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU A:alu1\|ALU:inst " "Elaborating entity \"ALU\" for hierarchy \"A:alu1\|ALU:inst\"" {  } { { "A.bdf" "inst" { Schematic "D:/Astudy/second year/first term/micro processor/assignments/final EU/A.bdf" { { 72 352 448 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635714275209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 A:alu1\|ALU:inst\|mux4:inst9m " "Elaborating entity \"mux4\" for hierarchy \"A:alu1\|ALU:inst\|mux4:inst9m\"" {  } { { "ALU.bdf" "inst9m" { Schematic "D:/Astudy/second year/first term/micro processor/assignments/final EU/ALU.bdf" { { -24 632 728 136 "inst9m" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635714275249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CA A:alu1\|ALU:inst\|CA:inst " "Elaborating entity \"CA\" for hierarchy \"A:alu1\|ALU:inst\|CA:inst\"" {  } { { "ALU.bdf" "inst" { Schematic "D:/Astudy/second year/first term/micro processor/assignments/final EU/ALU.bdf" { { 40 352 448 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635714275255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA A:alu1\|ALU:inst\|CA:inst\|FA:inst " "Elaborating entity \"FA\" for hierarchy \"A:alu1\|ALU:inst\|CA:inst\|FA:inst\"" {  } { { "CA.bdf" "inst" { Schematic "D:/Astudy/second year/first term/micro processor/assignments/final EU/CA.bdf" { { 368 920 1016 464 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635714275263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxbus muxbus:inst2 " "Elaborating entity \"muxbus\" for hierarchy \"muxbus:inst2\"" {  } { { "Eu.bdf" "inst2" { Schematic "D:/Astudy/second year/first term/micro processor/assignments/final EU/Eu.bdf" { { 296 56 192 424 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635714275355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:inst11 " "Elaborating entity \"register\" for hierarchy \"register:inst11\"" {  } { { "Eu.bdf" "inst11" { Schematic "D:/Astudy/second year/first term/micro processor/assignments/final EU/Eu.bdf" { { -8 1016 1152 88 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635714275383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg register:inst11\|reg:inst " "Elaborating entity \"reg\" for hierarchy \"register:inst11\|reg:inst\"" {  } { { "register.bdf" "inst" { Schematic "D:/Astudy/second year/first term/micro processor/assignments/final EU/register.bdf" { { 104 552 648 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635714275385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dc dc:inst " "Elaborating entity \"dc\" for hierarchy \"dc:inst\"" {  } { { "Eu.bdf" "inst" { Schematic "D:/Astudy/second year/first term/micro processor/assignments/final EU/Eu.bdf" { { 400 576 672 528 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635714275387 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1635714277094 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1635714277904 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635714277904 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "58 " "Implemented 58 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1635714278005 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1635714278005 ""} { "Info" "ICUT_CUT_TM_LCELLS" "30 " "Implemented 30 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1635714278005 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1635714278005 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635714278034 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 31 23:04:38 2021 " "Processing ended: Sun Oct 31 23:04:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635714278034 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635714278034 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635714278034 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635714278034 ""}
