Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Oct  4 15:12:56 2023
| Host         : gs21-10 running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/im_load_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.199ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/i_0_reg_135_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/add_ln40_reg_440_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.779ns  (logic 2.879ns (49.817%)  route 2.900ns (50.183%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=122, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X28Y56         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_135_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/i_0_reg_135_reg[1]/Q
                         net (fo=18, routed)          1.146     2.575    bd_0_i/hls_inst/U0/shl_ln31_1_fu_236_p3[8]
    SLICE_X26Y58         LUT5 (Prop_lut5_I1_O)        0.146     2.721 r  bd_0_i/hls_inst/U0/ap_ready_INST_0_i_2/O
                         net (fo=10, routed)          0.519     3.239    bd_0_i/hls_inst/U0/ap_ready_INST_0_i_2_n_1
    SLICE_X28Y60         LUT3 (Prop_lut3_I0_O)        0.328     3.567 r  bd_0_i/hls_inst/U0/add_ln34_1_reg_430[15]_i_4/O
                         net (fo=2, routed)           0.632     4.199    bd_0_i/hls_inst/U0/sub_ln34_fu_254_p2[6]
    SLICE_X29Y60         LUT6 (Prop_lut6_I0_O)        0.124     4.323 r  bd_0_i/hls_inst/U0/add_ln34_1_reg_430[15]_i_8/O
                         net (fo=1, routed)           0.000     4.323    bd_0_i/hls_inst/U0/add_ln34_1_reg_430[15]_i_8_n_1
    SLICE_X29Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.873 r  bd_0_i/hls_inst/U0/add_ln34_1_reg_430_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.873    bd_0_i/hls_inst/U0/add_ln34_1_reg_430_reg[15]_i_1_n_1
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.221 r  bd_0_i/hls_inst/U0/add_ln34_1_reg_430_reg[18]_i_1/O[1]
                         net (fo=2, routed)           0.604     5.825    bd_0_i/hls_inst/U0/add_ln34_1_fu_284_p2[17]
    SLICE_X27Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704     6.529 r  bd_0_i/hls_inst/U0/add_ln40_reg_440_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.529    bd_0_i/hls_inst/U0/add_ln40_reg_440_reg[17]_i_1_n_1
    SLICE_X27Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.752 r  bd_0_i/hls_inst/U0/add_ln40_reg_440_reg[18]_i_2/O[0]
                         net (fo=1, routed)           0.000     6.752    bd_0_i/hls_inst/U0/add_ln40_fu_296_p2[18]
    SLICE_X27Y59         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln40_reg_440_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=122, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X27Y59         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln40_reg_440_reg[18]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X27Y59         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/U0/add_ln40_reg_440_reg[18]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -6.752    
  -------------------------------------------------------------------
                         slack                                  4.199    

Slack (MET) :             4.548ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/i_0_reg_135_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/add_ln40_reg_440_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.430ns  (logic 2.542ns (46.813%)  route 2.888ns (53.187%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=122, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X28Y56         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_135_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/i_0_reg_135_reg[1]/Q
                         net (fo=18, routed)          1.146     2.575    bd_0_i/hls_inst/U0/shl_ln31_1_fu_236_p3[8]
    SLICE_X26Y58         LUT5 (Prop_lut5_I1_O)        0.146     2.721 r  bd_0_i/hls_inst/U0/ap_ready_INST_0_i_2/O
                         net (fo=10, routed)          0.519     3.239    bd_0_i/hls_inst/U0/ap_ready_INST_0_i_2_n_1
    SLICE_X28Y60         LUT3 (Prop_lut3_I0_O)        0.328     3.567 r  bd_0_i/hls_inst/U0/add_ln34_1_reg_430[15]_i_4/O
                         net (fo=2, routed)           0.632     4.199    bd_0_i/hls_inst/U0/sub_ln34_fu_254_p2[6]
    SLICE_X29Y60         LUT6 (Prop_lut6_I0_O)        0.124     4.323 r  bd_0_i/hls_inst/U0/add_ln34_1_reg_430[15]_i_8/O
                         net (fo=1, routed)           0.000     4.323    bd_0_i/hls_inst/U0/add_ln34_1_reg_430[15]_i_8_n_1
    SLICE_X29Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.903 r  bd_0_i/hls_inst/U0/add_ln34_1_reg_430_reg[15]_i_1/O[2]
                         net (fo=2, routed)           0.592     5.495    bd_0_i/hls_inst/U0/add_ln34_1_fu_284_p2[14]
    SLICE_X27Y58         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.908     6.403 r  bd_0_i/hls_inst/U0/add_ln40_reg_440_reg[17]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.403    bd_0_i/hls_inst/U0/add_ln40_fu_296_p2[17]
    SLICE_X27Y58         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln40_reg_440_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=122, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X27Y58         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln40_reg_440_reg[17]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X27Y58         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/U0/add_ln40_reg_440_reg[17]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -6.403    
  -------------------------------------------------------------------
                         slack                                  4.548    

Slack (MET) :             4.607ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/i_0_reg_135_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/add_ln40_reg_440_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.371ns  (logic 2.483ns (46.229%)  route 2.888ns (53.771%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=122, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X28Y56         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_135_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/i_0_reg_135_reg[1]/Q
                         net (fo=18, routed)          1.146     2.575    bd_0_i/hls_inst/U0/shl_ln31_1_fu_236_p3[8]
    SLICE_X26Y58         LUT5 (Prop_lut5_I1_O)        0.146     2.721 r  bd_0_i/hls_inst/U0/ap_ready_INST_0_i_2/O
                         net (fo=10, routed)          0.519     3.239    bd_0_i/hls_inst/U0/ap_ready_INST_0_i_2_n_1
    SLICE_X28Y60         LUT3 (Prop_lut3_I0_O)        0.328     3.567 r  bd_0_i/hls_inst/U0/add_ln34_1_reg_430[15]_i_4/O
                         net (fo=2, routed)           0.632     4.199    bd_0_i/hls_inst/U0/sub_ln34_fu_254_p2[6]
    SLICE_X29Y60         LUT6 (Prop_lut6_I0_O)        0.124     4.323 r  bd_0_i/hls_inst/U0/add_ln34_1_reg_430[15]_i_8/O
                         net (fo=1, routed)           0.000     4.323    bd_0_i/hls_inst/U0/add_ln34_1_reg_430[15]_i_8_n_1
    SLICE_X29Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.903 r  bd_0_i/hls_inst/U0/add_ln34_1_reg_430_reg[15]_i_1/O[2]
                         net (fo=2, routed)           0.592     5.495    bd_0_i/hls_inst/U0/add_ln34_1_fu_284_p2[14]
    SLICE_X27Y58         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.849     6.344 r  bd_0_i/hls_inst/U0/add_ln40_reg_440_reg[17]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.344    bd_0_i/hls_inst/U0/add_ln40_fu_296_p2[16]
    SLICE_X27Y58         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln40_reg_440_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=122, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X27Y58         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln40_reg_440_reg[16]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X27Y58         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/U0/add_ln40_reg_440_reg[16]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -6.344    
  -------------------------------------------------------------------
                         slack                                  4.607    

Slack (MET) :             4.710ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/j_0_reg_147_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/i_0_reg_135_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.777ns  (logic 1.058ns (22.149%)  route 3.719ns (77.851%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=122, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X31Y54         FDRE                                         r  bd_0_i/hls_inst/U0/j_0_reg_147_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/j_0_reg_147_reg[3]/Q
                         net (fo=7, routed)           1.288     2.717    bd_0_i/hls_inst/U0/j_0_reg_147_reg_n_1_[3]
    SLICE_X29Y55         LUT4 (Prop_lut4_I3_O)        0.152     2.869 r  bd_0_i/hls_inst/U0/ap_CS_fsm[3]_i_3/O
                         net (fo=4, routed)           0.582     3.451    bd_0_i/hls_inst/U0/ap_CS_fsm[3]_i_3_n_1
    SLICE_X32Y56         LUT6 (Prop_lut6_I5_O)        0.326     3.777 r  bd_0_i/hls_inst/U0/ap_CS_fsm[1]_i_2/O
                         net (fo=2, routed)           1.186     4.964    bd_0_i/hls_inst/U0/ap_CS_fsm[1]_i_2_n_1
    SLICE_X31Y60         LUT4 (Prop_lut4_I1_O)        0.124     5.088 r  bd_0_i/hls_inst/U0/i_0_reg_135[8]_i_1/O
                         net (fo=9, routed)           0.662     5.750    bd_0_i/hls_inst/U0/i_0_reg_135
    SLICE_X28Y57         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_135_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=122, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X28Y57         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_135_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X28Y57         FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/U0/i_0_reg_135_reg[4]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -5.750    
  -------------------------------------------------------------------
                         slack                                  4.710    

Slack (MET) :             4.710ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/j_0_reg_147_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/i_0_reg_135_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.777ns  (logic 1.058ns (22.149%)  route 3.719ns (77.851%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=122, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X31Y54         FDRE                                         r  bd_0_i/hls_inst/U0/j_0_reg_147_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/j_0_reg_147_reg[3]/Q
                         net (fo=7, routed)           1.288     2.717    bd_0_i/hls_inst/U0/j_0_reg_147_reg_n_1_[3]
    SLICE_X29Y55         LUT4 (Prop_lut4_I3_O)        0.152     2.869 r  bd_0_i/hls_inst/U0/ap_CS_fsm[3]_i_3/O
                         net (fo=4, routed)           0.582     3.451    bd_0_i/hls_inst/U0/ap_CS_fsm[3]_i_3_n_1
    SLICE_X32Y56         LUT6 (Prop_lut6_I5_O)        0.326     3.777 r  bd_0_i/hls_inst/U0/ap_CS_fsm[1]_i_2/O
                         net (fo=2, routed)           1.186     4.964    bd_0_i/hls_inst/U0/ap_CS_fsm[1]_i_2_n_1
    SLICE_X31Y60         LUT4 (Prop_lut4_I1_O)        0.124     5.088 r  bd_0_i/hls_inst/U0/i_0_reg_135[8]_i_1/O
                         net (fo=9, routed)           0.662     5.750    bd_0_i/hls_inst/U0/i_0_reg_135
    SLICE_X28Y57         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_135_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=122, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X28Y57         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_135_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X28Y57         FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/U0/i_0_reg_135_reg[5]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -5.750    
  -------------------------------------------------------------------
                         slack                                  4.710    

Slack (MET) :             4.710ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/j_0_reg_147_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/i_0_reg_135_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.777ns  (logic 1.058ns (22.149%)  route 3.719ns (77.851%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=122, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X31Y54         FDRE                                         r  bd_0_i/hls_inst/U0/j_0_reg_147_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/j_0_reg_147_reg[3]/Q
                         net (fo=7, routed)           1.288     2.717    bd_0_i/hls_inst/U0/j_0_reg_147_reg_n_1_[3]
    SLICE_X29Y55         LUT4 (Prop_lut4_I3_O)        0.152     2.869 r  bd_0_i/hls_inst/U0/ap_CS_fsm[3]_i_3/O
                         net (fo=4, routed)           0.582     3.451    bd_0_i/hls_inst/U0/ap_CS_fsm[3]_i_3_n_1
    SLICE_X32Y56         LUT6 (Prop_lut6_I5_O)        0.326     3.777 r  bd_0_i/hls_inst/U0/ap_CS_fsm[1]_i_2/O
                         net (fo=2, routed)           1.186     4.964    bd_0_i/hls_inst/U0/ap_CS_fsm[1]_i_2_n_1
    SLICE_X31Y60         LUT4 (Prop_lut4_I1_O)        0.124     5.088 r  bd_0_i/hls_inst/U0/i_0_reg_135[8]_i_1/O
                         net (fo=9, routed)           0.662     5.750    bd_0_i/hls_inst/U0/i_0_reg_135
    SLICE_X28Y57         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_135_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=122, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X28Y57         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_135_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X28Y57         FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/U0/i_0_reg_135_reg[6]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -5.750    
  -------------------------------------------------------------------
                         slack                                  4.710    

Slack (MET) :             4.710ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/j_0_reg_147_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/i_0_reg_135_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.777ns  (logic 1.058ns (22.149%)  route 3.719ns (77.851%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=122, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X31Y54         FDRE                                         r  bd_0_i/hls_inst/U0/j_0_reg_147_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/j_0_reg_147_reg[3]/Q
                         net (fo=7, routed)           1.288     2.717    bd_0_i/hls_inst/U0/j_0_reg_147_reg_n_1_[3]
    SLICE_X29Y55         LUT4 (Prop_lut4_I3_O)        0.152     2.869 r  bd_0_i/hls_inst/U0/ap_CS_fsm[3]_i_3/O
                         net (fo=4, routed)           0.582     3.451    bd_0_i/hls_inst/U0/ap_CS_fsm[3]_i_3_n_1
    SLICE_X32Y56         LUT6 (Prop_lut6_I5_O)        0.326     3.777 r  bd_0_i/hls_inst/U0/ap_CS_fsm[1]_i_2/O
                         net (fo=2, routed)           1.186     4.964    bd_0_i/hls_inst/U0/ap_CS_fsm[1]_i_2_n_1
    SLICE_X31Y60         LUT4 (Prop_lut4_I1_O)        0.124     5.088 r  bd_0_i/hls_inst/U0/i_0_reg_135[8]_i_1/O
                         net (fo=9, routed)           0.662     5.750    bd_0_i/hls_inst/U0/i_0_reg_135
    SLICE_X28Y57         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_135_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=122, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X28Y57         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_135_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X28Y57         FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/U0/i_0_reg_135_reg[7]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -5.750    
  -------------------------------------------------------------------
                         slack                                  4.710    

Slack (MET) :             4.730ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/i_0_reg_135_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/add_ln40_reg_440_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.248ns  (logic 2.360ns (44.968%)  route 2.888ns (55.032%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=122, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X28Y56         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_135_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/i_0_reg_135_reg[1]/Q
                         net (fo=18, routed)          1.146     2.575    bd_0_i/hls_inst/U0/shl_ln31_1_fu_236_p3[8]
    SLICE_X26Y58         LUT5 (Prop_lut5_I1_O)        0.146     2.721 r  bd_0_i/hls_inst/U0/ap_ready_INST_0_i_2/O
                         net (fo=10, routed)          0.519     3.239    bd_0_i/hls_inst/U0/ap_ready_INST_0_i_2_n_1
    SLICE_X28Y60         LUT3 (Prop_lut3_I0_O)        0.328     3.567 r  bd_0_i/hls_inst/U0/add_ln34_1_reg_430[15]_i_4/O
                         net (fo=2, routed)           0.632     4.199    bd_0_i/hls_inst/U0/sub_ln34_fu_254_p2[6]
    SLICE_X29Y60         LUT6 (Prop_lut6_I0_O)        0.124     4.323 r  bd_0_i/hls_inst/U0/add_ln34_1_reg_430[15]_i_8/O
                         net (fo=1, routed)           0.000     4.323    bd_0_i/hls_inst/U0/add_ln34_1_reg_430[15]_i_8_n_1
    SLICE_X29Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.903 r  bd_0_i/hls_inst/U0/add_ln34_1_reg_430_reg[15]_i_1/O[2]
                         net (fo=2, routed)           0.592     5.495    bd_0_i/hls_inst/U0/add_ln34_1_fu_284_p2[14]
    SLICE_X27Y58         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726     6.221 r  bd_0_i/hls_inst/U0/add_ln40_reg_440_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.221    bd_0_i/hls_inst/U0/add_ln40_fu_296_p2[15]
    SLICE_X27Y58         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln40_reg_440_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=122, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X27Y58         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln40_reg_440_reg[15]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X27Y58         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/U0/add_ln40_reg_440_reg[15]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -6.221    
  -------------------------------------------------------------------
                         slack                                  4.730    

Slack (MET) :             4.806ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/j_0_reg_147_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/i_0_reg_135_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.681ns  (logic 1.058ns (22.602%)  route 3.623ns (77.398%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=122, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X31Y54         FDRE                                         r  bd_0_i/hls_inst/U0/j_0_reg_147_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/j_0_reg_147_reg[3]/Q
                         net (fo=7, routed)           1.288     2.717    bd_0_i/hls_inst/U0/j_0_reg_147_reg_n_1_[3]
    SLICE_X29Y55         LUT4 (Prop_lut4_I3_O)        0.152     2.869 r  bd_0_i/hls_inst/U0/ap_CS_fsm[3]_i_3/O
                         net (fo=4, routed)           0.582     3.451    bd_0_i/hls_inst/U0/ap_CS_fsm[3]_i_3_n_1
    SLICE_X32Y56         LUT6 (Prop_lut6_I5_O)        0.326     3.777 r  bd_0_i/hls_inst/U0/ap_CS_fsm[1]_i_2/O
                         net (fo=2, routed)           1.186     4.964    bd_0_i/hls_inst/U0/ap_CS_fsm[1]_i_2_n_1
    SLICE_X31Y60         LUT4 (Prop_lut4_I1_O)        0.124     5.088 r  bd_0_i/hls_inst/U0/i_0_reg_135[8]_i_1/O
                         net (fo=9, routed)           0.566     5.654    bd_0_i/hls_inst/U0/i_0_reg_135
    SLICE_X28Y56         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_135_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=122, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X28Y56         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_135_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X28Y56         FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/U0/i_0_reg_135_reg[0]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -5.654    
  -------------------------------------------------------------------
                         slack                                  4.806    

Slack (MET) :             4.806ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/j_0_reg_147_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/i_0_reg_135_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.681ns  (logic 1.058ns (22.602%)  route 3.623ns (77.398%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=122, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X31Y54         FDRE                                         r  bd_0_i/hls_inst/U0/j_0_reg_147_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/j_0_reg_147_reg[3]/Q
                         net (fo=7, routed)           1.288     2.717    bd_0_i/hls_inst/U0/j_0_reg_147_reg_n_1_[3]
    SLICE_X29Y55         LUT4 (Prop_lut4_I3_O)        0.152     2.869 r  bd_0_i/hls_inst/U0/ap_CS_fsm[3]_i_3/O
                         net (fo=4, routed)           0.582     3.451    bd_0_i/hls_inst/U0/ap_CS_fsm[3]_i_3_n_1
    SLICE_X32Y56         LUT6 (Prop_lut6_I5_O)        0.326     3.777 r  bd_0_i/hls_inst/U0/ap_CS_fsm[1]_i_2/O
                         net (fo=2, routed)           1.186     4.964    bd_0_i/hls_inst/U0/ap_CS_fsm[1]_i_2_n_1
    SLICE_X31Y60         LUT4 (Prop_lut4_I1_O)        0.124     5.088 r  bd_0_i/hls_inst/U0/i_0_reg_135[8]_i_1/O
                         net (fo=9, routed)           0.566     5.654    bd_0_i/hls_inst/U0/i_0_reg_135
    SLICE_X28Y56         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_135_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=122, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X28Y56         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_135_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X28Y56         FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/U0/i_0_reg_135_reg[1]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -5.654    
  -------------------------------------------------------------------
                         slack                                  4.806    




