
*** Running vivado
    with args -log zyNet.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zyNet.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source zyNet.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 485.039 ; gain = 201.449
Command: synth_design -top zyNet -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12940
WARNING: [Synth 8-11065] parameter 'addressWidth' becomes localparam in 'neuron' with formal parameter declaration list [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:38]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 920.270 ; gain = 410.379
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'zyNet' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/zynet.v:23]
INFO: [Synth 8-6157] synthesizing module 'axi_lite_wrapper' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/axi_lite_wrapper.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/axi_lite_wrapper.v:260]
INFO: [Synth 8-226] default block is never used [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/axi_lite_wrapper.v:389]
INFO: [Synth 8-6155] done synthesizing module 'axi_lite_wrapper' (0#1) [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/axi_lite_wrapper.v:4]
INFO: [Synth 8-6157] synthesizing module 'Layer_1' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Layer_1.v:1]
	Parameter NN bound to: 30 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter layerNum bound to: 1 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
INFO: [Synth 8-6157] synthesizing module 'neuron' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:23]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 0 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_0.mif - type: string 
	Parameter weightFile bound to: w_1_0.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_0.mif' is read successfully [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:86]
INFO: [Synth 8-6157] synthesizing module 'ReLU' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/relu.v:1]
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ReLU' (0#1) [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/relu.v:1]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 0 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_0.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_0.mif' is read successfully [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory' (0#1) [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:171]
INFO: [Synth 8-6155] done synthesizing module 'neuron' (0#1) [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:23]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized0' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:23]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 1 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_1.mif - type: string 
	Parameter weightFile bound to: w_1_1.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_1.mif' is read successfully [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:86]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized0' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 1 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_1.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_1.mif' is read successfully [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized0' (0#1) [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized0' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:171]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized0' (0#1) [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:23]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized1' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:23]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 2 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_2.mif - type: string 
	Parameter weightFile bound to: w_1_2.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_2.mif' is read successfully [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:86]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized1' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 2 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_2.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_2.mif' is read successfully [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized1' (0#1) [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized1' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:171]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized1' (0#1) [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:23]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized2' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:23]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 3 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_3.mif - type: string 
	Parameter weightFile bound to: w_1_3.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_3.mif' is read successfully [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:86]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized2' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 3 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_3.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_3.mif' is read successfully [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized2' (0#1) [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized2' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:171]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized2' (0#1) [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:23]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized3' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:23]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 4 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_4.mif - type: string 
	Parameter weightFile bound to: w_1_4.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_4.mif' is read successfully [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:86]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized3' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 4 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_4.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_4.mif' is read successfully [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized3' (0#1) [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized3' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:171]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized3' (0#1) [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:23]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized4' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:23]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 5 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_5.mif - type: string 
	Parameter weightFile bound to: w_1_5.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_5.mif' is read successfully [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:86]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized4' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 5 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_5.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_5.mif' is read successfully [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized4' (0#1) [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized4' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:171]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized4' (0#1) [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:23]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized5' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:23]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 6 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_6.mif - type: string 
	Parameter weightFile bound to: w_1_6.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_6.mif' is read successfully [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:86]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized5' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 6 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_6.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_6.mif' is read successfully [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized5' (0#1) [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized5' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:171]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized5' (0#1) [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:23]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized6' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:23]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 7 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_7.mif - type: string 
	Parameter weightFile bound to: w_1_7.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_7.mif' is read successfully [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:86]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized6' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 7 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_7.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_7.mif' is read successfully [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized6' (0#1) [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized6' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:171]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized6' (0#1) [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:23]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized7' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:23]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 8 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_8.mif - type: string 
	Parameter weightFile bound to: w_1_8.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_8.mif' is read successfully [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:86]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized7' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 8 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_8.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_8.mif' is read successfully [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized7' (0#1) [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized7' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:171]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized7' (0#1) [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:23]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized8' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:23]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 9 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_9.mif - type: string 
	Parameter weightFile bound to: w_1_9.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_9.mif' is read successfully [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:86]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized8' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 9 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_9.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_9.mif' is read successfully [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized8' (0#1) [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized8' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:171]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized8' (0#1) [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:23]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized9' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:23]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 10 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_10.mif - type: string 
	Parameter weightFile bound to: w_1_10.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_10.mif' is read successfully [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:86]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized9' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 10 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_10.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_10.mif' is read successfully [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized9' (0#1) [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized9' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:171]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized9' (0#1) [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:23]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized10' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:23]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 11 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_11.mif - type: string 
	Parameter weightFile bound to: w_1_11.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_11.mif' is read successfully [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:86]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized10' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 11 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_11.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_11.mif' is read successfully [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized10' (0#1) [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized10' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:171]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized10' (0#1) [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:23]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized11' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:23]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 12 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_12.mif - type: string 
	Parameter weightFile bound to: w_1_12.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_12.mif' is read successfully [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:86]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized11' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 12 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_12.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_12.mif' is read successfully [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized11' (0#1) [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized11' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:171]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized11' (0#1) [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:23]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized12' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:23]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 13 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_13.mif - type: string 
	Parameter weightFile bound to: w_1_13.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_13.mif' is read successfully [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:86]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized12' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 13 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_13.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_13.mif' is read successfully [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized12' (0#1) [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized12' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:171]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized12' (0#1) [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:23]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized13' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:23]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 14 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_14.mif - type: string 
	Parameter weightFile bound to: w_1_14.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_14.mif' is read successfully [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:86]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized13' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 14 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_14.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_14.mif' is read successfully [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized13' (0#1) [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized13' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:171]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized13' (0#1) [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:23]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized14' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:23]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 15 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_15.mif - type: string 
	Parameter weightFile bound to: w_1_15.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_1_15.mif' is read successfully [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:86]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized14' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 15 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_15.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_15.mif' is read successfully [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized14' (0#1) [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized14' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:171]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized14' (0#1) [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Layer_1' (0#1) [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Layer_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'Layer_2' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Layer_2.v:1]
	Parameter NN bound to: 30 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter layerNum bound to: 2 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized15' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:23]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 0 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_0.mif - type: string 
	Parameter weightFile bound to: w_2_0.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_0.mif' is read successfully [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:86]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized15' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 0 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_0.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_0.mif' is read successfully [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized15' (0#1) [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized15' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:171]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized15' (0#1) [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:23]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized16' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:23]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 1 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_1.mif - type: string 
	Parameter weightFile bound to: w_2_1.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_1.mif' is read successfully [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:86]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized16' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 1 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_1.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_1.mif' is read successfully [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized16' (0#1) [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized16' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:171]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized16' (0#1) [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:23]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized17' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:23]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 2 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_2.mif - type: string 
	Parameter weightFile bound to: w_2_2.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_2.mif' is read successfully [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:86]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized17' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 2 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_2.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_2.mif' is read successfully [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized17' (0#1) [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized17' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:171]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized17' (0#1) [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:23]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized18' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:23]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 3 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_3.mif - type: string 
	Parameter weightFile bound to: w_2_3.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_2_3.mif' is read successfully [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:86]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized18' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 3 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_3.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_3.mif' is read successfully [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized18' (0#1) [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized18' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:171]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized18' (0#1) [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Layer_2' (0#1) [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Layer_2.v:1]
INFO: [Synth 8-6157] synthesizing module 'Layer_3' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Layer_3.v:1]
	Parameter NN bound to: 10 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter layerNum bound to: 3 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized19' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:23]
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 0 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_3_0.mif - type: string 
	Parameter weightFile bound to: w_3_0.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'b_3_0.mif' is read successfully [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:86]
INFO: [Synth 8-6157] synthesizing module 'Sig_ROM' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Sig_ROM.v:23]
	Parameter inWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'sigContent.mif' is read successfully [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Sig_ROM.v:34]
INFO: [Synth 8-6155] done synthesizing module 'Sig_ROM' (0#1) [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Sig_ROM.v:23]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized19' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 0 - type: integer 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_3_0.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_3_0.mif' is read successfully [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized19' (0#1) [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized19' [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:171]
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized19' (0#1) [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/neuron.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Layer_3' (0#1) [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/Layer_3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'zyNet' (0#1) [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/zynet.v:23]
WARNING: [Synth 8-6014] Unused sequential element slv_reg7_reg was removed.  [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/axi_lite_wrapper.v:250]
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-6014] Unused sequential element state_3_reg was removed.  [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/zynet.v:269]
WARNING: [Synth 8-6014] Unused sequential element count_3_reg was removed.  [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/zynet.v:270]
WARNING: [Synth 8-6014] Unused sequential element data_out_valid_3_reg was removed.  [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/zynet.v:271]
WARNING: [Synth 8-6014] Unused sequential element holdData_3_reg was removed.  [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/zynet.v:281]
WARNING: [Synth 8-6014] Unused sequential element out_data_3_reg was removed.  [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/zynet.v:286]
WARNING: [Synth 8-3848] Net out_valid in module/entity zyNet does not have driver. [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/zynet.v:65]
WARNING: [Synth 8-3848] Net out in module/entity zyNet does not have driver. [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/zynet.v:64]
WARNING: [Synth 8-3848] Net axi_rd_data in module/entity zyNet does not have driver. [C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.srcs/sources_1/new/zynet.v:69]
WARNING: [Synth 8-3917] design zyNet has port axis_in_data_ready driven by constant 1
WARNING: [Synth 8-7129] Port wen in module Weight_Memory__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wadd[4] in module Weight_Memory__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wadd[3] in module Weight_Memory__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wadd[2] in module Weight_Memory__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wadd[1] in module Weight_Memory__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wadd[0] in module Weight_Memory__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[15] in module Weight_Memory__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[14] in module Weight_Memory__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[13] in module Weight_Memory__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[12] in module Weight_Memory__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[11] in module Weight_Memory__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[10] in module Weight_Memory__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[9] in module Weight_Memory__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[8] in module Weight_Memory__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[7] in module Weight_Memory__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[6] in module Weight_Memory__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[5] in module Weight_Memory__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[4] in module Weight_Memory__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[3] in module Weight_Memory__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[2] in module Weight_Memory__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[1] in module Weight_Memory__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port win[0] in module Weight_Memory__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValid in module neuron__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[31] in module neuron__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[30] in module neuron__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[29] in module neuron__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[28] in module neuron__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[27] in module neuron__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[26] in module neuron__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[25] in module neuron__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[24] in module neuron__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[23] in module neuron__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[22] in module neuron__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[21] in module neuron__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[20] in module neuron__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[19] in module neuron__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[18] in module neuron__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[17] in module neuron__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weightValue[16] in module neuron__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[31] in module neuron__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[30] in module neuron__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[29] in module neuron__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[28] in module neuron__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[27] in module neuron__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[26] in module neuron__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[25] in module neuron__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[24] in module neuron__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[23] in module neuron__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[22] in module neuron__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[21] in module neuron__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[20] in module neuron__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[19] in module neuron__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[18] in module neuron__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[17] in module neuron__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[16] in module neuron__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[15] in module neuron__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[14] in module neuron__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[13] in module neuron__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[12] in module neuron__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[11] in module neuron__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[10] in module neuron__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[9] in module neuron__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[8] in module neuron__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[7] in module neuron__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[6] in module neuron__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[5] in module neuron__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[4] in module neuron__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[3] in module neuron__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[2] in module neuron__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[1] in module neuron__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port biasValue[0] in module neuron__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_valid[9] in module Layer_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_valid[8] in module Layer_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_valid[7] in module Layer_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_valid[6] in module Layer_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_valid[5] in module Layer_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_valid[4] in module Layer_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_valid[3] in module Layer_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_valid[2] in module Layer_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_valid[1] in module Layer_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_out[159] in module Layer_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_out[158] in module Layer_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_out[157] in module Layer_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_out[156] in module Layer_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_out[155] in module Layer_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_out[154] in module Layer_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_out[153] in module Layer_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_out[152] in module Layer_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_out[151] in module Layer_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_out[150] in module Layer_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_out[149] in module Layer_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_out[148] in module Layer_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_out[147] in module Layer_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_out[146] in module Layer_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_out[145] in module Layer_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_out[144] in module Layer_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_out[143] in module Layer_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_out[142] in module Layer_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_out[141] in module Layer_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_out[140] in module Layer_3 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1038.688 ; gain = 528.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1038.688 ; gain = 528.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1038.688 ; gain = 528.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1049.641 ; gain = 539.750
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 23    
	   2 Input   11 Bit       Adders := 16    
	   2 Input   10 Bit       Adders := 18    
	   2 Input    6 Bit       Adders := 5     
	   2 Input    5 Bit       Adders := 5     
+---Registers : 
	              480 Bit    Registers := 2     
	               32 Bit    Registers := 52    
	               16 Bit    Registers := 103   
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	               11 Bit    Registers := 16    
	               10 Bit    Registers := 17    
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 7     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 160   
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input  480 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 22    
	   3 Input   32 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 105   
	   2 Input   16 Bit        Muxes := 20    
	   8 Input   16 Bit        Muxes := 16    
	  17 Input   16 Bit        Muxes := 1     
	   5 Input   16 Bit        Muxes := 1     
	  17 Input   15 Bit        Muxes := 2     
	  17 Input   14 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 41    
	   6 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP n_0/comboAdd, operation Mode is: C+(A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_0/comboAdd.
DSP Report: register n_0/mul_reg is absorbed into DSP n_0/comboAdd.
DSP Report: operator n_0/comboAdd is absorbed into DSP n_0/comboAdd.
DSP Report: operator n_0/mul0 is absorbed into DSP n_0/comboAdd.
DSP Report: Generating DSP n_1/comboAdd, operation Mode is: C+(A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_1/comboAdd.
DSP Report: register n_1/mul_reg is absorbed into DSP n_1/comboAdd.
DSP Report: operator n_1/comboAdd is absorbed into DSP n_1/comboAdd.
DSP Report: operator n_1/mul0 is absorbed into DSP n_1/comboAdd.
DSP Report: Generating DSP n_2/comboAdd, operation Mode is: C+(A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_2/comboAdd.
DSP Report: register n_2/mul_reg is absorbed into DSP n_2/comboAdd.
DSP Report: operator n_2/comboAdd is absorbed into DSP n_2/comboAdd.
DSP Report: operator n_2/mul0 is absorbed into DSP n_2/comboAdd.
DSP Report: Generating DSP n_3/comboAdd, operation Mode is: C+(A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_3/comboAdd.
DSP Report: register n_3/mul_reg is absorbed into DSP n_3/comboAdd.
DSP Report: operator n_3/comboAdd is absorbed into DSP n_3/comboAdd.
DSP Report: operator n_3/mul0 is absorbed into DSP n_3/comboAdd.
DSP Report: Generating DSP n_4/comboAdd, operation Mode is: C+(A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_4/comboAdd.
DSP Report: register n_4/mul_reg is absorbed into DSP n_4/comboAdd.
DSP Report: operator n_4/comboAdd is absorbed into DSP n_4/comboAdd.
DSP Report: operator n_4/mul0 is absorbed into DSP n_4/comboAdd.
DSP Report: Generating DSP n_5/comboAdd, operation Mode is: C+(A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_5/comboAdd.
DSP Report: register n_5/mul_reg is absorbed into DSP n_5/comboAdd.
DSP Report: operator n_5/comboAdd is absorbed into DSP n_5/comboAdd.
DSP Report: operator n_5/mul0 is absorbed into DSP n_5/comboAdd.
DSP Report: Generating DSP n_6/comboAdd, operation Mode is: C+(A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_6/comboAdd.
DSP Report: register n_6/mul_reg is absorbed into DSP n_6/comboAdd.
DSP Report: operator n_6/comboAdd is absorbed into DSP n_6/comboAdd.
DSP Report: operator n_6/mul0 is absorbed into DSP n_6/comboAdd.
DSP Report: Generating DSP n_7/comboAdd, operation Mode is: C+(A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_7/comboAdd.
DSP Report: register n_7/mul_reg is absorbed into DSP n_7/comboAdd.
DSP Report: operator n_7/comboAdd is absorbed into DSP n_7/comboAdd.
DSP Report: operator n_7/mul0 is absorbed into DSP n_7/comboAdd.
DSP Report: Generating DSP n_8/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_8/WM/wout_reg is absorbed into DSP n_8/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_8/comboAdd.
DSP Report: register n_8/mul_reg is absorbed into DSP n_8/comboAdd.
DSP Report: operator n_8/comboAdd is absorbed into DSP n_8/comboAdd.
DSP Report: operator n_8/mul0 is absorbed into DSP n_8/comboAdd.
DSP Report: Generating DSP n_9/comboAdd, operation Mode is: C+(A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_9/comboAdd.
DSP Report: register n_9/mul_reg is absorbed into DSP n_9/comboAdd.
DSP Report: operator n_9/comboAdd is absorbed into DSP n_9/comboAdd.
DSP Report: operator n_9/mul0 is absorbed into DSP n_9/comboAdd.
DSP Report: Generating DSP n_10/comboAdd, operation Mode is: C+(A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_10/comboAdd.
DSP Report: register n_10/mul_reg is absorbed into DSP n_10/comboAdd.
DSP Report: operator n_10/comboAdd is absorbed into DSP n_10/comboAdd.
DSP Report: operator n_10/mul0 is absorbed into DSP n_10/comboAdd.
DSP Report: Generating DSP n_11/comboAdd, operation Mode is: C+(A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_11/comboAdd.
DSP Report: register n_11/mul_reg is absorbed into DSP n_11/comboAdd.
DSP Report: operator n_11/comboAdd is absorbed into DSP n_11/comboAdd.
DSP Report: operator n_11/mul0 is absorbed into DSP n_11/comboAdd.
DSP Report: Generating DSP n_12/comboAdd, operation Mode is: C+(A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_12/comboAdd.
DSP Report: register n_12/mul_reg is absorbed into DSP n_12/comboAdd.
DSP Report: operator n_12/comboAdd is absorbed into DSP n_12/comboAdd.
DSP Report: operator n_12/mul0 is absorbed into DSP n_12/comboAdd.
DSP Report: Generating DSP n_13/comboAdd, operation Mode is: C+(A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_13/comboAdd.
DSP Report: register n_13/mul_reg is absorbed into DSP n_13/comboAdd.
DSP Report: operator n_13/comboAdd is absorbed into DSP n_13/comboAdd.
DSP Report: operator n_13/mul0 is absorbed into DSP n_13/comboAdd.
DSP Report: Generating DSP n_14/comboAdd, operation Mode is: C+(A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_14/comboAdd.
DSP Report: register n_14/mul_reg is absorbed into DSP n_14/comboAdd.
DSP Report: operator n_14/comboAdd is absorbed into DSP n_14/comboAdd.
DSP Report: operator n_14/mul0 is absorbed into DSP n_14/comboAdd.
DSP Report: Generating DSP n_15/comboAdd, operation Mode is: C+(A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_15/comboAdd.
DSP Report: register n_15/mul_reg is absorbed into DSP n_15/comboAdd.
DSP Report: operator n_15/comboAdd is absorbed into DSP n_15/comboAdd.
DSP Report: operator n_15/mul0 is absorbed into DSP n_15/comboAdd.
DSP Report: Generating DSP n_0/mul_reg, operation Mode is: (A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_0/mul_reg.
DSP Report: register n_0/mul_reg is absorbed into DSP n_0/mul_reg.
DSP Report: operator n_0/mul0 is absorbed into DSP n_0/mul_reg.
DSP Report: Generating DSP n_1/mul_reg, operation Mode is: (A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_1/mul_reg.
DSP Report: register n_1/mul_reg is absorbed into DSP n_1/mul_reg.
DSP Report: operator n_1/mul0 is absorbed into DSP n_1/mul_reg.
DSP Report: Generating DSP n_2/mul_reg, operation Mode is: (A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_2/mul_reg.
DSP Report: register n_2/mul_reg is absorbed into DSP n_2/mul_reg.
DSP Report: operator n_2/mul0 is absorbed into DSP n_2/mul_reg.
DSP Report: Generating DSP n_3/mul_reg, operation Mode is: (A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_3/mul_reg.
DSP Report: register n_3/mul_reg is absorbed into DSP n_3/mul_reg.
DSP Report: operator n_3/mul0 is absorbed into DSP n_3/mul_reg.
DSP Report: Generating DSP n_4/mul_reg, operation Mode is: (A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_4/mul_reg.
DSP Report: register n_4/mul_reg is absorbed into DSP n_4/mul_reg.
DSP Report: operator n_4/mul0 is absorbed into DSP n_4/mul_reg.
DSP Report: Generating DSP n_5/mul_reg, operation Mode is: (A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_5/mul_reg.
DSP Report: register n_5/mul_reg is absorbed into DSP n_5/mul_reg.
DSP Report: operator n_5/mul0 is absorbed into DSP n_5/mul_reg.
DSP Report: Generating DSP n_6/mul_reg, operation Mode is: (A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_6/mul_reg.
DSP Report: register n_6/mul_reg is absorbed into DSP n_6/mul_reg.
DSP Report: operator n_6/mul0 is absorbed into DSP n_6/mul_reg.
DSP Report: Generating DSP n_7/mul_reg, operation Mode is: (A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_7/mul_reg.
DSP Report: register n_7/mul_reg is absorbed into DSP n_7/mul_reg.
DSP Report: operator n_7/mul0 is absorbed into DSP n_7/mul_reg.
DSP Report: Generating DSP n_8/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_8/WM/wout_reg is absorbed into DSP n_8/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_8/mul_reg.
DSP Report: register n_8/mul_reg is absorbed into DSP n_8/mul_reg.
DSP Report: operator n_8/mul0 is absorbed into DSP n_8/mul_reg.
DSP Report: Generating DSP n_9/mul_reg, operation Mode is: (A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_9/mul_reg.
DSP Report: register n_9/mul_reg is absorbed into DSP n_9/mul_reg.
DSP Report: operator n_9/mul0 is absorbed into DSP n_9/mul_reg.
DSP Report: Generating DSP n_10/mul_reg, operation Mode is: (A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_10/mul_reg.
DSP Report: register n_10/mul_reg is absorbed into DSP n_10/mul_reg.
DSP Report: operator n_10/mul0 is absorbed into DSP n_10/mul_reg.
DSP Report: Generating DSP n_11/mul_reg, operation Mode is: (A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_11/mul_reg.
DSP Report: register n_11/mul_reg is absorbed into DSP n_11/mul_reg.
DSP Report: operator n_11/mul0 is absorbed into DSP n_11/mul_reg.
DSP Report: Generating DSP n_12/mul_reg, operation Mode is: (A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_12/mul_reg.
DSP Report: register n_12/mul_reg is absorbed into DSP n_12/mul_reg.
DSP Report: operator n_12/mul0 is absorbed into DSP n_12/mul_reg.
DSP Report: Generating DSP n_13/mul_reg, operation Mode is: (A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_13/mul_reg.
DSP Report: register n_13/mul_reg is absorbed into DSP n_13/mul_reg.
DSP Report: operator n_13/mul0 is absorbed into DSP n_13/mul_reg.
DSP Report: Generating DSP n_14/mul_reg, operation Mode is: (A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_14/mul_reg.
DSP Report: register n_14/mul_reg is absorbed into DSP n_14/mul_reg.
DSP Report: operator n_14/mul0 is absorbed into DSP n_14/mul_reg.
DSP Report: Generating DSP n_15/mul_reg, operation Mode is: (A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_15/mul_reg.
DSP Report: register n_15/mul_reg is absorbed into DSP n_15/mul_reg.
DSP Report: operator n_15/mul0 is absorbed into DSP n_15/mul_reg.
DSP Report: Generating DSP n_0/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_0/WM/wout_reg is absorbed into DSP n_0/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_0/comboAdd.
DSP Report: register n_0/mul_reg is absorbed into DSP n_0/comboAdd.
DSP Report: operator n_0/comboAdd is absorbed into DSP n_0/comboAdd.
DSP Report: operator n_0/mul0 is absorbed into DSP n_0/comboAdd.
DSP Report: Generating DSP n_1/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_1/WM/wout_reg is absorbed into DSP n_1/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_1/comboAdd.
DSP Report: register n_1/mul_reg is absorbed into DSP n_1/comboAdd.
DSP Report: operator n_1/comboAdd is absorbed into DSP n_1/comboAdd.
DSP Report: operator n_1/mul0 is absorbed into DSP n_1/comboAdd.
DSP Report: Generating DSP n_2/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_2/WM/wout_reg is absorbed into DSP n_2/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_2/comboAdd.
DSP Report: register n_2/mul_reg is absorbed into DSP n_2/comboAdd.
DSP Report: operator n_2/comboAdd is absorbed into DSP n_2/comboAdd.
DSP Report: operator n_2/mul0 is absorbed into DSP n_2/comboAdd.
DSP Report: Generating DSP n_3/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_3/WM/wout_reg is absorbed into DSP n_3/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_3/comboAdd.
DSP Report: register n_3/mul_reg is absorbed into DSP n_3/comboAdd.
DSP Report: operator n_3/comboAdd is absorbed into DSP n_3/comboAdd.
DSP Report: operator n_3/mul0 is absorbed into DSP n_3/comboAdd.
DSP Report: Generating DSP n_0/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_0/WM/wout_reg is absorbed into DSP n_0/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_0/mul_reg.
DSP Report: register n_0/mul_reg is absorbed into DSP n_0/mul_reg.
DSP Report: operator n_0/mul0 is absorbed into DSP n_0/mul_reg.
DSP Report: Generating DSP n_1/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_1/WM/wout_reg is absorbed into DSP n_1/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_1/mul_reg.
DSP Report: register n_1/mul_reg is absorbed into DSP n_1/mul_reg.
DSP Report: operator n_1/mul0 is absorbed into DSP n_1/mul_reg.
DSP Report: Generating DSP n_2/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_2/WM/wout_reg is absorbed into DSP n_2/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_2/mul_reg.
DSP Report: register n_2/mul_reg is absorbed into DSP n_2/mul_reg.
DSP Report: operator n_2/mul0 is absorbed into DSP n_2/mul_reg.
DSP Report: Generating DSP n_3/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_3/WM/wout_reg is absorbed into DSP n_3/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_3/mul_reg.
DSP Report: register n_3/mul_reg is absorbed into DSP n_3/mul_reg.
DSP Report: operator n_3/mul0 is absorbed into DSP n_3/mul_reg.
DSP Report: Generating DSP n_0/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_0/WM/wout_reg is absorbed into DSP n_0/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_0/comboAdd.
DSP Report: register n_0/mul_reg is absorbed into DSP n_0/comboAdd.
DSP Report: operator n_0/comboAdd is absorbed into DSP n_0/comboAdd.
DSP Report: operator n_0/mul0 is absorbed into DSP n_0/comboAdd.
DSP Report: Generating DSP n_0/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_0/WM/wout_reg is absorbed into DSP n_0/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_0/mul_reg.
DSP Report: register n_0/mul_reg is absorbed into DSP n_0/mul_reg.
DSP Report: operator n_0/mul0 is absorbed into DSP n_0/mul_reg.
WARNING: [Synth 8-3917] design zyNet has port axis_in_data_ready driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1223.809 ; gain = 713.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+----------------------+---------------+----------------+
|Module Name | RTL Object           | Depth x Width | Implemented As | 
+------------+----------------------+---------------+----------------+
|Layer_3     | n_0/siginst.s1/y_reg | 1024x16       | Block RAM      | 
+------------+----------------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|neuron      | C+(A2*B)'   | 16     | 16     | 32     | -      | 32     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|neuron      | C+(A2*B)'   | 16     | 16     | 32     | -      | 32     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|neuron      | C+(A2*B)'   | 16     | 16     | 32     | -      | 32     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|neuron      | C+(A2*B)'   | 16     | 16     | 32     | -      | 32     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|neuron      | C+(A2*B)'   | 16     | 16     | 32     | -      | 32     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|neuron      | C+(A2*B)'   | 16     | 16     | 32     | -      | 32     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|neuron      | C+(A2*B)'   | 16     | 16     | 32     | -      | 32     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|neuron      | C+(A2*B)'   | 16     | 16     | 32     | -      | 32     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 16     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|neuron      | C+(A2*B)'   | 16     | 16     | 32     | -      | 32     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|neuron      | C+(A2*B)'   | 16     | 16     | 32     | -      | 32     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|neuron      | C+(A2*B)'   | 16     | 16     | 32     | -      | 32     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|neuron      | C+(A2*B)'   | 16     | 16     | 32     | -      | 32     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|neuron      | C+(A2*B)'   | 16     | 16     | 32     | -      | 32     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|neuron      | C+(A2*B)'   | 16     | 16     | 32     | -      | 32     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|neuron      | C+(A2*B)'   | 16     | 16     | 32     | -      | 32     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|neuron      | (A2*B)'     | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|neuron      | (A2*B)'     | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|neuron      | (A2*B)'     | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|neuron      | (A2*B)'     | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|neuron      | (A2*B)'     | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|neuron      | (A2*B)'     | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|neuron      | (A2*B)'     | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|neuron      | (A2*B)'     | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|neuron      | (A2*B)'     | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|neuron      | (A2*B)'     | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|neuron      | (A2*B)'     | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|neuron      | (A2*B)'     | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|neuron      | (A2*B)'     | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|neuron      | (A2*B)'     | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|neuron      | (A2*B)'     | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 16     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 14     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 15     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 15     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_3     | C+(A2*B2)'  | 16     | 16     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_3     | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1228.871 ; gain = 718.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1228.871 ; gain = 718.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 1228.871 ; gain = 718.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 1228.871 ; gain = 718.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 1228.871 ; gain = 718.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 1228.871 ; gain = 718.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 1228.871 ; gain = 718.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 1228.871 ; gain = 718.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     1|
|3     |LUT2  |     1|
|4     |LUT3  |     1|
|5     |LUT4  |     9|
|6     |LUT5  |    32|
|7     |LUT6  |    34|
|8     |FDRE  |   203|
|9     |FDSE  |     1|
|10    |IBUF  |    45|
|11    |OBUF  |    42|
|12    |OBUFT |     1|
+------+------+------+

Report Instance Areas: 
+------+---------+-----------------+------+
|      |Instance |Module           |Cells |
+------+---------+-----------------+------+
|1     |top      |                 |   371|
|2     |  alw    |axi_lite_wrapper |   282|
+------+---------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 1228.871 ; gain = 718.980
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4001 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 1228.871 ; gain = 718.980
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 1228.871 ; gain = 718.980
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1240.938 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1322.648 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: de5e5d5b
INFO: [Common 17-83] Releasing license: Synthesis
154 Infos, 155 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:40 . Memory (MB): peak = 1322.648 ; gain = 837.609
INFO: [Common 17-1381] The checkpoint 'C:/Users/Wenuka/Documents/HDL_Final_Project/HDL_Final_Project.runs/synth_1/zyNet.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file zyNet_utilization_synth.rpt -pb zyNet_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 20 18:32:47 2023...
