Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Apr 13 10:02:20 2020
| Host         : Jacob-Laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mips_fpga_control_sets_placed.rpt
| Design       : mips_fpga
| Device       : xc7a12ti
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|    16+ |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             134 |           33 |
| No           | No                    | Yes                    |              70 |           17 |
| No           | Yes                   | No                     |              66 |           10 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+------------------------------------+------------------+------------------+----------------+
|      Clock Signal     |            Enable Signal           | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------------+------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG        |                                    |                  |               12 |             32 |
|  clk_gen/index_reg[1] |                                    |                  |                5 |             38 |
|  clk_pb_BUFG          | mips_top/mips/dp/pc_reg/we_dm_OBUF |                  |                8 |             64 |
|  n_0_29_BUFG          |                                    |                  |               16 |             64 |
|  clk_IBUF_BUFG        |                                    | rst_IBUF         |               10 |             66 |
|  clk_pb_BUFG          |                                    | rst_IBUF         |               17 |             70 |
|  clk_pb_BUFG          | mips_top/mips/dp/pc_reg/we         |                  |               18 |            288 |
+-----------------------+------------------------------------+------------------+------------------+----------------+


