// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module fmm_reduce_kernel_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        rowt,
        zext_ln144,
        add_ln144,
        row1_ce_out,
        row1_ce_out_ap_vld,
        M_e_0_address0,
        M_e_0_ce0,
        M_e_0_q0,
        M_e_1_address0,
        M_e_1_ce0,
        M_e_1_q0,
        M_e_2_address0,
        M_e_2_ce0,
        M_e_2_q0,
        M_e_3_address0,
        M_e_3_ce0,
        M_e_3_q0
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_state2 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] rowt;
input  [14:0] zext_ln144;
input  [1:0] add_ln144;
output  [31:0] row1_ce_out;
output   row1_ce_out_ap_vld;
output  [14:0] M_e_0_address0;
output   M_e_0_ce0;
input  [31:0] M_e_0_q0;
output  [14:0] M_e_1_address0;
output   M_e_1_ce0;
input  [31:0] M_e_1_q0;
output  [14:0] M_e_2_address0;
output   M_e_2_ce0;
input  [31:0] M_e_2_q0;
output  [14:0] M_e_3_address0;
output   M_e_3_ce0;
input  [31:0] M_e_3_q0;

reg ap_idle;
reg row1_ce_out_ap_vld;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln149_fu_244_p2;
reg   [0:0] icmp_ln146_reg_271;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [31:0] row1_ce_reg_149;
reg    ap_block_state1_pp0_stage0_iter0;
wire   [31:0] zext_ln146_fu_169_p1;
reg   [31:0] zext_ln146_reg_266;
wire   [0:0] icmp_ln146_fu_173_p2;
wire   [30:0] add_ln146_fu_179_p2;
reg   [30:0] add_ln146_reg_275;
wire   [63:0] zext_ln148_fu_213_p1;
reg   [30:0] row1_fu_68;
wire    ap_loop_init;
reg   [30:0] ap_sig_allocacmp_row1_2;
reg    M_e_0_ce0_local;
reg    M_e_1_ce0_local;
reg    M_e_2_ce0_local;
reg    M_e_3_ce0_local;
wire   [30:0] shl_ln148_fu_185_p2;
wire   [30:0] shl_ln148_1_fu_191_p2;
wire   [30:0] add_ln148_1_fu_197_p2;
wire   [14:0] trunc_ln148_fu_203_p1;
wire   [14:0] add_ln148_fu_207_p2;
wire   [31:0] v_fu_221_p9;
wire   [31:0] v_fu_221_p11;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [1:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [1:0] v_fu_221_p1;
wire  signed [1:0] v_fu_221_p3;
wire  signed [1:0] v_fu_221_p5;
wire   [1:0] v_fu_221_p7;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 row1_fu_68 = 31'd0;
#0 ap_done_reg = 1'b0;
end

(* dissolve_hierarchy = "yes" *) fmm_reduce_kernel_sparsemux_9_2_32_1_1_x #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h3 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h0 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_x_U61(
    .din0(M_e_0_q0),
    .din1(M_e_1_q0),
    .din2(M_e_2_q0),
    .din3(M_e_3_q0),
    .def(v_fu_221_p9),
    .sel(add_ln144),
    .dout(v_fu_221_p11)
);

fmm_reduce_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln146_reg_271 == 1'd1) & (icmp_ln149_fu_244_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        row1_ce_reg_149 <= zext_ln146_reg_266;
    end else if (((icmp_ln146_fu_173_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        row1_ce_reg_149 <= 32'd4294967295;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (ap_loop_init == 1'b1))) begin
        row1_fu_68 <= 31'd0;
    end else if (((icmp_ln146_reg_271 == 1'd1) & (icmp_ln149_fu_244_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        row1_fu_68 <= add_ln146_reg_275;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        add_ln146_reg_275 <= add_ln146_fu_179_p2;
        icmp_ln146_reg_271 <= icmp_ln146_fu_173_p2;
        zext_ln146_reg_266[30 : 0] <= zext_ln146_fu_169_p1[30 : 0];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        M_e_0_ce0_local = 1'b1;
    end else begin
        M_e_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        M_e_1_ce0_local = 1'b1;
    end else begin
        M_e_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        M_e_2_ce0_local = 1'b1;
    end else begin
        M_e_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        M_e_3_ce0_local = 1'b1;
    end else begin
        M_e_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1_pp0_stage0_iter0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & ((icmp_ln146_reg_271 == 1'd0) | (icmp_ln149_fu_244_p2 == 1'd1)))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_row1_2 = 31'd0;
    end else begin
        ap_sig_allocacmp_row1_2 = row1_fu_68;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b1 == ap_CS_fsm_state2) & ((icmp_ln146_reg_271 == 1'd0) | (icmp_ln149_fu_244_p2 == 1'd1)))) begin
        row1_ce_out_ap_vld = 1'b1;
    end else begin
        row1_ce_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign M_e_0_address0 = zext_ln148_fu_213_p1;

assign M_e_0_ce0 = M_e_0_ce0_local;

assign M_e_1_address0 = zext_ln148_fu_213_p1;

assign M_e_1_ce0 = M_e_1_ce0_local;

assign M_e_2_address0 = zext_ln148_fu_213_p1;

assign M_e_2_ce0 = M_e_2_ce0_local;

assign M_e_3_address0 = zext_ln148_fu_213_p1;

assign M_e_3_ce0 = M_e_3_ce0_local;

assign add_ln146_fu_179_p2 = (ap_sig_allocacmp_row1_2 + 31'd1);

assign add_ln148_1_fu_197_p2 = (shl_ln148_fu_185_p2 + shl_ln148_1_fu_191_p2);

assign add_ln148_fu_207_p2 = (trunc_ln148_fu_203_p1 + zext_ln144);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start_int == 1'b0);
end

assign ap_done = ap_done_sig;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

assign ap_ready = ap_ready_sig;

assign icmp_ln146_fu_173_p2 = (($signed(zext_ln146_fu_169_p1) < $signed(rowt)) ? 1'b1 : 1'b0);

assign icmp_ln149_fu_244_p2 = ((v_fu_221_p11 == 32'd1) ? 1'b1 : 1'b0);

assign row1_ce_out = row1_ce_reg_149;

assign shl_ln148_1_fu_191_p2 = ap_sig_allocacmp_row1_2 << 31'd4;

assign shl_ln148_fu_185_p2 = ap_sig_allocacmp_row1_2 << 31'd6;

assign trunc_ln148_fu_203_p1 = add_ln148_1_fu_197_p2[14:0];

assign v_fu_221_p9 = 'bx;

assign zext_ln146_fu_169_p1 = ap_sig_allocacmp_row1_2;

assign zext_ln148_fu_213_p1 = add_ln148_fu_207_p2;

always @ (posedge ap_clk) begin
    zext_ln146_reg_266[31] <= 1'b0;
end

endmodule //fmm_reduce_kernel_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1
