// Seed: 1944206955
module module_0 (
    input tri id_0,
    input supply0 id_1,
    input tri0 id_2,
    output wor id_3,
    input wire id_4
);
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    output tri id_2,
    input tri0 id_3,
    inout tri1 id_4,
    input wor id_5,
    input tri1 id_6,
    input uwire id_7,
    output tri1 id_8,
    input wor id_9,
    output tri id_10,
    input tri1 id_11,
    output uwire id_12,
    output wor id_13,
    output supply1 id_14,
    output tri1 id_15,
    output tri1 id_16,
    output wire id_17,
    output wor id_18,
    output wor id_19,
    output supply0 id_20
);
  module_0 modCall_1 (
      id_0,
      id_1,
      id_7,
      id_8,
      id_3
  );
  assign modCall_1.id_0 = 0;
  id_22 :
  assert property (@(posedge 1) id_9)
  else $display(id_1);
  assign id_20 = 1;
  wire id_23;
  assign id_10 = 1'b0;
endmodule
