\hypertarget{struct_d_w_t___type}{}\section{D\+W\+T\+\_\+\+Type Struct Reference}
\label{struct_d_w_t___type}\index{D\+W\+T\+\_\+\+Type@{D\+W\+T\+\_\+\+Type}}


Structure type to access the Data Watchpoint and Trace Register (D\+WT).  




{\ttfamily \#include $<$core\+\_\+cm4.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_w_t___type_a37964d64a58551b69ce4c8097210d37d}{C\+T\+RL}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_w_t___type_a71680298e85e96e57002f87e7ab78fd4}{C\+Y\+C\+C\+NT}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_w_t___type_a88cca2ab8eb1b5b507817656ceed89fc}{C\+P\+I\+C\+NT}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_w_t___type_ac0801a2328f3431e4706fed91c828f82}{E\+X\+C\+C\+NT}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_w_t___type_a8afd5a4bf994011748bc012fa442c74d}{S\+L\+E\+E\+P\+C\+NT}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_w_t___type_aeba92e6c7fd3de4ba06bfd94f47f5b35}{L\+S\+U\+C\+NT}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_w_t___type_a35f2315f870a574e3e6958face6584ab}{F\+O\+L\+D\+C\+NT}
\item 
\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_d_w_t___type_abc5ae11d98da0ad5531a5e979a3c2ab5}{P\+C\+SR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_w_t___type_a7cf71ff4b30a8362690fddd520763904}{C\+O\+M\+P0}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_w_t___type_a5bb1c17fc754180cc197b874d3d8673f}{M\+A\+S\+K0}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_w_t___type_a5fbd9947d110cc168941f6acadc4a729}{F\+U\+N\+C\+T\+I\+O\+N0}
\item 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}1\mbox{]}\hypertarget{struct_d_w_t___type_addd893d655ed90d40705b20170daac59}{}\label{struct_d_w_t___type_addd893d655ed90d40705b20170daac59}

\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_w_t___type_a4a5bb70a5ce3752bd628d5ce5658cb0c}{C\+O\+M\+P1}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_w_t___type_a0c684438a24f8c927e6e01c0e0a605ef}{M\+A\+S\+K1}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_w_t___type_a3345a33476ee58e165447a3212e6d747}{F\+U\+N\+C\+T\+I\+O\+N1}
\item 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D1} \mbox{[}1\mbox{]}\hypertarget{struct_d_w_t___type_a069871233a8c1df03521e6d7094f1de4}{}\label{struct_d_w_t___type_a069871233a8c1df03521e6d7094f1de4}

\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_w_t___type_a8927aedbe9fd6bdae8983088efc83332}{C\+O\+M\+P2}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_w_t___type_a8ecdc8f0d917dac86b0373532a1c0e2e}{M\+A\+S\+K2}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_w_t___type_acba1654190641a3617fcc558b5e3f87b}{F\+U\+N\+C\+T\+I\+O\+N2}
\item 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D2} \mbox{[}1\mbox{]}\hypertarget{struct_d_w_t___type_a8556ca1c32590517602d92fe0cd55738}{}\label{struct_d_w_t___type_a8556ca1c32590517602d92fe0cd55738}

\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_w_t___type_a3df15697eec279dbbb4b4e9d9ae8b62f}{C\+O\+M\+P3}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_w_t___type_ae3f01137a8d28c905ddefe7333547fba}{M\+A\+S\+K3}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_w_t___type_a80bd242fc05ca80f9db681ce4d82e890}{F\+U\+N\+C\+T\+I\+O\+N3}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the Data Watchpoint and Trace Register (D\+WT). 

\subsection{Member Data Documentation}
\index{D\+W\+T\+\_\+\+Type@{D\+W\+T\+\_\+\+Type}!C\+O\+M\+P0@{C\+O\+M\+P0}}
\index{C\+O\+M\+P0@{C\+O\+M\+P0}!D\+W\+T\+\_\+\+Type@{D\+W\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+O\+M\+P0}{COMP0}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+W\+T\+\_\+\+Type\+::\+C\+O\+M\+P0}\hypertarget{struct_d_w_t___type_a7cf71ff4b30a8362690fddd520763904}{}\label{struct_d_w_t___type_a7cf71ff4b30a8362690fddd520763904}
Offset\+: 0x020 (R/W) Comparator Register 0 \index{D\+W\+T\+\_\+\+Type@{D\+W\+T\+\_\+\+Type}!C\+O\+M\+P1@{C\+O\+M\+P1}}
\index{C\+O\+M\+P1@{C\+O\+M\+P1}!D\+W\+T\+\_\+\+Type@{D\+W\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+O\+M\+P1}{COMP1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+W\+T\+\_\+\+Type\+::\+C\+O\+M\+P1}\hypertarget{struct_d_w_t___type_a4a5bb70a5ce3752bd628d5ce5658cb0c}{}\label{struct_d_w_t___type_a4a5bb70a5ce3752bd628d5ce5658cb0c}
Offset\+: 0x030 (R/W) Comparator Register 1 \index{D\+W\+T\+\_\+\+Type@{D\+W\+T\+\_\+\+Type}!C\+O\+M\+P2@{C\+O\+M\+P2}}
\index{C\+O\+M\+P2@{C\+O\+M\+P2}!D\+W\+T\+\_\+\+Type@{D\+W\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+O\+M\+P2}{COMP2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+W\+T\+\_\+\+Type\+::\+C\+O\+M\+P2}\hypertarget{struct_d_w_t___type_a8927aedbe9fd6bdae8983088efc83332}{}\label{struct_d_w_t___type_a8927aedbe9fd6bdae8983088efc83332}
Offset\+: 0x040 (R/W) Comparator Register 2 \index{D\+W\+T\+\_\+\+Type@{D\+W\+T\+\_\+\+Type}!C\+O\+M\+P3@{C\+O\+M\+P3}}
\index{C\+O\+M\+P3@{C\+O\+M\+P3}!D\+W\+T\+\_\+\+Type@{D\+W\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+O\+M\+P3}{COMP3}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+W\+T\+\_\+\+Type\+::\+C\+O\+M\+P3}\hypertarget{struct_d_w_t___type_a3df15697eec279dbbb4b4e9d9ae8b62f}{}\label{struct_d_w_t___type_a3df15697eec279dbbb4b4e9d9ae8b62f}
Offset\+: 0x050 (R/W) Comparator Register 3 \index{D\+W\+T\+\_\+\+Type@{D\+W\+T\+\_\+\+Type}!C\+P\+I\+C\+NT@{C\+P\+I\+C\+NT}}
\index{C\+P\+I\+C\+NT@{C\+P\+I\+C\+NT}!D\+W\+T\+\_\+\+Type@{D\+W\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+P\+I\+C\+NT}{CPICNT}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+W\+T\+\_\+\+Type\+::\+C\+P\+I\+C\+NT}\hypertarget{struct_d_w_t___type_a88cca2ab8eb1b5b507817656ceed89fc}{}\label{struct_d_w_t___type_a88cca2ab8eb1b5b507817656ceed89fc}
Offset\+: 0x008 (R/W) C\+PI Count Register \index{D\+W\+T\+\_\+\+Type@{D\+W\+T\+\_\+\+Type}!C\+T\+RL@{C\+T\+RL}}
\index{C\+T\+RL@{C\+T\+RL}!D\+W\+T\+\_\+\+Type@{D\+W\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+T\+RL}{CTRL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+W\+T\+\_\+\+Type\+::\+C\+T\+RL}\hypertarget{struct_d_w_t___type_a37964d64a58551b69ce4c8097210d37d}{}\label{struct_d_w_t___type_a37964d64a58551b69ce4c8097210d37d}
Offset\+: 0x000 (R/W) Control Register \index{D\+W\+T\+\_\+\+Type@{D\+W\+T\+\_\+\+Type}!C\+Y\+C\+C\+NT@{C\+Y\+C\+C\+NT}}
\index{C\+Y\+C\+C\+NT@{C\+Y\+C\+C\+NT}!D\+W\+T\+\_\+\+Type@{D\+W\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+Y\+C\+C\+NT}{CYCCNT}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+W\+T\+\_\+\+Type\+::\+C\+Y\+C\+C\+NT}\hypertarget{struct_d_w_t___type_a71680298e85e96e57002f87e7ab78fd4}{}\label{struct_d_w_t___type_a71680298e85e96e57002f87e7ab78fd4}
Offset\+: 0x004 (R/W) Cycle Count Register \index{D\+W\+T\+\_\+\+Type@{D\+W\+T\+\_\+\+Type}!E\+X\+C\+C\+NT@{E\+X\+C\+C\+NT}}
\index{E\+X\+C\+C\+NT@{E\+X\+C\+C\+NT}!D\+W\+T\+\_\+\+Type@{D\+W\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{E\+X\+C\+C\+NT}{EXCCNT}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+W\+T\+\_\+\+Type\+::\+E\+X\+C\+C\+NT}\hypertarget{struct_d_w_t___type_ac0801a2328f3431e4706fed91c828f82}{}\label{struct_d_w_t___type_ac0801a2328f3431e4706fed91c828f82}
Offset\+: 0x00C (R/W) Exception Overhead Count Register \index{D\+W\+T\+\_\+\+Type@{D\+W\+T\+\_\+\+Type}!F\+O\+L\+D\+C\+NT@{F\+O\+L\+D\+C\+NT}}
\index{F\+O\+L\+D\+C\+NT@{F\+O\+L\+D\+C\+NT}!D\+W\+T\+\_\+\+Type@{D\+W\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{F\+O\+L\+D\+C\+NT}{FOLDCNT}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+W\+T\+\_\+\+Type\+::\+F\+O\+L\+D\+C\+NT}\hypertarget{struct_d_w_t___type_a35f2315f870a574e3e6958face6584ab}{}\label{struct_d_w_t___type_a35f2315f870a574e3e6958face6584ab}
Offset\+: 0x018 (R/W) Folded-\/instruction Count Register \index{D\+W\+T\+\_\+\+Type@{D\+W\+T\+\_\+\+Type}!F\+U\+N\+C\+T\+I\+O\+N0@{F\+U\+N\+C\+T\+I\+O\+N0}}
\index{F\+U\+N\+C\+T\+I\+O\+N0@{F\+U\+N\+C\+T\+I\+O\+N0}!D\+W\+T\+\_\+\+Type@{D\+W\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{F\+U\+N\+C\+T\+I\+O\+N0}{FUNCTION0}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+W\+T\+\_\+\+Type\+::\+F\+U\+N\+C\+T\+I\+O\+N0}\hypertarget{struct_d_w_t___type_a5fbd9947d110cc168941f6acadc4a729}{}\label{struct_d_w_t___type_a5fbd9947d110cc168941f6acadc4a729}
Offset\+: 0x028 (R/W) Function Register 0 \index{D\+W\+T\+\_\+\+Type@{D\+W\+T\+\_\+\+Type}!F\+U\+N\+C\+T\+I\+O\+N1@{F\+U\+N\+C\+T\+I\+O\+N1}}
\index{F\+U\+N\+C\+T\+I\+O\+N1@{F\+U\+N\+C\+T\+I\+O\+N1}!D\+W\+T\+\_\+\+Type@{D\+W\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{F\+U\+N\+C\+T\+I\+O\+N1}{FUNCTION1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+W\+T\+\_\+\+Type\+::\+F\+U\+N\+C\+T\+I\+O\+N1}\hypertarget{struct_d_w_t___type_a3345a33476ee58e165447a3212e6d747}{}\label{struct_d_w_t___type_a3345a33476ee58e165447a3212e6d747}
Offset\+: 0x038 (R/W) Function Register 1 \index{D\+W\+T\+\_\+\+Type@{D\+W\+T\+\_\+\+Type}!F\+U\+N\+C\+T\+I\+O\+N2@{F\+U\+N\+C\+T\+I\+O\+N2}}
\index{F\+U\+N\+C\+T\+I\+O\+N2@{F\+U\+N\+C\+T\+I\+O\+N2}!D\+W\+T\+\_\+\+Type@{D\+W\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{F\+U\+N\+C\+T\+I\+O\+N2}{FUNCTION2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+W\+T\+\_\+\+Type\+::\+F\+U\+N\+C\+T\+I\+O\+N2}\hypertarget{struct_d_w_t___type_acba1654190641a3617fcc558b5e3f87b}{}\label{struct_d_w_t___type_acba1654190641a3617fcc558b5e3f87b}
Offset\+: 0x048 (R/W) Function Register 2 \index{D\+W\+T\+\_\+\+Type@{D\+W\+T\+\_\+\+Type}!F\+U\+N\+C\+T\+I\+O\+N3@{F\+U\+N\+C\+T\+I\+O\+N3}}
\index{F\+U\+N\+C\+T\+I\+O\+N3@{F\+U\+N\+C\+T\+I\+O\+N3}!D\+W\+T\+\_\+\+Type@{D\+W\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{F\+U\+N\+C\+T\+I\+O\+N3}{FUNCTION3}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+W\+T\+\_\+\+Type\+::\+F\+U\+N\+C\+T\+I\+O\+N3}\hypertarget{struct_d_w_t___type_a80bd242fc05ca80f9db681ce4d82e890}{}\label{struct_d_w_t___type_a80bd242fc05ca80f9db681ce4d82e890}
Offset\+: 0x058 (R/W) Function Register 3 \index{D\+W\+T\+\_\+\+Type@{D\+W\+T\+\_\+\+Type}!L\+S\+U\+C\+NT@{L\+S\+U\+C\+NT}}
\index{L\+S\+U\+C\+NT@{L\+S\+U\+C\+NT}!D\+W\+T\+\_\+\+Type@{D\+W\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{L\+S\+U\+C\+NT}{LSUCNT}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+W\+T\+\_\+\+Type\+::\+L\+S\+U\+C\+NT}\hypertarget{struct_d_w_t___type_aeba92e6c7fd3de4ba06bfd94f47f5b35}{}\label{struct_d_w_t___type_aeba92e6c7fd3de4ba06bfd94f47f5b35}
Offset\+: 0x014 (R/W) L\+SU Count Register \index{D\+W\+T\+\_\+\+Type@{D\+W\+T\+\_\+\+Type}!M\+A\+S\+K0@{M\+A\+S\+K0}}
\index{M\+A\+S\+K0@{M\+A\+S\+K0}!D\+W\+T\+\_\+\+Type@{D\+W\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{M\+A\+S\+K0}{MASK0}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+W\+T\+\_\+\+Type\+::\+M\+A\+S\+K0}\hypertarget{struct_d_w_t___type_a5bb1c17fc754180cc197b874d3d8673f}{}\label{struct_d_w_t___type_a5bb1c17fc754180cc197b874d3d8673f}
Offset\+: 0x024 (R/W) Mask Register 0 \index{D\+W\+T\+\_\+\+Type@{D\+W\+T\+\_\+\+Type}!M\+A\+S\+K1@{M\+A\+S\+K1}}
\index{M\+A\+S\+K1@{M\+A\+S\+K1}!D\+W\+T\+\_\+\+Type@{D\+W\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{M\+A\+S\+K1}{MASK1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+W\+T\+\_\+\+Type\+::\+M\+A\+S\+K1}\hypertarget{struct_d_w_t___type_a0c684438a24f8c927e6e01c0e0a605ef}{}\label{struct_d_w_t___type_a0c684438a24f8c927e6e01c0e0a605ef}
Offset\+: 0x034 (R/W) Mask Register 1 \index{D\+W\+T\+\_\+\+Type@{D\+W\+T\+\_\+\+Type}!M\+A\+S\+K2@{M\+A\+S\+K2}}
\index{M\+A\+S\+K2@{M\+A\+S\+K2}!D\+W\+T\+\_\+\+Type@{D\+W\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{M\+A\+S\+K2}{MASK2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+W\+T\+\_\+\+Type\+::\+M\+A\+S\+K2}\hypertarget{struct_d_w_t___type_a8ecdc8f0d917dac86b0373532a1c0e2e}{}\label{struct_d_w_t___type_a8ecdc8f0d917dac86b0373532a1c0e2e}
Offset\+: 0x044 (R/W) Mask Register 2 \index{D\+W\+T\+\_\+\+Type@{D\+W\+T\+\_\+\+Type}!M\+A\+S\+K3@{M\+A\+S\+K3}}
\index{M\+A\+S\+K3@{M\+A\+S\+K3}!D\+W\+T\+\_\+\+Type@{D\+W\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{M\+A\+S\+K3}{MASK3}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+W\+T\+\_\+\+Type\+::\+M\+A\+S\+K3}\hypertarget{struct_d_w_t___type_ae3f01137a8d28c905ddefe7333547fba}{}\label{struct_d_w_t___type_ae3f01137a8d28c905ddefe7333547fba}
Offset\+: 0x054 (R/W) Mask Register 3 \index{D\+W\+T\+\_\+\+Type@{D\+W\+T\+\_\+\+Type}!P\+C\+SR@{P\+C\+SR}}
\index{P\+C\+SR@{P\+C\+SR}!D\+W\+T\+\_\+\+Type@{D\+W\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{P\+C\+SR}{PCSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t D\+W\+T\+\_\+\+Type\+::\+P\+C\+SR}\hypertarget{struct_d_w_t___type_abc5ae11d98da0ad5531a5e979a3c2ab5}{}\label{struct_d_w_t___type_abc5ae11d98da0ad5531a5e979a3c2ab5}
Offset\+: 0x01C (R/ ) Program Counter Sample Register \index{D\+W\+T\+\_\+\+Type@{D\+W\+T\+\_\+\+Type}!S\+L\+E\+E\+P\+C\+NT@{S\+L\+E\+E\+P\+C\+NT}}
\index{S\+L\+E\+E\+P\+C\+NT@{S\+L\+E\+E\+P\+C\+NT}!D\+W\+T\+\_\+\+Type@{D\+W\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{S\+L\+E\+E\+P\+C\+NT}{SLEEPCNT}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+W\+T\+\_\+\+Type\+::\+S\+L\+E\+E\+P\+C\+NT}\hypertarget{struct_d_w_t___type_a8afd5a4bf994011748bc012fa442c74d}{}\label{struct_d_w_t___type_a8afd5a4bf994011748bc012fa442c74d}
Offset\+: 0x010 (R/W) Sleep Count Register 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
cmsis/\hyperlink{core__cm4_8h}{core\+\_\+cm4.\+h}\end{DoxyCompactItemize}
