
RTOS-BLUETOOTH.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000b3cc  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040b3cc  0040b3cc  0001b3cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009f8  20400000  0040b3d4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000007d4  204009f8  0040bdcc  000209f8  2**2
                  ALLOC
  4 .stack        00002004  204011cc  0040c5a0  000209f8  2**0
                  ALLOC
  5 .heap         00000200  204031d0  0040e5a4  000209f8  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209f8  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  00020a26  2**0
                  CONTENTS, READONLY
  8 .debug_info   00039277  00000000  00000000  00020a7f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00007801  00000000  00000000  00059cf6  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00016e5b  00000000  00000000  000614f7  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000017a8  00000000  00000000  00078352  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00001b48  00000000  00000000  00079afa  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0002d1ca  00000000  00000000  0007b642  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00021d36  00000000  00000000  000a880c  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000a394d  00000000  00000000  000ca542  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  000049b0  00000000  00000000  0016de90  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	d0 31 40 20 45 29 40 00 43 29 40 00 43 29 40 00     .1@ E)@.C)@.C)@.
  400010:	43 29 40 00 43 29 40 00 43 29 40 00 00 00 00 00     C)@.C)@.C)@.....
	...
  40002c:	29 47 40 00 43 29 40 00 00 00 00 00 c9 47 40 00     )G@.C)@......G@.
  40003c:	31 48 40 00 43 29 40 00 43 29 40 00 43 29 40 00     1H@.C)@.C)@.C)@.
  40004c:	43 29 40 00 43 29 40 00 43 29 40 00 43 29 40 00     C)@.C)@.C)@.C)@.
  40005c:	43 29 40 00 43 29 40 00 00 00 00 00 61 20 40 00     C)@.C)@.....a @.
  40006c:	75 20 40 00 89 20 40 00 43 29 40 00 43 29 40 00     u @.. @.C)@.C)@.
  40007c:	43 29 40 00 9d 20 40 00 b1 20 40 00 43 29 40 00     C)@.. @.. @.C)@.
  40008c:	43 29 40 00 43 29 40 00 43 29 40 00 43 29 40 00     C)@.C)@.C)@.C)@.
  40009c:	43 29 40 00 43 29 40 00 43 29 40 00 43 29 40 00     C)@.C)@.C)@.C)@.
  4000ac:	43 29 40 00 43 29 40 00 65 17 40 00 43 29 40 00     C)@.C)@.e.@.C)@.
  4000bc:	43 29 40 00 43 29 40 00 43 29 40 00 43 29 40 00     C)@.C)@.C)@.C)@.
  4000cc:	43 29 40 00 00 00 00 00 43 29 40 00 00 00 00 00     C)@.....C)@.....
  4000dc:	43 29 40 00 79 17 40 00 43 29 40 00 43 29 40 00     C)@.y.@.C)@.C)@.
  4000ec:	43 29 40 00 43 29 40 00 43 29 40 00 43 29 40 00     C)@.C)@.C)@.C)@.
  4000fc:	43 29 40 00 43 29 40 00 43 29 40 00 43 29 40 00     C)@.C)@.C)@.C)@.
  40010c:	43 29 40 00 43 29 40 00 00 00 00 00 00 00 00 00     C)@.C)@.........
  40011c:	00 00 00 00 43 29 40 00 43 29 40 00 43 29 40 00     ....C)@.C)@.C)@.
  40012c:	43 29 40 00 43 29 40 00 00 00 00 00 43 29 40 00     C)@.C)@.....C)@.
  40013c:	43 29 40 00                                         C)@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009f8 	.word	0x204009f8
  40015c:	00000000 	.word	0x00000000
  400160:	0040b3d4 	.word	0x0040b3d4

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	0040b3d4 	.word	0x0040b3d4
  4001a0:	204009fc 	.word	0x204009fc
  4001a4:	0040b3d4 	.word	0x0040b3d4
  4001a8:	00000000 	.word	0x00000000

004001ac <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
  4001ac:	4b01      	ldr	r3, [pc, #4]	; (4001b4 <gfx_mono_set_framebuffer+0x8>)
  4001ae:	6018      	str	r0, [r3, #0]
  4001b0:	4770      	bx	lr
  4001b2:	bf00      	nop
  4001b4:	20400a14 	.word	0x20400a14

004001b8 <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
  4001b8:	4b02      	ldr	r3, [pc, #8]	; (4001c4 <gfx_mono_framebuffer_put_byte+0xc>)
  4001ba:	681b      	ldr	r3, [r3, #0]
  4001bc:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
  4001c0:	5442      	strb	r2, [r0, r1]
  4001c2:	4770      	bx	lr
  4001c4:	20400a14 	.word	0x20400a14

004001c8 <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
  4001c8:	4b02      	ldr	r3, [pc, #8]	; (4001d4 <gfx_mono_framebuffer_get_byte+0xc>)
  4001ca:	681b      	ldr	r3, [r3, #0]
  4001cc:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
}
  4001d0:	5c40      	ldrb	r0, [r0, r1]
  4001d2:	4770      	bx	lr
  4001d4:	20400a14 	.word	0x20400a14

004001d8 <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
  4001d8:	b538      	push	{r3, r4, r5, lr}
  4001da:	4605      	mov	r5, r0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4001dc:	2208      	movs	r2, #8
  4001de:	4b09      	ldr	r3, [pc, #36]	; (400204 <ssd1306_write_command+0x2c>)
  4001e0:	635a      	str	r2, [r3, #52]	; 0x34
	ioport_set_pin_level(SSD1306_DC_PIN, false);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  4001e2:	4c09      	ldr	r4, [pc, #36]	; (400208 <ssd1306_write_command+0x30>)
  4001e4:	2101      	movs	r1, #1
  4001e6:	4620      	mov	r0, r4
  4001e8:	4b08      	ldr	r3, [pc, #32]	; (40020c <ssd1306_write_command+0x34>)
  4001ea:	4798      	blx	r3
	spi_write(SPI0, command, 1, 1);
  4001ec:	2301      	movs	r3, #1
  4001ee:	461a      	mov	r2, r3
  4001f0:	4629      	mov	r1, r5
  4001f2:	4620      	mov	r0, r4
  4001f4:	4c06      	ldr	r4, [pc, #24]	; (400210 <ssd1306_write_command+0x38>)
  4001f6:	47a0      	blx	r4
	delay_us(10);
  4001f8:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  4001fc:	4b05      	ldr	r3, [pc, #20]	; (400214 <ssd1306_write_command+0x3c>)
  4001fe:	4798      	blx	r3
  400200:	bd38      	pop	{r3, r4, r5, pc}
  400202:	bf00      	nop
  400204:	400e1000 	.word	0x400e1000
  400208:	40008000 	.word	0x40008000
  40020c:	00402495 	.word	0x00402495
  400210:	004024ab 	.word	0x004024ab
  400214:	20400001 	.word	0x20400001

00400218 <ssd1306_init>:
{
  400218:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40021c:	4d66      	ldr	r5, [pc, #408]	; (4003b8 <ssd1306_init+0x1a0>)
  40021e:	f44f 3600 	mov.w	r6, #131072	; 0x20000
  400222:	612e      	str	r6, [r5, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400224:	f8c5 60a0 	str.w	r6, [r5, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400228:	4b64      	ldr	r3, [pc, #400]	; (4003bc <ssd1306_init+0x1a4>)
  40022a:	2708      	movs	r7, #8
  40022c:	611f      	str	r7, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40022e:	f8c3 70a0 	str.w	r7, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400232:	666e      	str	r6, [r5, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400234:	f8c5 6090 	str.w	r6, [r5, #144]	; 0x90
		base->PIO_MDDR = mask;
  400238:	656e      	str	r6, [r5, #84]	; 0x54
		base->PIO_IFDR = mask;
  40023a:	626e      	str	r6, [r5, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  40023c:	f8c5 6080 	str.w	r6, [r5, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400240:	6f2a      	ldr	r2, [r5, #112]	; 0x70
  400242:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  400246:	672a      	str	r2, [r5, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400248:	6f6a      	ldr	r2, [r5, #116]	; 0x74
  40024a:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  40024e:	676a      	str	r2, [r5, #116]	; 0x74
		base->PIO_PUER = mask;
  400250:	665f      	str	r7, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400252:	f8c3 7090 	str.w	r7, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400256:	655f      	str	r7, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400258:	625f      	str	r7, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  40025a:	f8c3 7080 	str.w	r7, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  40025e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400260:	f022 0208 	bic.w	r2, r2, #8
  400264:	671a      	str	r2, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400266:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400268:	f022 0208 	bic.w	r2, r2, #8
  40026c:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  40026e:	601f      	str	r7, [r3, #0]
  400270:	602e      	str	r6, [r5, #0]
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400272:	631f      	str	r7, [r3, #48]	; 0x30
  400274:	632e      	str	r6, [r5, #48]	; 0x30
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  400276:	f8df 817c 	ldr.w	r8, [pc, #380]	; 4003f4 <ssd1306_init+0x1dc>
  40027a:	2300      	movs	r3, #0
  40027c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400280:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400284:	4640      	mov	r0, r8
  400286:	4c4e      	ldr	r4, [pc, #312]	; (4003c0 <ssd1306_init+0x1a8>)
  400288:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  40028a:	2300      	movs	r3, #0
  40028c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400290:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400294:	4640      	mov	r0, r8
  400296:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  400298:	2300      	movs	r3, #0
  40029a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  40029e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4002a2:	4640      	mov	r0, r8
  4002a4:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  4002a6:	2300      	movs	r3, #0
  4002a8:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  4002ac:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4002b0:	4640      	mov	r0, r8
  4002b2:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  4002b4:	2300      	movs	r3, #0
  4002b6:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4002ba:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4002be:	4640      	mov	r0, r8
  4002c0:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  4002c2:	2300      	movs	r3, #0
  4002c4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  4002c8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4002cc:	4640      	mov	r0, r8
  4002ce:	47a0      	blx	r4
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  4002d0:	4c3c      	ldr	r4, [pc, #240]	; (4003c4 <ssd1306_init+0x1ac>)
  4002d2:	f04f 0902 	mov.w	r9, #2
  4002d6:	f8c4 9000 	str.w	r9, [r4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  4002da:	f04f 0880 	mov.w	r8, #128	; 0x80
  4002de:	f8c4 8000 	str.w	r8, [r4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_master_mode(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MSTR;
  4002e2:	6863      	ldr	r3, [r4, #4]
  4002e4:	f043 0301 	orr.w	r3, r3, #1
  4002e8:	6063      	str	r3, [r4, #4]
		spi_configure_cs_behavior(SPI0, 1, SPI_CS_KEEP_LOW);
  4002ea:	463a      	mov	r2, r7
  4002ec:	2101      	movs	r1, #1
  4002ee:	4620      	mov	r0, r4
  4002f0:	4b35      	ldr	r3, [pc, #212]	; (4003c8 <ssd1306_init+0x1b0>)
  4002f2:	4798      	blx	r3
		spi_set_clock_polarity(SPI0, 1, 0);
  4002f4:	2200      	movs	r2, #0
  4002f6:	2101      	movs	r1, #1
  4002f8:	4620      	mov	r0, r4
  4002fa:	4b34      	ldr	r3, [pc, #208]	; (4003cc <ssd1306_init+0x1b4>)
  4002fc:	4798      	blx	r3
		spi_set_clock_phase(SPI0, 1, 0);
  4002fe:	2200      	movs	r2, #0
  400300:	2101      	movs	r1, #1
  400302:	4620      	mov	r0, r4
  400304:	4b32      	ldr	r3, [pc, #200]	; (4003d0 <ssd1306_init+0x1b8>)
  400306:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_fixed_peripheral_select(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_PS);
  400308:	6863      	ldr	r3, [r4, #4]
  40030a:	f023 0302 	bic.w	r3, r3, #2
  40030e:	6063      	str	r3, [r4, #4]
		spi_set_bits_per_transfer(SPI0, 1, SPI_CSR_BITS_8_BIT);
  400310:	2200      	movs	r2, #0
  400312:	2101      	movs	r1, #1
  400314:	4620      	mov	r0, r4
  400316:	4b2f      	ldr	r3, [pc, #188]	; (4003d4 <ssd1306_init+0x1bc>)
  400318:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  40031a:	6863      	ldr	r3, [r4, #4]
  40031c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  400320:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  400322:	6863      	ldr	r3, [r4, #4]
  400324:	f043 0310 	orr.w	r3, r3, #16
  400328:	6063      	str	r3, [r4, #4]
		int div = spi_calc_baudrate_div(1000000, sysclk_get_peripheral_hz());
  40032a:	492b      	ldr	r1, [pc, #172]	; (4003d8 <ssd1306_init+0x1c0>)
  40032c:	482b      	ldr	r0, [pc, #172]	; (4003dc <ssd1306_init+0x1c4>)
  40032e:	4b2c      	ldr	r3, [pc, #176]	; (4003e0 <ssd1306_init+0x1c8>)
  400330:	4798      	blx	r3
		spi_set_baudrate_div(SPI0,1, div);
  400332:	b2c2      	uxtb	r2, r0
  400334:	2101      	movs	r1, #1
  400336:	4620      	mov	r0, r4
  400338:	4b2a      	ldr	r3, [pc, #168]	; (4003e4 <ssd1306_init+0x1cc>)
  40033a:	4798      	blx	r3
		spi_enable_clock(SPI0);
  40033c:	4620      	mov	r0, r4
  40033e:	4b2a      	ldr	r3, [pc, #168]	; (4003e8 <ssd1306_init+0x1d0>)
  400340:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400342:	2301      	movs	r3, #1
  400344:	6023      	str	r3, [r4, #0]
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400346:	636e      	str	r6, [r5, #52]	; 0x34
 */
static inline void ssd1306_hard_reset(void)
{
	uint32_t delay_10us = 10 * (sysclk_get_cpu_hz()/1000000);
	ioport_set_pin_level(SSD1306_RES_PIN, false);
	delay_cycles(delay_10us); // At lest 10us
  400348:	f640 30b8 	movw	r0, #3000	; 0xbb8
  40034c:	4c27      	ldr	r4, [pc, #156]	; (4003ec <ssd1306_init+0x1d4>)
  40034e:	47a0      	blx	r4
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400350:	632e      	str	r6, [r5, #48]	; 0x30
	ioport_set_pin_level(SSD1306_RES_PIN, true);
	delay_cycles(delay_10us); // At lest 10us
  400352:	f640 30b8 	movw	r0, #3000	; 0xbb8
  400356:	47a0      	blx	r4
  400358:	632e      	str	r6, [r5, #48]	; 0x30
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
  40035a:	20a8      	movs	r0, #168	; 0xa8
  40035c:	4c24      	ldr	r4, [pc, #144]	; (4003f0 <ssd1306_init+0x1d8>)
  40035e:	47a0      	blx	r4
	ssd1306_write_command(0x1F);
  400360:	201f      	movs	r0, #31
  400362:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
  400364:	20d3      	movs	r0, #211	; 0xd3
  400366:	47a0      	blx	r4
	ssd1306_write_command(0x00);
  400368:	2000      	movs	r0, #0
  40036a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
  40036c:	2040      	movs	r0, #64	; 0x40
  40036e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
  400370:	20a1      	movs	r0, #161	; 0xa1
  400372:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
  400374:	20c8      	movs	r0, #200	; 0xc8
  400376:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
  400378:	20da      	movs	r0, #218	; 0xda
  40037a:	47a0      	blx	r4
	ssd1306_write_command(0x02);
  40037c:	4648      	mov	r0, r9
  40037e:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
  400380:	2081      	movs	r0, #129	; 0x81
  400382:	47a0      	blx	r4
	ssd1306_write_command(contrast);
  400384:	208f      	movs	r0, #143	; 0x8f
  400386:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
  400388:	20a4      	movs	r0, #164	; 0xa4
  40038a:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
  40038c:	20a6      	movs	r0, #166	; 0xa6
  40038e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
  400390:	20d5      	movs	r0, #213	; 0xd5
  400392:	47a0      	blx	r4
	ssd1306_write_command(0x80);
  400394:	4640      	mov	r0, r8
  400396:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
  400398:	208d      	movs	r0, #141	; 0x8d
  40039a:	47a0      	blx	r4
	ssd1306_write_command(0x14);
  40039c:	2014      	movs	r0, #20
  40039e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
  4003a0:	20db      	movs	r0, #219	; 0xdb
  4003a2:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
  4003a4:	2040      	movs	r0, #64	; 0x40
  4003a6:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
  4003a8:	20d9      	movs	r0, #217	; 0xd9
  4003aa:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
  4003ac:	20f1      	movs	r0, #241	; 0xf1
  4003ae:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
  4003b0:	20af      	movs	r0, #175	; 0xaf
  4003b2:	47a0      	blx	r4
  4003b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4003b8:	400e1200 	.word	0x400e1200
  4003bc:	400e1000 	.word	0x400e1000
  4003c0:	00401ec5 	.word	0x00401ec5
  4003c4:	40008000 	.word	0x40008000
  4003c8:	0040251b 	.word	0x0040251b
  4003cc:	004024df 	.word	0x004024df
  4003d0:	004024fd 	.word	0x004024fd
  4003d4:	00402561 	.word	0x00402561
  4003d8:	08f0d180 	.word	0x08f0d180
  4003dc:	000f4240 	.word	0x000f4240
  4003e0:	00402575 	.word	0x00402575
  4003e4:	0040258b 	.word	0x0040258b
  4003e8:	00402469 	.word	0x00402469
  4003ec:	20400001 	.word	0x20400001
  4003f0:	004001d9 	.word	0x004001d9
  4003f4:	400e1400 	.word	0x400e1400

004003f8 <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
  4003f8:	b538      	push	{r3, r4, r5, lr}
  4003fa:	4605      	mov	r5, r0
  4003fc:	2208      	movs	r2, #8
  4003fe:	4b09      	ldr	r3, [pc, #36]	; (400424 <ssd1306_write_data+0x2c>)
  400400:	631a      	str	r2, [r3, #48]	; 0x30
	ioport_set_pin_level(SSD1306_DC_PIN, true);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  400402:	4c09      	ldr	r4, [pc, #36]	; (400428 <ssd1306_write_data+0x30>)
  400404:	2101      	movs	r1, #1
  400406:	4620      	mov	r0, r4
  400408:	4b08      	ldr	r3, [pc, #32]	; (40042c <ssd1306_write_data+0x34>)
  40040a:	4798      	blx	r3
	spi_write(SPI0, data, 1, 1);
  40040c:	2301      	movs	r3, #1
  40040e:	461a      	mov	r2, r3
  400410:	4629      	mov	r1, r5
  400412:	4620      	mov	r0, r4
  400414:	4c06      	ldr	r4, [pc, #24]	; (400430 <ssd1306_write_data+0x38>)
  400416:	47a0      	blx	r4
	delay_us(10);
  400418:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  40041c:	4b05      	ldr	r3, [pc, #20]	; (400434 <ssd1306_write_data+0x3c>)
  40041e:	4798      	blx	r3
  400420:	bd38      	pop	{r3, r4, r5, pc}
  400422:	bf00      	nop
  400424:	400e1000 	.word	0x400e1000
  400428:	40008000 	.word	0x40008000
  40042c:	00402495 	.word	0x00402495
  400430:	004024ab 	.word	0x004024ab
  400434:	20400001 	.word	0x20400001

00400438 <sd_mmc_configure_slot>:

/**
 * \brief Configures the driver with the selected card configuration
 */
static void sd_mmc_configure_slot(void)
{
  400438:	b510      	push	{r4, lr}
	driver_select_device(sd_mmc_slot_sel, sd_mmc_card->clock,
  40043a:	4b07      	ldr	r3, [pc, #28]	; (400458 <sd_mmc_configure_slot+0x20>)
  40043c:	6819      	ldr	r1, [r3, #0]
  40043e:	f891 3022 	ldrb.w	r3, [r1, #34]	; 0x22
  400442:	3300      	adds	r3, #0
  400444:	bf18      	it	ne
  400446:	2301      	movne	r3, #1
  400448:	7c4a      	ldrb	r2, [r1, #17]
  40044a:	6809      	ldr	r1, [r1, #0]
  40044c:	4803      	ldr	r0, [pc, #12]	; (40045c <sd_mmc_configure_slot+0x24>)
  40044e:	7800      	ldrb	r0, [r0, #0]
  400450:	4c03      	ldr	r4, [pc, #12]	; (400460 <sd_mmc_configure_slot+0x28>)
  400452:	47a0      	blx	r4
  400454:	bd10      	pop	{r4, pc}
  400456:	bf00      	nop
  400458:	20400a18 	.word	0x20400a18
  40045c:	20400a21 	.word	0x20400a21
  400460:	00401895 	.word	0x00401895

00400464 <sd_mmc_select_slot>:
	if (slot >= SD_MMC_MEM_CNT) {
  400464:	b108      	cbz	r0, 40046a <sd_mmc_select_slot+0x6>
		return SD_MMC_ERR_SLOT;
  400466:	2004      	movs	r0, #4
  400468:	4770      	bx	lr
	if (ioport_get_pin_level(sd_mmc_cards[slot].cd_gpio)
  40046a:	4b32      	ldr	r3, [pc, #200]	; (400534 <sd_mmc_select_slot+0xd0>)
  40046c:	689a      	ldr	r2, [r3, #8]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  40046e:	4b32      	ldr	r3, [pc, #200]	; (400538 <sd_mmc_select_slot+0xd4>)
  400470:	eb03 1352 	add.w	r3, r3, r2, lsr #5
  400474:	025b      	lsls	r3, r3, #9
	}
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  400476:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
	return 1U << (pin & 0x1F);
  400478:	f002 021f 	and.w	r2, r2, #31
  40047c:	2301      	movs	r3, #1
  40047e:	fa03 f202 	lsl.w	r2, r3, r2
  400482:	420a      	tst	r2, r1
  400484:	d010      	beq.n	4004a8 <sd_mmc_select_slot+0x44>
		if (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_DEBOUNCE) {
  400486:	4b2b      	ldr	r3, [pc, #172]	; (400534 <sd_mmc_select_slot+0xd0>)
  400488:	7b9b      	ldrb	r3, [r3, #14]
  40048a:	2b01      	cmp	r3, #1
  40048c:	d004      	beq.n	400498 <sd_mmc_select_slot+0x34>
		sd_mmc_cards[slot].state = SD_MMC_CARD_STATE_NO_CARD;
  40048e:	2204      	movs	r2, #4
  400490:	4b28      	ldr	r3, [pc, #160]	; (400534 <sd_mmc_select_slot+0xd0>)
  400492:	739a      	strb	r2, [r3, #14]
		return SD_MMC_ERR_NO_CARD;
  400494:	2002      	movs	r0, #2
  400496:	4770      	bx	lr
	if (sd_mmc_sam_systick_used) {
  400498:	4b28      	ldr	r3, [pc, #160]	; (40053c <sd_mmc_select_slot+0xd8>)
  40049a:	781b      	ldrb	r3, [r3, #0]
  40049c:	2b00      	cmp	r3, #0
  40049e:	d0f6      	beq.n	40048e <sd_mmc_select_slot+0x2a>
		SysTick->CTRL = 0;
  4004a0:	2200      	movs	r2, #0
  4004a2:	4b27      	ldr	r3, [pc, #156]	; (400540 <sd_mmc_select_slot+0xdc>)
  4004a4:	601a      	str	r2, [r3, #0]
  4004a6:	e7f2      	b.n	40048e <sd_mmc_select_slot+0x2a>
{
  4004a8:	b510      	push	{r4, lr}
	if (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_NO_CARD) {
  4004aa:	4b22      	ldr	r3, [pc, #136]	; (400534 <sd_mmc_select_slot+0xd0>)
  4004ac:	7b9b      	ldrb	r3, [r3, #14]
  4004ae:	2b04      	cmp	r3, #4
  4004b0:	d005      	beq.n	4004be <sd_mmc_select_slot+0x5a>
	if (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_DEBOUNCE) {
  4004b2:	2b01      	cmp	r3, #1
  4004b4:	d019      	beq.n	4004ea <sd_mmc_select_slot+0x86>
	if (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_UNUSABLE) {
  4004b6:	2b03      	cmp	r3, #3
  4004b8:	d12c      	bne.n	400514 <sd_mmc_select_slot+0xb0>
		return SD_MMC_ERR_UNUSABLE;
  4004ba:	2003      	movs	r0, #3
  4004bc:	bd10      	pop	{r4, pc}
		sd_mmc_cards[slot].state = SD_MMC_CARD_STATE_DEBOUNCE;
  4004be:	2201      	movs	r2, #1
  4004c0:	4b1c      	ldr	r3, [pc, #112]	; (400534 <sd_mmc_select_slot+0xd0>)
  4004c2:	739a      	strb	r2, [r3, #14]
	if (!SysTick->CTRL) {
  4004c4:	4b1e      	ldr	r3, [pc, #120]	; (400540 <sd_mmc_select_slot+0xdc>)
  4004c6:	681b      	ldr	r3, [r3, #0]
  4004c8:	b93b      	cbnz	r3, 4004da <sd_mmc_select_slot+0x76>
		sd_mmc_sam_systick_used = true;
  4004ca:	4b1c      	ldr	r3, [pc, #112]	; (40053c <sd_mmc_select_slot+0xd8>)
  4004cc:	701a      	strb	r2, [r3, #0]
		SysTick->LOAD = (sysclk_get_cpu_hz() / (8 * 1000))
  4004ce:	4b1c      	ldr	r3, [pc, #112]	; (400540 <sd_mmc_select_slot+0xdc>)
  4004d0:	491c      	ldr	r1, [pc, #112]	; (400544 <sd_mmc_select_slot+0xe0>)
  4004d2:	6059      	str	r1, [r3, #4]
		SysTick->CTRL = SysTick_CTRL_ENABLE_Msk;
  4004d4:	601a      	str	r2, [r3, #0]
		return SD_MMC_ERR_NO_CARD;
  4004d6:	2002      	movs	r0, #2
  4004d8:	bd10      	pop	{r4, pc}
		sd_mmc_sam_systick_used = false;
  4004da:	2200      	movs	r2, #0
  4004dc:	4b17      	ldr	r3, [pc, #92]	; (40053c <sd_mmc_select_slot+0xd8>)
  4004de:	701a      	strb	r2, [r3, #0]
		delay_ms(SD_MMC_DEBOUNCE_TIMEOUT);
  4004e0:	4819      	ldr	r0, [pc, #100]	; (400548 <sd_mmc_select_slot+0xe4>)
  4004e2:	4b1a      	ldr	r3, [pc, #104]	; (40054c <sd_mmc_select_slot+0xe8>)
  4004e4:	4798      	blx	r3
		return SD_MMC_ERR_NO_CARD;
  4004e6:	2002      	movs	r0, #2
  4004e8:	bd10      	pop	{r4, pc}
	if (!sd_mmc_sam_systick_used) {
  4004ea:	4b14      	ldr	r3, [pc, #80]	; (40053c <sd_mmc_select_slot+0xd8>)
  4004ec:	781b      	ldrb	r3, [r3, #0]
  4004ee:	b13b      	cbz	r3, 400500 <sd_mmc_select_slot+0x9c>
	if (SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) {
  4004f0:	4b13      	ldr	r3, [pc, #76]	; (400540 <sd_mmc_select_slot+0xdc>)
  4004f2:	681b      	ldr	r3, [r3, #0]
  4004f4:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  4004f8:	d01a      	beq.n	400530 <sd_mmc_select_slot+0xcc>
		SysTick->CTRL = 0;
  4004fa:	2200      	movs	r2, #0
  4004fc:	4b10      	ldr	r3, [pc, #64]	; (400540 <sd_mmc_select_slot+0xdc>)
  4004fe:	601a      	str	r2, [r3, #0]
		sd_mmc_cards[slot].state = SD_MMC_CARD_STATE_INIT;
  400500:	4b0c      	ldr	r3, [pc, #48]	; (400534 <sd_mmc_select_slot+0xd0>)
  400502:	2202      	movs	r2, #2
  400504:	739a      	strb	r2, [r3, #14]
		sd_mmc_cards[slot].clock = SDMMC_CLOCK_INIT;
  400506:	4a12      	ldr	r2, [pc, #72]	; (400550 <sd_mmc_select_slot+0xec>)
  400508:	601a      	str	r2, [r3, #0]
		sd_mmc_cards[slot].bus_width = 1;
  40050a:	2201      	movs	r2, #1
  40050c:	745a      	strb	r2, [r3, #17]
		sd_mmc_cards[slot].high_speed = 0;
  40050e:	2200      	movs	r2, #0
  400510:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	sd_mmc_slot_sel = slot;
  400514:	2200      	movs	r2, #0
  400516:	4b0f      	ldr	r3, [pc, #60]	; (400554 <sd_mmc_select_slot+0xf0>)
  400518:	701a      	strb	r2, [r3, #0]
	sd_mmc_card = &sd_mmc_cards[slot];
  40051a:	4c06      	ldr	r4, [pc, #24]	; (400534 <sd_mmc_select_slot+0xd0>)
  40051c:	4b0e      	ldr	r3, [pc, #56]	; (400558 <sd_mmc_select_slot+0xf4>)
  40051e:	601c      	str	r4, [r3, #0]
	sd_mmc_configure_slot();
  400520:	4b0e      	ldr	r3, [pc, #56]	; (40055c <sd_mmc_select_slot+0xf8>)
  400522:	4798      	blx	r3
			SD_MMC_INIT_ONGOING : SD_MMC_OK;
  400524:	7ba0      	ldrb	r0, [r4, #14]
  400526:	2802      	cmp	r0, #2
  400528:	bf14      	ite	ne
  40052a:	2000      	movne	r0, #0
  40052c:	2001      	moveq	r0, #1
  40052e:	bd10      	pop	{r4, pc}
			return SD_MMC_ERR_NO_CARD;
  400530:	2002      	movs	r0, #2
  400532:	bd10      	pop	{r4, pc}
  400534:	20400018 	.word	0x20400018
  400538:	00200707 	.word	0x00200707
  40053c:	20400a20 	.word	0x20400a20
  400540:	e000e010 	.word	0xe000e010
  400544:	023c3460 	.word	0x023c3460
  400548:	0303af6b 	.word	0x0303af6b
  40054c:	20400001 	.word	0x20400001
  400550:	00061a80 	.word	0x00061a80
  400554:	20400a21 	.word	0x20400a21
  400558:	20400a18 	.word	0x20400a18
  40055c:	00400439 	.word	0x00400439

00400560 <sdio_cmd52>:
{
  400560:	b538      	push	{r3, r4, r5, lr}
  400562:	9c04      	ldr	r4, [sp, #16]
		| ((uint32_t)reg_addr << SDIO_CMD52_REG_ADRR))) {
  400564:	0252      	lsls	r2, r2, #9
	if (!driver_send_cmd(SDIO_CMD52_IO_RW_DIRECT,
  400566:	ea42 62c3 	orr.w	r2, r2, r3, lsl #27
  40056a:	ea42 7201 	orr.w	r2, r2, r1, lsl #28
  40056e:	ea42 72c0 	orr.w	r2, r2, r0, lsl #31
		((uint32_t)*io_data << SDIO_CMD52_WR_DATA)
  400572:	7821      	ldrb	r1, [r4, #0]
	if (!driver_send_cmd(SDIO_CMD52_IO_RW_DIRECT,
  400574:	4311      	orrs	r1, r2
  400576:	f241 3034 	movw	r0, #4916	; 0x1334
  40057a:	4b05      	ldr	r3, [pc, #20]	; (400590 <sdio_cmd52+0x30>)
  40057c:	4798      	blx	r3
  40057e:	4605      	mov	r5, r0
  400580:	b908      	cbnz	r0, 400586 <sdio_cmd52+0x26>
}
  400582:	4628      	mov	r0, r5
  400584:	bd38      	pop	{r3, r4, r5, pc}
	*io_data = driver_get_response() & 0xFF;
  400586:	4b03      	ldr	r3, [pc, #12]	; (400594 <sdio_cmd52+0x34>)
  400588:	4798      	blx	r3
  40058a:	7020      	strb	r0, [r4, #0]
	return true;
  40058c:	e7f9      	b.n	400582 <sdio_cmd52+0x22>
  40058e:	bf00      	nop
  400590:	0040197d 	.word	0x0040197d
  400594:	004019a1 	.word	0x004019a1

00400598 <sd_mmc_cmd9_mci>:
{
  400598:	b510      	push	{r4, lr}
	if (!driver_send_cmd(SDMMC_MCI_CMD9_SEND_CSD, (uint32_t)sd_mmc_card->rca << 16)) {
  40059a:	4b09      	ldr	r3, [pc, #36]	; (4005c0 <sd_mmc_cmd9_mci+0x28>)
  40059c:	681b      	ldr	r3, [r3, #0]
  40059e:	8999      	ldrh	r1, [r3, #12]
  4005a0:	0409      	lsls	r1, r1, #16
  4005a2:	f641 3009 	movw	r0, #6921	; 0x1b09
  4005a6:	4b07      	ldr	r3, [pc, #28]	; (4005c4 <sd_mmc_cmd9_mci+0x2c>)
  4005a8:	4798      	blx	r3
  4005aa:	4604      	mov	r4, r0
  4005ac:	b908      	cbnz	r0, 4005b2 <sd_mmc_cmd9_mci+0x1a>
}
  4005ae:	4620      	mov	r0, r4
  4005b0:	bd10      	pop	{r4, pc}
	driver_get_response_128(sd_mmc_card->csd);
  4005b2:	4b03      	ldr	r3, [pc, #12]	; (4005c0 <sd_mmc_cmd9_mci+0x28>)
  4005b4:	6818      	ldr	r0, [r3, #0]
  4005b6:	3012      	adds	r0, #18
  4005b8:	4b03      	ldr	r3, [pc, #12]	; (4005c8 <sd_mmc_cmd9_mci+0x30>)
  4005ba:	4798      	blx	r3
	return true;
  4005bc:	e7f7      	b.n	4005ae <sd_mmc_cmd9_mci+0x16>
  4005be:	bf00      	nop
  4005c0:	20400a18 	.word	0x20400a18
  4005c4:	0040197d 	.word	0x0040197d
  4005c8:	004019a9 	.word	0x004019a9

004005cc <sd_mmc_deselect_slot>:

/**
 * \brief Deselect the current card slot
 */
static void sd_mmc_deselect_slot(void)
{
  4005cc:	b508      	push	{r3, lr}
	if (sd_mmc_slot_sel < SD_MMC_MEM_CNT) {
  4005ce:	4b04      	ldr	r3, [pc, #16]	; (4005e0 <sd_mmc_deselect_slot+0x14>)
  4005d0:	781b      	ldrb	r3, [r3, #0]
  4005d2:	b103      	cbz	r3, 4005d6 <sd_mmc_deselect_slot+0xa>
  4005d4:	bd08      	pop	{r3, pc}
		driver_deselect_device(sd_mmc_slot_sel);
  4005d6:	2000      	movs	r0, #0
  4005d8:	4b02      	ldr	r3, [pc, #8]	; (4005e4 <sd_mmc_deselect_slot+0x18>)
  4005da:	4798      	blx	r3
	}
}
  4005dc:	e7fa      	b.n	4005d4 <sd_mmc_deselect_slot+0x8>
  4005de:	bf00      	nop
  4005e0:	20400a21 	.word	0x20400a21
  4005e4:	00401959 	.word	0x00401959

004005e8 <sd_mmc_init>:

//-------------------------------------------------------------------
//--------------------- PUBLIC FUNCTIONS ----------------------------

void sd_mmc_init(void)
{
  4005e8:	b508      	push	{r3, lr}
	//! Enable the PMC clock for the card detect pins
#if (defined SD_MMC_0_CD_GPIO) && (SAM) && (!SAM4L)
# include "pmc.h"
# define SD_MMC_ENABLE_CD_PIN(slot, unused) \
	pmc_enable_periph_clk(SD_MMC_##slot##_CD_PIO_ID);
	MREPEAT(SD_MMC_MEM_CNT, SD_MMC_ENABLE_CD_PIN, ~)
  4005ea:	2010      	movs	r0, #16
  4005ec:	4b05      	ldr	r3, [pc, #20]	; (400604 <sd_mmc_init+0x1c>)
  4005ee:	4798      	blx	r3
	pmc_enable_periph_clk(SD_MMC_##slot##_WP_PIO_ID);
	MREPEAT(SD_MMC_MEM_CNT, SD_MMC_ENABLE_WP_PIN, ~)
# undef SD_MMC_ENABLE_WP_PIN
#endif
	for (uint8_t slot = 0; slot < SD_MMC_MEM_CNT; slot++) {
		sd_mmc_cards[slot].state = SD_MMC_CARD_STATE_NO_CARD;
  4005f0:	2204      	movs	r2, #4
  4005f2:	4b05      	ldr	r3, [pc, #20]	; (400608 <sd_mmc_init+0x20>)
  4005f4:	739a      	strb	r2, [r3, #14]
	}
	sd_mmc_slot_sel = 0xFF; // No slot configurated
  4005f6:	22ff      	movs	r2, #255	; 0xff
  4005f8:	4b04      	ldr	r3, [pc, #16]	; (40060c <sd_mmc_init+0x24>)
  4005fa:	701a      	strb	r2, [r3, #0]
	driver_init();
  4005fc:	4b04      	ldr	r3, [pc, #16]	; (400610 <sd_mmc_init+0x28>)
  4005fe:	4798      	blx	r3
  400600:	bd08      	pop	{r3, pc}
  400602:	bf00      	nop
  400604:	004021e5 	.word	0x004021e5
  400608:	20400018 	.word	0x20400018
  40060c:	20400a21 	.word	0x20400a21
  400610:	00401859 	.word	0x00401859

00400614 <sd_mmc_check>:
{
	return SD_MMC_MEM_CNT;
}

sd_mmc_err_t sd_mmc_check(uint8_t slot)
{
  400614:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  400618:	b095      	sub	sp, #84	; 0x54
	sd_mmc_err_t sd_mmc_err;

	sd_mmc_err = sd_mmc_select_slot(slot);
  40061a:	4ba7      	ldr	r3, [pc, #668]	; (4008b8 <sd_mmc_check+0x2a4>)
  40061c:	4798      	blx	r3
  40061e:	4604      	mov	r4, r0
	if (sd_mmc_err != SD_MMC_INIT_ONGOING) {
  400620:	2801      	cmp	r0, #1
  400622:	d005      	beq.n	400630 <sd_mmc_check+0x1c>
		sd_mmc_deselect_slot();
  400624:	4ba5      	ldr	r3, [pc, #660]	; (4008bc <sd_mmc_check+0x2a8>)
  400626:	4798      	blx	r3
	}
	sd_mmc_debug("SD/MMC card initialization failed\n\r");
	sd_mmc_card->state = SD_MMC_CARD_STATE_UNUSABLE;
	sd_mmc_deselect_slot();
	return SD_MMC_ERR_UNUSABLE;
}
  400628:	4620      	mov	r0, r4
  40062a:	b015      	add	sp, #84	; 0x54
  40062c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	uint8_t data = 0x08;
  400630:	ae14      	add	r6, sp, #80	; 0x50
  400632:	2308      	movs	r3, #8
  400634:	f806 3d45 	strb.w	r3, [r6, #-69]!
	sd_mmc_card->type = CARD_TYPE_SD;
  400638:	4ba1      	ldr	r3, [pc, #644]	; (4008c0 <sd_mmc_check+0x2ac>)
  40063a:	681b      	ldr	r3, [r3, #0]
  40063c:	2701      	movs	r7, #1
  40063e:	73df      	strb	r7, [r3, #15]
	sd_mmc_card->version = CARD_VER_UNKNOWN;
  400640:	2500      	movs	r5, #0
  400642:	741d      	strb	r5, [r3, #16]
	sd_mmc_card->rca = 0;
  400644:	819d      	strh	r5, [r3, #12]
	driver_send_clock();
  400646:	4b9f      	ldr	r3, [pc, #636]	; (4008c4 <sd_mmc_check+0x2b0>)
  400648:	4798      	blx	r3
	sdio_cmd52(SDIO_CMD52_WRITE_FLAG, SDIO_CIA,SDIO_CCCR_IOA, 0, &data);
  40064a:	9600      	str	r6, [sp, #0]
  40064c:	462b      	mov	r3, r5
  40064e:	2206      	movs	r2, #6
  400650:	4629      	mov	r1, r5
  400652:	4638      	mov	r0, r7
  400654:	4e9c      	ldr	r6, [pc, #624]	; (4008c8 <sd_mmc_check+0x2b4>)
  400656:	47b0      	blx	r6
	if (!driver_send_cmd(SDMMC_MCI_CMD0_GO_IDLE_STATE, 0)) {
  400658:	4629      	mov	r1, r5
  40065a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  40065e:	4b9b      	ldr	r3, [pc, #620]	; (4008cc <sd_mmc_check+0x2b8>)
  400660:	4798      	blx	r3
  400662:	b930      	cbnz	r0, 400672 <sd_mmc_check+0x5e>
	sd_mmc_card->state = SD_MMC_CARD_STATE_UNUSABLE;
  400664:	4b96      	ldr	r3, [pc, #600]	; (4008c0 <sd_mmc_check+0x2ac>)
  400666:	681b      	ldr	r3, [r3, #0]
  400668:	2403      	movs	r4, #3
  40066a:	739c      	strb	r4, [r3, #14]
	sd_mmc_deselect_slot();
  40066c:	4b93      	ldr	r3, [pc, #588]	; (4008bc <sd_mmc_check+0x2a8>)
  40066e:	4798      	blx	r3
	return SD_MMC_ERR_UNUSABLE;
  400670:	e7da      	b.n	400628 <sd_mmc_check+0x14>
	if (!driver_send_cmd(SD_CMD8_SEND_IF_COND,
  400672:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
  400676:	f245 5008 	movw	r0, #21768	; 0x5508
  40067a:	4b94      	ldr	r3, [pc, #592]	; (4008cc <sd_mmc_check+0x2b8>)
  40067c:	4798      	blx	r3
  40067e:	2800      	cmp	r0, #0
  400680:	f040 8093 	bne.w	4007aa <sd_mmc_check+0x196>
	*v2 = 0;
  400684:	f04f 0900 	mov.w	r9, #0
	if (!driver_send_cmd(SDIO_CMD5_SEND_OP_COND, 0)) {
  400688:	2100      	movs	r1, #0
  40068a:	f244 5005 	movw	r0, #17669	; 0x4505
  40068e:	4b8f      	ldr	r3, [pc, #572]	; (4008cc <sd_mmc_check+0x2b8>)
  400690:	4798      	blx	r3
  400692:	2800      	cmp	r0, #0
  400694:	f040 8097 	bne.w	4007c6 <sd_mmc_check+0x1b2>
	if (sd_mmc_card->type & CARD_TYPE_SD) {
  400698:	4b89      	ldr	r3, [pc, #548]	; (4008c0 <sd_mmc_check+0x2ac>)
  40069a:	681b      	ldr	r3, [r3, #0]
  40069c:	7bdb      	ldrb	r3, [r3, #15]
  40069e:	f013 0f01 	tst.w	r3, #1
  4006a2:	f040 80b5 	bne.w	400810 <sd_mmc_check+0x1fc>
	if (!driver_send_cmd(SD_CMD3_SEND_RELATIVE_ADDR, 0)) {
  4006a6:	2100      	movs	r1, #0
  4006a8:	f245 1003 	movw	r0, #20739	; 0x5103
  4006ac:	4b87      	ldr	r3, [pc, #540]	; (4008cc <sd_mmc_check+0x2b8>)
  4006ae:	4798      	blx	r3
  4006b0:	2800      	cmp	r0, #0
  4006b2:	d0d7      	beq.n	400664 <sd_mmc_check+0x50>
	sd_mmc_card->rca = (driver_get_response() >> 16) & 0xFFFF;
  4006b4:	4d82      	ldr	r5, [pc, #520]	; (4008c0 <sd_mmc_check+0x2ac>)
  4006b6:	682e      	ldr	r6, [r5, #0]
  4006b8:	4b85      	ldr	r3, [pc, #532]	; (4008d0 <sd_mmc_check+0x2bc>)
  4006ba:	4798      	blx	r3
  4006bc:	0c00      	lsrs	r0, r0, #16
  4006be:	81b0      	strh	r0, [r6, #12]
	if (sd_mmc_card->type & CARD_TYPE_SD) {
  4006c0:	682b      	ldr	r3, [r5, #0]
  4006c2:	7bdb      	ldrb	r3, [r3, #15]
  4006c4:	f013 0f01 	tst.w	r3, #1
  4006c8:	d034      	beq.n	400734 <sd_mmc_check+0x120>
		if (!sd_mmc_cmd9_mci()) {
  4006ca:	4b82      	ldr	r3, [pc, #520]	; (4008d4 <sd_mmc_check+0x2c0>)
  4006cc:	4798      	blx	r3
  4006ce:	2800      	cmp	r0, #0
  4006d0:	d0c8      	beq.n	400664 <sd_mmc_check+0x50>
	tran_speed = CSD_TRAN_SPEED(sd_mmc_card->csd);
  4006d2:	682b      	ldr	r3, [r5, #0]
 */
static inline uint32_t SDMMC_UNSTUFF_BITS(uint8_t *reg, uint16_t reg_size,
		uint16_t pos, uint8_t size)
{
	uint32_t value;
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
  4006d4:	7d5a      	ldrb	r2, [r3, #21]
	mul = sd_trans_multipliers[(tran_speed >> 3) & 0xF];
  4006d6:	f3c2 00c3 	ubfx	r0, r2, #3, #4
	unit = sd_mmc_trans_units[tran_speed & 0x7];
  4006da:	f002 0207 	and.w	r2, r2, #7
	sd_mmc_card->clock = unit * mul * 1000;
  4006de:	497e      	ldr	r1, [pc, #504]	; (4008d8 <sd_mmc_check+0x2c4>)
  4006e0:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
  4006e4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  4006e8:	fb02 f201 	mul.w	r2, r2, r1
  4006ec:	497b      	ldr	r1, [pc, #492]	; (4008dc <sd_mmc_check+0x2c8>)
  4006ee:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
  4006f2:	fb02 f201 	mul.w	r2, r2, r1
  4006f6:	601a      	str	r2, [r3, #0]
	if (CSD_STRUCTURE_VERSION(sd_mmc_card->csd) >= SD_CSD_VER_2_0) {
  4006f8:	7c9a      	ldrb	r2, [r3, #18]
  4006fa:	0992      	lsrs	r2, r2, #6
  4006fc:	f040 820c 	bne.w	400b18 <sd_mmc_check+0x504>
  400700:	7e99      	ldrb	r1, [r3, #26]
	if (((pos % 8) + size) > 8) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
  400702:	7e58      	ldrb	r0, [r3, #25]
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
  400704:	7e1a      	ldrb	r2, [r3, #24]
  400706:	0292      	lsls	r2, r2, #10
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
  400708:	ea42 0280 	orr.w	r2, r2, r0, lsl #2
  40070c:	ea42 12a1 	orr.w	r2, r2, r1, asr #6
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
  400710:	7f18      	ldrb	r0, [r3, #28]
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
  400712:	7ed9      	ldrb	r1, [r3, #27]
  400714:	0049      	lsls	r1, r1, #1
  400716:	ea41 11e0 	orr.w	r1, r1, r0, asr #7
	}
	value &=  ((uint32_t)1 << size) - 1;
  40071a:	f3c2 020b 	ubfx	r2, r2, #0, #12
		uint32_t blocknr = ((SD_CSD_1_0_C_SIZE(sd_mmc_card->csd) + 1) *
  40071e:	3201      	adds	r2, #1
  400720:	f001 0107 	and.w	r1, r1, #7
				(1 << (SD_CSD_1_0_C_SIZE_MULT(sd_mmc_card->csd) + 2)));
  400724:	3102      	adds	r1, #2
		uint32_t blocknr = ((SD_CSD_1_0_C_SIZE(sd_mmc_card->csd) + 1) *
  400726:	408a      	lsls	r2, r1
  400728:	7dd9      	ldrb	r1, [r3, #23]
  40072a:	f001 010f 	and.w	r1, r1, #15
		sd_mmc_card->capacity = blocknr *
  40072e:	408a      	lsls	r2, r1
				/ 1024;
  400730:	0a92      	lsrs	r2, r2, #10
		sd_mmc_card->capacity = blocknr *
  400732:	605a      	str	r2, [r3, #4]
			(uint32_t)sd_mmc_card->rca << 16)) {
  400734:	4b62      	ldr	r3, [pc, #392]	; (4008c0 <sd_mmc_check+0x2ac>)
  400736:	681b      	ldr	r3, [r3, #0]
  400738:	8999      	ldrh	r1, [r3, #12]
	if (!driver_send_cmd(SDMMC_CMD7_SELECT_CARD_CMD,
  40073a:	0409      	lsls	r1, r1, #16
  40073c:	f243 1007 	movw	r0, #12551	; 0x3107
  400740:	4b62      	ldr	r3, [pc, #392]	; (4008cc <sd_mmc_check+0x2b8>)
  400742:	4798      	blx	r3
  400744:	2800      	cmp	r0, #0
  400746:	d08d      	beq.n	400664 <sd_mmc_check+0x50>
	if (sd_mmc_card->type & CARD_TYPE_SD) {
  400748:	4b5d      	ldr	r3, [pc, #372]	; (4008c0 <sd_mmc_check+0x2ac>)
  40074a:	681b      	ldr	r3, [r3, #0]
  40074c:	7bda      	ldrb	r2, [r3, #15]
  40074e:	f012 0f01 	tst.w	r2, #1
  400752:	f040 81ee 	bne.w	400b32 <sd_mmc_check+0x51e>
	if (IS_SDIO()) {
  400756:	4b5a      	ldr	r3, [pc, #360]	; (4008c0 <sd_mmc_check+0x2ac>)
  400758:	681b      	ldr	r3, [r3, #0]
  40075a:	7bdb      	ldrb	r3, [r3, #15]
  40075c:	f013 0f04 	tst.w	r3, #4
  400760:	f000 829d 	beq.w	400c9e <sd_mmc_check+0x68a>
  400764:	2509      	movs	r5, #9
		sdio_cmd52(SDIO_CMD52_READ_FLAG, SDIO_CIA, addr_old, 0, &addr_cis[i]);
  400766:	2700      	movs	r7, #0
  400768:	4e57      	ldr	r6, [pc, #348]	; (4008c8 <sd_mmc_check+0x2b4>)
  40076a:	f1a5 0309 	sub.w	r3, r5, #9
  40076e:	aa03      	add	r2, sp, #12
  400770:	4413      	add	r3, r2
  400772:	9300      	str	r3, [sp, #0]
  400774:	463b      	mov	r3, r7
  400776:	462a      	mov	r2, r5
  400778:	4639      	mov	r1, r7
  40077a:	4638      	mov	r0, r7
  40077c:	47b0      	blx	r6
		addr_old++;
  40077e:	3501      	adds	r5, #1
	for(i = 0; i < 4; i++) {
  400780:	2d0d      	cmp	r5, #13
  400782:	d1f2      	bne.n	40076a <sd_mmc_check+0x156>
	addr_old = addr_cis[0] + (addr_cis[1] << 8) + \
  400784:	f89d 300d 	ldrb.w	r3, [sp, #13]
  400788:	f89d 900c 	ldrb.w	r9, [sp, #12]
  40078c:	eb09 2903 	add.w	r9, r9, r3, lsl #8
				(addr_cis[2] << 16) + (addr_cis[3] << 24);
  400790:	f89d 300e 	ldrb.w	r3, [sp, #14]
	addr_old = addr_cis[0] + (addr_cis[1] << 8) + \
  400794:	eb09 4903 	add.w	r9, r9, r3, lsl #16
				(addr_cis[2] << 16) + (addr_cis[3] << 24);
  400798:	f89d 300f 	ldrb.w	r3, [sp, #15]
  40079c:	eb09 6903 	add.w	r9, r9, r3, lsl #24
	addr_new = addr_old;
  4007a0:	464e      	mov	r6, r9
			sdio_cmd52(SDIO_CMD52_READ_FLAG, SDIO_CIA, addr_new, 0, &buf[i]);
  4007a2:	f04f 0800 	mov.w	r8, #0
  4007a6:	4f48      	ldr	r7, [pc, #288]	; (4008c8 <sd_mmc_check+0x2b4>)
  4007a8:	e23a      	b.n	400c20 <sd_mmc_check+0x60c>
	resp = driver_get_response();
  4007aa:	4b49      	ldr	r3, [pc, #292]	; (4008d0 <sd_mmc_check+0x2bc>)
  4007ac:	4798      	blx	r3
	if (resp == 0xFFFFFFFF) {
  4007ae:	f1b0 3fff 	cmp.w	r0, #4294967295
  4007b2:	f000 834a 	beq.w	400e4a <sd_mmc_check+0x836>
	if ((resp & (SD_CMD8_MASK_PATTERN | SD_CMD8_MASK_VOLTAGE))
  4007b6:	f3c0 000b 	ubfx	r0, r0, #0, #12
  4007ba:	f5b0 7fd5 	cmp.w	r0, #426	; 0x1aa
  4007be:	f47f af51 	bne.w	400664 <sd_mmc_check+0x50>
	*v2 = 1;
  4007c2:	46b9      	mov	r9, r7
  4007c4:	e760      	b.n	400688 <sd_mmc_check+0x74>
	resp = driver_get_response();
  4007c6:	4b42      	ldr	r3, [pc, #264]	; (4008d0 <sd_mmc_check+0x2bc>)
  4007c8:	4798      	blx	r3
	if ((resp & OCR_SDIO_NF) == 0) {
  4007ca:	f010 4fe0 	tst.w	r0, #1879048192	; 0x70000000
  4007ce:	f43f af63 	beq.w	400698 <sd_mmc_check+0x84>
  4007d2:	f241 3589 	movw	r5, #5001	; 0x1389
		if (!driver_send_cmd(SDIO_CMD5_SEND_OP_COND,
  4007d6:	f244 5805 	movw	r8, #17669	; 0x4505
  4007da:	4e3c      	ldr	r6, [pc, #240]	; (4008cc <sd_mmc_check+0x2b8>)
		resp = driver_get_response();
  4007dc:	4f3c      	ldr	r7, [pc, #240]	; (4008d0 <sd_mmc_check+0x2bc>)
		if (!driver_send_cmd(SDIO_CMD5_SEND_OP_COND,
  4007de:	f400 11fc 	and.w	r1, r0, #2064384	; 0x1f8000
  4007e2:	4640      	mov	r0, r8
  4007e4:	47b0      	blx	r6
  4007e6:	2800      	cmp	r0, #0
  4007e8:	f43f af3c 	beq.w	400664 <sd_mmc_check+0x50>
		resp = driver_get_response();
  4007ec:	47b8      	blx	r7
		if ((resp & OCR_POWER_UP_BUSY) == OCR_POWER_UP_BUSY) {
  4007ee:	2800      	cmp	r0, #0
  4007f0:	db02      	blt.n	4007f8 <sd_mmc_check+0x1e4>
		if (cmd5_retry-- == 0) {
  4007f2:	3d01      	subs	r5, #1
  4007f4:	d1f3      	bne.n	4007de <sd_mmc_check+0x1ca>
  4007f6:	e735      	b.n	400664 <sd_mmc_check+0x50>
	if ((resp & OCR_SDIO_MP) > 0) {
  4007f8:	f010 6f00 	tst.w	r0, #134217728	; 0x8000000
  4007fc:	d104      	bne.n	400808 <sd_mmc_check+0x1f4>
		sd_mmc_card->type = CARD_TYPE_SDIO;
  4007fe:	4b30      	ldr	r3, [pc, #192]	; (4008c0 <sd_mmc_check+0x2ac>)
  400800:	681b      	ldr	r3, [r3, #0]
  400802:	2204      	movs	r2, #4
  400804:	73da      	strb	r2, [r3, #15]
  400806:	e74e      	b.n	4006a6 <sd_mmc_check+0x92>
		sd_mmc_card->type = CARD_TYPE_SD_COMBO;
  400808:	4b2d      	ldr	r3, [pc, #180]	; (4008c0 <sd_mmc_check+0x2ac>)
  40080a:	681b      	ldr	r3, [r3, #0]
  40080c:	2205      	movs	r2, #5
  40080e:	73da      	strb	r2, [r3, #15]
  400810:	f1b9 0f00 	cmp.w	r9, #0
  400814:	4f32      	ldr	r7, [pc, #200]	; (4008e0 <sd_mmc_check+0x2cc>)
  400816:	bf14      	ite	ne
  400818:	46b9      	movne	r9, r7
  40081a:	f44f 19fc 	moveq.w	r9, #2064384	; 0x1f8000
	if ((resp & OCR_SDIO_NF) == 0) {
  40081e:	f640 0535 	movw	r5, #2101	; 0x835
		if (!driver_send_cmd(SDMMC_CMD55_APP_CMD, 0)) {
  400822:	f04f 0800 	mov.w	r8, #0
  400826:	4e29      	ldr	r6, [pc, #164]	; (4008cc <sd_mmc_check+0x2b8>)
		resp = driver_get_response();
  400828:	4f29      	ldr	r7, [pc, #164]	; (4008d0 <sd_mmc_check+0x2bc>)
		if (!driver_send_cmd(SDMMC_CMD55_APP_CMD, 0)) {
  40082a:	4641      	mov	r1, r8
  40082c:	f241 1037 	movw	r0, #4407	; 0x1137
  400830:	47b0      	blx	r6
  400832:	b148      	cbz	r0, 400848 <sd_mmc_check+0x234>
		if (!driver_send_cmd(SD_MCI_ACMD41_SD_SEND_OP_COND, arg)) {
  400834:	4649      	mov	r1, r9
  400836:	f244 5029 	movw	r0, #17705	; 0x4529
  40083a:	47b0      	blx	r6
  40083c:	b120      	cbz	r0, 400848 <sd_mmc_check+0x234>
		resp = driver_get_response();
  40083e:	47b8      	blx	r7
		if (resp & OCR_POWER_UP_BUSY) {
  400840:	2800      	cmp	r0, #0
  400842:	db20      	blt.n	400886 <sd_mmc_check+0x272>
		if (retry-- == 0) {
  400844:	3d01      	subs	r5, #1
  400846:	d1f0      	bne.n	40082a <sd_mmc_check+0x216>
			sd_mmc_card->type = CARD_TYPE_MMC;
  400848:	4b1d      	ldr	r3, [pc, #116]	; (4008c0 <sd_mmc_check+0x2ac>)
  40084a:	681b      	ldr	r3, [r3, #0]
  40084c:	2202      	movs	r2, #2
  40084e:	73da      	strb	r2, [r3, #15]
	if (!driver_send_cmd(SDMMC_MCI_CMD0_GO_IDLE_STATE, 0)) {
  400850:	2100      	movs	r1, #0
  400852:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  400856:	4b1d      	ldr	r3, [pc, #116]	; (4008cc <sd_mmc_check+0x2b8>)
  400858:	4798      	blx	r3
  40085a:	2800      	cmp	r0, #0
  40085c:	f43f af02 	beq.w	400664 <sd_mmc_check+0x50>
  400860:	f241 0569 	movw	r5, #4201	; 0x1069
		if (!driver_send_cmd(MMC_MCI_CMD1_SEND_OP_COND,
  400864:	f8df 8078 	ldr.w	r8, [pc, #120]	; 4008e0 <sd_mmc_check+0x2cc>
  400868:	4e18      	ldr	r6, [pc, #96]	; (4008cc <sd_mmc_check+0x2b8>)
		resp = driver_get_response();
  40086a:	4f19      	ldr	r7, [pc, #100]	; (4008d0 <sd_mmc_check+0x2bc>)
		if (!driver_send_cmd(MMC_MCI_CMD1_SEND_OP_COND,
  40086c:	4641      	mov	r1, r8
  40086e:	f244 5001 	movw	r0, #17665	; 0x4501
  400872:	47b0      	blx	r6
  400874:	2800      	cmp	r0, #0
  400876:	f43f aef5 	beq.w	400664 <sd_mmc_check+0x50>
		resp = driver_get_response();
  40087a:	47b8      	blx	r7
		if (resp & OCR_POWER_UP_BUSY) {
  40087c:	2800      	cmp	r0, #0
  40087e:	db31      	blt.n	4008e4 <sd_mmc_check+0x2d0>
		if (retry-- == 0) {
  400880:	3d01      	subs	r5, #1
  400882:	d1f3      	bne.n	40086c <sd_mmc_check+0x258>
  400884:	e6ee      	b.n	400664 <sd_mmc_check+0x50>
			if ((resp & OCR_CCS) != 0) {
  400886:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
  40088a:	d005      	beq.n	400898 <sd_mmc_check+0x284>
				sd_mmc_card->type |= CARD_TYPE_HC;
  40088c:	4b0c      	ldr	r3, [pc, #48]	; (4008c0 <sd_mmc_check+0x2ac>)
  40088e:	681a      	ldr	r2, [r3, #0]
  400890:	7bd3      	ldrb	r3, [r2, #15]
  400892:	f043 0308 	orr.w	r3, r3, #8
  400896:	73d3      	strb	r3, [r2, #15]
	if (sd_mmc_card->type & CARD_TYPE_SD) {
  400898:	4b09      	ldr	r3, [pc, #36]	; (4008c0 <sd_mmc_check+0x2ac>)
  40089a:	681b      	ldr	r3, [r3, #0]
  40089c:	7bdb      	ldrb	r3, [r3, #15]
  40089e:	f013 0f01 	tst.w	r3, #1
  4008a2:	f43f af00 	beq.w	4006a6 <sd_mmc_check+0x92>
		if (!driver_send_cmd(SDMMC_CMD2_ALL_SEND_CID, 0)) {
  4008a6:	2100      	movs	r1, #0
  4008a8:	f645 3002 	movw	r0, #23298	; 0x5b02
  4008ac:	4b07      	ldr	r3, [pc, #28]	; (4008cc <sd_mmc_check+0x2b8>)
  4008ae:	4798      	blx	r3
  4008b0:	2800      	cmp	r0, #0
  4008b2:	f47f aef8 	bne.w	4006a6 <sd_mmc_check+0x92>
  4008b6:	e6d5      	b.n	400664 <sd_mmc_check+0x50>
  4008b8:	00400465 	.word	0x00400465
  4008bc:	004005cd 	.word	0x004005cd
  4008c0:	20400a18 	.word	0x20400a18
  4008c4:	0040195b 	.word	0x0040195b
  4008c8:	00400561 	.word	0x00400561
  4008cc:	0040197d 	.word	0x0040197d
  4008d0:	004019a1 	.word	0x004019a1
  4008d4:	00400599 	.word	0x00400599
  4008d8:	0040a9a0 	.word	0x0040a9a0
  4008dc:	0040a9bc 	.word	0x0040a9bc
  4008e0:	401f8000 	.word	0x401f8000
			if ((resp & OCR_ACCESS_MODE_MASK)
  4008e4:	f000 40c0 	and.w	r0, r0, #1610612736	; 0x60000000
  4008e8:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  4008ec:	d027      	beq.n	40093e <sd_mmc_check+0x32a>
	if (!driver_send_cmd(SDMMC_CMD2_ALL_SEND_CID, 0)) {
  4008ee:	2100      	movs	r1, #0
  4008f0:	f645 3002 	movw	r0, #23298	; 0x5b02
  4008f4:	4ba5      	ldr	r3, [pc, #660]	; (400b8c <sd_mmc_check+0x578>)
  4008f6:	4798      	blx	r3
  4008f8:	2800      	cmp	r0, #0
  4008fa:	f43f aeb3 	beq.w	400664 <sd_mmc_check+0x50>
	sd_mmc_card->rca = 1;
  4008fe:	4ba4      	ldr	r3, [pc, #656]	; (400b90 <sd_mmc_check+0x57c>)
  400900:	681b      	ldr	r3, [r3, #0]
  400902:	2201      	movs	r2, #1
  400904:	819a      	strh	r2, [r3, #12]
	if (!driver_send_cmd(MMC_CMD3_SET_RELATIVE_ADDR,
  400906:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  40090a:	f241 1003 	movw	r0, #4355	; 0x1103
  40090e:	4b9f      	ldr	r3, [pc, #636]	; (400b8c <sd_mmc_check+0x578>)
  400910:	4798      	blx	r3
  400912:	2800      	cmp	r0, #0
  400914:	f43f aea6 	beq.w	400664 <sd_mmc_check+0x50>
	if (!sd_mmc_cmd9_mci()) {
  400918:	4b9e      	ldr	r3, [pc, #632]	; (400b94 <sd_mmc_check+0x580>)
  40091a:	4798      	blx	r3
  40091c:	2800      	cmp	r0, #0
  40091e:	f43f aea1 	beq.w	400664 <sd_mmc_check+0x50>
	switch (MMC_CSD_SPEC_VERS(sd_mmc_card->csd)) {
  400922:	4b9b      	ldr	r3, [pc, #620]	; (400b90 <sd_mmc_check+0x57c>)
  400924:	681a      	ldr	r2, [r3, #0]
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
  400926:	7c93      	ldrb	r3, [r2, #18]
	value &=  ((uint32_t)1 << size) - 1;
  400928:	f3c3 0383 	ubfx	r3, r3, #2, #4
  40092c:	3b01      	subs	r3, #1
  40092e:	2b03      	cmp	r3, #3
  400930:	d80c      	bhi.n	40094c <sd_mmc_check+0x338>
  400932:	e8df f013 	tbh	[pc, r3, lsl #1]
  400936:	00cd      	.short	0x00cd
  400938:	00d300d0 	.word	0x00d300d0
  40093c:	00d6      	.short	0x00d6
				sd_mmc_card->type |= CARD_TYPE_HC;
  40093e:	4b94      	ldr	r3, [pc, #592]	; (400b90 <sd_mmc_check+0x57c>)
  400940:	681a      	ldr	r2, [r3, #0]
  400942:	7bd3      	ldrb	r3, [r2, #15]
  400944:	f043 0308 	orr.w	r3, r3, #8
  400948:	73d3      	strb	r3, [r2, #15]
  40094a:	e7d0      	b.n	4008ee <sd_mmc_check+0x2da>
		sd_mmc_card->version = CARD_VER_MMC_1_2;
  40094c:	2312      	movs	r3, #18
  40094e:	7413      	strb	r3, [r2, #16]
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
  400950:	7d53      	ldrb	r3, [r2, #21]
	mul = mmc_trans_multipliers[(tran_speed >> 3) & 0xF];
  400952:	f3c3 00c3 	ubfx	r0, r3, #3, #4
	unit = sd_mmc_trans_units[tran_speed & 0x7];
  400956:	f003 0307 	and.w	r3, r3, #7
	sd_mmc_card->clock = unit * mul * 1000;
  40095a:	498f      	ldr	r1, [pc, #572]	; (400b98 <sd_mmc_check+0x584>)
  40095c:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
  400960:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  400964:	fb03 f301 	mul.w	r3, r3, r1
  400968:	498c      	ldr	r1, [pc, #560]	; (400b9c <sd_mmc_check+0x588>)
  40096a:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
  40096e:	fb03 f301 	mul.w	r3, r3, r1
  400972:	6013      	str	r3, [r2, #0]
  400974:	7e91      	ldrb	r1, [r2, #26]
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
  400976:	7e50      	ldrb	r0, [r2, #25]
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
  400978:	7e13      	ldrb	r3, [r2, #24]
  40097a:	029b      	lsls	r3, r3, #10
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
  40097c:	ea43 0380 	orr.w	r3, r3, r0, lsl #2
  400980:	ea43 13a1 	orr.w	r3, r3, r1, asr #6
	value &=  ((uint32_t)1 << size) - 1;
  400984:	f3c3 030b 	ubfx	r3, r3, #0, #12
	if (MMC_CSD_C_SIZE(sd_mmc_card->csd) != 0xFFF) {
  400988:	f640 71ff 	movw	r1, #4095	; 0xfff
  40098c:	428b      	cmp	r3, r1
  40098e:	d00f      	beq.n	4009b0 <sd_mmc_check+0x39c>
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
  400990:	7f10      	ldrb	r0, [r2, #28]
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
  400992:	7ed1      	ldrb	r1, [r2, #27]
  400994:	0049      	lsls	r1, r1, #1
  400996:	ea41 11e0 	orr.w	r1, r1, r0, asr #7
		uint32_t blocknr = ((MMC_CSD_C_SIZE(sd_mmc_card->csd) + 1) *
  40099a:	3301      	adds	r3, #1
	value &=  ((uint32_t)1 << size) - 1;
  40099c:	f001 0107 	and.w	r1, r1, #7
			(1 << (MMC_CSD_C_SIZE_MULT(sd_mmc_card->csd) + 2)));
  4009a0:	3102      	adds	r1, #2
		uint32_t blocknr = ((MMC_CSD_C_SIZE(sd_mmc_card->csd) + 1) *
  4009a2:	408b      	lsls	r3, r1
  4009a4:	7dd1      	ldrb	r1, [r2, #23]
  4009a6:	f001 010f 	and.w	r1, r1, #15
		sd_mmc_card->capacity = blocknr *
  4009aa:	408b      	lsls	r3, r1
			(1 << MMC_CSD_READ_BL_LEN(sd_mmc_card->csd)) / 1024;
  4009ac:	0a9b      	lsrs	r3, r3, #10
		sd_mmc_card->capacity = blocknr *
  4009ae:	6053      	str	r3, [r2, #4]
			(uint32_t)sd_mmc_card->rca << 16)) {
  4009b0:	8991      	ldrh	r1, [r2, #12]
	if (!driver_send_cmd(SDMMC_CMD7_SELECT_CARD_CMD,
  4009b2:	0409      	lsls	r1, r1, #16
  4009b4:	f243 1007 	movw	r0, #12551	; 0x3107
  4009b8:	4b74      	ldr	r3, [pc, #464]	; (400b8c <sd_mmc_check+0x578>)
  4009ba:	4798      	blx	r3
  4009bc:	2800      	cmp	r0, #0
  4009be:	f43f ae51 	beq.w	400664 <sd_mmc_check+0x50>
	if (sd_mmc_card->version >= CARD_VER_MMC_4) {
  4009c2:	4b73      	ldr	r3, [pc, #460]	; (400b90 <sd_mmc_check+0x57c>)
  4009c4:	681b      	ldr	r3, [r3, #0]
  4009c6:	7c1b      	ldrb	r3, [r3, #16]
  4009c8:	2b3f      	cmp	r3, #63	; 0x3f
  4009ca:	f240 8097 	bls.w	400afc <sd_mmc_check+0x4e8>
	if (!driver_adtc_start(MMC_CMD8_SEND_EXT_CSD, 0,
  4009ce:	2100      	movs	r1, #0
  4009d0:	9100      	str	r1, [sp, #0]
  4009d2:	2301      	movs	r3, #1
  4009d4:	f44f 7200 	mov.w	r2, #512	; 0x200
  4009d8:	4871      	ldr	r0, [pc, #452]	; (400ba0 <sd_mmc_check+0x58c>)
  4009da:	4d72      	ldr	r5, [pc, #456]	; (400ba4 <sd_mmc_check+0x590>)
  4009dc:	47a8      	blx	r5
  4009de:	2800      	cmp	r0, #0
  4009e0:	f43f ae40 	beq.w	400664 <sd_mmc_check+0x50>
  4009e4:	2500      	movs	r5, #0
		if (!driver_read_word(&ext_csd)) {
  4009e6:	4e70      	ldr	r6, [pc, #448]	; (400ba8 <sd_mmc_check+0x594>)
  4009e8:	a803      	add	r0, sp, #12
  4009ea:	47b0      	blx	r6
  4009ec:	2800      	cmp	r0, #0
  4009ee:	f43f ae39 	beq.w	400664 <sd_mmc_check+0x50>
	for (i = 0; i < (EXT_CSD_CARD_TYPE_INDEX + 4) / 4; i++) {
  4009f2:	3501      	adds	r5, #1
  4009f4:	b2ad      	uxth	r5, r5
  4009f6:	2d32      	cmp	r5, #50	; 0x32
  4009f8:	d1f6      	bne.n	4009e8 <sd_mmc_check+0x3d4>
			& MMC_CTYPE_52MHZ;
  4009fa:	9e03      	ldr	r6, [sp, #12]
  4009fc:	f006 0602 	and.w	r6, r6, #2
	if (MMC_CSD_C_SIZE(sd_mmc_card->csd) == 0xFFF) {
  400a00:	4b63      	ldr	r3, [pc, #396]	; (400b90 <sd_mmc_check+0x57c>)
  400a02:	681b      	ldr	r3, [r3, #0]
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
  400a04:	7e9a      	ldrb	r2, [r3, #26]
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
  400a06:	7e59      	ldrb	r1, [r3, #25]
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
  400a08:	7e1b      	ldrb	r3, [r3, #24]
  400a0a:	029b      	lsls	r3, r3, #10
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
  400a0c:	ea43 0381 	orr.w	r3, r3, r1, lsl #2
  400a10:	ea43 13a2 	orr.w	r3, r3, r2, asr #6
	value &=  ((uint32_t)1 << size) - 1;
  400a14:	f3c3 030b 	ubfx	r3, r3, #0, #12
  400a18:	f640 72ff 	movw	r2, #4095	; 0xfff
  400a1c:	4293      	cmp	r3, r2
  400a1e:	d10e      	bne.n	400a3e <sd_mmc_check+0x42a>
			if (!driver_read_word(&sec_count)) {
  400a20:	4f61      	ldr	r7, [pc, #388]	; (400ba8 <sd_mmc_check+0x594>)
  400a22:	a804      	add	r0, sp, #16
  400a24:	47b8      	blx	r7
  400a26:	2800      	cmp	r0, #0
  400a28:	f43f ae1c 	beq.w	400664 <sd_mmc_check+0x50>
		for (; i <(EXT_CSD_SEC_COUNT_INDEX + 4) / 4; i++) {
  400a2c:	3501      	adds	r5, #1
  400a2e:	b2ad      	uxth	r5, r5
  400a30:	2d35      	cmp	r5, #53	; 0x35
  400a32:	d9f6      	bls.n	400a22 <sd_mmc_check+0x40e>
		sd_mmc_card->capacity = sec_count / 2;
  400a34:	4b56      	ldr	r3, [pc, #344]	; (400b90 <sd_mmc_check+0x57c>)
  400a36:	681a      	ldr	r2, [r3, #0]
  400a38:	9b04      	ldr	r3, [sp, #16]
  400a3a:	085b      	lsrs	r3, r3, #1
  400a3c:	6053      	str	r3, [r2, #4]
		if (!driver_read_word(&sec_count)) {
  400a3e:	4f5a      	ldr	r7, [pc, #360]	; (400ba8 <sd_mmc_check+0x594>)
	for (; i < EXT_CSD_BSIZE / 4; i++) {
  400a40:	2d7f      	cmp	r5, #127	; 0x7f
  400a42:	d951      	bls.n	400ae8 <sd_mmc_check+0x4d4>
		if (4 <= driver_get_bus_width(sd_mmc_slot_sel)) {
  400a44:	4b59      	ldr	r3, [pc, #356]	; (400bac <sd_mmc_check+0x598>)
  400a46:	7818      	ldrb	r0, [r3, #0]
  400a48:	4b59      	ldr	r3, [pc, #356]	; (400bb0 <sd_mmc_check+0x59c>)
  400a4a:	4798      	blx	r3
  400a4c:	2803      	cmp	r0, #3
  400a4e:	d91d      	bls.n	400a8c <sd_mmc_check+0x478>
			if (!mmc_cmd6_set_bus_width(driver_get_bus_width(sd_mmc_slot_sel))) {
  400a50:	4b56      	ldr	r3, [pc, #344]	; (400bac <sd_mmc_check+0x598>)
  400a52:	7818      	ldrb	r0, [r3, #0]
  400a54:	4b56      	ldr	r3, [pc, #344]	; (400bb0 <sd_mmc_check+0x59c>)
  400a56:	4798      	blx	r3
  400a58:	4605      	mov	r5, r0
	switch (bus_width) {
  400a5a:	2804      	cmp	r0, #4
  400a5c:	d04c      	beq.n	400af8 <sd_mmc_check+0x4e4>
		arg = MMC_CMD6_ACCESS_SET_BITS
  400a5e:	4b55      	ldr	r3, [pc, #340]	; (400bb4 <sd_mmc_check+0x5a0>)
  400a60:	4955      	ldr	r1, [pc, #340]	; (400bb8 <sd_mmc_check+0x5a4>)
  400a62:	2808      	cmp	r0, #8
  400a64:	bf18      	it	ne
  400a66:	4619      	movne	r1, r3
	if (!driver_send_cmd(MMC_CMD6_SWITCH, arg)) {
  400a68:	f243 1006 	movw	r0, #12550	; 0x3106
  400a6c:	4b47      	ldr	r3, [pc, #284]	; (400b8c <sd_mmc_check+0x578>)
  400a6e:	4798      	blx	r3
  400a70:	2800      	cmp	r0, #0
  400a72:	f43f adf7 	beq.w	400664 <sd_mmc_check+0x50>
	if (driver_get_response() & CARD_STATUS_SWITCH_ERROR) {
  400a76:	4b51      	ldr	r3, [pc, #324]	; (400bbc <sd_mmc_check+0x5a8>)
  400a78:	4798      	blx	r3
  400a7a:	f010 0f80 	tst.w	r0, #128	; 0x80
  400a7e:	f47f adf1 	bne.w	400664 <sd_mmc_check+0x50>
	sd_mmc_card->bus_width = bus_width;
  400a82:	4b43      	ldr	r3, [pc, #268]	; (400b90 <sd_mmc_check+0x57c>)
  400a84:	681b      	ldr	r3, [r3, #0]
  400a86:	745d      	strb	r5, [r3, #17]
			sd_mmc_configure_slot();
  400a88:	4b4d      	ldr	r3, [pc, #308]	; (400bc0 <sd_mmc_check+0x5ac>)
  400a8a:	4798      	blx	r3
		if (driver_is_high_speed_capable() && b_authorize_high_speed) {
  400a8c:	4b4d      	ldr	r3, [pc, #308]	; (400bc4 <sd_mmc_check+0x5b0>)
  400a8e:	4798      	blx	r3
  400a90:	b1be      	cbz	r6, 400ac2 <sd_mmc_check+0x4ae>
  400a92:	b1b0      	cbz	r0, 400ac2 <sd_mmc_check+0x4ae>
	if (!driver_send_cmd(MMC_CMD6_SWITCH,
  400a94:	494c      	ldr	r1, [pc, #304]	; (400bc8 <sd_mmc_check+0x5b4>)
  400a96:	f243 1006 	movw	r0, #12550	; 0x3106
  400a9a:	4b3c      	ldr	r3, [pc, #240]	; (400b8c <sd_mmc_check+0x578>)
  400a9c:	4798      	blx	r3
  400a9e:	2800      	cmp	r0, #0
  400aa0:	f43f ade0 	beq.w	400664 <sd_mmc_check+0x50>
	if (driver_get_response() & CARD_STATUS_SWITCH_ERROR) {
  400aa4:	4b45      	ldr	r3, [pc, #276]	; (400bbc <sd_mmc_check+0x5a8>)
  400aa6:	4798      	blx	r3
  400aa8:	f010 0f80 	tst.w	r0, #128	; 0x80
  400aac:	f47f adda 	bne.w	400664 <sd_mmc_check+0x50>
	sd_mmc_card->high_speed = 1;
  400ab0:	4b37      	ldr	r3, [pc, #220]	; (400b90 <sd_mmc_check+0x57c>)
  400ab2:	681b      	ldr	r3, [r3, #0]
  400ab4:	2201      	movs	r2, #1
  400ab6:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	sd_mmc_card->clock = 52000000lu;
  400aba:	4a44      	ldr	r2, [pc, #272]	; (400bcc <sd_mmc_check+0x5b8>)
  400abc:	601a      	str	r2, [r3, #0]
			sd_mmc_configure_slot();
  400abe:	4b40      	ldr	r3, [pc, #256]	; (400bc0 <sd_mmc_check+0x5ac>)
  400ac0:	4798      	blx	r3
		arg = MMC_CMD6_ACCESS_SET_BITS
  400ac2:	250a      	movs	r5, #10
		if (driver_send_cmd(SDMMC_CMD16_SET_BLOCKLEN, SD_MMC_BLOCK_SIZE)) {
  400ac4:	f44f 7800 	mov.w	r8, #512	; 0x200
  400ac8:	f241 1710 	movw	r7, #4368	; 0x1110
  400acc:	4e2f      	ldr	r6, [pc, #188]	; (400b8c <sd_mmc_check+0x578>)
  400ace:	e01d      	b.n	400b0c <sd_mmc_check+0x4f8>
		sd_mmc_card->version = CARD_VER_MMC_1_4;
  400ad0:	2314      	movs	r3, #20
  400ad2:	7413      	strb	r3, [r2, #16]
  400ad4:	e73c      	b.n	400950 <sd_mmc_check+0x33c>
		sd_mmc_card->version = CARD_VER_MMC_2_2;
  400ad6:	2322      	movs	r3, #34	; 0x22
  400ad8:	7413      	strb	r3, [r2, #16]
  400ada:	e739      	b.n	400950 <sd_mmc_check+0x33c>
		sd_mmc_card->version = CARD_VER_MMC_3;
  400adc:	2330      	movs	r3, #48	; 0x30
  400ade:	7413      	strb	r3, [r2, #16]
  400ae0:	e736      	b.n	400950 <sd_mmc_check+0x33c>
		sd_mmc_card->version = CARD_VER_MMC_4;
  400ae2:	2340      	movs	r3, #64	; 0x40
  400ae4:	7413      	strb	r3, [r2, #16]
  400ae6:	e733      	b.n	400950 <sd_mmc_check+0x33c>
		if (!driver_read_word(&sec_count)) {
  400ae8:	a804      	add	r0, sp, #16
  400aea:	47b8      	blx	r7
  400aec:	2800      	cmp	r0, #0
  400aee:	f43f adb9 	beq.w	400664 <sd_mmc_check+0x50>
	for (; i < EXT_CSD_BSIZE / 4; i++) {
  400af2:	3501      	adds	r5, #1
  400af4:	b2ad      	uxth	r5, r5
  400af6:	e7a3      	b.n	400a40 <sd_mmc_check+0x42c>
		arg = MMC_CMD6_ACCESS_SET_BITS
  400af8:	4935      	ldr	r1, [pc, #212]	; (400bd0 <sd_mmc_check+0x5bc>)
  400afa:	e7b5      	b.n	400a68 <sd_mmc_check+0x454>
		sd_mmc_configure_slot();
  400afc:	4b30      	ldr	r3, [pc, #192]	; (400bc0 <sd_mmc_check+0x5ac>)
  400afe:	4798      	blx	r3
  400b00:	e7df      	b.n	400ac2 <sd_mmc_check+0x4ae>
  400b02:	3d01      	subs	r5, #1
	while (retry--) {
  400b04:	f015 05ff 	ands.w	r5, r5, #255	; 0xff
  400b08:	f43f adac 	beq.w	400664 <sd_mmc_check+0x50>
		if (driver_send_cmd(SDMMC_CMD16_SET_BLOCKLEN, SD_MMC_BLOCK_SIZE)) {
  400b0c:	4641      	mov	r1, r8
  400b0e:	4638      	mov	r0, r7
  400b10:	47b0      	blx	r6
  400b12:	2800      	cmp	r0, #0
  400b14:	d0f5      	beq.n	400b02 <sd_mmc_check+0x4ee>
  400b16:	e10e      	b.n	400d36 <sd_mmc_check+0x722>
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
  400b18:	7ed9      	ldrb	r1, [r3, #27]
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
  400b1a:	7e98      	ldrb	r0, [r3, #26]
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
  400b1c:	7e5a      	ldrb	r2, [r3, #25]
  400b1e:	0412      	lsls	r2, r2, #16
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
  400b20:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
  400b24:	430a      	orrs	r2, r1
	value &=  ((uint32_t)1 << size) - 1;
  400b26:	f3c2 0215 	ubfx	r2, r2, #0, #22
				* 512;
  400b2a:	3201      	adds	r2, #1
  400b2c:	0252      	lsls	r2, r2, #9
		sd_mmc_card->capacity =
  400b2e:	605a      	str	r2, [r3, #4]
  400b30:	e600      	b.n	400734 <sd_mmc_check+0x120>
	if (!driver_send_cmd(SDMMC_CMD55_APP_CMD, (uint32_t)sd_mmc_card->rca << 16)) {
  400b32:	8999      	ldrh	r1, [r3, #12]
  400b34:	0409      	lsls	r1, r1, #16
  400b36:	f241 1037 	movw	r0, #4407	; 0x1137
  400b3a:	4b14      	ldr	r3, [pc, #80]	; (400b8c <sd_mmc_check+0x578>)
  400b3c:	4798      	blx	r3
  400b3e:	2800      	cmp	r0, #0
  400b40:	f43f ad90 	beq.w	400664 <sd_mmc_check+0x50>
	if (!driver_adtc_start(SD_ACMD51_SEND_SCR, 0,
  400b44:	2301      	movs	r3, #1
  400b46:	9300      	str	r3, [sp, #0]
  400b48:	2208      	movs	r2, #8
  400b4a:	2100      	movs	r1, #0
  400b4c:	4821      	ldr	r0, [pc, #132]	; (400bd4 <sd_mmc_check+0x5c0>)
  400b4e:	4d15      	ldr	r5, [pc, #84]	; (400ba4 <sd_mmc_check+0x590>)
  400b50:	47a8      	blx	r5
  400b52:	2800      	cmp	r0, #0
  400b54:	f43f ad86 	beq.w	400664 <sd_mmc_check+0x50>
	if (!driver_start_read_blocks(scr, 1)) {
  400b58:	2101      	movs	r1, #1
  400b5a:	a804      	add	r0, sp, #16
  400b5c:	4b1e      	ldr	r3, [pc, #120]	; (400bd8 <sd_mmc_check+0x5c4>)
  400b5e:	4798      	blx	r3
  400b60:	2800      	cmp	r0, #0
  400b62:	f43f ad7f 	beq.w	400664 <sd_mmc_check+0x50>
	if (!driver_wait_end_of_read_blocks()) {
  400b66:	4b1d      	ldr	r3, [pc, #116]	; (400bdc <sd_mmc_check+0x5c8>)
  400b68:	4798      	blx	r3
  400b6a:	2800      	cmp	r0, #0
  400b6c:	f43f ad7a 	beq.w	400664 <sd_mmc_check+0x50>
	switch (SD_SCR_SD_SPEC(scr)) {
  400b70:	f89d 3010 	ldrb.w	r3, [sp, #16]
  400b74:	f003 030f 	and.w	r3, r3, #15
  400b78:	2b01      	cmp	r3, #1
  400b7a:	d036      	beq.n	400bea <sd_mmc_check+0x5d6>
  400b7c:	b383      	cbz	r3, 400be0 <sd_mmc_check+0x5cc>
  400b7e:	2b02      	cmp	r3, #2
  400b80:	d038      	beq.n	400bf4 <sd_mmc_check+0x5e0>
		sd_mmc_card->version = CARD_VER_SD_1_0;
  400b82:	4b03      	ldr	r3, [pc, #12]	; (400b90 <sd_mmc_check+0x57c>)
  400b84:	681b      	ldr	r3, [r3, #0]
  400b86:	2210      	movs	r2, #16
  400b88:	741a      	strb	r2, [r3, #16]
  400b8a:	e5e4      	b.n	400756 <sd_mmc_check+0x142>
  400b8c:	0040197d 	.word	0x0040197d
  400b90:	20400a18 	.word	0x20400a18
  400b94:	00400599 	.word	0x00400599
  400b98:	0040a9a0 	.word	0x0040a9a0
  400b9c:	0040a960 	.word	0x0040a960
  400ba0:	00081108 	.word	0x00081108
  400ba4:	004019d9 	.word	0x004019d9
  400ba8:	00401aa1 	.word	0x00401aa1
  400bac:	20400a21 	.word	0x20400a21
  400bb0:	00401885 	.word	0x00401885
  400bb4:	01b70000 	.word	0x01b70000
  400bb8:	01b70200 	.word	0x01b70200
  400bbc:	004019a1 	.word	0x004019a1
  400bc0:	00400439 	.word	0x00400439
  400bc4:	0040188f 	.word	0x0040188f
  400bc8:	03b90100 	.word	0x03b90100
  400bcc:	03197500 	.word	0x03197500
  400bd0:	01b70100 	.word	0x01b70100
  400bd4:	00081133 	.word	0x00081133
  400bd8:	00401b15 	.word	0x00401b15
  400bdc:	00401c0d 	.word	0x00401c0d
		sd_mmc_card->version = CARD_VER_SD_1_0;
  400be0:	4b9b      	ldr	r3, [pc, #620]	; (400e50 <sd_mmc_check+0x83c>)
  400be2:	681b      	ldr	r3, [r3, #0]
  400be4:	2210      	movs	r2, #16
  400be6:	741a      	strb	r2, [r3, #16]
  400be8:	e5b5      	b.n	400756 <sd_mmc_check+0x142>
		sd_mmc_card->version = CARD_VER_SD_1_10;
  400bea:	4b99      	ldr	r3, [pc, #612]	; (400e50 <sd_mmc_check+0x83c>)
  400bec:	681b      	ldr	r3, [r3, #0]
  400bee:	221a      	movs	r2, #26
  400bf0:	741a      	strb	r2, [r3, #16]
  400bf2:	e5b0      	b.n	400756 <sd_mmc_check+0x142>
		if (SD_SCR_SD_SPEC3(scr) == SD_SCR_SD_SPEC_3_00) {
  400bf4:	f89d 3012 	ldrb.w	r3, [sp, #18]
  400bf8:	09db      	lsrs	r3, r3, #7
			sd_mmc_card->version = CARD_VER_SD_3_0;
  400bfa:	4b95      	ldr	r3, [pc, #596]	; (400e50 <sd_mmc_check+0x83c>)
  400bfc:	681b      	ldr	r3, [r3, #0]
  400bfe:	bf14      	ite	ne
  400c00:	2230      	movne	r2, #48	; 0x30
			sd_mmc_card->version = CARD_VER_SD_2_0;
  400c02:	2220      	moveq	r2, #32
  400c04:	741a      	strb	r2, [r3, #16]
  400c06:	e5a6      	b.n	400756 <sd_mmc_check+0x142>
		if (buf[1] == 0) {
  400c08:	f89d 3011 	ldrb.w	r3, [sp, #17]
  400c0c:	2b00      	cmp	r3, #0
  400c0e:	f43f ad29 	beq.w	400664 <sd_mmc_check+0x50>
		addr_new += buf[1]-1;
  400c12:	3302      	adds	r3, #2
  400c14:	441e      	add	r6, r3
		if (addr_new > (addr_old + 256)) {
  400c16:	f509 7380 	add.w	r3, r9, #256	; 0x100
  400c1a:	429e      	cmp	r6, r3
  400c1c:	f63f ad22 	bhi.w	400664 <sd_mmc_check+0x50>
	addr_new = addr_old;
  400c20:	2500      	movs	r5, #0
			sdio_cmd52(SDIO_CMD52_READ_FLAG, SDIO_CIA, addr_new, 0, &buf[i]);
  400c22:	ab04      	add	r3, sp, #16
  400c24:	442b      	add	r3, r5
  400c26:	9300      	str	r3, [sp, #0]
  400c28:	4643      	mov	r3, r8
  400c2a:	1972      	adds	r2, r6, r5
  400c2c:	4641      	mov	r1, r8
  400c2e:	4640      	mov	r0, r8
  400c30:	47b8      	blx	r7
  400c32:	3501      	adds	r5, #1
		for(i=0; i<3; i++) {
  400c34:	2d03      	cmp	r5, #3
  400c36:	d1f4      	bne.n	400c22 <sd_mmc_check+0x60e>
		if (buf[0] == SDIO_CISTPL_END) {
  400c38:	f89d 3010 	ldrb.w	r3, [sp, #16]
  400c3c:	2bff      	cmp	r3, #255	; 0xff
  400c3e:	f43f ad11 	beq.w	400664 <sd_mmc_check+0x50>
		if (buf[0] == SDIO_CISTPL_FUNCE && buf[2] == 0x00) {
  400c42:	2b22      	cmp	r3, #34	; 0x22
  400c44:	d1e0      	bne.n	400c08 <sd_mmc_check+0x5f4>
  400c46:	f89d 3012 	ldrb.w	r3, [sp, #18]
  400c4a:	2b00      	cmp	r3, #0
  400c4c:	d1dc      	bne.n	400c08 <sd_mmc_check+0x5f4>
  400c4e:	ad04      	add	r5, sp, #16
  400c50:	f106 0906 	add.w	r9, r6, #6
		sdio_cmd52(SDIO_CMD52_READ_FLAG, SDIO_CIA, addr_new, 0, &buf[i]);
  400c54:	f04f 0800 	mov.w	r8, #0
  400c58:	4f7e      	ldr	r7, [pc, #504]	; (400e54 <sd_mmc_check+0x840>)
  400c5a:	9500      	str	r5, [sp, #0]
  400c5c:	4643      	mov	r3, r8
  400c5e:	4632      	mov	r2, r6
  400c60:	4641      	mov	r1, r8
  400c62:	4640      	mov	r0, r8
  400c64:	47b8      	blx	r7
		addr_new++;
  400c66:	3601      	adds	r6, #1
  400c68:	3501      	adds	r5, #1
	for(i = 0; i < 6; i++) {
  400c6a:	454e      	cmp	r6, r9
  400c6c:	d1f5      	bne.n	400c5a <sd_mmc_check+0x646>
	tplfe_max_tran_speed = buf[5];
  400c6e:	f89d 3015 	ldrb.w	r3, [sp, #21]
  400c72:	2b32      	cmp	r3, #50	; 0x32
  400c74:	bf28      	it	cs
  400c76:	2332      	movcs	r3, #50	; 0x32
	sd_mmc_card->clock = unit * mul * 1000;
  400c78:	4a75      	ldr	r2, [pc, #468]	; (400e50 <sd_mmc_check+0x83c>)
  400c7a:	6812      	ldr	r2, [r2, #0]
	mul = sd_trans_multipliers[(tplfe_max_tran_speed >> 3) & 0xF];
  400c7c:	f3c3 00c3 	ubfx	r0, r3, #3, #4
	unit = sd_mmc_trans_units[tplfe_max_tran_speed & 0x7];
  400c80:	f003 0307 	and.w	r3, r3, #7
	sd_mmc_card->clock = unit * mul * 1000;
  400c84:	4974      	ldr	r1, [pc, #464]	; (400e58 <sd_mmc_check+0x844>)
  400c86:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
  400c8a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  400c8e:	fb03 f301 	mul.w	r3, r3, r1
  400c92:	4972      	ldr	r1, [pc, #456]	; (400e5c <sd_mmc_check+0x848>)
  400c94:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
  400c98:	fb03 f301 	mul.w	r3, r3, r1
  400c9c:	6013      	str	r3, [r2, #0]
	if ((4 <= driver_get_bus_width(sd_mmc_slot_sel))) {
  400c9e:	4b70      	ldr	r3, [pc, #448]	; (400e60 <sd_mmc_check+0x84c>)
  400ca0:	7818      	ldrb	r0, [r3, #0]
  400ca2:	4b70      	ldr	r3, [pc, #448]	; (400e64 <sd_mmc_check+0x850>)
  400ca4:	4798      	blx	r3
  400ca6:	2803      	cmp	r0, #3
  400ca8:	d922      	bls.n	400cf0 <sd_mmc_check+0x6dc>
		if (IS_SDIO()) {
  400caa:	4b69      	ldr	r3, [pc, #420]	; (400e50 <sd_mmc_check+0x83c>)
  400cac:	681b      	ldr	r3, [r3, #0]
  400cae:	7bdb      	ldrb	r3, [r3, #15]
  400cb0:	f013 0f04 	tst.w	r3, #4
  400cb4:	d146      	bne.n	400d44 <sd_mmc_check+0x730>
		if (sd_mmc_card->type & CARD_TYPE_SD) {
  400cb6:	4b66      	ldr	r3, [pc, #408]	; (400e50 <sd_mmc_check+0x83c>)
  400cb8:	681b      	ldr	r3, [r3, #0]
  400cba:	7bda      	ldrb	r2, [r3, #15]
  400cbc:	f012 0f01 	tst.w	r2, #1
  400cc0:	d014      	beq.n	400cec <sd_mmc_check+0x6d8>
	if (!driver_send_cmd(SDMMC_CMD55_APP_CMD, (uint32_t)sd_mmc_card->rca << 16)) {
  400cc2:	8999      	ldrh	r1, [r3, #12]
  400cc4:	0409      	lsls	r1, r1, #16
  400cc6:	f241 1037 	movw	r0, #4407	; 0x1137
  400cca:	4b67      	ldr	r3, [pc, #412]	; (400e68 <sd_mmc_check+0x854>)
  400ccc:	4798      	blx	r3
  400cce:	2800      	cmp	r0, #0
  400cd0:	f43f acc8 	beq.w	400664 <sd_mmc_check+0x50>
	if (!driver_send_cmd(SD_ACMD6_SET_BUS_WIDTH, 0x2)) {
  400cd4:	2102      	movs	r1, #2
  400cd6:	f241 1006 	movw	r0, #4358	; 0x1106
  400cda:	4b63      	ldr	r3, [pc, #396]	; (400e68 <sd_mmc_check+0x854>)
  400cdc:	4798      	blx	r3
  400cde:	2800      	cmp	r0, #0
  400ce0:	f43f acc0 	beq.w	400664 <sd_mmc_check+0x50>
	sd_mmc_card->bus_width = 4;
  400ce4:	4b5a      	ldr	r3, [pc, #360]	; (400e50 <sd_mmc_check+0x83c>)
  400ce6:	681b      	ldr	r3, [r3, #0]
  400ce8:	2204      	movs	r2, #4
  400cea:	745a      	strb	r2, [r3, #17]
		sd_mmc_configure_slot();
  400cec:	4b5f      	ldr	r3, [pc, #380]	; (400e6c <sd_mmc_check+0x858>)
  400cee:	4798      	blx	r3
	if (driver_is_high_speed_capable()) {
  400cf0:	4b5f      	ldr	r3, [pc, #380]	; (400e70 <sd_mmc_check+0x85c>)
  400cf2:	4798      	blx	r3
  400cf4:	b180      	cbz	r0, 400d18 <sd_mmc_check+0x704>
		if (IS_SDIO()) {
  400cf6:	4b56      	ldr	r3, [pc, #344]	; (400e50 <sd_mmc_check+0x83c>)
  400cf8:	681b      	ldr	r3, [r3, #0]
  400cfa:	7bdb      	ldrb	r3, [r3, #15]
  400cfc:	f013 0f04 	tst.w	r3, #4
  400d00:	d141      	bne.n	400d86 <sd_mmc_check+0x772>
		if (sd_mmc_card->type & CARD_TYPE_SD) {
  400d02:	4b53      	ldr	r3, [pc, #332]	; (400e50 <sd_mmc_check+0x83c>)
  400d04:	681b      	ldr	r3, [r3, #0]
  400d06:	7bda      	ldrb	r2, [r3, #15]
  400d08:	f012 0f01 	tst.w	r2, #1
  400d0c:	d002      	beq.n	400d14 <sd_mmc_check+0x700>
			if (sd_mmc_card->version > CARD_VER_SD_1_0) {
  400d0e:	7c1b      	ldrb	r3, [r3, #16]
  400d10:	2b10      	cmp	r3, #16
  400d12:	d85e      	bhi.n	400dd2 <sd_mmc_check+0x7be>
		sd_mmc_configure_slot();
  400d14:	4b55      	ldr	r3, [pc, #340]	; (400e6c <sd_mmc_check+0x858>)
  400d16:	4798      	blx	r3
	if (sd_mmc_card->type & CARD_TYPE_SD) {
  400d18:	4b4d      	ldr	r3, [pc, #308]	; (400e50 <sd_mmc_check+0x83c>)
  400d1a:	681b      	ldr	r3, [r3, #0]
  400d1c:	7bdb      	ldrb	r3, [r3, #15]
  400d1e:	f013 0f01 	tst.w	r3, #1
  400d22:	d008      	beq.n	400d36 <sd_mmc_check+0x722>
		if (!driver_send_cmd(SDMMC_CMD16_SET_BLOCKLEN, SD_MMC_BLOCK_SIZE)) {
  400d24:	f44f 7100 	mov.w	r1, #512	; 0x200
  400d28:	f241 1010 	movw	r0, #4368	; 0x1110
  400d2c:	4b4e      	ldr	r3, [pc, #312]	; (400e68 <sd_mmc_check+0x854>)
  400d2e:	4798      	blx	r3
	if (sd_mmc_is_spi()? sd_mmc_spi_card_init()
  400d30:	2800      	cmp	r0, #0
  400d32:	f43f ac97 	beq.w	400664 <sd_mmc_check+0x50>
		sd_mmc_card->state = SD_MMC_CARD_STATE_READY;
  400d36:	4b46      	ldr	r3, [pc, #280]	; (400e50 <sd_mmc_check+0x83c>)
  400d38:	681b      	ldr	r3, [r3, #0]
  400d3a:	2200      	movs	r2, #0
  400d3c:	739a      	strb	r2, [r3, #14]
		sd_mmc_deselect_slot();
  400d3e:	4b4d      	ldr	r3, [pc, #308]	; (400e74 <sd_mmc_check+0x860>)
  400d40:	4798      	blx	r3
		return SD_MMC_INIT_ONGOING;
  400d42:	e471      	b.n	400628 <sd_mmc_check+0x14>
	if (!sdio_cmd52(SDIO_CMD52_READ_FLAG, SDIO_CIA, SDIO_CCCR_CAP,
  400d44:	ab04      	add	r3, sp, #16
  400d46:	9300      	str	r3, [sp, #0]
  400d48:	2300      	movs	r3, #0
  400d4a:	2208      	movs	r2, #8
  400d4c:	4619      	mov	r1, r3
  400d4e:	4618      	mov	r0, r3
  400d50:	4d40      	ldr	r5, [pc, #256]	; (400e54 <sd_mmc_check+0x840>)
  400d52:	47a8      	blx	r5
  400d54:	2800      	cmp	r0, #0
  400d56:	f43f ac85 	beq.w	400664 <sd_mmc_check+0x50>
	if ((u8_value & SDIO_CAP_4BLS) != SDIO_CAP_4BLS) {
  400d5a:	f99d 3010 	ldrsb.w	r3, [sp, #16]
  400d5e:	2b00      	cmp	r3, #0
  400d60:	daa9      	bge.n	400cb6 <sd_mmc_check+0x6a2>
	u8_value = SDIO_BUSWIDTH_4B;
  400d62:	ab14      	add	r3, sp, #80	; 0x50
  400d64:	2202      	movs	r2, #2
  400d66:	f803 2d40 	strb.w	r2, [r3, #-64]!
	if (!sdio_cmd52(SDIO_CMD52_WRITE_FLAG, SDIO_CIA, SDIO_CCCR_BUS_CTRL,
  400d6a:	9300      	str	r3, [sp, #0]
  400d6c:	2301      	movs	r3, #1
  400d6e:	2207      	movs	r2, #7
  400d70:	2100      	movs	r1, #0
  400d72:	4618      	mov	r0, r3
  400d74:	47a8      	blx	r5
  400d76:	2800      	cmp	r0, #0
  400d78:	f43f ac74 	beq.w	400664 <sd_mmc_check+0x50>
	sd_mmc_card->bus_width = 4;
  400d7c:	4b34      	ldr	r3, [pc, #208]	; (400e50 <sd_mmc_check+0x83c>)
  400d7e:	681b      	ldr	r3, [r3, #0]
  400d80:	2204      	movs	r2, #4
  400d82:	745a      	strb	r2, [r3, #17]
  400d84:	e797      	b.n	400cb6 <sd_mmc_check+0x6a2>
	if (!sdio_cmd52(SDIO_CMD52_READ_FLAG, SDIO_CIA, SDIO_CCCR_HS, 0, &u8_value)) {
  400d86:	ab04      	add	r3, sp, #16
  400d88:	9300      	str	r3, [sp, #0]
  400d8a:	2300      	movs	r3, #0
  400d8c:	2213      	movs	r2, #19
  400d8e:	4619      	mov	r1, r3
  400d90:	4618      	mov	r0, r3
  400d92:	4d30      	ldr	r5, [pc, #192]	; (400e54 <sd_mmc_check+0x840>)
  400d94:	47a8      	blx	r5
  400d96:	2800      	cmp	r0, #0
  400d98:	f43f ac64 	beq.w	400664 <sd_mmc_check+0x50>
	if ((u8_value & SDIO_SHS) != SDIO_SHS) {
  400d9c:	f89d 3010 	ldrb.w	r3, [sp, #16]
  400da0:	f013 0f01 	tst.w	r3, #1
  400da4:	d0ad      	beq.n	400d02 <sd_mmc_check+0x6ee>
	u8_value = SDIO_EHS;
  400da6:	ab14      	add	r3, sp, #80	; 0x50
  400da8:	2202      	movs	r2, #2
  400daa:	f803 2d40 	strb.w	r2, [r3, #-64]!
	if (!sdio_cmd52(SDIO_CMD52_WRITE_FLAG, SDIO_CIA, SDIO_CCCR_HS,
  400dae:	9300      	str	r3, [sp, #0]
  400db0:	2301      	movs	r3, #1
  400db2:	2213      	movs	r2, #19
  400db4:	2100      	movs	r1, #0
  400db6:	4618      	mov	r0, r3
  400db8:	47a8      	blx	r5
  400dba:	2800      	cmp	r0, #0
  400dbc:	f43f ac52 	beq.w	400664 <sd_mmc_check+0x50>
	sd_mmc_card->high_speed = 1;
  400dc0:	4b23      	ldr	r3, [pc, #140]	; (400e50 <sd_mmc_check+0x83c>)
  400dc2:	681b      	ldr	r3, [r3, #0]
  400dc4:	2201      	movs	r2, #1
  400dc6:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	sd_mmc_card->clock *= 2;
  400dca:	681a      	ldr	r2, [r3, #0]
  400dcc:	0052      	lsls	r2, r2, #1
  400dce:	601a      	str	r2, [r3, #0]
  400dd0:	e797      	b.n	400d02 <sd_mmc_check+0x6ee>
	uint8_t switch_status[SD_SW_STATUS_BSIZE] = {0};
  400dd2:	2540      	movs	r5, #64	; 0x40
  400dd4:	462a      	mov	r2, r5
  400dd6:	2100      	movs	r1, #0
  400dd8:	a804      	add	r0, sp, #16
  400dda:	4b27      	ldr	r3, [pc, #156]	; (400e78 <sd_mmc_check+0x864>)
  400ddc:	4798      	blx	r3
	if (!driver_adtc_start(SD_CMD6_SWITCH_FUNC,
  400dde:	2301      	movs	r3, #1
  400de0:	9300      	str	r3, [sp, #0]
  400de2:	462a      	mov	r2, r5
  400de4:	4925      	ldr	r1, [pc, #148]	; (400e7c <sd_mmc_check+0x868>)
  400de6:	4826      	ldr	r0, [pc, #152]	; (400e80 <sd_mmc_check+0x86c>)
  400de8:	4d26      	ldr	r5, [pc, #152]	; (400e84 <sd_mmc_check+0x870>)
  400dea:	47a8      	blx	r5
  400dec:	2800      	cmp	r0, #0
  400dee:	f43f ac39 	beq.w	400664 <sd_mmc_check+0x50>
	if (!driver_start_read_blocks(switch_status, 1)) {
  400df2:	2101      	movs	r1, #1
  400df4:	a804      	add	r0, sp, #16
  400df6:	4b24      	ldr	r3, [pc, #144]	; (400e88 <sd_mmc_check+0x874>)
  400df8:	4798      	blx	r3
  400dfa:	2800      	cmp	r0, #0
  400dfc:	f43f ac32 	beq.w	400664 <sd_mmc_check+0x50>
	if (!driver_wait_end_of_read_blocks()) {
  400e00:	4b22      	ldr	r3, [pc, #136]	; (400e8c <sd_mmc_check+0x878>)
  400e02:	4798      	blx	r3
  400e04:	2800      	cmp	r0, #0
  400e06:	f43f ac2d 	beq.w	400664 <sd_mmc_check+0x50>
	if (driver_get_response() & CARD_STATUS_SWITCH_ERROR) {
  400e0a:	4b21      	ldr	r3, [pc, #132]	; (400e90 <sd_mmc_check+0x87c>)
  400e0c:	4798      	blx	r3
  400e0e:	f010 0f80 	tst.w	r0, #128	; 0x80
  400e12:	f47f ac27 	bne.w	400664 <sd_mmc_check+0x50>
	if (SD_SW_STATUS_FUN_GRP1_RC(switch_status)
  400e16:	f89d 3020 	ldrb.w	r3, [sp, #32]
  400e1a:	f003 030f 	and.w	r3, r3, #15
  400e1e:	2b0f      	cmp	r3, #15
  400e20:	f43f af78 	beq.w	400d14 <sd_mmc_check+0x700>
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
  400e24:	f89d 302d 	ldrb.w	r3, [sp, #45]	; 0x2d
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
  400e28:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
	if (SD_SW_STATUS_FUN_GRP1_BUSY(switch_status)) {
  400e2c:	ea53 2302 	orrs.w	r3, r3, r2, lsl #8
  400e30:	f47f ac18 	bne.w	400664 <sd_mmc_check+0x50>
	driver_send_clock();
  400e34:	4b17      	ldr	r3, [pc, #92]	; (400e94 <sd_mmc_check+0x880>)
  400e36:	4798      	blx	r3
	sd_mmc_card->high_speed = 1;
  400e38:	4b05      	ldr	r3, [pc, #20]	; (400e50 <sd_mmc_check+0x83c>)
  400e3a:	681b      	ldr	r3, [r3, #0]
  400e3c:	2201      	movs	r2, #1
  400e3e:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	sd_mmc_card->clock *= 2;
  400e42:	681a      	ldr	r2, [r3, #0]
  400e44:	0052      	lsls	r2, r2, #1
  400e46:	601a      	str	r2, [r3, #0]
  400e48:	e764      	b.n	400d14 <sd_mmc_check+0x700>
	*v2 = 0;
  400e4a:	f04f 0900 	mov.w	r9, #0
  400e4e:	e41b      	b.n	400688 <sd_mmc_check+0x74>
  400e50:	20400a18 	.word	0x20400a18
  400e54:	00400561 	.word	0x00400561
  400e58:	0040a9a0 	.word	0x0040a9a0
  400e5c:	0040a9bc 	.word	0x0040a9bc
  400e60:	20400a21 	.word	0x20400a21
  400e64:	00401885 	.word	0x00401885
  400e68:	0040197d 	.word	0x0040197d
  400e6c:	00400439 	.word	0x00400439
  400e70:	0040188f 	.word	0x0040188f
  400e74:	004005cd 	.word	0x004005cd
  400e78:	00407695 	.word	0x00407695
  400e7c:	80ffff01 	.word	0x80ffff01
  400e80:	00081106 	.word	0x00081106
  400e84:	004019d9 	.word	0x004019d9
  400e88:	00401b15 	.word	0x00401b15
  400e8c:	00401c0d 	.word	0x00401c0d
  400e90:	004019a1 	.word	0x004019a1
  400e94:	0040195b 	.word	0x0040195b

00400e98 <sd_mmc_get_type>:

card_type_t sd_mmc_get_type(uint8_t slot)
{
  400e98:	b508      	push	{r3, lr}
	if (SD_MMC_OK != sd_mmc_select_slot(slot)) {
  400e9a:	4b05      	ldr	r3, [pc, #20]	; (400eb0 <sd_mmc_get_type+0x18>)
  400e9c:	4798      	blx	r3
  400e9e:	b108      	cbz	r0, 400ea4 <sd_mmc_get_type+0xc>
		return CARD_TYPE_UNKNOWN;
  400ea0:	2000      	movs	r0, #0
	}
	sd_mmc_deselect_slot();
	return sd_mmc_card->type;
}
  400ea2:	bd08      	pop	{r3, pc}
	sd_mmc_deselect_slot();
  400ea4:	4b03      	ldr	r3, [pc, #12]	; (400eb4 <sd_mmc_get_type+0x1c>)
  400ea6:	4798      	blx	r3
	return sd_mmc_card->type;
  400ea8:	4b03      	ldr	r3, [pc, #12]	; (400eb8 <sd_mmc_get_type+0x20>)
  400eaa:	681b      	ldr	r3, [r3, #0]
  400eac:	7bd8      	ldrb	r0, [r3, #15]
  400eae:	bd08      	pop	{r3, pc}
  400eb0:	00400465 	.word	0x00400465
  400eb4:	004005cd 	.word	0x004005cd
  400eb8:	20400a18 	.word	0x20400a18

00400ebc <sd_mmc_get_capacity>:
	sd_mmc_deselect_slot();
	return sd_mmc_card->version;
}

uint32_t sd_mmc_get_capacity(uint8_t slot)
{
  400ebc:	b508      	push	{r3, lr}
	if (SD_MMC_OK != sd_mmc_select_slot(slot)) {
  400ebe:	4b05      	ldr	r3, [pc, #20]	; (400ed4 <sd_mmc_get_capacity+0x18>)
  400ec0:	4798      	blx	r3
  400ec2:	b108      	cbz	r0, 400ec8 <sd_mmc_get_capacity+0xc>
		return 0;
  400ec4:	2000      	movs	r0, #0
	}
	sd_mmc_deselect_slot();
	return sd_mmc_card->capacity;
}
  400ec6:	bd08      	pop	{r3, pc}
	sd_mmc_deselect_slot();
  400ec8:	4b03      	ldr	r3, [pc, #12]	; (400ed8 <sd_mmc_get_capacity+0x1c>)
  400eca:	4798      	blx	r3
	return sd_mmc_card->capacity;
  400ecc:	4b03      	ldr	r3, [pc, #12]	; (400edc <sd_mmc_get_capacity+0x20>)
  400ece:	681b      	ldr	r3, [r3, #0]
  400ed0:	6858      	ldr	r0, [r3, #4]
  400ed2:	bd08      	pop	{r3, pc}
  400ed4:	00400465 	.word	0x00400465
  400ed8:	004005cd 	.word	0x004005cd
  400edc:	20400a18 	.word	0x20400a18

00400ee0 <sd_mmc_is_write_protected>:
			== SD_MMC_0_WP_DETECT_VALUE) {
		return true;
	}
#endif
	return false;
}
  400ee0:	2000      	movs	r0, #0
  400ee2:	4770      	bx	lr

00400ee4 <sd_mmc_init_read_blocks>:

sd_mmc_err_t sd_mmc_init_read_blocks(uint8_t slot, uint32_t start,
		uint16_t nb_block)
{
  400ee4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  400ee8:	b082      	sub	sp, #8
  400eea:	468a      	mov	sl, r1
  400eec:	4691      	mov	r9, r2
	sd_mmc_err_t sd_mmc_err;
	uint32_t cmd, arg, resp;

	sd_mmc_err = sd_mmc_select_slot(slot);
  400eee:	4b26      	ldr	r3, [pc, #152]	; (400f88 <sd_mmc_init_read_blocks+0xa4>)
  400ef0:	4798      	blx	r3
	if (sd_mmc_err != SD_MMC_OK) {
  400ef2:	4680      	mov	r8, r0
  400ef4:	b118      	cbz	r0, 400efe <sd_mmc_init_read_blocks+0x1a>
		}
	}
	sd_mmc_nb_block_remaining = nb_block;
	sd_mmc_nb_block_to_tranfer = nb_block;
	return SD_MMC_OK;
}
  400ef6:	4640      	mov	r0, r8
  400ef8:	b002      	add	sp, #8
  400efa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400efe:	4c23      	ldr	r4, [pc, #140]	; (400f8c <sd_mmc_init_read_blocks+0xa8>)
					(uint32_t)sd_mmc_card->rca << 16)) {
  400f00:	4e23      	ldr	r6, [pc, #140]	; (400f90 <sd_mmc_init_read_blocks+0xac>)
			if (!driver_send_cmd(SDMMC_MCI_CMD13_SEND_STATUS,
  400f02:	4d24      	ldr	r5, [pc, #144]	; (400f94 <sd_mmc_init_read_blocks+0xb0>)
			if (driver_get_response() & CARD_STATUS_READY_FOR_DATA) {
  400f04:	4f24      	ldr	r7, [pc, #144]	; (400f98 <sd_mmc_init_read_blocks+0xb4>)
					(uint32_t)sd_mmc_card->rca << 16)) {
  400f06:	6833      	ldr	r3, [r6, #0]
  400f08:	8999      	ldrh	r1, [r3, #12]
			if (!driver_send_cmd(SDMMC_MCI_CMD13_SEND_STATUS,
  400f0a:	0409      	lsls	r1, r1, #16
  400f0c:	f241 100d 	movw	r0, #4365	; 0x110d
  400f10:	47a8      	blx	r5
  400f12:	b128      	cbz	r0, 400f20 <sd_mmc_init_read_blocks+0x3c>
			if (driver_get_response() & CARD_STATUS_READY_FOR_DATA) {
  400f14:	47b8      	blx	r7
  400f16:	f410 7f80 	tst.w	r0, #256	; 0x100
  400f1a:	d117      	bne.n	400f4c <sd_mmc_init_read_blocks+0x68>
		if (nec_timeout-- == 0) {
  400f1c:	3c01      	subs	r4, #1
  400f1e:	d1f2      	bne.n	400f06 <sd_mmc_init_read_blocks+0x22>
		sd_mmc_deselect_slot();
  400f20:	4b1e      	ldr	r3, [pc, #120]	; (400f9c <sd_mmc_init_read_blocks+0xb8>)
  400f22:	4798      	blx	r3
		return SD_MMC_ERR_COMM;
  400f24:	f04f 0805 	mov.w	r8, #5
  400f28:	e7e5      	b.n	400ef6 <sd_mmc_init_read_blocks+0x12>
		resp = driver_get_response();
  400f2a:	4b1b      	ldr	r3, [pc, #108]	; (400f98 <sd_mmc_init_read_blocks+0xb4>)
  400f2c:	4798      	blx	r3
		if (resp & CARD_STATUS_ERR_RD_WR) {
  400f2e:	4b1c      	ldr	r3, [pc, #112]	; (400fa0 <sd_mmc_init_read_blocks+0xbc>)
  400f30:	4003      	ands	r3, r0
  400f32:	b933      	cbnz	r3, 400f42 <sd_mmc_init_read_blocks+0x5e>
	sd_mmc_nb_block_remaining = nb_block;
  400f34:	4b1b      	ldr	r3, [pc, #108]	; (400fa4 <sd_mmc_init_read_blocks+0xc0>)
  400f36:	f8a3 9000 	strh.w	r9, [r3]
	sd_mmc_nb_block_to_tranfer = nb_block;
  400f3a:	4b1b      	ldr	r3, [pc, #108]	; (400fa8 <sd_mmc_init_read_blocks+0xc4>)
  400f3c:	f8a3 9000 	strh.w	r9, [r3]
	return SD_MMC_OK;
  400f40:	e7d9      	b.n	400ef6 <sd_mmc_init_read_blocks+0x12>
			sd_mmc_deselect_slot();
  400f42:	4b16      	ldr	r3, [pc, #88]	; (400f9c <sd_mmc_init_read_blocks+0xb8>)
  400f44:	4798      	blx	r3
			return SD_MMC_ERR_COMM;
  400f46:	f04f 0805 	mov.w	r8, #5
  400f4a:	e7d4      	b.n	400ef6 <sd_mmc_init_read_blocks+0x12>
		cmd = SDMMC_CMD17_READ_SINGLE_BLOCK;
  400f4c:	4b17      	ldr	r3, [pc, #92]	; (400fac <sd_mmc_init_read_blocks+0xc8>)
  400f4e:	4818      	ldr	r0, [pc, #96]	; (400fb0 <sd_mmc_init_read_blocks+0xcc>)
  400f50:	f1b9 0f01 	cmp.w	r9, #1
  400f54:	bf98      	it	ls
  400f56:	4618      	movls	r0, r3
	if (sd_mmc_card->type & CARD_TYPE_HC) {
  400f58:	4b0d      	ldr	r3, [pc, #52]	; (400f90 <sd_mmc_init_read_blocks+0xac>)
  400f5a:	681b      	ldr	r3, [r3, #0]
  400f5c:	7bdb      	ldrb	r3, [r3, #15]
  400f5e:	f013 0f08 	tst.w	r3, #8
  400f62:	d101      	bne.n	400f68 <sd_mmc_init_read_blocks+0x84>
		arg = (start * SD_MMC_BLOCK_SIZE);
  400f64:	ea4f 2a4a 	mov.w	sl, sl, lsl #9
	if (!driver_adtc_start(cmd, arg, SD_MMC_BLOCK_SIZE, nb_block, true)) {
  400f68:	2301      	movs	r3, #1
  400f6a:	9300      	str	r3, [sp, #0]
  400f6c:	464b      	mov	r3, r9
  400f6e:	f44f 7200 	mov.w	r2, #512	; 0x200
  400f72:	4651      	mov	r1, sl
  400f74:	4c0f      	ldr	r4, [pc, #60]	; (400fb4 <sd_mmc_init_read_blocks+0xd0>)
  400f76:	47a0      	blx	r4
  400f78:	2800      	cmp	r0, #0
  400f7a:	d1d6      	bne.n	400f2a <sd_mmc_init_read_blocks+0x46>
		sd_mmc_deselect_slot();
  400f7c:	4b07      	ldr	r3, [pc, #28]	; (400f9c <sd_mmc_init_read_blocks+0xb8>)
  400f7e:	4798      	blx	r3
		return SD_MMC_ERR_COMM;
  400f80:	f04f 0805 	mov.w	r8, #5
  400f84:	e7b7      	b.n	400ef6 <sd_mmc_init_read_blocks+0x12>
  400f86:	bf00      	nop
  400f88:	00400465 	.word	0x00400465
  400f8c:	00030d41 	.word	0x00030d41
  400f90:	20400a18 	.word	0x20400a18
  400f94:	0040197d 	.word	0x0040197d
  400f98:	004019a1 	.word	0x004019a1
  400f9c:	004005cd 	.word	0x004005cd
  400fa0:	e4580000 	.word	0xe4580000
  400fa4:	20400a1c 	.word	0x20400a1c
  400fa8:	20400a1e 	.word	0x20400a1e
  400fac:	00081111 	.word	0x00081111
  400fb0:	00101112 	.word	0x00101112
  400fb4:	004019d9 	.word	0x004019d9

00400fb8 <sd_mmc_start_read_blocks>:

sd_mmc_err_t sd_mmc_start_read_blocks(void *dest, uint16_t nb_block)
{
  400fb8:	b510      	push	{r4, lr}
  400fba:	460c      	mov	r4, r1
	Assert(sd_mmc_nb_block_remaining >= nb_block);

	if (!driver_start_read_blocks(dest, nb_block)) {
  400fbc:	4b06      	ldr	r3, [pc, #24]	; (400fd8 <sd_mmc_start_read_blocks+0x20>)
  400fbe:	4798      	blx	r3
  400fc0:	b920      	cbnz	r0, 400fcc <sd_mmc_start_read_blocks+0x14>
		sd_mmc_nb_block_remaining = 0;
  400fc2:	2200      	movs	r2, #0
  400fc4:	4b05      	ldr	r3, [pc, #20]	; (400fdc <sd_mmc_start_read_blocks+0x24>)
  400fc6:	801a      	strh	r2, [r3, #0]
		return SD_MMC_ERR_COMM;
  400fc8:	2005      	movs	r0, #5
  400fca:	bd10      	pop	{r4, pc}
	}
	sd_mmc_nb_block_remaining -= nb_block;
  400fcc:	4a03      	ldr	r2, [pc, #12]	; (400fdc <sd_mmc_start_read_blocks+0x24>)
  400fce:	8813      	ldrh	r3, [r2, #0]
  400fd0:	1b1c      	subs	r4, r3, r4
  400fd2:	8014      	strh	r4, [r2, #0]
	return SD_MMC_OK;
  400fd4:	2000      	movs	r0, #0
}
  400fd6:	bd10      	pop	{r4, pc}
  400fd8:	00401b15 	.word	0x00401b15
  400fdc:	20400a1c 	.word	0x20400a1c

00400fe0 <sd_mmc_wait_end_of_read_blocks>:

sd_mmc_err_t sd_mmc_wait_end_of_read_blocks(bool abort)
{
  400fe0:	b510      	push	{r4, lr}
  400fe2:	4604      	mov	r4, r0
	if (!driver_wait_end_of_read_blocks()) {
  400fe4:	4b13      	ldr	r3, [pc, #76]	; (401034 <sd_mmc_wait_end_of_read_blocks+0x54>)
  400fe6:	4798      	blx	r3
  400fe8:	b908      	cbnz	r0, 400fee <sd_mmc_wait_end_of_read_blocks+0xe>
		return SD_MMC_ERR_COMM;
  400fea:	2005      	movs	r0, #5
  400fec:	bd10      	pop	{r4, pc}
	}
	if (abort) {
  400fee:	b184      	cbz	r4, 401012 <sd_mmc_wait_end_of_read_blocks+0x32>
		sd_mmc_nb_block_remaining = 0;
  400ff0:	2200      	movs	r2, #0
  400ff2:	4b11      	ldr	r3, [pc, #68]	; (401038 <sd_mmc_wait_end_of_read_blocks+0x58>)
  400ff4:	801a      	strh	r2, [r3, #0]
	} else if (sd_mmc_nb_block_remaining) {
		return SD_MMC_OK;
	}

	// All blocks are transfered then stop read operation
	if (sd_mmc_nb_block_to_tranfer == 1) {
  400ff6:	4b11      	ldr	r3, [pc, #68]	; (40103c <sd_mmc_wait_end_of_read_blocks+0x5c>)
  400ff8:	881b      	ldrh	r3, [r3, #0]
  400ffa:	2b01      	cmp	r3, #1
  400ffc:	d00f      	beq.n	40101e <sd_mmc_wait_end_of_read_blocks+0x3e>
		return SD_MMC_OK;
	}
	// WORKAROUND for no compliance card (Atmel Internal ref. !MMC7 !SD19):
	// The errors on this command must be ignored
	// and one retry can be necessary in SPI mode for no compliance card.
	if (!driver_adtc_stop(SDMMC_CMD12_STOP_TRANSMISSION, 0)) {
  400ffe:	2100      	movs	r1, #0
  401000:	f243 100c 	movw	r0, #12556	; 0x310c
  401004:	4b0e      	ldr	r3, [pc, #56]	; (401040 <sd_mmc_wait_end_of_read_blocks+0x60>)
  401006:	4798      	blx	r3
  401008:	b168      	cbz	r0, 401026 <sd_mmc_wait_end_of_read_blocks+0x46>
		driver_adtc_stop(SDMMC_CMD12_STOP_TRANSMISSION, 0);
	}
	sd_mmc_deselect_slot();
  40100a:	4b0e      	ldr	r3, [pc, #56]	; (401044 <sd_mmc_wait_end_of_read_blocks+0x64>)
  40100c:	4798      	blx	r3
	return SD_MMC_OK;
  40100e:	2000      	movs	r0, #0
  401010:	bd10      	pop	{r4, pc}
	} else if (sd_mmc_nb_block_remaining) {
  401012:	4b09      	ldr	r3, [pc, #36]	; (401038 <sd_mmc_wait_end_of_read_blocks+0x58>)
  401014:	881b      	ldrh	r3, [r3, #0]
  401016:	2b00      	cmp	r3, #0
  401018:	d0ed      	beq.n	400ff6 <sd_mmc_wait_end_of_read_blocks+0x16>
		return SD_MMC_OK;
  40101a:	2000      	movs	r0, #0
}
  40101c:	bd10      	pop	{r4, pc}
		sd_mmc_deselect_slot();
  40101e:	4b09      	ldr	r3, [pc, #36]	; (401044 <sd_mmc_wait_end_of_read_blocks+0x64>)
  401020:	4798      	blx	r3
		return SD_MMC_OK;
  401022:	2000      	movs	r0, #0
  401024:	bd10      	pop	{r4, pc}
		driver_adtc_stop(SDMMC_CMD12_STOP_TRANSMISSION, 0);
  401026:	2100      	movs	r1, #0
  401028:	f243 100c 	movw	r0, #12556	; 0x310c
  40102c:	4b04      	ldr	r3, [pc, #16]	; (401040 <sd_mmc_wait_end_of_read_blocks+0x60>)
  40102e:	4798      	blx	r3
  401030:	e7eb      	b.n	40100a <sd_mmc_wait_end_of_read_blocks+0x2a>
  401032:	bf00      	nop
  401034:	00401c0d 	.word	0x00401c0d
  401038:	20400a1c 	.word	0x20400a1c
  40103c:	20400a1e 	.word	0x20400a1e
  401040:	0040197d 	.word	0x0040197d
  401044:	004005cd 	.word	0x004005cd

00401048 <sd_mmc_init_write_blocks>:

sd_mmc_err_t sd_mmc_init_write_blocks(uint8_t slot, uint32_t start,
		uint16_t nb_block)
{
  401048:	b570      	push	{r4, r5, r6, lr}
  40104a:	b082      	sub	sp, #8
  40104c:	460e      	mov	r6, r1
  40104e:	4615      	mov	r5, r2
	sd_mmc_err_t sd_mmc_err;
	uint32_t cmd, arg, resp;

	sd_mmc_err = sd_mmc_select_slot(slot);
  401050:	4b16      	ldr	r3, [pc, #88]	; (4010ac <sd_mmc_init_write_blocks+0x64>)
  401052:	4798      	blx	r3
	if (sd_mmc_err != SD_MMC_OK) {
  401054:	4604      	mov	r4, r0
  401056:	b9b8      	cbnz	r0, 401088 <sd_mmc_init_write_blocks+0x40>
	}

	if (nb_block > 1) {
		cmd = SDMMC_CMD25_WRITE_MULTIPLE_BLOCK;
	} else {
		cmd = SDMMC_CMD24_WRITE_BLOCK;
  401058:	4b15      	ldr	r3, [pc, #84]	; (4010b0 <sd_mmc_init_write_blocks+0x68>)
  40105a:	4816      	ldr	r0, [pc, #88]	; (4010b4 <sd_mmc_init_write_blocks+0x6c>)
  40105c:	2d01      	cmp	r5, #1
  40105e:	bf98      	it	ls
  401060:	4618      	movls	r0, r3
	}
	/*
	 * SDSC Card (CCS=0) uses byte unit address,
	 * SDHC and SDXC Cards (CCS=1) use block unit address (512 Bytes unit).
	 */
	if (sd_mmc_card->type & CARD_TYPE_HC) {
  401062:	4b15      	ldr	r3, [pc, #84]	; (4010b8 <sd_mmc_init_write_blocks+0x70>)
  401064:	681b      	ldr	r3, [r3, #0]
  401066:	7bdb      	ldrb	r3, [r3, #15]
  401068:	f013 0f08 	tst.w	r3, #8
		arg = start;
	} else {
		arg = (start * SD_MMC_BLOCK_SIZE);
  40106c:	bf08      	it	eq
  40106e:	0276      	lsleq	r6, r6, #9
	}
	if (!driver_adtc_start(cmd, arg, SD_MMC_BLOCK_SIZE, nb_block, true)) {
  401070:	2301      	movs	r3, #1
  401072:	9300      	str	r3, [sp, #0]
  401074:	462b      	mov	r3, r5
  401076:	f44f 7200 	mov.w	r2, #512	; 0x200
  40107a:	4631      	mov	r1, r6
  40107c:	4e0f      	ldr	r6, [pc, #60]	; (4010bc <sd_mmc_init_write_blocks+0x74>)
  40107e:	47b0      	blx	r6
  401080:	b928      	cbnz	r0, 40108e <sd_mmc_init_write_blocks+0x46>
		sd_mmc_deselect_slot();
  401082:	4b0f      	ldr	r3, [pc, #60]	; (4010c0 <sd_mmc_init_write_blocks+0x78>)
  401084:	4798      	blx	r3
		return SD_MMC_ERR_COMM;
  401086:	2405      	movs	r4, #5
		}
	}
	sd_mmc_nb_block_remaining = nb_block;
	sd_mmc_nb_block_to_tranfer = nb_block;
	return SD_MMC_OK;
}
  401088:	4620      	mov	r0, r4
  40108a:	b002      	add	sp, #8
  40108c:	bd70      	pop	{r4, r5, r6, pc}
		resp = driver_get_response();
  40108e:	4b0d      	ldr	r3, [pc, #52]	; (4010c4 <sd_mmc_init_write_blocks+0x7c>)
  401090:	4798      	blx	r3
		if (resp & CARD_STATUS_ERR_RD_WR) {
  401092:	4b0d      	ldr	r3, [pc, #52]	; (4010c8 <sd_mmc_init_write_blocks+0x80>)
  401094:	4003      	ands	r3, r0
  401096:	b923      	cbnz	r3, 4010a2 <sd_mmc_init_write_blocks+0x5a>
	sd_mmc_nb_block_remaining = nb_block;
  401098:	4b0c      	ldr	r3, [pc, #48]	; (4010cc <sd_mmc_init_write_blocks+0x84>)
  40109a:	801d      	strh	r5, [r3, #0]
	sd_mmc_nb_block_to_tranfer = nb_block;
  40109c:	4b0c      	ldr	r3, [pc, #48]	; (4010d0 <sd_mmc_init_write_blocks+0x88>)
  40109e:	801d      	strh	r5, [r3, #0]
	return SD_MMC_OK;
  4010a0:	e7f2      	b.n	401088 <sd_mmc_init_write_blocks+0x40>
			sd_mmc_deselect_slot();
  4010a2:	4b07      	ldr	r3, [pc, #28]	; (4010c0 <sd_mmc_init_write_blocks+0x78>)
  4010a4:	4798      	blx	r3
			return SD_MMC_ERR_COMM;
  4010a6:	2405      	movs	r4, #5
  4010a8:	e7ee      	b.n	401088 <sd_mmc_init_write_blocks+0x40>
  4010aa:	bf00      	nop
  4010ac:	00400465 	.word	0x00400465
  4010b0:	00089118 	.word	0x00089118
  4010b4:	00109119 	.word	0x00109119
  4010b8:	20400a18 	.word	0x20400a18
  4010bc:	004019d9 	.word	0x004019d9
  4010c0:	004005cd 	.word	0x004005cd
  4010c4:	004019a1 	.word	0x004019a1
  4010c8:	e4580000 	.word	0xe4580000
  4010cc:	20400a1c 	.word	0x20400a1c
  4010d0:	20400a1e 	.word	0x20400a1e

004010d4 <sd_mmc_start_write_blocks>:

sd_mmc_err_t sd_mmc_start_write_blocks(const void *src, uint16_t nb_block)
{
  4010d4:	b510      	push	{r4, lr}
  4010d6:	460c      	mov	r4, r1
	Assert(sd_mmc_nb_block_remaining >= nb_block);
	if (!driver_start_write_blocks(src, nb_block)) {
  4010d8:	4b06      	ldr	r3, [pc, #24]	; (4010f4 <sd_mmc_start_write_blocks+0x20>)
  4010da:	4798      	blx	r3
  4010dc:	b920      	cbnz	r0, 4010e8 <sd_mmc_start_write_blocks+0x14>
		sd_mmc_nb_block_remaining = 0;
  4010de:	2200      	movs	r2, #0
  4010e0:	4b05      	ldr	r3, [pc, #20]	; (4010f8 <sd_mmc_start_write_blocks+0x24>)
  4010e2:	801a      	strh	r2, [r3, #0]
		return SD_MMC_ERR_COMM;
  4010e4:	2005      	movs	r0, #5
  4010e6:	bd10      	pop	{r4, pc}
	}
	sd_mmc_nb_block_remaining -= nb_block;
  4010e8:	4a03      	ldr	r2, [pc, #12]	; (4010f8 <sd_mmc_start_write_blocks+0x24>)
  4010ea:	8813      	ldrh	r3, [r2, #0]
  4010ec:	1b1c      	subs	r4, r3, r4
  4010ee:	8014      	strh	r4, [r2, #0]
	return SD_MMC_OK;
  4010f0:	2000      	movs	r0, #0
}
  4010f2:	bd10      	pop	{r4, pc}
  4010f4:	00401c71 	.word	0x00401c71
  4010f8:	20400a1c 	.word	0x20400a1c

004010fc <sd_mmc_wait_end_of_write_blocks>:

sd_mmc_err_t sd_mmc_wait_end_of_write_blocks(bool abort)
{
  4010fc:	b510      	push	{r4, lr}
  4010fe:	4604      	mov	r4, r0
	if (!driver_wait_end_of_write_blocks()) {
  401100:	4b12      	ldr	r3, [pc, #72]	; (40114c <sd_mmc_wait_end_of_write_blocks+0x50>)
  401102:	4798      	blx	r3
  401104:	b908      	cbnz	r0, 40110a <sd_mmc_wait_end_of_write_blocks+0xe>
		return SD_MMC_ERR_COMM;
  401106:	2005      	movs	r0, #5
  401108:	bd10      	pop	{r4, pc}
	}
	if (abort) {
  40110a:	b184      	cbz	r4, 40112e <sd_mmc_wait_end_of_write_blocks+0x32>
		sd_mmc_nb_block_remaining = 0;
  40110c:	2200      	movs	r2, #0
  40110e:	4b10      	ldr	r3, [pc, #64]	; (401150 <sd_mmc_wait_end_of_write_blocks+0x54>)
  401110:	801a      	strh	r2, [r3, #0]
	} else if (sd_mmc_nb_block_remaining) {
		return SD_MMC_OK;
	}

	// All blocks are transfered then stop write operation
	if (sd_mmc_nb_block_to_tranfer == 1) {
  401112:	4b10      	ldr	r3, [pc, #64]	; (401154 <sd_mmc_wait_end_of_write_blocks+0x58>)
  401114:	881b      	ldrh	r3, [r3, #0]
  401116:	2b01      	cmp	r3, #1
  401118:	d00f      	beq.n	40113a <sd_mmc_wait_end_of_write_blocks+0x3e>
	}

	if (sd_mmc_is_mci()) {
		// Note: SPI multiblock writes terminate using a special
		// token, not a STOP_TRANSMISSION request.
		if (!driver_adtc_stop(SDMMC_CMD12_STOP_TRANSMISSION, 0)) {
  40111a:	2100      	movs	r1, #0
  40111c:	f243 100c 	movw	r0, #12556	; 0x310c
  401120:	4b0d      	ldr	r3, [pc, #52]	; (401158 <sd_mmc_wait_end_of_write_blocks+0x5c>)
  401122:	4798      	blx	r3
  401124:	b968      	cbnz	r0, 401142 <sd_mmc_wait_end_of_write_blocks+0x46>
			sd_mmc_deselect_slot();
  401126:	4b0d      	ldr	r3, [pc, #52]	; (40115c <sd_mmc_wait_end_of_write_blocks+0x60>)
  401128:	4798      	blx	r3
			return SD_MMC_ERR_COMM;
  40112a:	2005      	movs	r0, #5
  40112c:	bd10      	pop	{r4, pc}
	} else if (sd_mmc_nb_block_remaining) {
  40112e:	4b08      	ldr	r3, [pc, #32]	; (401150 <sd_mmc_wait_end_of_write_blocks+0x54>)
  401130:	881b      	ldrh	r3, [r3, #0]
  401132:	2b00      	cmp	r3, #0
  401134:	d0ed      	beq.n	401112 <sd_mmc_wait_end_of_write_blocks+0x16>
		return SD_MMC_OK;
  401136:	2000      	movs	r0, #0
		}
	}
	sd_mmc_deselect_slot();
	return SD_MMC_OK;
}
  401138:	bd10      	pop	{r4, pc}
		sd_mmc_deselect_slot();
  40113a:	4b08      	ldr	r3, [pc, #32]	; (40115c <sd_mmc_wait_end_of_write_blocks+0x60>)
  40113c:	4798      	blx	r3
		return SD_MMC_OK;
  40113e:	2000      	movs	r0, #0
  401140:	bd10      	pop	{r4, pc}
	sd_mmc_deselect_slot();
  401142:	4b06      	ldr	r3, [pc, #24]	; (40115c <sd_mmc_wait_end_of_write_blocks+0x60>)
  401144:	4798      	blx	r3
	return SD_MMC_OK;
  401146:	2000      	movs	r0, #0
  401148:	bd10      	pop	{r4, pc}
  40114a:	bf00      	nop
  40114c:	00401d69 	.word	0x00401d69
  401150:	20400a1c 	.word	0x20400a1c
  401154:	20400a1e 	.word	0x20400a1e
  401158:	0040197d 	.word	0x0040197d
  40115c:	004005cd 	.word	0x004005cd

00401160 <sd_mmc_test_unit_ready>:
 */

static bool sd_mmc_ejected[2] = {false, false};

Ctrl_status sd_mmc_test_unit_ready(uint8_t slot)
{
  401160:	b510      	push	{r4, lr}
  401162:	4604      	mov	r4, r0
	switch (sd_mmc_check(slot))
  401164:	4b0f      	ldr	r3, [pc, #60]	; (4011a4 <sd_mmc_test_unit_ready+0x44>)
  401166:	4798      	blx	r3
  401168:	2801      	cmp	r0, #1
  40116a:	d018      	beq.n	40119e <sd_mmc_test_unit_ready+0x3e>
  40116c:	b118      	cbz	r0, 401176 <sd_mmc_test_unit_ready+0x16>
  40116e:	2802      	cmp	r0, #2
  401170:	d010      	beq.n	401194 <sd_mmc_test_unit_ready+0x34>
	case SD_MMC_ERR_NO_CARD:
		sd_mmc_ejected[slot] = false;
		return CTRL_NO_PRESENT;

	default:
		return CTRL_FAIL;
  401172:	2001      	movs	r0, #1
  401174:	bd10      	pop	{r4, pc}
		if (sd_mmc_ejected[slot]) {
  401176:	4b0c      	ldr	r3, [pc, #48]	; (4011a8 <sd_mmc_test_unit_ready+0x48>)
  401178:	5d1b      	ldrb	r3, [r3, r4]
  40117a:	b10b      	cbz	r3, 401180 <sd_mmc_test_unit_ready+0x20>
			return CTRL_NO_PRESENT;
  40117c:	2002      	movs	r0, #2
	}
}
  40117e:	bd10      	pop	{r4, pc}
		if (sd_mmc_get_type(slot) & (CARD_TYPE_SD | CARD_TYPE_MMC)) {
  401180:	4620      	mov	r0, r4
  401182:	4b0a      	ldr	r3, [pc, #40]	; (4011ac <sd_mmc_test_unit_ready+0x4c>)
  401184:	4798      	blx	r3
  401186:	f000 0003 	and.w	r0, r0, #3
		return CTRL_NO_PRESENT;
  40118a:	2800      	cmp	r0, #0
  40118c:	bf14      	ite	ne
  40118e:	2000      	movne	r0, #0
  401190:	2002      	moveq	r0, #2
  401192:	bd10      	pop	{r4, pc}
		sd_mmc_ejected[slot] = false;
  401194:	2200      	movs	r2, #0
  401196:	4b04      	ldr	r3, [pc, #16]	; (4011a8 <sd_mmc_test_unit_ready+0x48>)
  401198:	551a      	strb	r2, [r3, r4]
		return CTRL_NO_PRESENT;
  40119a:	2002      	movs	r0, #2
  40119c:	bd10      	pop	{r4, pc}
		return CTRL_BUSY;
  40119e:	2003      	movs	r0, #3
  4011a0:	bd10      	pop	{r4, pc}
  4011a2:	bf00      	nop
  4011a4:	00400615 	.word	0x00400615
  4011a8:	20400a24 	.word	0x20400a24
  4011ac:	00400e99 	.word	0x00400e99

004011b0 <sd_mmc_test_unit_ready_0>:

Ctrl_status sd_mmc_test_unit_ready_0(void)
{
  4011b0:	b508      	push	{r3, lr}
	return sd_mmc_test_unit_ready(0);
  4011b2:	2000      	movs	r0, #0
  4011b4:	4b01      	ldr	r3, [pc, #4]	; (4011bc <sd_mmc_test_unit_ready_0+0xc>)
  4011b6:	4798      	blx	r3
}
  4011b8:	bd08      	pop	{r3, pc}
  4011ba:	bf00      	nop
  4011bc:	00401161 	.word	0x00401161

004011c0 <sd_mmc_read_capacity>:
{
	return sd_mmc_test_unit_ready(1);
}

Ctrl_status sd_mmc_read_capacity(uint8_t slot, uint32_t *nb_sector)
{
  4011c0:	b538      	push	{r3, r4, r5, lr}
  4011c2:	4604      	mov	r4, r0
  4011c4:	460d      	mov	r5, r1
	// Return last sector address (-1)
	*nb_sector = (sd_mmc_get_capacity(slot) * 2) - 1;
  4011c6:	4b04      	ldr	r3, [pc, #16]	; (4011d8 <sd_mmc_read_capacity+0x18>)
  4011c8:	4798      	blx	r3
  4011ca:	0040      	lsls	r0, r0, #1
  4011cc:	3801      	subs	r0, #1
  4011ce:	6028      	str	r0, [r5, #0]
	return sd_mmc_test_unit_ready(slot);
  4011d0:	4620      	mov	r0, r4
  4011d2:	4b02      	ldr	r3, [pc, #8]	; (4011dc <sd_mmc_read_capacity+0x1c>)
  4011d4:	4798      	blx	r3
}
  4011d6:	bd38      	pop	{r3, r4, r5, pc}
  4011d8:	00400ebd 	.word	0x00400ebd
  4011dc:	00401161 	.word	0x00401161

004011e0 <sd_mmc_read_capacity_0>:

Ctrl_status sd_mmc_read_capacity_0(uint32_t *nb_sector)
{
  4011e0:	b508      	push	{r3, lr}
	return sd_mmc_read_capacity(0, nb_sector);
  4011e2:	4601      	mov	r1, r0
  4011e4:	2000      	movs	r0, #0
  4011e6:	4b01      	ldr	r3, [pc, #4]	; (4011ec <sd_mmc_read_capacity_0+0xc>)
  4011e8:	4798      	blx	r3
}
  4011ea:	bd08      	pop	{r3, pc}
  4011ec:	004011c1 	.word	0x004011c1

004011f0 <sd_mmc_wr_protect_0>:
{
	return sd_mmc_is_write_protected(slot);
}

bool sd_mmc_wr_protect_0(void)
{
  4011f0:	b508      	push	{r3, lr}
	return sd_mmc_is_write_protected(slot);
  4011f2:	2000      	movs	r0, #0
  4011f4:	4b01      	ldr	r3, [pc, #4]	; (4011fc <sd_mmc_wr_protect_0+0xc>)
  4011f6:	4798      	blx	r3
	return sd_mmc_wr_protect(0);
}
  4011f8:	bd08      	pop	{r3, pc}
  4011fa:	bf00      	nop
  4011fc:	00400ee1 	.word	0x00400ee1

00401200 <sd_mmc_mem_2_ram>:
/**
 * \name MEM <-> RAM Interface
 * @{
 */
Ctrl_status sd_mmc_mem_2_ram(uint8_t slot, uint32_t addr, void *ram)
{
  401200:	b510      	push	{r4, lr}
  401202:	4614      	mov	r4, r2
	switch (sd_mmc_init_read_blocks(slot, addr, 1)) {
  401204:	2201      	movs	r2, #1
  401206:	4b0a      	ldr	r3, [pc, #40]	; (401230 <sd_mmc_mem_2_ram+0x30>)
  401208:	4798      	blx	r3
  40120a:	b120      	cbz	r0, 401216 <sd_mmc_mem_2_ram+0x16>
	case SD_MMC_OK:
		break;
	case SD_MMC_ERR_NO_CARD:
		return CTRL_NO_PRESENT;
	default:
		return CTRL_FAIL;
  40120c:	2802      	cmp	r0, #2
  40120e:	bf0c      	ite	eq
  401210:	2002      	moveq	r0, #2
  401212:	2001      	movne	r0, #1
  401214:	bd10      	pop	{r4, pc}
	}
	if (SD_MMC_OK != sd_mmc_start_read_blocks(ram, 1)) {
  401216:	2101      	movs	r1, #1
  401218:	4620      	mov	r0, r4
  40121a:	4b06      	ldr	r3, [pc, #24]	; (401234 <sd_mmc_mem_2_ram+0x34>)
  40121c:	4798      	blx	r3
  40121e:	b108      	cbz	r0, 401224 <sd_mmc_mem_2_ram+0x24>
		return CTRL_FAIL;
  401220:	2001      	movs	r0, #1
	}
	if (SD_MMC_OK != sd_mmc_wait_end_of_read_blocks(false)) {
		return CTRL_FAIL;
	}
	return CTRL_GOOD;
}
  401222:	bd10      	pop	{r4, pc}
	if (SD_MMC_OK != sd_mmc_wait_end_of_read_blocks(false)) {
  401224:	4b04      	ldr	r3, [pc, #16]	; (401238 <sd_mmc_mem_2_ram+0x38>)
  401226:	4798      	blx	r3
		return CTRL_NO_PRESENT;
  401228:	3000      	adds	r0, #0
  40122a:	bf18      	it	ne
  40122c:	2001      	movne	r0, #1
  40122e:	bd10      	pop	{r4, pc}
  401230:	00400ee5 	.word	0x00400ee5
  401234:	00400fb9 	.word	0x00400fb9
  401238:	00400fe1 	.word	0x00400fe1

0040123c <sd_mmc_mem_2_ram_0>:

Ctrl_status sd_mmc_mem_2_ram_0(uint32_t addr, void *ram)
{
  40123c:	b508      	push	{r3, lr}
	return sd_mmc_mem_2_ram(0, addr, ram);
  40123e:	460a      	mov	r2, r1
  401240:	4601      	mov	r1, r0
  401242:	2000      	movs	r0, #0
  401244:	4b01      	ldr	r3, [pc, #4]	; (40124c <sd_mmc_mem_2_ram_0+0x10>)
  401246:	4798      	blx	r3
}
  401248:	bd08      	pop	{r3, pc}
  40124a:	bf00      	nop
  40124c:	00401201 	.word	0x00401201

00401250 <sd_mmc_ram_2_mem>:
{
	return sd_mmc_mem_2_ram(1, addr, ram);
}

Ctrl_status sd_mmc_ram_2_mem(uint8_t slot, uint32_t addr, const void *ram)
{
  401250:	b510      	push	{r4, lr}
  401252:	4614      	mov	r4, r2
	switch (sd_mmc_init_write_blocks(slot, addr, 1)) {
  401254:	2201      	movs	r2, #1
  401256:	4b0a      	ldr	r3, [pc, #40]	; (401280 <sd_mmc_ram_2_mem+0x30>)
  401258:	4798      	blx	r3
  40125a:	b120      	cbz	r0, 401266 <sd_mmc_ram_2_mem+0x16>
	case SD_MMC_OK:
		break;
	case SD_MMC_ERR_NO_CARD:
		return CTRL_NO_PRESENT;
	default:
		return CTRL_FAIL;
  40125c:	2802      	cmp	r0, #2
  40125e:	bf0c      	ite	eq
  401260:	2002      	moveq	r0, #2
  401262:	2001      	movne	r0, #1
  401264:	bd10      	pop	{r4, pc}
	}
	if (SD_MMC_OK != sd_mmc_start_write_blocks(ram, 1)) {
  401266:	2101      	movs	r1, #1
  401268:	4620      	mov	r0, r4
  40126a:	4b06      	ldr	r3, [pc, #24]	; (401284 <sd_mmc_ram_2_mem+0x34>)
  40126c:	4798      	blx	r3
  40126e:	b108      	cbz	r0, 401274 <sd_mmc_ram_2_mem+0x24>
		return CTRL_FAIL;
  401270:	2001      	movs	r0, #1
	}
	if (SD_MMC_OK != sd_mmc_wait_end_of_write_blocks(false)) {
		return CTRL_FAIL;
	}
	return CTRL_GOOD;
}
  401272:	bd10      	pop	{r4, pc}
	if (SD_MMC_OK != sd_mmc_wait_end_of_write_blocks(false)) {
  401274:	4b04      	ldr	r3, [pc, #16]	; (401288 <sd_mmc_ram_2_mem+0x38>)
  401276:	4798      	blx	r3
		return CTRL_NO_PRESENT;
  401278:	3000      	adds	r0, #0
  40127a:	bf18      	it	ne
  40127c:	2001      	movne	r0, #1
  40127e:	bd10      	pop	{r4, pc}
  401280:	00401049 	.word	0x00401049
  401284:	004010d5 	.word	0x004010d5
  401288:	004010fd 	.word	0x004010fd

0040128c <sd_mmc_ram_2_mem_0>:

Ctrl_status sd_mmc_ram_2_mem_0(uint32_t addr, const void *ram)
{
  40128c:	b508      	push	{r3, lr}
	return sd_mmc_ram_2_mem(0, addr, ram);
  40128e:	460a      	mov	r2, r1
  401290:	4601      	mov	r1, r0
  401292:	2000      	movs	r0, #0
  401294:	4b01      	ldr	r3, [pc, #4]	; (40129c <sd_mmc_ram_2_mem_0+0x10>)
  401296:	4798      	blx	r3
}
  401298:	bd08      	pop	{r3, pc}
  40129a:	bf00      	nop
  40129c:	00401251 	.word	0x00401251

004012a0 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4012a0:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4012a2:	4810      	ldr	r0, [pc, #64]	; (4012e4 <sysclk_init+0x44>)
  4012a4:	4b10      	ldr	r3, [pc, #64]	; (4012e8 <sysclk_init+0x48>)
  4012a6:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4012a8:	213e      	movs	r1, #62	; 0x3e
  4012aa:	2000      	movs	r0, #0
  4012ac:	4b0f      	ldr	r3, [pc, #60]	; (4012ec <sysclk_init+0x4c>)
  4012ae:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4012b0:	4c0f      	ldr	r4, [pc, #60]	; (4012f0 <sysclk_init+0x50>)
  4012b2:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4012b4:	2800      	cmp	r0, #0
  4012b6:	d0fc      	beq.n	4012b2 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4012b8:	4b0e      	ldr	r3, [pc, #56]	; (4012f4 <sysclk_init+0x54>)
  4012ba:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4012bc:	4a0e      	ldr	r2, [pc, #56]	; (4012f8 <sysclk_init+0x58>)
  4012be:	4b0f      	ldr	r3, [pc, #60]	; (4012fc <sysclk_init+0x5c>)
  4012c0:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  4012c2:	4c0f      	ldr	r4, [pc, #60]	; (401300 <sysclk_init+0x60>)
  4012c4:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4012c6:	2800      	cmp	r0, #0
  4012c8:	d0fc      	beq.n	4012c4 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4012ca:	2002      	movs	r0, #2
  4012cc:	4b0d      	ldr	r3, [pc, #52]	; (401304 <sysclk_init+0x64>)
  4012ce:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4012d0:	2000      	movs	r0, #0
  4012d2:	4b0d      	ldr	r3, [pc, #52]	; (401308 <sysclk_init+0x68>)
  4012d4:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4012d6:	4b0d      	ldr	r3, [pc, #52]	; (40130c <sysclk_init+0x6c>)
  4012d8:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4012da:	4802      	ldr	r0, [pc, #8]	; (4012e4 <sysclk_init+0x44>)
  4012dc:	4b02      	ldr	r3, [pc, #8]	; (4012e8 <sysclk_init+0x48>)
  4012de:	4798      	blx	r3
  4012e0:	bd10      	pop	{r4, pc}
  4012e2:	bf00      	nop
  4012e4:	11e1a300 	.word	0x11e1a300
  4012e8:	00402b19 	.word	0x00402b19
  4012ec:	00402161 	.word	0x00402161
  4012f0:	004021b5 	.word	0x004021b5
  4012f4:	004021c5 	.word	0x004021c5
  4012f8:	20183f01 	.word	0x20183f01
  4012fc:	400e0600 	.word	0x400e0600
  401300:	004021d5 	.word	0x004021d5
  401304:	004020c5 	.word	0x004020c5
  401308:	004020fd 	.word	0x004020fd
  40130c:	00402a0d 	.word	0x00402a0d

00401310 <mem_test_unit_ready>:

  if (!Ctrl_access_lock()) return CTRL_FAIL;

  status =
#if MAX_LUN
         (lun < MAX_LUN) ? lun_desc[lun].test_unit_ready() :
  401310:	b108      	cbz	r0, 401316 <mem_test_unit_ready+0x6>
  401312:	2001      	movs	r0, #1
  401314:	4770      	bx	lr
{
  401316:	b508      	push	{r3, lr}
         (lun < MAX_LUN) ? lun_desc[lun].test_unit_ready() :
  401318:	4b01      	ldr	r3, [pc, #4]	; (401320 <mem_test_unit_ready+0x10>)
  40131a:	4798      	blx	r3
  40131c:	bd08      	pop	{r3, pc}
  40131e:	bf00      	nop
  401320:	004011b1 	.word	0x004011b1

00401324 <mem_read_capacity>:

  if (!Ctrl_access_lock()) return CTRL_FAIL;

  status =
#if MAX_LUN
         (lun < MAX_LUN) ? lun_desc[lun].read_capacity(u32_nb_sector) :
  401324:	b108      	cbz	r0, 40132a <mem_read_capacity+0x6>
  401326:	2001      	movs	r0, #1
  401328:	4770      	bx	lr
{
  40132a:	b508      	push	{r3, lr}
  40132c:	4608      	mov	r0, r1
         (lun < MAX_LUN) ? lun_desc[lun].read_capacity(u32_nb_sector) :
  40132e:	4b01      	ldr	r3, [pc, #4]	; (401334 <mem_read_capacity+0x10>)
  401330:	4798      	blx	r3
  401332:	bd08      	pop	{r3, pc}
  401334:	004011e1 	.word	0x004011e1

00401338 <mem_sector_size>:
#endif

  Ctrl_access_unlock();

  return sector_size;
}
  401338:	fab0 f080 	clz	r0, r0
  40133c:	0940      	lsrs	r0, r0, #5
  40133e:	4770      	bx	lr

00401340 <mem_wr_protect>:

  if (!Ctrl_access_lock()) return true;

  wr_protect =
#if MAX_LUN
             (lun < MAX_LUN) ? lun_desc[lun].wr_protect() :
  401340:	b108      	cbz	r0, 401346 <mem_wr_protect+0x6>
  401342:	2001      	movs	r0, #1
  401344:	4770      	bx	lr
{
  401346:	b508      	push	{r3, lr}
             (lun < MAX_LUN) ? lun_desc[lun].wr_protect() :
  401348:	4b01      	ldr	r3, [pc, #4]	; (401350 <mem_wr_protect+0x10>)
  40134a:	4798      	blx	r3
  40134c:	bd08      	pop	{r3, pc}
  40134e:	bf00      	nop
  401350:	004011f1 	.word	0x004011f1

00401354 <memory_2_ram>:
  if (!Ctrl_access_lock()) return CTRL_FAIL;

  memory_start_read_action(1);
  status =
#if MAX_LUN
           (lun < MAX_LUN) ? lun_desc[lun].mem_2_ram(addr, ram) :
  401354:	b108      	cbz	r0, 40135a <memory_2_ram+0x6>
  401356:	2001      	movs	r0, #1
  401358:	4770      	bx	lr
{
  40135a:	b508      	push	{r3, lr}
  40135c:	4608      	mov	r0, r1
           (lun < MAX_LUN) ? lun_desc[lun].mem_2_ram(addr, ram) :
  40135e:	4611      	mov	r1, r2
  401360:	4b01      	ldr	r3, [pc, #4]	; (401368 <memory_2_ram+0x14>)
  401362:	4798      	blx	r3
  401364:	bd08      	pop	{r3, pc}
  401366:	bf00      	nop
  401368:	0040123d 	.word	0x0040123d

0040136c <ram_2_memory>:
  if (!Ctrl_access_lock()) return CTRL_FAIL;

  memory_start_write_action(1);
  status =
#if MAX_LUN
           (lun < MAX_LUN) ? lun_desc[lun].ram_2_mem(addr, ram) :
  40136c:	b108      	cbz	r0, 401372 <ram_2_memory+0x6>
  40136e:	2001      	movs	r0, #1
  401370:	4770      	bx	lr
{
  401372:	b508      	push	{r3, lr}
  401374:	4608      	mov	r0, r1
           (lun < MAX_LUN) ? lun_desc[lun].ram_2_mem(addr, ram) :
  401376:	4611      	mov	r1, r2
  401378:	4b01      	ldr	r3, [pc, #4]	; (401380 <ram_2_memory+0x14>)
  40137a:	4798      	blx	r3
  40137c:	bd08      	pop	{r3, pc}
  40137e:	bf00      	nop
  401380:	0040128d 	.word	0x0040128d

00401384 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  401384:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  401388:	b980      	cbnz	r0, 4013ac <_read+0x28>
  40138a:	460c      	mov	r4, r1
  40138c:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  40138e:	2a00      	cmp	r2, #0
  401390:	dd0f      	ble.n	4013b2 <_read+0x2e>
  401392:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  401394:	4e08      	ldr	r6, [pc, #32]	; (4013b8 <_read+0x34>)
  401396:	4d09      	ldr	r5, [pc, #36]	; (4013bc <_read+0x38>)
  401398:	6830      	ldr	r0, [r6, #0]
  40139a:	4621      	mov	r1, r4
  40139c:	682b      	ldr	r3, [r5, #0]
  40139e:	4798      	blx	r3
		ptr++;
  4013a0:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  4013a2:	42bc      	cmp	r4, r7
  4013a4:	d1f8      	bne.n	401398 <_read+0x14>
		nChars++;
	}
	return nChars;
}
  4013a6:	4640      	mov	r0, r8
  4013a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4013ac:	f04f 38ff 	mov.w	r8, #4294967295
  4013b0:	e7f9      	b.n	4013a6 <_read+0x22>
	for (; len > 0; --len) {
  4013b2:	4680      	mov	r8, r0
  4013b4:	e7f7      	b.n	4013a6 <_read+0x22>
  4013b6:	bf00      	nop
  4013b8:	20400fd8 	.word	0x20400fd8
  4013bc:	20400fd0 	.word	0x20400fd0

004013c0 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  4013c0:	3801      	subs	r0, #1
  4013c2:	2802      	cmp	r0, #2
  4013c4:	d815      	bhi.n	4013f2 <_write+0x32>
{
  4013c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4013ca:	460e      	mov	r6, r1
  4013cc:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  4013ce:	b19a      	cbz	r2, 4013f8 <_write+0x38>
  4013d0:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4013d2:	f8df 8038 	ldr.w	r8, [pc, #56]	; 40140c <_write+0x4c>
  4013d6:	4f0c      	ldr	r7, [pc, #48]	; (401408 <_write+0x48>)
  4013d8:	f8d8 0000 	ldr.w	r0, [r8]
  4013dc:	f815 1b01 	ldrb.w	r1, [r5], #1
  4013e0:	683b      	ldr	r3, [r7, #0]
  4013e2:	4798      	blx	r3
  4013e4:	2800      	cmp	r0, #0
  4013e6:	db0a      	blt.n	4013fe <_write+0x3e>
  4013e8:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  4013ea:	3c01      	subs	r4, #1
  4013ec:	d1f4      	bne.n	4013d8 <_write+0x18>
  4013ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4013f2:	f04f 30ff 	mov.w	r0, #4294967295
  4013f6:	4770      	bx	lr
	for (; len != 0; --len) {
  4013f8:	4610      	mov	r0, r2
  4013fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  4013fe:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  401402:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401406:	bf00      	nop
  401408:	20400fd4 	.word	0x20400fd4
  40140c:	20400fd8 	.word	0x20400fd8

00401410 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  401410:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  401412:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401416:	4ba9      	ldr	r3, [pc, #676]	; (4016bc <board_init+0x2ac>)
  401418:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  40141a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40141e:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  401422:	4ba7      	ldr	r3, [pc, #668]	; (4016c0 <board_init+0x2b0>)
  401424:	2200      	movs	r2, #0
  401426:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  40142a:	695a      	ldr	r2, [r3, #20]
  40142c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  401430:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  401432:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401436:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  40143a:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  40143e:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  401442:	f007 0007 	and.w	r0, r7, #7
  401446:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  401448:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  40144c:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  401450:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  401454:	f3bf 8f4f 	dsb	sy
  401458:	f04f 34ff 	mov.w	r4, #4294967295
  40145c:	fa04 fc00 	lsl.w	ip, r4, r0
  401460:	fa06 f000 	lsl.w	r0, r6, r0
  401464:	fa04 f40e 	lsl.w	r4, r4, lr
  401468:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  40146c:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  40146e:	463a      	mov	r2, r7
  401470:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  401472:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  401476:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  40147a:	3a01      	subs	r2, #1
  40147c:	4423      	add	r3, r4
  40147e:	f1b2 3fff 	cmp.w	r2, #4294967295
  401482:	d1f6      	bne.n	401472 <board_init+0x62>
        } while(sets--);
  401484:	3e01      	subs	r6, #1
  401486:	4460      	add	r0, ip
  401488:	f1b6 3fff 	cmp.w	r6, #4294967295
  40148c:	d1ef      	bne.n	40146e <board_init+0x5e>
  40148e:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  401492:	4b8b      	ldr	r3, [pc, #556]	; (4016c0 <board_init+0x2b0>)
  401494:	695a      	ldr	r2, [r3, #20]
  401496:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  40149a:	615a      	str	r2, [r3, #20]
  40149c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4014a0:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4014a4:	4a87      	ldr	r2, [pc, #540]	; (4016c4 <board_init+0x2b4>)
  4014a6:	4988      	ldr	r1, [pc, #544]	; (4016c8 <board_init+0x2b8>)
  4014a8:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4014aa:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  4014ae:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  4014b0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4014b4:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  4014b8:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  4014bc:	f022 0201 	bic.w	r2, r2, #1
  4014c0:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  4014c4:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  4014c8:	f022 0201 	bic.w	r2, r2, #1
  4014cc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  4014d0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4014d4:	f3bf 8f6f 	isb	sy
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4014d8:	200a      	movs	r0, #10
  4014da:	4c7c      	ldr	r4, [pc, #496]	; (4016cc <board_init+0x2bc>)
  4014dc:	47a0      	blx	r4
  4014de:	200b      	movs	r0, #11
  4014e0:	47a0      	blx	r4
  4014e2:	200c      	movs	r0, #12
  4014e4:	47a0      	blx	r4
  4014e6:	2010      	movs	r0, #16
  4014e8:	47a0      	blx	r4
  4014ea:	2011      	movs	r0, #17
  4014ec:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4014ee:	4a78      	ldr	r2, [pc, #480]	; (4016d0 <board_init+0x2c0>)
  4014f0:	f44f 7380 	mov.w	r3, #256	; 0x100
  4014f4:	6113      	str	r3, [r2, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4014f6:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4014fa:	6313      	str	r3, [r2, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4014fc:	4b75      	ldr	r3, [pc, #468]	; (4016d4 <board_init+0x2c4>)
  4014fe:	f44f 6100 	mov.w	r1, #2048	; 0x800
  401502:	6159      	str	r1, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401504:	f8c3 10a0 	str.w	r1, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  401508:	6659      	str	r1, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  40150a:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  40150e:	6559      	str	r1, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  401510:	6219      	str	r1, [r3, #32]
		base->PIO_IFSCER = mask;
  401512:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  401516:	6f18      	ldr	r0, [r3, #112]	; 0x70
  401518:	f420 6000 	bic.w	r0, r0, #2048	; 0x800
  40151c:	6718      	str	r0, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  40151e:	6f58      	ldr	r0, [r3, #116]	; 0x74
  401520:	f420 6000 	bic.w	r0, r0, #2048	; 0x800
  401524:	6758      	str	r0, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  401526:	f8c3 10c0 	str.w	r1, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  40152a:	f8c3 10d4 	str.w	r1, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  40152e:	f8c3 10b0 	str.w	r1, [r3, #176]	; 0xb0
		base->PIO_PUDR = mask;
  401532:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
  401536:	6619      	str	r1, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  401538:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  40153c:	6559      	str	r1, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  40153e:	6259      	str	r1, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401540:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  401544:	6f18      	ldr	r0, [r3, #112]	; 0x70
  401546:	f420 1000 	bic.w	r0, r0, #2097152	; 0x200000
  40154a:	6718      	str	r0, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  40154c:	6f58      	ldr	r0, [r3, #116]	; 0x74
  40154e:	f420 1000 	bic.w	r0, r0, #2097152	; 0x200000
  401552:	6758      	str	r0, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  401554:	6059      	str	r1, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  401556:	4860      	ldr	r0, [pc, #384]	; (4016d8 <board_init+0x2c8>)
  401558:	f8d0 1114 	ldr.w	r1, [r0, #276]	; 0x114
  40155c:	f041 0110 	orr.w	r1, r1, #16
  401560:	f8c0 1114 	str.w	r1, [r0, #276]	; 0x114
		base->PIO_PUDR = mask;
  401564:	f500 20b2 	add.w	r0, r0, #364544	; 0x59000
  401568:	2110      	movs	r1, #16
  40156a:	6601      	str	r1, [r0, #96]	; 0x60
		base->PIO_PPDDR = mask;
  40156c:	f8c0 1090 	str.w	r1, [r0, #144]	; 0x90
		base->PIO_MDDR = mask;
  401570:	6541      	str	r1, [r0, #84]	; 0x54
		base->PIO_IFDR = mask;
  401572:	6241      	str	r1, [r0, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401574:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  401578:	6f04      	ldr	r4, [r0, #112]	; 0x70
  40157a:	430c      	orrs	r4, r1
  40157c:	6704      	str	r4, [r0, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  40157e:	6f44      	ldr	r4, [r0, #116]	; 0x74
  401580:	430c      	orrs	r4, r1
  401582:	6744      	str	r4, [r0, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  401584:	6041      	str	r1, [r0, #4]
		base->PIO_PUDR = mask;
  401586:	2008      	movs	r0, #8
  401588:	6618      	str	r0, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  40158a:	f8c3 0090 	str.w	r0, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  40158e:	6558      	str	r0, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  401590:	6258      	str	r0, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401592:	f8c3 0080 	str.w	r0, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  401596:	6f1c      	ldr	r4, [r3, #112]	; 0x70
  401598:	f024 0408 	bic.w	r4, r4, #8
  40159c:	671c      	str	r4, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  40159e:	6f5c      	ldr	r4, [r3, #116]	; 0x74
  4015a0:	f024 0408 	bic.w	r4, r4, #8
  4015a4:	675c      	str	r4, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4015a6:	6058      	str	r0, [r3, #4]
		base->PIO_PUDR = mask;
  4015a8:	6619      	str	r1, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4015aa:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4015ae:	6559      	str	r1, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4015b0:	6259      	str	r1, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4015b2:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4015b6:	6f18      	ldr	r0, [r3, #112]	; 0x70
  4015b8:	f020 0010 	bic.w	r0, r0, #16
  4015bc:	6718      	str	r0, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4015be:	6f58      	ldr	r0, [r3, #116]	; 0x74
  4015c0:	f020 0010 	bic.w	r0, r0, #16
  4015c4:	6758      	str	r0, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4015c6:	6059      	str	r1, [r3, #4]
		base->PIO_PUDR = mask;
  4015c8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4015cc:	6619      	str	r1, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4015ce:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4015d2:	6559      	str	r1, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4015d4:	6259      	str	r1, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4015d6:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4015da:	6f18      	ldr	r0, [r3, #112]	; 0x70
  4015dc:	f020 5080 	bic.w	r0, r0, #268435456	; 0x10000000
  4015e0:	6718      	str	r0, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  4015e2:	6f58      	ldr	r0, [r3, #116]	; 0x74
  4015e4:	4308      	orrs	r0, r1
  4015e6:	6758      	str	r0, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4015e8:	6059      	str	r1, [r3, #4]
		base->PIO_PUDR = mask;
  4015ea:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
  4015ee:	6619      	str	r1, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4015f0:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4015f4:	6559      	str	r1, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4015f6:	6259      	str	r1, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4015f8:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  4015fc:	6f18      	ldr	r0, [r3, #112]	; 0x70
  4015fe:	4308      	orrs	r0, r1
  401600:	6718      	str	r0, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  401602:	6f58      	ldr	r0, [r3, #116]	; 0x74
  401604:	4308      	orrs	r0, r1
  401606:	6758      	str	r0, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  401608:	6059      	str	r1, [r3, #4]
		base->PIO_PUDR = mask;
  40160a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  40160e:	6619      	str	r1, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  401610:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  401614:	6559      	str	r1, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  401616:	6259      	str	r1, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401618:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  40161c:	6f18      	ldr	r0, [r3, #112]	; 0x70
  40161e:	f020 4080 	bic.w	r0, r0, #1073741824	; 0x40000000
  401622:	6718      	str	r0, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  401624:	6f58      	ldr	r0, [r3, #116]	; 0x74
  401626:	4308      	orrs	r0, r1
  401628:	6758      	str	r0, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40162a:	6059      	str	r1, [r3, #4]
		base->PIO_PUDR = mask;
  40162c:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  401630:	6619      	str	r1, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  401632:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  401636:	6559      	str	r1, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  401638:	6259      	str	r1, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  40163a:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  40163e:	6f18      	ldr	r0, [r3, #112]	; 0x70
  401640:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
  401644:	6718      	str	r0, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  401646:	6f58      	ldr	r0, [r3, #116]	; 0x74
  401648:	4308      	orrs	r0, r1
  40164a:	6758      	str	r0, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40164c:	6059      	str	r1, [r3, #4]
		base->PIO_PUDR = mask;
  40164e:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  401652:	6619      	str	r1, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  401654:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  401658:	6559      	str	r1, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  40165a:	6259      	str	r1, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  40165c:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  401660:	6f18      	ldr	r0, [r3, #112]	; 0x70
  401662:	f020 6080 	bic.w	r0, r0, #67108864	; 0x4000000
  401666:	6718      	str	r0, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  401668:	6f58      	ldr	r0, [r3, #116]	; 0x74
  40166a:	4308      	orrs	r0, r1
  40166c:	6758      	str	r0, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40166e:	6059      	str	r1, [r3, #4]
		base->PIO_PUDR = mask;
  401670:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401674:	6619      	str	r1, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  401676:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  40167a:	6559      	str	r1, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  40167c:	6259      	str	r1, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  40167e:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  401682:	6f18      	ldr	r0, [r3, #112]	; 0x70
  401684:	f020 6000 	bic.w	r0, r0, #134217728	; 0x8000000
  401688:	6718      	str	r0, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  40168a:	6f58      	ldr	r0, [r3, #116]	; 0x74
  40168c:	4308      	orrs	r0, r1
  40168e:	6758      	str	r0, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  401690:	6059      	str	r1, [r3, #4]
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  401692:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  401696:	6153      	str	r3, [r2, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401698:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
		base->PIO_PUER = mask;
  40169c:	6653      	str	r3, [r2, #100]	; 0x64
		base->PIO_PPDDR = mask;
  40169e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
		base->PIO_MDDR = mask;
  4016a2:	6553      	str	r3, [r2, #84]	; 0x54
		base->PIO_IFDR = mask;
  4016a4:	6253      	str	r3, [r2, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4016a6:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4016aa:	6f13      	ldr	r3, [r2, #112]	; 0x70
  4016ac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  4016b0:	6713      	str	r3, [r2, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4016b2:	6f53      	ldr	r3, [r2, #116]	; 0x74
  4016b4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  4016b8:	6753      	str	r3, [r2, #116]	; 0x74
  4016ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4016bc:	400e1850 	.word	0x400e1850
  4016c0:	e000ed00 	.word	0xe000ed00
  4016c4:	400e0c00 	.word	0x400e0c00
  4016c8:	5a00080c 	.word	0x5a00080c
  4016cc:	004021e5 	.word	0x004021e5
  4016d0:	400e1200 	.word	0x400e1200
  4016d4:	400e0e00 	.word	0x400e0e00
  4016d8:	40088000 	.word	0x40088000

004016dc <afec_process_callback>:
 * \brief Call the callback function if the corresponding interrupt is asserted
 *
 * \param afec  Base address of the AFEC.
 */
static void afec_process_callback(Afec *const afec)
{
  4016dc:	b570      	push	{r4, r5, r6, lr}
  4016de:	b082      	sub	sp, #8
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
	return afec->AFEC_ISR;
  4016e0:	6b02      	ldr	r2, [r0, #48]	; 0x30
 *
 * \return The interrupt mask value.
 */
static inline uint32_t afec_get_interrupt_mask(Afec *const afec)
{
	return afec->AFEC_IMR;
  4016e2:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
	volatile uint32_t status;
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
  4016e4:	4013      	ands	r3, r2
  4016e6:	9301      	str	r3, [sp, #4]
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  4016e8:	2400      	movs	r4, #0
	if (afec_callback_pointer[inst_num][source]) {
  4016ea:	4e1c      	ldr	r6, [pc, #112]	; (40175c <afec_process_callback+0x80>)
  4016ec:	4d1c      	ldr	r5, [pc, #112]	; (401760 <afec_process_callback+0x84>)
  4016ee:	42a8      	cmp	r0, r5
  4016f0:	bf14      	ite	ne
  4016f2:	2000      	movne	r0, #0
  4016f4:	2001      	moveq	r0, #1
  4016f6:	0105      	lsls	r5, r0, #4
  4016f8:	e00b      	b.n	401712 <afec_process_callback+0x36>
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		#endif
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
  4016fa:	2c0e      	cmp	r4, #14
  4016fc:	d81e      	bhi.n	40173c <afec_process_callback+0x60>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  4016fe:	9a01      	ldr	r2, [sp, #4]
  401700:	f104 010c 	add.w	r1, r4, #12
  401704:	2301      	movs	r3, #1
  401706:	408b      	lsls	r3, r1
  401708:	4213      	tst	r3, r2
  40170a:	d110      	bne.n	40172e <afec_process_callback+0x52>
	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  40170c:	3401      	adds	r4, #1
  40170e:	2c10      	cmp	r4, #16
  401710:	d022      	beq.n	401758 <afec_process_callback+0x7c>
		if (cnt < AFEC_INTERRUPT_DATA_READY) {
  401712:	2c0b      	cmp	r4, #11
  401714:	d8f1      	bhi.n	4016fa <afec_process_callback+0x1e>
			if (status & (1 << cnt)) {
  401716:	9a01      	ldr	r2, [sp, #4]
  401718:	2301      	movs	r3, #1
  40171a:	40a3      	lsls	r3, r4
  40171c:	4213      	tst	r3, r2
  40171e:	d0f5      	beq.n	40170c <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  401720:	192b      	adds	r3, r5, r4
  401722:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  401726:	2b00      	cmp	r3, #0
  401728:	d0f0      	beq.n	40170c <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  40172a:	4798      	blx	r3
  40172c:	e7ee      	b.n	40170c <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  40172e:	192b      	adds	r3, r5, r4
  401730:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  401734:	2b00      	cmp	r3, #0
  401736:	d0e9      	beq.n	40170c <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  401738:	4798      	blx	r3
  40173a:	e7e7      	b.n	40170c <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		} else {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
  40173c:	9a01      	ldr	r2, [sp, #4]
  40173e:	f104 010f 	add.w	r1, r4, #15
  401742:	2301      	movs	r3, #1
  401744:	408b      	lsls	r3, r1
  401746:	4213      	tst	r3, r2
  401748:	d0e0      	beq.n	40170c <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  40174a:	192b      	adds	r3, r5, r4
  40174c:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  401750:	2b00      	cmp	r3, #0
  401752:	d0db      	beq.n	40170c <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  401754:	4798      	blx	r3
  401756:	e7d9      	b.n	40170c <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		}
	}
}
  401758:	b002      	add	sp, #8
  40175a:	bd70      	pop	{r4, r5, r6, pc}
  40175c:	20400fdc 	.word	0x20400fdc
  401760:	40064000 	.word	0x40064000

00401764 <AFEC0_Handler>:

/**
 * \brief Interrupt handler for AFEC0.
 */
void AFEC0_Handler(void)
{
  401764:	b508      	push	{r3, lr}
	afec_process_callback(AFEC0);
  401766:	4802      	ldr	r0, [pc, #8]	; (401770 <AFEC0_Handler+0xc>)
  401768:	4b02      	ldr	r3, [pc, #8]	; (401774 <AFEC0_Handler+0x10>)
  40176a:	4798      	blx	r3
  40176c:	bd08      	pop	{r3, pc}
  40176e:	bf00      	nop
  401770:	4003c000 	.word	0x4003c000
  401774:	004016dd 	.word	0x004016dd

00401778 <AFEC1_Handler>:

/**
 * \brief Interrupt handler for AFEC1.
 */
void AFEC1_Handler(void)
{
  401778:	b508      	push	{r3, lr}
	afec_process_callback(AFEC1);
  40177a:	4802      	ldr	r0, [pc, #8]	; (401784 <AFEC1_Handler+0xc>)
  40177c:	4b02      	ldr	r3, [pc, #8]	; (401788 <AFEC1_Handler+0x10>)
  40177e:	4798      	blx	r3
  401780:	bd08      	pop	{r3, pc}
  401782:	bf00      	nop
  401784:	40064000 	.word	0x40064000
  401788:	004016dd 	.word	0x004016dd

0040178c <hsmci_reset>:

/**
 * \brief Reset the HSMCI interface
 */
static void hsmci_reset(void)
{
  40178c:	b470      	push	{r4, r5, r6}
	uint32_t mr = HSMCI->HSMCI_MR;
  40178e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  401792:	685d      	ldr	r5, [r3, #4]
	uint32_t dtor = HSMCI->HSMCI_DTOR;
  401794:	689c      	ldr	r4, [r3, #8]
	uint32_t sdcr = HSMCI->HSMCI_SDCR;
  401796:	68d8      	ldr	r0, [r3, #12]
	uint32_t cstor = HSMCI->HSMCI_CSTOR;
  401798:	69d9      	ldr	r1, [r3, #28]
	uint32_t cfg = HSMCI->HSMCI_CFG;
  40179a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
	HSMCI->HSMCI_CR = HSMCI_CR_SWRST;
  40179c:	2680      	movs	r6, #128	; 0x80
  40179e:	601e      	str	r6, [r3, #0]
	HSMCI->HSMCI_MR = mr;
  4017a0:	605d      	str	r5, [r3, #4]
	HSMCI->HSMCI_DTOR = dtor;
  4017a2:	609c      	str	r4, [r3, #8]
	HSMCI->HSMCI_SDCR = sdcr;
  4017a4:	60d8      	str	r0, [r3, #12]
	HSMCI->HSMCI_CSTOR = cstor;
  4017a6:	61d9      	str	r1, [r3, #28]
	HSMCI->HSMCI_CFG = cfg;
  4017a8:	655a      	str	r2, [r3, #84]	; 0x54
#ifdef HSMCI_SR_DMADONE
	HSMCI->HSMCI_DMA = 0;
#endif
#if (SAMV70 || SAMV71 || SAME70 || SAMS70)
#ifdef HSMCI_DMA_DMAEN
	HSMCI->HSMCI_DMA = 0;
  4017aa:	2200      	movs	r2, #0
  4017ac:	651a      	str	r2, [r3, #80]	; 0x50
#endif
#endif
	// Enable the HSMCI
	HSMCI->HSMCI_CR = HSMCI_CR_PWSEN | HSMCI_CR_MCIEN;
  4017ae:	2205      	movs	r2, #5
  4017b0:	601a      	str	r2, [r3, #0]
}
  4017b2:	bc70      	pop	{r4, r5, r6}
  4017b4:	4770      	bx	lr
	...

004017b8 <hsmci_send_cmd_execute>:
 *
 * \return true if success, otherwise false
 */
static bool hsmci_send_cmd_execute(uint32_t cmdr, sdmmc_cmd_def_t cmd,
		uint32_t arg)
{
  4017b8:	b508      	push	{r3, lr}
	uint32_t sr;

	cmdr |= HSMCI_CMDR_CMDNB(cmd) | HSMCI_CMDR_SPCMD_STD;
  4017ba:	f001 033f 	and.w	r3, r1, #63	; 0x3f
  4017be:	4318      	orrs	r0, r3
	if (cmd & SDMMC_RESP_PRESENT) {
  4017c0:	f411 7f80 	tst.w	r1, #256	; 0x100
  4017c4:	d004      	beq.n	4017d0 <hsmci_send_cmd_execute+0x18>
		cmdr |= HSMCI_CMDR_MAXLAT;
		if (cmd & SDMMC_RESP_136) {
  4017c6:	f411 6f00 	tst.w	r1, #2048	; 0x800
  4017ca:	d00e      	beq.n	4017ea <hsmci_send_cmd_execute+0x32>
			cmdr |= HSMCI_CMDR_RSPTYP_136_BIT;
  4017cc:	f440 5084 	orr.w	r0, r0, #4224	; 0x1080
			cmdr |= HSMCI_CMDR_RSPTYP_R1B;
		} else {
			cmdr |= HSMCI_CMDR_RSPTYP_48_BIT;
		}
	}
	if (cmd & SDMMC_CMD_OPENDRAIN) {
  4017d0:	f411 4f80 	tst.w	r1, #16384	; 0x4000
		cmdr |= HSMCI_CMDR_OPDCMD_OPENDRAIN;
  4017d4:	bf18      	it	ne
  4017d6:	f440 6000 	orrne.w	r0, r0, #2048	; 0x800
	}

	// Write argument
	HSMCI->HSMCI_ARGR = arg;
  4017da:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  4017de:	611a      	str	r2, [r3, #16]
	// Write and start command
	HSMCI->HSMCI_CMDR = cmdr;
  4017e0:	6158      	str	r0, [r3, #20]

	// Wait end of command
	do {
		sr = HSMCI->HSMCI_SR;
  4017e2:	4618      	mov	r0, r3
		if (cmd & SDMMC_RESP_CRC) {
  4017e4:	f401 5280 	and.w	r2, r1, #4096	; 0x1000
  4017e8:	e00d      	b.n	401806 <hsmci_send_cmd_execute+0x4e>
		} else if (cmd & SDMMC_RESP_BUSY) {
  4017ea:	f411 5f00 	tst.w	r1, #8192	; 0x2000
			cmdr |= HSMCI_CMDR_RSPTYP_R1B;
  4017ee:	bf14      	ite	ne
  4017f0:	f440 5086 	orrne.w	r0, r0, #4288	; 0x10c0
			cmdr |= HSMCI_CMDR_RSPTYP_48_BIT;
  4017f4:	f440 5082 	orreq.w	r0, r0, #4160	; 0x1040
  4017f8:	e7ea      	b.n	4017d0 <hsmci_send_cmd_execute+0x18>
						__func__, cmd, sr);
				hsmci_reset();
				return false;
			}
		} else {
			if (sr & (HSMCI_SR_CSTOE | HSMCI_SR_RTOE
  4017fa:	f413 0f1b 	tst.w	r3, #10158080	; 0x9b0000
  4017fe:	d10c      	bne.n	40181a <hsmci_send_cmd_execute+0x62>
						__func__, cmd, sr);
				hsmci_reset();
				return false;
			}
		}
	} while (!(sr & HSMCI_SR_CMDRDY));
  401800:	f013 0f01 	tst.w	r3, #1
  401804:	d10d      	bne.n	401822 <hsmci_send_cmd_execute+0x6a>
		sr = HSMCI->HSMCI_SR;
  401806:	6c03      	ldr	r3, [r0, #64]	; 0x40
		if (cmd & SDMMC_RESP_CRC) {
  401808:	2a00      	cmp	r2, #0
  40180a:	d0f6      	beq.n	4017fa <hsmci_send_cmd_execute+0x42>
			if (sr & (HSMCI_SR_CSTOE | HSMCI_SR_RTOE
  40180c:	f413 0f1f 	tst.w	r3, #10420224	; 0x9f0000
  401810:	d0f6      	beq.n	401800 <hsmci_send_cmd_execute+0x48>
				hsmci_reset();
  401812:	4b10      	ldr	r3, [pc, #64]	; (401854 <hsmci_send_cmd_execute+0x9c>)
  401814:	4798      	blx	r3
				return false;
  401816:	2000      	movs	r0, #0
  401818:	bd08      	pop	{r3, pc}
				hsmci_reset();
  40181a:	4b0e      	ldr	r3, [pc, #56]	; (401854 <hsmci_send_cmd_execute+0x9c>)
  40181c:	4798      	blx	r3
				return false;
  40181e:	2000      	movs	r0, #0
  401820:	bd08      	pop	{r3, pc}

	if (cmd & SDMMC_RESP_BUSY) {
  401822:	f411 5f00 	tst.w	r1, #8192	; 0x2000
  401826:	d103      	bne.n	401830 <hsmci_send_cmd_execute+0x78>
		if (!hsmci_wait_busy()) {
			return false;
		}
	}
	return true;
  401828:	2001      	movs	r0, #1
  40182a:	bd08      	pop	{r3, pc}
	return true;
  40182c:	2001      	movs	r0, #1
  40182e:	bd08      	pop	{r3, pc}
		sr = HSMCI->HSMCI_SR;
  401830:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  401834:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  401836:	f04f 32ff 	mov.w	r2, #4294967295
  40183a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
	} while (!((sr & HSMCI_SR_NOTBUSY) && ((sr & HSMCI_SR_DTIP) == 0)));
  40183e:	f003 0330 	and.w	r3, r3, #48	; 0x30
  401842:	2b20      	cmp	r3, #32
  401844:	d0f2      	beq.n	40182c <hsmci_send_cmd_execute+0x74>
		sr = HSMCI->HSMCI_SR;
  401846:	6c0b      	ldr	r3, [r1, #64]	; 0x40
		if (busy_wait-- == 0) {
  401848:	3a01      	subs	r2, #1
  40184a:	d1f8      	bne.n	40183e <hsmci_send_cmd_execute+0x86>
			hsmci_reset();
  40184c:	4b01      	ldr	r3, [pc, #4]	; (401854 <hsmci_send_cmd_execute+0x9c>)
  40184e:	4798      	blx	r3
			return false;
  401850:	2000      	movs	r0, #0
  401852:	bd08      	pop	{r3, pc}
  401854:	0040178d 	.word	0x0040178d

00401858 <hsmci_init>:

//-------------------------------------------------------------------
//--------------------- PUBLIC FUNCTIONS ----------------------------

void hsmci_init(void)
{
  401858:	b510      	push	{r4, lr}
	pmc_enable_periph_clk(ID_HSMCI);
  40185a:	2012      	movs	r0, #18
  40185c:	4c08      	ldr	r4, [pc, #32]	; (401880 <hsmci_init+0x28>)
  40185e:	47a0      	blx	r4
#endif

#if (SAMV70 || SAMV71 || SAME70 || SAMS70)
#ifdef HSMCI_DMA_DMAEN
	// Enable clock for DMA controller
	pmc_enable_periph_clk(ID_XDMAC);
  401860:	203a      	movs	r0, #58	; 0x3a
  401862:	47a0      	blx	r4
#endif
#endif

	// Set the Data Timeout Register to 2 Mega Cycles
	HSMCI->HSMCI_DTOR = HSMCI_DTOR_DTOMUL_1048576 | HSMCI_DTOR_DTOCYC(2);
  401864:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  401868:	2272      	movs	r2, #114	; 0x72
  40186a:	609a      	str	r2, [r3, #8]
	// Set Completion Signal Timeout to 2 Mega Cycles
	HSMCI->HSMCI_CSTOR = HSMCI_CSTOR_CSTOMUL_1048576 | HSMCI_CSTOR_CSTOCYC(2);
  40186c:	61da      	str	r2, [r3, #28]
	// Set Configuration Register
	HSMCI->HSMCI_CFG = HSMCI_CFG_FIFOMODE | HSMCI_CFG_FERRCTRL;
  40186e:	2211      	movs	r2, #17
  401870:	655a      	str	r2, [r3, #84]	; 0x54
	// Set power saving to maximum value
	HSMCI->HSMCI_MR = HSMCI_MR_PWSDIV_Msk;
  401872:	f44f 62e0 	mov.w	r2, #1792	; 0x700
  401876:	605a      	str	r2, [r3, #4]

	// Enable the HSMCI and the Power Saving
	HSMCI->HSMCI_CR = HSMCI_CR_MCIEN | HSMCI_CR_PWSEN;
  401878:	2205      	movs	r2, #5
  40187a:	601a      	str	r2, [r3, #0]
  40187c:	bd10      	pop	{r4, pc}
  40187e:	bf00      	nop
  401880:	004021e5 	.word	0x004021e5

00401884 <hsmci_get_bus_width>:
}

uint8_t hsmci_get_bus_width(uint8_t slot)
{
	switch (slot) {
  401884:	2800      	cmp	r0, #0
		return SD_MMC_HSMCI_SLOT_1_SIZE;
#endif
	default:
		return 0; // Slot number wrong
	}
}
  401886:	bf0c      	ite	eq
  401888:	2004      	moveq	r0, #4
  40188a:	2000      	movne	r0, #0
  40188c:	4770      	bx	lr

0040188e <hsmci_is_high_speed_capable>:

bool hsmci_is_high_speed_capable(void)
{
	return true;
}
  40188e:	2001      	movs	r0, #1
  401890:	4770      	bx	lr
	...

00401894 <hsmci_select_device>:
void hsmci_select_device(uint8_t slot, uint32_t clock, uint8_t bus_width, bool high_speed)
{
	uint32_t hsmci_slot = HSMCI_SDCR_SDCSEL_SLOTA;
	uint32_t hsmci_bus_width = HSMCI_SDCR_SDCBUS_1;

	if (high_speed) {
  401894:	b37b      	cbz	r3, 4018f6 <hsmci_select_device+0x62>
		HSMCI->HSMCI_CFG |= HSMCI_CFG_HSMODE;
  401896:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
  40189a:	6d43      	ldr	r3, [r0, #84]	; 0x54
  40189c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  4018a0:	6543      	str	r3, [r0, #84]	; 0x54
	if ((speed * 2) < mck) {
  4018a2:	4b2b      	ldr	r3, [pc, #172]	; (401950 <hsmci_select_device+0xbc>)
  4018a4:	ebb3 0f41 	cmp.w	r3, r1, lsl #1
  4018a8:	d337      	bcc.n	40191a <hsmci_select_device+0x86>
{
  4018aa:	b410      	push	{r4}
		div = (mck / speed) - 2;
  4018ac:	4829      	ldr	r0, [pc, #164]	; (401954 <hsmci_select_device+0xc0>)
  4018ae:	fbb0 f3f1 	udiv	r3, r0, r1
		if (mck % speed) {
  4018b2:	fb01 0113 	mls	r1, r1, r3, r0
  4018b6:	bb29      	cbnz	r1, 401904 <hsmci_select_device+0x70>
		div = (mck / speed) - 2;
  4018b8:	3b02      	subs	r3, #2
	HSMCI->HSMCI_MR &= ~HSMCI_MR_CLKDIV_Msk;
  4018ba:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  4018be:	6848      	ldr	r0, [r1, #4]
  4018c0:	f020 00ff 	bic.w	r0, r0, #255	; 0xff
  4018c4:	6048      	str	r0, [r1, #4]
	HSMCI->HSMCI_MR |= HSMCI_MR_CLKDIV(clkdiv);
  4018c6:	684c      	ldr	r4, [r1, #4]
  4018c8:	f3c3 0047 	ubfx	r0, r3, #1, #8
  4018cc:	4320      	orrs	r0, r4
  4018ce:	6048      	str	r0, [r1, #4]
	if (clkodd) {
  4018d0:	f013 0f01 	tst.w	r3, #1
  4018d4:	d018      	beq.n	401908 <hsmci_select_device+0x74>
		HSMCI->HSMCI_MR |= HSMCI_MR_CLKODD;
  4018d6:	684b      	ldr	r3, [r1, #4]
  4018d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4018dc:	604b      	str	r3, [r1, #4]
#endif
	default:
		Assert(false); // Slot number wrong
	}

	switch (bus_width) {
  4018de:	2a04      	cmp	r2, #4
  4018e0:	d019      	beq.n	401916 <hsmci_select_device+0x82>
	uint32_t hsmci_bus_width = HSMCI_SDCR_SDCBUS_1;
  4018e2:	2a08      	cmp	r2, #8
  4018e4:	bf0c      	ite	eq
  4018e6:	22c0      	moveq	r2, #192	; 0xc0
  4018e8:	2200      	movne	r2, #0
		break;

	default:
		Assert(false); // Bus width wrong
	}
	HSMCI->HSMCI_SDCR = hsmci_slot | hsmci_bus_width;
  4018ea:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  4018ee:	60da      	str	r2, [r3, #12]
}
  4018f0:	f85d 4b04 	ldr.w	r4, [sp], #4
  4018f4:	4770      	bx	lr
		HSMCI->HSMCI_CFG &= ~HSMCI_CFG_HSMODE;
  4018f6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
  4018fa:	6d43      	ldr	r3, [r0, #84]	; 0x54
  4018fc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
  401900:	6543      	str	r3, [r0, #84]	; 0x54
  401902:	e7ce      	b.n	4018a2 <hsmci_select_device+0xe>
			div++;
  401904:	3b01      	subs	r3, #1
  401906:	e7d8      	b.n	4018ba <hsmci_select_device+0x26>
		HSMCI->HSMCI_MR &= ~HSMCI_MR_CLKODD;
  401908:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  40190c:	684b      	ldr	r3, [r1, #4]
  40190e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  401912:	604b      	str	r3, [r1, #4]
  401914:	e7e3      	b.n	4018de <hsmci_select_device+0x4a>
		hsmci_bus_width = HSMCI_SDCR_SDCBUS_4;
  401916:	2280      	movs	r2, #128	; 0x80
  401918:	e7e7      	b.n	4018ea <hsmci_select_device+0x56>
	HSMCI->HSMCI_MR &= ~HSMCI_MR_CLKDIV_Msk;
  40191a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  40191e:	6859      	ldr	r1, [r3, #4]
  401920:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
  401924:	6059      	str	r1, [r3, #4]
	HSMCI->HSMCI_MR |= HSMCI_MR_CLKDIV(clkdiv);
  401926:	6859      	ldr	r1, [r3, #4]
  401928:	6059      	str	r1, [r3, #4]
		HSMCI->HSMCI_MR &= ~HSMCI_MR_CLKODD;
  40192a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  40192e:	684b      	ldr	r3, [r1, #4]
  401930:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  401934:	604b      	str	r3, [r1, #4]
	switch (bus_width) {
  401936:	2a04      	cmp	r2, #4
  401938:	d007      	beq.n	40194a <hsmci_select_device+0xb6>
	uint32_t hsmci_bus_width = HSMCI_SDCR_SDCBUS_1;
  40193a:	2a08      	cmp	r2, #8
  40193c:	bf0c      	ite	eq
  40193e:	22c0      	moveq	r2, #192	; 0xc0
  401940:	2200      	movne	r2, #0
	HSMCI->HSMCI_SDCR = hsmci_slot | hsmci_bus_width;
  401942:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  401946:	60da      	str	r2, [r3, #12]
  401948:	4770      	bx	lr
		hsmci_bus_width = HSMCI_SDCR_SDCBUS_4;
  40194a:	2280      	movs	r2, #128	; 0x80
  40194c:	e7f9      	b.n	401942 <hsmci_select_device+0xae>
  40194e:	bf00      	nop
  401950:	08f0d17f 	.word	0x08f0d17f
  401954:	08f0d180 	.word	0x08f0d180

00401958 <hsmci_deselect_device>:

void hsmci_deselect_device(uint8_t slot)
{
  401958:	4770      	bx	lr

0040195a <hsmci_send_clock>:
}

void hsmci_send_clock(void)
{
	// Configure command
	HSMCI->HSMCI_MR &= ~(HSMCI_MR_WRPROOF | HSMCI_MR_RDPROOF | HSMCI_MR_FBYTE);
  40195a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  40195e:	685a      	ldr	r2, [r3, #4]
  401960:	f422 5260 	bic.w	r2, r2, #14336	; 0x3800
  401964:	605a      	str	r2, [r3, #4]
	// Write argument
	HSMCI->HSMCI_ARGR = 0;
  401966:	2200      	movs	r2, #0
  401968:	611a      	str	r2, [r3, #16]
	// Write and start initialization command
	HSMCI->HSMCI_CMDR = HSMCI_CMDR_RSPTYP_NORESP
  40196a:	f44f 6210 	mov.w	r2, #2304	; 0x900
  40196e:	615a      	str	r2, [r3, #20]
			| HSMCI_CMDR_SPCMD_INIT
			| HSMCI_CMDR_OPDCMD_OPENDRAIN;
	// Wait end of initialization command
	while (!(HSMCI->HSMCI_SR & HSMCI_SR_CMDRDY));
  401970:	461a      	mov	r2, r3
  401972:	6c13      	ldr	r3, [r2, #64]	; 0x40
  401974:	f013 0f01 	tst.w	r3, #1
  401978:	d0fb      	beq.n	401972 <hsmci_send_clock+0x18>
}
  40197a:	4770      	bx	lr

0040197c <hsmci_send_cmd>:

bool hsmci_send_cmd(sdmmc_cmd_def_t cmd, uint32_t arg)
{
  40197c:	b510      	push	{r4, lr}
	// Configure command
	HSMCI->HSMCI_MR &= ~(HSMCI_MR_WRPROOF | HSMCI_MR_RDPROOF | HSMCI_MR_FBYTE);
  40197e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  401982:	685a      	ldr	r2, [r3, #4]
  401984:	f422 5260 	bic.w	r2, r2, #14336	; 0x3800
  401988:	605a      	str	r2, [r3, #4]
	HSMCI->HSMCI_MR &= ~HSMCI_MR_PDCMODE;
#endif
#if (SAMV70 || SAMV71 || SAME70 || SAMS70)
#ifdef HSMCI_DMA_DMAEN
	// Disable DMA for HSMCI
	HSMCI->HSMCI_DMA = 0;
  40198a:	2400      	movs	r4, #0
  40198c:	651c      	str	r4, [r3, #80]	; 0x50
#endif
#endif
	HSMCI->HSMCI_BLKR = 0;
  40198e:	619c      	str	r4, [r3, #24]
	return hsmci_send_cmd_execute(0, cmd, arg);
  401990:	460a      	mov	r2, r1
  401992:	4601      	mov	r1, r0
  401994:	4620      	mov	r0, r4
  401996:	4b01      	ldr	r3, [pc, #4]	; (40199c <hsmci_send_cmd+0x20>)
  401998:	4798      	blx	r3
}
  40199a:	bd10      	pop	{r4, pc}
  40199c:	004017b9 	.word	0x004017b9

004019a0 <hsmci_get_response>:

uint32_t hsmci_get_response(void)
{
	return HSMCI->HSMCI_RSPR[0];
  4019a0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  4019a4:	6a18      	ldr	r0, [r3, #32]
}
  4019a6:	4770      	bx	lr

004019a8 <hsmci_get_response_128>:

void hsmci_get_response_128(uint8_t* response)
{
  4019a8:	b410      	push	{r4}
  4019aa:	1d03      	adds	r3, r0, #4
  4019ac:	3014      	adds	r0, #20
	uint32_t response_32;

	for (uint8_t i = 0; i < 4; i++) {
		response_32 = HSMCI->HSMCI_RSPR[0];
  4019ae:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
  4019b2:	6a22      	ldr	r2, [r4, #32]
		*response = (response_32 >> 24) & 0xFF;
  4019b4:	0e11      	lsrs	r1, r2, #24
  4019b6:	f803 1c04 	strb.w	r1, [r3, #-4]
		response++;
		*response = (response_32 >> 16) & 0xFF;
  4019ba:	0c11      	lsrs	r1, r2, #16
  4019bc:	f803 1c03 	strb.w	r1, [r3, #-3]
		response++;
		*response = (response_32 >>  8) & 0xFF;
  4019c0:	0a11      	lsrs	r1, r2, #8
  4019c2:	f803 1c02 	strb.w	r1, [r3, #-2]
		response++;
		*response = (response_32 >>  0) & 0xFF;
  4019c6:	f803 2c01 	strb.w	r2, [r3, #-1]
  4019ca:	3304      	adds	r3, #4
	for (uint8_t i = 0; i < 4; i++) {
  4019cc:	4283      	cmp	r3, r0
  4019ce:	d1f0      	bne.n	4019b2 <hsmci_get_response_128+0xa>
		response++;
	}
}
  4019d0:	f85d 4b04 	ldr.w	r4, [sp], #4
  4019d4:	4770      	bx	lr
	...

004019d8 <hsmci_adtc_start>:

bool hsmci_adtc_start(sdmmc_cmd_def_t cmd, uint32_t arg, uint16_t block_size, uint16_t nb_block, bool access_block)
{
  4019d8:	b570      	push	{r4, r5, r6, lr}
  4019da:	f89d 4010 	ldrb.w	r4, [sp, #16]
	}
#endif

#if (SAMV70 || SAMV71 || SAME70 || SAMS70)
#ifdef HSMCI_DMA_DMAEN
	if (access_block) {
  4019de:	b384      	cbz	r4, 401a42 <hsmci_adtc_start+0x6a>
		// Enable DMA for HSMCI
		HSMCI->HSMCI_DMA = HSMCI_DMA_DMAEN;
  4019e0:	f44f 7580 	mov.w	r5, #256	; 0x100
  4019e4:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
  4019e8:	6525      	str	r5, [r4, #80]	; 0x50
#endif
#endif
	// Enabling Read/Write Proof allows to stop the HSMCI Clock during
	// read/write  access if the internal FIFO is full.
	// This will guarantee data integrity, not bandwidth.
	HSMCI->HSMCI_MR |= HSMCI_MR_WRPROOF | HSMCI_MR_RDPROOF;
  4019ea:	f04f 4580 	mov.w	r5, #1073741824	; 0x40000000
  4019ee:	686c      	ldr	r4, [r5, #4]
  4019f0:	f444 54c0 	orr.w	r4, r4, #6144	; 0x1800
  4019f4:	606c      	str	r4, [r5, #4]
	// Force byte transfer if needed
	if (block_size & 0x3) {
  4019f6:	f012 0f03 	tst.w	r2, #3
  4019fa:	d027      	beq.n	401a4c <hsmci_adtc_start+0x74>
		HSMCI->HSMCI_MR |= HSMCI_MR_FBYTE;
  4019fc:	686c      	ldr	r4, [r5, #4]
  4019fe:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  401a02:	606c      	str	r4, [r5, #4]
	} else {
		HSMCI->HSMCI_MR &= ~HSMCI_MR_FBYTE;
	}

	if (cmd & SDMMC_CMD_WRITE) {
  401a04:	f400 4400 	and.w	r4, r0, #32768	; 0x8000
		cmdr = HSMCI_CMDR_TRCMD_START_DATA | HSMCI_CMDR_TRDIR_WRITE;
	} else {
		cmdr = HSMCI_CMDR_TRCMD_START_DATA | HSMCI_CMDR_TRDIR_READ;
  401a08:	2c00      	cmp	r4, #0
  401a0a:	bf14      	ite	ne
  401a0c:	f44f 3480 	movne.w	r4, #65536	; 0x10000
  401a10:	f44f 24a0 	moveq.w	r4, #327680	; 0x50000
	}

	if (cmd & SDMMC_CMD_SDIO_BYTE) {
  401a14:	f410 3f80 	tst.w	r0, #65536	; 0x10000
  401a18:	d11f      	bne.n	401a5a <hsmci_adtc_start+0x82>
			cmdr |= HSMCI_CMDR_TRTYP_BYTE;
			// Value 0 corresponds to a 512-byte transfer
			HSMCI->HSMCI_BLKR = ((block_size % 512) << HSMCI_BLKR_BCNT_Pos);
	} else {
		HSMCI->HSMCI_BLKR = (block_size << HSMCI_BLKR_BLKLEN_Pos) |
  401a1a:	ea43 4502 	orr.w	r5, r3, r2, lsl #16
  401a1e:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
  401a22:	61b5      	str	r5, [r6, #24]
				(nb_block << HSMCI_BLKR_BCNT_Pos);
		if (cmd & SDMMC_CMD_SDIO_BLOCK) {
  401a24:	f410 3f00 	tst.w	r0, #131072	; 0x20000
  401a28:	d12b      	bne.n	401a82 <hsmci_adtc_start+0xaa>
			cmdr |= HSMCI_CMDR_TRTYP_BLOCK;
		} else if (cmd & SDMMC_CMD_STREAM) {
  401a2a:	f410 2f80 	tst.w	r0, #262144	; 0x40000
  401a2e:	d12b      	bne.n	401a88 <hsmci_adtc_start+0xb0>
			cmdr |= HSMCI_CMDR_TRTYP_STREAM;
		} else if (cmd & SDMMC_CMD_SINGLE_BLOCK) {
  401a30:	f410 2f00 	tst.w	r0, #524288	; 0x80000
  401a34:	d118      	bne.n	401a68 <hsmci_adtc_start+0x90>
			cmdr |= HSMCI_CMDR_TRTYP_SINGLE;
		} else if (cmd & SDMMC_CMD_MULTI_BLOCK) {
  401a36:	f410 1f80 	tst.w	r0, #1048576	; 0x100000
			cmdr |= HSMCI_CMDR_TRTYP_MULTIPLE;
  401a3a:	bf18      	it	ne
  401a3c:	f444 2400 	orrne.w	r4, r4, #524288	; 0x80000
  401a40:	e012      	b.n	401a68 <hsmci_adtc_start+0x90>
		HSMCI->HSMCI_DMA = 0;
  401a42:	2500      	movs	r5, #0
  401a44:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
  401a48:	6525      	str	r5, [r4, #80]	; 0x50
  401a4a:	e7ce      	b.n	4019ea <hsmci_adtc_start+0x12>
		HSMCI->HSMCI_MR &= ~HSMCI_MR_FBYTE;
  401a4c:	f04f 4580 	mov.w	r5, #1073741824	; 0x40000000
  401a50:	686c      	ldr	r4, [r5, #4]
  401a52:	f424 5400 	bic.w	r4, r4, #8192	; 0x2000
  401a56:	606c      	str	r4, [r5, #4]
  401a58:	e7d4      	b.n	401a04 <hsmci_adtc_start+0x2c>
			cmdr |= HSMCI_CMDR_TRTYP_BYTE;
  401a5a:	f444 1400 	orr.w	r4, r4, #2097152	; 0x200000
			HSMCI->HSMCI_BLKR = ((block_size % 512) << HSMCI_BLKR_BCNT_Pos);
  401a5e:	f3c2 0508 	ubfx	r5, r2, #0, #9
  401a62:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
  401a66:	61b5      	str	r5, [r6, #24]
		} else {
			Assert(false); // Incorrect flags
		}
	}
	hsmci_transfert_pos = 0;
  401a68:	2600      	movs	r6, #0
  401a6a:	4d09      	ldr	r5, [pc, #36]	; (401a90 <hsmci_adtc_start+0xb8>)
  401a6c:	602e      	str	r6, [r5, #0]
	hsmci_block_size = block_size;
  401a6e:	4d09      	ldr	r5, [pc, #36]	; (401a94 <hsmci_adtc_start+0xbc>)
  401a70:	802a      	strh	r2, [r5, #0]
	hsmci_nb_block = nb_block;
  401a72:	4a09      	ldr	r2, [pc, #36]	; (401a98 <hsmci_adtc_start+0xc0>)
  401a74:	8013      	strh	r3, [r2, #0]

	return hsmci_send_cmd_execute(cmdr, cmd, arg);
  401a76:	460a      	mov	r2, r1
  401a78:	4601      	mov	r1, r0
  401a7a:	4620      	mov	r0, r4
  401a7c:	4b07      	ldr	r3, [pc, #28]	; (401a9c <hsmci_adtc_start+0xc4>)
  401a7e:	4798      	blx	r3
}
  401a80:	bd70      	pop	{r4, r5, r6, pc}
			cmdr |= HSMCI_CMDR_TRTYP_BLOCK;
  401a82:	f444 1420 	orr.w	r4, r4, #2621440	; 0x280000
  401a86:	e7ef      	b.n	401a68 <hsmci_adtc_start+0x90>
			cmdr |= HSMCI_CMDR_TRTYP_STREAM;
  401a88:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  401a8c:	e7ec      	b.n	401a68 <hsmci_adtc_start+0x90>
  401a8e:	bf00      	nop
  401a90:	20400a2c 	.word	0x20400a2c
  401a94:	20400a26 	.word	0x20400a26
  401a98:	20400a28 	.word	0x20400a28
  401a9c:	004017b9 	.word	0x004017b9

00401aa0 <hsmci_read_word>:
{
	return hsmci_send_cmd_execute(HSMCI_CMDR_TRCMD_STOP_DATA, cmd, arg);
}

bool hsmci_read_word(uint32_t* value)
{
  401aa0:	b508      	push	{r3, lr}

	Assert(((uint32_t)hsmci_block_size * hsmci_nb_block) > hsmci_transfert_pos);

	// Wait data available
	do {
		sr = HSMCI->HSMCI_SR;
  401aa2:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  401aa6:	4a16      	ldr	r2, [pc, #88]	; (401b00 <hsmci_read_word+0x60>)
		sr = HSMCI->HSMCI_SR;
  401aa8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  401aaa:	4213      	tst	r3, r2
  401aac:	d11d      	bne.n	401aea <hsmci_read_word+0x4a>
			hsmci_debug("%s: DMA sr 0x%08x error\n\r",
					__func__, sr);
			hsmci_reset();
			return false;
		}
	} while (!(sr & HSMCI_SR_RXRDY));
  401aae:	f013 0f02 	tst.w	r3, #2
  401ab2:	d0f9      	beq.n	401aa8 <hsmci_read_word+0x8>

	// Read data
	*value = HSMCI->HSMCI_RDR;
  401ab4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  401ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401aba:	6003      	str	r3, [r0, #0]
	hsmci_transfert_pos += 4;
  401abc:	4a11      	ldr	r2, [pc, #68]	; (401b04 <hsmci_read_word+0x64>)
  401abe:	6813      	ldr	r3, [r2, #0]
  401ac0:	3304      	adds	r3, #4
  401ac2:	6013      	str	r3, [r2, #0]
	if (((uint32_t)hsmci_block_size * hsmci_nb_block) > hsmci_transfert_pos) {
  401ac4:	4a10      	ldr	r2, [pc, #64]	; (401b08 <hsmci_read_word+0x68>)
  401ac6:	8811      	ldrh	r1, [r2, #0]
  401ac8:	4a10      	ldr	r2, [pc, #64]	; (401b0c <hsmci_read_word+0x6c>)
  401aca:	8812      	ldrh	r2, [r2, #0]
  401acc:	fb02 f201 	mul.w	r2, r2, r1
  401ad0:	4293      	cmp	r3, r2
  401ad2:	d312      	bcc.n	401afa <hsmci_read_word+0x5a>
	}

	// Wait end of transfer
	// Note: no need of timeout, because it is include in HSMCI
	do {
		sr = HSMCI->HSMCI_SR;
  401ad4:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  401ad8:	4a09      	ldr	r2, [pc, #36]	; (401b00 <hsmci_read_word+0x60>)
		sr = HSMCI->HSMCI_SR;
  401ada:	6c0b      	ldr	r3, [r1, #64]	; 0x40
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  401adc:	4213      	tst	r3, r2
  401ade:	d108      	bne.n	401af2 <hsmci_read_word+0x52>
			hsmci_debug("%s: DMA sr 0x%08x error\n\r",
					__func__, sr);
			hsmci_reset();
			return false;
		}
	} while (!(sr & HSMCI_SR_XFRDONE));
  401ae0:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
  401ae4:	d0f9      	beq.n	401ada <hsmci_read_word+0x3a>
	return true;
  401ae6:	2001      	movs	r0, #1
  401ae8:	bd08      	pop	{r3, pc}
			hsmci_reset();
  401aea:	4b09      	ldr	r3, [pc, #36]	; (401b10 <hsmci_read_word+0x70>)
  401aec:	4798      	blx	r3
			return false;
  401aee:	2000      	movs	r0, #0
  401af0:	bd08      	pop	{r3, pc}
			hsmci_reset();
  401af2:	4b07      	ldr	r3, [pc, #28]	; (401b10 <hsmci_read_word+0x70>)
  401af4:	4798      	blx	r3
			return false;
  401af6:	2000      	movs	r0, #0
  401af8:	bd08      	pop	{r3, pc}
		return true;
  401afa:	2001      	movs	r0, #1
}
  401afc:	bd08      	pop	{r3, pc}
  401afe:	bf00      	nop
  401b00:	c0600000 	.word	0xc0600000
  401b04:	20400a2c 	.word	0x20400a2c
  401b08:	20400a26 	.word	0x20400a26
  401b0c:	20400a28 	.word	0x20400a28
  401b10:	0040178d 	.word	0x0040178d

00401b14 <hsmci_start_read_blocks>:
#endif // HSMCI_MR_PDCMODE

#if (SAMV70 || SAMV71 || SAME70 || SAMS70)
#ifdef HSMCI_DMA_DMAEN
bool hsmci_start_read_blocks(void *dest, uint16_t nb_block)
{
  401b14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401b18:	b088      	sub	sp, #32
  401b1a:	4604      	mov	r4, r0
  401b1c:	460d      	mov	r5, r1
	xdmac_channel_config_t p_cfg = {0, 0, 0, 0, 0, 0, 0, 0};
  401b1e:	2220      	movs	r2, #32
  401b20:	2100      	movs	r1, #0
  401b22:	4668      	mov	r0, sp
  401b24:	4b30      	ldr	r3, [pc, #192]	; (401be8 <hsmci_start_read_blocks+0xd4>)
  401b26:	4798      	blx	r3
 */
static inline void xdmac_channel_disable(Xdmac *xdmac, uint32_t channel_num)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_GD =(XDMAC_GD_DI0 << channel_num);
  401b28:	2201      	movs	r2, #1
  401b2a:	4b30      	ldr	r3, [pc, #192]	; (401bec <hsmci_start_read_blocks+0xd8>)
  401b2c:	621a      	str	r2, [r3, #32]
	Assert(nb_block);
	Assert(dest);

	xdmac_channel_disable(XDMAC, CONF_HSMCI_XDMAC_CHANNEL);

	nb_data = nb_block * hsmci_block_size;
  401b2e:	4b30      	ldr	r3, [pc, #192]	; (401bf0 <hsmci_start_read_blocks+0xdc>)
  401b30:	881b      	ldrh	r3, [r3, #0]
  401b32:	fb05 f503 	mul.w	r5, r5, r3

	if((uint32_t)dest & 3) {
  401b36:	f014 0f03 	tst.w	r4, #3
  401b3a:	d14a      	bne.n	401bd2 <hsmci_start_read_blocks+0xbe>
						| XDMAC_CC_DAM_INCREMENTED_AM
						| XDMAC_CC_PERID(CONF_HSMCI_XDMAC_CHANNEL);
		p_cfg.mbr_ubc = nb_data;
		HSMCI->HSMCI_MR |= HSMCI_MR_FBYTE;
	} else {
		p_cfg.mbr_cfg = XDMAC_CC_TYPE_PER_TRAN
  401b3c:	4b2d      	ldr	r3, [pc, #180]	; (401bf4 <hsmci_start_read_blocks+0xe0>)
  401b3e:	9303      	str	r3, [sp, #12]
						| XDMAC_CC_SIF_AHB_IF1
						| XDMAC_CC_DIF_AHB_IF0
						| XDMAC_CC_SAM_FIXED_AM
						| XDMAC_CC_DAM_INCREMENTED_AM
						| XDMAC_CC_PERID(CONF_HSMCI_XDMAC_CHANNEL);
		p_cfg.mbr_ubc = nb_data / 4;
  401b40:	08ab      	lsrs	r3, r5, #2
  401b42:	9300      	str	r3, [sp, #0]
		HSMCI->HSMCI_MR &= ~HSMCI_MR_FBYTE;
  401b44:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  401b48:	6853      	ldr	r3, [r2, #4]
  401b4a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  401b4e:	6053      	str	r3, [r2, #4]
	}
	p_cfg.mbr_sa = (uint32_t)&(HSMCI->HSMCI_FIFO[0]);
  401b50:	4b29      	ldr	r3, [pc, #164]	; (401bf8 <hsmci_start_read_blocks+0xe4>)
  401b52:	9301      	str	r3, [sp, #4]
	p_cfg.mbr_da = (uint32_t)dest;
  401b54:	9402      	str	r4, [sp, #8]
	xdmac_configure_transfer(XDMAC, CONF_HSMCI_XDMAC_CHANNEL, &p_cfg);
  401b56:	466a      	mov	r2, sp
  401b58:	2100      	movs	r1, #0
  401b5a:	4824      	ldr	r0, [pc, #144]	; (401bec <hsmci_start_read_blocks+0xd8>)
  401b5c:	4b27      	ldr	r3, [pc, #156]	; (401bfc <hsmci_start_read_blocks+0xe8>)
  401b5e:	4798      	blx	r3
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  401b60:	4b27      	ldr	r3, [pc, #156]	; (401c00 <hsmci_start_read_blocks+0xec>)
  401b62:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  401b66:	f3c3 374e 	ubfx	r7, r3, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  401b6a:	f003 0007 	and.w	r0, r3, #7
  401b6e:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  401b70:	f3c3 0ec9 	ubfx	lr, r3, #3, #10
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  401b74:	fabe fc8e 	clz	ip, lr
    wshift  = __CLZ(ways) & 0x1f;
  401b78:	f00c 0c1f 	and.w	ip, ip, #31
  __ASM volatile ("dsb");
  401b7c:	f3bf 8f4f 	dsb	sy
  401b80:	f04f 34ff 	mov.w	r4, #4294967295
  401b84:	fa04 f800 	lsl.w	r8, r4, r0
  401b88:	fa07 f000 	lsl.w	r0, r7, r0
  401b8c:	fa04 f40c 	lsl.w	r4, r4, ip
  401b90:	fa0e fc0c 	lsl.w	ip, lr, ip

    do {                                    // clean & invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCCISW = sw;
  401b94:	4e1a      	ldr	r6, [pc, #104]	; (401c00 <hsmci_start_read_blocks+0xec>)
         int32_t tmpways = ways;
  401b96:	4672      	mov	r2, lr
  401b98:	4663      	mov	r3, ip
              sw = ((tmpways << wshift) | (sets << sshift));
  401b9a:	ea43 0100 	orr.w	r1, r3, r0
              SCB->DCCISW = sw;
  401b9e:	f8c6 1274 	str.w	r1, [r6, #628]	; 0x274
            } while(tmpways--);
  401ba2:	3a01      	subs	r2, #1
  401ba4:	4423      	add	r3, r4
  401ba6:	f1b2 3fff 	cmp.w	r2, #4294967295
  401baa:	d1f6      	bne.n	401b9a <hsmci_start_read_blocks+0x86>
        } while(sets--);
  401bac:	3f01      	subs	r7, #1
  401bae:	4440      	add	r0, r8
  401bb0:	f1b7 3fff 	cmp.w	r7, #4294967295
  401bb4:	d1ef      	bne.n	401b96 <hsmci_start_read_blocks+0x82>
  401bb6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401bba:	f3bf 8f6f 	isb	sy
	xdmac->XDMAC_GE = (XDMAC_GE_EN0 << channel_num);
  401bbe:	2001      	movs	r0, #1
  401bc0:	4b0a      	ldr	r3, [pc, #40]	; (401bec <hsmci_start_read_blocks+0xd8>)
  401bc2:	61d8      	str	r0, [r3, #28]
	xdmac_channel_enable(XDMAC, CONF_HSMCI_XDMAC_CHANNEL);
	hsmci_transfert_pos += nb_data;
  401bc4:	4a0f      	ldr	r2, [pc, #60]	; (401c04 <hsmci_start_read_blocks+0xf0>)
  401bc6:	6813      	ldr	r3, [r2, #0]
  401bc8:	442b      	add	r3, r5
  401bca:	6013      	str	r3, [r2, #0]
	return true;
}
  401bcc:	b008      	add	sp, #32
  401bce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		p_cfg.mbr_cfg = XDMAC_CC_TYPE_PER_TRAN
  401bd2:	4b0d      	ldr	r3, [pc, #52]	; (401c08 <hsmci_start_read_blocks+0xf4>)
  401bd4:	9303      	str	r3, [sp, #12]
		p_cfg.mbr_ubc = nb_data;
  401bd6:	9500      	str	r5, [sp, #0]
		HSMCI->HSMCI_MR |= HSMCI_MR_FBYTE;
  401bd8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  401bdc:	6853      	ldr	r3, [r2, #4]
  401bde:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  401be2:	6053      	str	r3, [r2, #4]
  401be4:	e7b4      	b.n	401b50 <hsmci_start_read_blocks+0x3c>
  401be6:	bf00      	nop
  401be8:	00407695 	.word	0x00407695
  401bec:	40078000 	.word	0x40078000
  401bf0:	20400a26 	.word	0x20400a26
  401bf4:	00043001 	.word	0x00043001
  401bf8:	40000200 	.word	0x40000200
  401bfc:	00402907 	.word	0x00402907
  401c00:	e000ed00 	.word	0xe000ed00
  401c04:	20400a2c 	.word	0x20400a2c
  401c08:	00042001 	.word	0x00042001

00401c0c <hsmci_wait_end_of_read_blocks>:

bool hsmci_wait_end_of_read_blocks(void)
{
  401c0c:	b570      	push	{r4, r5, r6, lr}
			hsmci_reset();
			// Disable XDMAC
			xdmac_channel_disable(XDMAC, CONF_HSMCI_XDMAC_CHANNEL);
			return false;
		}
		if (((uint32_t)hsmci_block_size * hsmci_nb_block) > hsmci_transfert_pos) {
  401c0e:	4b12      	ldr	r3, [pc, #72]	; (401c58 <hsmci_wait_end_of_read_blocks+0x4c>)
  401c10:	881b      	ldrh	r3, [r3, #0]
  401c12:	4a12      	ldr	r2, [pc, #72]	; (401c5c <hsmci_wait_end_of_read_blocks+0x50>)
  401c14:	8812      	ldrh	r2, [r2, #0]
  401c16:	fb02 f203 	mul.w	r2, r2, r3
  401c1a:	4b11      	ldr	r3, [pc, #68]	; (401c60 <hsmci_wait_end_of_read_blocks+0x54>)
  401c1c:	681c      	ldr	r4, [r3, #0]
		sr = HSMCI->HSMCI_SR;
  401c1e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  401c22:	4910      	ldr	r1, [pc, #64]	; (401c64 <hsmci_wait_end_of_read_blocks+0x58>)
 */
static inline uint32_t xdmac_channel_get_interrupt_status(Xdmac *xdmac, uint32_t channel_num)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	return xdmac->XDMAC_CHID[channel_num].XDMAC_CIS;
  401c24:	4e10      	ldr	r6, [pc, #64]	; (401c68 <hsmci_wait_end_of_read_blocks+0x5c>)
  401c26:	e009      	b.n	401c3c <hsmci_wait_end_of_read_blocks+0x30>
			hsmci_reset();
  401c28:	4b10      	ldr	r3, [pc, #64]	; (401c6c <hsmci_wait_end_of_read_blocks+0x60>)
  401c2a:	4798      	blx	r3
	xdmac->XDMAC_GD =(XDMAC_GD_DI0 << channel_num);
  401c2c:	2201      	movs	r2, #1
  401c2e:	4b0e      	ldr	r3, [pc, #56]	; (401c68 <hsmci_wait_end_of_read_blocks+0x5c>)
  401c30:	621a      	str	r2, [r3, #32]
			return false;
  401c32:	2000      	movs	r0, #0
  401c34:	bd70      	pop	{r4, r5, r6, pc}
			dma_sr = xdmac_channel_get_interrupt_status(XDMAC, CONF_HSMCI_XDMAC_CHANNEL);
			if (dma_sr & XDMAC_CIS_BIS) {
				return true;
			}
		}
	} while (!(sr & HSMCI_SR_XFRDONE));
  401c36:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
  401c3a:	d10a      	bne.n	401c52 <hsmci_wait_end_of_read_blocks+0x46>
		sr = HSMCI->HSMCI_SR;
  401c3c:	6c03      	ldr	r3, [r0, #64]	; 0x40
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  401c3e:	420b      	tst	r3, r1
  401c40:	d1f2      	bne.n	401c28 <hsmci_wait_end_of_read_blocks+0x1c>
		if (((uint32_t)hsmci_block_size * hsmci_nb_block) > hsmci_transfert_pos) {
  401c42:	42a2      	cmp	r2, r4
  401c44:	d9f7      	bls.n	401c36 <hsmci_wait_end_of_read_blocks+0x2a>
	return xdmac->XDMAC_CHID[channel_num].XDMAC_CIS;
  401c46:	6df5      	ldr	r5, [r6, #92]	; 0x5c
			if (dma_sr & XDMAC_CIS_BIS) {
  401c48:	f015 0f01 	tst.w	r5, #1
  401c4c:	d0f3      	beq.n	401c36 <hsmci_wait_end_of_read_blocks+0x2a>
				return true;
  401c4e:	2001      	movs	r0, #1
	return true;
}
  401c50:	bd70      	pop	{r4, r5, r6, pc}
	return true;
  401c52:	2001      	movs	r0, #1
  401c54:	bd70      	pop	{r4, r5, r6, pc}
  401c56:	bf00      	nop
  401c58:	20400a26 	.word	0x20400a26
  401c5c:	20400a28 	.word	0x20400a28
  401c60:	20400a2c 	.word	0x20400a2c
  401c64:	c0600000 	.word	0xc0600000
  401c68:	40078000 	.word	0x40078000
  401c6c:	0040178d 	.word	0x0040178d

00401c70 <hsmci_start_write_blocks>:

bool hsmci_start_write_blocks(const void *src, uint16_t nb_block)
{
  401c70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401c74:	b088      	sub	sp, #32
  401c76:	4604      	mov	r4, r0
  401c78:	460d      	mov	r5, r1
	xdmac_channel_config_t p_cfg = {0, 0, 0, 0, 0, 0, 0, 0};
  401c7a:	2220      	movs	r2, #32
  401c7c:	2100      	movs	r1, #0
  401c7e:	4668      	mov	r0, sp
  401c80:	4b30      	ldr	r3, [pc, #192]	; (401d44 <hsmci_start_write_blocks+0xd4>)
  401c82:	4798      	blx	r3
	xdmac->XDMAC_GD =(XDMAC_GD_DI0 << channel_num);
  401c84:	2201      	movs	r2, #1
  401c86:	4b30      	ldr	r3, [pc, #192]	; (401d48 <hsmci_start_write_blocks+0xd8>)
  401c88:	621a      	str	r2, [r3, #32]
	Assert(nb_block);
	Assert(dest);

	xdmac_channel_disable(XDMAC, CONF_HSMCI_XDMAC_CHANNEL);

	nb_data = nb_block * hsmci_block_size;
  401c8a:	4b30      	ldr	r3, [pc, #192]	; (401d4c <hsmci_start_write_blocks+0xdc>)
  401c8c:	881b      	ldrh	r3, [r3, #0]
  401c8e:	fb05 f503 	mul.w	r5, r5, r3

	if((uint32_t)src & 3) {
  401c92:	f014 0f03 	tst.w	r4, #3
  401c96:	d14a      	bne.n	401d2e <hsmci_start_write_blocks+0xbe>
						| XDMAC_CC_DAM_FIXED_AM
						| XDMAC_CC_PERID(CONF_HSMCI_XDMAC_CHANNEL);
		p_cfg.mbr_ubc = nb_data;
		HSMCI->HSMCI_MR |= HSMCI_MR_FBYTE;
	} else {
		p_cfg.mbr_cfg = XDMAC_CC_TYPE_PER_TRAN
  401c98:	4b2d      	ldr	r3, [pc, #180]	; (401d50 <hsmci_start_write_blocks+0xe0>)
  401c9a:	9303      	str	r3, [sp, #12]
						| XDMAC_CC_SIF_AHB_IF0
						| XDMAC_CC_DIF_AHB_IF1
						| XDMAC_CC_SAM_INCREMENTED_AM
						| XDMAC_CC_DAM_FIXED_AM
						| XDMAC_CC_PERID(CONF_HSMCI_XDMAC_CHANNEL);
		p_cfg.mbr_ubc = nb_data / 4;
  401c9c:	08ab      	lsrs	r3, r5, #2
  401c9e:	9300      	str	r3, [sp, #0]
		HSMCI->HSMCI_MR &= ~HSMCI_MR_FBYTE;
  401ca0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  401ca4:	6853      	ldr	r3, [r2, #4]
  401ca6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  401caa:	6053      	str	r3, [r2, #4]
	}
	p_cfg.mbr_sa = (uint32_t)src;
  401cac:	9401      	str	r4, [sp, #4]
	p_cfg.mbr_da = (uint32_t)&(HSMCI->HSMCI_FIFO[0]);
  401cae:	4b29      	ldr	r3, [pc, #164]	; (401d54 <hsmci_start_write_blocks+0xe4>)
  401cb0:	9302      	str	r3, [sp, #8]
	xdmac_configure_transfer(XDMAC, CONF_HSMCI_XDMAC_CHANNEL, &p_cfg);
  401cb2:	466a      	mov	r2, sp
  401cb4:	2100      	movs	r1, #0
  401cb6:	4824      	ldr	r0, [pc, #144]	; (401d48 <hsmci_start_write_blocks+0xd8>)
  401cb8:	4b27      	ldr	r3, [pc, #156]	; (401d58 <hsmci_start_write_blocks+0xe8>)
  401cba:	4798      	blx	r3
    ccsidr  = SCB->CCSIDR;
  401cbc:	4b27      	ldr	r3, [pc, #156]	; (401d5c <hsmci_start_write_blocks+0xec>)
  401cbe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  401cc2:	f3c3 374e 	ubfx	r7, r3, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  401cc6:	f003 0007 	and.w	r0, r3, #7
  401cca:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  401ccc:	f3c3 0ec9 	ubfx	lr, r3, #3, #10
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  401cd0:	fabe fc8e 	clz	ip, lr
    wshift  = __CLZ(ways) & 0x1f;
  401cd4:	f00c 0c1f 	and.w	ip, ip, #31
  __ASM volatile ("dsb");
  401cd8:	f3bf 8f4f 	dsb	sy
  401cdc:	f04f 34ff 	mov.w	r4, #4294967295
  401ce0:	fa04 f800 	lsl.w	r8, r4, r0
  401ce4:	fa07 f000 	lsl.w	r0, r7, r0
  401ce8:	fa04 f40c 	lsl.w	r4, r4, ip
  401cec:	fa0e fc0c 	lsl.w	ip, lr, ip
              SCB->DCCISW = sw;
  401cf0:	4e1a      	ldr	r6, [pc, #104]	; (401d5c <hsmci_start_write_blocks+0xec>)
         int32_t tmpways = ways;
  401cf2:	4672      	mov	r2, lr
  401cf4:	4663      	mov	r3, ip
              sw = ((tmpways << wshift) | (sets << sshift));
  401cf6:	ea43 0100 	orr.w	r1, r3, r0
              SCB->DCCISW = sw;
  401cfa:	f8c6 1274 	str.w	r1, [r6, #628]	; 0x274
            } while(tmpways--);
  401cfe:	3a01      	subs	r2, #1
  401d00:	4423      	add	r3, r4
  401d02:	f1b2 3fff 	cmp.w	r2, #4294967295
  401d06:	d1f6      	bne.n	401cf6 <hsmci_start_write_blocks+0x86>
        } while(sets--);
  401d08:	3f01      	subs	r7, #1
  401d0a:	4440      	add	r0, r8
  401d0c:	f1b7 3fff 	cmp.w	r7, #4294967295
  401d10:	d1ef      	bne.n	401cf2 <hsmci_start_write_blocks+0x82>
  401d12:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401d16:	f3bf 8f6f 	isb	sy
	xdmac->XDMAC_GE = (XDMAC_GE_EN0 << channel_num);
  401d1a:	2001      	movs	r0, #1
  401d1c:	4b0a      	ldr	r3, [pc, #40]	; (401d48 <hsmci_start_write_blocks+0xd8>)
  401d1e:	61d8      	str	r0, [r3, #28]
	xdmac_channel_enable(XDMAC, CONF_HSMCI_XDMAC_CHANNEL);
	hsmci_transfert_pos += nb_data;
  401d20:	4a0f      	ldr	r2, [pc, #60]	; (401d60 <hsmci_start_write_blocks+0xf0>)
  401d22:	6813      	ldr	r3, [r2, #0]
  401d24:	442b      	add	r3, r5
  401d26:	6013      	str	r3, [r2, #0]
	return true;
}
  401d28:	b008      	add	sp, #32
  401d2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		p_cfg.mbr_cfg = XDMAC_CC_TYPE_PER_TRAN
  401d2e:	4b0d      	ldr	r3, [pc, #52]	; (401d64 <hsmci_start_write_blocks+0xf4>)
  401d30:	9303      	str	r3, [sp, #12]
		p_cfg.mbr_ubc = nb_data;
  401d32:	9500      	str	r5, [sp, #0]
		HSMCI->HSMCI_MR |= HSMCI_MR_FBYTE;
  401d34:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  401d38:	6853      	ldr	r3, [r2, #4]
  401d3a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  401d3e:	6053      	str	r3, [r2, #4]
  401d40:	e7b4      	b.n	401cac <hsmci_start_write_blocks+0x3c>
  401d42:	bf00      	nop
  401d44:	00407695 	.word	0x00407695
  401d48:	40078000 	.word	0x40078000
  401d4c:	20400a26 	.word	0x20400a26
  401d50:	00015011 	.word	0x00015011
  401d54:	40000200 	.word	0x40000200
  401d58:	00402907 	.word	0x00402907
  401d5c:	e000ed00 	.word	0xe000ed00
  401d60:	20400a2c 	.word	0x20400a2c
  401d64:	00014011 	.word	0x00014011

00401d68 <hsmci_wait_end_of_write_blocks>:

bool hsmci_wait_end_of_write_blocks(void)
{
  401d68:	b570      	push	{r4, r5, r6, lr}
			hsmci_reset();
			// Disable XDMAC
			xdmac_channel_disable(XDMAC, CONF_HSMCI_XDMAC_CHANNEL);
			return false;
		}
		if (((uint32_t)hsmci_block_size * hsmci_nb_block) > hsmci_transfert_pos) {
  401d6a:	4b12      	ldr	r3, [pc, #72]	; (401db4 <hsmci_wait_end_of_write_blocks+0x4c>)
  401d6c:	881b      	ldrh	r3, [r3, #0]
  401d6e:	4a12      	ldr	r2, [pc, #72]	; (401db8 <hsmci_wait_end_of_write_blocks+0x50>)
  401d70:	8812      	ldrh	r2, [r2, #0]
  401d72:	fb02 f203 	mul.w	r2, r2, r3
  401d76:	4b11      	ldr	r3, [pc, #68]	; (401dbc <hsmci_wait_end_of_write_blocks+0x54>)
  401d78:	681c      	ldr	r4, [r3, #0]
		sr = HSMCI->HSMCI_SR;
  401d7a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  401d7e:	4910      	ldr	r1, [pc, #64]	; (401dc0 <hsmci_wait_end_of_write_blocks+0x58>)
	return xdmac->XDMAC_CHID[channel_num].XDMAC_CIS;
  401d80:	4e10      	ldr	r6, [pc, #64]	; (401dc4 <hsmci_wait_end_of_write_blocks+0x5c>)
  401d82:	e009      	b.n	401d98 <hsmci_wait_end_of_write_blocks+0x30>
			hsmci_reset();
  401d84:	4b10      	ldr	r3, [pc, #64]	; (401dc8 <hsmci_wait_end_of_write_blocks+0x60>)
  401d86:	4798      	blx	r3
	xdmac->XDMAC_GD =(XDMAC_GD_DI0 << channel_num);
  401d88:	2201      	movs	r2, #1
  401d8a:	4b0e      	ldr	r3, [pc, #56]	; (401dc4 <hsmci_wait_end_of_write_blocks+0x5c>)
  401d8c:	621a      	str	r2, [r3, #32]
			return false;
  401d8e:	2000      	movs	r0, #0
  401d90:	bd70      	pop	{r4, r5, r6, pc}
			dma_sr = xdmac_channel_get_interrupt_status(XDMAC, CONF_HSMCI_XDMAC_CHANNEL);
			if (dma_sr & XDMAC_CIS_BIS) {
				return true;
			}
		}
	} while (!(sr & HSMCI_SR_XFRDONE));
  401d92:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
  401d96:	d10a      	bne.n	401dae <hsmci_wait_end_of_write_blocks+0x46>
		sr = HSMCI->HSMCI_SR;
  401d98:	6c03      	ldr	r3, [r0, #64]	; 0x40
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  401d9a:	420b      	tst	r3, r1
  401d9c:	d1f2      	bne.n	401d84 <hsmci_wait_end_of_write_blocks+0x1c>
		if (((uint32_t)hsmci_block_size * hsmci_nb_block) > hsmci_transfert_pos) {
  401d9e:	42a2      	cmp	r2, r4
  401da0:	d9f7      	bls.n	401d92 <hsmci_wait_end_of_write_blocks+0x2a>
	return xdmac->XDMAC_CHID[channel_num].XDMAC_CIS;
  401da2:	6df5      	ldr	r5, [r6, #92]	; 0x5c
			if (dma_sr & XDMAC_CIS_BIS) {
  401da4:	f015 0f01 	tst.w	r5, #1
  401da8:	d0f3      	beq.n	401d92 <hsmci_wait_end_of_write_blocks+0x2a>
				return true;
  401daa:	2001      	movs	r0, #1

	return true;
}
  401dac:	bd70      	pop	{r4, r5, r6, pc}
	return true;
  401dae:	2001      	movs	r0, #1
  401db0:	bd70      	pop	{r4, r5, r6, pc}
  401db2:	bf00      	nop
  401db4:	20400a26 	.word	0x20400a26
  401db8:	20400a28 	.word	0x20400a28
  401dbc:	20400a2c 	.word	0x20400a2c
  401dc0:	c0600000 	.word	0xc0600000
  401dc4:	40078000 	.word	0x40078000
  401dc8:	0040178d 	.word	0x0040178d

00401dcc <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  401dcc:	6301      	str	r1, [r0, #48]	; 0x30
  401dce:	4770      	bx	lr

00401dd0 <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  401dd0:	6341      	str	r1, [r0, #52]	; 0x34
  401dd2:	4770      	bx	lr

00401dd4 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  401dd4:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  401dd6:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  401dda:	d03a      	beq.n	401e52 <pio_set_peripheral+0x7e>
  401ddc:	d813      	bhi.n	401e06 <pio_set_peripheral+0x32>
  401dde:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  401de2:	d025      	beq.n	401e30 <pio_set_peripheral+0x5c>
  401de4:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  401de8:	d10a      	bne.n	401e00 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401dea:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401dec:	4313      	orrs	r3, r2
  401dee:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401df0:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401df2:	6f41      	ldr	r1, [r0, #116]	; 0x74
  401df4:	400b      	ands	r3, r1
  401df6:	ea23 0302 	bic.w	r3, r3, r2
  401dfa:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  401dfc:	6042      	str	r2, [r0, #4]
  401dfe:	4770      	bx	lr
	switch (ul_type) {
  401e00:	2900      	cmp	r1, #0
  401e02:	d1fb      	bne.n	401dfc <pio_set_peripheral+0x28>
  401e04:	4770      	bx	lr
  401e06:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  401e0a:	d021      	beq.n	401e50 <pio_set_peripheral+0x7c>
  401e0c:	d809      	bhi.n	401e22 <pio_set_peripheral+0x4e>
  401e0e:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  401e12:	d1f3      	bne.n	401dfc <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  401e14:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401e16:	4313      	orrs	r3, r2
  401e18:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  401e1a:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401e1c:	4313      	orrs	r3, r2
  401e1e:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  401e20:	e7ec      	b.n	401dfc <pio_set_peripheral+0x28>
	switch (ul_type) {
  401e22:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  401e26:	d013      	beq.n	401e50 <pio_set_peripheral+0x7c>
  401e28:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  401e2c:	d010      	beq.n	401e50 <pio_set_peripheral+0x7c>
  401e2e:	e7e5      	b.n	401dfc <pio_set_peripheral+0x28>
{
  401e30:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  401e32:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401e34:	6f04      	ldr	r4, [r0, #112]	; 0x70
  401e36:	43d3      	mvns	r3, r2
  401e38:	4021      	ands	r1, r4
  401e3a:	461c      	mov	r4, r3
  401e3c:	4019      	ands	r1, r3
  401e3e:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  401e40:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401e42:	6f41      	ldr	r1, [r0, #116]	; 0x74
  401e44:	400b      	ands	r3, r1
  401e46:	4023      	ands	r3, r4
  401e48:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  401e4a:	6042      	str	r2, [r0, #4]
}
  401e4c:	f85d 4b04 	ldr.w	r4, [sp], #4
  401e50:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  401e52:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401e54:	6f01      	ldr	r1, [r0, #112]	; 0x70
  401e56:	400b      	ands	r3, r1
  401e58:	ea23 0302 	bic.w	r3, r3, r2
  401e5c:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  401e5e:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401e60:	4313      	orrs	r3, r2
  401e62:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  401e64:	e7ca      	b.n	401dfc <pio_set_peripheral+0x28>

00401e66 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  401e66:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  401e68:	f012 0f01 	tst.w	r2, #1
  401e6c:	d10d      	bne.n	401e8a <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  401e6e:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401e70:	f012 0f0a 	tst.w	r2, #10
  401e74:	d00b      	beq.n	401e8e <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  401e76:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  401e78:	f012 0f02 	tst.w	r2, #2
  401e7c:	d109      	bne.n	401e92 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  401e7e:	f012 0f08 	tst.w	r2, #8
  401e82:	d008      	beq.n	401e96 <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  401e84:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  401e88:	e005      	b.n	401e96 <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  401e8a:	6641      	str	r1, [r0, #100]	; 0x64
  401e8c:	e7f0      	b.n	401e70 <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  401e8e:	6241      	str	r1, [r0, #36]	; 0x24
  401e90:	e7f2      	b.n	401e78 <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  401e92:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  401e96:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  401e98:	6001      	str	r1, [r0, #0]
  401e9a:	4770      	bx	lr

00401e9c <pio_set_output>:
{
  401e9c:	b410      	push	{r4}
  401e9e:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  401ea0:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  401ea2:	b94c      	cbnz	r4, 401eb8 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  401ea4:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  401ea6:	b14b      	cbz	r3, 401ebc <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  401ea8:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  401eaa:	b94a      	cbnz	r2, 401ec0 <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  401eac:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  401eae:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  401eb0:	6001      	str	r1, [r0, #0]
}
  401eb2:	f85d 4b04 	ldr.w	r4, [sp], #4
  401eb6:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  401eb8:	6641      	str	r1, [r0, #100]	; 0x64
  401eba:	e7f4      	b.n	401ea6 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  401ebc:	6541      	str	r1, [r0, #84]	; 0x54
  401ebe:	e7f4      	b.n	401eaa <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  401ec0:	6301      	str	r1, [r0, #48]	; 0x30
  401ec2:	e7f4      	b.n	401eae <pio_set_output+0x12>

00401ec4 <pio_configure>:
{
  401ec4:	b570      	push	{r4, r5, r6, lr}
  401ec6:	b082      	sub	sp, #8
  401ec8:	4605      	mov	r5, r0
  401eca:	4616      	mov	r6, r2
  401ecc:	461c      	mov	r4, r3
	switch (ul_type) {
  401ece:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  401ed2:	d014      	beq.n	401efe <pio_configure+0x3a>
  401ed4:	d90a      	bls.n	401eec <pio_configure+0x28>
  401ed6:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  401eda:	d024      	beq.n	401f26 <pio_configure+0x62>
  401edc:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  401ee0:	d021      	beq.n	401f26 <pio_configure+0x62>
  401ee2:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  401ee6:	d017      	beq.n	401f18 <pio_configure+0x54>
		return 0;
  401ee8:	2000      	movs	r0, #0
  401eea:	e01a      	b.n	401f22 <pio_configure+0x5e>
	switch (ul_type) {
  401eec:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  401ef0:	d005      	beq.n	401efe <pio_configure+0x3a>
  401ef2:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  401ef6:	d002      	beq.n	401efe <pio_configure+0x3a>
  401ef8:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  401efc:	d1f4      	bne.n	401ee8 <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  401efe:	4632      	mov	r2, r6
  401f00:	4628      	mov	r0, r5
  401f02:	4b11      	ldr	r3, [pc, #68]	; (401f48 <pio_configure+0x84>)
  401f04:	4798      	blx	r3
	if (ul_pull_up_enable) {
  401f06:	f014 0f01 	tst.w	r4, #1
  401f0a:	d102      	bne.n	401f12 <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  401f0c:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  401f0e:	2001      	movs	r0, #1
  401f10:	e007      	b.n	401f22 <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  401f12:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  401f14:	2001      	movs	r0, #1
  401f16:	e004      	b.n	401f22 <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  401f18:	461a      	mov	r2, r3
  401f1a:	4631      	mov	r1, r6
  401f1c:	4b0b      	ldr	r3, [pc, #44]	; (401f4c <pio_configure+0x88>)
  401f1e:	4798      	blx	r3
	return 1;
  401f20:	2001      	movs	r0, #1
}
  401f22:	b002      	add	sp, #8
  401f24:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  401f26:	f004 0301 	and.w	r3, r4, #1
  401f2a:	9300      	str	r3, [sp, #0]
  401f2c:	f3c4 0380 	ubfx	r3, r4, #2, #1
  401f30:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  401f34:	bf14      	ite	ne
  401f36:	2200      	movne	r2, #0
  401f38:	2201      	moveq	r2, #1
  401f3a:	4631      	mov	r1, r6
  401f3c:	4628      	mov	r0, r5
  401f3e:	4c04      	ldr	r4, [pc, #16]	; (401f50 <pio_configure+0x8c>)
  401f40:	47a0      	blx	r4
	return 1;
  401f42:	2001      	movs	r0, #1
		break;
  401f44:	e7ed      	b.n	401f22 <pio_configure+0x5e>
  401f46:	bf00      	nop
  401f48:	00401dd5 	.word	0x00401dd5
  401f4c:	00401e67 	.word	0x00401e67
  401f50:	00401e9d 	.word	0x00401e9d

00401f54 <pio_get_output_data_status>:
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  401f54:	6b83      	ldr	r3, [r0, #56]	; 0x38
  401f56:	420b      	tst	r3, r1
}
  401f58:	bf14      	ite	ne
  401f5a:	2001      	movne	r0, #1
  401f5c:	2000      	moveq	r0, #0
  401f5e:	4770      	bx	lr

00401f60 <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  401f60:	f012 0f10 	tst.w	r2, #16
  401f64:	d012      	beq.n	401f8c <pio_configure_interrupt+0x2c>
		p_pio->PIO_AIMER = ul_mask;
  401f66:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  401f6a:	f012 0f20 	tst.w	r2, #32
  401f6e:	d007      	beq.n	401f80 <pio_configure_interrupt+0x20>
			p_pio->PIO_REHLSR = ul_mask;
  401f70:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
		if (ul_attr & PIO_IT_EDGE) {
  401f74:	f012 0f40 	tst.w	r2, #64	; 0x40
  401f78:	d005      	beq.n	401f86 <pio_configure_interrupt+0x26>
			p_pio->PIO_ESR = ul_mask;
  401f7a:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  401f7e:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  401f80:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  401f84:	e7f6      	b.n	401f74 <pio_configure_interrupt+0x14>
			p_pio->PIO_LSR = ul_mask;
  401f86:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  401f8a:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  401f8c:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  401f90:	4770      	bx	lr

00401f92 <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  401f92:	6401      	str	r1, [r0, #64]	; 0x40
  401f94:	4770      	bx	lr

00401f96 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  401f96:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  401f98:	4770      	bx	lr

00401f9a <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  401f9a:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  401f9c:	4770      	bx	lr
	...

00401fa0 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  401fa0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401fa4:	4604      	mov	r4, r0
  401fa6:	460f      	mov	r7, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  401fa8:	4b0e      	ldr	r3, [pc, #56]	; (401fe4 <pio_handler_process+0x44>)
  401faa:	4798      	blx	r3
  401fac:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  401fae:	4620      	mov	r0, r4
  401fb0:	4b0d      	ldr	r3, [pc, #52]	; (401fe8 <pio_handler_process+0x48>)
  401fb2:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  401fb4:	4005      	ands	r5, r0
  401fb6:	d013      	beq.n	401fe0 <pio_handler_process+0x40>
  401fb8:	4c0c      	ldr	r4, [pc, #48]	; (401fec <pio_handler_process+0x4c>)
  401fba:	f504 78f8 	add.w	r8, r4, #496	; 0x1f0
  401fbe:	e003      	b.n	401fc8 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  401fc0:	4544      	cmp	r4, r8
  401fc2:	d00d      	beq.n	401fe0 <pio_handler_process+0x40>
  401fc4:	3410      	adds	r4, #16
		while (status != 0) {
  401fc6:	b15d      	cbz	r5, 401fe0 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  401fc8:	6820      	ldr	r0, [r4, #0]
  401fca:	42b8      	cmp	r0, r7
  401fcc:	d1f8      	bne.n	401fc0 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401fce:	6861      	ldr	r1, [r4, #4]
  401fd0:	4229      	tst	r1, r5
  401fd2:	d0f5      	beq.n	401fc0 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401fd4:	68e3      	ldr	r3, [r4, #12]
  401fd6:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401fd8:	6863      	ldr	r3, [r4, #4]
  401fda:	ea25 0503 	bic.w	r5, r5, r3
  401fde:	e7ef      	b.n	401fc0 <pio_handler_process+0x20>
  401fe0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401fe4:	00401f97 	.word	0x00401f97
  401fe8:	00401f9b 	.word	0x00401f9b
  401fec:	20400a30 	.word	0x20400a30

00401ff0 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  401ff0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  401ff2:	4c18      	ldr	r4, [pc, #96]	; (402054 <pio_handler_set+0x64>)
  401ff4:	6826      	ldr	r6, [r4, #0]
  401ff6:	2e1f      	cmp	r6, #31
  401ff8:	d82a      	bhi.n	402050 <pio_handler_set+0x60>
  401ffa:	f04f 0c00 	mov.w	ip, #0
  401ffe:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  402000:	4f15      	ldr	r7, [pc, #84]	; (402058 <pio_handler_set+0x68>)
  402002:	e004      	b.n	40200e <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  402004:	3401      	adds	r4, #1
  402006:	b2e4      	uxtb	r4, r4
  402008:	46a4      	mov	ip, r4
  40200a:	42a6      	cmp	r6, r4
  40200c:	d309      	bcc.n	402022 <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  40200e:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  402010:	0125      	lsls	r5, r4, #4
  402012:	597d      	ldr	r5, [r7, r5]
  402014:	428d      	cmp	r5, r1
  402016:	d1f5      	bne.n	402004 <pio_handler_set+0x14>
  402018:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  40201c:	686d      	ldr	r5, [r5, #4]
  40201e:	4295      	cmp	r5, r2
  402020:	d1f0      	bne.n	402004 <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  402022:	4d0d      	ldr	r5, [pc, #52]	; (402058 <pio_handler_set+0x68>)
  402024:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  402028:	eb05 040e 	add.w	r4, r5, lr
  40202c:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  402030:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  402032:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  402034:	9906      	ldr	r1, [sp, #24]
  402036:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  402038:	3601      	adds	r6, #1
  40203a:	4566      	cmp	r6, ip
  40203c:	d005      	beq.n	40204a <pio_handler_set+0x5a>
  40203e:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  402040:	461a      	mov	r2, r3
  402042:	4b06      	ldr	r3, [pc, #24]	; (40205c <pio_handler_set+0x6c>)
  402044:	4798      	blx	r3

	return 0;
  402046:	2000      	movs	r0, #0
  402048:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  40204a:	4902      	ldr	r1, [pc, #8]	; (402054 <pio_handler_set+0x64>)
  40204c:	600e      	str	r6, [r1, #0]
  40204e:	e7f6      	b.n	40203e <pio_handler_set+0x4e>
		return 1;
  402050:	2001      	movs	r0, #1
}
  402052:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402054:	20400c30 	.word	0x20400c30
  402058:	20400a30 	.word	0x20400a30
  40205c:	00401f61 	.word	0x00401f61

00402060 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  402060:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  402062:	210a      	movs	r1, #10
  402064:	4801      	ldr	r0, [pc, #4]	; (40206c <PIOA_Handler+0xc>)
  402066:	4b02      	ldr	r3, [pc, #8]	; (402070 <PIOA_Handler+0x10>)
  402068:	4798      	blx	r3
  40206a:	bd08      	pop	{r3, pc}
  40206c:	400e0e00 	.word	0x400e0e00
  402070:	00401fa1 	.word	0x00401fa1

00402074 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  402074:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  402076:	210b      	movs	r1, #11
  402078:	4801      	ldr	r0, [pc, #4]	; (402080 <PIOB_Handler+0xc>)
  40207a:	4b02      	ldr	r3, [pc, #8]	; (402084 <PIOB_Handler+0x10>)
  40207c:	4798      	blx	r3
  40207e:	bd08      	pop	{r3, pc}
  402080:	400e1000 	.word	0x400e1000
  402084:	00401fa1 	.word	0x00401fa1

00402088 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  402088:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  40208a:	210c      	movs	r1, #12
  40208c:	4801      	ldr	r0, [pc, #4]	; (402094 <PIOC_Handler+0xc>)
  40208e:	4b02      	ldr	r3, [pc, #8]	; (402098 <PIOC_Handler+0x10>)
  402090:	4798      	blx	r3
  402092:	bd08      	pop	{r3, pc}
  402094:	400e1200 	.word	0x400e1200
  402098:	00401fa1 	.word	0x00401fa1

0040209c <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  40209c:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  40209e:	2110      	movs	r1, #16
  4020a0:	4801      	ldr	r0, [pc, #4]	; (4020a8 <PIOD_Handler+0xc>)
  4020a2:	4b02      	ldr	r3, [pc, #8]	; (4020ac <PIOD_Handler+0x10>)
  4020a4:	4798      	blx	r3
  4020a6:	bd08      	pop	{r3, pc}
  4020a8:	400e1400 	.word	0x400e1400
  4020ac:	00401fa1 	.word	0x00401fa1

004020b0 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  4020b0:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  4020b2:	2111      	movs	r1, #17
  4020b4:	4801      	ldr	r0, [pc, #4]	; (4020bc <PIOE_Handler+0xc>)
  4020b6:	4b02      	ldr	r3, [pc, #8]	; (4020c0 <PIOE_Handler+0x10>)
  4020b8:	4798      	blx	r3
  4020ba:	bd08      	pop	{r3, pc}
  4020bc:	400e1600 	.word	0x400e1600
  4020c0:	00401fa1 	.word	0x00401fa1

004020c4 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  4020c4:	2803      	cmp	r0, #3
  4020c6:	d011      	beq.n	4020ec <pmc_mck_set_division+0x28>
  4020c8:	2804      	cmp	r0, #4
  4020ca:	d012      	beq.n	4020f2 <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  4020cc:	2802      	cmp	r0, #2
  4020ce:	bf0c      	ite	eq
  4020d0:	f44f 7180 	moveq.w	r1, #256	; 0x100
  4020d4:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  4020d6:	4a08      	ldr	r2, [pc, #32]	; (4020f8 <pmc_mck_set_division+0x34>)
  4020d8:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4020da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  4020de:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  4020e0:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4020e2:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4020e4:	f013 0f08 	tst.w	r3, #8
  4020e8:	d0fb      	beq.n	4020e2 <pmc_mck_set_division+0x1e>
}
  4020ea:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  4020ec:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  4020f0:	e7f1      	b.n	4020d6 <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  4020f2:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  4020f6:	e7ee      	b.n	4020d6 <pmc_mck_set_division+0x12>
  4020f8:	400e0600 	.word	0x400e0600

004020fc <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  4020fc:	4a17      	ldr	r2, [pc, #92]	; (40215c <pmc_switch_mck_to_pllack+0x60>)
  4020fe:	6b13      	ldr	r3, [r2, #48]	; 0x30
  402100:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  402104:	4318      	orrs	r0, r3
  402106:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402108:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40210a:	f013 0f08 	tst.w	r3, #8
  40210e:	d10a      	bne.n	402126 <pmc_switch_mck_to_pllack+0x2a>
  402110:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  402114:	4911      	ldr	r1, [pc, #68]	; (40215c <pmc_switch_mck_to_pllack+0x60>)
  402116:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  402118:	f012 0f08 	tst.w	r2, #8
  40211c:	d103      	bne.n	402126 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40211e:	3b01      	subs	r3, #1
  402120:	d1f9      	bne.n	402116 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  402122:	2001      	movs	r0, #1
  402124:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  402126:	4a0d      	ldr	r2, [pc, #52]	; (40215c <pmc_switch_mck_to_pllack+0x60>)
  402128:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40212a:	f023 0303 	bic.w	r3, r3, #3
  40212e:	f043 0302 	orr.w	r3, r3, #2
  402132:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402134:	6e93      	ldr	r3, [r2, #104]	; 0x68
  402136:	f013 0f08 	tst.w	r3, #8
  40213a:	d10a      	bne.n	402152 <pmc_switch_mck_to_pllack+0x56>
  40213c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  402140:	4906      	ldr	r1, [pc, #24]	; (40215c <pmc_switch_mck_to_pllack+0x60>)
  402142:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  402144:	f012 0f08 	tst.w	r2, #8
  402148:	d105      	bne.n	402156 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40214a:	3b01      	subs	r3, #1
  40214c:	d1f9      	bne.n	402142 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  40214e:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  402150:	4770      	bx	lr
	return 0;
  402152:	2000      	movs	r0, #0
  402154:	4770      	bx	lr
  402156:	2000      	movs	r0, #0
  402158:	4770      	bx	lr
  40215a:	bf00      	nop
  40215c:	400e0600 	.word	0x400e0600

00402160 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  402160:	b9a0      	cbnz	r0, 40218c <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  402162:	480e      	ldr	r0, [pc, #56]	; (40219c <pmc_switch_mainck_to_xtal+0x3c>)
  402164:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  402166:	0209      	lsls	r1, r1, #8
  402168:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40216a:	4a0d      	ldr	r2, [pc, #52]	; (4021a0 <pmc_switch_mainck_to_xtal+0x40>)
  40216c:	401a      	ands	r2, r3
  40216e:	4b0d      	ldr	r3, [pc, #52]	; (4021a4 <pmc_switch_mainck_to_xtal+0x44>)
  402170:	4313      	orrs	r3, r2
  402172:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  402174:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  402176:	4602      	mov	r2, r0
  402178:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40217a:	f013 0f01 	tst.w	r3, #1
  40217e:	d0fb      	beq.n	402178 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  402180:	4a06      	ldr	r2, [pc, #24]	; (40219c <pmc_switch_mainck_to_xtal+0x3c>)
  402182:	6a11      	ldr	r1, [r2, #32]
  402184:	4b08      	ldr	r3, [pc, #32]	; (4021a8 <pmc_switch_mainck_to_xtal+0x48>)
  402186:	430b      	orrs	r3, r1
  402188:	6213      	str	r3, [r2, #32]
  40218a:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40218c:	4903      	ldr	r1, [pc, #12]	; (40219c <pmc_switch_mainck_to_xtal+0x3c>)
  40218e:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  402190:	4a06      	ldr	r2, [pc, #24]	; (4021ac <pmc_switch_mainck_to_xtal+0x4c>)
  402192:	401a      	ands	r2, r3
  402194:	4b06      	ldr	r3, [pc, #24]	; (4021b0 <pmc_switch_mainck_to_xtal+0x50>)
  402196:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  402198:	620b      	str	r3, [r1, #32]
  40219a:	4770      	bx	lr
  40219c:	400e0600 	.word	0x400e0600
  4021a0:	ffc8fffc 	.word	0xffc8fffc
  4021a4:	00370001 	.word	0x00370001
  4021a8:	01370000 	.word	0x01370000
  4021ac:	fec8fffc 	.word	0xfec8fffc
  4021b0:	01370002 	.word	0x01370002

004021b4 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4021b4:	4b02      	ldr	r3, [pc, #8]	; (4021c0 <pmc_osc_is_ready_mainck+0xc>)
  4021b6:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4021b8:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  4021bc:	4770      	bx	lr
  4021be:	bf00      	nop
  4021c0:	400e0600 	.word	0x400e0600

004021c4 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4021c4:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4021c8:	4b01      	ldr	r3, [pc, #4]	; (4021d0 <pmc_disable_pllack+0xc>)
  4021ca:	629a      	str	r2, [r3, #40]	; 0x28
  4021cc:	4770      	bx	lr
  4021ce:	bf00      	nop
  4021d0:	400e0600 	.word	0x400e0600

004021d4 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4021d4:	4b02      	ldr	r3, [pc, #8]	; (4021e0 <pmc_is_locked_pllack+0xc>)
  4021d6:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4021d8:	f000 0002 	and.w	r0, r0, #2
  4021dc:	4770      	bx	lr
  4021de:	bf00      	nop
  4021e0:	400e0600 	.word	0x400e0600

004021e4 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  4021e4:	283f      	cmp	r0, #63	; 0x3f
  4021e6:	d81e      	bhi.n	402226 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  4021e8:	281f      	cmp	r0, #31
  4021ea:	d80c      	bhi.n	402206 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  4021ec:	4b11      	ldr	r3, [pc, #68]	; (402234 <pmc_enable_periph_clk+0x50>)
  4021ee:	699a      	ldr	r2, [r3, #24]
  4021f0:	2301      	movs	r3, #1
  4021f2:	4083      	lsls	r3, r0
  4021f4:	4393      	bics	r3, r2
  4021f6:	d018      	beq.n	40222a <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  4021f8:	2301      	movs	r3, #1
  4021fa:	fa03 f000 	lsl.w	r0, r3, r0
  4021fe:	4b0d      	ldr	r3, [pc, #52]	; (402234 <pmc_enable_periph_clk+0x50>)
  402200:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  402202:	2000      	movs	r0, #0
  402204:	4770      	bx	lr
		ul_id -= 32;
  402206:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  402208:	4b0a      	ldr	r3, [pc, #40]	; (402234 <pmc_enable_periph_clk+0x50>)
  40220a:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  40220e:	2301      	movs	r3, #1
  402210:	4083      	lsls	r3, r0
  402212:	4393      	bics	r3, r2
  402214:	d00b      	beq.n	40222e <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  402216:	2301      	movs	r3, #1
  402218:	fa03 f000 	lsl.w	r0, r3, r0
  40221c:	4b05      	ldr	r3, [pc, #20]	; (402234 <pmc_enable_periph_clk+0x50>)
  40221e:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  402222:	2000      	movs	r0, #0
  402224:	4770      	bx	lr
		return 1;
  402226:	2001      	movs	r0, #1
  402228:	4770      	bx	lr
	return 0;
  40222a:	2000      	movs	r0, #0
  40222c:	4770      	bx	lr
  40222e:	2000      	movs	r0, #0
}
  402230:	4770      	bx	lr
  402232:	bf00      	nop
  402234:	400e0600 	.word	0x400e0600

00402238 <rtc_set_hour_mode>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_mode 1 for 12-hour mode, 0 for 24-hour mode.
 */
void rtc_set_hour_mode(Rtc *p_rtc, uint32_t ul_mode)
{
	if (ul_mode) {
  402238:	b921      	cbnz	r1, 402244 <rtc_set_hour_mode+0xc>
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
	} else {
		p_rtc->RTC_MR &= (~RTC_MR_HRMOD);
  40223a:	6843      	ldr	r3, [r0, #4]
  40223c:	f023 0301 	bic.w	r3, r3, #1
  402240:	6043      	str	r3, [r0, #4]
  402242:	4770      	bx	lr
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
  402244:	6843      	ldr	r3, [r0, #4]
  402246:	f043 0301 	orr.w	r3, r3, #1
  40224a:	6043      	str	r3, [r0, #4]
  40224c:	4770      	bx	lr

0040224e <rtc_enable_interrupt>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_sources Interrupts to be enabled.
 */
void rtc_enable_interrupt(Rtc *p_rtc, uint32_t ul_sources)
{
	p_rtc->RTC_IER = ul_sources;
  40224e:	6201      	str	r1, [r0, #32]
  402250:	4770      	bx	lr

00402252 <rtc_get_time>:
 * \param pul_minute Current minute.
 * \param pul_second Current second.
 */
void rtc_get_time(Rtc *p_rtc, uint32_t *pul_hour, uint32_t *pul_minute,
		uint32_t *pul_second)
{
  402252:	b430      	push	{r4, r5}
	uint32_t ul_time;
	uint32_t ul_temp;

	/* Get the current RTC time (multiple reads are necessary to insure a stable value). */
	ul_time = p_rtc->RTC_TIMR;
  402254:	6885      	ldr	r5, [r0, #8]
	while (ul_time != p_rtc->RTC_TIMR) {
  402256:	6884      	ldr	r4, [r0, #8]
  402258:	42a5      	cmp	r5, r4
  40225a:	d003      	beq.n	402264 <rtc_get_time+0x12>
		ul_time = p_rtc->RTC_TIMR;
  40225c:	6885      	ldr	r5, [r0, #8]
	while (ul_time != p_rtc->RTC_TIMR) {
  40225e:	6884      	ldr	r4, [r0, #8]
  402260:	42ac      	cmp	r4, r5
  402262:	d1fb      	bne.n	40225c <rtc_get_time+0xa>
	}

	/* Hour */
	if (pul_hour) {
  402264:	b161      	cbz	r1, 402280 <rtc_get_time+0x2e>
		ul_temp = (ul_time & RTC_TIMR_HOUR_Msk) >> RTC_TIMR_HOUR_Pos;
		*pul_hour = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  402266:	f3c4 5001 	ubfx	r0, r4, #20, #2
  40226a:	eb00 0580 	add.w	r5, r0, r0, lsl #2
  40226e:	f3c4 4003 	ubfx	r0, r4, #16, #4
  402272:	eb00 0045 	add.w	r0, r0, r5, lsl #1

		if ((ul_time & RTC_TIMR_AMPM) == RTC_TIMR_AMPM) {
  402276:	f414 0f80 	tst.w	r4, #4194304	; 0x400000
			*pul_hour += 12;
  40227a:	bf18      	it	ne
  40227c:	300c      	addne	r0, #12
  40227e:	6008      	str	r0, [r1, #0]
		}
	}

	/* Minute */
	if (pul_minute) {
  402280:	b142      	cbz	r2, 402294 <rtc_get_time+0x42>
		ul_temp = (ul_time & RTC_TIMR_MIN_Msk) >> RTC_TIMR_MIN_Pos;
		*pul_minute = (ul_temp >> BCD_SHIFT) * BCD_FACTOR +  (ul_temp & BCD_MASK);
  402282:	f3c4 3102 	ubfx	r1, r4, #12, #3
  402286:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  40228a:	f3c4 2003 	ubfx	r0, r4, #8, #4
  40228e:	eb00 0141 	add.w	r1, r0, r1, lsl #1
  402292:	6011      	str	r1, [r2, #0]
	}

	/* Second */
	if (pul_second) {
  402294:	b143      	cbz	r3, 4022a8 <rtc_get_time+0x56>
		ul_temp = (ul_time & RTC_TIMR_SEC_Msk) >> RTC_TIMR_SEC_Pos;
		*pul_second = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  402296:	f3c4 1202 	ubfx	r2, r4, #4, #3
  40229a:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  40229e:	f004 040f 	and.w	r4, r4, #15
  4022a2:	eb04 0442 	add.w	r4, r4, r2, lsl #1
  4022a6:	601c      	str	r4, [r3, #0]
	}
}
  4022a8:	bc30      	pop	{r4, r5}
  4022aa:	4770      	bx	lr

004022ac <rtc_set_time>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_time(Rtc *p_rtc, uint32_t ul_hour, uint32_t ul_minute,
		uint32_t ul_second)
{
  4022ac:	b4f0      	push	{r4, r5, r6, r7}
	uint32_t ul_time = 0;

	/* If 12-hour mode, set AMPM bit */
	if ((p_rtc->RTC_MR & RTC_MR_HRMOD) == RTC_MR_HRMOD) {
  4022ae:	6844      	ldr	r4, [r0, #4]
		if (ul_hour > 12) {
  4022b0:	f014 0f01 	tst.w	r4, #1
  4022b4:	d005      	beq.n	4022c2 <rtc_set_time+0x16>
  4022b6:	290c      	cmp	r1, #12
  4022b8:	d903      	bls.n	4022c2 <rtc_set_time+0x16>
			ul_hour -= 12;
  4022ba:	390c      	subs	r1, #12
			ul_time |= RTC_TIMR_AMPM;
  4022bc:	f44f 0780 	mov.w	r7, #4194304	; 0x400000
  4022c0:	e000      	b.n	4022c4 <rtc_set_time+0x18>
	uint32_t ul_time = 0;
  4022c2:	2700      	movs	r7, #0
	/* Minute */
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);

	/* Second */
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  4022c4:	4c1c      	ldr	r4, [pc, #112]	; (402338 <rtc_set_time+0x8c>)
  4022c6:	fba4 5603 	umull	r5, r6, r4, r3
  4022ca:	08f6      	lsrs	r6, r6, #3
			((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);
  4022cc:	eb06 0586 	add.w	r5, r6, r6, lsl #2
  4022d0:	eba3 0345 	sub.w	r3, r3, r5, lsl #1
  4022d4:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  4022d8:	fba4 6502 	umull	r6, r5, r4, r2
  4022dc:	08ed      	lsrs	r5, r5, #3
  4022de:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);
  4022e2:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  4022e6:	eba2 0545 	sub.w	r5, r2, r5, lsl #1
  4022ea:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  4022ee:	433b      	orrs	r3, r7
	ul_time |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  4022f0:	fba4 4201 	umull	r4, r2, r4, r1
  4022f4:	08d2      	lsrs	r2, r2, #3
  4022f6:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
			((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);
  4022fa:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  4022fe:	eba1 0142 	sub.w	r1, r1, r2, lsl #1
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  402302:	ea43 4101 	orr.w	r1, r3, r1, lsl #16

	/* Update time register. Check the spec for the flow. */
	while ((p_rtc->RTC_SR & RTC_SR_SEC) != RTC_SR_SEC);
  402306:	6983      	ldr	r3, [r0, #24]
  402308:	f013 0f04 	tst.w	r3, #4
  40230c:	d0fb      	beq.n	402306 <rtc_set_time+0x5a>
	p_rtc->RTC_CR |= RTC_CR_UPDTIM;
  40230e:	6803      	ldr	r3, [r0, #0]
  402310:	f043 0301 	orr.w	r3, r3, #1
  402314:	6003      	str	r3, [r0, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  402316:	6983      	ldr	r3, [r0, #24]
  402318:	f013 0f01 	tst.w	r3, #1
  40231c:	d0fb      	beq.n	402316 <rtc_set_time+0x6a>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  40231e:	2301      	movs	r3, #1
  402320:	61c3      	str	r3, [r0, #28]
	p_rtc->RTC_TIMR = ul_time;
  402322:	6081      	str	r1, [r0, #8]
	p_rtc->RTC_CR &= (~RTC_CR_UPDTIM);
  402324:	6803      	ldr	r3, [r0, #0]
  402326:	f023 0301 	bic.w	r3, r3, #1
  40232a:	6003      	str	r3, [r0, #0]

	return (p_rtc->RTC_VER & RTC_VER_NVTIM);
  40232c:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  40232e:	f000 0001 	and.w	r0, r0, #1
  402332:	bcf0      	pop	{r4, r5, r6, r7}
  402334:	4770      	bx	lr
  402336:	bf00      	nop
  402338:	cccccccd 	.word	0xcccccccd

0040233c <rtc_get_date>:
 * \param pul_day Current day.
 * \param pul_week Current day in current week.
 */
void rtc_get_date(Rtc *p_rtc, uint32_t *pul_year, uint32_t *pul_month,
		uint32_t *pul_day, uint32_t *pul_week)
{
  40233c:	b4f0      	push	{r4, r5, r6, r7}
  40233e:	9e04      	ldr	r6, [sp, #16]
	uint32_t ul_date;
	uint32_t ul_cent;
	uint32_t ul_temp;

	/* Get the current date (multiple reads are necessary to insure a stable value). */
	ul_date = p_rtc->RTC_CALR;
  402340:	68c5      	ldr	r5, [r0, #12]
	while (ul_date != p_rtc->RTC_CALR) {
  402342:	68c4      	ldr	r4, [r0, #12]
  402344:	42a5      	cmp	r5, r4
  402346:	d003      	beq.n	402350 <rtc_get_date+0x14>
		ul_date = p_rtc->RTC_CALR;
  402348:	68c5      	ldr	r5, [r0, #12]
	while (ul_date != p_rtc->RTC_CALR) {
  40234a:	68c4      	ldr	r4, [r0, #12]
  40234c:	42ac      	cmp	r4, r5
  40234e:	d1fb      	bne.n	402348 <rtc_get_date+0xc>
	}

	/* Retrieve year */
	if (pul_year) {
  402350:	b199      	cbz	r1, 40237a <rtc_get_date+0x3e>
		ul_temp = (ul_date & RTC_CALR_CENT_Msk) >> RTC_CALR_CENT_Pos;
		ul_cent = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
		ul_temp = (ul_date & RTC_CALR_YEAR_Msk) >> RTC_CALR_YEAR_Pos;
		*pul_year = (ul_cent * BCD_FACTOR * BCD_FACTOR) +
				(ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  402352:	f3c4 3003 	ubfx	r0, r4, #12, #4
  402356:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  40235a:	f3c4 2703 	ubfx	r7, r4, #8, #4
  40235e:	eb07 0740 	add.w	r7, r7, r0, lsl #1
		ul_cent = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  402362:	f3c4 1002 	ubfx	r0, r4, #4, #3
  402366:	eb00 0580 	add.w	r5, r0, r0, lsl #2
  40236a:	f004 000f 	and.w	r0, r4, #15
  40236e:	eb00 0045 	add.w	r0, r0, r5, lsl #1
				(ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  402372:	2564      	movs	r5, #100	; 0x64
  402374:	fb05 7000 	mla	r0, r5, r0, r7
		*pul_year = (ul_cent * BCD_FACTOR * BCD_FACTOR) +
  402378:	6008      	str	r0, [r1, #0]
	}

	/* Retrieve month */
	if (pul_month) {
  40237a:	b142      	cbz	r2, 40238e <rtc_get_date+0x52>
		ul_temp = (ul_date & RTC_CALR_MONTH_Msk) >> RTC_CALR_MONTH_Pos;
		*pul_month = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  40237c:	f3c4 5000 	ubfx	r0, r4, #20, #1
  402380:	0081      	lsls	r1, r0, #2
  402382:	4408      	add	r0, r1
  402384:	f3c4 4103 	ubfx	r1, r4, #16, #4
  402388:	eb01 0140 	add.w	r1, r1, r0, lsl #1
  40238c:	6011      	str	r1, [r2, #0]
	}

	/* Retrieve day */
	if (pul_day) {
  40238e:	b143      	cbz	r3, 4023a2 <rtc_get_date+0x66>
		ul_temp = (ul_date & RTC_CALR_DATE_Msk) >> RTC_CALR_DATE_Pos;
		*pul_day = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  402390:	f3c4 7201 	ubfx	r2, r4, #28, #2
  402394:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  402398:	f3c4 6103 	ubfx	r1, r4, #24, #4
  40239c:	eb01 0242 	add.w	r2, r1, r2, lsl #1
  4023a0:	601a      	str	r2, [r3, #0]
	}

	/* Retrieve week */
	if (pul_week) {
  4023a2:	b116      	cbz	r6, 4023aa <rtc_get_date+0x6e>
		*pul_week = ((ul_date & RTC_CALR_DAY_Msk) >> RTC_CALR_DAY_Pos);
  4023a4:	f3c4 5442 	ubfx	r4, r4, #21, #3
  4023a8:	6034      	str	r4, [r6, #0]
	}
}
  4023aa:	bcf0      	pop	{r4, r5, r6, r7}
  4023ac:	4770      	bx	lr
	...

004023b0 <rtc_set_date>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_date(Rtc *p_rtc, uint32_t ul_year, uint32_t ul_month,
		uint32_t ul_day, uint32_t ul_week)
{
  4023b0:	b470      	push	{r4, r5, r6}

	/* Week */
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);

	/* Day */
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4023b2:	4d2a      	ldr	r5, [pc, #168]	; (40245c <rtc_set_date+0xac>)
  4023b4:	fba5 4603 	umull	r4, r6, r5, r3
  4023b8:	08f6      	lsrs	r6, r6, #3
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);
  4023ba:	9c03      	ldr	r4, [sp, #12]
  4023bc:	0564      	lsls	r4, r4, #21
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4023be:	ea44 7406 	orr.w	r4, r4, r6, lsl #28
			((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);
  4023c2:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  4023c6:	eba3 0346 	sub.w	r3, r3, r6, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4023ca:	ea44 6303 	orr.w	r3, r4, r3, lsl #24
	ul_date |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  4023ce:	fba5 6402 	umull	r6, r4, r5, r2
  4023d2:	08e4      	lsrs	r4, r4, #3
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4023d4:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
			((ul_month % BCD_FACTOR) << RTC_CALR_MONTH_Pos);
  4023d8:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4023dc:	eba2 0244 	sub.w	r2, r2, r4, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4023e0:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
	ul_date |= ((ul_year / BCD_FACTOR / BCD_FACTOR / BCD_FACTOR) <<
  4023e4:	4b1e      	ldr	r3, [pc, #120]	; (402460 <rtc_set_date+0xb0>)
  4023e6:	fba3 4301 	umull	r4, r3, r3, r1
  4023ea:	099b      	lsrs	r3, r3, #6
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4023ec:	ea42 1203 	orr.w	r2, r2, r3, lsl #4
			((ul_year / BCD_FACTOR / BCD_FACTOR) % BCD_FACTOR) <<  RTC_CALR_CENT_Pos);
  4023f0:	4b1c      	ldr	r3, [pc, #112]	; (402464 <rtc_set_date+0xb4>)
  4023f2:	fba3 4301 	umull	r4, r3, r3, r1
  4023f6:	095b      	lsrs	r3, r3, #5
  4023f8:	fba5 6403 	umull	r6, r4, r5, r3
  4023fc:	08e4      	lsrs	r4, r4, #3
  4023fe:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402402:	eba3 0344 	sub.w	r3, r3, r4, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  402406:	431a      	orrs	r2, r3
			((ul_year % BCD_FACTOR) << RTC_CALR_YEAR_Pos);
  402408:	fba5 4301 	umull	r4, r3, r5, r1
  40240c:	08db      	lsrs	r3, r3, #3
  40240e:	eb03 0483 	add.w	r4, r3, r3, lsl #2
  402412:	eba1 0144 	sub.w	r1, r1, r4, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  402416:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
	ul_date |= (((ul_year / BCD_FACTOR) % BCD_FACTOR) <<
  40241a:	fba5 1503 	umull	r1, r5, r5, r3
  40241e:	08ed      	lsrs	r5, r5, #3
  402420:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  402424:	eba3 0545 	sub.w	r5, r3, r5, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  402428:	ea42 3205 	orr.w	r2, r2, r5, lsl #12

	/* Update calendar register. Check the spec for the flow. */
	while ((p_rtc->RTC_SR & RTC_SR_SEC) != RTC_SR_SEC);
  40242c:	6983      	ldr	r3, [r0, #24]
  40242e:	f013 0f04 	tst.w	r3, #4
  402432:	d0fb      	beq.n	40242c <rtc_set_date+0x7c>
	p_rtc->RTC_CR |= RTC_CR_UPDCAL;
  402434:	6803      	ldr	r3, [r0, #0]
  402436:	f043 0302 	orr.w	r3, r3, #2
  40243a:	6003      	str	r3, [r0, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  40243c:	6983      	ldr	r3, [r0, #24]
  40243e:	f013 0f01 	tst.w	r3, #1
  402442:	d0fb      	beq.n	40243c <rtc_set_date+0x8c>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  402444:	2301      	movs	r3, #1
  402446:	61c3      	str	r3, [r0, #28]
	p_rtc->RTC_CALR = ul_date;
  402448:	60c2      	str	r2, [r0, #12]
	p_rtc->RTC_CR &= (~RTC_CR_UPDCAL);
  40244a:	6803      	ldr	r3, [r0, #0]
  40244c:	f023 0302 	bic.w	r3, r3, #2
  402450:	6003      	str	r3, [r0, #0]

	return (p_rtc->RTC_VER & RTC_VER_NVCAL);
  402452:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  402454:	f000 0002 	and.w	r0, r0, #2
  402458:	bc70      	pop	{r4, r5, r6}
  40245a:	4770      	bx	lr
  40245c:	cccccccd 	.word	0xcccccccd
  402460:	10624dd3 	.word	0x10624dd3
  402464:	51eb851f 	.word	0x51eb851f

00402468 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  402468:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  40246a:	4b07      	ldr	r3, [pc, #28]	; (402488 <spi_enable_clock+0x20>)
  40246c:	4298      	cmp	r0, r3
  40246e:	d003      	beq.n	402478 <spi_enable_clock+0x10>
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  402470:	4b06      	ldr	r3, [pc, #24]	; (40248c <spi_enable_clock+0x24>)
  402472:	4298      	cmp	r0, r3
  402474:	d004      	beq.n	402480 <spi_enable_clock+0x18>
  402476:	bd08      	pop	{r3, pc}
  402478:	2015      	movs	r0, #21
  40247a:	4b05      	ldr	r3, [pc, #20]	; (402490 <spi_enable_clock+0x28>)
  40247c:	4798      	blx	r3
  40247e:	bd08      	pop	{r3, pc}
  402480:	202a      	movs	r0, #42	; 0x2a
  402482:	4b03      	ldr	r3, [pc, #12]	; (402490 <spi_enable_clock+0x28>)
  402484:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  402486:	e7f6      	b.n	402476 <spi_enable_clock+0xe>
  402488:	40008000 	.word	0x40008000
  40248c:	40058000 	.word	0x40058000
  402490:	004021e5 	.word	0x004021e5

00402494 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  402494:	6843      	ldr	r3, [r0, #4]
  402496:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  40249a:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  40249c:	6843      	ldr	r3, [r0, #4]
  40249e:	0409      	lsls	r1, r1, #16
  4024a0:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  4024a4:	4319      	orrs	r1, r3
  4024a6:	6041      	str	r1, [r0, #4]
  4024a8:	4770      	bx	lr

004024aa <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  4024aa:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  4024ac:	f643 2499 	movw	r4, #15001	; 0x3a99
  4024b0:	6905      	ldr	r5, [r0, #16]
  4024b2:	f015 0f02 	tst.w	r5, #2
  4024b6:	d103      	bne.n	4024c0 <spi_write+0x16>
		if (!timeout--) {
  4024b8:	3c01      	subs	r4, #1
  4024ba:	d1f9      	bne.n	4024b0 <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  4024bc:	2001      	movs	r0, #1
  4024be:	e00c      	b.n	4024da <spi_write+0x30>
	if (p_spi->SPI_MR & SPI_MR_PS) {
  4024c0:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  4024c2:	f014 0f02 	tst.w	r4, #2
  4024c6:	d006      	beq.n	4024d6 <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  4024c8:	0412      	lsls	r2, r2, #16
  4024ca:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  4024ce:	4311      	orrs	r1, r2
		if (uc_last) {
  4024d0:	b10b      	cbz	r3, 4024d6 <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  4024d2:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  4024d6:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  4024d8:	2000      	movs	r0, #0
}
  4024da:	bc30      	pop	{r4, r5}
  4024dc:	4770      	bx	lr

004024de <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  4024de:	b932      	cbnz	r2, 4024ee <spi_set_clock_polarity+0x10>
  4024e0:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  4024e4:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4024e6:	f023 0301 	bic.w	r3, r3, #1
  4024ea:	6303      	str	r3, [r0, #48]	; 0x30
  4024ec:	4770      	bx	lr
  4024ee:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  4024f2:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4024f4:	f043 0301 	orr.w	r3, r3, #1
  4024f8:	6303      	str	r3, [r0, #48]	; 0x30
  4024fa:	4770      	bx	lr

004024fc <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  4024fc:	b932      	cbnz	r2, 40250c <spi_set_clock_phase+0x10>
  4024fe:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  402502:	6b03      	ldr	r3, [r0, #48]	; 0x30
  402504:	f023 0302 	bic.w	r3, r3, #2
  402508:	6303      	str	r3, [r0, #48]	; 0x30
  40250a:	4770      	bx	lr
  40250c:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  402510:	6b03      	ldr	r3, [r0, #48]	; 0x30
  402512:	f043 0302 	orr.w	r3, r3, #2
  402516:	6303      	str	r3, [r0, #48]	; 0x30
  402518:	4770      	bx	lr

0040251a <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  40251a:	2a04      	cmp	r2, #4
  40251c:	d003      	beq.n	402526 <spi_configure_cs_behavior+0xc>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  40251e:	b16a      	cbz	r2, 40253c <spi_configure_cs_behavior+0x22>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  402520:	2a08      	cmp	r2, #8
  402522:	d016      	beq.n	402552 <spi_configure_cs_behavior+0x38>
  402524:	4770      	bx	lr
  402526:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  40252a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40252c:	f023 0308 	bic.w	r3, r3, #8
  402530:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  402532:	6b03      	ldr	r3, [r0, #48]	; 0x30
  402534:	f043 0304 	orr.w	r3, r3, #4
  402538:	6303      	str	r3, [r0, #48]	; 0x30
  40253a:	4770      	bx	lr
  40253c:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  402540:	6b03      	ldr	r3, [r0, #48]	; 0x30
  402542:	f023 0308 	bic.w	r3, r3, #8
  402546:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  402548:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40254a:	f023 0304 	bic.w	r3, r3, #4
  40254e:	6303      	str	r3, [r0, #48]	; 0x30
  402550:	4770      	bx	lr
  402552:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  402556:	6b03      	ldr	r3, [r0, #48]	; 0x30
  402558:	f043 0308 	orr.w	r3, r3, #8
  40255c:	6303      	str	r3, [r0, #48]	; 0x30
	}
}
  40255e:	e7e1      	b.n	402524 <spi_configure_cs_behavior+0xa>

00402560 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  402560:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  402564:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  402566:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  40256a:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  40256c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40256e:	431a      	orrs	r2, r3
  402570:	630a      	str	r2, [r1, #48]	; 0x30
  402572:	4770      	bx	lr

00402574 <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  402574:	1e43      	subs	r3, r0, #1
  402576:	4419      	add	r1, r3
  402578:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  40257c:	1e43      	subs	r3, r0, #1
  40257e:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  402580:	bf94      	ite	ls
  402582:	b200      	sxthls	r0, r0
		return -1;
  402584:	f04f 30ff 	movhi.w	r0, #4294967295
}
  402588:	4770      	bx	lr

0040258a <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
	if (!uc_baudrate_divider)
  40258a:	b17a      	cbz	r2, 4025ac <spi_set_baudrate_div+0x22>
{
  40258c:	b410      	push	{r4}
  40258e:	4614      	mov	r4, r2
  402590:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  402594:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  402596:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  40259a:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  40259c:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  40259e:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  4025a2:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  4025a4:	2000      	movs	r0, #0
}
  4025a6:	f85d 4b04 	ldr.w	r4, [sp], #4
  4025aa:	4770      	bx	lr
        return -1;
  4025ac:	f04f 30ff 	mov.w	r0, #4294967295
  4025b0:	4770      	bx	lr
	...

004025b4 <twihs_set_speed>:
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;
	uint32_t cldiv, chdiv;

	/* High-Speed can be only used in slave mode, 400k is the max speed allowed for master */
	if (ul_speed > I2C_FAST_MODE_SPEED) {
  4025b4:	4b28      	ldr	r3, [pc, #160]	; (402658 <twihs_set_speed+0xa4>)
  4025b6:	4299      	cmp	r1, r3
  4025b8:	d84b      	bhi.n	402652 <twihs_set_speed+0x9e>
		return FAIL;
	}

	/* Low level time not less than 1.3us of I2C Fast Mode. */
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
  4025ba:	f5a3 537a 	sub.w	r3, r3, #16000	; 0x3e80
  4025be:	4299      	cmp	r1, r3
  4025c0:	d92d      	bls.n	40261e <twihs_set_speed+0x6a>
{
  4025c2:	b410      	push	{r4}
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  4025c4:	4c25      	ldr	r4, [pc, #148]	; (40265c <twihs_set_speed+0xa8>)
  4025c6:	fba4 3402 	umull	r3, r4, r4, r2
  4025ca:	0ba4      	lsrs	r4, r4, #14
  4025cc:	3c03      	subs	r4, #3
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  4025ce:	4b24      	ldr	r3, [pc, #144]	; (402660 <twihs_set_speed+0xac>)
  4025d0:	440b      	add	r3, r1
  4025d2:	009b      	lsls	r3, r3, #2
  4025d4:	fbb2 f2f3 	udiv	r2, r2, r3
  4025d8:	3a03      	subs	r2, #3
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  4025da:	2cff      	cmp	r4, #255	; 0xff
  4025dc:	d91d      	bls.n	40261a <twihs_set_speed+0x66>
  4025de:	2100      	movs	r1, #0
			/* Increase clock divider */
			ckdiv++;
  4025e0:	3101      	adds	r1, #1
			/* Divide cldiv value */
			cldiv /= TWIHS_CLK_DIVIDER;
  4025e2:	0864      	lsrs	r4, r4, #1
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  4025e4:	2cff      	cmp	r4, #255	; 0xff
  4025e6:	d901      	bls.n	4025ec <twihs_set_speed+0x38>
  4025e8:	2906      	cmp	r1, #6
  4025ea:	d9f9      	bls.n	4025e0 <twihs_set_speed+0x2c>
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  4025ec:	2aff      	cmp	r2, #255	; 0xff
  4025ee:	d907      	bls.n	402600 <twihs_set_speed+0x4c>
  4025f0:	2906      	cmp	r1, #6
  4025f2:	d805      	bhi.n	402600 <twihs_set_speed+0x4c>
			/* Increase clock divider */
			ckdiv++;
  4025f4:	3101      	adds	r1, #1
			/* Divide cldiv value */
			chdiv /= TWIHS_CLK_DIVIDER;
  4025f6:	0852      	lsrs	r2, r2, #1
		while ((chdiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  4025f8:	2aff      	cmp	r2, #255	; 0xff
  4025fa:	d901      	bls.n	402600 <twihs_set_speed+0x4c>
  4025fc:	2906      	cmp	r1, #6
  4025fe:	d9f9      	bls.n	4025f4 <twihs_set_speed+0x40>
		}

		/* set clock waveform generator register */
		p_twihs->TWIHS_CWGR =
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  402600:	0213      	lsls	r3, r2, #8
  402602:	b29b      	uxth	r3, r3
				TWIHS_CWGR_CKDIV(ckdiv);
  402604:	0409      	lsls	r1, r1, #16
  402606:	f401 21e0 	and.w	r1, r1, #458752	; 0x70000
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  40260a:	430b      	orrs	r3, r1
  40260c:	b2e4      	uxtb	r4, r4
  40260e:	4323      	orrs	r3, r4
		p_twihs->TWIHS_CWGR =
  402610:	6103      	str	r3, [r0, #16]
		p_twihs->TWIHS_CWGR =
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
				TWIHS_CWGR_CKDIV(ckdiv);
	}

	return PASS;
  402612:	2000      	movs	r0, #0
}
  402614:	f85d 4b04 	ldr.w	r4, [sp], #4
  402618:	4770      	bx	lr
	uint32_t ckdiv = 0;
  40261a:	2100      	movs	r1, #0
  40261c:	e7e6      	b.n	4025ec <twihs_set_speed+0x38>
		c_lh_div = ul_mck / (ul_speed * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  40261e:	0049      	lsls	r1, r1, #1
  402620:	fbb2 f2f1 	udiv	r2, r2, r1
  402624:	3a03      	subs	r2, #3
		while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  402626:	2aff      	cmp	r2, #255	; 0xff
  402628:	d911      	bls.n	40264e <twihs_set_speed+0x9a>
  40262a:	2300      	movs	r3, #0
			ckdiv++;
  40262c:	3301      	adds	r3, #1
			c_lh_div /= TWIHS_CLK_DIVIDER;
  40262e:	0852      	lsrs	r2, r2, #1
		while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  402630:	2aff      	cmp	r2, #255	; 0xff
  402632:	d901      	bls.n	402638 <twihs_set_speed+0x84>
  402634:	2b06      	cmp	r3, #6
  402636:	d9f9      	bls.n	40262c <twihs_set_speed+0x78>
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  402638:	0211      	lsls	r1, r2, #8
  40263a:	b289      	uxth	r1, r1
				TWIHS_CWGR_CKDIV(ckdiv);
  40263c:	041b      	lsls	r3, r3, #16
  40263e:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  402642:	430b      	orrs	r3, r1
  402644:	b2d2      	uxtb	r2, r2
  402646:	431a      	orrs	r2, r3
		p_twihs->TWIHS_CWGR =
  402648:	6102      	str	r2, [r0, #16]
	return PASS;
  40264a:	2000      	movs	r0, #0
  40264c:	4770      	bx	lr
	uint32_t ckdiv = 0;
  40264e:	2300      	movs	r3, #0
  402650:	e7f2      	b.n	402638 <twihs_set_speed+0x84>
		return FAIL;
  402652:	2001      	movs	r0, #1
  402654:	4770      	bx	lr
  402656:	bf00      	nop
  402658:	00061a80 	.word	0x00061a80
  40265c:	057619f1 	.word	0x057619f1
  402660:	3ffd1200 	.word	0x3ffd1200

00402664 <twihs_master_init>:
{
  402664:	b508      	push	{r3, lr}
	p_twihs->TWIHS_IDR = ~0UL;
  402666:	f04f 32ff 	mov.w	r2, #4294967295
  40266a:	6282      	str	r2, [r0, #40]	; 0x28
	p_twihs->TWIHS_SR;
  40266c:	6a02      	ldr	r2, [r0, #32]
 * \param p_twihs Pointer to a TWIHS instance.
 */
void twihs_reset(Twihs *p_twihs)
{
	/* Set SWRST bit to reset TWIHS peripheral */
	p_twihs->TWIHS_CR = TWIHS_CR_SWRST;
  40266e:	2280      	movs	r2, #128	; 0x80
  402670:	6002      	str	r2, [r0, #0]
	p_twihs->TWIHS_RHR;
  402672:	6b02      	ldr	r2, [r0, #48]	; 0x30
	p_twihs->TWIHS_CR = TWIHS_CR_MSDIS;
  402674:	2208      	movs	r2, #8
  402676:	6002      	str	r2, [r0, #0]
	p_twihs->TWIHS_CR = TWIHS_CR_SVDIS;
  402678:	2220      	movs	r2, #32
  40267a:	6002      	str	r2, [r0, #0]
	p_twihs->TWIHS_CR = TWIHS_CR_MSEN;
  40267c:	2204      	movs	r2, #4
  40267e:	6002      	str	r2, [r0, #0]
	if (twihs_set_speed(p_twihs, p_opt->speed, p_opt->master_clk) == FAIL) {
  402680:	680a      	ldr	r2, [r1, #0]
  402682:	6849      	ldr	r1, [r1, #4]
  402684:	4b03      	ldr	r3, [pc, #12]	; (402694 <twihs_master_init+0x30>)
  402686:	4798      	blx	r3
}
  402688:	2801      	cmp	r0, #1
  40268a:	bf14      	ite	ne
  40268c:	2000      	movne	r0, #0
  40268e:	2001      	moveq	r0, #1
  402690:	bd08      	pop	{r3, pc}
  402692:	bf00      	nop
  402694:	004025b5 	.word	0x004025b5

00402698 <twihs_master_read>:
	uint32_t status, cnt = p_packet->length;
  402698:	68cb      	ldr	r3, [r1, #12]
	if (cnt == 0) {
  40269a:	2b00      	cmp	r3, #0
  40269c:	d046      	beq.n	40272c <twihs_master_read+0x94>
{
  40269e:	b470      	push	{r4, r5, r6}
	uint8_t *buffer = p_packet->buffer;
  4026a0:	688c      	ldr	r4, [r1, #8]
	p_twihs->TWIHS_MMR = 0;
  4026a2:	2600      	movs	r6, #0
  4026a4:	6046      	str	r6, [r0, #4]
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  4026a6:	684a      	ldr	r2, [r1, #4]
  4026a8:	0212      	lsls	r2, r2, #8
  4026aa:	f402 7240 	and.w	r2, r2, #768	; 0x300
	p_twihs->TWIHS_MMR = TWIHS_MMR_MREAD | TWIHS_MMR_DADR(p_packet->chip) |
  4026ae:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
  4026b2:	7c0d      	ldrb	r5, [r1, #16]
  4026b4:	042d      	lsls	r5, r5, #16
  4026b6:	f405 05fe 	and.w	r5, r5, #8323072	; 0x7f0000
  4026ba:	432a      	orrs	r2, r5
  4026bc:	6042      	str	r2, [r0, #4]
	p_twihs->TWIHS_IADR = 0;
  4026be:	60c6      	str	r6, [r0, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  4026c0:	684d      	ldr	r5, [r1, #4]
	if (len == 0)
  4026c2:	b15d      	cbz	r5, 4026dc <twihs_master_read+0x44>
	val = addr[0];
  4026c4:	780a      	ldrb	r2, [r1, #0]
	if (len > 1) {
  4026c6:	2d01      	cmp	r5, #1
  4026c8:	dd02      	ble.n	4026d0 <twihs_master_read+0x38>
		val |= addr[1];
  4026ca:	784e      	ldrb	r6, [r1, #1]
  4026cc:	ea46 2202 	orr.w	r2, r6, r2, lsl #8
	if (len > 2) {
  4026d0:	2d02      	cmp	r5, #2
  4026d2:	dd04      	ble.n	4026de <twihs_master_read+0x46>
		val |= addr[2];
  4026d4:	7889      	ldrb	r1, [r1, #2]
  4026d6:	ea41 2202 	orr.w	r2, r1, r2, lsl #8
  4026da:	e000      	b.n	4026de <twihs_master_read+0x46>
		return 0;
  4026dc:	2200      	movs	r2, #0
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  4026de:	60c2      	str	r2, [r0, #12]
	p_twihs->TWIHS_CR = TWIHS_CR_START;
  4026e0:	2201      	movs	r2, #1
  4026e2:	6002      	str	r2, [r0, #0]
			p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  4026e4:	2502      	movs	r5, #2
		status = p_twihs->TWIHS_SR;
  4026e6:	6a02      	ldr	r2, [r0, #32]
  4026e8:	f247 5130 	movw	r1, #30000	; 0x7530
		if (cnt == 1) {
  4026ec:	2b01      	cmp	r3, #1
  4026ee:	d008      	beq.n	402702 <twihs_master_read+0x6a>
		if (!(status & TWIHS_SR_RXRDY)) {
  4026f0:	f012 0f02 	tst.w	r2, #2
  4026f4:	d013      	beq.n	40271e <twihs_master_read+0x86>
		*buffer++ = p_twihs->TWIHS_RHR;
  4026f6:	6b02      	ldr	r2, [r0, #48]	; 0x30
  4026f8:	f804 2b01 	strb.w	r2, [r4], #1
	while (cnt > 0) {
  4026fc:	3b01      	subs	r3, #1
  4026fe:	d1f2      	bne.n	4026e6 <twihs_master_read+0x4e>
  402700:	e005      	b.n	40270e <twihs_master_read+0x76>
			p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  402702:	6005      	str	r5, [r0, #0]
		if (!(status & TWIHS_SR_RXRDY)) {
  402704:	f012 0f02 	tst.w	r2, #2
  402708:	d00b      	beq.n	402722 <twihs_master_read+0x8a>
		*buffer++ = p_twihs->TWIHS_RHR;
  40270a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40270c:	7023      	strb	r3, [r4, #0]
	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  40270e:	6a03      	ldr	r3, [r0, #32]
  402710:	f013 0f01 	tst.w	r3, #1
  402714:	d0fb      	beq.n	40270e <twihs_master_read+0x76>
	p_twihs->TWIHS_SR;
  402716:	6a03      	ldr	r3, [r0, #32]
	return TWIHS_SUCCESS;
  402718:	2000      	movs	r0, #0
}
  40271a:	bc70      	pop	{r4, r5, r6}
  40271c:	4770      	bx	lr
	while (cnt > 0) {
  40271e:	2b00      	cmp	r3, #0
  402720:	d0f5      	beq.n	40270e <twihs_master_read+0x76>
		status = p_twihs->TWIHS_SR;
  402722:	6a02      	ldr	r2, [r0, #32]
		if (!timeout--) {
  402724:	3901      	subs	r1, #1
  402726:	d1e1      	bne.n	4026ec <twihs_master_read+0x54>
			return TWIHS_ERROR_TIMEOUT;
  402728:	2009      	movs	r0, #9
  40272a:	e7f6      	b.n	40271a <twihs_master_read+0x82>
		return TWIHS_INVALID_ARGUMENT;
  40272c:	2001      	movs	r0, #1
  40272e:	4770      	bx	lr

00402730 <twihs_master_write>:
	uint32_t status, cnt = p_packet->length;
  402730:	68cb      	ldr	r3, [r1, #12]
	if (cnt == 0) {
  402732:	2b00      	cmp	r3, #0
  402734:	d043      	beq.n	4027be <twihs_master_write+0x8e>
{
  402736:	b470      	push	{r4, r5, r6}
	uint8_t *buffer = p_packet->buffer;
  402738:	688c      	ldr	r4, [r1, #8]
	p_twihs->TWIHS_MMR = 0;
  40273a:	2600      	movs	r6, #0
  40273c:	6046      	str	r6, [r0, #4]
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  40273e:	7c0a      	ldrb	r2, [r1, #16]
  402740:	0412      	lsls	r2, r2, #16
  402742:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  402746:	684d      	ldr	r5, [r1, #4]
  402748:	022d      	lsls	r5, r5, #8
  40274a:	f405 7540 	and.w	r5, r5, #768	; 0x300
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  40274e:	432a      	orrs	r2, r5
  402750:	6042      	str	r2, [r0, #4]
	p_twihs->TWIHS_IADR = 0;
  402752:	60c6      	str	r6, [r0, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  402754:	684d      	ldr	r5, [r1, #4]
	if (len == 0)
  402756:	b15d      	cbz	r5, 402770 <twihs_master_write+0x40>
	val = addr[0];
  402758:	780a      	ldrb	r2, [r1, #0]
	if (len > 1) {
  40275a:	2d01      	cmp	r5, #1
  40275c:	dd02      	ble.n	402764 <twihs_master_write+0x34>
		val |= addr[1];
  40275e:	784e      	ldrb	r6, [r1, #1]
  402760:	ea46 2202 	orr.w	r2, r6, r2, lsl #8
	if (len > 2) {
  402764:	2d02      	cmp	r5, #2
  402766:	dd04      	ble.n	402772 <twihs_master_write+0x42>
		val |= addr[2];
  402768:	7889      	ldrb	r1, [r1, #2]
  40276a:	ea41 2202 	orr.w	r2, r1, r2, lsl #8
  40276e:	e000      	b.n	402772 <twihs_master_write+0x42>
		return 0;
  402770:	2200      	movs	r2, #0
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  402772:	60c2      	str	r2, [r0, #12]
  402774:	e004      	b.n	402780 <twihs_master_write+0x50>
		p_twihs->TWIHS_THR = *buffer++;
  402776:	f814 2b01 	ldrb.w	r2, [r4], #1
  40277a:	6342      	str	r2, [r0, #52]	; 0x34
	while (cnt > 0) {
  40277c:	3b01      	subs	r3, #1
  40277e:	d00f      	beq.n	4027a0 <twihs_master_write+0x70>
		status = p_twihs->TWIHS_SR;
  402780:	6a02      	ldr	r2, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  402782:	f412 7f80 	tst.w	r2, #256	; 0x100
  402786:	d11e      	bne.n	4027c6 <twihs_master_write+0x96>
		if (!(status & TWIHS_SR_TXRDY)) {
  402788:	f012 0f04 	tst.w	r2, #4
  40278c:	d1f3      	bne.n	402776 <twihs_master_write+0x46>
		status = p_twihs->TWIHS_SR;
  40278e:	6a02      	ldr	r2, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  402790:	f412 7f80 	tst.w	r2, #256	; 0x100
  402794:	d115      	bne.n	4027c2 <twihs_master_write+0x92>
		if (!(status & TWIHS_SR_TXRDY)) {
  402796:	f012 0f04 	tst.w	r2, #4
  40279a:	d1ec      	bne.n	402776 <twihs_master_write+0x46>
	while (cnt > 0) {
  40279c:	2b00      	cmp	r3, #0
  40279e:	d1f6      	bne.n	40278e <twihs_master_write+0x5e>
		status = p_twihs->TWIHS_SR;
  4027a0:	6a03      	ldr	r3, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  4027a2:	f413 7f80 	tst.w	r3, #256	; 0x100
  4027a6:	d111      	bne.n	4027cc <twihs_master_write+0x9c>
		if (status & TWIHS_SR_TXRDY) {
  4027a8:	f013 0f04 	tst.w	r3, #4
  4027ac:	d0f8      	beq.n	4027a0 <twihs_master_write+0x70>
	p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  4027ae:	2302      	movs	r3, #2
  4027b0:	6003      	str	r3, [r0, #0]
	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  4027b2:	6a03      	ldr	r3, [r0, #32]
  4027b4:	f013 0f01 	tst.w	r3, #1
  4027b8:	d0fb      	beq.n	4027b2 <twihs_master_write+0x82>
	return TWIHS_SUCCESS;
  4027ba:	2000      	movs	r0, #0
  4027bc:	e004      	b.n	4027c8 <twihs_master_write+0x98>
		return TWIHS_INVALID_ARGUMENT;
  4027be:	2001      	movs	r0, #1
  4027c0:	4770      	bx	lr
			return TWIHS_RECEIVE_NACK;
  4027c2:	2005      	movs	r0, #5
  4027c4:	e000      	b.n	4027c8 <twihs_master_write+0x98>
  4027c6:	2005      	movs	r0, #5
}
  4027c8:	bc70      	pop	{r4, r5, r6}
  4027ca:	4770      	bx	lr
			return TWIHS_RECEIVE_NACK;
  4027cc:	2005      	movs	r0, #5
  4027ce:	e7fb      	b.n	4027c8 <twihs_master_write+0x98>

004027d0 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  4027d0:	6943      	ldr	r3, [r0, #20]
  4027d2:	f013 0f02 	tst.w	r3, #2
  4027d6:	d002      	beq.n	4027de <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  4027d8:	61c1      	str	r1, [r0, #28]
	return 0;
  4027da:	2000      	movs	r0, #0
  4027dc:	4770      	bx	lr
		return 1;
  4027de:	2001      	movs	r0, #1
}
  4027e0:	4770      	bx	lr

004027e2 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  4027e2:	6943      	ldr	r3, [r0, #20]
  4027e4:	f013 0f01 	tst.w	r3, #1
  4027e8:	d003      	beq.n	4027f2 <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  4027ea:	6983      	ldr	r3, [r0, #24]
  4027ec:	700b      	strb	r3, [r1, #0]
	return 0;
  4027ee:	2000      	movs	r0, #0
  4027f0:	4770      	bx	lr
		return 1;
  4027f2:	2001      	movs	r0, #1
}
  4027f4:	4770      	bx	lr

004027f6 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  4027f6:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  4027f8:	010b      	lsls	r3, r1, #4
  4027fa:	4293      	cmp	r3, r2
  4027fc:	d914      	bls.n	402828 <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  4027fe:	00c9      	lsls	r1, r1, #3
  402800:	084b      	lsrs	r3, r1, #1
  402802:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  402806:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  40280a:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  40280c:	1e5c      	subs	r4, r3, #1
  40280e:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  402812:	428c      	cmp	r4, r1
  402814:	d901      	bls.n	40281a <usart_set_async_baudrate+0x24>
		return 1;
  402816:	2001      	movs	r0, #1
  402818:	e017      	b.n	40284a <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  40281a:	6841      	ldr	r1, [r0, #4]
  40281c:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  402820:	6041      	str	r1, [r0, #4]
  402822:	e00c      	b.n	40283e <usart_set_async_baudrate+0x48>
		return 1;
  402824:	2001      	movs	r0, #1
  402826:	e010      	b.n	40284a <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  402828:	0859      	lsrs	r1, r3, #1
  40282a:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  40282e:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  402832:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  402834:	1e5c      	subs	r4, r3, #1
  402836:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  40283a:	428c      	cmp	r4, r1
  40283c:	d8f2      	bhi.n	402824 <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  40283e:	0412      	lsls	r2, r2, #16
  402840:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  402844:	431a      	orrs	r2, r3
  402846:	6202      	str	r2, [r0, #32]

	return 0;
  402848:	2000      	movs	r0, #0
}
  40284a:	f85d 4b04 	ldr.w	r4, [sp], #4
  40284e:	4770      	bx	lr

00402850 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  402850:	4b08      	ldr	r3, [pc, #32]	; (402874 <usart_reset+0x24>)
  402852:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  402856:	2300      	movs	r3, #0
  402858:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  40285a:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  40285c:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  40285e:	2388      	movs	r3, #136	; 0x88
  402860:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  402862:	2324      	movs	r3, #36	; 0x24
  402864:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  402866:	f44f 7380 	mov.w	r3, #256	; 0x100
  40286a:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  40286c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  402870:	6003      	str	r3, [r0, #0]
  402872:	4770      	bx	lr
  402874:	55534100 	.word	0x55534100

00402878 <usart_init_rs232>:
{
  402878:	b570      	push	{r4, r5, r6, lr}
  40287a:	4605      	mov	r5, r0
  40287c:	460c      	mov	r4, r1
  40287e:	4616      	mov	r6, r2
	usart_reset(p_usart);
  402880:	4b0f      	ldr	r3, [pc, #60]	; (4028c0 <usart_init_rs232+0x48>)
  402882:	4798      	blx	r3
	ul_reg_val = 0;
  402884:	2200      	movs	r2, #0
  402886:	4b0f      	ldr	r3, [pc, #60]	; (4028c4 <usart_init_rs232+0x4c>)
  402888:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  40288a:	b1a4      	cbz	r4, 4028b6 <usart_init_rs232+0x3e>
  40288c:	4632      	mov	r2, r6
  40288e:	6821      	ldr	r1, [r4, #0]
  402890:	4628      	mov	r0, r5
  402892:	4b0d      	ldr	r3, [pc, #52]	; (4028c8 <usart_init_rs232+0x50>)
  402894:	4798      	blx	r3
  402896:	4602      	mov	r2, r0
  402898:	b978      	cbnz	r0, 4028ba <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  40289a:	6863      	ldr	r3, [r4, #4]
  40289c:	68a1      	ldr	r1, [r4, #8]
  40289e:	430b      	orrs	r3, r1
  4028a0:	6921      	ldr	r1, [r4, #16]
  4028a2:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  4028a4:	68e1      	ldr	r1, [r4, #12]
  4028a6:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4028a8:	4906      	ldr	r1, [pc, #24]	; (4028c4 <usart_init_rs232+0x4c>)
  4028aa:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  4028ac:	6869      	ldr	r1, [r5, #4]
  4028ae:	430b      	orrs	r3, r1
  4028b0:	606b      	str	r3, [r5, #4]
}
  4028b2:	4610      	mov	r0, r2
  4028b4:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  4028b6:	2201      	movs	r2, #1
  4028b8:	e7fb      	b.n	4028b2 <usart_init_rs232+0x3a>
  4028ba:	2201      	movs	r2, #1
  4028bc:	e7f9      	b.n	4028b2 <usart_init_rs232+0x3a>
  4028be:	bf00      	nop
  4028c0:	00402851 	.word	0x00402851
  4028c4:	20400c34 	.word	0x20400c34
  4028c8:	004027f7 	.word	0x004027f7

004028cc <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  4028cc:	2340      	movs	r3, #64	; 0x40
  4028ce:	6003      	str	r3, [r0, #0]
  4028d0:	4770      	bx	lr

004028d2 <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  4028d2:	2310      	movs	r3, #16
  4028d4:	6003      	str	r3, [r0, #0]
  4028d6:	4770      	bx	lr

004028d8 <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  4028d8:	6943      	ldr	r3, [r0, #20]
  4028da:	f013 0f02 	tst.w	r3, #2
  4028de:	d004      	beq.n	4028ea <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  4028e0:	f3c1 0108 	ubfx	r1, r1, #0, #9
  4028e4:	61c1      	str	r1, [r0, #28]
	return 0;
  4028e6:	2000      	movs	r0, #0
  4028e8:	4770      	bx	lr
		return 1;
  4028ea:	2001      	movs	r0, #1
}
  4028ec:	4770      	bx	lr

004028ee <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  4028ee:	6943      	ldr	r3, [r0, #20]
  4028f0:	f013 0f01 	tst.w	r3, #1
  4028f4:	d005      	beq.n	402902 <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4028f6:	6983      	ldr	r3, [r0, #24]
  4028f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
  4028fc:	600b      	str	r3, [r1, #0]
	return 0;
  4028fe:	2000      	movs	r0, #0
  402900:	4770      	bx	lr
		return 1;
  402902:	2001      	movs	r0, #1
}
  402904:	4770      	bx	lr

00402906 <xdmac_configure_transfer>:
  402906:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  40290a:	6dcb      	ldr	r3, [r1, #92]	; 0x5c
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	Assert(cfg);
	
	xdmac_channel_get_interrupt_status( xdmac, channel_num);
	xdmac_channel_set_source_addr(xdmac, channel_num, cfg->mbr_sa);
  40290c:	6853      	ldr	r3, [r2, #4]
 */
static inline void xdmac_channel_set_source_addr(Xdmac *xdmac, uint32_t channel_num, uint32_t src_addr)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CSA = src_addr;
  40290e:	660b      	str	r3, [r1, #96]	; 0x60
	xdmac_channel_set_destination_addr(xdmac, channel_num, cfg->mbr_da);
  402910:	6893      	ldr	r3, [r2, #8]
 */
static inline void xdmac_channel_set_destination_addr(Xdmac *xdmac, uint32_t channel_num, uint32_t dst_addr)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CDA = dst_addr;
  402912:	664b      	str	r3, [r1, #100]	; 0x64
 */
static inline void xdmac_channel_set_microblock_control(Xdmac *xdmac, uint32_t channel_num, uint32_t ublen)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CUBC = XDMAC_CUBC_UBLEN(ublen);
  402914:	6813      	ldr	r3, [r2, #0]
  402916:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  40291a:	670b      	str	r3, [r1, #112]	; 0x70
 */
static inline void xdmac_channel_set_block_control(Xdmac *xdmac, uint32_t channel_num, uint32_t blen)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CBC = XDMAC_CBC_BLEN(blen);
  40291c:	6913      	ldr	r3, [r2, #16]
  40291e:	f3c3 030b 	ubfx	r3, r3, #0, #12
  402922:	674b      	str	r3, [r1, #116]	; 0x74
	xdmac_channel_set_microblock_control(xdmac, channel_num, cfg->mbr_ubc);
	xdmac_channel_set_block_control(xdmac, channel_num, cfg->mbr_bc);
	xdmac_channel_set_datastride_mempattern(xdmac, channel_num, cfg->mbr_ds);
  402924:	6953      	ldr	r3, [r2, #20]
 */
static inline void xdmac_channel_set_datastride_mempattern(Xdmac *xdmac, uint32_t channel_num, uint32_t dds_msp)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CDS_MSP = dds_msp;
  402926:	67cb      	str	r3, [r1, #124]	; 0x7c
static inline void xdmac_channel_set_source_microblock_stride(Xdmac *xdmac,
		uint32_t channel_num, uint32_t subs)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CSUS = XDMAC_CSUS_SUBS(subs);
  402928:	6993      	ldr	r3, [r2, #24]
  40292a:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  40292e:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
static inline void xdmac_channel_set_destination_microblock_stride(Xdmac *xdmac,
		uint32_t channel_num, uint32_t dubs)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CDUS = XDMAC_CDUS_DUBS(dubs);
  402932:	69d3      	ldr	r3, [r2, #28]
  402934:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  402938:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
	xdmac_channel_set_source_microblock_stride(xdmac, channel_num, cfg->mbr_sus);
	xdmac_channel_set_destination_microblock_stride(xdmac, channel_num, cfg->mbr_dus);
	xdmac_channel_set_config(xdmac, channel_num, cfg->mbr_cfg );
  40293c:	68d3      	ldr	r3, [r2, #12]
	xdmac->XDMAC_CHID[channel_num].XDMAC_CC = config;
  40293e:	678b      	str	r3, [r1, #120]	; 0x78
  402940:	4770      	bx	lr

00402942 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  402942:	e7fe      	b.n	402942 <Dummy_Handler>

00402944 <Reset_Handler>:
{
  402944:	b500      	push	{lr}
  402946:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  402948:	4b25      	ldr	r3, [pc, #148]	; (4029e0 <Reset_Handler+0x9c>)
  40294a:	4a26      	ldr	r2, [pc, #152]	; (4029e4 <Reset_Handler+0xa0>)
  40294c:	429a      	cmp	r2, r3
  40294e:	d010      	beq.n	402972 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  402950:	4b25      	ldr	r3, [pc, #148]	; (4029e8 <Reset_Handler+0xa4>)
  402952:	4a23      	ldr	r2, [pc, #140]	; (4029e0 <Reset_Handler+0x9c>)
  402954:	429a      	cmp	r2, r3
  402956:	d20c      	bcs.n	402972 <Reset_Handler+0x2e>
  402958:	3b01      	subs	r3, #1
  40295a:	1a9b      	subs	r3, r3, r2
  40295c:	f023 0303 	bic.w	r3, r3, #3
  402960:	3304      	adds	r3, #4
  402962:	4413      	add	r3, r2
  402964:	491f      	ldr	r1, [pc, #124]	; (4029e4 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  402966:	f851 0b04 	ldr.w	r0, [r1], #4
  40296a:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  40296e:	429a      	cmp	r2, r3
  402970:	d1f9      	bne.n	402966 <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  402972:	4b1e      	ldr	r3, [pc, #120]	; (4029ec <Reset_Handler+0xa8>)
  402974:	4a1e      	ldr	r2, [pc, #120]	; (4029f0 <Reset_Handler+0xac>)
  402976:	429a      	cmp	r2, r3
  402978:	d20a      	bcs.n	402990 <Reset_Handler+0x4c>
  40297a:	3b01      	subs	r3, #1
  40297c:	1a9b      	subs	r3, r3, r2
  40297e:	f023 0303 	bic.w	r3, r3, #3
  402982:	3304      	adds	r3, #4
  402984:	4413      	add	r3, r2
                *pDest++ = 0;
  402986:	2100      	movs	r1, #0
  402988:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  40298c:	4293      	cmp	r3, r2
  40298e:	d1fb      	bne.n	402988 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  402990:	4a18      	ldr	r2, [pc, #96]	; (4029f4 <Reset_Handler+0xb0>)
  402992:	4b19      	ldr	r3, [pc, #100]	; (4029f8 <Reset_Handler+0xb4>)
  402994:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  402998:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  40299a:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  40299e:	fab3 f383 	clz	r3, r3
  4029a2:	095b      	lsrs	r3, r3, #5
  4029a4:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  4029a6:	b672      	cpsid	i
  __ASM volatile ("dmb");
  4029a8:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4029ac:	2200      	movs	r2, #0
  4029ae:	4b13      	ldr	r3, [pc, #76]	; (4029fc <Reset_Handler+0xb8>)
  4029b0:	701a      	strb	r2, [r3, #0]
	return flags;
  4029b2:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  4029b4:	4a12      	ldr	r2, [pc, #72]	; (402a00 <Reset_Handler+0xbc>)
  4029b6:	6813      	ldr	r3, [r2, #0]
  4029b8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4029bc:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  4029be:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4029c2:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  4029c6:	b129      	cbz	r1, 4029d4 <Reset_Handler+0x90>
		cpu_irq_enable();
  4029c8:	2201      	movs	r2, #1
  4029ca:	4b0c      	ldr	r3, [pc, #48]	; (4029fc <Reset_Handler+0xb8>)
  4029cc:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  4029ce:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4029d2:	b662      	cpsie	i
        __libc_init_array();
  4029d4:	4b0b      	ldr	r3, [pc, #44]	; (402a04 <Reset_Handler+0xc0>)
  4029d6:	4798      	blx	r3
        main();
  4029d8:	4b0b      	ldr	r3, [pc, #44]	; (402a08 <Reset_Handler+0xc4>)
  4029da:	4798      	blx	r3
  4029dc:	e7fe      	b.n	4029dc <Reset_Handler+0x98>
  4029de:	bf00      	nop
  4029e0:	20400000 	.word	0x20400000
  4029e4:	0040b3d4 	.word	0x0040b3d4
  4029e8:	204009f8 	.word	0x204009f8
  4029ec:	204011cc 	.word	0x204011cc
  4029f0:	204009f8 	.word	0x204009f8
  4029f4:	e000ed00 	.word	0xe000ed00
  4029f8:	00400000 	.word	0x00400000
  4029fc:	2040003c 	.word	0x2040003c
  402a00:	e000ed88 	.word	0xe000ed88
  402a04:	00406f69 	.word	0x00406f69
  402a08:	00406d81 	.word	0x00406d81

00402a0c <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  402a0c:	4b3b      	ldr	r3, [pc, #236]	; (402afc <SystemCoreClockUpdate+0xf0>)
  402a0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402a10:	f003 0303 	and.w	r3, r3, #3
  402a14:	2b01      	cmp	r3, #1
  402a16:	d01d      	beq.n	402a54 <SystemCoreClockUpdate+0x48>
  402a18:	b183      	cbz	r3, 402a3c <SystemCoreClockUpdate+0x30>
  402a1a:	2b02      	cmp	r3, #2
  402a1c:	d036      	beq.n	402a8c <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  402a1e:	4b37      	ldr	r3, [pc, #220]	; (402afc <SystemCoreClockUpdate+0xf0>)
  402a20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402a22:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402a26:	2b70      	cmp	r3, #112	; 0x70
  402a28:	d05f      	beq.n	402aea <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  402a2a:	4b34      	ldr	r3, [pc, #208]	; (402afc <SystemCoreClockUpdate+0xf0>)
  402a2c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  402a2e:	4934      	ldr	r1, [pc, #208]	; (402b00 <SystemCoreClockUpdate+0xf4>)
  402a30:	f3c2 1202 	ubfx	r2, r2, #4, #3
  402a34:	680b      	ldr	r3, [r1, #0]
  402a36:	40d3      	lsrs	r3, r2
  402a38:	600b      	str	r3, [r1, #0]
  402a3a:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  402a3c:	4b31      	ldr	r3, [pc, #196]	; (402b04 <SystemCoreClockUpdate+0xf8>)
  402a3e:	695b      	ldr	r3, [r3, #20]
  402a40:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  402a44:	bf14      	ite	ne
  402a46:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  402a4a:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  402a4e:	4b2c      	ldr	r3, [pc, #176]	; (402b00 <SystemCoreClockUpdate+0xf4>)
  402a50:	601a      	str	r2, [r3, #0]
  402a52:	e7e4      	b.n	402a1e <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  402a54:	4b29      	ldr	r3, [pc, #164]	; (402afc <SystemCoreClockUpdate+0xf0>)
  402a56:	6a1b      	ldr	r3, [r3, #32]
  402a58:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  402a5c:	d003      	beq.n	402a66 <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  402a5e:	4a2a      	ldr	r2, [pc, #168]	; (402b08 <SystemCoreClockUpdate+0xfc>)
  402a60:	4b27      	ldr	r3, [pc, #156]	; (402b00 <SystemCoreClockUpdate+0xf4>)
  402a62:	601a      	str	r2, [r3, #0]
  402a64:	e7db      	b.n	402a1e <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402a66:	4a29      	ldr	r2, [pc, #164]	; (402b0c <SystemCoreClockUpdate+0x100>)
  402a68:	4b25      	ldr	r3, [pc, #148]	; (402b00 <SystemCoreClockUpdate+0xf4>)
  402a6a:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  402a6c:	4b23      	ldr	r3, [pc, #140]	; (402afc <SystemCoreClockUpdate+0xf0>)
  402a6e:	6a1b      	ldr	r3, [r3, #32]
  402a70:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402a74:	2b10      	cmp	r3, #16
  402a76:	d005      	beq.n	402a84 <SystemCoreClockUpdate+0x78>
  402a78:	2b20      	cmp	r3, #32
  402a7a:	d1d0      	bne.n	402a1e <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  402a7c:	4a22      	ldr	r2, [pc, #136]	; (402b08 <SystemCoreClockUpdate+0xfc>)
  402a7e:	4b20      	ldr	r3, [pc, #128]	; (402b00 <SystemCoreClockUpdate+0xf4>)
  402a80:	601a      	str	r2, [r3, #0]
          break;
  402a82:	e7cc      	b.n	402a1e <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  402a84:	4a22      	ldr	r2, [pc, #136]	; (402b10 <SystemCoreClockUpdate+0x104>)
  402a86:	4b1e      	ldr	r3, [pc, #120]	; (402b00 <SystemCoreClockUpdate+0xf4>)
  402a88:	601a      	str	r2, [r3, #0]
          break;
  402a8a:	e7c8      	b.n	402a1e <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  402a8c:	4b1b      	ldr	r3, [pc, #108]	; (402afc <SystemCoreClockUpdate+0xf0>)
  402a8e:	6a1b      	ldr	r3, [r3, #32]
  402a90:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  402a94:	d016      	beq.n	402ac4 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  402a96:	4a1c      	ldr	r2, [pc, #112]	; (402b08 <SystemCoreClockUpdate+0xfc>)
  402a98:	4b19      	ldr	r3, [pc, #100]	; (402b00 <SystemCoreClockUpdate+0xf4>)
  402a9a:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  402a9c:	4b17      	ldr	r3, [pc, #92]	; (402afc <SystemCoreClockUpdate+0xf0>)
  402a9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402aa0:	f003 0303 	and.w	r3, r3, #3
  402aa4:	2b02      	cmp	r3, #2
  402aa6:	d1ba      	bne.n	402a1e <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  402aa8:	4a14      	ldr	r2, [pc, #80]	; (402afc <SystemCoreClockUpdate+0xf0>)
  402aaa:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  402aac:	6a92      	ldr	r2, [r2, #40]	; 0x28
  402aae:	4814      	ldr	r0, [pc, #80]	; (402b00 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  402ab0:	f3c1 410a 	ubfx	r1, r1, #16, #11
  402ab4:	6803      	ldr	r3, [r0, #0]
  402ab6:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  402aba:	b2d2      	uxtb	r2, r2
  402abc:	fbb3 f3f2 	udiv	r3, r3, r2
  402ac0:	6003      	str	r3, [r0, #0]
  402ac2:	e7ac      	b.n	402a1e <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402ac4:	4a11      	ldr	r2, [pc, #68]	; (402b0c <SystemCoreClockUpdate+0x100>)
  402ac6:	4b0e      	ldr	r3, [pc, #56]	; (402b00 <SystemCoreClockUpdate+0xf4>)
  402ac8:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  402aca:	4b0c      	ldr	r3, [pc, #48]	; (402afc <SystemCoreClockUpdate+0xf0>)
  402acc:	6a1b      	ldr	r3, [r3, #32]
  402ace:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402ad2:	2b10      	cmp	r3, #16
  402ad4:	d005      	beq.n	402ae2 <SystemCoreClockUpdate+0xd6>
  402ad6:	2b20      	cmp	r3, #32
  402ad8:	d1e0      	bne.n	402a9c <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  402ada:	4a0b      	ldr	r2, [pc, #44]	; (402b08 <SystemCoreClockUpdate+0xfc>)
  402adc:	4b08      	ldr	r3, [pc, #32]	; (402b00 <SystemCoreClockUpdate+0xf4>)
  402ade:	601a      	str	r2, [r3, #0]
          break;
  402ae0:	e7dc      	b.n	402a9c <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  402ae2:	4a0b      	ldr	r2, [pc, #44]	; (402b10 <SystemCoreClockUpdate+0x104>)
  402ae4:	4b06      	ldr	r3, [pc, #24]	; (402b00 <SystemCoreClockUpdate+0xf4>)
  402ae6:	601a      	str	r2, [r3, #0]
          break;
  402ae8:	e7d8      	b.n	402a9c <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  402aea:	4a05      	ldr	r2, [pc, #20]	; (402b00 <SystemCoreClockUpdate+0xf4>)
  402aec:	6813      	ldr	r3, [r2, #0]
  402aee:	4909      	ldr	r1, [pc, #36]	; (402b14 <SystemCoreClockUpdate+0x108>)
  402af0:	fba1 1303 	umull	r1, r3, r1, r3
  402af4:	085b      	lsrs	r3, r3, #1
  402af6:	6013      	str	r3, [r2, #0]
  402af8:	4770      	bx	lr
  402afa:	bf00      	nop
  402afc:	400e0600 	.word	0x400e0600
  402b00:	20400040 	.word	0x20400040
  402b04:	400e1810 	.word	0x400e1810
  402b08:	00b71b00 	.word	0x00b71b00
  402b0c:	003d0900 	.word	0x003d0900
  402b10:	007a1200 	.word	0x007a1200
  402b14:	aaaaaaab 	.word	0xaaaaaaab

00402b18 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  402b18:	4b16      	ldr	r3, [pc, #88]	; (402b74 <system_init_flash+0x5c>)
  402b1a:	4298      	cmp	r0, r3
  402b1c:	d913      	bls.n	402b46 <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  402b1e:	4b16      	ldr	r3, [pc, #88]	; (402b78 <system_init_flash+0x60>)
  402b20:	4298      	cmp	r0, r3
  402b22:	d915      	bls.n	402b50 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  402b24:	4b15      	ldr	r3, [pc, #84]	; (402b7c <system_init_flash+0x64>)
  402b26:	4298      	cmp	r0, r3
  402b28:	d916      	bls.n	402b58 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  402b2a:	4b15      	ldr	r3, [pc, #84]	; (402b80 <system_init_flash+0x68>)
  402b2c:	4298      	cmp	r0, r3
  402b2e:	d917      	bls.n	402b60 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  402b30:	4b14      	ldr	r3, [pc, #80]	; (402b84 <system_init_flash+0x6c>)
  402b32:	4298      	cmp	r0, r3
  402b34:	d918      	bls.n	402b68 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  402b36:	4b14      	ldr	r3, [pc, #80]	; (402b88 <system_init_flash+0x70>)
  402b38:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  402b3a:	bf94      	ite	ls
  402b3c:	4a13      	ldrls	r2, [pc, #76]	; (402b8c <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  402b3e:	4a14      	ldrhi	r2, [pc, #80]	; (402b90 <system_init_flash+0x78>)
  402b40:	4b14      	ldr	r3, [pc, #80]	; (402b94 <system_init_flash+0x7c>)
  402b42:	601a      	str	r2, [r3, #0]
  402b44:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  402b46:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  402b4a:	4b12      	ldr	r3, [pc, #72]	; (402b94 <system_init_flash+0x7c>)
  402b4c:	601a      	str	r2, [r3, #0]
  402b4e:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  402b50:	4a11      	ldr	r2, [pc, #68]	; (402b98 <system_init_flash+0x80>)
  402b52:	4b10      	ldr	r3, [pc, #64]	; (402b94 <system_init_flash+0x7c>)
  402b54:	601a      	str	r2, [r3, #0]
  402b56:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  402b58:	4a10      	ldr	r2, [pc, #64]	; (402b9c <system_init_flash+0x84>)
  402b5a:	4b0e      	ldr	r3, [pc, #56]	; (402b94 <system_init_flash+0x7c>)
  402b5c:	601a      	str	r2, [r3, #0]
  402b5e:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  402b60:	4a0f      	ldr	r2, [pc, #60]	; (402ba0 <system_init_flash+0x88>)
  402b62:	4b0c      	ldr	r3, [pc, #48]	; (402b94 <system_init_flash+0x7c>)
  402b64:	601a      	str	r2, [r3, #0]
  402b66:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  402b68:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  402b6c:	4b09      	ldr	r3, [pc, #36]	; (402b94 <system_init_flash+0x7c>)
  402b6e:	601a      	str	r2, [r3, #0]
  402b70:	4770      	bx	lr
  402b72:	bf00      	nop
  402b74:	015ef3bf 	.word	0x015ef3bf
  402b78:	02bde77f 	.word	0x02bde77f
  402b7c:	041cdb3f 	.word	0x041cdb3f
  402b80:	057bceff 	.word	0x057bceff
  402b84:	06dac2bf 	.word	0x06dac2bf
  402b88:	0839b67f 	.word	0x0839b67f
  402b8c:	04000500 	.word	0x04000500
  402b90:	04000600 	.word	0x04000600
  402b94:	400e0c00 	.word	0x400e0c00
  402b98:	04000100 	.word	0x04000100
  402b9c:	04000200 	.word	0x04000200
  402ba0:	04000300 	.word	0x04000300

00402ba4 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  402ba4:	4b0a      	ldr	r3, [pc, #40]	; (402bd0 <_sbrk+0x2c>)
  402ba6:	681b      	ldr	r3, [r3, #0]
  402ba8:	b153      	cbz	r3, 402bc0 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  402baa:	4b09      	ldr	r3, [pc, #36]	; (402bd0 <_sbrk+0x2c>)
  402bac:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  402bae:	181a      	adds	r2, r3, r0
  402bb0:	4908      	ldr	r1, [pc, #32]	; (402bd4 <_sbrk+0x30>)
  402bb2:	4291      	cmp	r1, r2
  402bb4:	db08      	blt.n	402bc8 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  402bb6:	4610      	mov	r0, r2
  402bb8:	4a05      	ldr	r2, [pc, #20]	; (402bd0 <_sbrk+0x2c>)
  402bba:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  402bbc:	4618      	mov	r0, r3
  402bbe:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  402bc0:	4a05      	ldr	r2, [pc, #20]	; (402bd8 <_sbrk+0x34>)
  402bc2:	4b03      	ldr	r3, [pc, #12]	; (402bd0 <_sbrk+0x2c>)
  402bc4:	601a      	str	r2, [r3, #0]
  402bc6:	e7f0      	b.n	402baa <_sbrk+0x6>
		return (caddr_t) -1;	
  402bc8:	f04f 30ff 	mov.w	r0, #4294967295
}
  402bcc:	4770      	bx	lr
  402bce:	bf00      	nop
  402bd0:	20400c38 	.word	0x20400c38
  402bd4:	2045fffc 	.word	0x2045fffc
  402bd8:	204033d0 	.word	0x204033d0

00402bdc <_close>:
}

extern int _close(int file)
{
	return -1;
}
  402bdc:	f04f 30ff 	mov.w	r0, #4294967295
  402be0:	4770      	bx	lr

00402be2 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  402be2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  402be6:	604b      	str	r3, [r1, #4]

	return 0;
}
  402be8:	2000      	movs	r0, #0
  402bea:	4770      	bx	lr

00402bec <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  402bec:	2001      	movs	r0, #1
  402bee:	4770      	bx	lr

00402bf0 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  402bf0:	2000      	movs	r0, #0
  402bf2:	4770      	bx	lr

00402bf4 <disk_initialize>:
	/* USB disk with multiple LUNs */
	if (drv > LUN_ID_USB + Lun_usb_get_lun()) {
		return STA_NOINIT;
	}
#else
	if (drv > MAX_LUN) {
  402bf4:	2801      	cmp	r0, #1
  402bf6:	d901      	bls.n	402bfc <disk_initialize+0x8>
		/* At least one of the LUN should be defined */
		return STA_NOINIT;
  402bf8:	2001      	movs	r0, #1
  402bfa:	4770      	bx	lr
{
  402bfc:	b510      	push	{r4, lr}
  402bfe:	4604      	mov	r4, r0
	}
#endif
	/* Check LUN ready (USB disk report CTRL_BUSY then CTRL_GOOD) */
	for (i = 0; i < 2; i ++) {
		mem_status = mem_test_unit_ready(drv);
  402c00:	4b0a      	ldr	r3, [pc, #40]	; (402c2c <disk_initialize+0x38>)
  402c02:	4798      	blx	r3
		if (CTRL_BUSY != mem_status) {
  402c04:	2803      	cmp	r0, #3
  402c06:	d106      	bne.n	402c16 <disk_initialize+0x22>
		mem_status = mem_test_unit_ready(drv);
  402c08:	4620      	mov	r0, r4
  402c0a:	4b08      	ldr	r3, [pc, #32]	; (402c2c <disk_initialize+0x38>)
  402c0c:	4798      	blx	r3
		if (CTRL_BUSY != mem_status) {
  402c0e:	2803      	cmp	r0, #3
  402c10:	d101      	bne.n	402c16 <disk_initialize+0x22>
			break;
		}
	}
	if (mem_status != CTRL_GOOD) {
		return STA_NOINIT;
  402c12:	2001      	movs	r0, #1
  402c14:	bd10      	pop	{r4, pc}
	if (mem_status != CTRL_GOOD) {
  402c16:	b938      	cbnz	r0, 402c28 <disk_initialize+0x34>
	}

	/* Check Write Protection Status */
	if (mem_wr_protect(drv)) {
  402c18:	4620      	mov	r0, r4
  402c1a:	4b05      	ldr	r3, [pc, #20]	; (402c30 <disk_initialize+0x3c>)
  402c1c:	4798      	blx	r3
  402c1e:	2800      	cmp	r0, #0
		return STA_PROTECT;
	}

	/* The memory should already be initialized */
	return 0;
  402c20:	bf14      	ite	ne
  402c22:	2004      	movne	r0, #4
  402c24:	2000      	moveq	r0, #0
  402c26:	bd10      	pop	{r4, pc}
		return STA_NOINIT;
  402c28:	2001      	movs	r0, #1
}
  402c2a:	bd10      	pop	{r4, pc}
  402c2c:	00401311 	.word	0x00401311
  402c30:	00401341 	.word	0x00401341

00402c34 <disk_status>:
 *
 * \return 0 or disk status in combination of DSTATUS bits
 *         (STA_NOINIT, STA_NODISK, STA_PROTECT).
 */
DSTATUS disk_status(BYTE drv)
{
  402c34:	b508      	push	{r3, lr}
	switch (mem_test_unit_ready(drv)) {
  402c36:	4b05      	ldr	r3, [pc, #20]	; (402c4c <disk_status+0x18>)
  402c38:	4798      	blx	r3
  402c3a:	b120      	cbz	r0, 402c46 <disk_status+0x12>
	case CTRL_GOOD:
		return 0;
	case CTRL_NO_PRESENT:
		return STA_NOINIT | STA_NODISK;
	default:
		return STA_NOINIT;
  402c3c:	2802      	cmp	r0, #2
  402c3e:	bf0c      	ite	eq
  402c40:	2003      	moveq	r0, #3
  402c42:	2001      	movne	r0, #1
  402c44:	bd08      	pop	{r3, pc}
		return 0;
  402c46:	2000      	movs	r0, #0
	}
}
  402c48:	bd08      	pop	{r3, pc}
  402c4a:	bf00      	nop
  402c4c:	00401311 	.word	0x00401311

00402c50 <disk_read>:
 * \param count Number of sectors to read (1..255).
 *
 * \return RES_OK for success, otherwise DRESULT error code.
 */
DRESULT disk_read(BYTE drv, BYTE *buff, DWORD sector, BYTE count)
{
  402c50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402c54:	b083      	sub	sp, #12
  402c56:	4680      	mov	r8, r0
  402c58:	460d      	mov	r5, r1
  402c5a:	4614      	mov	r4, r2
  402c5c:	461f      	mov	r7, r3
#if ACCESS_MEM_TO_RAM
	uint8_t uc_sector_size = mem_sector_size(drv);
  402c5e:	4b15      	ldr	r3, [pc, #84]	; (402cb4 <disk_read+0x64>)
  402c60:	4798      	blx	r3
	uint32_t i;
	uint32_t ul_last_sector_num;

	if (uc_sector_size == 0) {
  402c62:	b918      	cbnz	r0, 402c6c <disk_read+0x1c>
		return RES_ERROR;
  402c64:	2001      	movs	r0, #1
	return RES_OK;

#else
	return RES_ERROR;
#endif
}
  402c66:	b003      	add	sp, #12
  402c68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402c6c:	4606      	mov	r6, r0
	mem_read_capacity(drv, &ul_last_sector_num);
  402c6e:	a901      	add	r1, sp, #4
  402c70:	4640      	mov	r0, r8
  402c72:	4b11      	ldr	r3, [pc, #68]	; (402cb8 <disk_read+0x68>)
  402c74:	4798      	blx	r3
			(ul_last_sector_num + 1) * uc_sector_size) {
  402c76:	46b1      	mov	r9, r6
	if ((sector + count * uc_sector_size) >
  402c78:	fb06 4207 	mla	r2, r6, r7, r4
			(ul_last_sector_num + 1) * uc_sector_size) {
  402c7c:	9b01      	ldr	r3, [sp, #4]
  402c7e:	fb03 6306 	mla	r3, r3, r6, r6
	if ((sector + count * uc_sector_size) >
  402c82:	429a      	cmp	r2, r3
  402c84:	d901      	bls.n	402c8a <disk_read+0x3a>
		return RES_PARERR;
  402c86:	2004      	movs	r0, #4
  402c88:	e7ed      	b.n	402c66 <disk_read+0x16>
	for (i = 0; i < count; i++) {
  402c8a:	46ba      	mov	sl, r7
  402c8c:	b177      	cbz	r7, 402cac <disk_read+0x5c>
  402c8e:	0276      	lsls	r6, r6, #9
  402c90:	2700      	movs	r7, #0
		if (memory_2_ram(drv, sector + uc_sector_size * i,
  402c92:	f8df b028 	ldr.w	fp, [pc, #40]	; 402cbc <disk_read+0x6c>
  402c96:	462a      	mov	r2, r5
  402c98:	4621      	mov	r1, r4
  402c9a:	4640      	mov	r0, r8
  402c9c:	47d8      	blx	fp
  402c9e:	b938      	cbnz	r0, 402cb0 <disk_read+0x60>
	for (i = 0; i < count; i++) {
  402ca0:	3701      	adds	r7, #1
  402ca2:	444c      	add	r4, r9
  402ca4:	4435      	add	r5, r6
  402ca6:	4557      	cmp	r7, sl
  402ca8:	d1f5      	bne.n	402c96 <disk_read+0x46>
  402caa:	e7dc      	b.n	402c66 <disk_read+0x16>
	return RES_OK;
  402cac:	2000      	movs	r0, #0
  402cae:	e7da      	b.n	402c66 <disk_read+0x16>
			return RES_ERROR;
  402cb0:	2001      	movs	r0, #1
  402cb2:	e7d8      	b.n	402c66 <disk_read+0x16>
  402cb4:	00401339 	.word	0x00401339
  402cb8:	00401325 	.word	0x00401325
  402cbc:	00401355 	.word	0x00401355

00402cc0 <disk_write>:
 *
 * \return RES_OK for success, otherwise DRESULT error code.
 */
#if _READONLY == 0
DRESULT disk_write(BYTE drv, BYTE const *buff, DWORD sector, BYTE count)
{
  402cc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402cc4:	b083      	sub	sp, #12
  402cc6:	4680      	mov	r8, r0
  402cc8:	460d      	mov	r5, r1
  402cca:	4614      	mov	r4, r2
  402ccc:	461f      	mov	r7, r3
#if ACCESS_MEM_TO_RAM
	uint8_t uc_sector_size = mem_sector_size(drv);
  402cce:	4b15      	ldr	r3, [pc, #84]	; (402d24 <disk_write+0x64>)
  402cd0:	4798      	blx	r3
	uint32_t i;
	uint32_t ul_last_sector_num;

	if (uc_sector_size == 0) {
  402cd2:	b918      	cbnz	r0, 402cdc <disk_write+0x1c>
		return RES_ERROR;
  402cd4:	2001      	movs	r0, #1
	return RES_OK;

#else
	return RES_ERROR;
#endif
}
  402cd6:	b003      	add	sp, #12
  402cd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402cdc:	4606      	mov	r6, r0
	mem_read_capacity(drv, &ul_last_sector_num);
  402cde:	a901      	add	r1, sp, #4
  402ce0:	4640      	mov	r0, r8
  402ce2:	4b11      	ldr	r3, [pc, #68]	; (402d28 <disk_write+0x68>)
  402ce4:	4798      	blx	r3
			(ul_last_sector_num + 1) * uc_sector_size) {
  402ce6:	46b1      	mov	r9, r6
	if ((sector + count * uc_sector_size) >
  402ce8:	fb06 4207 	mla	r2, r6, r7, r4
			(ul_last_sector_num + 1) * uc_sector_size) {
  402cec:	9b01      	ldr	r3, [sp, #4]
  402cee:	fb03 6306 	mla	r3, r3, r6, r6
	if ((sector + count * uc_sector_size) >
  402cf2:	429a      	cmp	r2, r3
  402cf4:	d901      	bls.n	402cfa <disk_write+0x3a>
		return RES_PARERR;
  402cf6:	2004      	movs	r0, #4
  402cf8:	e7ed      	b.n	402cd6 <disk_write+0x16>
	for (i = 0; i < count; i++) {
  402cfa:	46ba      	mov	sl, r7
  402cfc:	b177      	cbz	r7, 402d1c <disk_write+0x5c>
  402cfe:	0276      	lsls	r6, r6, #9
  402d00:	2700      	movs	r7, #0
		if (ram_2_memory(drv, sector + uc_sector_size * i,
  402d02:	f8df b028 	ldr.w	fp, [pc, #40]	; 402d2c <disk_write+0x6c>
  402d06:	462a      	mov	r2, r5
  402d08:	4621      	mov	r1, r4
  402d0a:	4640      	mov	r0, r8
  402d0c:	47d8      	blx	fp
  402d0e:	b938      	cbnz	r0, 402d20 <disk_write+0x60>
	for (i = 0; i < count; i++) {
  402d10:	3701      	adds	r7, #1
  402d12:	444c      	add	r4, r9
  402d14:	4435      	add	r5, r6
  402d16:	4557      	cmp	r7, sl
  402d18:	d1f5      	bne.n	402d06 <disk_write+0x46>
  402d1a:	e7dc      	b.n	402cd6 <disk_write+0x16>
	return RES_OK;
  402d1c:	2000      	movs	r0, #0
  402d1e:	e7da      	b.n	402cd6 <disk_write+0x16>
			return RES_ERROR;
  402d20:	2001      	movs	r0, #1
  402d22:	e7d8      	b.n	402cd6 <disk_write+0x16>
  402d24:	00401339 	.word	0x00401339
  402d28:	00401325 	.word	0x00401325
  402d2c:	0040136d 	.word	0x0040136d

00402d30 <disk_ioctl>:
 * \param buff Buffer to send/receive control data.
 *
 * \return RES_OK for success, otherwise DRESULT error code.
 */
DRESULT disk_ioctl(BYTE drv, BYTE ctrl, void *buff)
{
  402d30:	b510      	push	{r4, lr}
  402d32:	b082      	sub	sp, #8
  402d34:	4614      	mov	r4, r2
	DRESULT res = RES_PARERR;

	switch (ctrl) {
  402d36:	2903      	cmp	r1, #3
  402d38:	d825      	bhi.n	402d86 <disk_ioctl+0x56>
  402d3a:	e8df f001 	tbb	[pc, r1]
  402d3e:	071d      	.short	0x071d
  402d40:	020f      	.short	0x020f
	case GET_BLOCK_SIZE:
		*(DWORD *)buff = 1;
  402d42:	2301      	movs	r3, #1
  402d44:	6013      	str	r3, [r2, #0]
		res = RES_OK;
  402d46:	2000      	movs	r0, #0
	default:
		res = RES_PARERR;
	}

	return res;
}
  402d48:	b002      	add	sp, #8
  402d4a:	bd10      	pop	{r4, pc}
		mem_read_capacity(drv, &ul_last_sector_num);
  402d4c:	a901      	add	r1, sp, #4
  402d4e:	4b11      	ldr	r3, [pc, #68]	; (402d94 <disk_ioctl+0x64>)
  402d50:	4798      	blx	r3
		*(DWORD *)buff = ul_last_sector_num + 1;
  402d52:	9b01      	ldr	r3, [sp, #4]
  402d54:	3301      	adds	r3, #1
  402d56:	6023      	str	r3, [r4, #0]
		res = RES_OK;
  402d58:	2000      	movs	r0, #0
	break;
  402d5a:	e7f5      	b.n	402d48 <disk_ioctl+0x18>
		uint8_t uc_sector_size = mem_sector_size(drv);
  402d5c:	4b0e      	ldr	r3, [pc, #56]	; (402d98 <disk_ioctl+0x68>)
  402d5e:	4798      	blx	r3
		if ((uc_sector_size != SECTOR_SIZE_512) &&
  402d60:	2808      	cmp	r0, #8
  402d62:	d812      	bhi.n	402d8a <disk_ioctl+0x5a>
  402d64:	f44f 738b 	mov.w	r3, #278	; 0x116
  402d68:	fa23 f000 	lsr.w	r0, r3, r0
				(uc_sector_size != SECTOR_SIZE_2048) &&
  402d6c:	f010 0f01 	tst.w	r0, #1
  402d70:	d00d      	beq.n	402d8e <disk_ioctl+0x5e>
		*(U8 *)buff = uc_sector_size * SECTOR_SIZE_DEFAULT;
  402d72:	2000      	movs	r0, #0
  402d74:	7020      	strb	r0, [r4, #0]
	break;
  402d76:	e7e7      	b.n	402d48 <disk_ioctl+0x18>
		if (mem_test_unit_ready(drv) == CTRL_GOOD) {
  402d78:	4b08      	ldr	r3, [pc, #32]	; (402d9c <disk_ioctl+0x6c>)
  402d7a:	4798      	blx	r3
  402d7c:	2800      	cmp	r0, #0
			res = RES_NOTRDY;
  402d7e:	bf0c      	ite	eq
  402d80:	2000      	moveq	r0, #0
  402d82:	2003      	movne	r0, #3
  402d84:	e7e0      	b.n	402d48 <disk_ioctl+0x18>
		res = RES_PARERR;
  402d86:	2004      	movs	r0, #4
  402d88:	e7de      	b.n	402d48 <disk_ioctl+0x18>
			return RES_ERROR;
  402d8a:	2001      	movs	r0, #1
  402d8c:	e7dc      	b.n	402d48 <disk_ioctl+0x18>
  402d8e:	2001      	movs	r0, #1
  402d90:	e7da      	b.n	402d48 <disk_ioctl+0x18>
  402d92:	bf00      	nop
  402d94:	00401325 	.word	0x00401325
  402d98:	00401339 	.word	0x00401339
  402d9c:	00401311 	.word	0x00401311

00402da0 <get_fattime>:
 * bit4:0    Second (0..29)
 *
 * \return Current time.
 */
uint32_t get_fattime(void)
{
  402da0:	b530      	push	{r4, r5, lr}
  402da2:	b08b      	sub	sp, #44	; 0x2c
	uint32_t ul_time;
	uint32_t ul_hour, ul_minute, ul_second;
	uint32_t ul_year, ul_month, ul_day, ul_week;

	/* Retrieve date and time */
	rtc_get_time(RTC, &ul_hour, &ul_minute, &ul_second);
  402da4:	4c11      	ldr	r4, [pc, #68]	; (402dec <get_fattime+0x4c>)
  402da6:	ab07      	add	r3, sp, #28
  402da8:	aa08      	add	r2, sp, #32
  402daa:	a909      	add	r1, sp, #36	; 0x24
  402dac:	4620      	mov	r0, r4
  402dae:	4d10      	ldr	r5, [pc, #64]	; (402df0 <get_fattime+0x50>)
  402db0:	47a8      	blx	r5
	rtc_get_date(RTC, &ul_year, &ul_month, &ul_day, &ul_week);
  402db2:	ab03      	add	r3, sp, #12
  402db4:	9300      	str	r3, [sp, #0]
  402db6:	ab04      	add	r3, sp, #16
  402db8:	aa05      	add	r2, sp, #20
  402dba:	a906      	add	r1, sp, #24
  402dbc:	4620      	mov	r0, r4
  402dbe:	4c0d      	ldr	r4, [pc, #52]	; (402df4 <get_fattime+0x54>)
  402dc0:	47a0      	blx	r4

	ul_time = ((ul_year - 1980) << 25)
			| (ul_month << 21)
			| (ul_day << 16)
  402dc2:	9b04      	ldr	r3, [sp, #16]
  402dc4:	041b      	lsls	r3, r3, #16
	ul_time = ((ul_year - 1980) << 25)
  402dc6:	9805      	ldr	r0, [sp, #20]
  402dc8:	ea43 5340 	orr.w	r3, r3, r0, lsl #21
  402dcc:	9809      	ldr	r0, [sp, #36]	; 0x24
  402dce:	ea43 23c0 	orr.w	r3, r3, r0, lsl #11
  402dd2:	9808      	ldr	r0, [sp, #32]
  402dd4:	ea43 1340 	orr.w	r3, r3, r0, lsl #5
  402dd8:	9807      	ldr	r0, [sp, #28]
  402dda:	ea43 0350 	orr.w	r3, r3, r0, lsr #1
  402dde:	9806      	ldr	r0, [sp, #24]
  402de0:	f2a0 70bc 	subw	r0, r0, #1980	; 0x7bc
			| (ul_hour << 11)
			| (ul_minute << 5)
			| ((ul_second >> 1) << 0);

	return ul_time;
}
  402de4:	ea43 6040 	orr.w	r0, r3, r0, lsl #25
  402de8:	b00b      	add	sp, #44	; 0x2c
  402dea:	bd30      	pop	{r4, r5, pc}
  402dec:	400e1860 	.word	0x400e1860
  402df0:	00402253 	.word	0x00402253
  402df4:	0040233d 	.word	0x0040233d

00402df8 <mem_cpy>:
		*(int*)d = *(int*)s;
		d += sizeof(int); s += sizeof(int);
		cnt -= sizeof(int);
	}
#endif
	while (cnt--)
  402df8:	b13a      	cbz	r2, 402e0a <mem_cpy+0x12>
  402dfa:	3801      	subs	r0, #1
  402dfc:	188a      	adds	r2, r1, r2
		*d++ = *s++;
  402dfe:	f811 3b01 	ldrb.w	r3, [r1], #1
  402e02:	f800 3f01 	strb.w	r3, [r0, #1]!
	while (cnt--)
  402e06:	4291      	cmp	r1, r2
  402e08:	d1f9      	bne.n	402dfe <mem_cpy+0x6>
  402e0a:	4770      	bx	lr

00402e0c <mem_set>:
/* Fill memory */
static
void mem_set (void* dst, int val, UINT cnt) {
	BYTE *d = (BYTE*)dst;

	while (cnt--)
  402e0c:	b122      	cbz	r2, 402e18 <mem_set+0xc>
  402e0e:	1882      	adds	r2, r0, r2
		*d++ = (BYTE)val;
  402e10:	f800 1b01 	strb.w	r1, [r0], #1
	while (cnt--)
  402e14:	4282      	cmp	r2, r0
  402e16:	d1fb      	bne.n	402e10 <mem_set+0x4>
  402e18:	4770      	bx	lr

00402e1a <clust2sect>:
static DWORD clust2sect (	/* !=0: Sector number, 0: Failed - invalid cluster# */
	FATFS *fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
	clst -= 2;
  402e1a:	3902      	subs	r1, #2
	if (clst >= (fs->n_fatent - 2)) return 0;		/* Invalid cluster# */
  402e1c:	6983      	ldr	r3, [r0, #24]
  402e1e:	3b02      	subs	r3, #2
  402e20:	4299      	cmp	r1, r3
  402e22:	d204      	bcs.n	402e2e <clust2sect+0x14>
	return clst * fs->csize + fs->database;
  402e24:	7883      	ldrb	r3, [r0, #2]
  402e26:	6a80      	ldr	r0, [r0, #40]	; 0x28
  402e28:	fb01 0003 	mla	r0, r1, r3, r0
  402e2c:	4770      	bx	lr
	if (clst >= (fs->n_fatent - 2)) return 0;		/* Invalid cluster# */
  402e2e:	2000      	movs	r0, #0
}
  402e30:	4770      	bx	lr

00402e32 <sum_sfn>:
#if _USE_LFN
static
BYTE sum_sfn (
	const BYTE *dir		/* Ptr to directory entry */
)
{
  402e32:	4602      	mov	r2, r0
  402e34:	f100 010b 	add.w	r1, r0, #11
	BYTE sum = 0;
  402e38:	2000      	movs	r0, #0
	UINT n = 11;

	do sum = (sum >> 1) + (sum << 7) + *dir++; while (--n);
  402e3a:	01c3      	lsls	r3, r0, #7
  402e3c:	ea43 0350 	orr.w	r3, r3, r0, lsr #1
  402e40:	f812 0b01 	ldrb.w	r0, [r2], #1
  402e44:	fa50 f383 	uxtab	r3, r0, r3
  402e48:	b2d8      	uxtb	r0, r3
  402e4a:	428a      	cmp	r2, r1
  402e4c:	d1f5      	bne.n	402e3a <sum_sfn+0x8>
	return sum;
}
  402e4e:	4770      	bx	lr

00402e50 <validate>:
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	FATFS *fs,		/* Pointer to the file system object */
	WORD id			/* Member id of the target object to be checked */
)
{
	if (!fs || !fs->fs_type || fs->id != id)
  402e50:	b198      	cbz	r0, 402e7a <validate+0x2a>
{
  402e52:	b508      	push	{r3, lr}
	if (!fs || !fs->fs_type || fs->id != id)
  402e54:	7802      	ldrb	r2, [r0, #0]
  402e56:	b90a      	cbnz	r2, 402e5c <validate+0xc>
		return FR_INVALID_OBJECT;
  402e58:	2009      	movs	r0, #9
  402e5a:	bd08      	pop	{r3, pc}
	if (!fs || !fs->fs_type || fs->id != id)
  402e5c:	88c2      	ldrh	r2, [r0, #6]
  402e5e:	428a      	cmp	r2, r1
  402e60:	d001      	beq.n	402e66 <validate+0x16>
		return FR_INVALID_OBJECT;
  402e62:	2009      	movs	r0, #9

	if (disk_status(fs->drv) & STA_NOINIT)
		return FR_NOT_READY;

	return FR_OK;
}
  402e64:	bd08      	pop	{r3, pc}
	if (disk_status(fs->drv) & STA_NOINIT)
  402e66:	7840      	ldrb	r0, [r0, #1]
  402e68:	4b05      	ldr	r3, [pc, #20]	; (402e80 <validate+0x30>)
  402e6a:	4798      	blx	r3
  402e6c:	f000 0001 	and.w	r0, r0, #1
	return FR_OK;
  402e70:	2800      	cmp	r0, #0
  402e72:	bf14      	ite	ne
  402e74:	2003      	movne	r0, #3
  402e76:	2000      	moveq	r0, #0
  402e78:	bd08      	pop	{r3, pc}
		return FR_INVALID_OBJECT;
  402e7a:	2009      	movs	r0, #9
  402e7c:	4770      	bx	lr
  402e7e:	bf00      	nop
  402e80:	00402c35 	.word	0x00402c35

00402e84 <check_fs>:
{
  402e84:	b538      	push	{r3, r4, r5, lr}
  402e86:	4604      	mov	r4, r0
	if (disk_read(fs->drv, fs->win, sect, 1) != RES_OK)	/* Load boot record */
  402e88:	2301      	movs	r3, #1
  402e8a:	460a      	mov	r2, r1
  402e8c:	f100 0130 	add.w	r1, r0, #48	; 0x30
  402e90:	7840      	ldrb	r0, [r0, #1]
  402e92:	4d1d      	ldr	r5, [pc, #116]	; (402f08 <check_fs+0x84>)
  402e94:	47a8      	blx	r5
  402e96:	b108      	cbz	r0, 402e9c <check_fs+0x18>
		return 3;
  402e98:	2003      	movs	r0, #3
  402e9a:	bd38      	pop	{r3, r4, r5, pc}
	if (LD_WORD(&fs->win[BS_55AA]) != 0xAA55)		/* Check record signature (always placed at offset 510 even if the sector size is >512) */
  402e9c:	f894 222f 	ldrb.w	r2, [r4, #559]	; 0x22f
  402ea0:	f894 322e 	ldrb.w	r3, [r4, #558]	; 0x22e
  402ea4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  402ea8:	b21b      	sxth	r3, r3
  402eaa:	4a18      	ldr	r2, [pc, #96]	; (402f0c <check_fs+0x88>)
  402eac:	4293      	cmp	r3, r2
  402eae:	d001      	beq.n	402eb4 <check_fs+0x30>
		return 2;
  402eb0:	2002      	movs	r0, #2
  402eb2:	bd38      	pop	{r3, r4, r5, pc}
	if ((LD_DWORD(&fs->win[BS_FilSysType]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
  402eb4:	f894 2069 	ldrb.w	r2, [r4, #105]	; 0x69
  402eb8:	f894 3068 	ldrb.w	r3, [r4, #104]	; 0x68
  402ebc:	041b      	lsls	r3, r3, #16
  402ebe:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
  402ec2:	f894 2066 	ldrb.w	r2, [r4, #102]	; 0x66
  402ec6:	4313      	orrs	r3, r2
  402ec8:	f894 2067 	ldrb.w	r2, [r4, #103]	; 0x67
  402ecc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  402ed0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  402ed4:	4a0e      	ldr	r2, [pc, #56]	; (402f10 <check_fs+0x8c>)
  402ed6:	4293      	cmp	r3, r2
  402ed8:	d013      	beq.n	402f02 <check_fs+0x7e>
	if ((LD_DWORD(&fs->win[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)
  402eda:	f894 3085 	ldrb.w	r3, [r4, #133]	; 0x85
  402ede:	f894 0084 	ldrb.w	r0, [r4, #132]	; 0x84
  402ee2:	0400      	lsls	r0, r0, #16
  402ee4:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
  402ee8:	f894 3082 	ldrb.w	r3, [r4, #130]	; 0x82
  402eec:	4318      	orrs	r0, r3
  402eee:	f894 3083 	ldrb.w	r3, [r4, #131]	; 0x83
  402ef2:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  402ef6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
		return 3;
  402efa:	1a80      	subs	r0, r0, r2
  402efc:	bf18      	it	ne
  402efe:	2001      	movne	r0, #1
  402f00:	bd38      	pop	{r3, r4, r5, pc}
		return 0;
  402f02:	2000      	movs	r0, #0
}
  402f04:	bd38      	pop	{r3, r4, r5, pc}
  402f06:	bf00      	nop
  402f08:	00402c51 	.word	0x00402c51
  402f0c:	ffffaa55 	.word	0xffffaa55
  402f10:	00544146 	.word	0x00544146

00402f14 <chk_mounted>:
{
  402f14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	const TCHAR *p = *path;
  402f16:	6803      	ldr	r3, [r0, #0]
	vol = p[0] - '0';					/* Is there a drive number? */
  402f18:	781c      	ldrb	r4, [r3, #0]
  402f1a:	3c30      	subs	r4, #48	; 0x30
	if (vol <= 9 && p[1] == ':') {		/* Found a drive number, get and strip it */
  402f1c:	2c09      	cmp	r4, #9
  402f1e:	d80a      	bhi.n	402f36 <chk_mounted+0x22>
  402f20:	785d      	ldrb	r5, [r3, #1]
  402f22:	2d3a      	cmp	r5, #58	; 0x3a
  402f24:	d001      	beq.n	402f2a <chk_mounted+0x16>
  402f26:	2400      	movs	r4, #0
  402f28:	e006      	b.n	402f38 <chk_mounted+0x24>
		p += 2; *path = p;				/* Return pointer to the path name */
  402f2a:	3302      	adds	r3, #2
  402f2c:	6003      	str	r3, [r0, #0]
	if (vol >= _VOLUMES) 				/* Is the drive number valid? */
  402f2e:	2c07      	cmp	r4, #7
  402f30:	d902      	bls.n	402f38 <chk_mounted+0x24>
		return FR_INVALID_DRIVE;
  402f32:	200b      	movs	r0, #11
  402f34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402f36:	2400      	movs	r4, #0
	*rfs = fs = FatFs[vol];				/* Return pointer to the corresponding file system object */
  402f38:	4bae      	ldr	r3, [pc, #696]	; (4031f4 <chk_mounted+0x2e0>)
  402f3a:	f853 5024 	ldr.w	r5, [r3, r4, lsl #2]
  402f3e:	600d      	str	r5, [r1, #0]
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
  402f40:	2d00      	cmp	r5, #0
  402f42:	f000 813e 	beq.w	4031c2 <chk_mounted+0x2ae>
  402f46:	4616      	mov	r6, r2
	if (fs->fs_type) {					/* If the logical drive has been mounted */
  402f48:	782b      	ldrb	r3, [r5, #0]
  402f4a:	b17b      	cbz	r3, 402f6c <chk_mounted+0x58>
		stat = disk_status(fs->drv);
  402f4c:	7868      	ldrb	r0, [r5, #1]
  402f4e:	4baa      	ldr	r3, [pc, #680]	; (4031f8 <chk_mounted+0x2e4>)
  402f50:	4798      	blx	r3
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized (has not been changed), */
  402f52:	f010 0f01 	tst.w	r0, #1
  402f56:	d109      	bne.n	402f6c <chk_mounted+0x58>
			if (!_FS_READONLY && chk_wp && (stat & STA_PROTECT))	/* Check write protection if needed */
  402f58:	2e00      	cmp	r6, #0
  402f5a:	f000 8134 	beq.w	4031c6 <chk_mounted+0x2b2>
  402f5e:	f000 0004 	and.w	r0, r0, #4
				return FR_WRITE_PROTECTED;
  402f62:	2800      	cmp	r0, #0
  402f64:	bf0c      	ite	eq
  402f66:	2000      	moveq	r0, #0
  402f68:	200a      	movne	r0, #10
  402f6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	fs->fs_type = 0;					/* Clear the file system object */
  402f6c:	2300      	movs	r3, #0
  402f6e:	702b      	strb	r3, [r5, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
  402f70:	b2e0      	uxtb	r0, r4
  402f72:	7068      	strb	r0, [r5, #1]
	stat = disk_initialize(fs->drv);	/* Initialize low level disk I/O layer */
  402f74:	4ba1      	ldr	r3, [pc, #644]	; (4031fc <chk_mounted+0x2e8>)
  402f76:	4798      	blx	r3
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
  402f78:	f010 0f01 	tst.w	r0, #1
  402f7c:	d001      	beq.n	402f82 <chk_mounted+0x6e>
		return FR_NOT_READY;			/* Failed to initialize due to no media or hard error */
  402f7e:	2003      	movs	r0, #3
  402f80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (!_FS_READONLY && chk_wp && (stat & STA_PROTECT))	/* Check disk write protection if needed */
  402f82:	b126      	cbz	r6, 402f8e <chk_mounted+0x7a>
  402f84:	f010 0f04 	tst.w	r0, #4
  402f88:	d001      	beq.n	402f8e <chk_mounted+0x7a>
		return FR_WRITE_PROTECTED;
  402f8a:	200a      	movs	r0, #10
  402f8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	fmt = check_fs(fs, bsect = 0);		/* Load sector 0 and check if it is an FAT-VBR (in SFD) */
  402f8e:	2100      	movs	r1, #0
  402f90:	4628      	mov	r0, r5
  402f92:	4b9b      	ldr	r3, [pc, #620]	; (403200 <chk_mounted+0x2ec>)
  402f94:	4798      	blx	r3
	if (fmt == 1) {						/* Not an FAT-VBR, the physical drive can be partitioned */
  402f96:	2801      	cmp	r0, #1
  402f98:	d006      	beq.n	402fa8 <chk_mounted+0x94>
	fmt = check_fs(fs, bsect = 0);		/* Load sector 0 and check if it is an FAT-VBR (in SFD) */
  402f9a:	2400      	movs	r4, #0
	if (fmt == 3) return FR_DISK_ERR;
  402f9c:	2803      	cmp	r0, #3
  402f9e:	f000 8114 	beq.w	4031ca <chk_mounted+0x2b6>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
  402fa2:	b1c8      	cbz	r0, 402fd8 <chk_mounted+0xc4>
  402fa4:	200d      	movs	r0, #13
  402fa6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (tbl[4]) {						/* Is the partition existing? */
  402fa8:	f895 31f2 	ldrb.w	r3, [r5, #498]	; 0x1f2
  402fac:	b90b      	cbnz	r3, 402fb2 <chk_mounted+0x9e>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
  402fae:	200d      	movs	r0, #13
  402fb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			bsect = LD_DWORD(&tbl[8]);		/* Partition offset in LBA */
  402fb2:	f895 31f9 	ldrb.w	r3, [r5, #505]	; 0x1f9
  402fb6:	f895 41f8 	ldrb.w	r4, [r5, #504]	; 0x1f8
  402fba:	0424      	lsls	r4, r4, #16
  402fbc:	ea44 6403 	orr.w	r4, r4, r3, lsl #24
  402fc0:	f895 31f6 	ldrb.w	r3, [r5, #502]	; 0x1f6
  402fc4:	431c      	orrs	r4, r3
  402fc6:	f895 31f7 	ldrb.w	r3, [r5, #503]	; 0x1f7
  402fca:	ea44 2403 	orr.w	r4, r4, r3, lsl #8
			fmt = check_fs(fs, bsect);		/* Check the partition */
  402fce:	4621      	mov	r1, r4
  402fd0:	4628      	mov	r0, r5
  402fd2:	4b8b      	ldr	r3, [pc, #556]	; (403200 <chk_mounted+0x2ec>)
  402fd4:	4798      	blx	r3
  402fd6:	e7e1      	b.n	402f9c <chk_mounted+0x88>
	if (LD_WORD(fs->win+BPB_BytsPerSec) != SS(fs))		/* (BPB_BytsPerSec must be equal to the physical sector size) */
  402fd8:	f895 203c 	ldrb.w	r2, [r5, #60]	; 0x3c
  402fdc:	f895 303b 	ldrb.w	r3, [r5, #59]	; 0x3b
  402fe0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  402fe4:	b21b      	sxth	r3, r3
  402fe6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  402fea:	d001      	beq.n	402ff0 <chk_mounted+0xdc>
		return FR_NO_FILESYSTEM;
  402fec:	200d      	movs	r0, #13
  402fee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	fasize = LD_WORD(fs->win+BPB_FATSz16);				/* Number of sectors per FAT */
  402ff0:	f895 3047 	ldrb.w	r3, [r5, #71]	; 0x47
  402ff4:	f895 2046 	ldrb.w	r2, [r5, #70]	; 0x46
	if (!fasize) fasize = LD_DWORD(fs->win+BPB_FATSz32);
  402ff8:	ea52 2203 	orrs.w	r2, r2, r3, lsl #8
  402ffc:	d10d      	bne.n	40301a <chk_mounted+0x106>
  402ffe:	f895 3057 	ldrb.w	r3, [r5, #87]	; 0x57
  403002:	f895 2056 	ldrb.w	r2, [r5, #86]	; 0x56
  403006:	0412      	lsls	r2, r2, #16
  403008:	ea42 6203 	orr.w	r2, r2, r3, lsl #24
  40300c:	f895 3054 	ldrb.w	r3, [r5, #84]	; 0x54
  403010:	431a      	orrs	r2, r3
  403012:	f895 3055 	ldrb.w	r3, [r5, #85]	; 0x55
  403016:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
	fs->fsize = fasize;
  40301a:	61ea      	str	r2, [r5, #28]
	fs->n_fats = b = fs->win[BPB_NumFATs];				/* Number of FAT copies */
  40301c:	f895 e040 	ldrb.w	lr, [r5, #64]	; 0x40
  403020:	f885 e003 	strb.w	lr, [r5, #3]
	if (b != 1 && b != 2) return FR_NO_FILESYSTEM;		/* (Must be 1 or 2) */
  403024:	f10e 33ff 	add.w	r3, lr, #4294967295
  403028:	b2db      	uxtb	r3, r3
  40302a:	2b01      	cmp	r3, #1
  40302c:	d901      	bls.n	403032 <chk_mounted+0x11e>
  40302e:	200d      	movs	r0, #13
  403030:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	fs->csize = b = fs->win[BPB_SecPerClus];			/* Number of sectors per cluster */
  403032:	f895 603d 	ldrb.w	r6, [r5, #61]	; 0x3d
  403036:	70ae      	strb	r6, [r5, #2]
	if (!b || (b & (b - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
  403038:	2e00      	cmp	r6, #0
  40303a:	f000 80c8 	beq.w	4031ce <chk_mounted+0x2ba>
  40303e:	1e73      	subs	r3, r6, #1
  403040:	4233      	tst	r3, r6
  403042:	d001      	beq.n	403048 <chk_mounted+0x134>
  403044:	200d      	movs	r0, #13
  403046:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	fs->n_rootdir = LD_WORD(fs->win+BPB_RootEntCnt);	/* Number of root directory entries */
  403048:	f895 3042 	ldrb.w	r3, [r5, #66]	; 0x42
  40304c:	f895 1041 	ldrb.w	r1, [r5, #65]	; 0x41
  403050:	ea41 2103 	orr.w	r1, r1, r3, lsl #8
  403054:	8129      	strh	r1, [r5, #8]
	if (fs->n_rootdir % (SS(fs) / SZ_DIR)) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be sector aligned) */
  403056:	f011 0f0f 	tst.w	r1, #15
  40305a:	f040 80ba 	bne.w	4031d2 <chk_mounted+0x2be>
	tsect = LD_WORD(fs->win+BPB_TotSec16);				/* Number of sectors on the volume */
  40305e:	f895 0044 	ldrb.w	r0, [r5, #68]	; 0x44
  403062:	f895 3043 	ldrb.w	r3, [r5, #67]	; 0x43
	if (!tsect) tsect = LD_DWORD(fs->win+BPB_TotSec32);
  403066:	ea53 2300 	orrs.w	r3, r3, r0, lsl #8
  40306a:	d10d      	bne.n	403088 <chk_mounted+0x174>
  40306c:	f895 0053 	ldrb.w	r0, [r5, #83]	; 0x53
  403070:	f895 3052 	ldrb.w	r3, [r5, #82]	; 0x52
  403074:	041b      	lsls	r3, r3, #16
  403076:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
  40307a:	f895 0050 	ldrb.w	r0, [r5, #80]	; 0x50
  40307e:	4303      	orrs	r3, r0
  403080:	f895 0051 	ldrb.w	r0, [r5, #81]	; 0x51
  403084:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
	nrsv = LD_WORD(fs->win+BPB_RsvdSecCnt);				/* Number of reserved sectors */
  403088:	f895 003f 	ldrb.w	r0, [r5, #63]	; 0x3f
  40308c:	f895 703e 	ldrb.w	r7, [r5, #62]	; 0x3e
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (BPB_RsvdSecCnt must not be 0) */
  403090:	ea57 2700 	orrs.w	r7, r7, r0, lsl #8
  403094:	f000 809f 	beq.w	4031d6 <chk_mounted+0x2c2>
	fasize *= b;										/* Number of sectors for FAT area */
  403098:	fb02 fe0e 	mul.w	lr, r2, lr
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIR);	/* RSV+FAT+DIR */
  40309c:	eb07 1011 	add.w	r0, r7, r1, lsr #4
  4030a0:	4470      	add	r0, lr
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
  4030a2:	4283      	cmp	r3, r0
  4030a4:	f0c0 8099 	bcc.w	4031da <chk_mounted+0x2c6>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
  4030a8:	1a1b      	subs	r3, r3, r0
  4030aa:	fbb3 f3f6 	udiv	r3, r3, r6
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
  4030ae:	2b00      	cmp	r3, #0
  4030b0:	f000 8095 	beq.w	4031de <chk_mounted+0x2ca>
	fmt = FS_FAT12;
  4030b4:	f640 76f5 	movw	r6, #4085	; 0xff5
  4030b8:	42b3      	cmp	r3, r6
  4030ba:	bf8c      	ite	hi
  4030bc:	2602      	movhi	r6, #2
  4030be:	2601      	movls	r6, #1
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
  4030c0:	f64f 7cf5 	movw	ip, #65525	; 0xfff5
  4030c4:	4563      	cmp	r3, ip
  4030c6:	f200 80a5 	bhi.w	403214 <chk_mounted+0x300>
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
  4030ca:	3302      	adds	r3, #2
  4030cc:	61ab      	str	r3, [r5, #24]
	fs->database = bsect + sysect;						/* Data start sector */
  4030ce:	4420      	add	r0, r4
  4030d0:	62a8      	str	r0, [r5, #40]	; 0x28
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
  4030d2:	443c      	add	r4, r7
  4030d4:	622c      	str	r4, [r5, #32]
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
  4030d6:	2900      	cmp	r1, #0
  4030d8:	f000 8089 	beq.w	4031ee <chk_mounted+0x2da>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
  4030dc:	4474      	add	r4, lr
  4030de:	626c      	str	r4, [r5, #36]	; 0x24
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
  4030e0:	2e02      	cmp	r6, #2
  4030e2:	d10b      	bne.n	4030fc <chk_mounted+0x1e8>
  4030e4:	005b      	lsls	r3, r3, #1
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than required) */
  4030e6:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
  4030ea:	ebb2 2f53 	cmp.w	r2, r3, lsr #9
  4030ee:	d37c      	bcc.n	4031ea <chk_mounted+0x2d6>
	fs->free_clust = 0xFFFFFFFF;
  4030f0:	f04f 33ff 	mov.w	r3, #4294967295
  4030f4:	612b      	str	r3, [r5, #16]
	fs->last_clust = 0;
  4030f6:	2300      	movs	r3, #0
  4030f8:	60eb      	str	r3, [r5, #12]
  4030fa:	e051      	b.n	4031a0 <chk_mounted+0x28c>
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
  4030fc:	eb03 0143 	add.w	r1, r3, r3, lsl #1
  403100:	f003 0301 	and.w	r3, r3, #1
  403104:	eb03 0351 	add.w	r3, r3, r1, lsr #1
  403108:	e7ed      	b.n	4030e6 <chk_mounted+0x1d2>
			LD_WORD(fs->win+BS_55AA) == 0xAA55 &&
  40310a:	f895 222f 	ldrb.w	r2, [r5, #559]	; 0x22f
  40310e:	f895 322e 	ldrb.w	r3, [r5, #558]	; 0x22e
  403112:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
		if (disk_read(fs->drv, fs->win, fs->fsi_sector, 1) == RES_OK &&
  403116:	b21b      	sxth	r3, r3
  403118:	4a3a      	ldr	r2, [pc, #232]	; (403204 <chk_mounted+0x2f0>)
  40311a:	4293      	cmp	r3, r2
  40311c:	d14b      	bne.n	4031b6 <chk_mounted+0x2a2>
			LD_DWORD(fs->win+FSI_LeadSig) == 0x41615252 &&
  40311e:	f895 2033 	ldrb.w	r2, [r5, #51]	; 0x33
  403122:	f895 3032 	ldrb.w	r3, [r5, #50]	; 0x32
  403126:	041b      	lsls	r3, r3, #16
  403128:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
  40312c:	f895 2030 	ldrb.w	r2, [r5, #48]	; 0x30
  403130:	4313      	orrs	r3, r2
  403132:	f895 2031 	ldrb.w	r2, [r5, #49]	; 0x31
  403136:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
			LD_WORD(fs->win+BS_55AA) == 0xAA55 &&
  40313a:	4a33      	ldr	r2, [pc, #204]	; (403208 <chk_mounted+0x2f4>)
  40313c:	4293      	cmp	r3, r2
  40313e:	d13c      	bne.n	4031ba <chk_mounted+0x2a6>
			LD_DWORD(fs->win+FSI_StrucSig) == 0x61417272) {
  403140:	f895 2217 	ldrb.w	r2, [r5, #535]	; 0x217
  403144:	f895 3216 	ldrb.w	r3, [r5, #534]	; 0x216
  403148:	041b      	lsls	r3, r3, #16
  40314a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
  40314e:	f895 2214 	ldrb.w	r2, [r5, #532]	; 0x214
  403152:	4313      	orrs	r3, r2
  403154:	f895 2215 	ldrb.w	r2, [r5, #533]	; 0x215
  403158:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
			LD_DWORD(fs->win+FSI_LeadSig) == 0x41615252 &&
  40315c:	4a2b      	ldr	r2, [pc, #172]	; (40320c <chk_mounted+0x2f8>)
  40315e:	4293      	cmp	r3, r2
  403160:	d12d      	bne.n	4031be <chk_mounted+0x2aa>
				fs->last_clust = LD_DWORD(fs->win+FSI_Nxt_Free);
  403162:	f895 221f 	ldrb.w	r2, [r5, #543]	; 0x21f
  403166:	f895 321e 	ldrb.w	r3, [r5, #542]	; 0x21e
  40316a:	041b      	lsls	r3, r3, #16
  40316c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
  403170:	f895 221c 	ldrb.w	r2, [r5, #540]	; 0x21c
  403174:	4313      	orrs	r3, r2
  403176:	f895 221d 	ldrb.w	r2, [r5, #541]	; 0x21d
  40317a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  40317e:	60eb      	str	r3, [r5, #12]
				fs->free_clust = LD_DWORD(fs->win+FSI_Free_Count);
  403180:	f895 221b 	ldrb.w	r2, [r5, #539]	; 0x21b
  403184:	f895 321a 	ldrb.w	r3, [r5, #538]	; 0x21a
  403188:	041b      	lsls	r3, r3, #16
  40318a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
  40318e:	f895 2218 	ldrb.w	r2, [r5, #536]	; 0x218
  403192:	4313      	orrs	r3, r2
  403194:	f895 2219 	ldrb.w	r2, [r5, #537]	; 0x219
  403198:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  40319c:	612b      	str	r3, [r5, #16]
  40319e:	2603      	movs	r6, #3
	fs->fs_type = fmt;		/* FAT sub-type */
  4031a0:	702e      	strb	r6, [r5, #0]
	fs->id = ++Fsid;		/* File system mount ID */
  4031a2:	4a1b      	ldr	r2, [pc, #108]	; (403210 <chk_mounted+0x2fc>)
  4031a4:	8813      	ldrh	r3, [r2, #0]
  4031a6:	3301      	adds	r3, #1
  4031a8:	b29b      	uxth	r3, r3
  4031aa:	8013      	strh	r3, [r2, #0]
  4031ac:	80eb      	strh	r3, [r5, #6]
	fs->winsect = 0;		/* Invalidate sector cache */
  4031ae:	2000      	movs	r0, #0
  4031b0:	62e8      	str	r0, [r5, #44]	; 0x2c
	fs->wflag = 0;
  4031b2:	7128      	strb	r0, [r5, #4]
	return FR_OK;
  4031b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4031b6:	2603      	movs	r6, #3
  4031b8:	e7f2      	b.n	4031a0 <chk_mounted+0x28c>
  4031ba:	2603      	movs	r6, #3
  4031bc:	e7f0      	b.n	4031a0 <chk_mounted+0x28c>
  4031be:	2603      	movs	r6, #3
  4031c0:	e7ee      	b.n	4031a0 <chk_mounted+0x28c>
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
  4031c2:	200c      	movs	r0, #12
  4031c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			return FR_OK;				/* The file system object is valid */
  4031c6:	2000      	movs	r0, #0
  4031c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (fmt == 3) return FR_DISK_ERR;
  4031ca:	2001      	movs	r0, #1
  4031cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (!b || (b & (b - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
  4031ce:	200d      	movs	r0, #13
  4031d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (fs->n_rootdir % (SS(fs) / SZ_DIR)) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be sector aligned) */
  4031d2:	200d      	movs	r0, #13
  4031d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (BPB_RsvdSecCnt must not be 0) */
  4031d6:	200d      	movs	r0, #13
  4031d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
  4031da:	200d      	movs	r0, #13
  4031dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
  4031de:	200d      	movs	r0, #13
  4031e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return FR_NO_FILESYSTEM;
  4031e2:	200d      	movs	r0, #13
  4031e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
  4031e6:	200d      	movs	r0, #13
  4031e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return FR_NO_FILESYSTEM;
  4031ea:	200d      	movs	r0, #13
  4031ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
  4031ee:	200d      	movs	r0, #13
  4031f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4031f2:	bf00      	nop
  4031f4:	20400c3c 	.word	0x20400c3c
  4031f8:	00402c35 	.word	0x00402c35
  4031fc:	00402bf5 	.word	0x00402bf5
  403200:	00402e85 	.word	0x00402e85
  403204:	ffffaa55 	.word	0xffffaa55
  403208:	41615252 	.word	0x41615252
  40320c:	61417272 	.word	0x61417272
  403210:	20400c5c 	.word	0x20400c5c
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
  403214:	3302      	adds	r3, #2
  403216:	61ab      	str	r3, [r5, #24]
	fs->database = bsect + sysect;						/* Data start sector */
  403218:	4420      	add	r0, r4
  40321a:	62a8      	str	r0, [r5, #40]	; 0x28
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
  40321c:	4427      	add	r7, r4
  40321e:	622f      	str	r7, [r5, #32]
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
  403220:	2900      	cmp	r1, #0
  403222:	d1e0      	bne.n	4031e6 <chk_mounted+0x2d2>
		fs->dirbase = LD_DWORD(fs->win+BPB_RootClus);	/* Root directory start cluster */
  403224:	f895 005f 	ldrb.w	r0, [r5, #95]	; 0x5f
  403228:	f895 105e 	ldrb.w	r1, [r5, #94]	; 0x5e
  40322c:	0409      	lsls	r1, r1, #16
  40322e:	ea41 6100 	orr.w	r1, r1, r0, lsl #24
  403232:	f895 005c 	ldrb.w	r0, [r5, #92]	; 0x5c
  403236:	4301      	orrs	r1, r0
  403238:	f895 005d 	ldrb.w	r0, [r5, #93]	; 0x5d
  40323c:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
  403240:	6269      	str	r1, [r5, #36]	; 0x24
		szbfat = fs->n_fatent * 4;						/* (Required FAT size) */
  403242:	009b      	lsls	r3, r3, #2
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than required) */
  403244:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
  403248:	ebb2 2f53 	cmp.w	r2, r3, lsr #9
  40324c:	d3c9      	bcc.n	4031e2 <chk_mounted+0x2ce>
	fs->free_clust = 0xFFFFFFFF;
  40324e:	f04f 33ff 	mov.w	r3, #4294967295
  403252:	612b      	str	r3, [r5, #16]
	fs->last_clust = 0;
  403254:	2300      	movs	r3, #0
  403256:	60eb      	str	r3, [r5, #12]
	 	fs->fsi_flag = 0;
  403258:	716b      	strb	r3, [r5, #5]
		fs->fsi_sector = bsect + LD_WORD(fs->win+BPB_FSInfo);
  40325a:	f895 3061 	ldrb.w	r3, [r5, #97]	; 0x61
  40325e:	f895 2060 	ldrb.w	r2, [r5, #96]	; 0x60
  403262:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
  403266:	4422      	add	r2, r4
  403268:	616a      	str	r2, [r5, #20]
		if (disk_read(fs->drv, fs->win, fs->fsi_sector, 1) == RES_OK &&
  40326a:	2301      	movs	r3, #1
  40326c:	f105 0130 	add.w	r1, r5, #48	; 0x30
  403270:	7868      	ldrb	r0, [r5, #1]
  403272:	4c03      	ldr	r4, [pc, #12]	; (403280 <chk_mounted+0x36c>)
  403274:	47a0      	blx	r4
  403276:	2800      	cmp	r0, #0
  403278:	f43f af47 	beq.w	40310a <chk_mounted+0x1f6>
  40327c:	2603      	movs	r6, #3
  40327e:	e78f      	b.n	4031a0 <chk_mounted+0x28c>
  403280:	00402c51 	.word	0x00402c51

00403284 <move_window>:
{
  403284:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	wsect = fs->winsect;
  403288:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
	if (wsect != sector) {	/* Changed current window */
  40328a:	428f      	cmp	r7, r1
  40328c:	d035      	beq.n	4032fa <move_window+0x76>
  40328e:	460e      	mov	r6, r1
  403290:	4604      	mov	r4, r0
		if (fs->wflag) {	/* Write back dirty window if needed */
  403292:	7903      	ldrb	r3, [r0, #4]
  403294:	b91b      	cbnz	r3, 40329e <move_window+0x1a>
		if (sector) {
  403296:	bb2e      	cbnz	r6, 4032e4 <move_window+0x60>
	return FR_OK;
  403298:	2000      	movs	r0, #0
  40329a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK)
  40329e:	f100 0830 	add.w	r8, r0, #48	; 0x30
  4032a2:	2301      	movs	r3, #1
  4032a4:	463a      	mov	r2, r7
  4032a6:	4641      	mov	r1, r8
  4032a8:	7840      	ldrb	r0, [r0, #1]
  4032aa:	4d18      	ldr	r5, [pc, #96]	; (40330c <move_window+0x88>)
  4032ac:	47a8      	blx	r5
  4032ae:	bb38      	cbnz	r0, 403300 <move_window+0x7c>
			fs->wflag = 0;
  4032b0:	2300      	movs	r3, #0
  4032b2:	7123      	strb	r3, [r4, #4]
			if (wsect < (fs->fatbase + fs->fsize)) {	/* In FAT area */
  4032b4:	6a23      	ldr	r3, [r4, #32]
  4032b6:	69e2      	ldr	r2, [r4, #28]
  4032b8:	4413      	add	r3, r2
  4032ba:	429f      	cmp	r7, r3
  4032bc:	d2eb      	bcs.n	403296 <move_window+0x12>
				for (nf = fs->n_fats; nf > 1; nf--) {	/* Reflect the change to all FAT copies */
  4032be:	78e5      	ldrb	r5, [r4, #3]
  4032c0:	2d01      	cmp	r5, #1
  4032c2:	d9e8      	bls.n	403296 <move_window+0x12>
					disk_write(fs->drv, fs->win, wsect, 1);
  4032c4:	f04f 0a01 	mov.w	sl, #1
  4032c8:	f8df 9040 	ldr.w	r9, [pc, #64]	; 40330c <move_window+0x88>
					wsect += fs->fsize;
  4032cc:	69e3      	ldr	r3, [r4, #28]
  4032ce:	441f      	add	r7, r3
					disk_write(fs->drv, fs->win, wsect, 1);
  4032d0:	4653      	mov	r3, sl
  4032d2:	463a      	mov	r2, r7
  4032d4:	4641      	mov	r1, r8
  4032d6:	7860      	ldrb	r0, [r4, #1]
  4032d8:	47c8      	blx	r9
				for (nf = fs->n_fats; nf > 1; nf--) {	/* Reflect the change to all FAT copies */
  4032da:	3d01      	subs	r5, #1
  4032dc:	b2ed      	uxtb	r5, r5
  4032de:	2d01      	cmp	r5, #1
  4032e0:	d1f4      	bne.n	4032cc <move_window+0x48>
  4032e2:	e7d8      	b.n	403296 <move_window+0x12>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK)
  4032e4:	2301      	movs	r3, #1
  4032e6:	4632      	mov	r2, r6
  4032e8:	f104 0130 	add.w	r1, r4, #48	; 0x30
  4032ec:	7860      	ldrb	r0, [r4, #1]
  4032ee:	4d08      	ldr	r5, [pc, #32]	; (403310 <move_window+0x8c>)
  4032f0:	47a8      	blx	r5
  4032f2:	b940      	cbnz	r0, 403306 <move_window+0x82>
			fs->winsect = sector;
  4032f4:	62e6      	str	r6, [r4, #44]	; 0x2c
  4032f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	return FR_OK;
  4032fa:	2000      	movs	r0, #0
  4032fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				return FR_DISK_ERR;
  403300:	2001      	movs	r0, #1
  403302:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				return FR_DISK_ERR;
  403306:	2001      	movs	r0, #1
}
  403308:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40330c:	00402cc1 	.word	0x00402cc1
  403310:	00402c51 	.word	0x00402c51

00403314 <get_fat>:
	if (clst < 2 || clst >= fs->n_fatent)	/* Chack range */
  403314:	2901      	cmp	r1, #1
  403316:	d96a      	bls.n	4033ee <get_fat+0xda>
{
  403318:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (clst < 2 || clst >= fs->n_fatent)	/* Chack range */
  40331a:	6983      	ldr	r3, [r0, #24]
  40331c:	4299      	cmp	r1, r3
  40331e:	d268      	bcs.n	4033f2 <get_fat+0xde>
  403320:	460c      	mov	r4, r1
  403322:	4606      	mov	r6, r0
	switch (fs->fs_type) {
  403324:	7803      	ldrb	r3, [r0, #0]
  403326:	2b02      	cmp	r3, #2
  403328:	d02f      	beq.n	40338a <get_fat+0x76>
  40332a:	2b03      	cmp	r3, #3
  40332c:	d041      	beq.n	4033b2 <get_fat+0x9e>
  40332e:	2b01      	cmp	r3, #1
  403330:	d002      	beq.n	403338 <get_fat+0x24>
	return 0xFFFFFFFF;	/* An error occurred at the disk I/O layer */
  403332:	f04f 30ff 	mov.w	r0, #4294967295
  403336:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		bc = (UINT)clst; bc += bc / 2;
  403338:	eb01 0751 	add.w	r7, r1, r1, lsr #1
		if (move_window(fs, fs->fatbase + (bc / SS(fs)))) break;
  40333c:	6a01      	ldr	r1, [r0, #32]
  40333e:	eb01 2157 	add.w	r1, r1, r7, lsr #9
  403342:	4b2d      	ldr	r3, [pc, #180]	; (4033f8 <get_fat+0xe4>)
  403344:	4798      	blx	r3
  403346:	b110      	cbz	r0, 40334e <get_fat+0x3a>
	return 0xFFFFFFFF;	/* An error occurred at the disk I/O layer */
  403348:	f04f 30ff 	mov.w	r0, #4294967295
  40334c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		wc = fs->win[bc % SS(fs)]; bc++;
  40334e:	f3c7 0308 	ubfx	r3, r7, #0, #9
  403352:	4433      	add	r3, r6
  403354:	f893 5030 	ldrb.w	r5, [r3, #48]	; 0x30
  403358:	3701      	adds	r7, #1
		if (move_window(fs, fs->fatbase + (bc / SS(fs)))) break;
  40335a:	6a31      	ldr	r1, [r6, #32]
  40335c:	eb01 2157 	add.w	r1, r1, r7, lsr #9
  403360:	4630      	mov	r0, r6
  403362:	4b25      	ldr	r3, [pc, #148]	; (4033f8 <get_fat+0xe4>)
  403364:	4798      	blx	r3
  403366:	b110      	cbz	r0, 40336e <get_fat+0x5a>
	return 0xFFFFFFFF;	/* An error occurred at the disk I/O layer */
  403368:	f04f 30ff 	mov.w	r0, #4294967295
  40336c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		wc |= fs->win[bc % SS(fs)] << 8;
  40336e:	f3c7 0708 	ubfx	r7, r7, #0, #9
  403372:	19f0      	adds	r0, r6, r7
  403374:	f890 0030 	ldrb.w	r0, [r0, #48]	; 0x30
  403378:	ea45 2000 	orr.w	r0, r5, r0, lsl #8
		return (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
  40337c:	f014 0f01 	tst.w	r4, #1
  403380:	bf14      	ite	ne
  403382:	0900      	lsrne	r0, r0, #4
  403384:	f3c0 000b 	ubfxeq	r0, r0, #0, #12
  403388:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)))) break;
  40338a:	6a01      	ldr	r1, [r0, #32]
  40338c:	eb01 2114 	add.w	r1, r1, r4, lsr #8
  403390:	4b19      	ldr	r3, [pc, #100]	; (4033f8 <get_fat+0xe4>)
  403392:	4798      	blx	r3
  403394:	b110      	cbz	r0, 40339c <get_fat+0x88>
	return 0xFFFFFFFF;	/* An error occurred at the disk I/O layer */
  403396:	f04f 30ff 	mov.w	r0, #4294967295
  40339a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		p = &fs->win[clst * 2 % SS(fs)];
  40339c:	0060      	lsls	r0, r4, #1
  40339e:	f400 70ff 	and.w	r0, r0, #510	; 0x1fe
		return LD_WORD(p);
  4033a2:	4430      	add	r0, r6
  4033a4:	f890 3031 	ldrb.w	r3, [r0, #49]	; 0x31
  4033a8:	f890 0030 	ldrb.w	r0, [r0, #48]	; 0x30
  4033ac:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  4033b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)))) break;
  4033b2:	6a01      	ldr	r1, [r0, #32]
  4033b4:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
  4033b8:	4b0f      	ldr	r3, [pc, #60]	; (4033f8 <get_fat+0xe4>)
  4033ba:	4798      	blx	r3
  4033bc:	b110      	cbz	r0, 4033c4 <get_fat+0xb0>
	return 0xFFFFFFFF;	/* An error occurred at the disk I/O layer */
  4033be:	f04f 30ff 	mov.w	r0, #4294967295
}
  4033c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		p = &fs->win[clst * 4 % SS(fs)];
  4033c4:	00a0      	lsls	r0, r4, #2
  4033c6:	f400 70fe 	and.w	r0, r0, #508	; 0x1fc
  4033ca:	f100 0230 	add.w	r2, r0, #48	; 0x30
  4033ce:	4432      	add	r2, r6
		return LD_DWORD(p) & 0x0FFFFFFF;
  4033d0:	78d1      	ldrb	r1, [r2, #3]
  4033d2:	7893      	ldrb	r3, [r2, #2]
  4033d4:	041b      	lsls	r3, r3, #16
  4033d6:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
  4033da:	4430      	add	r0, r6
  4033dc:	f890 0030 	ldrb.w	r0, [r0, #48]	; 0x30
  4033e0:	4318      	orrs	r0, r3
  4033e2:	7853      	ldrb	r3, [r2, #1]
  4033e4:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  4033e8:	f020 4070 	bic.w	r0, r0, #4026531840	; 0xf0000000
  4033ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return 1;
  4033ee:	2001      	movs	r0, #1
  4033f0:	4770      	bx	lr
  4033f2:	2001      	movs	r0, #1
  4033f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4033f6:	bf00      	nop
  4033f8:	00403285 	.word	0x00403285

004033fc <dir_sdi>:
{
  4033fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4033fe:	4605      	mov	r5, r0
  403400:	460c      	mov	r4, r1
	dj->index = idx;
  403402:	80c1      	strh	r1, [r0, #6]
	clst = dj->sclust;
  403404:	6881      	ldr	r1, [r0, #8]
	if (clst == 1 || clst >= dj->fs->n_fatent)	/* Check start cluster range */
  403406:	2901      	cmp	r1, #1
  403408:	d03d      	beq.n	403486 <dir_sdi+0x8a>
  40340a:	6803      	ldr	r3, [r0, #0]
  40340c:	699a      	ldr	r2, [r3, #24]
  40340e:	4291      	cmp	r1, r2
  403410:	d301      	bcc.n	403416 <dir_sdi+0x1a>
		return FR_INT_ERR;
  403412:	2002      	movs	r0, #2
  403414:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (!clst && dj->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
  403416:	b961      	cbnz	r1, 403432 <dir_sdi+0x36>
  403418:	781a      	ldrb	r2, [r3, #0]
  40341a:	2a03      	cmp	r2, #3
  40341c:	d006      	beq.n	40342c <dir_sdi+0x30>
		dj->clust = clst;
  40341e:	2200      	movs	r2, #0
  403420:	60ea      	str	r2, [r5, #12]
		if (idx >= dj->fs->n_rootdir)		/* Index is out of range */
  403422:	891a      	ldrh	r2, [r3, #8]
  403424:	42a2      	cmp	r2, r4
  403426:	d821      	bhi.n	40346c <dir_sdi+0x70>
			return FR_INT_ERR;
  403428:	2002      	movs	r0, #2
  40342a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		clst = dj->fs->dirbase;
  40342c:	6a59      	ldr	r1, [r3, #36]	; 0x24
	if (clst == 0) {	/* Static table (root-dir in FAT12/16) */
  40342e:	2900      	cmp	r1, #0
  403430:	d0f5      	beq.n	40341e <dir_sdi+0x22>
		ic = SS(dj->fs) / SZ_DIR * dj->fs->csize;	/* Entries per cluster */
  403432:	789e      	ldrb	r6, [r3, #2]
  403434:	0136      	lsls	r6, r6, #4
		while (idx >= ic) {	/* Follow cluster chain */
  403436:	42b4      	cmp	r4, r6
  403438:	d310      	bcc.n	40345c <dir_sdi+0x60>
			clst = get_fat(dj->fs, clst);				/* Get next cluster */
  40343a:	4f17      	ldr	r7, [pc, #92]	; (403498 <dir_sdi+0x9c>)
  40343c:	6828      	ldr	r0, [r5, #0]
  40343e:	47b8      	blx	r7
  403440:	4601      	mov	r1, r0
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
  403442:	f1b0 3fff 	cmp.w	r0, #4294967295
  403446:	d020      	beq.n	40348a <dir_sdi+0x8e>
			if (clst < 2 || clst >= dj->fs->n_fatent)	/* Reached to end of table or int error */
  403448:	2801      	cmp	r0, #1
  40344a:	d920      	bls.n	40348e <dir_sdi+0x92>
  40344c:	682b      	ldr	r3, [r5, #0]
  40344e:	699b      	ldr	r3, [r3, #24]
  403450:	4298      	cmp	r0, r3
  403452:	d21e      	bcs.n	403492 <dir_sdi+0x96>
			idx -= ic;
  403454:	1ba4      	subs	r4, r4, r6
  403456:	b2a4      	uxth	r4, r4
		while (idx >= ic) {	/* Follow cluster chain */
  403458:	42a6      	cmp	r6, r4
  40345a:	d9ef      	bls.n	40343c <dir_sdi+0x40>
		dj->clust = clst;
  40345c:	60e9      	str	r1, [r5, #12]
		dj->sect = clust2sect(dj->fs, clst) + idx / (SS(dj->fs) / SZ_DIR);	/* Sector# */
  40345e:	6828      	ldr	r0, [r5, #0]
  403460:	4b0e      	ldr	r3, [pc, #56]	; (40349c <dir_sdi+0xa0>)
  403462:	4798      	blx	r3
  403464:	eb00 1014 	add.w	r0, r0, r4, lsr #4
  403468:	6128      	str	r0, [r5, #16]
  40346a:	e003      	b.n	403474 <dir_sdi+0x78>
		dj->sect = dj->fs->dirbase + idx / (SS(dj->fs) / SZ_DIR);	/* Sector# */
  40346c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  40346e:	eb03 1314 	add.w	r3, r3, r4, lsr #4
  403472:	612b      	str	r3, [r5, #16]
	dj->dir = dj->fs->win + (idx % (SS(dj->fs) / SZ_DIR)) * SZ_DIR;	/* Ptr to the entry in the sector */
  403474:	682b      	ldr	r3, [r5, #0]
  403476:	3330      	adds	r3, #48	; 0x30
  403478:	f004 040f 	and.w	r4, r4, #15
  40347c:	eb03 1444 	add.w	r4, r3, r4, lsl #5
  403480:	616c      	str	r4, [r5, #20]
	return FR_OK;	/* Seek succeeded */
  403482:	2000      	movs	r0, #0
  403484:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return FR_INT_ERR;
  403486:	2002      	movs	r0, #2
  403488:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
  40348a:	2001      	movs	r0, #1
  40348c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				return FR_INT_ERR;
  40348e:	2002      	movs	r0, #2
  403490:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403492:	2002      	movs	r0, #2
}
  403494:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403496:	bf00      	nop
  403498:	00403315 	.word	0x00403315
  40349c:	00402e1b 	.word	0x00402e1b

004034a0 <put_fat>:
{
  4034a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
  4034a4:	2901      	cmp	r1, #1
  4034a6:	f240 808f 	bls.w	4035c8 <put_fat+0x128>
  4034aa:	6983      	ldr	r3, [r0, #24]
  4034ac:	4299      	cmp	r1, r3
  4034ae:	d301      	bcc.n	4034b4 <put_fat+0x14>
		res = FR_INT_ERR;
  4034b0:	2702      	movs	r7, #2
	return res;
  4034b2:	e08a      	b.n	4035ca <put_fat+0x12a>
  4034b4:	4615      	mov	r5, r2
  4034b6:	460c      	mov	r4, r1
  4034b8:	4606      	mov	r6, r0
		switch (fs->fs_type) {
  4034ba:	7803      	ldrb	r3, [r0, #0]
  4034bc:	2b02      	cmp	r3, #2
  4034be:	d04e      	beq.n	40355e <put_fat+0xbe>
  4034c0:	2b03      	cmp	r3, #3
  4034c2:	d05f      	beq.n	403584 <put_fat+0xe4>
  4034c4:	2b01      	cmp	r3, #1
  4034c6:	d003      	beq.n	4034d0 <put_fat+0x30>
			res = FR_INT_ERR;
  4034c8:	2702      	movs	r7, #2
		fs->wflag = 1;
  4034ca:	2301      	movs	r3, #1
  4034cc:	7133      	strb	r3, [r6, #4]
  4034ce:	e07c      	b.n	4035ca <put_fat+0x12a>
			bc = clst; bc += bc / 2;
  4034d0:	eb01 0851 	add.w	r8, r1, r1, lsr #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
  4034d4:	6a01      	ldr	r1, [r0, #32]
  4034d6:	eb01 2158 	add.w	r1, r1, r8, lsr #9
  4034da:	4b3d      	ldr	r3, [pc, #244]	; (4035d0 <put_fat+0x130>)
  4034dc:	4798      	blx	r3
			if (res != FR_OK) break;
  4034de:	4607      	mov	r7, r0
  4034e0:	2800      	cmp	r0, #0
  4034e2:	d1f2      	bne.n	4034ca <put_fat+0x2a>
			p = &fs->win[bc % SS(fs)];
  4034e4:	f3c8 0308 	ubfx	r3, r8, #0, #9
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
  4034e8:	f014 0f01 	tst.w	r4, #1
  4034ec:	d01c      	beq.n	403528 <put_fat+0x88>
  4034ee:	4433      	add	r3, r6
  4034f0:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
  4034f4:	f002 020f 	and.w	r2, r2, #15
  4034f8:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  4034fc:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
			bc++;
  403500:	f108 0801 	add.w	r8, r8, #1
			fs->wflag = 1;
  403504:	2301      	movs	r3, #1
  403506:	7133      	strb	r3, [r6, #4]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
  403508:	6a31      	ldr	r1, [r6, #32]
  40350a:	eb01 2158 	add.w	r1, r1, r8, lsr #9
  40350e:	4630      	mov	r0, r6
  403510:	4b2f      	ldr	r3, [pc, #188]	; (4035d0 <put_fat+0x130>)
  403512:	4798      	blx	r3
			if (res != FR_OK) break;
  403514:	2800      	cmp	r0, #0
  403516:	d153      	bne.n	4035c0 <put_fat+0x120>
			p = &fs->win[bc % SS(fs)];
  403518:	f3c8 0808 	ubfx	r8, r8, #0, #9
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
  40351c:	f3c5 1207 	ubfx	r2, r5, #4, #8
  403520:	44b0      	add	r8, r6
  403522:	f888 2030 	strb.w	r2, [r8, #48]	; 0x30
			break;
  403526:	e7d0      	b.n	4034ca <put_fat+0x2a>
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
  403528:	4433      	add	r3, r6
  40352a:	f883 5030 	strb.w	r5, [r3, #48]	; 0x30
			bc++;
  40352e:	f108 0801 	add.w	r8, r8, #1
			fs->wflag = 1;
  403532:	2301      	movs	r3, #1
  403534:	7133      	strb	r3, [r6, #4]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
  403536:	6a31      	ldr	r1, [r6, #32]
  403538:	eb01 2158 	add.w	r1, r1, r8, lsr #9
  40353c:	4630      	mov	r0, r6
  40353e:	4b24      	ldr	r3, [pc, #144]	; (4035d0 <put_fat+0x130>)
  403540:	4798      	blx	r3
			if (res != FR_OK) break;
  403542:	2800      	cmp	r0, #0
  403544:	d13e      	bne.n	4035c4 <put_fat+0x124>
			p = &fs->win[bc % SS(fs)];
  403546:	f3c8 0808 	ubfx	r8, r8, #0, #9
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
  40354a:	eb06 0308 	add.w	r3, r6, r8
  40354e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
  403552:	f023 030f 	bic.w	r3, r3, #15
  403556:	f3c5 2203 	ubfx	r2, r5, #8, #4
  40355a:	431a      	orrs	r2, r3
  40355c:	e7e0      	b.n	403520 <put_fat+0x80>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
  40355e:	6a01      	ldr	r1, [r0, #32]
  403560:	eb01 2114 	add.w	r1, r1, r4, lsr #8
  403564:	4b1a      	ldr	r3, [pc, #104]	; (4035d0 <put_fat+0x130>)
  403566:	4798      	blx	r3
			if (res != FR_OK) break;
  403568:	4607      	mov	r7, r0
  40356a:	2800      	cmp	r0, #0
  40356c:	d1ad      	bne.n	4034ca <put_fat+0x2a>
			p = &fs->win[clst * 2 % SS(fs)];
  40356e:	0063      	lsls	r3, r4, #1
  403570:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
			ST_WORD(p, (WORD)val);
  403574:	4433      	add	r3, r6
  403576:	f883 5030 	strb.w	r5, [r3, #48]	; 0x30
  40357a:	f3c5 2207 	ubfx	r2, r5, #8, #8
  40357e:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
			break;
  403582:	e7a2      	b.n	4034ca <put_fat+0x2a>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
  403584:	6a01      	ldr	r1, [r0, #32]
  403586:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
  40358a:	4b11      	ldr	r3, [pc, #68]	; (4035d0 <put_fat+0x130>)
  40358c:	4798      	blx	r3
			if (res != FR_OK) break;
  40358e:	4607      	mov	r7, r0
  403590:	2800      	cmp	r0, #0
  403592:	d19a      	bne.n	4034ca <put_fat+0x2a>
			p = &fs->win[clst * 4 % SS(fs)];
  403594:	00a1      	lsls	r1, r4, #2
  403596:	f401 71fe 	and.w	r1, r1, #508	; 0x1fc
  40359a:	f101 0330 	add.w	r3, r1, #48	; 0x30
  40359e:	4433      	add	r3, r6
			val |= LD_DWORD(p) & 0xF0000000;
  4035a0:	78da      	ldrb	r2, [r3, #3]
  4035a2:	0612      	lsls	r2, r2, #24
  4035a4:	4431      	add	r1, r6
  4035a6:	f002 4270 	and.w	r2, r2, #4026531840	; 0xf0000000
  4035aa:	432a      	orrs	r2, r5
			ST_DWORD(p, val);
  4035ac:	f881 2030 	strb.w	r2, [r1, #48]	; 0x30
  4035b0:	f3c2 2107 	ubfx	r1, r2, #8, #8
  4035b4:	7059      	strb	r1, [r3, #1]
  4035b6:	0c11      	lsrs	r1, r2, #16
  4035b8:	7099      	strb	r1, [r3, #2]
  4035ba:	0e12      	lsrs	r2, r2, #24
  4035bc:	70da      	strb	r2, [r3, #3]
			break;
  4035be:	e784      	b.n	4034ca <put_fat+0x2a>
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
  4035c0:	4607      	mov	r7, r0
  4035c2:	e782      	b.n	4034ca <put_fat+0x2a>
  4035c4:	4607      	mov	r7, r0
  4035c6:	e780      	b.n	4034ca <put_fat+0x2a>
		res = FR_INT_ERR;
  4035c8:	2702      	movs	r7, #2
}
  4035ca:	4638      	mov	r0, r7
  4035cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4035d0:	00403285 	.word	0x00403285

004035d4 <create_chain>:
{
  4035d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4035d8:	4605      	mov	r5, r0
	if (clst == 0) {		/* Create a new chain */
  4035da:	4688      	mov	r8, r1
  4035dc:	b941      	cbnz	r1, 4035f0 <create_chain+0x1c>
		scl = fs->last_clust;			/* Get suggested start point */
  4035de:	68c6      	ldr	r6, [r0, #12]
		if (!scl || scl >= fs->n_fatent) scl = 1;
  4035e0:	b186      	cbz	r6, 403604 <create_chain+0x30>
  4035e2:	6983      	ldr	r3, [r0, #24]
  4035e4:	429e      	cmp	r6, r3
  4035e6:	bf28      	it	cs
  4035e8:	2601      	movcs	r6, #1
	ncl = scl;				/* Start cluster */
  4035ea:	4634      	mov	r4, r6
		cs = get_fat(fs, ncl);			/* Get the cluster status */
  4035ec:	4f27      	ldr	r7, [pc, #156]	; (40368c <create_chain+0xb8>)
  4035ee:	e017      	b.n	403620 <create_chain+0x4c>
		cs = get_fat(fs, clst);			/* Check the cluster status */
  4035f0:	4b26      	ldr	r3, [pc, #152]	; (40368c <create_chain+0xb8>)
  4035f2:	4798      	blx	r3
  4035f4:	4603      	mov	r3, r0
		if (cs < 2) return 1;			/* It is an invalid cluster */
  4035f6:	2801      	cmp	r0, #1
  4035f8:	d93e      	bls.n	403678 <create_chain+0xa4>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
  4035fa:	69aa      	ldr	r2, [r5, #24]
  4035fc:	4290      	cmp	r0, r2
  4035fe:	d340      	bcc.n	403682 <create_chain+0xae>
		scl = clst;
  403600:	4646      	mov	r6, r8
  403602:	e7f2      	b.n	4035ea <create_chain+0x16>
		if (!scl || scl >= fs->n_fatent) scl = 1;
  403604:	2601      	movs	r6, #1
  403606:	e7f0      	b.n	4035ea <create_chain+0x16>
		cs = get_fat(fs, ncl);			/* Get the cluster status */
  403608:	4621      	mov	r1, r4
  40360a:	4628      	mov	r0, r5
  40360c:	47b8      	blx	r7
		if (cs == 0) break;				/* Found a free cluster */
  40360e:	4603      	mov	r3, r0
  403610:	b170      	cbz	r0, 403630 <create_chain+0x5c>
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
  403612:	f1b0 3fff 	cmp.w	r0, #4294967295
  403616:	d034      	beq.n	403682 <create_chain+0xae>
  403618:	2801      	cmp	r0, #1
  40361a:	d032      	beq.n	403682 <create_chain+0xae>
		if (ncl == scl) return 0;		/* No free cluster */
  40361c:	42b4      	cmp	r4, r6
  40361e:	d02f      	beq.n	403680 <create_chain+0xac>
		ncl++;							/* Next cluster */
  403620:	3401      	adds	r4, #1
		if (ncl >= fs->n_fatent) {		/* Wrap around */
  403622:	69ab      	ldr	r3, [r5, #24]
  403624:	429c      	cmp	r4, r3
  403626:	d3ef      	bcc.n	403608 <create_chain+0x34>
			if (ncl > scl) return 0;	/* No free cluster */
  403628:	2e01      	cmp	r6, #1
  40362a:	d927      	bls.n	40367c <create_chain+0xa8>
			ncl = 2;
  40362c:	2402      	movs	r4, #2
  40362e:	e7eb      	b.n	403608 <create_chain+0x34>
	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
  403630:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
  403634:	4621      	mov	r1, r4
  403636:	4628      	mov	r0, r5
  403638:	4b15      	ldr	r3, [pc, #84]	; (403690 <create_chain+0xbc>)
  40363a:	4798      	blx	r3
	if (res == FR_OK && clst != 0) {
  40363c:	4603      	mov	r3, r0
  40363e:	b910      	cbnz	r0, 403646 <create_chain+0x72>
  403640:	f1b8 0f00 	cmp.w	r8, #0
  403644:	d10b      	bne.n	40365e <create_chain+0x8a>
	if (res == FR_OK) {
  403646:	b98b      	cbnz	r3, 40366c <create_chain+0x98>
		fs->last_clust = ncl;			/* Update FSINFO */
  403648:	60ec      	str	r4, [r5, #12]
		if (fs->free_clust != 0xFFFFFFFF) {
  40364a:	692b      	ldr	r3, [r5, #16]
  40364c:	f1b3 3fff 	cmp.w	r3, #4294967295
  403650:	d01a      	beq.n	403688 <create_chain+0xb4>
			fs->free_clust--;
  403652:	3b01      	subs	r3, #1
  403654:	612b      	str	r3, [r5, #16]
			fs->fsi_flag = 1;
  403656:	2301      	movs	r3, #1
  403658:	716b      	strb	r3, [r5, #5]
  40365a:	4623      	mov	r3, r4
  40365c:	e011      	b.n	403682 <create_chain+0xae>
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
  40365e:	4622      	mov	r2, r4
  403660:	4641      	mov	r1, r8
  403662:	4628      	mov	r0, r5
  403664:	4b0a      	ldr	r3, [pc, #40]	; (403690 <create_chain+0xbc>)
  403666:	4798      	blx	r3
  403668:	4603      	mov	r3, r0
  40366a:	e7ec      	b.n	403646 <create_chain+0x72>
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
  40366c:	2b01      	cmp	r3, #1
  40366e:	bf0c      	ite	eq
  403670:	f04f 33ff 	moveq.w	r3, #4294967295
  403674:	2301      	movne	r3, #1
  403676:	e004      	b.n	403682 <create_chain+0xae>
		if (cs < 2) return 1;			/* It is an invalid cluster */
  403678:	2301      	movs	r3, #1
  40367a:	e002      	b.n	403682 <create_chain+0xae>
			if (ncl > scl) return 0;	/* No free cluster */
  40367c:	2300      	movs	r3, #0
  40367e:	e000      	b.n	403682 <create_chain+0xae>
		if (ncl == scl) return 0;		/* No free cluster */
  403680:	2300      	movs	r3, #0
}
  403682:	4618      	mov	r0, r3
  403684:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403688:	4623      	mov	r3, r4
  40368a:	e7fa      	b.n	403682 <create_chain+0xae>
  40368c:	00403315 	.word	0x00403315
  403690:	004034a1 	.word	0x004034a1

00403694 <remove_chain>:
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
  403694:	2901      	cmp	r1, #1
  403696:	d92e      	bls.n	4036f6 <remove_chain+0x62>
{
  403698:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40369c:	4604      	mov	r4, r0
  40369e:	460e      	mov	r6, r1
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
  4036a0:	6983      	ldr	r3, [r0, #24]
  4036a2:	4299      	cmp	r1, r3
  4036a4:	d303      	bcc.n	4036ae <remove_chain+0x1a>
		res = FR_INT_ERR;
  4036a6:	2202      	movs	r2, #2
}
  4036a8:	4610      	mov	r0, r2
  4036aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			nxt = get_fat(fs, clst);			/* Get cluster status */
  4036ae:	4f16      	ldr	r7, [pc, #88]	; (403708 <remove_chain+0x74>)
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
  4036b0:	f04f 0900 	mov.w	r9, #0
  4036b4:	f8df 8054 	ldr.w	r8, [pc, #84]	; 40370c <remove_chain+0x78>
  4036b8:	e003      	b.n	4036c2 <remove_chain+0x2e>
  4036ba:	462e      	mov	r6, r5
		while (clst < fs->n_fatent) {			/* Not a last link? */
  4036bc:	69a3      	ldr	r3, [r4, #24]
  4036be:	42ab      	cmp	r3, r5
  4036c0:	d9f2      	bls.n	4036a8 <remove_chain+0x14>
			nxt = get_fat(fs, clst);			/* Get cluster status */
  4036c2:	4631      	mov	r1, r6
  4036c4:	4620      	mov	r0, r4
  4036c6:	47b8      	blx	r7
			if (nxt == 0) break;				/* Empty cluster? */
  4036c8:	4605      	mov	r5, r0
  4036ca:	b1b8      	cbz	r0, 4036fc <remove_chain+0x68>
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
  4036cc:	2801      	cmp	r0, #1
  4036ce:	d017      	beq.n	403700 <remove_chain+0x6c>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
  4036d0:	f1b0 3fff 	cmp.w	r0, #4294967295
  4036d4:	d016      	beq.n	403704 <remove_chain+0x70>
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
  4036d6:	464a      	mov	r2, r9
  4036d8:	4631      	mov	r1, r6
  4036da:	4620      	mov	r0, r4
  4036dc:	47c0      	blx	r8
			if (res != FR_OK) break;
  4036de:	4602      	mov	r2, r0
  4036e0:	2800      	cmp	r0, #0
  4036e2:	d1e1      	bne.n	4036a8 <remove_chain+0x14>
			if (fs->free_clust != 0xFFFFFFFF) {	/* Update FSInfo */
  4036e4:	6923      	ldr	r3, [r4, #16]
  4036e6:	f1b3 3fff 	cmp.w	r3, #4294967295
  4036ea:	d0e6      	beq.n	4036ba <remove_chain+0x26>
				fs->free_clust++;
  4036ec:	3301      	adds	r3, #1
  4036ee:	6123      	str	r3, [r4, #16]
				fs->fsi_flag = 1;
  4036f0:	2301      	movs	r3, #1
  4036f2:	7163      	strb	r3, [r4, #5]
  4036f4:	e7e1      	b.n	4036ba <remove_chain+0x26>
		res = FR_INT_ERR;
  4036f6:	2202      	movs	r2, #2
}
  4036f8:	4610      	mov	r0, r2
  4036fa:	4770      	bx	lr
  4036fc:	2200      	movs	r2, #0
  4036fe:	e7d3      	b.n	4036a8 <remove_chain+0x14>
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
  403700:	2202      	movs	r2, #2
  403702:	e7d1      	b.n	4036a8 <remove_chain+0x14>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
  403704:	2201      	movs	r2, #1
  403706:	e7cf      	b.n	4036a8 <remove_chain+0x14>
  403708:	00403315 	.word	0x00403315
  40370c:	004034a1 	.word	0x004034a1

00403710 <dir_next>:
{
  403710:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	i = dj->index + 1;
  403714:	88c4      	ldrh	r4, [r0, #6]
  403716:	3401      	adds	r4, #1
  403718:	b2a4      	uxth	r4, r4
	if (!i || !dj->sect)	/* Report EOT when index has reached 65535 */
  40371a:	b914      	cbnz	r4, 403722 <dir_next+0x12>
		return FR_NO_FILE;
  40371c:	2004      	movs	r0, #4
  40371e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if (!i || !dj->sect)	/* Report EOT when index has reached 65535 */
  403722:	6903      	ldr	r3, [r0, #16]
  403724:	b913      	cbnz	r3, 40372c <dir_next+0x1c>
		return FR_NO_FILE;
  403726:	2004      	movs	r0, #4
  403728:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40372c:	460e      	mov	r6, r1
  40372e:	4605      	mov	r5, r0
	if (!(i % (SS(dj->fs) / SZ_DIR))) {	/* Sector changed? */
  403730:	f014 070f 	ands.w	r7, r4, #15
  403734:	d110      	bne.n	403758 <dir_next+0x48>
		dj->sect++;					/* Next sector */
  403736:	3301      	adds	r3, #1
  403738:	6103      	str	r3, [r0, #16]
		if (dj->clust == 0) {	/* Static table */
  40373a:	68c1      	ldr	r1, [r0, #12]
  40373c:	b931      	cbnz	r1, 40374c <dir_next+0x3c>
			if (i >= dj->fs->n_rootdir)	/* Report EOT when end of table */
  40373e:	6803      	ldr	r3, [r0, #0]
  403740:	891b      	ldrh	r3, [r3, #8]
  403742:	42a3      	cmp	r3, r4
  403744:	d808      	bhi.n	403758 <dir_next+0x48>
				return FR_NO_FILE;
  403746:	2004      	movs	r0, #4
  403748:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			if (((i / (SS(dj->fs) / SZ_DIR)) & (dj->fs->csize - 1)) == 0) {	/* Cluster changed? */
  40374c:	6800      	ldr	r0, [r0, #0]
  40374e:	7883      	ldrb	r3, [r0, #2]
  403750:	3b01      	subs	r3, #1
  403752:	ea13 1314 	ands.w	r3, r3, r4, lsr #4
  403756:	d008      	beq.n	40376a <dir_next+0x5a>
	dj->index = i;
  403758:	80ec      	strh	r4, [r5, #6]
	dj->dir = dj->fs->win + (i % (SS(dj->fs) / SZ_DIR)) * SZ_DIR;
  40375a:	682b      	ldr	r3, [r5, #0]
  40375c:	3330      	adds	r3, #48	; 0x30
  40375e:	eb03 1347 	add.w	r3, r3, r7, lsl #5
  403762:	616b      	str	r3, [r5, #20]
	return FR_OK;
  403764:	2000      	movs	r0, #0
  403766:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				clst = get_fat(dj->fs, dj->clust);				/* Get next cluster */
  40376a:	4b32      	ldr	r3, [pc, #200]	; (403834 <dir_next+0x124>)
  40376c:	4798      	blx	r3
  40376e:	4680      	mov	r8, r0
				if (clst <= 1) return FR_INT_ERR;
  403770:	2801      	cmp	r0, #1
  403772:	d94d      	bls.n	403810 <dir_next+0x100>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
  403774:	f1b0 3fff 	cmp.w	r0, #4294967295
  403778:	d04d      	beq.n	403816 <dir_next+0x106>
				if (clst >= dj->fs->n_fatent) {					/* When it reached end of dynamic table */
  40377a:	6828      	ldr	r0, [r5, #0]
  40377c:	6983      	ldr	r3, [r0, #24]
  40377e:	4598      	cmp	r8, r3
  403780:	d33e      	bcc.n	403800 <dir_next+0xf0>
					if (!stretch) return FR_NO_FILE;			/* When do not stretch, report EOT */
  403782:	b916      	cbnz	r6, 40378a <dir_next+0x7a>
  403784:	2004      	movs	r0, #4
  403786:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
					clst = create_chain(dj->fs, dj->clust);		/* Stretch cluster chain */
  40378a:	68e9      	ldr	r1, [r5, #12]
  40378c:	4b2a      	ldr	r3, [pc, #168]	; (403838 <dir_next+0x128>)
  40378e:	4798      	blx	r3
					if (clst == 0) return FR_DENIED;			/* No free cluster */
  403790:	4680      	mov	r8, r0
  403792:	b910      	cbnz	r0, 40379a <dir_next+0x8a>
  403794:	2007      	movs	r0, #7
  403796:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
					if (clst == 1) return FR_INT_ERR;
  40379a:	2801      	cmp	r0, #1
  40379c:	d03e      	beq.n	40381c <dir_next+0x10c>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
  40379e:	f1b0 3fff 	cmp.w	r0, #4294967295
  4037a2:	d03e      	beq.n	403822 <dir_next+0x112>
					if (move_window(dj->fs, 0)) return FR_DISK_ERR;	/* Flush active window */
  4037a4:	2100      	movs	r1, #0
  4037a6:	6828      	ldr	r0, [r5, #0]
  4037a8:	4b24      	ldr	r3, [pc, #144]	; (40383c <dir_next+0x12c>)
  4037aa:	4798      	blx	r3
  4037ac:	2800      	cmp	r0, #0
  4037ae:	d13b      	bne.n	403828 <dir_next+0x118>
					mem_set(dj->fs->win, 0, SS(dj->fs));			/* Clear window buffer */
  4037b0:	6828      	ldr	r0, [r5, #0]
  4037b2:	f44f 7200 	mov.w	r2, #512	; 0x200
  4037b6:	2100      	movs	r1, #0
  4037b8:	3030      	adds	r0, #48	; 0x30
  4037ba:	4b21      	ldr	r3, [pc, #132]	; (403840 <dir_next+0x130>)
  4037bc:	4798      	blx	r3
					dj->fs->winsect = clust2sect(dj->fs, clst);	/* Cluster start sector */
  4037be:	682e      	ldr	r6, [r5, #0]
  4037c0:	4641      	mov	r1, r8
  4037c2:	4630      	mov	r0, r6
  4037c4:	4b1f      	ldr	r3, [pc, #124]	; (403844 <dir_next+0x134>)
  4037c6:	4798      	blx	r3
  4037c8:	62f0      	str	r0, [r6, #44]	; 0x2c
					for (c = 0; c < dj->fs->csize; c++) {		/* Fill the new cluster with 0 */
  4037ca:	2600      	movs	r6, #0
						dj->fs->wflag = 1;
  4037cc:	f04f 0b01 	mov.w	fp, #1
						if (move_window(dj->fs, 0)) return FR_DISK_ERR;
  4037d0:	46b2      	mov	sl, r6
  4037d2:	f8df 9068 	ldr.w	r9, [pc, #104]	; 40383c <dir_next+0x12c>
					for (c = 0; c < dj->fs->csize; c++) {		/* Fill the new cluster with 0 */
  4037d6:	682b      	ldr	r3, [r5, #0]
  4037d8:	7899      	ldrb	r1, [r3, #2]
  4037da:	b2f2      	uxtb	r2, r6
  4037dc:	4291      	cmp	r1, r2
  4037de:	d90b      	bls.n	4037f8 <dir_next+0xe8>
						dj->fs->wflag = 1;
  4037e0:	f883 b004 	strb.w	fp, [r3, #4]
						if (move_window(dj->fs, 0)) return FR_DISK_ERR;
  4037e4:	4651      	mov	r1, sl
  4037e6:	6828      	ldr	r0, [r5, #0]
  4037e8:	47c8      	blx	r9
  4037ea:	3601      	adds	r6, #1
  4037ec:	b9f8      	cbnz	r0, 40382e <dir_next+0x11e>
						dj->fs->winsect++;
  4037ee:	682a      	ldr	r2, [r5, #0]
  4037f0:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
  4037f2:	3301      	adds	r3, #1
  4037f4:	62d3      	str	r3, [r2, #44]	; 0x2c
  4037f6:	e7ee      	b.n	4037d6 <dir_next+0xc6>
					dj->fs->winsect -= c;						/* Rewind window address */
  4037f8:	4616      	mov	r6, r2
  4037fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4037fc:	1b96      	subs	r6, r2, r6
  4037fe:	62de      	str	r6, [r3, #44]	; 0x2c
				dj->clust = clst;				/* Initialize data for new cluster */
  403800:	f8c5 800c 	str.w	r8, [r5, #12]
				dj->sect = clust2sect(dj->fs, clst);
  403804:	4641      	mov	r1, r8
  403806:	6828      	ldr	r0, [r5, #0]
  403808:	4b0e      	ldr	r3, [pc, #56]	; (403844 <dir_next+0x134>)
  40380a:	4798      	blx	r3
  40380c:	6128      	str	r0, [r5, #16]
  40380e:	e7a3      	b.n	403758 <dir_next+0x48>
				if (clst <= 1) return FR_INT_ERR;
  403810:	2002      	movs	r0, #2
  403812:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
  403816:	2001      	movs	r0, #1
  403818:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
					if (clst == 1) return FR_INT_ERR;
  40381c:	2002      	movs	r0, #2
  40381e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
  403822:	2001      	movs	r0, #1
  403824:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
					if (move_window(dj->fs, 0)) return FR_DISK_ERR;	/* Flush active window */
  403828:	2001      	movs	r0, #1
  40382a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
						if (move_window(dj->fs, 0)) return FR_DISK_ERR;
  40382e:	2001      	movs	r0, #1
}
  403830:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403834:	00403315 	.word	0x00403315
  403838:	004035d5 	.word	0x004035d5
  40383c:	00403285 	.word	0x00403285
  403840:	00402e0d 	.word	0x00402e0d
  403844:	00402e1b 	.word	0x00402e1b

00403848 <dir_find>:
{
  403848:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40384c:	b085      	sub	sp, #20
  40384e:	4605      	mov	r5, r0
	res = dir_sdi(dj, 0);			/* Rewind directory object */
  403850:	2100      	movs	r1, #0
  403852:	4b61      	ldr	r3, [pc, #388]	; (4039d8 <dir_find+0x190>)
  403854:	4798      	blx	r3
	if (res != FR_OK) return res;
  403856:	4680      	mov	r8, r0
  403858:	bb08      	cbnz	r0, 40389e <dir_find+0x56>
  40385a:	f04f 0bff 	mov.w	fp, #255	; 0xff
  40385e:	46d9      	mov	r9, fp
		res = move_window(dj->fs, dj->sect);
  403860:	4f5e      	ldr	r7, [pc, #376]	; (4039dc <dir_find+0x194>)
			wc = ff_wtoupper(uc);		/* Convert it to upper case */
  403862:	46da      	mov	sl, fp
  403864:	e094      	b.n	403990 <dir_find+0x148>
			if (a == AM_LFN) {			/* An LFN entry is found */
  403866:	2a0f      	cmp	r2, #15
  403868:	d01d      	beq.n	4038a6 <dir_find+0x5e>
				if (!ord && sum == sum_sfn(dir)) break;	/* LFN matched? */
  40386a:	f1b9 0f00 	cmp.w	r9, #0
  40386e:	d104      	bne.n	40387a <dir_find+0x32>
  403870:	4620      	mov	r0, r4
  403872:	4b5b      	ldr	r3, [pc, #364]	; (4039e0 <dir_find+0x198>)
  403874:	4798      	blx	r3
  403876:	4582      	cmp	sl, r0
  403878:	d011      	beq.n	40389e <dir_find+0x56>
				ord = 0xFF; dj->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
  40387a:	f64f 73ff 	movw	r3, #65535	; 0xffff
  40387e:	842b      	strh	r3, [r5, #32]
				if (!(dj->fn[NS] & NS_LOSS) && !mem_cmp(dir, dj->fn, 11)) break;	/* SFN matched? */
  403880:	69ab      	ldr	r3, [r5, #24]
  403882:	7ada      	ldrb	r2, [r3, #11]
  403884:	f012 0f01 	tst.w	r2, #1
  403888:	d179      	bne.n	40397e <dir_find+0x136>
  40388a:	f104 000b 	add.w	r0, r4, #11
	while (cnt-- && (r = *d++ - *s++) == 0) ;
  40388e:	f814 1b01 	ldrb.w	r1, [r4], #1
  403892:	f813 2b01 	ldrb.w	r2, [r3], #1
  403896:	4291      	cmp	r1, r2
  403898:	d16b      	bne.n	403972 <dir_find+0x12a>
  40389a:	4284      	cmp	r4, r0
  40389c:	d1f7      	bne.n	40388e <dir_find+0x46>
}
  40389e:	4640      	mov	r0, r8
  4038a0:	b005      	add	sp, #20
  4038a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if (dj->lfn) {
  4038a6:	f8d5 801c 	ldr.w	r8, [r5, #28]
  4038aa:	f1b8 0f00 	cmp.w	r8, #0
  4038ae:	d068      	beq.n	403982 <dir_find+0x13a>
					if (c & LLE) {		/* Is it start of LFN sequence? */
  4038b0:	f016 0f40 	tst.w	r6, #64	; 0x40
  4038b4:	d00c      	beq.n	4038d0 <dir_find+0x88>
						sum = dir[LDIR_Chksum];
  4038b6:	f894 a00d 	ldrb.w	sl, [r4, #13]
						c &= ~LLE; ord = c;	/* LFN start order */
  4038ba:	f006 06bf 	and.w	r6, r6, #191	; 0xbf
						dj->lfn_idx = dj->index;
  4038be:	88eb      	ldrh	r3, [r5, #6]
  4038c0:	842b      	strh	r3, [r5, #32]
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dj->lfn, dir)) ? ord - 1 : 0xFF;
  4038c2:	f894 b00d 	ldrb.w	fp, [r4, #13]
  4038c6:	45d3      	cmp	fp, sl
  4038c8:	d007      	beq.n	4038da <dir_find+0x92>
  4038ca:	f04f 09ff 	mov.w	r9, #255	; 0xff
  4038ce:	e058      	b.n	403982 <dir_find+0x13a>
  4038d0:	45b1      	cmp	r9, r6
  4038d2:	d0f6      	beq.n	4038c2 <dir_find+0x7a>
  4038d4:	f04f 09ff 	mov.w	r9, #255	; 0xff
  4038d8:	e053      	b.n	403982 <dir_find+0x13a>
	i = ((dir[LDIR_Ord] & ~LLE) - 1) * 13;	/* Get offset in the LFN buffer */
  4038da:	f894 a000 	ldrb.w	sl, [r4]
  4038de:	f02a 0a40 	bic.w	sl, sl, #64	; 0x40
  4038e2:	f10a 3aff 	add.w	sl, sl, #4294967295
  4038e6:	eb0a 034a 	add.w	r3, sl, sl, lsl #1
  4038ea:	eb0a 0383 	add.w	r3, sl, r3, lsl #2
  4038ee:	f8df 90fc 	ldr.w	r9, [pc, #252]	; 4039ec <dir_find+0x1a4>
  4038f2:	f109 0a0d 	add.w	sl, r9, #13
	s = 0; wc = 1;
  4038f6:	2001      	movs	r0, #1
			if (uc != 0xFFFF) return 0;	/* Check filler */
  4038f8:	9603      	str	r6, [sp, #12]
  4038fa:	f8cd b004 	str.w	fp, [sp, #4]
  4038fe:	461e      	mov	r6, r3
  403900:	9502      	str	r5, [sp, #8]
  403902:	e00f      	b.n	403924 <dir_find+0xdc>
			wc = ff_wtoupper(uc);		/* Convert it to upper case */
  403904:	4618      	mov	r0, r3
  403906:	4b37      	ldr	r3, [pc, #220]	; (4039e4 <dir_find+0x19c>)
  403908:	4798      	blx	r3
  40390a:	4683      	mov	fp, r0
			if (i >= _MAX_LFN || wc != ff_wtoupper(lfnbuf[i++]))	/* Compare it */
  40390c:	2efe      	cmp	r6, #254	; 0xfe
  40390e:	d85a      	bhi.n	4039c6 <dir_find+0x17e>
  403910:	1c75      	adds	r5, r6, #1
  403912:	f838 0016 	ldrh.w	r0, [r8, r6, lsl #1]
  403916:	4b33      	ldr	r3, [pc, #204]	; (4039e4 <dir_find+0x19c>)
  403918:	4798      	blx	r3
  40391a:	4583      	cmp	fp, r0
  40391c:	d157      	bne.n	4039ce <dir_find+0x186>
  40391e:	462e      	mov	r6, r5
	} while (++s < 13);				/* Repeat until all chars in the entry are checked */
  403920:	45d1      	cmp	r9, sl
  403922:	d013      	beq.n	40394c <dir_find+0x104>
		uc = LD_WORD(dir+LfnOfs[s]);	/* Pick an LFN character from the entry */
  403924:	f819 2b01 	ldrb.w	r2, [r9], #1
  403928:	18a3      	adds	r3, r4, r2
  40392a:	7859      	ldrb	r1, [r3, #1]
  40392c:	5ca3      	ldrb	r3, [r4, r2]
  40392e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
		if (wc) {	/* Last char has not been processed */
  403932:	2800      	cmp	r0, #0
  403934:	d1e6      	bne.n	403904 <dir_find+0xbc>
			if (uc != 0xFFFF) return 0;	/* Check filler */
  403936:	f64f 72ff 	movw	r2, #65535	; 0xffff
  40393a:	4293      	cmp	r3, r2
  40393c:	d0f0      	beq.n	403920 <dir_find+0xd8>
  40393e:	f8dd b004 	ldr.w	fp, [sp, #4]
  403942:	9d02      	ldr	r5, [sp, #8]
				ord = 0xFF; dj->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
  403944:	46da      	mov	sl, fp
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dj->lfn, dir)) ? ord - 1 : 0xFF;
  403946:	f04f 09ff 	mov.w	r9, #255	; 0xff
  40394a:	e01a      	b.n	403982 <dir_find+0x13a>
  40394c:	f8dd b004 	ldr.w	fp, [sp, #4]
  403950:	4632      	mov	r2, r6
  403952:	9e03      	ldr	r6, [sp, #12]
  403954:	9d02      	ldr	r5, [sp, #8]
	if ((dir[LDIR_Ord] & LLE) && wc && lfnbuf[i])	/* Last segment matched but different length */
  403956:	7823      	ldrb	r3, [r4, #0]
  403958:	f013 0f40 	tst.w	r3, #64	; 0x40
  40395c:	d004      	beq.n	403968 <dir_find+0x120>
  40395e:	b118      	cbz	r0, 403968 <dir_find+0x120>
  403960:	f838 3012 	ldrh.w	r3, [r8, r2, lsl #1]
  403964:	2b00      	cmp	r3, #0
  403966:	d1ed      	bne.n	403944 <dir_find+0xfc>
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dj->lfn, dir)) ? ord - 1 : 0xFF;
  403968:	3e01      	subs	r6, #1
  40396a:	fa5f f986 	uxtb.w	r9, r6
  40396e:	46da      	mov	sl, fp
  403970:	e007      	b.n	403982 <dir_find+0x13a>
				ord = 0xFF; dj->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
  403972:	f04f 09ff 	mov.w	r9, #255	; 0xff
  403976:	e004      	b.n	403982 <dir_find+0x13a>
			ord = 0xFF;
  403978:	f04f 09ff 	mov.w	r9, #255	; 0xff
  40397c:	e001      	b.n	403982 <dir_find+0x13a>
				ord = 0xFF; dj->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
  40397e:	f04f 09ff 	mov.w	r9, #255	; 0xff
		res = dir_next(dj, 0);		/* Next entry */
  403982:	2100      	movs	r1, #0
  403984:	4628      	mov	r0, r5
  403986:	4b18      	ldr	r3, [pc, #96]	; (4039e8 <dir_find+0x1a0>)
  403988:	4798      	blx	r3
	} while (res == FR_OK);
  40398a:	4680      	mov	r8, r0
  40398c:	2800      	cmp	r0, #0
  40398e:	d186      	bne.n	40389e <dir_find+0x56>
		res = move_window(dj->fs, dj->sect);
  403990:	6929      	ldr	r1, [r5, #16]
  403992:	6828      	ldr	r0, [r5, #0]
  403994:	47b8      	blx	r7
		if (res != FR_OK) break;
  403996:	4680      	mov	r8, r0
  403998:	2800      	cmp	r0, #0
  40399a:	d180      	bne.n	40389e <dir_find+0x56>
		dir = dj->dir;					/* Ptr to the directory entry of current index */
  40399c:	696c      	ldr	r4, [r5, #20]
		c = dir[DIR_Name];
  40399e:	7826      	ldrb	r6, [r4, #0]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
  4039a0:	b176      	cbz	r6, 4039c0 <dir_find+0x178>
		a = dir[DIR_Attr] & AM_MASK;
  4039a2:	7ae3      	ldrb	r3, [r4, #11]
  4039a4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
		if (c == DDE || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
  4039a8:	2ee5      	cmp	r6, #229	; 0xe5
  4039aa:	d0e5      	beq.n	403978 <dir_find+0x130>
  4039ac:	f013 0f08 	tst.w	r3, #8
  4039b0:	f43f af59 	beq.w	403866 <dir_find+0x1e>
  4039b4:	2a0f      	cmp	r2, #15
  4039b6:	f43f af56 	beq.w	403866 <dir_find+0x1e>
			ord = 0xFF;
  4039ba:	f04f 09ff 	mov.w	r9, #255	; 0xff
  4039be:	e7e0      	b.n	403982 <dir_find+0x13a>
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
  4039c0:	f04f 0804 	mov.w	r8, #4
  4039c4:	e76b      	b.n	40389e <dir_find+0x56>
  4039c6:	f8dd b004 	ldr.w	fp, [sp, #4]
  4039ca:	9d02      	ldr	r5, [sp, #8]
  4039cc:	e7ba      	b.n	403944 <dir_find+0xfc>
  4039ce:	f8dd b004 	ldr.w	fp, [sp, #4]
  4039d2:	9d02      	ldr	r5, [sp, #8]
  4039d4:	e7b6      	b.n	403944 <dir_find+0xfc>
  4039d6:	bf00      	nop
  4039d8:	004033fd 	.word	0x004033fd
  4039dc:	00403285 	.word	0x00403285
  4039e0:	00402e33 	.word	0x00402e33
  4039e4:	004045d1 	.word	0x004045d1
  4039e8:	00403711 	.word	0x00403711
  4039ec:	0040a9fc 	.word	0x0040a9fc

004039f0 <dir_register>:
{
  4039f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4039f4:	b089      	sub	sp, #36	; 0x24
  4039f6:	4604      	mov	r4, r0
	fn = dj->fn; lfn = dj->lfn;
  4039f8:	6985      	ldr	r5, [r0, #24]
  4039fa:	f8d0 b01c 	ldr.w	fp, [r0, #28]
	mem_cpy(sn, fn, 12);
  4039fe:	220c      	movs	r2, #12
  403a00:	4629      	mov	r1, r5
  403a02:	a805      	add	r0, sp, #20
  403a04:	4ba8      	ldr	r3, [pc, #672]	; (403ca8 <dir_register+0x2b8>)
  403a06:	4798      	blx	r3
	if (sn[NS] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
  403a08:	f89d 301f 	ldrb.w	r3, [sp, #31]
  403a0c:	f013 0f01 	tst.w	r3, #1
  403a10:	d079      	beq.n	403b06 <dir_register+0x116>
		fn[NS] = 0; dj->lfn = 0;			/* Find only SFN */
  403a12:	2300      	movs	r3, #0
  403a14:	72eb      	strb	r3, [r5, #11]
  403a16:	61e3      	str	r3, [r4, #28]
	mem_cpy(dst, src, 11);
  403a18:	220b      	movs	r2, #11
  403a1a:	a905      	add	r1, sp, #20
  403a1c:	4628      	mov	r0, r5
  403a1e:	4ba2      	ldr	r3, [pc, #648]	; (403ca8 <dir_register+0x2b8>)
  403a20:	4798      	blx	r3
		for (n = 1; n < 100; n++) {
  403a22:	2701      	movs	r7, #1
  403a24:	463b      	mov	r3, r7
		dst[j++] = (i < 8) ? ns[i++] : ' ';
  403a26:	f04f 0820 	mov.w	r8, #32
			res = dir_find(dj);				/* Check if the name collides with existing SFN */
  403a2a:	f8df 929c 	ldr.w	r9, [pc, #668]	; 403cc8 <dir_register+0x2d8>
	mem_cpy(dst, src, 11);
  403a2e:	f8df a278 	ldr.w	sl, [pc, #632]	; 403ca8 <dir_register+0x2b8>
  403a32:	e032      	b.n	403a9a <dir_register+0xaa>
		for (n = 1; n < 100; n++) {
  403a34:	463b      	mov	r3, r7
  403a36:	e030      	b.n	403a9a <dir_register+0xaa>
	for (j = 0; j < i && dst[j] != ' '; j++) {
  403a38:	4613      	mov	r3, r2
  403a3a:	e002      	b.n	403a42 <dir_register+0x52>
  403a3c:	2300      	movs	r3, #0
  403a3e:	e000      	b.n	403a42 <dir_register+0x52>
  403a40:	4613      	mov	r3, r2
  403a42:	442b      	add	r3, r5
  403a44:	e005      	b.n	403a52 <dir_register+0x62>
		dst[j++] = (i < 8) ? ns[i++] : ' ';
  403a46:	4641      	mov	r1, r8
  403a48:	f803 1b01 	strb.w	r1, [r3], #1
	} while (j < 8);
  403a4c:	1b59      	subs	r1, r3, r5
  403a4e:	2907      	cmp	r1, #7
  403a50:	d807      	bhi.n	403a62 <dir_register+0x72>
		dst[j++] = (i < 8) ? ns[i++] : ' ';
  403a52:	2a07      	cmp	r2, #7
  403a54:	d8f7      	bhi.n	403a46 <dir_register+0x56>
  403a56:	a908      	add	r1, sp, #32
  403a58:	4411      	add	r1, r2
  403a5a:	f811 1c14 	ldrb.w	r1, [r1, #-20]
  403a5e:	3201      	adds	r2, #1
  403a60:	e7f2      	b.n	403a48 <dir_register+0x58>
			res = dir_find(dj);				/* Check if the name collides with existing SFN */
  403a62:	4620      	mov	r0, r4
  403a64:	47c8      	blx	r9
			if (res != FR_OK) break;
  403a66:	4606      	mov	r6, r0
  403a68:	2800      	cmp	r0, #0
  403a6a:	d13e      	bne.n	403aea <dir_register+0xfa>
		for (n = 1; n < 100; n++) {
  403a6c:	3701      	adds	r7, #1
  403a6e:	b2bf      	uxth	r7, r7
  403a70:	2f64      	cmp	r7, #100	; 0x64
  403a72:	d038      	beq.n	403ae6 <dir_register+0xf6>
	mem_cpy(dst, src, 11);
  403a74:	220b      	movs	r2, #11
  403a76:	a905      	add	r1, sp, #20
  403a78:	4628      	mov	r0, r5
  403a7a:	47d0      	blx	sl
	if (seq > 5) {	/* On many collisions, generate a hash number instead of sequential number */
  403a7c:	2f05      	cmp	r7, #5
  403a7e:	d9d9      	bls.n	403a34 <dir_register+0x44>
  403a80:	463b      	mov	r3, r7
  403a82:	4659      	mov	r1, fp
		do seq = (seq >> 1) + (seq << 15) + (WORD)*lfn++; while (*lfn);
  403a84:	03da      	lsls	r2, r3, #15
  403a86:	ea42 0353 	orr.w	r3, r2, r3, lsr #1
  403a8a:	f831 2b02 	ldrh.w	r2, [r1], #2
  403a8e:	fa12 f383 	uxtah	r3, r2, r3
  403a92:	b29b      	uxth	r3, r3
  403a94:	880a      	ldrh	r2, [r1, #0]
  403a96:	2a00      	cmp	r2, #0
  403a98:	d1f4      	bne.n	403a84 <dir_register+0x94>
  403a9a:	f10d 0613 	add.w	r6, sp, #19
		for (n = 1; n < 100; n++) {
  403a9e:	2207      	movs	r2, #7
		c = (seq % 16) + '0';
  403aa0:	f003 000f 	and.w	r0, r3, #15
  403aa4:	f100 0130 	add.w	r1, r0, #48	; 0x30
		if (c > '9') c += 7;
  403aa8:	2939      	cmp	r1, #57	; 0x39
  403aaa:	bf88      	it	hi
  403aac:	f100 0137 	addhi.w	r1, r0, #55	; 0x37
		ns[i--] = c;
  403ab0:	3a01      	subs	r2, #1
  403ab2:	f806 1901 	strb.w	r1, [r6], #-1
		seq /= 16;
  403ab6:	f3c3 130f 	ubfx	r3, r3, #4, #16
	} while (seq);
  403aba:	2b00      	cmp	r3, #0
  403abc:	d1f0      	bne.n	403aa0 <dir_register+0xb0>
	ns[i] = '~';
  403abe:	217e      	movs	r1, #126	; 0x7e
  403ac0:	ab08      	add	r3, sp, #32
  403ac2:	4413      	add	r3, r2
  403ac4:	f803 1c14 	strb.w	r1, [r3, #-20]
	for (j = 0; j < i && dst[j] != ' '; j++) {
  403ac8:	2a00      	cmp	r2, #0
  403aca:	d0b5      	beq.n	403a38 <dir_register+0x48>
  403acc:	782b      	ldrb	r3, [r5, #0]
  403ace:	2b20      	cmp	r3, #32
  403ad0:	d0b4      	beq.n	403a3c <dir_register+0x4c>
  403ad2:	4629      	mov	r1, r5
  403ad4:	2300      	movs	r3, #0
  403ad6:	3301      	adds	r3, #1
  403ad8:	429a      	cmp	r2, r3
  403ada:	d0b1      	beq.n	403a40 <dir_register+0x50>
  403adc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
  403ae0:	2820      	cmp	r0, #32
  403ae2:	d1f8      	bne.n	403ad6 <dir_register+0xe6>
  403ae4:	e7ad      	b.n	403a42 <dir_register+0x52>
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
  403ae6:	2607      	movs	r6, #7
  403ae8:	e004      	b.n	403af4 <dir_register+0x104>
  403aea:	2f64      	cmp	r7, #100	; 0x64
  403aec:	f000 80ac 	beq.w	403c48 <dir_register+0x258>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
  403af0:	2804      	cmp	r0, #4
  403af2:	d003      	beq.n	403afc <dir_register+0x10c>
}
  403af4:	4630      	mov	r0, r6
  403af6:	b009      	add	sp, #36	; 0x24
  403af8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		fn[NS] = sn[NS]; dj->lfn = lfn;
  403afc:	f89d 301f 	ldrb.w	r3, [sp, #31]
  403b00:	72eb      	strb	r3, [r5, #11]
  403b02:	f8c4 b01c 	str.w	fp, [r4, #28]
	if (sn[NS] & NS_LFN) {			/* When LFN is to be created, reserve an SFN + LFN entries. */
  403b06:	f89d 301f 	ldrb.w	r3, [sp, #31]
  403b0a:	f013 0f02 	tst.w	r3, #2
  403b0e:	d014      	beq.n	403b3a <dir_register+0x14a>
		for (ne = 0; lfn[ne]; ne++) ;
  403b10:	f8bb 3000 	ldrh.w	r3, [fp]
  403b14:	b17b      	cbz	r3, 403b36 <dir_register+0x146>
  403b16:	2300      	movs	r3, #0
  403b18:	3301      	adds	r3, #1
  403b1a:	b29b      	uxth	r3, r3
  403b1c:	f83b 2013 	ldrh.w	r2, [fp, r3, lsl #1]
  403b20:	2a00      	cmp	r2, #0
  403b22:	d1f9      	bne.n	403b18 <dir_register+0x128>
		ne = (ne + 25) / 13;
  403b24:	3319      	adds	r3, #25
  403b26:	4f61      	ldr	r7, [pc, #388]	; (403cac <dir_register+0x2bc>)
  403b28:	fb87 2703 	smull	r2, r7, r7, r3
  403b2c:	17db      	asrs	r3, r3, #31
  403b2e:	ebc3 07a7 	rsb	r7, r3, r7, asr #2
  403b32:	b2bf      	uxth	r7, r7
  403b34:	e002      	b.n	403b3c <dir_register+0x14c>
		for (ne = 0; lfn[ne]; ne++) ;
  403b36:	2300      	movs	r3, #0
  403b38:	e7f4      	b.n	403b24 <dir_register+0x134>
		ne = 1;
  403b3a:	2701      	movs	r7, #1
	res = dir_sdi(dj, 0);
  403b3c:	2100      	movs	r1, #0
  403b3e:	4620      	mov	r0, r4
  403b40:	4b5b      	ldr	r3, [pc, #364]	; (403cb0 <dir_register+0x2c0>)
  403b42:	4798      	blx	r3
	if (res != FR_OK) return res;
  403b44:	4606      	mov	r6, r0
  403b46:	2800      	cmp	r0, #0
  403b48:	d1d4      	bne.n	403af4 <dir_register+0x104>
  403b4a:	f04f 0a00 	mov.w	sl, #0
  403b4e:	4655      	mov	r5, sl
		res = move_window(dj->fs, dj->sect);
  403b50:	f8df 8164 	ldr.w	r8, [pc, #356]	; 403cb8 <dir_register+0x2c8>
			n = 0;					/* Not a blank entry. Restart to search */
  403b54:	46d3      	mov	fp, sl
		res = dir_next(dj, 1);		/* Next entry with table stretch */
  403b56:	f8df 915c 	ldr.w	r9, [pc, #348]	; 403cb4 <dir_register+0x2c4>
  403b5a:	e00a      	b.n	403b72 <dir_register+0x182>
			if (++n == ne) break;	/* A contiguous entry that required count is found */
  403b5c:	1c6b      	adds	r3, r5, #1
  403b5e:	b29b      	uxth	r3, r3
  403b60:	429f      	cmp	r7, r3
  403b62:	d073      	beq.n	403c4c <dir_register+0x25c>
  403b64:	461d      	mov	r5, r3
		res = dir_next(dj, 1);		/* Next entry with table stretch */
  403b66:	2101      	movs	r1, #1
  403b68:	4620      	mov	r0, r4
  403b6a:	47c8      	blx	r9
	} while (res == FR_OK);
  403b6c:	4606      	mov	r6, r0
  403b6e:	2800      	cmp	r0, #0
  403b70:	d1c0      	bne.n	403af4 <dir_register+0x104>
		res = move_window(dj->fs, dj->sect);
  403b72:	6921      	ldr	r1, [r4, #16]
  403b74:	6820      	ldr	r0, [r4, #0]
  403b76:	47c0      	blx	r8
		if (res != FR_OK) break;
  403b78:	4606      	mov	r6, r0
  403b7a:	2800      	cmp	r0, #0
  403b7c:	d1ba      	bne.n	403af4 <dir_register+0x104>
		c = *dj->dir;				/* Check the entry status */
  403b7e:	6963      	ldr	r3, [r4, #20]
  403b80:	781b      	ldrb	r3, [r3, #0]
		if (c == DDE || c == 0) {	/* Is it a blank entry? */
  403b82:	2be5      	cmp	r3, #229	; 0xe5
  403b84:	d000      	beq.n	403b88 <dir_register+0x198>
  403b86:	b923      	cbnz	r3, 403b92 <dir_register+0x1a2>
			if (n == 0) is = dj->index;	/* First index of the contiguous entry */
  403b88:	2d00      	cmp	r5, #0
  403b8a:	d1e7      	bne.n	403b5c <dir_register+0x16c>
  403b8c:	f8b4 a006 	ldrh.w	sl, [r4, #6]
  403b90:	e7e4      	b.n	403b5c <dir_register+0x16c>
			n = 0;					/* Not a blank entry. Restart to search */
  403b92:	465d      	mov	r5, fp
  403b94:	e7e7      	b.n	403b66 <dir_register+0x176>
		if (wc != 0xFFFF) wc = lfnbuf[i++];	/* Get an effective char */
  403b96:	4671      	mov	r1, lr
  403b98:	e070      	b.n	403c7c <dir_register+0x28c>
	if (wc == 0xFFFF || !lfnbuf[i]) ord |= LLE;	/* Bottom LFN part is the start of LFN sequence */
  403b9a:	f64f 72ff 	movw	r2, #65535	; 0xffff
  403b9e:	4293      	cmp	r3, r2
  403ba0:	d002      	beq.n	403ba8 <dir_register+0x1b8>
  403ba2:	f839 3011 	ldrh.w	r3, [r9, r1, lsl #1]
  403ba6:	b90b      	cbnz	r3, 403bac <dir_register+0x1bc>
  403ba8:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
  403bac:	f880 b000 	strb.w	fp, [r0]
				dj->fs->wflag = 1;
  403bb0:	6823      	ldr	r3, [r4, #0]
  403bb2:	2201      	movs	r2, #1
  403bb4:	711a      	strb	r2, [r3, #4]
				res = dir_next(dj, 0);	/* Next entry */
  403bb6:	4639      	mov	r1, r7
  403bb8:	4620      	mov	r0, r4
  403bba:	4b3e      	ldr	r3, [pc, #248]	; (403cb4 <dir_register+0x2c4>)
  403bbc:	4798      	blx	r3
			} while (res == FR_OK && --ne);
  403bbe:	4606      	mov	r6, r0
  403bc0:	2800      	cmp	r0, #0
  403bc2:	d197      	bne.n	403af4 <dir_register+0x104>
  403bc4:	3d01      	subs	r5, #1
  403bc6:	b2ad      	uxth	r5, r5
  403bc8:	b315      	cbz	r5, 403c10 <dir_register+0x220>
				res = move_window(dj->fs, dj->sect);
  403bca:	6921      	ldr	r1, [r4, #16]
  403bcc:	6820      	ldr	r0, [r4, #0]
  403bce:	4b3a      	ldr	r3, [pc, #232]	; (403cb8 <dir_register+0x2c8>)
  403bd0:	4798      	blx	r3
				if (res != FR_OK) break;
  403bd2:	4606      	mov	r6, r0
  403bd4:	2800      	cmp	r0, #0
  403bd6:	d18d      	bne.n	403af4 <dir_register+0x104>
				fit_lfn(dj->lfn, dj->dir, (BYTE)ne, sum);
  403bd8:	f8d4 901c 	ldr.w	r9, [r4, #28]
  403bdc:	6960      	ldr	r0, [r4, #20]
  403bde:	fa5f fb85 	uxtb.w	fp, r5
	dir[LDIR_Chksum] = sum;			/* Set check sum */
  403be2:	f89d 3000 	ldrb.w	r3, [sp]
  403be6:	7343      	strb	r3, [r0, #13]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
  403be8:	230f      	movs	r3, #15
  403bea:	72c3      	strb	r3, [r0, #11]
	dir[LDIR_Type] = 0;
  403bec:	7307      	strb	r7, [r0, #12]
	ST_WORD(dir+LDIR_FstClusLO, 0);
  403bee:	7687      	strb	r7, [r0, #26]
  403bf0:	76c7      	strb	r7, [r0, #27]
	i = (ord - 1) * 13;				/* Get offset in the LFN buffer */
  403bf2:	f10b 31ff 	add.w	r1, fp, #4294967295
  403bf6:	eb01 0341 	add.w	r3, r1, r1, lsl #1
  403bfa:	eb01 0183 	add.w	r1, r1, r3, lsl #2
  403bfe:	4a2f      	ldr	r2, [pc, #188]	; (403cbc <dir_register+0x2cc>)
  403c00:	f102 080d 	add.w	r8, r2, #13
	s = wc = 0;
  403c04:	9b01      	ldr	r3, [sp, #4]
		if (wc != 0xFFFF) wc = lfnbuf[i++];	/* Get an effective char */
  403c06:	f64f 76ff 	movw	r6, #65535	; 0xffff
		ST_WORD(dir+LfnOfs[s], wc);	/* Put it */
  403c0a:	f04f 0aff 	mov.w	sl, #255	; 0xff
  403c0e:	e038      	b.n	403c82 <dir_register+0x292>
		res = move_window(dj->fs, dj->sect);
  403c10:	6921      	ldr	r1, [r4, #16]
  403c12:	6820      	ldr	r0, [r4, #0]
  403c14:	4b28      	ldr	r3, [pc, #160]	; (403cb8 <dir_register+0x2c8>)
  403c16:	4798      	blx	r3
		if (res == FR_OK) {
  403c18:	4606      	mov	r6, r0
  403c1a:	2800      	cmp	r0, #0
  403c1c:	f47f af6a 	bne.w	403af4 <dir_register+0x104>
			dir = dj->dir;
  403c20:	6965      	ldr	r5, [r4, #20]
			mem_set(dir, 0, SZ_DIR);	/* Clean the entry */
  403c22:	2220      	movs	r2, #32
  403c24:	2100      	movs	r1, #0
  403c26:	4628      	mov	r0, r5
  403c28:	4b25      	ldr	r3, [pc, #148]	; (403cc0 <dir_register+0x2d0>)
  403c2a:	4798      	blx	r3
			mem_cpy(dir, dj->fn, 11);	/* Put SFN */
  403c2c:	220b      	movs	r2, #11
  403c2e:	69a1      	ldr	r1, [r4, #24]
  403c30:	4628      	mov	r0, r5
  403c32:	4b1d      	ldr	r3, [pc, #116]	; (403ca8 <dir_register+0x2b8>)
  403c34:	4798      	blx	r3
			dir[DIR_NTres] = *(dj->fn+NS) & (NS_BODY | NS_EXT);	/* Put NT flag */
  403c36:	69a3      	ldr	r3, [r4, #24]
  403c38:	7adb      	ldrb	r3, [r3, #11]
  403c3a:	f003 0318 	and.w	r3, r3, #24
  403c3e:	732b      	strb	r3, [r5, #12]
			dj->fs->wflag = 1;
  403c40:	6823      	ldr	r3, [r4, #0]
  403c42:	2201      	movs	r2, #1
  403c44:	711a      	strb	r2, [r3, #4]
  403c46:	e755      	b.n	403af4 <dir_register+0x104>
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
  403c48:	2607      	movs	r6, #7
  403c4a:	e753      	b.n	403af4 <dir_register+0x104>
	if (res == FR_OK && ne > 1) {	/* Initialize LFN entry if needed */
  403c4c:	2b01      	cmp	r3, #1
  403c4e:	d9df      	bls.n	403c10 <dir_register+0x220>
		res = dir_sdi(dj, is);
  403c50:	4651      	mov	r1, sl
  403c52:	4620      	mov	r0, r4
  403c54:	4b16      	ldr	r3, [pc, #88]	; (403cb0 <dir_register+0x2c0>)
  403c56:	4798      	blx	r3
		if (res == FR_OK) {
  403c58:	4606      	mov	r6, r0
  403c5a:	2800      	cmp	r0, #0
  403c5c:	f47f af4a 	bne.w	403af4 <dir_register+0x104>
			sum = sum_sfn(dj->fn);	/* Sum of the SFN tied to the LFN */
  403c60:	69a0      	ldr	r0, [r4, #24]
  403c62:	4b18      	ldr	r3, [pc, #96]	; (403cc4 <dir_register+0x2d4>)
  403c64:	4798      	blx	r3
  403c66:	9000      	str	r0, [sp, #0]
	dir[LDIR_Type] = 0;
  403c68:	2700      	movs	r7, #0
	s = wc = 0;
  403c6a:	9701      	str	r7, [sp, #4]
  403c6c:	e7ad      	b.n	403bca <dir_register+0x1da>
		ST_WORD(dir+LfnOfs[s], wc);	/* Put it */
  403c6e:	f892 e000 	ldrb.w	lr, [r2]
  403c72:	f800 a00e 	strb.w	sl, [r0, lr]
  403c76:	4486      	add	lr, r0
  403c78:	f88e a001 	strb.w	sl, [lr, #1]
  403c7c:	3201      	adds	r2, #1
	} while (++s < 13);
  403c7e:	4542      	cmp	r2, r8
  403c80:	d08b      	beq.n	403b9a <dir_register+0x1aa>
		if (wc != 0xFFFF) wc = lfnbuf[i++];	/* Get an effective char */
  403c82:	42b3      	cmp	r3, r6
  403c84:	d0f3      	beq.n	403c6e <dir_register+0x27e>
  403c86:	f101 0e01 	add.w	lr, r1, #1
  403c8a:	f839 3011 	ldrh.w	r3, [r9, r1, lsl #1]
		ST_WORD(dir+LfnOfs[s], wc);	/* Put it */
  403c8e:	7811      	ldrb	r1, [r2, #0]
  403c90:	5443      	strb	r3, [r0, r1]
  403c92:	4401      	add	r1, r0
  403c94:	ea4f 2c13 	mov.w	ip, r3, lsr #8
  403c98:	f881 c001 	strb.w	ip, [r1, #1]
		if (!wc) wc = 0xFFFF;		/* Padding chars following last char */
  403c9c:	2b00      	cmp	r3, #0
  403c9e:	f47f af7a 	bne.w	403b96 <dir_register+0x1a6>
		if (wc != 0xFFFF) wc = lfnbuf[i++];	/* Get an effective char */
  403ca2:	4671      	mov	r1, lr
		if (!wc) wc = 0xFFFF;		/* Padding chars following last char */
  403ca4:	4633      	mov	r3, r6
  403ca6:	e7e9      	b.n	403c7c <dir_register+0x28c>
  403ca8:	00402df9 	.word	0x00402df9
  403cac:	4ec4ec4f 	.word	0x4ec4ec4f
  403cb0:	004033fd 	.word	0x004033fd
  403cb4:	00403711 	.word	0x00403711
  403cb8:	00403285 	.word	0x00403285
  403cbc:	0040a9fc 	.word	0x0040a9fc
  403cc0:	00402e0d 	.word	0x00402e0d
  403cc4:	00402e33 	.word	0x00402e33
  403cc8:	00403849 	.word	0x00403849

00403ccc <sync>:
{
  403ccc:	b570      	push	{r4, r5, r6, lr}
  403cce:	4604      	mov	r4, r0
	res = move_window(fs, 0);
  403cd0:	2100      	movs	r1, #0
  403cd2:	4b2d      	ldr	r3, [pc, #180]	; (403d88 <sync+0xbc>)
  403cd4:	4798      	blx	r3
	if (res == FR_OK) {
  403cd6:	4603      	mov	r3, r0
  403cd8:	b950      	cbnz	r0, 403cf0 <sync+0x24>
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag) {
  403cda:	7823      	ldrb	r3, [r4, #0]
  403cdc:	2b03      	cmp	r3, #3
  403cde:	d009      	beq.n	403cf4 <sync+0x28>
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK)
  403ce0:	2200      	movs	r2, #0
  403ce2:	4611      	mov	r1, r2
  403ce4:	7860      	ldrb	r0, [r4, #1]
  403ce6:	4b29      	ldr	r3, [pc, #164]	; (403d8c <sync+0xc0>)
  403ce8:	4798      	blx	r3
	res = move_window(fs, 0);
  403cea:	1c03      	adds	r3, r0, #0
  403cec:	bf18      	it	ne
  403cee:	2301      	movne	r3, #1
}
  403cf0:	4618      	mov	r0, r3
  403cf2:	bd70      	pop	{r4, r5, r6, pc}
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag) {
  403cf4:	7963      	ldrb	r3, [r4, #5]
  403cf6:	2b00      	cmp	r3, #0
  403cf8:	d0f2      	beq.n	403ce0 <sync+0x14>
			fs->winsect = 0;
  403cfa:	2600      	movs	r6, #0
  403cfc:	62e6      	str	r6, [r4, #44]	; 0x2c
			mem_set(fs->win, 0, 512);
  403cfe:	f104 0530 	add.w	r5, r4, #48	; 0x30
  403d02:	f44f 7200 	mov.w	r2, #512	; 0x200
  403d06:	4631      	mov	r1, r6
  403d08:	4628      	mov	r0, r5
  403d0a:	4b21      	ldr	r3, [pc, #132]	; (403d90 <sync+0xc4>)
  403d0c:	4798      	blx	r3
			ST_WORD(fs->win+BS_55AA, 0xAA55);
  403d0e:	2355      	movs	r3, #85	; 0x55
  403d10:	f884 322e 	strb.w	r3, [r4, #558]	; 0x22e
  403d14:	23aa      	movs	r3, #170	; 0xaa
  403d16:	f884 322f 	strb.w	r3, [r4, #559]	; 0x22f
			ST_DWORD(fs->win+FSI_LeadSig, 0x41615252);
  403d1a:	2352      	movs	r3, #82	; 0x52
  403d1c:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
  403d20:	f884 3031 	strb.w	r3, [r4, #49]	; 0x31
  403d24:	2361      	movs	r3, #97	; 0x61
  403d26:	f884 3032 	strb.w	r3, [r4, #50]	; 0x32
  403d2a:	2241      	movs	r2, #65	; 0x41
  403d2c:	f884 2033 	strb.w	r2, [r4, #51]	; 0x33
			ST_DWORD(fs->win+FSI_StrucSig, 0x61417272);
  403d30:	2172      	movs	r1, #114	; 0x72
  403d32:	f884 1214 	strb.w	r1, [r4, #532]	; 0x214
  403d36:	f884 1215 	strb.w	r1, [r4, #533]	; 0x215
  403d3a:	f884 2216 	strb.w	r2, [r4, #534]	; 0x216
  403d3e:	f884 3217 	strb.w	r3, [r4, #535]	; 0x217
			ST_DWORD(fs->win+FSI_Free_Count, fs->free_clust);
  403d42:	6923      	ldr	r3, [r4, #16]
  403d44:	f884 3218 	strb.w	r3, [r4, #536]	; 0x218
  403d48:	f3c3 2207 	ubfx	r2, r3, #8, #8
  403d4c:	f884 2219 	strb.w	r2, [r4, #537]	; 0x219
  403d50:	0c1a      	lsrs	r2, r3, #16
  403d52:	f884 221a 	strb.w	r2, [r4, #538]	; 0x21a
  403d56:	0e1b      	lsrs	r3, r3, #24
  403d58:	f884 321b 	strb.w	r3, [r4, #539]	; 0x21b
			ST_DWORD(fs->win+FSI_Nxt_Free, fs->last_clust);
  403d5c:	68e3      	ldr	r3, [r4, #12]
  403d5e:	f884 321c 	strb.w	r3, [r4, #540]	; 0x21c
  403d62:	f3c3 2207 	ubfx	r2, r3, #8, #8
  403d66:	f884 221d 	strb.w	r2, [r4, #541]	; 0x21d
  403d6a:	0c1a      	lsrs	r2, r3, #16
  403d6c:	f884 221e 	strb.w	r2, [r4, #542]	; 0x21e
  403d70:	0e1b      	lsrs	r3, r3, #24
  403d72:	f884 321f 	strb.w	r3, [r4, #543]	; 0x21f
			disk_write(fs->drv, fs->win, fs->fsi_sector, 1);
  403d76:	2301      	movs	r3, #1
  403d78:	6962      	ldr	r2, [r4, #20]
  403d7a:	4629      	mov	r1, r5
  403d7c:	7860      	ldrb	r0, [r4, #1]
  403d7e:	4d05      	ldr	r5, [pc, #20]	; (403d94 <sync+0xc8>)
  403d80:	47a8      	blx	r5
			fs->fsi_flag = 0;
  403d82:	7166      	strb	r6, [r4, #5]
  403d84:	e7ac      	b.n	403ce0 <sync+0x14>
  403d86:	bf00      	nop
  403d88:	00403285 	.word	0x00403285
  403d8c:	00402d31 	.word	0x00402d31
  403d90:	00402e0d 	.word	0x00402e0d
  403d94:	00402cc1 	.word	0x00402cc1

00403d98 <follow_path>:
{
  403d98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403d9c:	b083      	sub	sp, #12
  403d9e:	4682      	mov	sl, r0
  403da0:	460d      	mov	r5, r1
	if (*path == '/' || *path == '\\')	/* Strip heading separator if exist */
  403da2:	780b      	ldrb	r3, [r1, #0]
  403da4:	2b2f      	cmp	r3, #47	; 0x2f
  403da6:	d00a      	beq.n	403dbe <follow_path+0x26>
  403da8:	2b5c      	cmp	r3, #92	; 0x5c
  403daa:	d008      	beq.n	403dbe <follow_path+0x26>
	dj->sclust = 0;						/* Start from the root dir */
  403dac:	2300      	movs	r3, #0
  403dae:	f8ca 3008 	str.w	r3, [sl, #8]
	if ((UINT)*path < ' ') {			/* Nul path means the start directory itself */
  403db2:	782b      	ldrb	r3, [r5, #0]
  403db4:	2b1f      	cmp	r3, #31
  403db6:	d904      	bls.n	403dc2 <follow_path+0x2a>
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
  403db8:	f8df b2fc 	ldr.w	fp, [pc, #764]	; 4040b8 <follow_path+0x320>
  403dbc:	e130      	b.n	404020 <follow_path+0x288>
		path++;
  403dbe:	3501      	adds	r5, #1
  403dc0:	e7f4      	b.n	403dac <follow_path+0x14>
		res = dir_sdi(dj, 0);
  403dc2:	2100      	movs	r1, #0
  403dc4:	4650      	mov	r0, sl
  403dc6:	4bb6      	ldr	r3, [pc, #728]	; (4040a0 <follow_path+0x308>)
  403dc8:	4798      	blx	r3
  403dca:	4603      	mov	r3, r0
		dj->dir = 0;
  403dcc:	2200      	movs	r2, #0
  403dce:	f8ca 2014 	str.w	r2, [sl, #20]
  403dd2:	e15a      	b.n	40408a <follow_path+0x2f2>
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) /* Reject illegal chars for LFN */
  403dd4:	2b00      	cmp	r3, #0
  403dd6:	f040 8152 	bne.w	40407e <follow_path+0x2e6>
		lfn[di++] = w;					/* Store the Unicode char */
  403dda:	f827 2f02 	strh.w	r2, [r7, #2]!
		w = p[si++];					/* Get a character */
  403dde:	1c63      	adds	r3, r4, #1
  403de0:	f816 0f01 	ldrb.w	r0, [r6, #1]!
		if (w < ' ' || w == '/' || w == '\\') break;	/* Break on end of segment */
  403de4:	282f      	cmp	r0, #47	; 0x2f
  403de6:	bf18      	it	ne
  403de8:	281f      	cmpne	r0, #31
  403dea:	d91b      	bls.n	403e24 <follow_path+0x8c>
  403dec:	285c      	cmp	r0, #92	; 0x5c
  403dee:	d019      	beq.n	403e24 <follow_path+0x8c>
		if (di >= _MAX_LFN)				/* Reject too long name */
  403df0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
  403df4:	f000 8143 	beq.w	40407e <follow_path+0x2e6>
		w = p[si++];					/* Get a character */
  403df8:	461c      	mov	r4, r3
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
  403dfa:	4641      	mov	r1, r8
  403dfc:	47d8      	blx	fp
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
  403dfe:	4602      	mov	r2, r0
  403e00:	2800      	cmp	r0, #0
  403e02:	f000 813c 	beq.w	40407e <follow_path+0x2e6>
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) /* Reject illegal chars for LFN */
  403e06:	287f      	cmp	r0, #127	; 0x7f
  403e08:	d8e7      	bhi.n	403dda <follow_path+0x42>
	while (*str && *str != chr) str++;
  403e0a:	2822      	cmp	r0, #34	; 0x22
  403e0c:	f000 813c 	beq.w	404088 <follow_path+0x2f0>
  403e10:	232a      	movs	r3, #42	; 0x2a
  403e12:	49a4      	ldr	r1, [pc, #656]	; (4040a4 <follow_path+0x30c>)
  403e14:	b298      	uxth	r0, r3
  403e16:	4290      	cmp	r0, r2
  403e18:	d0dc      	beq.n	403dd4 <follow_path+0x3c>
  403e1a:	f811 3f01 	ldrb.w	r3, [r1, #1]!
  403e1e:	2b00      	cmp	r3, #0
  403e20:	d1f8      	bne.n	403e14 <follow_path+0x7c>
  403e22:	e7da      	b.n	403dda <follow_path+0x42>
	*path = &p[si];						/* Return pointer to the next segment */
  403e24:	441d      	add	r5, r3
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
  403e26:	2820      	cmp	r0, #32
  403e28:	bf34      	ite	cc
  403e2a:	2604      	movcc	r6, #4
  403e2c:	2600      	movcs	r6, #0
	while (di) {						/* Strip trailing spaces and dots */
  403e2e:	2c00      	cmp	r4, #0
  403e30:	f000 812a 	beq.w	404088 <follow_path+0x2f0>
		w = lfn[di-1];
  403e34:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  403e38:	4423      	add	r3, r4
  403e3a:	eb09 0243 	add.w	r2, r9, r3, lsl #1
  403e3e:	f839 3013 	ldrh.w	r3, [r9, r3, lsl #1]
		if (w != ' ' && w != '.') break;
  403e42:	2b20      	cmp	r3, #32
  403e44:	d001      	beq.n	403e4a <follow_path+0xb2>
  403e46:	2b2e      	cmp	r3, #46	; 0x2e
  403e48:	d108      	bne.n	403e5c <follow_path+0xc4>
	while (di) {						/* Strip trailing spaces and dots */
  403e4a:	3c01      	subs	r4, #1
  403e4c:	f000 811c 	beq.w	404088 <follow_path+0x2f0>
		w = lfn[di-1];
  403e50:	f832 3d02 	ldrh.w	r3, [r2, #-2]!
		if (w != ' ' && w != '.') break;
  403e54:	2b20      	cmp	r3, #32
  403e56:	d0f8      	beq.n	403e4a <follow_path+0xb2>
  403e58:	2b2e      	cmp	r3, #46	; 0x2e
  403e5a:	d0f6      	beq.n	403e4a <follow_path+0xb2>
	lfn[di] = 0;						/* LFN is created */
  403e5c:	0067      	lsls	r7, r4, #1
  403e5e:	2300      	movs	r3, #0
  403e60:	f829 3014 	strh.w	r3, [r9, r4, lsl #1]
	mem_set(dj->fn, ' ', 11);
  403e64:	220b      	movs	r2, #11
  403e66:	2120      	movs	r1, #32
  403e68:	f8da 0018 	ldr.w	r0, [sl, #24]
  403e6c:	4b8e      	ldr	r3, [pc, #568]	; (4040a8 <follow_path+0x310>)
  403e6e:	4798      	blx	r3
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
  403e70:	f8b9 3000 	ldrh.w	r3, [r9]
  403e74:	2b20      	cmp	r3, #32
  403e76:	d001      	beq.n	403e7c <follow_path+0xe4>
  403e78:	2b2e      	cmp	r3, #46	; 0x2e
  403e7a:	d11f      	bne.n	403ebc <follow_path+0x124>
  403e7c:	4649      	mov	r1, r9
  403e7e:	2300      	movs	r3, #0
  403e80:	3301      	adds	r3, #1
  403e82:	f831 2f02 	ldrh.w	r2, [r1, #2]!
  403e86:	2a20      	cmp	r2, #32
  403e88:	d0fa      	beq.n	403e80 <follow_path+0xe8>
  403e8a:	2a2e      	cmp	r2, #46	; 0x2e
  403e8c:	d0f8      	beq.n	403e80 <follow_path+0xe8>
	if (si) cf |= NS_LOSS | NS_LFN;
  403e8e:	b10b      	cbz	r3, 403e94 <follow_path+0xfc>
  403e90:	f046 0603 	orr.w	r6, r6, #3
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
  403e94:	3f02      	subs	r7, #2
  403e96:	eb09 0207 	add.w	r2, r9, r7
  403e9a:	f839 1007 	ldrh.w	r1, [r9, r7]
  403e9e:	292e      	cmp	r1, #46	; 0x2e
  403ea0:	d005      	beq.n	403eae <follow_path+0x116>
  403ea2:	3c01      	subs	r4, #1
  403ea4:	d003      	beq.n	403eae <follow_path+0x116>
  403ea6:	f832 1d02 	ldrh.w	r1, [r2, #-2]!
  403eaa:	292e      	cmp	r1, #46	; 0x2e
  403eac:	d1f9      	bne.n	403ea2 <follow_path+0x10a>
		dj->fn[i++] = (BYTE)w;
  403eae:	2208      	movs	r2, #8
  403eb0:	9200      	str	r2, [sp, #0]
  403eb2:	f04f 0800 	mov.w	r8, #0
  403eb6:	f8cd 8004 	str.w	r8, [sp, #4]
  403eba:	e004      	b.n	403ec6 <follow_path+0x12e>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
  403ebc:	2300      	movs	r3, #0
  403ebe:	e7e9      	b.n	403e94 <follow_path+0xfc>
			cf |= NS_LOSS | NS_LFN; continue;
  403ec0:	f046 0603 	orr.w	r6, r6, #3
		w = lfn[si++];					/* Get an LFN char */
  403ec4:	463b      	mov	r3, r7
  403ec6:	1c5f      	adds	r7, r3, #1
  403ec8:	f839 0013 	ldrh.w	r0, [r9, r3, lsl #1]
		if (!w) break;					/* Break on end of the LFN */
  403ecc:	2800      	cmp	r0, #0
  403ece:	d066      	beq.n	403f9e <follow_path+0x206>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
  403ed0:	2820      	cmp	r0, #32
  403ed2:	d0f5      	beq.n	403ec0 <follow_path+0x128>
  403ed4:	282e      	cmp	r0, #46	; 0x2e
  403ed6:	d101      	bne.n	403edc <follow_path+0x144>
  403ed8:	42a7      	cmp	r7, r4
  403eda:	d1f1      	bne.n	403ec0 <follow_path+0x128>
		if (i >= ni || si == di) {		/* Extension or end of SFN */
  403edc:	9b00      	ldr	r3, [sp, #0]
  403ede:	4598      	cmp	r8, r3
  403ee0:	d218      	bcs.n	403f14 <follow_path+0x17c>
  403ee2:	42a7      	cmp	r7, r4
  403ee4:	d016      	beq.n	403f14 <follow_path+0x17c>
		if (w >= 0x80) {				/* Non ASCII char */
  403ee6:	287f      	cmp	r0, #127	; 0x7f
  403ee8:	d831      	bhi.n	403f4e <follow_path+0x1b6>
	while (*str && *str != chr) str++;
  403eea:	282b      	cmp	r0, #43	; 0x2b
  403eec:	d03d      	beq.n	403f6a <follow_path+0x1d2>
  403eee:	232c      	movs	r3, #44	; 0x2c
  403ef0:	496e      	ldr	r1, [pc, #440]	; (4040ac <follow_path+0x314>)
  403ef2:	b29a      	uxth	r2, r3
  403ef4:	4282      	cmp	r2, r0
  403ef6:	d043      	beq.n	403f80 <follow_path+0x1e8>
  403ef8:	f811 3f01 	ldrb.w	r3, [r1, #1]!
  403efc:	2b00      	cmp	r3, #0
  403efe:	d1f8      	bne.n	403ef2 <follow_path+0x15a>
				if (IsUpper(w)) {		/* ASCII large capital */
  403f00:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
  403f04:	b29b      	uxth	r3, r3
  403f06:	2b19      	cmp	r3, #25
  403f08:	d83d      	bhi.n	403f86 <follow_path+0x1ee>
					b |= 2;
  403f0a:	9b01      	ldr	r3, [sp, #4]
  403f0c:	f043 0302 	orr.w	r3, r3, #2
  403f10:	9301      	str	r3, [sp, #4]
  403f12:	e02d      	b.n	403f70 <follow_path+0x1d8>
			if (ni == 11) {				/* Long extension */
  403f14:	9b00      	ldr	r3, [sp, #0]
  403f16:	2b0b      	cmp	r3, #11
  403f18:	d00f      	beq.n	403f3a <follow_path+0x1a2>
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
  403f1a:	42a7      	cmp	r7, r4
  403f1c:	bf18      	it	ne
  403f1e:	f046 0603 	orrne.w	r6, r6, #3
			if (si > di) break;			/* No extension */
  403f22:	42a7      	cmp	r7, r4
  403f24:	d83b      	bhi.n	403f9e <follow_path+0x206>
			b <<= 2; continue;
  403f26:	9b01      	ldr	r3, [sp, #4]
  403f28:	009b      	lsls	r3, r3, #2
  403f2a:	b2db      	uxtb	r3, r3
  403f2c:	9301      	str	r3, [sp, #4]
  403f2e:	4623      	mov	r3, r4
			si = di; i = 8; ni = 11;	/* Enter extension section */
  403f30:	220b      	movs	r2, #11
  403f32:	9200      	str	r2, [sp, #0]
  403f34:	f04f 0808 	mov.w	r8, #8
  403f38:	e7c5      	b.n	403ec6 <follow_path+0x12e>
				cf |= NS_LOSS | NS_LFN; break;
  403f3a:	f046 0603 	orr.w	r6, r6, #3
	if (dj->fn[0] == DDE) dj->fn[0] = NDDE;	/* If the first char collides with deleted mark, replace it with 0x05 */
  403f3e:	f8da 3018 	ldr.w	r3, [sl, #24]
  403f42:	781a      	ldrb	r2, [r3, #0]
  403f44:	2ae5      	cmp	r2, #229	; 0xe5
  403f46:	d132      	bne.n	403fae <follow_path+0x216>
  403f48:	2205      	movs	r2, #5
  403f4a:	701a      	strb	r2, [r3, #0]
  403f4c:	e02c      	b.n	403fa8 <follow_path+0x210>
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
  403f4e:	2100      	movs	r1, #0
  403f50:	47d8      	blx	fp
			if (w) w = excvt[w - 0x80];	/* Convert extended char to upper (SBCS) */
  403f52:	4603      	mov	r3, r0
  403f54:	2800      	cmp	r0, #0
  403f56:	f000 809f 	beq.w	404098 <follow_path+0x300>
  403f5a:	4a55      	ldr	r2, [pc, #340]	; (4040b0 <follow_path+0x318>)
  403f5c:	4413      	add	r3, r2
  403f5e:	f813 0c80 	ldrb.w	r0, [r3, #-128]
			cf |= NS_LFN;				/* Force create LFN entry */
  403f62:	f046 0602 	orr.w	r6, r6, #2
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal chars for SFN */
  403f66:	2800      	cmp	r0, #0
  403f68:	d1bf      	bne.n	403eea <follow_path+0x152>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
  403f6a:	f046 0603 	orr.w	r6, r6, #3
  403f6e:	205f      	movs	r0, #95	; 0x5f
		dj->fn[i++] = (BYTE)w;
  403f70:	f8da 3018 	ldr.w	r3, [sl, #24]
  403f74:	f803 0008 	strb.w	r0, [r3, r8]
		w = lfn[si++];					/* Get an LFN char */
  403f78:	463b      	mov	r3, r7
		dj->fn[i++] = (BYTE)w;
  403f7a:	f108 0801 	add.w	r8, r8, #1
  403f7e:	e7a2      	b.n	403ec6 <follow_path+0x12e>
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal chars for SFN */
  403f80:	2b00      	cmp	r3, #0
  403f82:	d1f2      	bne.n	403f6a <follow_path+0x1d2>
  403f84:	e7bc      	b.n	403f00 <follow_path+0x168>
					if (IsLower(w)) {	/* ASCII small capital */
  403f86:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
  403f8a:	b29b      	uxth	r3, r3
  403f8c:	2b19      	cmp	r3, #25
  403f8e:	d8ef      	bhi.n	403f70 <follow_path+0x1d8>
						b |= 1; w -= 0x20;
  403f90:	9b01      	ldr	r3, [sp, #4]
  403f92:	f043 0301 	orr.w	r3, r3, #1
  403f96:	9301      	str	r3, [sp, #4]
  403f98:	3820      	subs	r0, #32
  403f9a:	b280      	uxth	r0, r0
  403f9c:	e7e8      	b.n	403f70 <follow_path+0x1d8>
	if (dj->fn[0] == DDE) dj->fn[0] = NDDE;	/* If the first char collides with deleted mark, replace it with 0x05 */
  403f9e:	f8da 3018 	ldr.w	r3, [sl, #24]
  403fa2:	781a      	ldrb	r2, [r3, #0]
  403fa4:	2ae5      	cmp	r2, #229	; 0xe5
  403fa6:	d0cf      	beq.n	403f48 <follow_path+0x1b0>
	if (ni == 8) b <<= 2;
  403fa8:	9b00      	ldr	r3, [sp, #0]
  403faa:	2b08      	cmp	r3, #8
  403fac:	d052      	beq.n	404054 <follow_path+0x2bc>
  403fae:	9a01      	ldr	r2, [sp, #4]
  403fb0:	f002 030c 	and.w	r3, r2, #12
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03)	/* Create LFN entry when there are composite capitals */
  403fb4:	2b0c      	cmp	r3, #12
  403fb6:	d054      	beq.n	404062 <follow_path+0x2ca>
  403fb8:	f002 0203 	and.w	r2, r2, #3
  403fbc:	2a03      	cmp	r2, #3
  403fbe:	d050      	beq.n	404062 <follow_path+0x2ca>
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended char, NT flags are created */
  403fc0:	f016 0f02 	tst.w	r6, #2
  403fc4:	d10b      	bne.n	403fde <follow_path+0x246>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
  403fc6:	9a01      	ldr	r2, [sp, #4]
  403fc8:	f002 0903 	and.w	r9, r2, #3
  403fcc:	f1b9 0f01 	cmp.w	r9, #1
  403fd0:	bf08      	it	eq
  403fd2:	f046 0610 	orreq.w	r6, r6, #16
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
  403fd6:	2b04      	cmp	r3, #4
  403fd8:	bf08      	it	eq
  403fda:	f046 0608 	orreq.w	r6, r6, #8
	dj->fn[NS] = cf;	/* SFN is created */
  403fde:	f8da 3018 	ldr.w	r3, [sl, #24]
  403fe2:	72de      	strb	r6, [r3, #11]
			res = dir_find(dj);				/* Find it */
  403fe4:	4650      	mov	r0, sl
  403fe6:	4b33      	ldr	r3, [pc, #204]	; (4040b4 <follow_path+0x31c>)
  403fe8:	4798      	blx	r3
			ns = *(dj->fn+NS);
  403fea:	f8da 3018 	ldr.w	r3, [sl, #24]
  403fee:	7ada      	ldrb	r2, [r3, #11]
			if (res != FR_OK) {				/* Failed to find the object */
  403ff0:	4603      	mov	r3, r0
  403ff2:	2800      	cmp	r0, #0
  403ff4:	d138      	bne.n	404068 <follow_path+0x2d0>
			if (ns & NS_LAST) break;			/* Last segment match. Function completed. */
  403ff6:	f012 0f04 	tst.w	r2, #4
  403ffa:	d146      	bne.n	40408a <follow_path+0x2f2>
			dir = dj->dir;						/* There is next segment. Follow the sub directory */
  403ffc:	f8da 3014 	ldr.w	r3, [sl, #20]
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* Cannot follow because it is a file */
  404000:	7ada      	ldrb	r2, [r3, #11]
  404002:	f012 0f10 	tst.w	r2, #16
  404006:	d038      	beq.n	40407a <follow_path+0x2e2>
			dj->sclust = LD_CLUST(dir);
  404008:	7d59      	ldrb	r1, [r3, #21]
  40400a:	7d1a      	ldrb	r2, [r3, #20]
  40400c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
  404010:	7ed9      	ldrb	r1, [r3, #27]
  404012:	7e9b      	ldrb	r3, [r3, #26]
  404014:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
  404018:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  40401c:	f8ca 3008 	str.w	r3, [sl, #8]
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
  404020:	782b      	ldrb	r3, [r5, #0]
  404022:	2b2f      	cmp	r3, #47	; 0x2f
  404024:	d001      	beq.n	40402a <follow_path+0x292>
  404026:	2b5c      	cmp	r3, #92	; 0x5c
  404028:	d105      	bne.n	404036 <follow_path+0x29e>
  40402a:	f815 3f01 	ldrb.w	r3, [r5, #1]!
  40402e:	2b2f      	cmp	r3, #47	; 0x2f
  404030:	d0fb      	beq.n	40402a <follow_path+0x292>
  404032:	2b5c      	cmp	r3, #92	; 0x5c
  404034:	d0f9      	beq.n	40402a <follow_path+0x292>
	lfn = dj->lfn;
  404036:	f8da 901c 	ldr.w	r9, [sl, #28]
		w = p[si++];					/* Get a character */
  40403a:	7828      	ldrb	r0, [r5, #0]
		if (w < ' ' || w == '/' || w == '\\') break;	/* Break on end of segment */
  40403c:	282f      	cmp	r0, #47	; 0x2f
  40403e:	bf18      	it	ne
  404040:	281f      	cmpne	r0, #31
  404042:	d91e      	bls.n	404082 <follow_path+0x2ea>
  404044:	285c      	cmp	r0, #92	; 0x5c
  404046:	d01c      	beq.n	404082 <follow_path+0x2ea>
  404048:	f1a9 0702 	sub.w	r7, r9, #2
  40404c:	462e      	mov	r6, r5
  40404e:	2401      	movs	r4, #1
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
  404050:	46a0      	mov	r8, r4
  404052:	e6d2      	b.n	403dfa <follow_path+0x62>
	if (ni == 8) b <<= 2;
  404054:	9b01      	ldr	r3, [sp, #4]
  404056:	ea4f 0983 	mov.w	r9, r3, lsl #2
  40405a:	fa5f f389 	uxtb.w	r3, r9
  40405e:	9301      	str	r3, [sp, #4]
  404060:	e7a5      	b.n	403fae <follow_path+0x216>
		cf |= NS_LFN;
  404062:	f046 0602 	orr.w	r6, r6, #2
  404066:	e7ab      	b.n	403fc0 <follow_path+0x228>
				if (res != FR_NO_FILE) break;	/* Abort if any hard error occured */
  404068:	2804      	cmp	r0, #4
  40406a:	d10e      	bne.n	40408a <follow_path+0x2f2>
					if (!(ns & NS_LAST)) res = FR_NO_PATH;
  40406c:	f002 0204 	and.w	r2, r2, #4
  404070:	2a00      	cmp	r2, #0
  404072:	bf14      	ite	ne
  404074:	4603      	movne	r3, r0
  404076:	2305      	moveq	r3, #5
  404078:	e007      	b.n	40408a <follow_path+0x2f2>
				res = FR_NO_PATH; break;
  40407a:	2305      	movs	r3, #5
  40407c:	e005      	b.n	40408a <follow_path+0x2f2>
					if (!(ns & NS_LAST)) res = FR_NO_PATH;
  40407e:	2306      	movs	r3, #6
	return res;
  404080:	e003      	b.n	40408a <follow_path+0x2f2>
	*path = &p[si];						/* Return pointer to the next segment */
  404082:	3501      	adds	r5, #1
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
  404084:	281f      	cmp	r0, #31
  404086:	d804      	bhi.n	404092 <follow_path+0x2fa>
  404088:	2306      	movs	r3, #6
}
  40408a:	4618      	mov	r0, r3
  40408c:	b003      	add	sp, #12
  40408e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	si = di = 0;
  404092:	2400      	movs	r4, #0
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
  404094:	4626      	mov	r6, r4
  404096:	e6ca      	b.n	403e2e <follow_path+0x96>
			cf |= NS_LFN;				/* Force create LFN entry */
  404098:	f046 0602 	orr.w	r6, r6, #2
  40409c:	e765      	b.n	403f6a <follow_path+0x1d2>
  40409e:	bf00      	nop
  4040a0:	004033fd 	.word	0x004033fd
  4040a4:	0040aa8d 	.word	0x0040aa8d
  4040a8:	00402e0d 	.word	0x00402e0d
  4040ac:	0040aa99 	.word	0x0040aa99
  4040b0:	0040aa0c 	.word	0x0040aa0c
  4040b4:	00403849 	.word	0x00403849
  4040b8:	00404591 	.word	0x00404591

004040bc <f_mount>:
)
{
	FATFS *rfs;


	if (vol >= _VOLUMES)		/* Check if the drive number is valid */
  4040bc:	2807      	cmp	r0, #7
  4040be:	d901      	bls.n	4040c4 <f_mount+0x8>
		return FR_INVALID_DRIVE;
  4040c0:	200b      	movs	r0, #11
#endif
	}
	FatFs[vol] = fs;			/* Register new fs object */

	return FR_OK;
}
  4040c2:	4770      	bx	lr
	rfs = FatFs[vol];			/* Get current fs object */
  4040c4:	4b06      	ldr	r3, [pc, #24]	; (4040e0 <f_mount+0x24>)
  4040c6:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
	if (rfs) {
  4040ca:	b10b      	cbz	r3, 4040d0 <f_mount+0x14>
		rfs->fs_type = 0;		/* Clear old fs object */
  4040cc:	2200      	movs	r2, #0
  4040ce:	701a      	strb	r2, [r3, #0]
	if (fs) {
  4040d0:	b109      	cbz	r1, 4040d6 <f_mount+0x1a>
		fs->fs_type = 0;		/* Clear new fs object */
  4040d2:	2300      	movs	r3, #0
  4040d4:	700b      	strb	r3, [r1, #0]
	FatFs[vol] = fs;			/* Register new fs object */
  4040d6:	4b02      	ldr	r3, [pc, #8]	; (4040e0 <f_mount+0x24>)
  4040d8:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
	return FR_OK;
  4040dc:	2000      	movs	r0, #0
  4040de:	4770      	bx	lr
  4040e0:	20400c3c 	.word	0x20400c3c

004040e4 <f_open>:
FRESULT f_open (
	FIL *fp,			/* Pointer to the blank file object */
	const TCHAR *path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
  4040e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4040e8:	f5ad 7d0e 	sub.w	sp, sp, #568	; 0x238
  4040ec:	4605      	mov	r5, r0
  4040ee:	9101      	str	r1, [sp, #4]
  4040f0:	4616      	mov	r6, r2
	DIR dj;
	BYTE *dir;
	DEF_NAMEBUF;


	fp->fs = 0;			/* Clear file object */
  4040f2:	2300      	movs	r3, #0
  4040f4:	6003      	str	r3, [r0, #0]

#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
  4040f6:	f002 071f 	and.w	r7, r2, #31
	res = chk_mounted(&path, &dj.fs, (BYTE)(mode & ~FA_READ));
  4040fa:	f002 021e 	and.w	r2, r2, #30
  4040fe:	a985      	add	r1, sp, #532	; 0x214
  404100:	a801      	add	r0, sp, #4
  404102:	4b58      	ldr	r3, [pc, #352]	; (404264 <f_open+0x180>)
  404104:	4798      	blx	r3
#else
	mode &= FA_READ;
	res = chk_mounted(&path, &dj.fs, 0);
#endif
	INIT_BUF(dj);
  404106:	ab82      	add	r3, sp, #520	; 0x208
  404108:	938b      	str	r3, [sp, #556]	; 0x22c
  40410a:	ab02      	add	r3, sp, #8
  40410c:	938c      	str	r3, [sp, #560]	; 0x230
	if (res == FR_OK)
  40410e:	b168      	cbz	r0, 40412c <f_open+0x48>
  404110:	4603      	mov	r3, r0
		res = follow_path(&dj, path);	/* Follow the file path */
	dir = dj.dir;
  404112:	9c8a      	ldr	r4, [sp, #552]	; 0x228
		else
			res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
#endif
	}
	/* Create or Open a file */
	if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
  404114:	f016 0f1c 	tst.w	r6, #28
  404118:	d158      	bne.n	4041cc <f_open+0xe8>
				}
			}
		}
	}
	else {	/* Open an existing file */
		if (res == FR_OK) {						/* Follow succeeded */
  40411a:	2b00      	cmp	r3, #0
  40411c:	f040 8096 	bne.w	40424c <f_open+0x168>
			if (dir[DIR_Attr] & AM_DIR) {		/* It is a directory */
  404120:	7ae3      	ldrb	r3, [r4, #11]
  404122:	f013 0f10 	tst.w	r3, #16
  404126:	d062      	beq.n	4041ee <f_open+0x10a>
				res = FR_NO_FILE;
  404128:	2304      	movs	r3, #4
  40412a:	e08f      	b.n	40424c <f_open+0x168>
		res = follow_path(&dj, path);	/* Follow the file path */
  40412c:	9901      	ldr	r1, [sp, #4]
  40412e:	a885      	add	r0, sp, #532	; 0x214
  404130:	4b4d      	ldr	r3, [pc, #308]	; (404268 <f_open+0x184>)
  404132:	4798      	blx	r3
  404134:	4603      	mov	r3, r0
	dir = dj.dir;
  404136:	9c8a      	ldr	r4, [sp, #552]	; 0x228
		if (!dir)	/* Current dir itself */
  404138:	b934      	cbnz	r4, 404148 <f_open+0x64>
  40413a:	b928      	cbnz	r0, 404148 <f_open+0x64>
	if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
  40413c:	f016 0f1c 	tst.w	r6, #28
  404140:	f040 8089 	bne.w	404256 <f_open+0x172>
			res = FR_INVALID_NAME;
  404144:	2306      	movs	r3, #6
  404146:	e046      	b.n	4041d6 <f_open+0xf2>
	if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
  404148:	f016 0f1c 	tst.w	r6, #28
  40414c:	d0e5      	beq.n	40411a <f_open+0x36>
		if (res != FR_OK) {					/* No file, create new */
  40414e:	2b00      	cmp	r3, #0
  404150:	d13c      	bne.n	4041cc <f_open+0xe8>
			if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
  404152:	7ae3      	ldrb	r3, [r4, #11]
  404154:	f013 0f11 	tst.w	r3, #17
  404158:	d17f      	bne.n	40425a <f_open+0x176>
				if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
  40415a:	f016 0f04 	tst.w	r6, #4
  40415e:	d17e      	bne.n	40425e <f_open+0x17a>
		if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
  404160:	f017 0f08 	tst.w	r7, #8
  404164:	d050      	beq.n	404208 <f_open+0x124>
			dw = get_fattime();					/* Created time */
  404166:	4b41      	ldr	r3, [pc, #260]	; (40426c <f_open+0x188>)
  404168:	4798      	blx	r3
			ST_DWORD(dir+DIR_CrtTime, dw);
  40416a:	73a0      	strb	r0, [r4, #14]
  40416c:	f3c0 2307 	ubfx	r3, r0, #8, #8
  404170:	73e3      	strb	r3, [r4, #15]
  404172:	0c03      	lsrs	r3, r0, #16
  404174:	7423      	strb	r3, [r4, #16]
  404176:	0e00      	lsrs	r0, r0, #24
  404178:	7460      	strb	r0, [r4, #17]
			dir[DIR_Attr] = 0;					/* Reset attribute */
  40417a:	2300      	movs	r3, #0
  40417c:	72e3      	strb	r3, [r4, #11]
			ST_DWORD(dir+DIR_FileSize, 0);		/* size = 0 */
  40417e:	7723      	strb	r3, [r4, #28]
  404180:	7763      	strb	r3, [r4, #29]
  404182:	77a3      	strb	r3, [r4, #30]
  404184:	77e3      	strb	r3, [r4, #31]
			cl = LD_CLUST(dir);					/* Get start cluster */
  404186:	7d62      	ldrb	r2, [r4, #21]
  404188:	7d26      	ldrb	r6, [r4, #20]
  40418a:	ea46 2602 	orr.w	r6, r6, r2, lsl #8
  40418e:	7ee1      	ldrb	r1, [r4, #27]
  404190:	7ea2      	ldrb	r2, [r4, #26]
  404192:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
			ST_CLUST(dir, 0);					/* cluster = 0 */
  404196:	76a3      	strb	r3, [r4, #26]
  404198:	76e3      	strb	r3, [r4, #27]
  40419a:	7523      	strb	r3, [r4, #20]
  40419c:	7563      	strb	r3, [r4, #21]
			dj.fs->wflag = 1;
  40419e:	9885      	ldr	r0, [sp, #532]	; 0x214
  4041a0:	2301      	movs	r3, #1
  4041a2:	7103      	strb	r3, [r0, #4]
			if (cl) {							/* Remove the cluster chain if exist */
  4041a4:	ea52 4606 	orrs.w	r6, r2, r6, lsl #16
  4041a8:	d02c      	beq.n	404204 <f_open+0x120>
				dw = dj.fs->winsect;
  4041aa:	f8d0 802c 	ldr.w	r8, [r0, #44]	; 0x2c
				res = remove_chain(dj.fs, cl);
  4041ae:	4631      	mov	r1, r6
  4041b0:	4b2f      	ldr	r3, [pc, #188]	; (404270 <f_open+0x18c>)
  4041b2:	4798      	blx	r3
				if (res == FR_OK) {
  4041b4:	4603      	mov	r3, r0
  4041b6:	2800      	cmp	r0, #0
  4041b8:	d148      	bne.n	40424c <f_open+0x168>
					dj.fs->last_clust = cl - 1;	/* Reuse the cluster hole */
  4041ba:	9885      	ldr	r0, [sp, #532]	; 0x214
  4041bc:	3e01      	subs	r6, #1
  4041be:	60c6      	str	r6, [r0, #12]
					res = move_window(dj.fs, dw);
  4041c0:	4641      	mov	r1, r8
  4041c2:	4b2c      	ldr	r3, [pc, #176]	; (404274 <f_open+0x190>)
  4041c4:	4798      	blx	r3
				if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
					res = FR_DENIED;
			}
		}
	}
	if (res == FR_OK) {
  4041c6:	4603      	mov	r3, r0
  4041c8:	b1e0      	cbz	r0, 404204 <f_open+0x120>
  4041ca:	e03f      	b.n	40424c <f_open+0x168>
			if (res == FR_NO_FILE)			/* There is no file to open, create a new entry */
  4041cc:	2b04      	cmp	r3, #4
  4041ce:	d004      	beq.n	4041da <f_open+0xf6>
			mode |= FA_CREATE_ALWAYS;		/* File is created */
  4041d0:	f047 0708 	orr.w	r7, r7, #8
			dir = dj.dir;					/* New entry */
  4041d4:	9c8a      	ldr	r4, [sp, #552]	; 0x228
		}
	}
#endif
	FREE_BUF();

	if (res == FR_OK) {
  4041d6:	b1db      	cbz	r3, 404210 <f_open+0x12c>
  4041d8:	e038      	b.n	40424c <f_open+0x168>
				res = dir_register(&dj);
  4041da:	a885      	add	r0, sp, #532	; 0x214
  4041dc:	4b26      	ldr	r3, [pc, #152]	; (404278 <f_open+0x194>)
  4041de:	4798      	blx	r3
			mode |= FA_CREATE_ALWAYS;		/* File is created */
  4041e0:	f047 0708 	orr.w	r7, r7, #8
			dir = dj.dir;					/* New entry */
  4041e4:	9c8a      	ldr	r4, [sp, #552]	; 0x228
		if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
  4041e6:	4603      	mov	r3, r0
  4041e8:	2800      	cmp	r0, #0
  4041ea:	d0b9      	beq.n	404160 <f_open+0x7c>
  4041ec:	e02e      	b.n	40424c <f_open+0x168>
				if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
  4041ee:	f016 0f02 	tst.w	r6, #2
  4041f2:	d004      	beq.n	4041fe <f_open+0x11a>
  4041f4:	f013 0f01 	tst.w	r3, #1
  4041f8:	d001      	beq.n	4041fe <f_open+0x11a>
					res = FR_DENIED;
  4041fa:	2307      	movs	r3, #7
		fp->cltbl = 0;						/* Normal seek mode */
#endif
		fp->fs = dj.fs; fp->id = dj.fs->id;	/* Validate file object */
	}

	LEAVE_FF(dj.fs, res);
  4041fc:	e026      	b.n	40424c <f_open+0x168>
		if (mode & FA_CREATE_ALWAYS)			/* Set file change flag if created or overwritten */
  4041fe:	f016 0f08 	tst.w	r6, #8
  404202:	d001      	beq.n	404208 <f_open+0x124>
			mode |= FA__WRITTEN;
  404204:	f047 0720 	orr.w	r7, r7, #32
		fp->dir_sect = dj.fs->winsect;			/* Pointer to the directory entry */
  404208:	9b85      	ldr	r3, [sp, #532]	; 0x214
  40420a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40420c:	61eb      	str	r3, [r5, #28]
		fp->dir_ptr = dir;
  40420e:	622c      	str	r4, [r5, #32]
		fp->flag = mode;					/* File access mode */
  404210:	71af      	strb	r7, [r5, #6]
		fp->sclust = LD_CLUST(dir);			/* File start cluster */
  404212:	7d62      	ldrb	r2, [r4, #21]
  404214:	7d23      	ldrb	r3, [r4, #20]
  404216:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
  40421a:	7ee1      	ldrb	r1, [r4, #27]
  40421c:	7ea3      	ldrb	r3, [r4, #26]
  40421e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
  404222:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  404226:	612b      	str	r3, [r5, #16]
		fp->fsize = LD_DWORD(dir+DIR_FileSize);	/* File size */
  404228:	7fe2      	ldrb	r2, [r4, #31]
  40422a:	7fa3      	ldrb	r3, [r4, #30]
  40422c:	041b      	lsls	r3, r3, #16
  40422e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
  404232:	7f22      	ldrb	r2, [r4, #28]
  404234:	4313      	orrs	r3, r2
  404236:	7f62      	ldrb	r2, [r4, #29]
  404238:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  40423c:	60eb      	str	r3, [r5, #12]
		fp->fptr = 0;						/* File pointer */
  40423e:	2300      	movs	r3, #0
  404240:	60ab      	str	r3, [r5, #8]
		fp->dsect = 0;
  404242:	61ab      	str	r3, [r5, #24]
		fp->fs = dj.fs; fp->id = dj.fs->id;	/* Validate file object */
  404244:	9a85      	ldr	r2, [sp, #532]	; 0x214
  404246:	602a      	str	r2, [r5, #0]
  404248:	88d2      	ldrh	r2, [r2, #6]
  40424a:	80aa      	strh	r2, [r5, #4]
}
  40424c:	4618      	mov	r0, r3
  40424e:	f50d 7d0e 	add.w	sp, sp, #568	; 0x238
  404252:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			res = FR_INVALID_NAME;
  404256:	2306      	movs	r3, #6
  404258:	e7ba      	b.n	4041d0 <f_open+0xec>
				res = FR_DENIED;
  40425a:	2307      	movs	r3, #7
  40425c:	e7f6      	b.n	40424c <f_open+0x168>
					res = FR_EXIST;
  40425e:	2308      	movs	r3, #8
  404260:	e7f4      	b.n	40424c <f_open+0x168>
  404262:	bf00      	nop
  404264:	00402f15 	.word	0x00402f15
  404268:	00403d99 	.word	0x00403d99
  40426c:	00402da1 	.word	0x00402da1
  404270:	00403695 	.word	0x00403695
  404274:	00403285 	.word	0x00403285
  404278:	004039f1 	.word	0x004039f1

0040427c <f_write>:
	FIL *fp,			/* Pointer to the file object */
	const void *buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT *bw			/* Pointer to number of bytes written */
)
{
  40427c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404280:	b083      	sub	sp, #12
  404282:	4604      	mov	r4, r0
  404284:	4689      	mov	r9, r1
  404286:	4616      	mov	r6, r2
  404288:	4698      	mov	r8, r3
	UINT wcnt, cc;
	const BYTE *wbuff = buff;
	BYTE csect;


	*bw = 0;	/* Initialize byte counter */
  40428a:	2300      	movs	r3, #0
  40428c:	f8c8 3000 	str.w	r3, [r8]

	res = validate(fp->fs, fp->id);			/* Check validity */
  404290:	8881      	ldrh	r1, [r0, #4]
  404292:	6800      	ldr	r0, [r0, #0]
  404294:	4b75      	ldr	r3, [pc, #468]	; (40446c <f_write+0x1f0>)
  404296:	4798      	blx	r3
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
  404298:	9001      	str	r0, [sp, #4]
  40429a:	2800      	cmp	r0, #0
  40429c:	f040 80e2 	bne.w	404464 <f_write+0x1e8>
	if (fp->flag & FA__ERROR)				/* Aborted file? */
  4042a0:	79a3      	ldrb	r3, [r4, #6]
  4042a2:	f013 0f80 	tst.w	r3, #128	; 0x80
  4042a6:	f040 80db 	bne.w	404460 <f_write+0x1e4>
		LEAVE_FF(fp->fs, FR_INT_ERR);
	if (!(fp->flag & FA_WRITE))				/* Check access mode */
  4042aa:	f013 0f02 	tst.w	r3, #2
  4042ae:	d102      	bne.n	4042b6 <f_write+0x3a>
		LEAVE_FF(fp->fs, FR_DENIED);
  4042b0:	2307      	movs	r3, #7
  4042b2:	9301      	str	r3, [sp, #4]
  4042b4:	e0d6      	b.n	404464 <f_write+0x1e8>
	if ((DWORD)(fp->fsize + btw) < fp->fsize) btw = 0;	/* File size cannot reach 4GB */
  4042b6:	68e3      	ldr	r3, [r4, #12]
  4042b8:	42f3      	cmn	r3, r6
  4042ba:	d20e      	bcs.n	4042da <f_write+0x5e>

	for ( ;  btw;							/* Repeat until all data written */
  4042bc:	2e00      	cmp	r6, #0
  4042be:	d174      	bne.n	4043aa <f_write+0x12e>
  4042c0:	e00b      	b.n	4042da <f_write+0x5e>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
			if (!csect) {					/* On the cluster boundary? */
				if (fp->fptr == 0) {		/* On the top of the file? */
					clst = fp->sclust;		/* Follow from the origin */
					if (clst == 0)			/* When no cluster is allocated, */
						fp->sclust = clst = create_chain(fp->fs, 0);	/* Create a new cluster chain */
  4042c2:	2100      	movs	r1, #0
  4042c4:	4b6a      	ldr	r3, [pc, #424]	; (404470 <f_write+0x1f4>)
  4042c6:	4798      	blx	r3
  4042c8:	4603      	mov	r3, r0
  4042ca:	6120      	str	r0, [r4, #16]
  4042cc:	e003      	b.n	4042d6 <f_write+0x5a>
#if _USE_FASTSEEK
					if (fp->cltbl)
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
					else
#endif
						clst = create_chain(fp->fs, fp->clust);	/* Follow or stretch cluster chain on the FAT */
  4042ce:	6961      	ldr	r1, [r4, #20]
  4042d0:	4b67      	ldr	r3, [pc, #412]	; (404470 <f_write+0x1f4>)
  4042d2:	4798      	blx	r3
  4042d4:	4603      	mov	r3, r0
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
  4042d6:	2b00      	cmp	r3, #0
  4042d8:	d17a      	bne.n	4043d0 <f_write+0x154>
		mem_cpy(&fp->buf[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
		fp->flag |= FA__DIRTY;
#endif
	}

	if (fp->fptr > fp->fsize) fp->fsize = fp->fptr;	/* Update file size if needed */
  4042da:	68a3      	ldr	r3, [r4, #8]
  4042dc:	68e2      	ldr	r2, [r4, #12]
  4042de:	4293      	cmp	r3, r2
  4042e0:	bf88      	it	hi
  4042e2:	60e3      	strhi	r3, [r4, #12]
	fp->flag |= FA__WRITTEN;						/* Set file change flag */
  4042e4:	79a3      	ldrb	r3, [r4, #6]
  4042e6:	f043 0320 	orr.w	r3, r3, #32
  4042ea:	71a3      	strb	r3, [r4, #6]

	LEAVE_FF(fp->fs, FR_OK);
  4042ec:	e0ba      	b.n	404464 <f_write+0x1e8>
				if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
  4042ee:	79a3      	ldrb	r3, [r4, #6]
  4042f0:	f063 037f 	orn	r3, r3, #127	; 0x7f
  4042f4:	71a3      	strb	r3, [r4, #6]
  4042f6:	2302      	movs	r3, #2
  4042f8:	9301      	str	r3, [sp, #4]
  4042fa:	e0b3      	b.n	404464 <f_write+0x1e8>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
  4042fc:	79a3      	ldrb	r3, [r4, #6]
  4042fe:	f063 037f 	orn	r3, r3, #127	; 0x7f
  404302:	71a3      	strb	r3, [r4, #6]
  404304:	2301      	movs	r3, #1
  404306:	9301      	str	r3, [sp, #4]
  404308:	e0ac      	b.n	404464 <f_write+0x1e8>
			if (fp->fs->winsect == fp->dsect && move_window(fp->fs, 0))	/* Write-back sector cache */
  40430a:	2100      	movs	r1, #0
  40430c:	4b59      	ldr	r3, [pc, #356]	; (404474 <f_write+0x1f8>)
  40430e:	4798      	blx	r3
  404310:	2800      	cmp	r0, #0
  404312:	d068      	beq.n	4043e6 <f_write+0x16a>
				ABORT(fp->fs, FR_DISK_ERR);
  404314:	79a3      	ldrb	r3, [r4, #6]
  404316:	f063 037f 	orn	r3, r3, #127	; 0x7f
  40431a:	71a3      	strb	r3, [r4, #6]
  40431c:	2301      	movs	r3, #1
  40431e:	9301      	str	r3, [sp, #4]
  404320:	e0a0      	b.n	404464 <f_write+0x1e8>
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
  404322:	79a3      	ldrb	r3, [r4, #6]
  404324:	f063 037f 	orn	r3, r3, #127	; 0x7f
  404328:	71a3      	strb	r3, [r4, #6]
  40432a:	2302      	movs	r3, #2
  40432c:	9301      	str	r3, [sp, #4]
  40432e:	e099      	b.n	404464 <f_write+0x1e8>
					ABORT(fp->fs, FR_DISK_ERR);
  404330:	79a3      	ldrb	r3, [r4, #6]
  404332:	f063 037f 	orn	r3, r3, #127	; 0x7f
  404336:	71a3      	strb	r3, [r4, #6]
  404338:	2301      	movs	r3, #1
  40433a:	9301      	str	r3, [sp, #4]
  40433c:	e092      	b.n	404464 <f_write+0x1e8>
					mem_cpy(fp->fs->win, wbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), SS(fp->fs));
  40433e:	f44f 7200 	mov.w	r2, #512	; 0x200
  404342:	eb09 2141 	add.w	r1, r9, r1, lsl #9
  404346:	3030      	adds	r0, #48	; 0x30
  404348:	4b4b      	ldr	r3, [pc, #300]	; (404478 <f_write+0x1fc>)
  40434a:	4798      	blx	r3
					fp->fs->wflag = 0;
  40434c:	6823      	ldr	r3, [r4, #0]
  40434e:	2200      	movs	r2, #0
  404350:	711a      	strb	r2, [r3, #4]
  404352:	e06c      	b.n	40442e <f_write+0x1b2>
			if (fp->fptr >= fp->fsize) {	/* Avoid silly cache filling at growing edge */
  404354:	68a2      	ldr	r2, [r4, #8]
  404356:	68e3      	ldr	r3, [r4, #12]
  404358:	429a      	cmp	r2, r3
  40435a:	d26b      	bcs.n	404434 <f_write+0x1b8>
			fp->dsect = sect;
  40435c:	61a5      	str	r5, [r4, #24]
		wcnt = SS(fp->fs) - (fp->fptr % SS(fp->fs));/* Put partial sector into file I/O buffer */
  40435e:	68a5      	ldr	r5, [r4, #8]
  404360:	f3c5 0508 	ubfx	r5, r5, #0, #9
  404364:	f5c5 7500 	rsb	r5, r5, #512	; 0x200
  404368:	42b5      	cmp	r5, r6
  40436a:	bf28      	it	cs
  40436c:	4635      	movcs	r5, r6
		if (move_window(fp->fs, fp->dsect))	/* Move sector window */
  40436e:	69a1      	ldr	r1, [r4, #24]
  404370:	6820      	ldr	r0, [r4, #0]
  404372:	4b40      	ldr	r3, [pc, #256]	; (404474 <f_write+0x1f8>)
  404374:	4798      	blx	r3
  404376:	2800      	cmp	r0, #0
  404378:	d16b      	bne.n	404452 <f_write+0x1d6>
		mem_cpy(&fp->fs->win[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
  40437a:	68a0      	ldr	r0, [r4, #8]
  40437c:	f3c0 0008 	ubfx	r0, r0, #0, #9
  404380:	3030      	adds	r0, #48	; 0x30
  404382:	6823      	ldr	r3, [r4, #0]
  404384:	462a      	mov	r2, r5
  404386:	4649      	mov	r1, r9
  404388:	4418      	add	r0, r3
  40438a:	4b3b      	ldr	r3, [pc, #236]	; (404478 <f_write+0x1fc>)
  40438c:	4798      	blx	r3
		fp->fs->wflag = 1;
  40438e:	6823      	ldr	r3, [r4, #0]
  404390:	2201      	movs	r2, #1
  404392:	711a      	strb	r2, [r3, #4]
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
  404394:	44a9      	add	r9, r5
  404396:	68a3      	ldr	r3, [r4, #8]
  404398:	442b      	add	r3, r5
  40439a:	60a3      	str	r3, [r4, #8]
  40439c:	f8d8 3000 	ldr.w	r3, [r8]
  4043a0:	442b      	add	r3, r5
  4043a2:	f8c8 3000 	str.w	r3, [r8]
	for ( ;  btw;							/* Repeat until all data written */
  4043a6:	1b76      	subs	r6, r6, r5
  4043a8:	d097      	beq.n	4042da <f_write+0x5e>
		if ((fp->fptr % SS(fp->fs)) == 0) {	/* On the sector boundary? */
  4043aa:	68a2      	ldr	r2, [r4, #8]
  4043ac:	f3c2 0308 	ubfx	r3, r2, #0, #9
  4043b0:	2b00      	cmp	r3, #0
  4043b2:	d1d4      	bne.n	40435e <f_write+0xe2>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
  4043b4:	6820      	ldr	r0, [r4, #0]
  4043b6:	7883      	ldrb	r3, [r0, #2]
  4043b8:	3b01      	subs	r3, #1
  4043ba:	ea03 2352 	and.w	r3, r3, r2, lsr #9
			if (!csect) {					/* On the cluster boundary? */
  4043be:	f013 07ff 	ands.w	r7, r3, #255	; 0xff
  4043c2:	d10b      	bne.n	4043dc <f_write+0x160>
				if (fp->fptr == 0) {		/* On the top of the file? */
  4043c4:	2a00      	cmp	r2, #0
  4043c6:	d182      	bne.n	4042ce <f_write+0x52>
					clst = fp->sclust;		/* Follow from the origin */
  4043c8:	6923      	ldr	r3, [r4, #16]
					if (clst == 0)			/* When no cluster is allocated, */
  4043ca:	2b00      	cmp	r3, #0
  4043cc:	f43f af79 	beq.w	4042c2 <f_write+0x46>
				if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
  4043d0:	2b01      	cmp	r3, #1
  4043d2:	d08c      	beq.n	4042ee <f_write+0x72>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
  4043d4:	f1b3 3fff 	cmp.w	r3, #4294967295
  4043d8:	d090      	beq.n	4042fc <f_write+0x80>
				fp->clust = clst;			/* Update current cluster */
  4043da:	6163      	str	r3, [r4, #20]
			if (fp->fs->winsect == fp->dsect && move_window(fp->fs, 0))	/* Write-back sector cache */
  4043dc:	6820      	ldr	r0, [r4, #0]
  4043de:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  4043e0:	69a3      	ldr	r3, [r4, #24]
  4043e2:	429a      	cmp	r2, r3
  4043e4:	d091      	beq.n	40430a <f_write+0x8e>
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
  4043e6:	f8d4 a000 	ldr.w	sl, [r4]
  4043ea:	6961      	ldr	r1, [r4, #20]
  4043ec:	4650      	mov	r0, sl
  4043ee:	4b23      	ldr	r3, [pc, #140]	; (40447c <f_write+0x200>)
  4043f0:	4798      	blx	r3
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
  4043f2:	4605      	mov	r5, r0
  4043f4:	2800      	cmp	r0, #0
  4043f6:	d094      	beq.n	404322 <f_write+0xa6>
			sect += csect;
  4043f8:	443d      	add	r5, r7
			if (cc) {						/* Write maximum contiguous sectors directly */
  4043fa:	ea5f 2b56 	movs.w	fp, r6, lsr #9
  4043fe:	d0a9      	beq.n	404354 <f_write+0xd8>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
  404400:	f89a 3002 	ldrb.w	r3, [sl, #2]
  404404:	eb07 020b 	add.w	r2, r7, fp
  404408:	429a      	cmp	r2, r3
					cc = fp->fs->csize - csect;
  40440a:	bf88      	it	hi
  40440c:	eba3 0b07 	subhi.w	fp, r3, r7
				if (disk_write(fp->fs->drv, wbuff, sect, (BYTE)cc) != RES_OK)
  404410:	fa5f f38b 	uxtb.w	r3, fp
  404414:	462a      	mov	r2, r5
  404416:	4649      	mov	r1, r9
  404418:	f89a 0001 	ldrb.w	r0, [sl, #1]
  40441c:	4f18      	ldr	r7, [pc, #96]	; (404480 <f_write+0x204>)
  40441e:	47b8      	blx	r7
  404420:	2800      	cmp	r0, #0
  404422:	d185      	bne.n	404330 <f_write+0xb4>
				if (fp->fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
  404424:	6820      	ldr	r0, [r4, #0]
  404426:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
  404428:	1b49      	subs	r1, r1, r5
  40442a:	458b      	cmp	fp, r1
  40442c:	d887      	bhi.n	40433e <f_write+0xc2>
				wcnt = SS(fp->fs) * cc;		/* Number of bytes transferred */
  40442e:	ea4f 254b 	mov.w	r5, fp, lsl #9
				continue;
  404432:	e7af      	b.n	404394 <f_write+0x118>
				if (move_window(fp->fs, 0)) ABORT(fp->fs, FR_DISK_ERR);
  404434:	2100      	movs	r1, #0
  404436:	4650      	mov	r0, sl
  404438:	4b0e      	ldr	r3, [pc, #56]	; (404474 <f_write+0x1f8>)
  40443a:	4798      	blx	r3
  40443c:	b910      	cbnz	r0, 404444 <f_write+0x1c8>
				fp->fs->winsect = sect;
  40443e:	6823      	ldr	r3, [r4, #0]
  404440:	62dd      	str	r5, [r3, #44]	; 0x2c
  404442:	e78b      	b.n	40435c <f_write+0xe0>
				if (move_window(fp->fs, 0)) ABORT(fp->fs, FR_DISK_ERR);
  404444:	79a3      	ldrb	r3, [r4, #6]
  404446:	f063 037f 	orn	r3, r3, #127	; 0x7f
  40444a:	71a3      	strb	r3, [r4, #6]
  40444c:	2301      	movs	r3, #1
  40444e:	9301      	str	r3, [sp, #4]
  404450:	e008      	b.n	404464 <f_write+0x1e8>
			ABORT(fp->fs, FR_DISK_ERR);
  404452:	79a3      	ldrb	r3, [r4, #6]
  404454:	f063 037f 	orn	r3, r3, #127	; 0x7f
  404458:	71a3      	strb	r3, [r4, #6]
  40445a:	2301      	movs	r3, #1
  40445c:	9301      	str	r3, [sp, #4]
  40445e:	e001      	b.n	404464 <f_write+0x1e8>
		LEAVE_FF(fp->fs, FR_INT_ERR);
  404460:	2302      	movs	r3, #2
  404462:	9301      	str	r3, [sp, #4]
}
  404464:	9801      	ldr	r0, [sp, #4]
  404466:	b003      	add	sp, #12
  404468:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40446c:	00402e51 	.word	0x00402e51
  404470:	004035d5 	.word	0x004035d5
  404474:	00403285 	.word	0x00403285
  404478:	00402df9 	.word	0x00402df9
  40447c:	00402e1b 	.word	0x00402e1b
  404480:	00402cc1 	.word	0x00402cc1

00404484 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL *fp		/* Pointer to the file object */
)
{
  404484:	b538      	push	{r3, r4, r5, lr}
  404486:	4604      	mov	r4, r0
	FRESULT res;
	DWORD tim;
	BYTE *dir;


	res = validate(fp->fs, fp->id);		/* Check validity of the object */
  404488:	8881      	ldrh	r1, [r0, #4]
  40448a:	6800      	ldr	r0, [r0, #0]
  40448c:	4b1f      	ldr	r3, [pc, #124]	; (40450c <f_sync+0x88>)
  40448e:	4798      	blx	r3
	if (res == FR_OK) {
  404490:	4603      	mov	r3, r0
  404492:	b918      	cbnz	r0, 40449c <f_sync+0x18>
		if (fp->flag & FA__WRITTEN) {	/* Has the file been written? */
  404494:	79a2      	ldrb	r2, [r4, #6]
  404496:	f012 0f20 	tst.w	r2, #32
  40449a:	d101      	bne.n	4044a0 <f_sync+0x1c>
			}
		}
	}

	LEAVE_FF(fp->fs, res);
}
  40449c:	4618      	mov	r0, r3
  40449e:	bd38      	pop	{r3, r4, r5, pc}
			res = move_window(fp->fs, fp->dir_sect);
  4044a0:	69e1      	ldr	r1, [r4, #28]
  4044a2:	6820      	ldr	r0, [r4, #0]
  4044a4:	4b1a      	ldr	r3, [pc, #104]	; (404510 <f_sync+0x8c>)
  4044a6:	4798      	blx	r3
			if (res == FR_OK) {
  4044a8:	4603      	mov	r3, r0
  4044aa:	2800      	cmp	r0, #0
  4044ac:	d1f6      	bne.n	40449c <f_sync+0x18>
				dir = fp->dir_ptr;
  4044ae:	6a25      	ldr	r5, [r4, #32]
				dir[DIR_Attr] |= AM_ARC;					/* Set archive bit */
  4044b0:	7aeb      	ldrb	r3, [r5, #11]
  4044b2:	f043 0320 	orr.w	r3, r3, #32
  4044b6:	72eb      	strb	r3, [r5, #11]
				ST_DWORD(dir+DIR_FileSize, fp->fsize);		/* Update file size */
  4044b8:	68e3      	ldr	r3, [r4, #12]
  4044ba:	772b      	strb	r3, [r5, #28]
  4044bc:	89a3      	ldrh	r3, [r4, #12]
  4044be:	0a1b      	lsrs	r3, r3, #8
  4044c0:	776b      	strb	r3, [r5, #29]
  4044c2:	89e3      	ldrh	r3, [r4, #14]
  4044c4:	77ab      	strb	r3, [r5, #30]
  4044c6:	7be3      	ldrb	r3, [r4, #15]
  4044c8:	77eb      	strb	r3, [r5, #31]
				ST_CLUST(dir, fp->sclust);					/* Update start cluster */
  4044ca:	6923      	ldr	r3, [r4, #16]
  4044cc:	76ab      	strb	r3, [r5, #26]
  4044ce:	8a23      	ldrh	r3, [r4, #16]
  4044d0:	0a1b      	lsrs	r3, r3, #8
  4044d2:	76eb      	strb	r3, [r5, #27]
  4044d4:	8a63      	ldrh	r3, [r4, #18]
  4044d6:	752b      	strb	r3, [r5, #20]
  4044d8:	8a63      	ldrh	r3, [r4, #18]
  4044da:	0a1b      	lsrs	r3, r3, #8
  4044dc:	756b      	strb	r3, [r5, #21]
				tim = get_fattime();						/* Update updated time */
  4044de:	4b0d      	ldr	r3, [pc, #52]	; (404514 <f_sync+0x90>)
  4044e0:	4798      	blx	r3
				ST_DWORD(dir+DIR_WrtTime, tim);
  4044e2:	75a8      	strb	r0, [r5, #22]
  4044e4:	f3c0 2307 	ubfx	r3, r0, #8, #8
  4044e8:	75eb      	strb	r3, [r5, #23]
  4044ea:	0c03      	lsrs	r3, r0, #16
  4044ec:	762b      	strb	r3, [r5, #24]
  4044ee:	0e00      	lsrs	r0, r0, #24
  4044f0:	7668      	strb	r0, [r5, #25]
				fp->flag &= ~FA__WRITTEN;
  4044f2:	79a3      	ldrb	r3, [r4, #6]
  4044f4:	f023 0320 	bic.w	r3, r3, #32
  4044f8:	71a3      	strb	r3, [r4, #6]
				fp->fs->wflag = 1;
  4044fa:	6823      	ldr	r3, [r4, #0]
  4044fc:	2201      	movs	r2, #1
  4044fe:	711a      	strb	r2, [r3, #4]
				res = sync(fp->fs);
  404500:	6820      	ldr	r0, [r4, #0]
  404502:	4b05      	ldr	r3, [pc, #20]	; (404518 <f_sync+0x94>)
  404504:	4798      	blx	r3
  404506:	4603      	mov	r3, r0
  404508:	e7c8      	b.n	40449c <f_sync+0x18>
  40450a:	bf00      	nop
  40450c:	00402e51 	.word	0x00402e51
  404510:	00403285 	.word	0x00403285
  404514:	00402da1 	.word	0x00402da1
  404518:	00403ccd 	.word	0x00403ccd

0040451c <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL *fp		/* Pointer to the file object to be closed */
)
{
  40451c:	b510      	push	{r4, lr}
  40451e:	4604      	mov	r4, r0
	res = validate(fs, fp->id);
	if (res == FR_OK) fp->fs = 0;	/* Discard file object */
	LEAVE_FF(fs, res);

#else
	res = f_sync(fp);		/* Flush cached data */
  404520:	4b03      	ldr	r3, [pc, #12]	; (404530 <f_close+0x14>)
  404522:	4798      	blx	r3
#else
		res = dec_lock(fp->lockid);
#endif
	}
#endif
	if (res == FR_OK) fp->fs = 0;	/* Discard file object */
  404524:	4603      	mov	r3, r0
  404526:	b908      	cbnz	r0, 40452c <f_close+0x10>
  404528:	2200      	movs	r2, #0
  40452a:	6022      	str	r2, [r4, #0]
	return res;
#endif
}
  40452c:	4618      	mov	r0, r3
  40452e:	bd10      	pop	{r4, pc}
  404530:	00404485 	.word	0x00404485

00404534 <f_putc>:
/*-----------------------------------------------------------------------*/
int f_putc (
	TCHAR c,	/* A character to be output */
	FIL* fil	/* Pointer to the file object */
)
{
  404534:	b510      	push	{r4, lr}
  404536:	b082      	sub	sp, #8
  404538:	460c      	mov	r4, r1
			s[2] = (BYTE)(0x80 | (c & 0x3F));
			btw = 3;
		}
	}
#else				/* Write the character without conversion */
	s[0] = (BYTE)c;
  40453a:	f88d 0000 	strb.w	r0, [sp]
	btw = 1;
#endif
	f_write(fil, s, btw, &bw);		/* Write the char to the file */
  40453e:	ab01      	add	r3, sp, #4
  404540:	2201      	movs	r2, #1
  404542:	4669      	mov	r1, sp
  404544:	4620      	mov	r0, r4
  404546:	4c05      	ldr	r4, [pc, #20]	; (40455c <f_putc+0x28>)
  404548:	47a0      	blx	r4
	return (bw == btw) ? 1 : EOF;	/* Return the result */
  40454a:	9b01      	ldr	r3, [sp, #4]
  40454c:	2b01      	cmp	r3, #1
}
  40454e:	bf0c      	ite	eq
  404550:	2001      	moveq	r0, #1
  404552:	f04f 30ff 	movne.w	r0, #4294967295
  404556:	b002      	add	sp, #8
  404558:	bd10      	pop	{r4, pc}
  40455a:	bf00      	nop
  40455c:	0040427d 	.word	0x0040427d

00404560 <f_puts>:
/*-----------------------------------------------------------------------*/
int f_puts (
	const TCHAR* str,	/* Pointer to the string to be output */
	FIL* fil			/* Pointer to the file object */
)
{
  404560:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	int n;


	for (n = 0; *str; str++, n++) {
  404562:	7803      	ldrb	r3, [r0, #0]
  404564:	b17b      	cbz	r3, 404586 <f_puts+0x26>
  404566:	460e      	mov	r6, r1
  404568:	4605      	mov	r5, r0
  40456a:	1c44      	adds	r4, r0, #1
		if (f_putc(*str, fil) == EOF) return EOF;
  40456c:	4f07      	ldr	r7, [pc, #28]	; (40458c <f_puts+0x2c>)
  40456e:	4631      	mov	r1, r6
  404570:	4618      	mov	r0, r3
  404572:	47b8      	blx	r7
  404574:	f1b0 3fff 	cmp.w	r0, #4294967295
  404578:	d006      	beq.n	404588 <f_puts+0x28>
  40457a:	1b60      	subs	r0, r4, r5
	for (n = 0; *str; str++, n++) {
  40457c:	f814 3b01 	ldrb.w	r3, [r4], #1
  404580:	2b00      	cmp	r3, #0
  404582:	d1f4      	bne.n	40456e <f_puts+0xe>
  404584:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404586:	2000      	movs	r0, #0
	}
	return n;
}
  404588:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40458a:	bf00      	nop
  40458c:	00404535 	.word	0x00404535

00404590 <ff_convert>:
)
{
	WCHAR c;


	if (src < 0x80) {	/* ASCII */
  404590:	287f      	cmp	r0, #127	; 0x7f
  404592:	d919      	bls.n	4045c8 <ff_convert+0x38>
		c = src;

	} else {
		if (dir) {		/* OEMCP to Unicode */
  404594:	b971      	cbnz	r1, 4045b4 <ff_convert+0x24>
			c = (src >= 0x100) ? 0 : Tbl[src - 0x80];

		} else {		/* Unicode to OEMCP */
			for (c = 0; c < 0x80; c++) {
				if (src == Tbl[c]) break;
  404596:	28c7      	cmp	r0, #199	; 0xc7
  404598:	d013      	beq.n	4045c2 <ff_convert+0x32>
  40459a:	4a0c      	ldr	r2, [pc, #48]	; (4045cc <ff_convert+0x3c>)
			for (c = 0; c < 0x80; c++) {
  40459c:	2301      	movs	r3, #1
				if (src == Tbl[c]) break;
  40459e:	f832 1f02 	ldrh.w	r1, [r2, #2]!
  4045a2:	4281      	cmp	r1, r0
  4045a4:	d003      	beq.n	4045ae <ff_convert+0x1e>
			for (c = 0; c < 0x80; c++) {
  4045a6:	3301      	adds	r3, #1
  4045a8:	b29b      	uxth	r3, r3
  4045aa:	2b80      	cmp	r3, #128	; 0x80
  4045ac:	d1f7      	bne.n	40459e <ff_convert+0xe>
			}
			c = (c + 0x80) & 0xFF;
  4045ae:	3380      	adds	r3, #128	; 0x80
  4045b0:	b2d8      	uxtb	r0, r3
  4045b2:	4770      	bx	lr
			c = (src >= 0x100) ? 0 : Tbl[src - 0x80];
  4045b4:	28ff      	cmp	r0, #255	; 0xff
  4045b6:	d806      	bhi.n	4045c6 <ff_convert+0x36>
  4045b8:	3880      	subs	r0, #128	; 0x80
  4045ba:	4b04      	ldr	r3, [pc, #16]	; (4045cc <ff_convert+0x3c>)
  4045bc:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
  4045c0:	4770      	bx	lr
				if (src == Tbl[c]) break;
  4045c2:	2300      	movs	r3, #0
  4045c4:	e7f3      	b.n	4045ae <ff_convert+0x1e>
			c = (src >= 0x100) ? 0 : Tbl[src - 0x80];
  4045c6:	2000      	movs	r0, #0
		}
	}

	return c;
}
  4045c8:	4770      	bx	lr
  4045ca:	bf00      	nop
  4045cc:	0040aaa0 	.word	0x0040aaa0

004045d0 <ff_wtoupper>:
	static const WCHAR tbl_lower[] = { 0x61, 0x62, 0x63, 0x64, 0x65, 0x66, 0x67, 0x68, 0x69, 0x6A, 0x6B, 0x6C, 0x6D, 0x6E, 0x6F, 0x70, 0x71, 0x72, 0x73, 0x74, 0x75, 0x76, 0x77, 0x78, 0x79, 0x7A, 0xA1, 0x00A2, 0x00A3, 0x00A5, 0x00AC, 0x00AF, 0xE0, 0xE1, 0xE2, 0xE3, 0xE4, 0xE5, 0xE6, 0xE7, 0xE8, 0xE9, 0xEA, 0xEB, 0xEC, 0xED, 0xEE, 0xEF, 0xF0, 0xF1, 0xF2, 0xF3, 0xF4, 0xF5, 0xF6, 0xF8, 0xF9, 0xFA, 0xFB, 0xFC, 0xFD, 0xFE, 0x0FF, 0x101, 0x103, 0x105, 0x107, 0x109, 0x10B, 0x10D, 0x10F, 0x111, 0x113, 0x115, 0x117, 0x119, 0x11B, 0x11D, 0x11F, 0x121, 0x123, 0x125, 0x127, 0x129, 0x12B, 0x12D, 0x12F, 0x131, 0x133, 0x135, 0x137, 0x13A, 0x13C, 0x13E, 0x140, 0x142, 0x144, 0x146, 0x148, 0x14B, 0x14D, 0x14F, 0x151, 0x153, 0x155, 0x157, 0x159, 0x15B, 0x15D, 0x15F, 0x161, 0x163, 0x165, 0x167, 0x169, 0x16B, 0x16D, 0x16F, 0x171, 0x173, 0x175, 0x177, 0x17A, 0x17C, 0x17E, 0x192, 0x3B1, 0x3B2, 0x3B3, 0x3B4, 0x3B5, 0x3B6, 0x3B7, 0x3B8, 0x3B9, 0x3BA, 0x3BB, 0x3BC, 0x3BD, 0x3BE, 0x3BF, 0x3C0, 0x3C1, 0x3C3, 0x3C4, 0x3C5, 0x3C6, 0x3C7, 0x3C8, 0x3C9, 0x3CA, 0x430, 0x431, 0x432, 0x433, 0x434, 0x435, 0x436, 0x437, 0x438, 0x439, 0x43A, 0x43B, 0x43C, 0x43D, 0x43E, 0x43F, 0x440, 0x441, 0x442, 0x443, 0x444, 0x445, 0x446, 0x447, 0x448, 0x449, 0x44A, 0x44B, 0x44C, 0x44D, 0x44E, 0x44F, 0x451, 0x452, 0x453, 0x454, 0x455, 0x456, 0x457, 0x458, 0x459, 0x45A, 0x45B, 0x45C, 0x45E, 0x45F, 0x2170, 0x2171, 0x2172, 0x2173, 0x2174, 0x2175, 0x2176, 0x2177, 0x2178, 0x2179, 0x217A, 0x217B, 0x217C, 0x217D, 0x217E, 0x217F, 0xFF41, 0xFF42, 0xFF43, 0xFF44, 0xFF45, 0xFF46, 0xFF47, 0xFF48, 0xFF49, 0xFF4A, 0xFF4B, 0xFF4C, 0xFF4D, 0xFF4E, 0xFF4F, 0xFF50, 0xFF51, 0xFF52, 0xFF53, 0xFF54, 0xFF55, 0xFF56, 0xFF57, 0xFF58, 0xFF59, 0xFF5A, 0 };
	static const WCHAR tbl_upper[] = { 0x41, 0x42, 0x43, 0x44, 0x45, 0x46, 0x47, 0x48, 0x49, 0x4A, 0x4B, 0x4C, 0x4D, 0x4E, 0x4F, 0x50, 0x51, 0x52, 0x53, 0x54, 0x55, 0x56, 0x57, 0x58, 0x59, 0x5A, 0x21, 0xFFE0, 0xFFE1, 0xFFE5, 0xFFE2, 0xFFE3, 0xC0, 0xC1, 0xC2, 0xC3, 0xC4, 0xC5, 0xC6, 0xC7, 0xC8, 0xC9, 0xCA, 0xCB, 0xCC, 0xCD, 0xCE, 0xCF, 0xD0, 0xD1, 0xD2, 0xD3, 0xD4, 0xD5, 0xD6, 0xD8, 0xD9, 0xDA, 0xDB, 0xDC, 0xDD, 0xDE, 0x178, 0x100, 0x102, 0x104, 0x106, 0x108, 0x10A, 0x10C, 0x10E, 0x110, 0x112, 0x114, 0x116, 0x118, 0x11A, 0x11C, 0x11E, 0x120, 0x122, 0x124, 0x126, 0x128, 0x12A, 0x12C, 0x12E, 0x130, 0x132, 0x134, 0x136, 0x139, 0x13B, 0x13D, 0x13F, 0x141, 0x143, 0x145, 0x147, 0x14A, 0x14C, 0x14E, 0x150, 0x152, 0x154, 0x156, 0x158, 0x15A, 0x15C, 0x15E, 0x160, 0x162, 0x164, 0x166, 0x168, 0x16A, 0x16C, 0x16E, 0x170, 0x172, 0x174, 0x176, 0x179, 0x17B, 0x17D, 0x191, 0x391, 0x392, 0x393, 0x394, 0x395, 0x396, 0x397, 0x398, 0x399, 0x39A, 0x39B, 0x39C, 0x39D, 0x39E, 0x39F, 0x3A0, 0x3A1, 0x3A3, 0x3A4, 0x3A5, 0x3A6, 0x3A7, 0x3A8, 0x3A9, 0x3AA, 0x410, 0x411, 0x412, 0x413, 0x414, 0x415, 0x416, 0x417, 0x418, 0x419, 0x41A, 0x41B, 0x41C, 0x41D, 0x41E, 0x41F, 0x420, 0x421, 0x422, 0x423, 0x424, 0x425, 0x426, 0x427, 0x428, 0x429, 0x42A, 0x42B, 0x42C, 0x42D, 0x42E, 0x42F, 0x401, 0x402, 0x403, 0x404, 0x405, 0x406, 0x407, 0x408, 0x409, 0x40A, 0x40B, 0x40C, 0x40E, 0x40F, 0x2160, 0x2161, 0x2162, 0x2163, 0x2164, 0x2165, 0x2166, 0x2167, 0x2168, 0x2169, 0x216A, 0x216B, 0x216C, 0x216D, 0x216E, 0x216F, 0xFF21, 0xFF22, 0xFF23, 0xFF24, 0xFF25, 0xFF26, 0xFF27, 0xFF28, 0xFF29, 0xFF2A, 0xFF2B, 0xFF2C, 0xFF2D, 0xFF2E, 0xFF2F, 0xFF30, 0xFF31, 0xFF32, 0xFF33, 0xFF34, 0xFF35, 0xFF36, 0xFF37, 0xFF38, 0xFF39, 0xFF3A, 0 };
	int i;


	for (i = 0; tbl_lower[i] && chr != tbl_lower[i]; i++) ;
  4045d0:	2861      	cmp	r0, #97	; 0x61
  4045d2:	d00e      	beq.n	4045f2 <ff_wtoupper+0x22>
  4045d4:	4908      	ldr	r1, [pc, #32]	; (4045f8 <ff_wtoupper+0x28>)
  4045d6:	2200      	movs	r2, #0
  4045d8:	3201      	adds	r2, #1
  4045da:	f831 3f02 	ldrh.w	r3, [r1, #2]!
  4045de:	4283      	cmp	r3, r0
  4045e0:	d001      	beq.n	4045e6 <ff_wtoupper+0x16>
  4045e2:	2b00      	cmp	r3, #0
  4045e4:	d1f8      	bne.n	4045d8 <ff_wtoupper+0x8>

	return tbl_lower[i] ? tbl_upper[i] : chr;
  4045e6:	b11b      	cbz	r3, 4045f0 <ff_wtoupper+0x20>
  4045e8:	4b04      	ldr	r3, [pc, #16]	; (4045fc <ff_wtoupper+0x2c>)
  4045ea:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
}
  4045ee:	4770      	bx	lr
  4045f0:	4770      	bx	lr
	for (i = 0; tbl_lower[i] && chr != tbl_lower[i]; i++) ;
  4045f2:	2200      	movs	r2, #0
  4045f4:	e7f8      	b.n	4045e8 <ff_wtoupper+0x18>
  4045f6:	bf00      	nop
  4045f8:	0040aba0 	.word	0x0040aba0
  4045fc:	0040ad80 	.word	0x0040ad80

00404600 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  404600:	f100 0308 	add.w	r3, r0, #8
  404604:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  404606:	f04f 32ff 	mov.w	r2, #4294967295
  40460a:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  40460c:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  40460e:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
  404610:	2300      	movs	r3, #0
  404612:	6003      	str	r3, [r0, #0]
  404614:	4770      	bx	lr

00404616 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  404616:	2300      	movs	r3, #0
  404618:	6103      	str	r3, [r0, #16]
  40461a:	4770      	bx	lr

0040461c <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
  40461c:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
  40461e:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
  404620:	689a      	ldr	r2, [r3, #8]
  404622:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
  404624:	689a      	ldr	r2, [r3, #8]
  404626:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
  404628:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  40462a:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  40462c:	6803      	ldr	r3, [r0, #0]
  40462e:	3301      	adds	r3, #1
  404630:	6003      	str	r3, [r0, #0]
  404632:	4770      	bx	lr

00404634 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
  404634:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
  404636:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  404638:	f1b5 3fff 	cmp.w	r5, #4294967295
  40463c:	d002      	beq.n	404644 <vListInsert+0x10>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  40463e:	f100 0208 	add.w	r2, r0, #8
  404642:	e002      	b.n	40464a <vListInsert+0x16>
		pxIterator = pxList->xListEnd.pxPrevious;
  404644:	6902      	ldr	r2, [r0, #16]
  404646:	e004      	b.n	404652 <vListInsert+0x1e>
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  404648:	461a      	mov	r2, r3
  40464a:	6853      	ldr	r3, [r2, #4]
  40464c:	681c      	ldr	r4, [r3, #0]
  40464e:	42a5      	cmp	r5, r4
  404650:	d2fa      	bcs.n	404648 <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  404652:	6853      	ldr	r3, [r2, #4]
  404654:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
  404656:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
  404658:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
  40465a:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  40465c:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  40465e:	6803      	ldr	r3, [r0, #0]
  404660:	3301      	adds	r3, #1
  404662:	6003      	str	r3, [r0, #0]
}
  404664:	bc30      	pop	{r4, r5}
  404666:	4770      	bx	lr

00404668 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
  404668:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  40466a:	6842      	ldr	r2, [r0, #4]
  40466c:	6881      	ldr	r1, [r0, #8]
  40466e:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  404670:	6882      	ldr	r2, [r0, #8]
  404672:	6841      	ldr	r1, [r0, #4]
  404674:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  404676:	685a      	ldr	r2, [r3, #4]
  404678:	4290      	cmp	r0, r2
  40467a:	d005      	beq.n	404688 <uxListRemove+0x20>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
  40467c:	2200      	movs	r2, #0
  40467e:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
  404680:	6818      	ldr	r0, [r3, #0]
  404682:	3801      	subs	r0, #1
  404684:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
  404686:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  404688:	6882      	ldr	r2, [r0, #8]
  40468a:	605a      	str	r2, [r3, #4]
  40468c:	e7f6      	b.n	40467c <uxListRemove+0x14>
	...

00404690 <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
  404690:	4b0d      	ldr	r3, [pc, #52]	; (4046c8 <prvTaskExitError+0x38>)
  404692:	681b      	ldr	r3, [r3, #0]
  404694:	f1b3 3fff 	cmp.w	r3, #4294967295
  404698:	d00a      	beq.n	4046b0 <prvTaskExitError+0x20>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
  40469a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40469e:	b672      	cpsid	i
  4046a0:	f383 8811 	msr	BASEPRI, r3
  4046a4:	f3bf 8f6f 	isb	sy
  4046a8:	f3bf 8f4f 	dsb	sy
  4046ac:	b662      	cpsie	i
  4046ae:	e7fe      	b.n	4046ae <prvTaskExitError+0x1e>
  4046b0:	f04f 0380 	mov.w	r3, #128	; 0x80
  4046b4:	b672      	cpsid	i
  4046b6:	f383 8811 	msr	BASEPRI, r3
  4046ba:	f3bf 8f6f 	isb	sy
  4046be:	f3bf 8f4f 	dsb	sy
  4046c2:	b662      	cpsie	i
  4046c4:	e7fe      	b.n	4046c4 <prvTaskExitError+0x34>
  4046c6:	bf00      	nop
  4046c8:	20400044 	.word	0x20400044

004046cc <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
  4046cc:	4806      	ldr	r0, [pc, #24]	; (4046e8 <prvPortStartFirstTask+0x1c>)
  4046ce:	6800      	ldr	r0, [r0, #0]
  4046d0:	6800      	ldr	r0, [r0, #0]
  4046d2:	f380 8808 	msr	MSP, r0
  4046d6:	b662      	cpsie	i
  4046d8:	b661      	cpsie	f
  4046da:	f3bf 8f4f 	dsb	sy
  4046de:	f3bf 8f6f 	isb	sy
  4046e2:	df00      	svc	0
  4046e4:	bf00      	nop
  4046e6:	0000      	.short	0x0000
  4046e8:	e000ed08 	.word	0xe000ed08

004046ec <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
  4046ec:	f8df 000c 	ldr.w	r0, [pc, #12]	; 4046fc <vPortEnableVFP+0x10>
  4046f0:	6801      	ldr	r1, [r0, #0]
  4046f2:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4046f6:	6001      	str	r1, [r0, #0]
  4046f8:	4770      	bx	lr
  4046fa:	0000      	.short	0x0000
  4046fc:	e000ed88 	.word	0xe000ed88

00404700 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
  404700:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  404704:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
  404708:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
  40470c:	4b05      	ldr	r3, [pc, #20]	; (404724 <pxPortInitialiseStack+0x24>)
  40470e:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
  404712:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
  404716:	f06f 0302 	mvn.w	r3, #2
  40471a:	f840 3c24 	str.w	r3, [r0, #-36]
}
  40471e:	3844      	subs	r0, #68	; 0x44
  404720:	4770      	bx	lr
  404722:	bf00      	nop
  404724:	00404691 	.word	0x00404691

00404728 <SVC_Handler>:
	__asm volatile (
  404728:	4b06      	ldr	r3, [pc, #24]	; (404744 <pxCurrentTCBConst2>)
  40472a:	6819      	ldr	r1, [r3, #0]
  40472c:	6808      	ldr	r0, [r1, #0]
  40472e:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404732:	f380 8809 	msr	PSP, r0
  404736:	f3bf 8f6f 	isb	sy
  40473a:	f04f 0000 	mov.w	r0, #0
  40473e:	f380 8811 	msr	BASEPRI, r0
  404742:	4770      	bx	lr

00404744 <pxCurrentTCBConst2>:
  404744:	20400c64 	.word	0x20400c64
  404748:	4770      	bx	lr
  40474a:	bf00      	nop

0040474c <vPortEnterCritical>:
  40474c:	f04f 0380 	mov.w	r3, #128	; 0x80
  404750:	b672      	cpsid	i
  404752:	f383 8811 	msr	BASEPRI, r3
  404756:	f3bf 8f6f 	isb	sy
  40475a:	f3bf 8f4f 	dsb	sy
  40475e:	b662      	cpsie	i
	uxCriticalNesting++;
  404760:	4a0b      	ldr	r2, [pc, #44]	; (404790 <vPortEnterCritical+0x44>)
  404762:	6813      	ldr	r3, [r2, #0]
  404764:	3301      	adds	r3, #1
  404766:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
  404768:	2b01      	cmp	r3, #1
  40476a:	d10f      	bne.n	40478c <vPortEnterCritical+0x40>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
  40476c:	4b09      	ldr	r3, [pc, #36]	; (404794 <vPortEnterCritical+0x48>)
  40476e:	681b      	ldr	r3, [r3, #0]
  404770:	f013 0fff 	tst.w	r3, #255	; 0xff
  404774:	d00a      	beq.n	40478c <vPortEnterCritical+0x40>
  404776:	f04f 0380 	mov.w	r3, #128	; 0x80
  40477a:	b672      	cpsid	i
  40477c:	f383 8811 	msr	BASEPRI, r3
  404780:	f3bf 8f6f 	isb	sy
  404784:	f3bf 8f4f 	dsb	sy
  404788:	b662      	cpsie	i
  40478a:	e7fe      	b.n	40478a <vPortEnterCritical+0x3e>
  40478c:	4770      	bx	lr
  40478e:	bf00      	nop
  404790:	20400044 	.word	0x20400044
  404794:	e000ed04 	.word	0xe000ed04

00404798 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
  404798:	4b0a      	ldr	r3, [pc, #40]	; (4047c4 <vPortExitCritical+0x2c>)
  40479a:	681b      	ldr	r3, [r3, #0]
  40479c:	b953      	cbnz	r3, 4047b4 <vPortExitCritical+0x1c>
  40479e:	f04f 0380 	mov.w	r3, #128	; 0x80
  4047a2:	b672      	cpsid	i
  4047a4:	f383 8811 	msr	BASEPRI, r3
  4047a8:	f3bf 8f6f 	isb	sy
  4047ac:	f3bf 8f4f 	dsb	sy
  4047b0:	b662      	cpsie	i
  4047b2:	e7fe      	b.n	4047b2 <vPortExitCritical+0x1a>
	uxCriticalNesting--;
  4047b4:	3b01      	subs	r3, #1
  4047b6:	4a03      	ldr	r2, [pc, #12]	; (4047c4 <vPortExitCritical+0x2c>)
  4047b8:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
  4047ba:	b90b      	cbnz	r3, 4047c0 <vPortExitCritical+0x28>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
  4047bc:	f383 8811 	msr	BASEPRI, r3
  4047c0:	4770      	bx	lr
  4047c2:	bf00      	nop
  4047c4:	20400044 	.word	0x20400044

004047c8 <PendSV_Handler>:
	__asm volatile
  4047c8:	f3ef 8009 	mrs	r0, PSP
  4047cc:	f3bf 8f6f 	isb	sy
  4047d0:	4b15      	ldr	r3, [pc, #84]	; (404828 <pxCurrentTCBConst>)
  4047d2:	681a      	ldr	r2, [r3, #0]
  4047d4:	f01e 0f10 	tst.w	lr, #16
  4047d8:	bf08      	it	eq
  4047da:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
  4047de:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4047e2:	6010      	str	r0, [r2, #0]
  4047e4:	f84d 3d04 	str.w	r3, [sp, #-4]!
  4047e8:	f04f 0080 	mov.w	r0, #128	; 0x80
  4047ec:	b672      	cpsid	i
  4047ee:	f380 8811 	msr	BASEPRI, r0
  4047f2:	f3bf 8f4f 	dsb	sy
  4047f6:	f3bf 8f6f 	isb	sy
  4047fa:	b662      	cpsie	i
  4047fc:	f001 f88e 	bl	40591c <vTaskSwitchContext>
  404800:	f04f 0000 	mov.w	r0, #0
  404804:	f380 8811 	msr	BASEPRI, r0
  404808:	bc08      	pop	{r3}
  40480a:	6819      	ldr	r1, [r3, #0]
  40480c:	6808      	ldr	r0, [r1, #0]
  40480e:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404812:	f01e 0f10 	tst.w	lr, #16
  404816:	bf08      	it	eq
  404818:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
  40481c:	f380 8809 	msr	PSP, r0
  404820:	f3bf 8f6f 	isb	sy
  404824:	4770      	bx	lr
  404826:	bf00      	nop

00404828 <pxCurrentTCBConst>:
  404828:	20400c64 	.word	0x20400c64
  40482c:	4770      	bx	lr
  40482e:	bf00      	nop

00404830 <SysTick_Handler>:
{
  404830:	b508      	push	{r3, lr}
	__asm volatile
  404832:	f3ef 8311 	mrs	r3, BASEPRI
  404836:	f04f 0280 	mov.w	r2, #128	; 0x80
  40483a:	b672      	cpsid	i
  40483c:	f382 8811 	msr	BASEPRI, r2
  404840:	f3bf 8f6f 	isb	sy
  404844:	f3bf 8f4f 	dsb	sy
  404848:	b662      	cpsie	i
		if( xTaskIncrementTick() != pdFALSE )
  40484a:	4b05      	ldr	r3, [pc, #20]	; (404860 <SysTick_Handler+0x30>)
  40484c:	4798      	blx	r3
  40484e:	b118      	cbz	r0, 404858 <SysTick_Handler+0x28>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  404850:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  404854:	4b03      	ldr	r3, [pc, #12]	; (404864 <SysTick_Handler+0x34>)
  404856:	601a      	str	r2, [r3, #0]
	__asm volatile
  404858:	2300      	movs	r3, #0
  40485a:	f383 8811 	msr	BASEPRI, r3
  40485e:	bd08      	pop	{r3, pc}
  404860:	00405589 	.word	0x00405589
  404864:	e000ed04 	.word	0xe000ed04

00404868 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
  404868:	4a03      	ldr	r2, [pc, #12]	; (404878 <vPortSetupTimerInterrupt+0x10>)
  40486a:	4b04      	ldr	r3, [pc, #16]	; (40487c <vPortSetupTimerInterrupt+0x14>)
  40486c:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
  40486e:	2207      	movs	r2, #7
  404870:	3b04      	subs	r3, #4
  404872:	601a      	str	r2, [r3, #0]
  404874:	4770      	bx	lr
  404876:	bf00      	nop
  404878:	000927bf 	.word	0x000927bf
  40487c:	e000e014 	.word	0xe000e014

00404880 <xPortStartScheduler>:
{
  404880:	b500      	push	{lr}
  404882:	b083      	sub	sp, #12
		ulOriginalPriority = *pucFirstUserPriorityRegister;
  404884:	4b25      	ldr	r3, [pc, #148]	; (40491c <xPortStartScheduler+0x9c>)
  404886:	781a      	ldrb	r2, [r3, #0]
  404888:	b2d2      	uxtb	r2, r2
  40488a:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
  40488c:	22ff      	movs	r2, #255	; 0xff
  40488e:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
  404890:	781b      	ldrb	r3, [r3, #0]
  404892:	b2db      	uxtb	r3, r3
  404894:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
  404898:	f89d 3003 	ldrb.w	r3, [sp, #3]
  40489c:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4048a0:	4a1f      	ldr	r2, [pc, #124]	; (404920 <xPortStartScheduler+0xa0>)
  4048a2:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
  4048a4:	2207      	movs	r2, #7
  4048a6:	4b1f      	ldr	r3, [pc, #124]	; (404924 <xPortStartScheduler+0xa4>)
  4048a8:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  4048aa:	f89d 3003 	ldrb.w	r3, [sp, #3]
  4048ae:	f013 0f80 	tst.w	r3, #128	; 0x80
  4048b2:	d010      	beq.n	4048d6 <xPortStartScheduler+0x56>
  4048b4:	2206      	movs	r2, #6
  4048b6:	e000      	b.n	4048ba <xPortStartScheduler+0x3a>
  4048b8:	460a      	mov	r2, r1
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
  4048ba:	f89d 3003 	ldrb.w	r3, [sp, #3]
  4048be:	005b      	lsls	r3, r3, #1
  4048c0:	b2db      	uxtb	r3, r3
  4048c2:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  4048c6:	f89d 3003 	ldrb.w	r3, [sp, #3]
  4048ca:	1e51      	subs	r1, r2, #1
  4048cc:	f013 0f80 	tst.w	r3, #128	; 0x80
  4048d0:	d1f2      	bne.n	4048b8 <xPortStartScheduler+0x38>
  4048d2:	4b14      	ldr	r3, [pc, #80]	; (404924 <xPortStartScheduler+0xa4>)
  4048d4:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
  4048d6:	4a13      	ldr	r2, [pc, #76]	; (404924 <xPortStartScheduler+0xa4>)
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
  4048d8:	6813      	ldr	r3, [r2, #0]
  4048da:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
  4048dc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  4048e0:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
  4048e2:	9b01      	ldr	r3, [sp, #4]
  4048e4:	b2db      	uxtb	r3, r3
  4048e6:	4a0d      	ldr	r2, [pc, #52]	; (40491c <xPortStartScheduler+0x9c>)
  4048e8:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  4048ea:	4b0f      	ldr	r3, [pc, #60]	; (404928 <xPortStartScheduler+0xa8>)
  4048ec:	681a      	ldr	r2, [r3, #0]
  4048ee:	f442 0260 	orr.w	r2, r2, #14680064	; 0xe00000
  4048f2:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
  4048f4:	681a      	ldr	r2, [r3, #0]
  4048f6:	f042 4260 	orr.w	r2, r2, #3758096384	; 0xe0000000
  4048fa:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
  4048fc:	4b0b      	ldr	r3, [pc, #44]	; (40492c <xPortStartScheduler+0xac>)
  4048fe:	4798      	blx	r3
	uxCriticalNesting = 0;
  404900:	2200      	movs	r2, #0
  404902:	4b0b      	ldr	r3, [pc, #44]	; (404930 <xPortStartScheduler+0xb0>)
  404904:	601a      	str	r2, [r3, #0]
	vPortEnableVFP();
  404906:	4b0b      	ldr	r3, [pc, #44]	; (404934 <xPortStartScheduler+0xb4>)
  404908:	4798      	blx	r3
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
  40490a:	4a0b      	ldr	r2, [pc, #44]	; (404938 <xPortStartScheduler+0xb8>)
  40490c:	6813      	ldr	r3, [r2, #0]
  40490e:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
  404912:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
  404914:	4b09      	ldr	r3, [pc, #36]	; (40493c <xPortStartScheduler+0xbc>)
  404916:	4798      	blx	r3
	prvTaskExitError();
  404918:	4b09      	ldr	r3, [pc, #36]	; (404940 <xPortStartScheduler+0xc0>)
  40491a:	4798      	blx	r3
  40491c:	e000e400 	.word	0xe000e400
  404920:	20400c5e 	.word	0x20400c5e
  404924:	20400c60 	.word	0x20400c60
  404928:	e000ed20 	.word	0xe000ed20
  40492c:	00404869 	.word	0x00404869
  404930:	20400044 	.word	0x20400044
  404934:	004046ed 	.word	0x004046ed
  404938:	e000ef34 	.word	0xe000ef34
  40493c:	004046cd 	.word	0x004046cd
  404940:	00404691 	.word	0x00404691

00404944 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
  404944:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
  404948:	2b0f      	cmp	r3, #15
  40494a:	d911      	bls.n	404970 <vPortValidateInterruptPriority+0x2c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
  40494c:	4a12      	ldr	r2, [pc, #72]	; (404998 <vPortValidateInterruptPriority+0x54>)
  40494e:	5c9b      	ldrb	r3, [r3, r2]
  404950:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
  404952:	4a12      	ldr	r2, [pc, #72]	; (40499c <vPortValidateInterruptPriority+0x58>)
  404954:	7812      	ldrb	r2, [r2, #0]
  404956:	429a      	cmp	r2, r3
  404958:	d90a      	bls.n	404970 <vPortValidateInterruptPriority+0x2c>
	__asm volatile
  40495a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40495e:	b672      	cpsid	i
  404960:	f383 8811 	msr	BASEPRI, r3
  404964:	f3bf 8f6f 	isb	sy
  404968:	f3bf 8f4f 	dsb	sy
  40496c:	b662      	cpsie	i
  40496e:	e7fe      	b.n	40496e <vPortValidateInterruptPriority+0x2a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
  404970:	4b0b      	ldr	r3, [pc, #44]	; (4049a0 <vPortValidateInterruptPriority+0x5c>)
  404972:	681b      	ldr	r3, [r3, #0]
  404974:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  404978:	4a0a      	ldr	r2, [pc, #40]	; (4049a4 <vPortValidateInterruptPriority+0x60>)
  40497a:	6812      	ldr	r2, [r2, #0]
  40497c:	4293      	cmp	r3, r2
  40497e:	d90a      	bls.n	404996 <vPortValidateInterruptPriority+0x52>
  404980:	f04f 0380 	mov.w	r3, #128	; 0x80
  404984:	b672      	cpsid	i
  404986:	f383 8811 	msr	BASEPRI, r3
  40498a:	f3bf 8f6f 	isb	sy
  40498e:	f3bf 8f4f 	dsb	sy
  404992:	b662      	cpsie	i
  404994:	e7fe      	b.n	404994 <vPortValidateInterruptPriority+0x50>
  404996:	4770      	bx	lr
  404998:	e000e3f0 	.word	0xe000e3f0
  40499c:	20400c5e 	.word	0x20400c5e
  4049a0:	e000ed0c 	.word	0xe000ed0c
  4049a4:	20400c60 	.word	0x20400c60

004049a8 <pvPortMalloc>:
#undef MPU_WRAPPERS_INCLUDED_FROM_API_FILE

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
  4049a8:	b510      	push	{r4, lr}
  4049aa:	4604      	mov	r4, r0
void *pvReturn;

	vTaskSuspendAll();
  4049ac:	4b06      	ldr	r3, [pc, #24]	; (4049c8 <pvPortMalloc+0x20>)
  4049ae:	4798      	blx	r3
	{
		pvReturn = malloc( xWantedSize );
  4049b0:	4620      	mov	r0, r4
  4049b2:	4b06      	ldr	r3, [pc, #24]	; (4049cc <pvPortMalloc+0x24>)
  4049b4:	4798      	blx	r3
  4049b6:	4604      	mov	r4, r0
		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
  4049b8:	4b05      	ldr	r3, [pc, #20]	; (4049d0 <pvPortMalloc+0x28>)
  4049ba:	4798      	blx	r3

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
  4049bc:	b10c      	cbz	r4, 4049c2 <pvPortMalloc+0x1a>
		}
	}
	#endif

	return pvReturn;
}
  4049be:	4620      	mov	r0, r4
  4049c0:	bd10      	pop	{r4, pc}
			vApplicationMallocFailedHook();
  4049c2:	4b04      	ldr	r3, [pc, #16]	; (4049d4 <pvPortMalloc+0x2c>)
  4049c4:	4798      	blx	r3
	return pvReturn;
  4049c6:	e7fa      	b.n	4049be <pvPortMalloc+0x16>
  4049c8:	0040556d 	.word	0x0040556d
  4049cc:	00406fe1 	.word	0x00406fe1
  4049d0:	004056d5 	.word	0x004056d5
  4049d4:	004068ab 	.word	0x004068ab

004049d8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
	if( pv )
  4049d8:	b148      	cbz	r0, 4049ee <vPortFree+0x16>
{
  4049da:	b510      	push	{r4, lr}
  4049dc:	4604      	mov	r4, r0
	{
		vTaskSuspendAll();
  4049de:	4b04      	ldr	r3, [pc, #16]	; (4049f0 <vPortFree+0x18>)
  4049e0:	4798      	blx	r3
		{
			free( pv );
  4049e2:	4620      	mov	r0, r4
  4049e4:	4b03      	ldr	r3, [pc, #12]	; (4049f4 <vPortFree+0x1c>)
  4049e6:	4798      	blx	r3
			traceFREE( pv, 0 );
		}
		( void ) xTaskResumeAll();
  4049e8:	4b03      	ldr	r3, [pc, #12]	; (4049f8 <vPortFree+0x20>)
  4049ea:	4798      	blx	r3
  4049ec:	bd10      	pop	{r4, pc}
  4049ee:	4770      	bx	lr
  4049f0:	0040556d 	.word	0x0040556d
  4049f4:	00406ff1 	.word	0x00406ff1
  4049f8:	004056d5 	.word	0x004056d5

004049fc <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
  4049fc:	b538      	push	{r3, r4, r5, lr}
  4049fe:	4604      	mov	r4, r0
  404a00:	4615      	mov	r5, r2
BaseType_t xReturn = pdFALSE;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
  404a02:	6c02      	ldr	r2, [r0, #64]	; 0x40
  404a04:	b95a      	cbnz	r2, 404a1e <prvCopyDataToQueue+0x22>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  404a06:	6803      	ldr	r3, [r0, #0]
  404a08:	2b00      	cmp	r3, #0
  404a0a:	d12e      	bne.n	404a6a <prvCopyDataToQueue+0x6e>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
  404a0c:	6840      	ldr	r0, [r0, #4]
  404a0e:	4b1b      	ldr	r3, [pc, #108]	; (404a7c <prvCopyDataToQueue+0x80>)
  404a10:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
  404a12:	2300      	movs	r3, #0
  404a14:	6063      	str	r3, [r4, #4]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
  404a16:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  404a18:	3301      	adds	r3, #1
  404a1a:	63a3      	str	r3, [r4, #56]	; 0x38

	return xReturn;
}
  404a1c:	bd38      	pop	{r3, r4, r5, pc}
	else if( xPosition == queueSEND_TO_BACK )
  404a1e:	b96d      	cbnz	r5, 404a3c <prvCopyDataToQueue+0x40>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
  404a20:	6880      	ldr	r0, [r0, #8]
  404a22:	4b17      	ldr	r3, [pc, #92]	; (404a80 <prvCopyDataToQueue+0x84>)
  404a24:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  404a26:	68a3      	ldr	r3, [r4, #8]
  404a28:	6c22      	ldr	r2, [r4, #64]	; 0x40
  404a2a:	4413      	add	r3, r2
  404a2c:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  404a2e:	6862      	ldr	r2, [r4, #4]
  404a30:	4293      	cmp	r3, r2
  404a32:	d31c      	bcc.n	404a6e <prvCopyDataToQueue+0x72>
			pxQueue->pcWriteTo = pxQueue->pcHead;
  404a34:	6823      	ldr	r3, [r4, #0]
  404a36:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
  404a38:	2000      	movs	r0, #0
  404a3a:	e7ec      	b.n	404a16 <prvCopyDataToQueue+0x1a>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  404a3c:	68c0      	ldr	r0, [r0, #12]
  404a3e:	4b10      	ldr	r3, [pc, #64]	; (404a80 <prvCopyDataToQueue+0x84>)
  404a40:	4798      	blx	r3
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
  404a42:	6c23      	ldr	r3, [r4, #64]	; 0x40
  404a44:	425b      	negs	r3, r3
  404a46:	68e2      	ldr	r2, [r4, #12]
  404a48:	441a      	add	r2, r3
  404a4a:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  404a4c:	6821      	ldr	r1, [r4, #0]
  404a4e:	428a      	cmp	r2, r1
  404a50:	d202      	bcs.n	404a58 <prvCopyDataToQueue+0x5c>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
  404a52:	6862      	ldr	r2, [r4, #4]
  404a54:	4413      	add	r3, r2
  404a56:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
  404a58:	2d02      	cmp	r5, #2
  404a5a:	d10a      	bne.n	404a72 <prvCopyDataToQueue+0x76>
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  404a5c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  404a5e:	b153      	cbz	r3, 404a76 <prvCopyDataToQueue+0x7a>
				--( pxQueue->uxMessagesWaiting );
  404a60:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  404a62:	3b01      	subs	r3, #1
  404a64:	63a3      	str	r3, [r4, #56]	; 0x38
BaseType_t xReturn = pdFALSE;
  404a66:	2000      	movs	r0, #0
  404a68:	e7d5      	b.n	404a16 <prvCopyDataToQueue+0x1a>
  404a6a:	2000      	movs	r0, #0
  404a6c:	e7d3      	b.n	404a16 <prvCopyDataToQueue+0x1a>
  404a6e:	2000      	movs	r0, #0
  404a70:	e7d1      	b.n	404a16 <prvCopyDataToQueue+0x1a>
  404a72:	2000      	movs	r0, #0
  404a74:	e7cf      	b.n	404a16 <prvCopyDataToQueue+0x1a>
  404a76:	2000      	movs	r0, #0
  404a78:	e7cd      	b.n	404a16 <prvCopyDataToQueue+0x1a>
  404a7a:	bf00      	nop
  404a7c:	00405d1d 	.word	0x00405d1d
  404a80:	00407561 	.word	0x00407561

00404a84 <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
  404a84:	b530      	push	{r4, r5, lr}
  404a86:	b083      	sub	sp, #12
  404a88:	9001      	str	r0, [sp, #4]
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
  404a8a:	6d44      	ldr	r4, [r0, #84]	; 0x54
	BaseType_t xReturn = pdFALSE;

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
  404a8c:	b174      	cbz	r4, 404aac <prvNotifyQueueSetContainer+0x28>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
  404a8e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  404a90:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  404a92:	429a      	cmp	r2, r3
  404a94:	d315      	bcc.n	404ac2 <prvNotifyQueueSetContainer+0x3e>
  404a96:	f04f 0380 	mov.w	r3, #128	; 0x80
  404a9a:	b672      	cpsid	i
  404a9c:	f383 8811 	msr	BASEPRI, r3
  404aa0:	f3bf 8f6f 	isb	sy
  404aa4:	f3bf 8f4f 	dsb	sy
  404aa8:	b662      	cpsie	i
  404aaa:	e7fe      	b.n	404aaa <prvNotifyQueueSetContainer+0x26>
  404aac:	f04f 0380 	mov.w	r3, #128	; 0x80
  404ab0:	b672      	cpsid	i
  404ab2:	f383 8811 	msr	BASEPRI, r3
  404ab6:	f3bf 8f6f 	isb	sy
  404aba:	f3bf 8f4f 	dsb	sy
  404abe:	b662      	cpsie	i
  404ac0:	e7fe      	b.n	404ac0 <prvNotifyQueueSetContainer+0x3c>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
  404ac2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  404ac4:	4293      	cmp	r3, r2
  404ac6:	d803      	bhi.n	404ad0 <prvNotifyQueueSetContainer+0x4c>
	BaseType_t xReturn = pdFALSE;
  404ac8:	2500      	movs	r5, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  404aca:	4628      	mov	r0, r5
  404acc:	b003      	add	sp, #12
  404ace:	bd30      	pop	{r4, r5, pc}
  404ad0:	460a      	mov	r2, r1
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
  404ad2:	a901      	add	r1, sp, #4
  404ad4:	4620      	mov	r0, r4
  404ad6:	4b0b      	ldr	r3, [pc, #44]	; (404b04 <prvNotifyQueueSetContainer+0x80>)
  404ad8:	4798      	blx	r3
  404ada:	4605      	mov	r5, r0
			if( pxQueueSetContainer->xTxLock == queueUNLOCKED )
  404adc:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  404ade:	f1b3 3fff 	cmp.w	r3, #4294967295
  404ae2:	d10a      	bne.n	404afa <prvNotifyQueueSetContainer+0x76>
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
  404ae4:	6a63      	ldr	r3, [r4, #36]	; 0x24
  404ae6:	2b00      	cmp	r3, #0
  404ae8:	d0ef      	beq.n	404aca <prvNotifyQueueSetContainer+0x46>
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
  404aea:	f104 0024 	add.w	r0, r4, #36	; 0x24
  404aee:	4b06      	ldr	r3, [pc, #24]	; (404b08 <prvNotifyQueueSetContainer+0x84>)
  404af0:	4798      	blx	r3
  404af2:	2800      	cmp	r0, #0
						xReturn = pdTRUE;
  404af4:	bf18      	it	ne
  404af6:	2501      	movne	r5, #1
  404af8:	e7e7      	b.n	404aca <prvNotifyQueueSetContainer+0x46>
				( pxQueueSetContainer->xTxLock )++;
  404afa:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  404afc:	3301      	adds	r3, #1
  404afe:	64a3      	str	r3, [r4, #72]	; 0x48
  404b00:	e7e3      	b.n	404aca <prvNotifyQueueSetContainer+0x46>
  404b02:	bf00      	nop
  404b04:	004049fd 	.word	0x004049fd
  404b08:	00405af1 	.word	0x00405af1

00404b0c <prvCopyDataFromQueue>:
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
  404b0c:	6c02      	ldr	r2, [r0, #64]	; 0x40
  404b0e:	b172      	cbz	r2, 404b2e <prvCopyDataFromQueue+0x22>
{
  404b10:	b510      	push	{r4, lr}
  404b12:	4603      	mov	r3, r0
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
  404b14:	68c4      	ldr	r4, [r0, #12]
  404b16:	4414      	add	r4, r2
  404b18:	60c4      	str	r4, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
  404b1a:	6840      	ldr	r0, [r0, #4]
  404b1c:	4284      	cmp	r4, r0
  404b1e:	d301      	bcc.n	404b24 <prvCopyDataFromQueue+0x18>
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
  404b20:	6818      	ldr	r0, [r3, #0]
  404b22:	60d8      	str	r0, [r3, #12]
  404b24:	4608      	mov	r0, r1
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
  404b26:	68d9      	ldr	r1, [r3, #12]
  404b28:	4b01      	ldr	r3, [pc, #4]	; (404b30 <prvCopyDataFromQueue+0x24>)
  404b2a:	4798      	blx	r3
  404b2c:	bd10      	pop	{r4, pc}
  404b2e:	4770      	bx	lr
  404b30:	00407561 	.word	0x00407561

00404b34 <prvUnlockQueue>:
{
  404b34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404b36:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
  404b38:	4b22      	ldr	r3, [pc, #136]	; (404bc4 <prvUnlockQueue+0x90>)
  404b3a:	4798      	blx	r3
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  404b3c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  404b3e:	2b00      	cmp	r3, #0
  404b40:	dd1b      	ble.n	404b7a <prvUnlockQueue+0x46>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  404b42:	4d21      	ldr	r5, [pc, #132]	; (404bc8 <prvUnlockQueue+0x94>)
						vTaskMissedYield();
  404b44:	4f21      	ldr	r7, [pc, #132]	; (404bcc <prvUnlockQueue+0x98>)
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  404b46:	4e22      	ldr	r6, [pc, #136]	; (404bd0 <prvUnlockQueue+0x9c>)
  404b48:	e00b      	b.n	404b62 <prvUnlockQueue+0x2e>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  404b4a:	6a63      	ldr	r3, [r4, #36]	; 0x24
  404b4c:	b1ab      	cbz	r3, 404b7a <prvUnlockQueue+0x46>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  404b4e:	f104 0024 	add.w	r0, r4, #36	; 0x24
  404b52:	47b0      	blx	r6
  404b54:	b978      	cbnz	r0, 404b76 <prvUnlockQueue+0x42>
			--( pxQueue->xTxLock );
  404b56:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  404b58:	3b01      	subs	r3, #1
  404b5a:	64a3      	str	r3, [r4, #72]	; 0x48
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  404b5c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  404b5e:	2b00      	cmp	r3, #0
  404b60:	dd0b      	ble.n	404b7a <prvUnlockQueue+0x46>
				if( pxQueue->pxQueueSetContainer != NULL )
  404b62:	6d63      	ldr	r3, [r4, #84]	; 0x54
  404b64:	2b00      	cmp	r3, #0
  404b66:	d0f0      	beq.n	404b4a <prvUnlockQueue+0x16>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  404b68:	2100      	movs	r1, #0
  404b6a:	4620      	mov	r0, r4
  404b6c:	47a8      	blx	r5
  404b6e:	2801      	cmp	r0, #1
  404b70:	d1f1      	bne.n	404b56 <prvUnlockQueue+0x22>
						vTaskMissedYield();
  404b72:	47b8      	blx	r7
  404b74:	e7ef      	b.n	404b56 <prvUnlockQueue+0x22>
							vTaskMissedYield();
  404b76:	47b8      	blx	r7
  404b78:	e7ed      	b.n	404b56 <prvUnlockQueue+0x22>
		pxQueue->xTxLock = queueUNLOCKED;
  404b7a:	f04f 33ff 	mov.w	r3, #4294967295
  404b7e:	64a3      	str	r3, [r4, #72]	; 0x48
	taskEXIT_CRITICAL();
  404b80:	4b14      	ldr	r3, [pc, #80]	; (404bd4 <prvUnlockQueue+0xa0>)
  404b82:	4798      	blx	r3
	taskENTER_CRITICAL();
  404b84:	4b0f      	ldr	r3, [pc, #60]	; (404bc4 <prvUnlockQueue+0x90>)
  404b86:	4798      	blx	r3
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  404b88:	6c63      	ldr	r3, [r4, #68]	; 0x44
  404b8a:	2b00      	cmp	r3, #0
  404b8c:	dd14      	ble.n	404bb8 <prvUnlockQueue+0x84>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  404b8e:	6923      	ldr	r3, [r4, #16]
  404b90:	b193      	cbz	r3, 404bb8 <prvUnlockQueue+0x84>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  404b92:	f104 0610 	add.w	r6, r4, #16
  404b96:	4d0e      	ldr	r5, [pc, #56]	; (404bd0 <prvUnlockQueue+0x9c>)
					vTaskMissedYield();
  404b98:	4f0c      	ldr	r7, [pc, #48]	; (404bcc <prvUnlockQueue+0x98>)
  404b9a:	e007      	b.n	404bac <prvUnlockQueue+0x78>
				--( pxQueue->xRxLock );
  404b9c:	6c63      	ldr	r3, [r4, #68]	; 0x44
  404b9e:	3b01      	subs	r3, #1
  404ba0:	6463      	str	r3, [r4, #68]	; 0x44
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  404ba2:	6c63      	ldr	r3, [r4, #68]	; 0x44
  404ba4:	2b00      	cmp	r3, #0
  404ba6:	dd07      	ble.n	404bb8 <prvUnlockQueue+0x84>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  404ba8:	6923      	ldr	r3, [r4, #16]
  404baa:	b12b      	cbz	r3, 404bb8 <prvUnlockQueue+0x84>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  404bac:	4630      	mov	r0, r6
  404bae:	47a8      	blx	r5
  404bb0:	2800      	cmp	r0, #0
  404bb2:	d0f3      	beq.n	404b9c <prvUnlockQueue+0x68>
					vTaskMissedYield();
  404bb4:	47b8      	blx	r7
  404bb6:	e7f1      	b.n	404b9c <prvUnlockQueue+0x68>
		pxQueue->xRxLock = queueUNLOCKED;
  404bb8:	f04f 33ff 	mov.w	r3, #4294967295
  404bbc:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
  404bbe:	4b05      	ldr	r3, [pc, #20]	; (404bd4 <prvUnlockQueue+0xa0>)
  404bc0:	4798      	blx	r3
  404bc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404bc4:	0040474d 	.word	0x0040474d
  404bc8:	00404a85 	.word	0x00404a85
  404bcc:	00405c4d 	.word	0x00405c4d
  404bd0:	00405af1 	.word	0x00405af1
  404bd4:	00404799 	.word	0x00404799

00404bd8 <xQueueGenericReset>:
{
  404bd8:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
  404bda:	b308      	cbz	r0, 404c20 <xQueueGenericReset+0x48>
  404bdc:	4604      	mov	r4, r0
  404bde:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
  404be0:	4b1d      	ldr	r3, [pc, #116]	; (404c58 <xQueueGenericReset+0x80>)
  404be2:	4798      	blx	r3
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  404be4:	6822      	ldr	r2, [r4, #0]
  404be6:	6c21      	ldr	r1, [r4, #64]	; 0x40
  404be8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  404bea:	fb03 f301 	mul.w	r3, r3, r1
  404bee:	18d0      	adds	r0, r2, r3
  404bf0:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
  404bf2:	2000      	movs	r0, #0
  404bf4:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
  404bf6:	60a2      	str	r2, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
  404bf8:	1a5b      	subs	r3, r3, r1
  404bfa:	4413      	add	r3, r2
  404bfc:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
  404bfe:	f04f 33ff 	mov.w	r3, #4294967295
  404c02:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
  404c04:	64a3      	str	r3, [r4, #72]	; 0x48
		if( xNewQueue == pdFALSE )
  404c06:	b9fd      	cbnz	r5, 404c48 <xQueueGenericReset+0x70>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  404c08:	6923      	ldr	r3, [r4, #16]
  404c0a:	b12b      	cbz	r3, 404c18 <xQueueGenericReset+0x40>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  404c0c:	f104 0010 	add.w	r0, r4, #16
  404c10:	4b12      	ldr	r3, [pc, #72]	; (404c5c <xQueueGenericReset+0x84>)
  404c12:	4798      	blx	r3
  404c14:	2801      	cmp	r0, #1
  404c16:	d00e      	beq.n	404c36 <xQueueGenericReset+0x5e>
	taskEXIT_CRITICAL();
  404c18:	4b11      	ldr	r3, [pc, #68]	; (404c60 <xQueueGenericReset+0x88>)
  404c1a:	4798      	blx	r3
}
  404c1c:	2001      	movs	r0, #1
  404c1e:	bd38      	pop	{r3, r4, r5, pc}
  404c20:	f04f 0380 	mov.w	r3, #128	; 0x80
  404c24:	b672      	cpsid	i
  404c26:	f383 8811 	msr	BASEPRI, r3
  404c2a:	f3bf 8f6f 	isb	sy
  404c2e:	f3bf 8f4f 	dsb	sy
  404c32:	b662      	cpsie	i
  404c34:	e7fe      	b.n	404c34 <xQueueGenericReset+0x5c>
					queueYIELD_IF_USING_PREEMPTION();
  404c36:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  404c3a:	4b0a      	ldr	r3, [pc, #40]	; (404c64 <xQueueGenericReset+0x8c>)
  404c3c:	601a      	str	r2, [r3, #0]
  404c3e:	f3bf 8f4f 	dsb	sy
  404c42:	f3bf 8f6f 	isb	sy
  404c46:	e7e7      	b.n	404c18 <xQueueGenericReset+0x40>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
  404c48:	f104 0010 	add.w	r0, r4, #16
  404c4c:	4d06      	ldr	r5, [pc, #24]	; (404c68 <xQueueGenericReset+0x90>)
  404c4e:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
  404c50:	f104 0024 	add.w	r0, r4, #36	; 0x24
  404c54:	47a8      	blx	r5
  404c56:	e7df      	b.n	404c18 <xQueueGenericReset+0x40>
  404c58:	0040474d 	.word	0x0040474d
  404c5c:	00405af1 	.word	0x00405af1
  404c60:	00404799 	.word	0x00404799
  404c64:	e000ed04 	.word	0xe000ed04
  404c68:	00404601 	.word	0x00404601

00404c6c <xQueueGenericCreate>:
{
  404c6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
  404c6e:	b950      	cbnz	r0, 404c86 <xQueueGenericCreate+0x1a>
  404c70:	f04f 0380 	mov.w	r3, #128	; 0x80
  404c74:	b672      	cpsid	i
  404c76:	f383 8811 	msr	BASEPRI, r3
  404c7a:	f3bf 8f6f 	isb	sy
  404c7e:	f3bf 8f4f 	dsb	sy
  404c82:	b662      	cpsie	i
  404c84:	e7fe      	b.n	404c84 <xQueueGenericCreate+0x18>
  404c86:	4606      	mov	r6, r0
  404c88:	4617      	mov	r7, r2
  404c8a:	460d      	mov	r5, r1
	if( uxItemSize == ( UBaseType_t ) 0 )
  404c8c:	b189      	cbz	r1, 404cb2 <xQueueGenericCreate+0x46>
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  404c8e:	fb01 f000 	mul.w	r0, r1, r0
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  404c92:	3059      	adds	r0, #89	; 0x59
  404c94:	4b12      	ldr	r3, [pc, #72]	; (404ce0 <xQueueGenericCreate+0x74>)
  404c96:	4798      	blx	r3
	if( pxNewQueue != NULL )
  404c98:	4604      	mov	r4, r0
  404c9a:	b9e8      	cbnz	r0, 404cd8 <xQueueGenericCreate+0x6c>
  404c9c:	f04f 0380 	mov.w	r3, #128	; 0x80
  404ca0:	b672      	cpsid	i
  404ca2:	f383 8811 	msr	BASEPRI, r3
  404ca6:	f3bf 8f6f 	isb	sy
  404caa:	f3bf 8f4f 	dsb	sy
  404cae:	b662      	cpsie	i
  404cb0:	e7fe      	b.n	404cb0 <xQueueGenericCreate+0x44>
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  404cb2:	2058      	movs	r0, #88	; 0x58
  404cb4:	4b0a      	ldr	r3, [pc, #40]	; (404ce0 <xQueueGenericCreate+0x74>)
  404cb6:	4798      	blx	r3
	if( pxNewQueue != NULL )
  404cb8:	4604      	mov	r4, r0
  404cba:	2800      	cmp	r0, #0
  404cbc:	d0ee      	beq.n	404c9c <xQueueGenericCreate+0x30>
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
  404cbe:	6020      	str	r0, [r4, #0]
		pxNewQueue->uxLength = uxQueueLength;
  404cc0:	63e6      	str	r6, [r4, #60]	; 0x3c
		pxNewQueue->uxItemSize = uxItemSize;
  404cc2:	6425      	str	r5, [r4, #64]	; 0x40
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
  404cc4:	2101      	movs	r1, #1
  404cc6:	4620      	mov	r0, r4
  404cc8:	4b06      	ldr	r3, [pc, #24]	; (404ce4 <xQueueGenericCreate+0x78>)
  404cca:	4798      	blx	r3
			pxNewQueue->ucQueueType = ucQueueType;
  404ccc:	f884 7050 	strb.w	r7, [r4, #80]	; 0x50
			pxNewQueue->pxQueueSetContainer = NULL;
  404cd0:	2300      	movs	r3, #0
  404cd2:	6563      	str	r3, [r4, #84]	; 0x54
}
  404cd4:	4620      	mov	r0, r4
  404cd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			pxNewQueue->pcHead = ( ( int8_t * ) pxNewQueue ) + sizeof( Queue_t );
  404cd8:	f100 0358 	add.w	r3, r0, #88	; 0x58
  404cdc:	6003      	str	r3, [r0, #0]
  404cde:	e7ef      	b.n	404cc0 <xQueueGenericCreate+0x54>
  404ce0:	004049a9 	.word	0x004049a9
  404ce4:	00404bd9 	.word	0x00404bd9

00404ce8 <xQueueGenericSend>:
{
  404ce8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404cec:	b085      	sub	sp, #20
  404cee:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
  404cf0:	b1b8      	cbz	r0, 404d22 <xQueueGenericSend+0x3a>
  404cf2:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  404cf4:	b301      	cbz	r1, 404d38 <xQueueGenericSend+0x50>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  404cf6:	2b02      	cmp	r3, #2
  404cf8:	d02c      	beq.n	404d54 <xQueueGenericSend+0x6c>
  404cfa:	461d      	mov	r5, r3
  404cfc:	4688      	mov	r8, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  404cfe:	4b66      	ldr	r3, [pc, #408]	; (404e98 <xQueueGenericSend+0x1b0>)
  404d00:	4798      	blx	r3
  404d02:	2800      	cmp	r0, #0
  404d04:	d134      	bne.n	404d70 <xQueueGenericSend+0x88>
  404d06:	9b01      	ldr	r3, [sp, #4]
  404d08:	2b00      	cmp	r3, #0
  404d0a:	d038      	beq.n	404d7e <xQueueGenericSend+0x96>
  404d0c:	f04f 0380 	mov.w	r3, #128	; 0x80
  404d10:	b672      	cpsid	i
  404d12:	f383 8811 	msr	BASEPRI, r3
  404d16:	f3bf 8f6f 	isb	sy
  404d1a:	f3bf 8f4f 	dsb	sy
  404d1e:	b662      	cpsie	i
  404d20:	e7fe      	b.n	404d20 <xQueueGenericSend+0x38>
  404d22:	f04f 0380 	mov.w	r3, #128	; 0x80
  404d26:	b672      	cpsid	i
  404d28:	f383 8811 	msr	BASEPRI, r3
  404d2c:	f3bf 8f6f 	isb	sy
  404d30:	f3bf 8f4f 	dsb	sy
  404d34:	b662      	cpsie	i
  404d36:	e7fe      	b.n	404d36 <xQueueGenericSend+0x4e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  404d38:	6c02      	ldr	r2, [r0, #64]	; 0x40
  404d3a:	2a00      	cmp	r2, #0
  404d3c:	d0db      	beq.n	404cf6 <xQueueGenericSend+0xe>
  404d3e:	f04f 0380 	mov.w	r3, #128	; 0x80
  404d42:	b672      	cpsid	i
  404d44:	f383 8811 	msr	BASEPRI, r3
  404d48:	f3bf 8f6f 	isb	sy
  404d4c:	f3bf 8f4f 	dsb	sy
  404d50:	b662      	cpsie	i
  404d52:	e7fe      	b.n	404d52 <xQueueGenericSend+0x6a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  404d54:	6be2      	ldr	r2, [r4, #60]	; 0x3c
  404d56:	2a01      	cmp	r2, #1
  404d58:	d0cf      	beq.n	404cfa <xQueueGenericSend+0x12>
  404d5a:	f04f 0380 	mov.w	r3, #128	; 0x80
  404d5e:	b672      	cpsid	i
  404d60:	f383 8811 	msr	BASEPRI, r3
  404d64:	f3bf 8f6f 	isb	sy
  404d68:	f3bf 8f4f 	dsb	sy
  404d6c:	b662      	cpsie	i
  404d6e:	e7fe      	b.n	404d6e <xQueueGenericSend+0x86>
  404d70:	2700      	movs	r7, #0
		taskENTER_CRITICAL();
  404d72:	4e4a      	ldr	r6, [pc, #296]	; (404e9c <xQueueGenericSend+0x1b4>)
					vTaskSetTimeOutState( &xTimeOut );
  404d74:	f8df a150 	ldr.w	sl, [pc, #336]	; 404ec8 <xQueueGenericSend+0x1e0>
					portYIELD_WITHIN_API();
  404d78:	f8df 912c 	ldr.w	r9, [pc, #300]	; 404ea8 <xQueueGenericSend+0x1c0>
  404d7c:	e042      	b.n	404e04 <xQueueGenericSend+0x11c>
  404d7e:	2700      	movs	r7, #0
  404d80:	e7f7      	b.n	404d72 <xQueueGenericSend+0x8a>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  404d82:	462a      	mov	r2, r5
  404d84:	4641      	mov	r1, r8
  404d86:	4620      	mov	r0, r4
  404d88:	4b45      	ldr	r3, [pc, #276]	; (404ea0 <xQueueGenericSend+0x1b8>)
  404d8a:	4798      	blx	r3
					if( pxQueue->pxQueueSetContainer != NULL )
  404d8c:	6d63      	ldr	r3, [r4, #84]	; 0x54
  404d8e:	b19b      	cbz	r3, 404db8 <xQueueGenericSend+0xd0>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  404d90:	4629      	mov	r1, r5
  404d92:	4620      	mov	r0, r4
  404d94:	4b43      	ldr	r3, [pc, #268]	; (404ea4 <xQueueGenericSend+0x1bc>)
  404d96:	4798      	blx	r3
  404d98:	2801      	cmp	r0, #1
  404d9a:	d107      	bne.n	404dac <xQueueGenericSend+0xc4>
							queueYIELD_IF_USING_PREEMPTION();
  404d9c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  404da0:	4b41      	ldr	r3, [pc, #260]	; (404ea8 <xQueueGenericSend+0x1c0>)
  404da2:	601a      	str	r2, [r3, #0]
  404da4:	f3bf 8f4f 	dsb	sy
  404da8:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
  404dac:	4b3f      	ldr	r3, [pc, #252]	; (404eac <xQueueGenericSend+0x1c4>)
  404dae:	4798      	blx	r3
				return pdPASS;
  404db0:	2001      	movs	r0, #1
}
  404db2:	b005      	add	sp, #20
  404db4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  404db8:	6a63      	ldr	r3, [r4, #36]	; 0x24
  404dba:	b173      	cbz	r3, 404dda <xQueueGenericSend+0xf2>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
  404dbc:	f104 0024 	add.w	r0, r4, #36	; 0x24
  404dc0:	4b3b      	ldr	r3, [pc, #236]	; (404eb0 <xQueueGenericSend+0x1c8>)
  404dc2:	4798      	blx	r3
  404dc4:	2801      	cmp	r0, #1
  404dc6:	d1f1      	bne.n	404dac <xQueueGenericSend+0xc4>
								queueYIELD_IF_USING_PREEMPTION();
  404dc8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  404dcc:	4b36      	ldr	r3, [pc, #216]	; (404ea8 <xQueueGenericSend+0x1c0>)
  404dce:	601a      	str	r2, [r3, #0]
  404dd0:	f3bf 8f4f 	dsb	sy
  404dd4:	f3bf 8f6f 	isb	sy
  404dd8:	e7e8      	b.n	404dac <xQueueGenericSend+0xc4>
						else if( xYieldRequired != pdFALSE )
  404dda:	2800      	cmp	r0, #0
  404ddc:	d0e6      	beq.n	404dac <xQueueGenericSend+0xc4>
							queueYIELD_IF_USING_PREEMPTION();
  404dde:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  404de2:	4b31      	ldr	r3, [pc, #196]	; (404ea8 <xQueueGenericSend+0x1c0>)
  404de4:	601a      	str	r2, [r3, #0]
  404de6:	f3bf 8f4f 	dsb	sy
  404dea:	f3bf 8f6f 	isb	sy
  404dee:	e7dd      	b.n	404dac <xQueueGenericSend+0xc4>
					taskEXIT_CRITICAL();
  404df0:	4b2e      	ldr	r3, [pc, #184]	; (404eac <xQueueGenericSend+0x1c4>)
  404df2:	4798      	blx	r3
					return errQUEUE_FULL;
  404df4:	2000      	movs	r0, #0
  404df6:	e7dc      	b.n	404db2 <xQueueGenericSend+0xca>
				prvUnlockQueue( pxQueue );
  404df8:	4620      	mov	r0, r4
  404dfa:	4b2e      	ldr	r3, [pc, #184]	; (404eb4 <xQueueGenericSend+0x1cc>)
  404dfc:	4798      	blx	r3
				( void ) xTaskResumeAll();
  404dfe:	4b2e      	ldr	r3, [pc, #184]	; (404eb8 <xQueueGenericSend+0x1d0>)
  404e00:	4798      	blx	r3
  404e02:	2701      	movs	r7, #1
		taskENTER_CRITICAL();
  404e04:	47b0      	blx	r6
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  404e06:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  404e08:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  404e0a:	429a      	cmp	r2, r3
  404e0c:	d3b9      	bcc.n	404d82 <xQueueGenericSend+0x9a>
  404e0e:	2d02      	cmp	r5, #2
  404e10:	d0b7      	beq.n	404d82 <xQueueGenericSend+0x9a>
				if( xTicksToWait == ( TickType_t ) 0 )
  404e12:	9b01      	ldr	r3, [sp, #4]
  404e14:	2b00      	cmp	r3, #0
  404e16:	d0eb      	beq.n	404df0 <xQueueGenericSend+0x108>
				else if( xEntryTimeSet == pdFALSE )
  404e18:	b90f      	cbnz	r7, 404e1e <xQueueGenericSend+0x136>
					vTaskSetTimeOutState( &xTimeOut );
  404e1a:	a802      	add	r0, sp, #8
  404e1c:	47d0      	blx	sl
		taskEXIT_CRITICAL();
  404e1e:	4b23      	ldr	r3, [pc, #140]	; (404eac <xQueueGenericSend+0x1c4>)
  404e20:	4798      	blx	r3
		vTaskSuspendAll();
  404e22:	4b26      	ldr	r3, [pc, #152]	; (404ebc <xQueueGenericSend+0x1d4>)
  404e24:	4798      	blx	r3
		prvLockQueue( pxQueue );
  404e26:	47b0      	blx	r6
  404e28:	6c63      	ldr	r3, [r4, #68]	; 0x44
  404e2a:	f1b3 3fff 	cmp.w	r3, #4294967295
  404e2e:	d101      	bne.n	404e34 <xQueueGenericSend+0x14c>
  404e30:	2300      	movs	r3, #0
  404e32:	6463      	str	r3, [r4, #68]	; 0x44
  404e34:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  404e36:	f1b3 3fff 	cmp.w	r3, #4294967295
  404e3a:	d101      	bne.n	404e40 <xQueueGenericSend+0x158>
  404e3c:	2300      	movs	r3, #0
  404e3e:	64a3      	str	r3, [r4, #72]	; 0x48
  404e40:	4b1a      	ldr	r3, [pc, #104]	; (404eac <xQueueGenericSend+0x1c4>)
  404e42:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  404e44:	a901      	add	r1, sp, #4
  404e46:	a802      	add	r0, sp, #8
  404e48:	4b1d      	ldr	r3, [pc, #116]	; (404ec0 <xQueueGenericSend+0x1d8>)
  404e4a:	4798      	blx	r3
  404e4c:	b9e0      	cbnz	r0, 404e88 <xQueueGenericSend+0x1a0>
	taskENTER_CRITICAL();
  404e4e:	47b0      	blx	r6
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
  404e50:	f8d4 b038 	ldr.w	fp, [r4, #56]	; 0x38
  404e54:	6be7      	ldr	r7, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
  404e56:	4b15      	ldr	r3, [pc, #84]	; (404eac <xQueueGenericSend+0x1c4>)
  404e58:	4798      	blx	r3
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
  404e5a:	45bb      	cmp	fp, r7
  404e5c:	d1cc      	bne.n	404df8 <xQueueGenericSend+0x110>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  404e5e:	9901      	ldr	r1, [sp, #4]
  404e60:	f104 0010 	add.w	r0, r4, #16
  404e64:	4b17      	ldr	r3, [pc, #92]	; (404ec4 <xQueueGenericSend+0x1dc>)
  404e66:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  404e68:	4620      	mov	r0, r4
  404e6a:	4b12      	ldr	r3, [pc, #72]	; (404eb4 <xQueueGenericSend+0x1cc>)
  404e6c:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  404e6e:	4b12      	ldr	r3, [pc, #72]	; (404eb8 <xQueueGenericSend+0x1d0>)
  404e70:	4798      	blx	r3
  404e72:	2800      	cmp	r0, #0
  404e74:	d1c5      	bne.n	404e02 <xQueueGenericSend+0x11a>
					portYIELD_WITHIN_API();
  404e76:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  404e7a:	f8c9 3000 	str.w	r3, [r9]
  404e7e:	f3bf 8f4f 	dsb	sy
  404e82:	f3bf 8f6f 	isb	sy
  404e86:	e7bc      	b.n	404e02 <xQueueGenericSend+0x11a>
			prvUnlockQueue( pxQueue );
  404e88:	4620      	mov	r0, r4
  404e8a:	4b0a      	ldr	r3, [pc, #40]	; (404eb4 <xQueueGenericSend+0x1cc>)
  404e8c:	4798      	blx	r3
			( void ) xTaskResumeAll();
  404e8e:	4b0a      	ldr	r3, [pc, #40]	; (404eb8 <xQueueGenericSend+0x1d0>)
  404e90:	4798      	blx	r3
			return errQUEUE_FULL;
  404e92:	2000      	movs	r0, #0
  404e94:	e78d      	b.n	404db2 <xQueueGenericSend+0xca>
  404e96:	bf00      	nop
  404e98:	00405c59 	.word	0x00405c59
  404e9c:	0040474d 	.word	0x0040474d
  404ea0:	004049fd 	.word	0x004049fd
  404ea4:	00404a85 	.word	0x00404a85
  404ea8:	e000ed04 	.word	0xe000ed04
  404eac:	00404799 	.word	0x00404799
  404eb0:	00405af1 	.word	0x00405af1
  404eb4:	00404b35 	.word	0x00404b35
  404eb8:	004056d5 	.word	0x004056d5
  404ebc:	0040556d 	.word	0x0040556d
  404ec0:	00405bb9 	.word	0x00405bb9
  404ec4:	004059ed 	.word	0x004059ed
  404ec8:	00405b89 	.word	0x00405b89

00404ecc <xQueueGenericSendFromISR>:
	configASSERT( pxQueue );
  404ecc:	2800      	cmp	r0, #0
  404ece:	d036      	beq.n	404f3e <xQueueGenericSendFromISR+0x72>
{
  404ed0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404ed4:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  404ed6:	2900      	cmp	r1, #0
  404ed8:	d03c      	beq.n	404f54 <xQueueGenericSendFromISR+0x88>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  404eda:	2b02      	cmp	r3, #2
  404edc:	d048      	beq.n	404f70 <xQueueGenericSendFromISR+0xa4>
  404ede:	461e      	mov	r6, r3
  404ee0:	4615      	mov	r5, r2
  404ee2:	4688      	mov	r8, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
  404ee4:	4b35      	ldr	r3, [pc, #212]	; (404fbc <xQueueGenericSendFromISR+0xf0>)
  404ee6:	4798      	blx	r3
	__asm volatile
  404ee8:	f3ef 8711 	mrs	r7, BASEPRI
  404eec:	f04f 0380 	mov.w	r3, #128	; 0x80
  404ef0:	b672      	cpsid	i
  404ef2:	f383 8811 	msr	BASEPRI, r3
  404ef6:	f3bf 8f6f 	isb	sy
  404efa:	f3bf 8f4f 	dsb	sy
  404efe:	b662      	cpsie	i
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  404f00:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  404f02:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  404f04:	429a      	cmp	r2, r3
  404f06:	d301      	bcc.n	404f0c <xQueueGenericSendFromISR+0x40>
  404f08:	2e02      	cmp	r6, #2
  404f0a:	d14f      	bne.n	404fac <xQueueGenericSendFromISR+0xe0>
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  404f0c:	4632      	mov	r2, r6
  404f0e:	4641      	mov	r1, r8
  404f10:	4620      	mov	r0, r4
  404f12:	4b2b      	ldr	r3, [pc, #172]	; (404fc0 <xQueueGenericSendFromISR+0xf4>)
  404f14:	4798      	blx	r3
			if( pxQueue->xTxLock == queueUNLOCKED )
  404f16:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  404f18:	f1b3 3fff 	cmp.w	r3, #4294967295
  404f1c:	d141      	bne.n	404fa2 <xQueueGenericSendFromISR+0xd6>
					if( pxQueue->pxQueueSetContainer != NULL )
  404f1e:	6d63      	ldr	r3, [r4, #84]	; 0x54
  404f20:	2b00      	cmp	r3, #0
  404f22:	d033      	beq.n	404f8c <xQueueGenericSendFromISR+0xc0>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  404f24:	4631      	mov	r1, r6
  404f26:	4620      	mov	r0, r4
  404f28:	4b26      	ldr	r3, [pc, #152]	; (404fc4 <xQueueGenericSendFromISR+0xf8>)
  404f2a:	4798      	blx	r3
							if( pxHigherPriorityTaskWoken != NULL )
  404f2c:	2d00      	cmp	r5, #0
  404f2e:	d03f      	beq.n	404fb0 <xQueueGenericSendFromISR+0xe4>
  404f30:	2801      	cmp	r0, #1
  404f32:	d13d      	bne.n	404fb0 <xQueueGenericSendFromISR+0xe4>
								*pxHigherPriorityTaskWoken = pdTRUE;
  404f34:	6028      	str	r0, [r5, #0]
	__asm volatile
  404f36:	f387 8811 	msr	BASEPRI, r7
}
  404f3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	__asm volatile
  404f3e:	f04f 0380 	mov.w	r3, #128	; 0x80
  404f42:	b672      	cpsid	i
  404f44:	f383 8811 	msr	BASEPRI, r3
  404f48:	f3bf 8f6f 	isb	sy
  404f4c:	f3bf 8f4f 	dsb	sy
  404f50:	b662      	cpsie	i
  404f52:	e7fe      	b.n	404f52 <xQueueGenericSendFromISR+0x86>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  404f54:	6c00      	ldr	r0, [r0, #64]	; 0x40
  404f56:	2800      	cmp	r0, #0
  404f58:	d0bf      	beq.n	404eda <xQueueGenericSendFromISR+0xe>
  404f5a:	f04f 0380 	mov.w	r3, #128	; 0x80
  404f5e:	b672      	cpsid	i
  404f60:	f383 8811 	msr	BASEPRI, r3
  404f64:	f3bf 8f6f 	isb	sy
  404f68:	f3bf 8f4f 	dsb	sy
  404f6c:	b662      	cpsie	i
  404f6e:	e7fe      	b.n	404f6e <xQueueGenericSendFromISR+0xa2>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  404f70:	6be0      	ldr	r0, [r4, #60]	; 0x3c
  404f72:	2801      	cmp	r0, #1
  404f74:	d0b3      	beq.n	404ede <xQueueGenericSendFromISR+0x12>
  404f76:	f04f 0380 	mov.w	r3, #128	; 0x80
  404f7a:	b672      	cpsid	i
  404f7c:	f383 8811 	msr	BASEPRI, r3
  404f80:	f3bf 8f6f 	isb	sy
  404f84:	f3bf 8f4f 	dsb	sy
  404f88:	b662      	cpsie	i
  404f8a:	e7fe      	b.n	404f8a <xQueueGenericSendFromISR+0xbe>
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  404f8c:	6a63      	ldr	r3, [r4, #36]	; 0x24
  404f8e:	b18b      	cbz	r3, 404fb4 <xQueueGenericSendFromISR+0xe8>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  404f90:	f104 0024 	add.w	r0, r4, #36	; 0x24
  404f94:	4b0c      	ldr	r3, [pc, #48]	; (404fc8 <xQueueGenericSendFromISR+0xfc>)
  404f96:	4798      	blx	r3
								if( pxHigherPriorityTaskWoken != NULL )
  404f98:	b175      	cbz	r5, 404fb8 <xQueueGenericSendFromISR+0xec>
  404f9a:	b168      	cbz	r0, 404fb8 <xQueueGenericSendFromISR+0xec>
									*pxHigherPriorityTaskWoken = pdTRUE;
  404f9c:	2001      	movs	r0, #1
  404f9e:	6028      	str	r0, [r5, #0]
  404fa0:	e7c9      	b.n	404f36 <xQueueGenericSendFromISR+0x6a>
				++( pxQueue->xTxLock );
  404fa2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  404fa4:	3301      	adds	r3, #1
  404fa6:	64a3      	str	r3, [r4, #72]	; 0x48
			xReturn = pdPASS;
  404fa8:	2001      	movs	r0, #1
  404faa:	e7c4      	b.n	404f36 <xQueueGenericSendFromISR+0x6a>
			xReturn = errQUEUE_FULL;
  404fac:	2000      	movs	r0, #0
  404fae:	e7c2      	b.n	404f36 <xQueueGenericSendFromISR+0x6a>
			xReturn = pdPASS;
  404fb0:	2001      	movs	r0, #1
  404fb2:	e7c0      	b.n	404f36 <xQueueGenericSendFromISR+0x6a>
  404fb4:	2001      	movs	r0, #1
  404fb6:	e7be      	b.n	404f36 <xQueueGenericSendFromISR+0x6a>
  404fb8:	2001      	movs	r0, #1
  404fba:	e7bc      	b.n	404f36 <xQueueGenericSendFromISR+0x6a>
  404fbc:	00404945 	.word	0x00404945
  404fc0:	004049fd 	.word	0x004049fd
  404fc4:	00404a85 	.word	0x00404a85
  404fc8:	00405af1 	.word	0x00405af1

00404fcc <xQueueGenericReceive>:
{
  404fcc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  404fd0:	b084      	sub	sp, #16
  404fd2:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
  404fd4:	b198      	cbz	r0, 404ffe <xQueueGenericReceive+0x32>
  404fd6:	4604      	mov	r4, r0
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  404fd8:	b1e1      	cbz	r1, 405014 <xQueueGenericReceive+0x48>
  404fda:	4698      	mov	r8, r3
  404fdc:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  404fde:	4b61      	ldr	r3, [pc, #388]	; (405164 <xQueueGenericReceive+0x198>)
  404fe0:	4798      	blx	r3
  404fe2:	bb28      	cbnz	r0, 405030 <xQueueGenericReceive+0x64>
  404fe4:	9b01      	ldr	r3, [sp, #4]
  404fe6:	b353      	cbz	r3, 40503e <xQueueGenericReceive+0x72>
  404fe8:	f04f 0380 	mov.w	r3, #128	; 0x80
  404fec:	b672      	cpsid	i
  404fee:	f383 8811 	msr	BASEPRI, r3
  404ff2:	f3bf 8f6f 	isb	sy
  404ff6:	f3bf 8f4f 	dsb	sy
  404ffa:	b662      	cpsie	i
  404ffc:	e7fe      	b.n	404ffc <xQueueGenericReceive+0x30>
  404ffe:	f04f 0380 	mov.w	r3, #128	; 0x80
  405002:	b672      	cpsid	i
  405004:	f383 8811 	msr	BASEPRI, r3
  405008:	f3bf 8f6f 	isb	sy
  40500c:	f3bf 8f4f 	dsb	sy
  405010:	b662      	cpsie	i
  405012:	e7fe      	b.n	405012 <xQueueGenericReceive+0x46>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  405014:	6c02      	ldr	r2, [r0, #64]	; 0x40
  405016:	2a00      	cmp	r2, #0
  405018:	d0df      	beq.n	404fda <xQueueGenericReceive+0xe>
  40501a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40501e:	b672      	cpsid	i
  405020:	f383 8811 	msr	BASEPRI, r3
  405024:	f3bf 8f6f 	isb	sy
  405028:	f3bf 8f4f 	dsb	sy
  40502c:	b662      	cpsie	i
  40502e:	e7fe      	b.n	40502e <xQueueGenericReceive+0x62>
  405030:	2600      	movs	r6, #0
		taskENTER_CRITICAL();
  405032:	4d4d      	ldr	r5, [pc, #308]	; (405168 <xQueueGenericReceive+0x19c>)
					vTaskSetTimeOutState( &xTimeOut );
  405034:	f8df a160 	ldr.w	sl, [pc, #352]	; 405198 <xQueueGenericReceive+0x1cc>
					portYIELD_WITHIN_API();
  405038:	f8df 913c 	ldr.w	r9, [pc, #316]	; 405178 <xQueueGenericReceive+0x1ac>
  40503c:	e04b      	b.n	4050d6 <xQueueGenericReceive+0x10a>
  40503e:	2600      	movs	r6, #0
  405040:	e7f7      	b.n	405032 <xQueueGenericReceive+0x66>
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
  405042:	68e5      	ldr	r5, [r4, #12]
				prvCopyDataFromQueue( pxQueue, pvBuffer );
  405044:	4639      	mov	r1, r7
  405046:	4620      	mov	r0, r4
  405048:	4b48      	ldr	r3, [pc, #288]	; (40516c <xQueueGenericReceive+0x1a0>)
  40504a:	4798      	blx	r3
				if( xJustPeeking == pdFALSE )
  40504c:	f1b8 0f00 	cmp.w	r8, #0
  405050:	d11d      	bne.n	40508e <xQueueGenericReceive+0xc2>
					--( pxQueue->uxMessagesWaiting );
  405052:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  405054:	3b01      	subs	r3, #1
  405056:	63a3      	str	r3, [r4, #56]	; 0x38
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  405058:	6823      	ldr	r3, [r4, #0]
  40505a:	b913      	cbnz	r3, 405062 <xQueueGenericReceive+0x96>
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
  40505c:	4b44      	ldr	r3, [pc, #272]	; (405170 <xQueueGenericReceive+0x1a4>)
  40505e:	4798      	blx	r3
  405060:	6060      	str	r0, [r4, #4]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  405062:	6923      	ldr	r3, [r4, #16]
  405064:	b16b      	cbz	r3, 405082 <xQueueGenericReceive+0xb6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  405066:	f104 0010 	add.w	r0, r4, #16
  40506a:	4b42      	ldr	r3, [pc, #264]	; (405174 <xQueueGenericReceive+0x1a8>)
  40506c:	4798      	blx	r3
  40506e:	2801      	cmp	r0, #1
  405070:	d107      	bne.n	405082 <xQueueGenericReceive+0xb6>
							queueYIELD_IF_USING_PREEMPTION();
  405072:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  405076:	4b40      	ldr	r3, [pc, #256]	; (405178 <xQueueGenericReceive+0x1ac>)
  405078:	601a      	str	r2, [r3, #0]
  40507a:	f3bf 8f4f 	dsb	sy
  40507e:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
  405082:	4b3e      	ldr	r3, [pc, #248]	; (40517c <xQueueGenericReceive+0x1b0>)
  405084:	4798      	blx	r3
				return pdPASS;
  405086:	2001      	movs	r0, #1
}
  405088:	b004      	add	sp, #16
  40508a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
  40508e:	60e5      	str	r5, [r4, #12]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  405090:	6a63      	ldr	r3, [r4, #36]	; 0x24
  405092:	2b00      	cmp	r3, #0
  405094:	d0f5      	beq.n	405082 <xQueueGenericReceive+0xb6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  405096:	f104 0024 	add.w	r0, r4, #36	; 0x24
  40509a:	4b36      	ldr	r3, [pc, #216]	; (405174 <xQueueGenericReceive+0x1a8>)
  40509c:	4798      	blx	r3
  40509e:	2800      	cmp	r0, #0
  4050a0:	d0ef      	beq.n	405082 <xQueueGenericReceive+0xb6>
							queueYIELD_IF_USING_PREEMPTION();
  4050a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4050a6:	4b34      	ldr	r3, [pc, #208]	; (405178 <xQueueGenericReceive+0x1ac>)
  4050a8:	601a      	str	r2, [r3, #0]
  4050aa:	f3bf 8f4f 	dsb	sy
  4050ae:	f3bf 8f6f 	isb	sy
  4050b2:	e7e6      	b.n	405082 <xQueueGenericReceive+0xb6>
					taskEXIT_CRITICAL();
  4050b4:	4b31      	ldr	r3, [pc, #196]	; (40517c <xQueueGenericReceive+0x1b0>)
  4050b6:	4798      	blx	r3
					return errQUEUE_EMPTY;
  4050b8:	2000      	movs	r0, #0
  4050ba:	e7e5      	b.n	405088 <xQueueGenericReceive+0xbc>
						taskENTER_CRITICAL();
  4050bc:	47a8      	blx	r5
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
  4050be:	6860      	ldr	r0, [r4, #4]
  4050c0:	4b2f      	ldr	r3, [pc, #188]	; (405180 <xQueueGenericReceive+0x1b4>)
  4050c2:	4798      	blx	r3
						taskEXIT_CRITICAL();
  4050c4:	4b2d      	ldr	r3, [pc, #180]	; (40517c <xQueueGenericReceive+0x1b0>)
  4050c6:	4798      	blx	r3
  4050c8:	e030      	b.n	40512c <xQueueGenericReceive+0x160>
				prvUnlockQueue( pxQueue );
  4050ca:	4620      	mov	r0, r4
  4050cc:	4b2d      	ldr	r3, [pc, #180]	; (405184 <xQueueGenericReceive+0x1b8>)
  4050ce:	4798      	blx	r3
				( void ) xTaskResumeAll();
  4050d0:	4b2d      	ldr	r3, [pc, #180]	; (405188 <xQueueGenericReceive+0x1bc>)
  4050d2:	4798      	blx	r3
  4050d4:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
  4050d6:	47a8      	blx	r5
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  4050d8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4050da:	2b00      	cmp	r3, #0
  4050dc:	d1b1      	bne.n	405042 <xQueueGenericReceive+0x76>
				if( xTicksToWait == ( TickType_t ) 0 )
  4050de:	9b01      	ldr	r3, [sp, #4]
  4050e0:	2b00      	cmp	r3, #0
  4050e2:	d0e7      	beq.n	4050b4 <xQueueGenericReceive+0xe8>
				else if( xEntryTimeSet == pdFALSE )
  4050e4:	b90e      	cbnz	r6, 4050ea <xQueueGenericReceive+0x11e>
					vTaskSetTimeOutState( &xTimeOut );
  4050e6:	a802      	add	r0, sp, #8
  4050e8:	47d0      	blx	sl
		taskEXIT_CRITICAL();
  4050ea:	4b24      	ldr	r3, [pc, #144]	; (40517c <xQueueGenericReceive+0x1b0>)
  4050ec:	4798      	blx	r3
		vTaskSuspendAll();
  4050ee:	4b27      	ldr	r3, [pc, #156]	; (40518c <xQueueGenericReceive+0x1c0>)
  4050f0:	4798      	blx	r3
		prvLockQueue( pxQueue );
  4050f2:	47a8      	blx	r5
  4050f4:	6c63      	ldr	r3, [r4, #68]	; 0x44
  4050f6:	f1b3 3fff 	cmp.w	r3, #4294967295
  4050fa:	d101      	bne.n	405100 <xQueueGenericReceive+0x134>
  4050fc:	2300      	movs	r3, #0
  4050fe:	6463      	str	r3, [r4, #68]	; 0x44
  405100:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  405102:	f1b3 3fff 	cmp.w	r3, #4294967295
  405106:	d101      	bne.n	40510c <xQueueGenericReceive+0x140>
  405108:	2300      	movs	r3, #0
  40510a:	64a3      	str	r3, [r4, #72]	; 0x48
  40510c:	4b1b      	ldr	r3, [pc, #108]	; (40517c <xQueueGenericReceive+0x1b0>)
  40510e:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  405110:	a901      	add	r1, sp, #4
  405112:	a802      	add	r0, sp, #8
  405114:	4b1e      	ldr	r3, [pc, #120]	; (405190 <xQueueGenericReceive+0x1c4>)
  405116:	4798      	blx	r3
  405118:	b9e8      	cbnz	r0, 405156 <xQueueGenericReceive+0x18a>
	taskENTER_CRITICAL();
  40511a:	47a8      	blx	r5
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
  40511c:	6ba6      	ldr	r6, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
  40511e:	4b17      	ldr	r3, [pc, #92]	; (40517c <xQueueGenericReceive+0x1b0>)
  405120:	4798      	blx	r3
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  405122:	2e00      	cmp	r6, #0
  405124:	d1d1      	bne.n	4050ca <xQueueGenericReceive+0xfe>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  405126:	6823      	ldr	r3, [r4, #0]
  405128:	2b00      	cmp	r3, #0
  40512a:	d0c7      	beq.n	4050bc <xQueueGenericReceive+0xf0>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  40512c:	9901      	ldr	r1, [sp, #4]
  40512e:	f104 0024 	add.w	r0, r4, #36	; 0x24
  405132:	4b18      	ldr	r3, [pc, #96]	; (405194 <xQueueGenericReceive+0x1c8>)
  405134:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  405136:	4620      	mov	r0, r4
  405138:	4b12      	ldr	r3, [pc, #72]	; (405184 <xQueueGenericReceive+0x1b8>)
  40513a:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  40513c:	4b12      	ldr	r3, [pc, #72]	; (405188 <xQueueGenericReceive+0x1bc>)
  40513e:	4798      	blx	r3
  405140:	2800      	cmp	r0, #0
  405142:	d1c7      	bne.n	4050d4 <xQueueGenericReceive+0x108>
					portYIELD_WITHIN_API();
  405144:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  405148:	f8c9 3000 	str.w	r3, [r9]
  40514c:	f3bf 8f4f 	dsb	sy
  405150:	f3bf 8f6f 	isb	sy
  405154:	e7be      	b.n	4050d4 <xQueueGenericReceive+0x108>
			prvUnlockQueue( pxQueue );
  405156:	4620      	mov	r0, r4
  405158:	4b0a      	ldr	r3, [pc, #40]	; (405184 <xQueueGenericReceive+0x1b8>)
  40515a:	4798      	blx	r3
			( void ) xTaskResumeAll();
  40515c:	4b0a      	ldr	r3, [pc, #40]	; (405188 <xQueueGenericReceive+0x1bc>)
  40515e:	4798      	blx	r3
			return errQUEUE_EMPTY;
  405160:	2000      	movs	r0, #0
  405162:	e791      	b.n	405088 <xQueueGenericReceive+0xbc>
  405164:	00405c59 	.word	0x00405c59
  405168:	0040474d 	.word	0x0040474d
  40516c:	00404b0d 	.word	0x00404b0d
  405170:	00405dd9 	.word	0x00405dd9
  405174:	00405af1 	.word	0x00405af1
  405178:	e000ed04 	.word	0xe000ed04
  40517c:	00404799 	.word	0x00404799
  405180:	00405c79 	.word	0x00405c79
  405184:	00404b35 	.word	0x00404b35
  405188:	004056d5 	.word	0x004056d5
  40518c:	0040556d 	.word	0x0040556d
  405190:	00405bb9 	.word	0x00405bb9
  405194:	004059ed 	.word	0x004059ed
  405198:	00405b89 	.word	0x00405b89

0040519c <vQueueAddToRegistry>:
	{
  40519c:	b410      	push	{r4}
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
  40519e:	4b0b      	ldr	r3, [pc, #44]	; (4051cc <vQueueAddToRegistry+0x30>)
  4051a0:	681b      	ldr	r3, [r3, #0]
  4051a2:	b153      	cbz	r3, 4051ba <vQueueAddToRegistry+0x1e>
  4051a4:	2301      	movs	r3, #1
  4051a6:	4c09      	ldr	r4, [pc, #36]	; (4051cc <vQueueAddToRegistry+0x30>)
  4051a8:	f854 2033 	ldr.w	r2, [r4, r3, lsl #3]
  4051ac:	b132      	cbz	r2, 4051bc <vQueueAddToRegistry+0x20>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  4051ae:	3301      	adds	r3, #1
  4051b0:	2b08      	cmp	r3, #8
  4051b2:	d1f9      	bne.n	4051a8 <vQueueAddToRegistry+0xc>
	}
  4051b4:	f85d 4b04 	ldr.w	r4, [sp], #4
  4051b8:	4770      	bx	lr
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  4051ba:	2300      	movs	r3, #0
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
  4051bc:	4a03      	ldr	r2, [pc, #12]	; (4051cc <vQueueAddToRegistry+0x30>)
  4051be:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
  4051c2:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  4051c6:	6058      	str	r0, [r3, #4]
				break;
  4051c8:	e7f4      	b.n	4051b4 <vQueueAddToRegistry+0x18>
  4051ca:	bf00      	nop
  4051cc:	2040105c 	.word	0x2040105c

004051d0 <vQueueWaitForMessageRestricted>:
	{
  4051d0:	b570      	push	{r4, r5, r6, lr}
  4051d2:	4604      	mov	r4, r0
  4051d4:	460d      	mov	r5, r1
  4051d6:	4616      	mov	r6, r2
		prvLockQueue( pxQueue );
  4051d8:	4b0f      	ldr	r3, [pc, #60]	; (405218 <vQueueWaitForMessageRestricted+0x48>)
  4051da:	4798      	blx	r3
  4051dc:	6c63      	ldr	r3, [r4, #68]	; 0x44
  4051de:	f1b3 3fff 	cmp.w	r3, #4294967295
  4051e2:	d00b      	beq.n	4051fc <vQueueWaitForMessageRestricted+0x2c>
  4051e4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4051e6:	f1b3 3fff 	cmp.w	r3, #4294967295
  4051ea:	d00a      	beq.n	405202 <vQueueWaitForMessageRestricted+0x32>
  4051ec:	4b0b      	ldr	r3, [pc, #44]	; (40521c <vQueueWaitForMessageRestricted+0x4c>)
  4051ee:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
  4051f0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4051f2:	b14b      	cbz	r3, 405208 <vQueueWaitForMessageRestricted+0x38>
		prvUnlockQueue( pxQueue );
  4051f4:	4620      	mov	r0, r4
  4051f6:	4b0a      	ldr	r3, [pc, #40]	; (405220 <vQueueWaitForMessageRestricted+0x50>)
  4051f8:	4798      	blx	r3
  4051fa:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
  4051fc:	2300      	movs	r3, #0
  4051fe:	6463      	str	r3, [r4, #68]	; 0x44
  405200:	e7f0      	b.n	4051e4 <vQueueWaitForMessageRestricted+0x14>
  405202:	2300      	movs	r3, #0
  405204:	64a3      	str	r3, [r4, #72]	; 0x48
  405206:	e7f1      	b.n	4051ec <vQueueWaitForMessageRestricted+0x1c>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
  405208:	4632      	mov	r2, r6
  40520a:	4629      	mov	r1, r5
  40520c:	f104 0024 	add.w	r0, r4, #36	; 0x24
  405210:	4b04      	ldr	r3, [pc, #16]	; (405224 <vQueueWaitForMessageRestricted+0x54>)
  405212:	4798      	blx	r3
  405214:	e7ee      	b.n	4051f4 <vQueueWaitForMessageRestricted+0x24>
  405216:	bf00      	nop
  405218:	0040474d 	.word	0x0040474d
  40521c:	00404799 	.word	0x00404799
  405220:	00404b35 	.word	0x00404b35
  405224:	00405a71 	.word	0x00405a71

00405228 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  405228:	4b08      	ldr	r3, [pc, #32]	; (40524c <prvResetNextTaskUnblockTime+0x24>)
  40522a:	681b      	ldr	r3, [r3, #0]
  40522c:	681b      	ldr	r3, [r3, #0]
  40522e:	b13b      	cbz	r3, 405240 <prvResetNextTaskUnblockTime+0x18>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  405230:	4b06      	ldr	r3, [pc, #24]	; (40524c <prvResetNextTaskUnblockTime+0x24>)
  405232:	681b      	ldr	r3, [r3, #0]
  405234:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
  405236:	68db      	ldr	r3, [r3, #12]
  405238:	685a      	ldr	r2, [r3, #4]
  40523a:	4b05      	ldr	r3, [pc, #20]	; (405250 <prvResetNextTaskUnblockTime+0x28>)
  40523c:	601a      	str	r2, [r3, #0]
  40523e:	4770      	bx	lr
		xNextTaskUnblockTime = portMAX_DELAY;
  405240:	f04f 32ff 	mov.w	r2, #4294967295
  405244:	4b02      	ldr	r3, [pc, #8]	; (405250 <prvResetNextTaskUnblockTime+0x28>)
  405246:	601a      	str	r2, [r3, #0]
  405248:	4770      	bx	lr
  40524a:	bf00      	nop
  40524c:	20400c68 	.word	0x20400c68
  405250:	20400d14 	.word	0x20400d14

00405254 <prvAddCurrentTaskToDelayedList>:
{
  405254:	b510      	push	{r4, lr}
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  405256:	4b0f      	ldr	r3, [pc, #60]	; (405294 <prvAddCurrentTaskToDelayedList+0x40>)
  405258:	681b      	ldr	r3, [r3, #0]
  40525a:	6058      	str	r0, [r3, #4]
	if( xTimeToWake < xTickCount )
  40525c:	4b0e      	ldr	r3, [pc, #56]	; (405298 <prvAddCurrentTaskToDelayedList+0x44>)
  40525e:	681b      	ldr	r3, [r3, #0]
  405260:	4298      	cmp	r0, r3
  405262:	d30e      	bcc.n	405282 <prvAddCurrentTaskToDelayedList+0x2e>
  405264:	4604      	mov	r4, r0
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  405266:	4b0d      	ldr	r3, [pc, #52]	; (40529c <prvAddCurrentTaskToDelayedList+0x48>)
  405268:	6818      	ldr	r0, [r3, #0]
  40526a:	4b0a      	ldr	r3, [pc, #40]	; (405294 <prvAddCurrentTaskToDelayedList+0x40>)
  40526c:	6819      	ldr	r1, [r3, #0]
  40526e:	3104      	adds	r1, #4
  405270:	4b0b      	ldr	r3, [pc, #44]	; (4052a0 <prvAddCurrentTaskToDelayedList+0x4c>)
  405272:	4798      	blx	r3
		if( xTimeToWake < xNextTaskUnblockTime )
  405274:	4b0b      	ldr	r3, [pc, #44]	; (4052a4 <prvAddCurrentTaskToDelayedList+0x50>)
  405276:	681b      	ldr	r3, [r3, #0]
  405278:	429c      	cmp	r4, r3
  40527a:	d201      	bcs.n	405280 <prvAddCurrentTaskToDelayedList+0x2c>
			xNextTaskUnblockTime = xTimeToWake;
  40527c:	4b09      	ldr	r3, [pc, #36]	; (4052a4 <prvAddCurrentTaskToDelayedList+0x50>)
  40527e:	601c      	str	r4, [r3, #0]
  405280:	bd10      	pop	{r4, pc}
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  405282:	4b09      	ldr	r3, [pc, #36]	; (4052a8 <prvAddCurrentTaskToDelayedList+0x54>)
  405284:	6818      	ldr	r0, [r3, #0]
  405286:	4b03      	ldr	r3, [pc, #12]	; (405294 <prvAddCurrentTaskToDelayedList+0x40>)
  405288:	6819      	ldr	r1, [r3, #0]
  40528a:	3104      	adds	r1, #4
  40528c:	4b04      	ldr	r3, [pc, #16]	; (4052a0 <prvAddCurrentTaskToDelayedList+0x4c>)
  40528e:	4798      	blx	r3
  405290:	bd10      	pop	{r4, pc}
  405292:	bf00      	nop
  405294:	20400c64 	.word	0x20400c64
  405298:	20400d5c 	.word	0x20400d5c
  40529c:	20400c68 	.word	0x20400c68
  4052a0:	00404635 	.word	0x00404635
  4052a4:	20400d14 	.word	0x20400d14
  4052a8:	20400c6c 	.word	0x20400c6c

004052ac <xTaskGenericCreate>:
{
  4052ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4052b0:	b083      	sub	sp, #12
  4052b2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  4052b4:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
  4052b8:	9e0e      	ldr	r6, [sp, #56]	; 0x38
	configASSERT( pxTaskCode );
  4052ba:	b160      	cbz	r0, 4052d6 <xTaskGenericCreate+0x2a>
	configASSERT( ( ( uxPriority & ( UBaseType_t ) ( ~portPRIVILEGE_BIT ) ) < ( UBaseType_t ) configMAX_PRIORITIES ) );
  4052bc:	2d04      	cmp	r5, #4
  4052be:	d915      	bls.n	4052ec <xTaskGenericCreate+0x40>
  4052c0:	f04f 0380 	mov.w	r3, #128	; 0x80
  4052c4:	b672      	cpsid	i
  4052c6:	f383 8811 	msr	BASEPRI, r3
  4052ca:	f3bf 8f6f 	isb	sy
  4052ce:	f3bf 8f4f 	dsb	sy
  4052d2:	b662      	cpsie	i
  4052d4:	e7fe      	b.n	4052d4 <xTaskGenericCreate+0x28>
  4052d6:	f04f 0380 	mov.w	r3, #128	; 0x80
  4052da:	b672      	cpsid	i
  4052dc:	f383 8811 	msr	BASEPRI, r3
  4052e0:	f3bf 8f6f 	isb	sy
  4052e4:	f3bf 8f4f 	dsb	sy
  4052e8:	b662      	cpsie	i
  4052ea:	e7fe      	b.n	4052ea <xTaskGenericCreate+0x3e>
  4052ec:	9001      	str	r0, [sp, #4]
  4052ee:	4698      	mov	r8, r3
  4052f0:	4691      	mov	r9, r2
  4052f2:	460f      	mov	r7, r1
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  4052f4:	b936      	cbnz	r6, 405304 <xTaskGenericCreate+0x58>
  4052f6:	0090      	lsls	r0, r2, #2
  4052f8:	4b62      	ldr	r3, [pc, #392]	; (405484 <xTaskGenericCreate+0x1d8>)
  4052fa:	4798      	blx	r3
		if( pxStack != NULL )
  4052fc:	4606      	mov	r6, r0
  4052fe:	2800      	cmp	r0, #0
  405300:	f000 809e 	beq.w	405440 <xTaskGenericCreate+0x194>
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
  405304:	2058      	movs	r0, #88	; 0x58
  405306:	4b5f      	ldr	r3, [pc, #380]	; (405484 <xTaskGenericCreate+0x1d8>)
  405308:	4798      	blx	r3
			if( pxNewTCB != NULL )
  40530a:	4604      	mov	r4, r0
  40530c:	2800      	cmp	r0, #0
  40530e:	f000 8094 	beq.w	40543a <xTaskGenericCreate+0x18e>
				pxNewTCB->pxStack = pxStack;
  405312:	6306      	str	r6, [r0, #48]	; 0x30
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
  405314:	ea4f 0289 	mov.w	r2, r9, lsl #2
  405318:	21a5      	movs	r1, #165	; 0xa5
  40531a:	4630      	mov	r0, r6
  40531c:	4b5a      	ldr	r3, [pc, #360]	; (405488 <xTaskGenericCreate+0x1dc>)
  40531e:	4798      	blx	r3
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
  405320:	f06f 4640 	mvn.w	r6, #3221225472	; 0xc0000000
  405324:	444e      	add	r6, r9
  405326:	6b23      	ldr	r3, [r4, #48]	; 0x30
  405328:	eb03 0386 	add.w	r3, r3, r6, lsl #2
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
  40532c:	f023 0607 	bic.w	r6, r3, #7
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  405330:	783b      	ldrb	r3, [r7, #0]
  405332:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
		if( pcName[ x ] == 0x00 )
  405336:	783b      	ldrb	r3, [r7, #0]
  405338:	2b00      	cmp	r3, #0
  40533a:	f040 8084 	bne.w	405446 <xTaskGenericCreate+0x19a>
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
  40533e:	2700      	movs	r7, #0
  405340:	f884 703d 	strb.w	r7, [r4, #61]	; 0x3d
	pxTCB->uxPriority = uxPriority;
  405344:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxTCB->uxBasePriority = uxPriority;
  405346:	64a5      	str	r5, [r4, #72]	; 0x48
		pxTCB->uxMutexesHeld = 0;
  405348:	64e7      	str	r7, [r4, #76]	; 0x4c
	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  40534a:	f104 0904 	add.w	r9, r4, #4
  40534e:	4648      	mov	r0, r9
  405350:	f8df b184 	ldr.w	fp, [pc, #388]	; 4054d8 <xTaskGenericCreate+0x22c>
  405354:	47d8      	blx	fp
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
  405356:	f104 0018 	add.w	r0, r4, #24
  40535a:	47d8      	blx	fp
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
  40535c:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  40535e:	f1c5 0305 	rsb	r3, r5, #5
  405362:	61a3      	str	r3, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
  405364:	6264      	str	r4, [r4, #36]	; 0x24
		pxTCB->ulNotifiedValue = 0;
  405366:	6527      	str	r7, [r4, #80]	; 0x50
		pxTCB->eNotifyState = eNotWaitingNotification;
  405368:	f884 7054 	strb.w	r7, [r4, #84]	; 0x54
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  40536c:	4642      	mov	r2, r8
  40536e:	9901      	ldr	r1, [sp, #4]
  405370:	4630      	mov	r0, r6
  405372:	4b46      	ldr	r3, [pc, #280]	; (40548c <xTaskGenericCreate+0x1e0>)
  405374:	4798      	blx	r3
  405376:	6020      	str	r0, [r4, #0]
		if( ( void * ) pxCreatedTask != NULL )
  405378:	f1ba 0f00 	cmp.w	sl, #0
  40537c:	d001      	beq.n	405382 <xTaskGenericCreate+0xd6>
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
  40537e:	f8ca 4000 	str.w	r4, [sl]
		taskENTER_CRITICAL();
  405382:	4b43      	ldr	r3, [pc, #268]	; (405490 <xTaskGenericCreate+0x1e4>)
  405384:	4798      	blx	r3
			uxCurrentNumberOfTasks++;
  405386:	4a43      	ldr	r2, [pc, #268]	; (405494 <xTaskGenericCreate+0x1e8>)
  405388:	6813      	ldr	r3, [r2, #0]
  40538a:	3301      	adds	r3, #1
  40538c:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
  40538e:	4b42      	ldr	r3, [pc, #264]	; (405498 <xTaskGenericCreate+0x1ec>)
  405390:	681b      	ldr	r3, [r3, #0]
  405392:	2b00      	cmp	r3, #0
  405394:	d166      	bne.n	405464 <xTaskGenericCreate+0x1b8>
				pxCurrentTCB =  pxNewTCB;
  405396:	4b40      	ldr	r3, [pc, #256]	; (405498 <xTaskGenericCreate+0x1ec>)
  405398:	601c      	str	r4, [r3, #0]
				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
  40539a:	6813      	ldr	r3, [r2, #0]
  40539c:	2b01      	cmp	r3, #1
  40539e:	d121      	bne.n	4053e4 <xTaskGenericCreate+0x138>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
  4053a0:	4f3e      	ldr	r7, [pc, #248]	; (40549c <xTaskGenericCreate+0x1f0>)
  4053a2:	4638      	mov	r0, r7
  4053a4:	4e3e      	ldr	r6, [pc, #248]	; (4054a0 <xTaskGenericCreate+0x1f4>)
  4053a6:	47b0      	blx	r6
  4053a8:	f107 0014 	add.w	r0, r7, #20
  4053ac:	47b0      	blx	r6
  4053ae:	f107 0028 	add.w	r0, r7, #40	; 0x28
  4053b2:	47b0      	blx	r6
  4053b4:	f107 003c 	add.w	r0, r7, #60	; 0x3c
  4053b8:	47b0      	blx	r6
  4053ba:	f107 0050 	add.w	r0, r7, #80	; 0x50
  4053be:	47b0      	blx	r6
	vListInitialise( &xDelayedTaskList1 );
  4053c0:	f8df 8118 	ldr.w	r8, [pc, #280]	; 4054dc <xTaskGenericCreate+0x230>
  4053c4:	4640      	mov	r0, r8
  4053c6:	47b0      	blx	r6
	vListInitialise( &xDelayedTaskList2 );
  4053c8:	4f36      	ldr	r7, [pc, #216]	; (4054a4 <xTaskGenericCreate+0x1f8>)
  4053ca:	4638      	mov	r0, r7
  4053cc:	47b0      	blx	r6
	vListInitialise( &xPendingReadyList );
  4053ce:	4836      	ldr	r0, [pc, #216]	; (4054a8 <xTaskGenericCreate+0x1fc>)
  4053d0:	47b0      	blx	r6
		vListInitialise( &xTasksWaitingTermination );
  4053d2:	4836      	ldr	r0, [pc, #216]	; (4054ac <xTaskGenericCreate+0x200>)
  4053d4:	47b0      	blx	r6
		vListInitialise( &xSuspendedTaskList );
  4053d6:	4836      	ldr	r0, [pc, #216]	; (4054b0 <xTaskGenericCreate+0x204>)
  4053d8:	47b0      	blx	r6
	pxDelayedTaskList = &xDelayedTaskList1;
  4053da:	4b36      	ldr	r3, [pc, #216]	; (4054b4 <xTaskGenericCreate+0x208>)
  4053dc:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  4053e0:	4b35      	ldr	r3, [pc, #212]	; (4054b8 <xTaskGenericCreate+0x20c>)
  4053e2:	601f      	str	r7, [r3, #0]
			uxTaskNumber++;
  4053e4:	4a35      	ldr	r2, [pc, #212]	; (4054bc <xTaskGenericCreate+0x210>)
  4053e6:	6813      	ldr	r3, [r2, #0]
  4053e8:	3301      	adds	r3, #1
  4053ea:	6013      	str	r3, [r2, #0]
				pxNewTCB->uxTCBNumber = uxTaskNumber;
  4053ec:	6423      	str	r3, [r4, #64]	; 0x40
			prvAddTaskToReadyList( pxNewTCB );
  4053ee:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  4053f0:	4a33      	ldr	r2, [pc, #204]	; (4054c0 <xTaskGenericCreate+0x214>)
  4053f2:	6811      	ldr	r1, [r2, #0]
  4053f4:	2301      	movs	r3, #1
  4053f6:	4083      	lsls	r3, r0
  4053f8:	430b      	orrs	r3, r1
  4053fa:	6013      	str	r3, [r2, #0]
  4053fc:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  405400:	4649      	mov	r1, r9
  405402:	4b26      	ldr	r3, [pc, #152]	; (40549c <xTaskGenericCreate+0x1f0>)
  405404:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  405408:	4b2e      	ldr	r3, [pc, #184]	; (4054c4 <xTaskGenericCreate+0x218>)
  40540a:	4798      	blx	r3
		taskEXIT_CRITICAL();
  40540c:	4b2e      	ldr	r3, [pc, #184]	; (4054c8 <xTaskGenericCreate+0x21c>)
  40540e:	4798      	blx	r3
		if( xSchedulerRunning != pdFALSE )
  405410:	4b2e      	ldr	r3, [pc, #184]	; (4054cc <xTaskGenericCreate+0x220>)
  405412:	681b      	ldr	r3, [r3, #0]
  405414:	2b00      	cmp	r3, #0
  405416:	d031      	beq.n	40547c <xTaskGenericCreate+0x1d0>
			if( pxCurrentTCB->uxPriority < uxPriority )
  405418:	4b1f      	ldr	r3, [pc, #124]	; (405498 <xTaskGenericCreate+0x1ec>)
  40541a:	681b      	ldr	r3, [r3, #0]
  40541c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40541e:	429d      	cmp	r5, r3
  405420:	d92e      	bls.n	405480 <xTaskGenericCreate+0x1d4>
				taskYIELD_IF_USING_PREEMPTION();
  405422:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  405426:	4b2a      	ldr	r3, [pc, #168]	; (4054d0 <xTaskGenericCreate+0x224>)
  405428:	601a      	str	r2, [r3, #0]
  40542a:	f3bf 8f4f 	dsb	sy
  40542e:	f3bf 8f6f 	isb	sy
			xReturn = pdPASS;
  405432:	2001      	movs	r0, #1
}
  405434:	b003      	add	sp, #12
  405436:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				vPortFree( pxStack );
  40543a:	4630      	mov	r0, r6
  40543c:	4b25      	ldr	r3, [pc, #148]	; (4054d4 <xTaskGenericCreate+0x228>)
  40543e:	4798      	blx	r3
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  405440:	f04f 30ff 	mov.w	r0, #4294967295
  405444:	e7f6      	b.n	405434 <xTaskGenericCreate+0x188>
  405446:	463b      	mov	r3, r7
  405448:	f104 0234 	add.w	r2, r4, #52	; 0x34
  40544c:	3709      	adds	r7, #9
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  40544e:	7859      	ldrb	r1, [r3, #1]
  405450:	f802 1f01 	strb.w	r1, [r2, #1]!
		if( pcName[ x ] == 0x00 )
  405454:	f813 1f01 	ldrb.w	r1, [r3, #1]!
  405458:	2900      	cmp	r1, #0
  40545a:	f43f af70 	beq.w	40533e <xTaskGenericCreate+0x92>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
  40545e:	42bb      	cmp	r3, r7
  405460:	d1f5      	bne.n	40544e <xTaskGenericCreate+0x1a2>
  405462:	e76c      	b.n	40533e <xTaskGenericCreate+0x92>
				if( xSchedulerRunning == pdFALSE )
  405464:	4b19      	ldr	r3, [pc, #100]	; (4054cc <xTaskGenericCreate+0x220>)
  405466:	681b      	ldr	r3, [r3, #0]
  405468:	2b00      	cmp	r3, #0
  40546a:	d1bb      	bne.n	4053e4 <xTaskGenericCreate+0x138>
					if( pxCurrentTCB->uxPriority <= uxPriority )
  40546c:	4b0a      	ldr	r3, [pc, #40]	; (405498 <xTaskGenericCreate+0x1ec>)
  40546e:	681b      	ldr	r3, [r3, #0]
  405470:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  405472:	429d      	cmp	r5, r3
  405474:	d3b6      	bcc.n	4053e4 <xTaskGenericCreate+0x138>
						pxCurrentTCB = pxNewTCB;
  405476:	4b08      	ldr	r3, [pc, #32]	; (405498 <xTaskGenericCreate+0x1ec>)
  405478:	601c      	str	r4, [r3, #0]
  40547a:	e7b3      	b.n	4053e4 <xTaskGenericCreate+0x138>
			xReturn = pdPASS;
  40547c:	2001      	movs	r0, #1
  40547e:	e7d9      	b.n	405434 <xTaskGenericCreate+0x188>
  405480:	2001      	movs	r0, #1
	return xReturn;
  405482:	e7d7      	b.n	405434 <xTaskGenericCreate+0x188>
  405484:	004049a9 	.word	0x004049a9
  405488:	00407695 	.word	0x00407695
  40548c:	00404701 	.word	0x00404701
  405490:	0040474d 	.word	0x0040474d
  405494:	20400cd4 	.word	0x20400cd4
  405498:	20400c64 	.word	0x20400c64
  40549c:	20400c70 	.word	0x20400c70
  4054a0:	00404601 	.word	0x00404601
  4054a4:	20400d00 	.word	0x20400d00
  4054a8:	20400d1c 	.word	0x20400d1c
  4054ac:	20400d48 	.word	0x20400d48
  4054b0:	20400d34 	.word	0x20400d34
  4054b4:	20400c68 	.word	0x20400c68
  4054b8:	20400c6c 	.word	0x20400c6c
  4054bc:	20400ce0 	.word	0x20400ce0
  4054c0:	20400ce8 	.word	0x20400ce8
  4054c4:	0040461d 	.word	0x0040461d
  4054c8:	00404799 	.word	0x00404799
  4054cc:	20400d30 	.word	0x20400d30
  4054d0:	e000ed04 	.word	0xe000ed04
  4054d4:	004049d9 	.word	0x004049d9
  4054d8:	00404617 	.word	0x00404617
  4054dc:	20400cec 	.word	0x20400cec

004054e0 <vTaskStartScheduler>:
{
  4054e0:	b510      	push	{r4, lr}
  4054e2:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
  4054e4:	2300      	movs	r3, #0
  4054e6:	9303      	str	r3, [sp, #12]
  4054e8:	9302      	str	r3, [sp, #8]
  4054ea:	9301      	str	r3, [sp, #4]
  4054ec:	9300      	str	r3, [sp, #0]
  4054ee:	2282      	movs	r2, #130	; 0x82
  4054f0:	4916      	ldr	r1, [pc, #88]	; (40554c <vTaskStartScheduler+0x6c>)
  4054f2:	4817      	ldr	r0, [pc, #92]	; (405550 <vTaskStartScheduler+0x70>)
  4054f4:	4c17      	ldr	r4, [pc, #92]	; (405554 <vTaskStartScheduler+0x74>)
  4054f6:	47a0      	blx	r4
		if( xReturn == pdPASS )
  4054f8:	2801      	cmp	r0, #1
  4054fa:	d00b      	beq.n	405514 <vTaskStartScheduler+0x34>
		configASSERT( xReturn );
  4054fc:	bb20      	cbnz	r0, 405548 <vTaskStartScheduler+0x68>
  4054fe:	f04f 0380 	mov.w	r3, #128	; 0x80
  405502:	b672      	cpsid	i
  405504:	f383 8811 	msr	BASEPRI, r3
  405508:	f3bf 8f6f 	isb	sy
  40550c:	f3bf 8f4f 	dsb	sy
  405510:	b662      	cpsie	i
  405512:	e7fe      	b.n	405512 <vTaskStartScheduler+0x32>
			xReturn = xTimerCreateTimerTask();
  405514:	4b10      	ldr	r3, [pc, #64]	; (405558 <vTaskStartScheduler+0x78>)
  405516:	4798      	blx	r3
	if( xReturn == pdPASS )
  405518:	2801      	cmp	r0, #1
  40551a:	d1ef      	bne.n	4054fc <vTaskStartScheduler+0x1c>
  40551c:	f04f 0380 	mov.w	r3, #128	; 0x80
  405520:	b672      	cpsid	i
  405522:	f383 8811 	msr	BASEPRI, r3
  405526:	f3bf 8f6f 	isb	sy
  40552a:	f3bf 8f4f 	dsb	sy
  40552e:	b662      	cpsie	i
		xNextTaskUnblockTime = portMAX_DELAY;
  405530:	f04f 32ff 	mov.w	r2, #4294967295
  405534:	4b09      	ldr	r3, [pc, #36]	; (40555c <vTaskStartScheduler+0x7c>)
  405536:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
  405538:	2201      	movs	r2, #1
  40553a:	4b09      	ldr	r3, [pc, #36]	; (405560 <vTaskStartScheduler+0x80>)
  40553c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
  40553e:	2200      	movs	r2, #0
  405540:	4b08      	ldr	r3, [pc, #32]	; (405564 <vTaskStartScheduler+0x84>)
  405542:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
  405544:	4b08      	ldr	r3, [pc, #32]	; (405568 <vTaskStartScheduler+0x88>)
  405546:	4798      	blx	r3
}
  405548:	b004      	add	sp, #16
  40554a:	bd10      	pop	{r4, pc}
  40554c:	0040af60 	.word	0x0040af60
  405550:	00405885 	.word	0x00405885
  405554:	004052ad 	.word	0x004052ad
  405558:	00405ec5 	.word	0x00405ec5
  40555c:	20400d14 	.word	0x20400d14
  405560:	20400d30 	.word	0x20400d30
  405564:	20400d5c 	.word	0x20400d5c
  405568:	00404881 	.word	0x00404881

0040556c <vTaskSuspendAll>:
	++uxSchedulerSuspended;
  40556c:	4a02      	ldr	r2, [pc, #8]	; (405578 <vTaskSuspendAll+0xc>)
  40556e:	6813      	ldr	r3, [r2, #0]
  405570:	3301      	adds	r3, #1
  405572:	6013      	str	r3, [r2, #0]
  405574:	4770      	bx	lr
  405576:	bf00      	nop
  405578:	20400cdc 	.word	0x20400cdc

0040557c <xTaskGetTickCount>:
		xTicks = xTickCount;
  40557c:	4b01      	ldr	r3, [pc, #4]	; (405584 <xTaskGetTickCount+0x8>)
  40557e:	6818      	ldr	r0, [r3, #0]
}
  405580:	4770      	bx	lr
  405582:	bf00      	nop
  405584:	20400d5c 	.word	0x20400d5c

00405588 <xTaskIncrementTick>:
{
  405588:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  40558c:	4b42      	ldr	r3, [pc, #264]	; (405698 <xTaskIncrementTick+0x110>)
  40558e:	681b      	ldr	r3, [r3, #0]
  405590:	2b00      	cmp	r3, #0
  405592:	d178      	bne.n	405686 <xTaskIncrementTick+0xfe>
		++xTickCount;
  405594:	4b41      	ldr	r3, [pc, #260]	; (40569c <xTaskIncrementTick+0x114>)
  405596:	681a      	ldr	r2, [r3, #0]
  405598:	3201      	adds	r2, #1
  40559a:	601a      	str	r2, [r3, #0]
			const TickType_t xConstTickCount = xTickCount;
  40559c:	681e      	ldr	r6, [r3, #0]
			if( xConstTickCount == ( TickType_t ) 0U )
  40559e:	b9d6      	cbnz	r6, 4055d6 <xTaskIncrementTick+0x4e>
				taskSWITCH_DELAYED_LISTS();
  4055a0:	4b3f      	ldr	r3, [pc, #252]	; (4056a0 <xTaskIncrementTick+0x118>)
  4055a2:	681b      	ldr	r3, [r3, #0]
  4055a4:	681b      	ldr	r3, [r3, #0]
  4055a6:	b153      	cbz	r3, 4055be <xTaskIncrementTick+0x36>
  4055a8:	f04f 0380 	mov.w	r3, #128	; 0x80
  4055ac:	b672      	cpsid	i
  4055ae:	f383 8811 	msr	BASEPRI, r3
  4055b2:	f3bf 8f6f 	isb	sy
  4055b6:	f3bf 8f4f 	dsb	sy
  4055ba:	b662      	cpsie	i
  4055bc:	e7fe      	b.n	4055bc <xTaskIncrementTick+0x34>
  4055be:	4a38      	ldr	r2, [pc, #224]	; (4056a0 <xTaskIncrementTick+0x118>)
  4055c0:	6811      	ldr	r1, [r2, #0]
  4055c2:	4b38      	ldr	r3, [pc, #224]	; (4056a4 <xTaskIncrementTick+0x11c>)
  4055c4:	6818      	ldr	r0, [r3, #0]
  4055c6:	6010      	str	r0, [r2, #0]
  4055c8:	6019      	str	r1, [r3, #0]
  4055ca:	4a37      	ldr	r2, [pc, #220]	; (4056a8 <xTaskIncrementTick+0x120>)
  4055cc:	6813      	ldr	r3, [r2, #0]
  4055ce:	3301      	adds	r3, #1
  4055d0:	6013      	str	r3, [r2, #0]
  4055d2:	4b36      	ldr	r3, [pc, #216]	; (4056ac <xTaskIncrementTick+0x124>)
  4055d4:	4798      	blx	r3
			if( xConstTickCount >= xNextTaskUnblockTime )
  4055d6:	4b36      	ldr	r3, [pc, #216]	; (4056b0 <xTaskIncrementTick+0x128>)
  4055d8:	681b      	ldr	r3, [r3, #0]
  4055da:	429e      	cmp	r6, r3
  4055dc:	d218      	bcs.n	405610 <xTaskIncrementTick+0x88>
BaseType_t xSwitchRequired = pdFALSE;
  4055de:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
  4055e0:	4b34      	ldr	r3, [pc, #208]	; (4056b4 <xTaskIncrementTick+0x12c>)
  4055e2:	681b      	ldr	r3, [r3, #0]
  4055e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4055e6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4055ea:	4a33      	ldr	r2, [pc, #204]	; (4056b8 <xTaskIncrementTick+0x130>)
  4055ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
				xSwitchRequired = pdTRUE;
  4055f0:	2b02      	cmp	r3, #2
  4055f2:	bf28      	it	cs
  4055f4:	2401      	movcs	r4, #1
			if( uxPendedTicks == ( UBaseType_t ) 0U )
  4055f6:	4b31      	ldr	r3, [pc, #196]	; (4056bc <xTaskIncrementTick+0x134>)
  4055f8:	681b      	ldr	r3, [r3, #0]
  4055fa:	b90b      	cbnz	r3, 405600 <xTaskIncrementTick+0x78>
				vApplicationTickHook();
  4055fc:	4b30      	ldr	r3, [pc, #192]	; (4056c0 <xTaskIncrementTick+0x138>)
  4055fe:	4798      	blx	r3
		if( xYieldPending != pdFALSE )
  405600:	4b30      	ldr	r3, [pc, #192]	; (4056c4 <xTaskIncrementTick+0x13c>)
  405602:	681b      	ldr	r3, [r3, #0]
			xSwitchRequired = pdTRUE;
  405604:	2b00      	cmp	r3, #0
}
  405606:	bf0c      	ite	eq
  405608:	4620      	moveq	r0, r4
  40560a:	2001      	movne	r0, #1
  40560c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405610:	2400      	movs	r4, #0
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  405612:	f8df 908c 	ldr.w	r9, [pc, #140]	; 4056a0 <xTaskIncrementTick+0x118>
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  405616:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 4056d0 <xTaskIncrementTick+0x148>
						prvAddTaskToReadyList( pxTCB );
  40561a:	4f2b      	ldr	r7, [pc, #172]	; (4056c8 <xTaskIncrementTick+0x140>)
  40561c:	e01f      	b.n	40565e <xTaskIncrementTick+0xd6>
						xNextTaskUnblockTime = portMAX_DELAY;
  40561e:	f04f 32ff 	mov.w	r2, #4294967295
  405622:	4b23      	ldr	r3, [pc, #140]	; (4056b0 <xTaskIncrementTick+0x128>)
  405624:	601a      	str	r2, [r3, #0]
						break;
  405626:	e7db      	b.n	4055e0 <xTaskIncrementTick+0x58>
							xNextTaskUnblockTime = xItemValue;
  405628:	4a21      	ldr	r2, [pc, #132]	; (4056b0 <xTaskIncrementTick+0x128>)
  40562a:	6013      	str	r3, [r2, #0]
							break;
  40562c:	e7d8      	b.n	4055e0 <xTaskIncrementTick+0x58>
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  40562e:	f105 0018 	add.w	r0, r5, #24
  405632:	47c0      	blx	r8
						prvAddTaskToReadyList( pxTCB );
  405634:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
  405636:	683a      	ldr	r2, [r7, #0]
  405638:	2301      	movs	r3, #1
  40563a:	4083      	lsls	r3, r0
  40563c:	4313      	orrs	r3, r2
  40563e:	603b      	str	r3, [r7, #0]
  405640:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  405644:	4651      	mov	r1, sl
  405646:	4b1c      	ldr	r3, [pc, #112]	; (4056b8 <xTaskIncrementTick+0x130>)
  405648:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  40564c:	4b1f      	ldr	r3, [pc, #124]	; (4056cc <xTaskIncrementTick+0x144>)
  40564e:	4798      	blx	r3
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  405650:	4b18      	ldr	r3, [pc, #96]	; (4056b4 <xTaskIncrementTick+0x12c>)
  405652:	681b      	ldr	r3, [r3, #0]
  405654:	6aea      	ldr	r2, [r5, #44]	; 0x2c
  405656:	6adb      	ldr	r3, [r3, #44]	; 0x2c
								xSwitchRequired = pdTRUE;
  405658:	429a      	cmp	r2, r3
  40565a:	bf28      	it	cs
  40565c:	2401      	movcs	r4, #1
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  40565e:	f8d9 3000 	ldr.w	r3, [r9]
  405662:	681b      	ldr	r3, [r3, #0]
  405664:	2b00      	cmp	r3, #0
  405666:	d0da      	beq.n	40561e <xTaskIncrementTick+0x96>
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  405668:	f8d9 3000 	ldr.w	r3, [r9]
  40566c:	68db      	ldr	r3, [r3, #12]
  40566e:	68dd      	ldr	r5, [r3, #12]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  405670:	686b      	ldr	r3, [r5, #4]
						if( xConstTickCount < xItemValue )
  405672:	429e      	cmp	r6, r3
  405674:	d3d8      	bcc.n	405628 <xTaskIncrementTick+0xa0>
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  405676:	f105 0a04 	add.w	sl, r5, #4
  40567a:	4650      	mov	r0, sl
  40567c:	47c0      	blx	r8
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
  40567e:	6aab      	ldr	r3, [r5, #40]	; 0x28
  405680:	2b00      	cmp	r3, #0
  405682:	d1d4      	bne.n	40562e <xTaskIncrementTick+0xa6>
  405684:	e7d6      	b.n	405634 <xTaskIncrementTick+0xac>
		++uxPendedTicks;
  405686:	4a0d      	ldr	r2, [pc, #52]	; (4056bc <xTaskIncrementTick+0x134>)
  405688:	6813      	ldr	r3, [r2, #0]
  40568a:	3301      	adds	r3, #1
  40568c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
  40568e:	4b0c      	ldr	r3, [pc, #48]	; (4056c0 <xTaskIncrementTick+0x138>)
  405690:	4798      	blx	r3
BaseType_t xSwitchRequired = pdFALSE;
  405692:	2400      	movs	r4, #0
  405694:	e7b4      	b.n	405600 <xTaskIncrementTick+0x78>
  405696:	bf00      	nop
  405698:	20400cdc 	.word	0x20400cdc
  40569c:	20400d5c 	.word	0x20400d5c
  4056a0:	20400c68 	.word	0x20400c68
  4056a4:	20400c6c 	.word	0x20400c6c
  4056a8:	20400d18 	.word	0x20400d18
  4056ac:	00405229 	.word	0x00405229
  4056b0:	20400d14 	.word	0x20400d14
  4056b4:	20400c64 	.word	0x20400c64
  4056b8:	20400c70 	.word	0x20400c70
  4056bc:	20400cd8 	.word	0x20400cd8
  4056c0:	004068a9 	.word	0x004068a9
  4056c4:	20400d60 	.word	0x20400d60
  4056c8:	20400ce8 	.word	0x20400ce8
  4056cc:	0040461d 	.word	0x0040461d
  4056d0:	00404669 	.word	0x00404669

004056d4 <xTaskResumeAll>:
{
  4056d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
  4056d8:	4b38      	ldr	r3, [pc, #224]	; (4057bc <xTaskResumeAll+0xe8>)
  4056da:	681b      	ldr	r3, [r3, #0]
  4056dc:	b953      	cbnz	r3, 4056f4 <xTaskResumeAll+0x20>
  4056de:	f04f 0380 	mov.w	r3, #128	; 0x80
  4056e2:	b672      	cpsid	i
  4056e4:	f383 8811 	msr	BASEPRI, r3
  4056e8:	f3bf 8f6f 	isb	sy
  4056ec:	f3bf 8f4f 	dsb	sy
  4056f0:	b662      	cpsie	i
  4056f2:	e7fe      	b.n	4056f2 <xTaskResumeAll+0x1e>
	taskENTER_CRITICAL();
  4056f4:	4b32      	ldr	r3, [pc, #200]	; (4057c0 <xTaskResumeAll+0xec>)
  4056f6:	4798      	blx	r3
		--uxSchedulerSuspended;
  4056f8:	4b30      	ldr	r3, [pc, #192]	; (4057bc <xTaskResumeAll+0xe8>)
  4056fa:	681a      	ldr	r2, [r3, #0]
  4056fc:	3a01      	subs	r2, #1
  4056fe:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  405700:	681b      	ldr	r3, [r3, #0]
  405702:	2b00      	cmp	r3, #0
  405704:	d155      	bne.n	4057b2 <xTaskResumeAll+0xde>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
  405706:	4b2f      	ldr	r3, [pc, #188]	; (4057c4 <xTaskResumeAll+0xf0>)
  405708:	681b      	ldr	r3, [r3, #0]
  40570a:	2b00      	cmp	r3, #0
  40570c:	d132      	bne.n	405774 <xTaskResumeAll+0xa0>
BaseType_t xAlreadyYielded = pdFALSE;
  40570e:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
  405710:	4b2d      	ldr	r3, [pc, #180]	; (4057c8 <xTaskResumeAll+0xf4>)
  405712:	4798      	blx	r3
}
  405714:	4620      	mov	r0, r4
  405716:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
  40571a:	68fb      	ldr	r3, [r7, #12]
  40571c:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  40571e:	f104 0018 	add.w	r0, r4, #24
  405722:	47b0      	blx	r6
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  405724:	f104 0804 	add.w	r8, r4, #4
  405728:	4640      	mov	r0, r8
  40572a:	47b0      	blx	r6
					prvAddTaskToReadyList( pxTCB );
  40572c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  40572e:	682a      	ldr	r2, [r5, #0]
  405730:	2301      	movs	r3, #1
  405732:	4083      	lsls	r3, r0
  405734:	4313      	orrs	r3, r2
  405736:	602b      	str	r3, [r5, #0]
  405738:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  40573c:	4641      	mov	r1, r8
  40573e:	eb09 0080 	add.w	r0, r9, r0, lsl #2
  405742:	4b22      	ldr	r3, [pc, #136]	; (4057cc <xTaskResumeAll+0xf8>)
  405744:	4798      	blx	r3
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  405746:	4b22      	ldr	r3, [pc, #136]	; (4057d0 <xTaskResumeAll+0xfc>)
  405748:	681b      	ldr	r3, [r3, #0]
  40574a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  40574c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40574e:	429a      	cmp	r2, r3
  405750:	d20c      	bcs.n	40576c <xTaskResumeAll+0x98>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  405752:	683b      	ldr	r3, [r7, #0]
  405754:	2b00      	cmp	r3, #0
  405756:	d1e0      	bne.n	40571a <xTaskResumeAll+0x46>
				if( uxPendedTicks > ( UBaseType_t ) 0U )
  405758:	4b1e      	ldr	r3, [pc, #120]	; (4057d4 <xTaskResumeAll+0x100>)
  40575a:	681b      	ldr	r3, [r3, #0]
  40575c:	b1db      	cbz	r3, 405796 <xTaskResumeAll+0xc2>
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  40575e:	4b1d      	ldr	r3, [pc, #116]	; (4057d4 <xTaskResumeAll+0x100>)
  405760:	681b      	ldr	r3, [r3, #0]
  405762:	b1c3      	cbz	r3, 405796 <xTaskResumeAll+0xc2>
						if( xTaskIncrementTick() != pdFALSE )
  405764:	4e1c      	ldr	r6, [pc, #112]	; (4057d8 <xTaskResumeAll+0x104>)
							xYieldPending = pdTRUE;
  405766:	4d1d      	ldr	r5, [pc, #116]	; (4057dc <xTaskResumeAll+0x108>)
						--uxPendedTicks;
  405768:	4c1a      	ldr	r4, [pc, #104]	; (4057d4 <xTaskResumeAll+0x100>)
  40576a:	e00e      	b.n	40578a <xTaskResumeAll+0xb6>
						xYieldPending = pdTRUE;
  40576c:	2201      	movs	r2, #1
  40576e:	4b1b      	ldr	r3, [pc, #108]	; (4057dc <xTaskResumeAll+0x108>)
  405770:	601a      	str	r2, [r3, #0]
  405772:	e7ee      	b.n	405752 <xTaskResumeAll+0x7e>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  405774:	4f1a      	ldr	r7, [pc, #104]	; (4057e0 <xTaskResumeAll+0x10c>)
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  405776:	4e1b      	ldr	r6, [pc, #108]	; (4057e4 <xTaskResumeAll+0x110>)
					prvAddTaskToReadyList( pxTCB );
  405778:	4d1b      	ldr	r5, [pc, #108]	; (4057e8 <xTaskResumeAll+0x114>)
  40577a:	f8df 9074 	ldr.w	r9, [pc, #116]	; 4057f0 <xTaskResumeAll+0x11c>
  40577e:	e7e8      	b.n	405752 <xTaskResumeAll+0x7e>
						--uxPendedTicks;
  405780:	6823      	ldr	r3, [r4, #0]
  405782:	3b01      	subs	r3, #1
  405784:	6023      	str	r3, [r4, #0]
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  405786:	6823      	ldr	r3, [r4, #0]
  405788:	b12b      	cbz	r3, 405796 <xTaskResumeAll+0xc2>
						if( xTaskIncrementTick() != pdFALSE )
  40578a:	47b0      	blx	r6
  40578c:	2800      	cmp	r0, #0
  40578e:	d0f7      	beq.n	405780 <xTaskResumeAll+0xac>
							xYieldPending = pdTRUE;
  405790:	2301      	movs	r3, #1
  405792:	602b      	str	r3, [r5, #0]
  405794:	e7f4      	b.n	405780 <xTaskResumeAll+0xac>
				if( xYieldPending == pdTRUE )
  405796:	4b11      	ldr	r3, [pc, #68]	; (4057dc <xTaskResumeAll+0x108>)
  405798:	681b      	ldr	r3, [r3, #0]
  40579a:	2b01      	cmp	r3, #1
  40579c:	d10b      	bne.n	4057b6 <xTaskResumeAll+0xe2>
					taskYIELD_IF_USING_PREEMPTION();
  40579e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4057a2:	4b12      	ldr	r3, [pc, #72]	; (4057ec <xTaskResumeAll+0x118>)
  4057a4:	601a      	str	r2, [r3, #0]
  4057a6:	f3bf 8f4f 	dsb	sy
  4057aa:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
  4057ae:	2401      	movs	r4, #1
  4057b0:	e7ae      	b.n	405710 <xTaskResumeAll+0x3c>
BaseType_t xAlreadyYielded = pdFALSE;
  4057b2:	2400      	movs	r4, #0
  4057b4:	e7ac      	b.n	405710 <xTaskResumeAll+0x3c>
  4057b6:	2400      	movs	r4, #0
  4057b8:	e7aa      	b.n	405710 <xTaskResumeAll+0x3c>
  4057ba:	bf00      	nop
  4057bc:	20400cdc 	.word	0x20400cdc
  4057c0:	0040474d 	.word	0x0040474d
  4057c4:	20400cd4 	.word	0x20400cd4
  4057c8:	00404799 	.word	0x00404799
  4057cc:	0040461d 	.word	0x0040461d
  4057d0:	20400c64 	.word	0x20400c64
  4057d4:	20400cd8 	.word	0x20400cd8
  4057d8:	00405589 	.word	0x00405589
  4057dc:	20400d60 	.word	0x20400d60
  4057e0:	20400d1c 	.word	0x20400d1c
  4057e4:	00404669 	.word	0x00404669
  4057e8:	20400ce8 	.word	0x20400ce8
  4057ec:	e000ed04 	.word	0xe000ed04
  4057f0:	20400c70 	.word	0x20400c70

004057f4 <vTaskDelay>:
	{
  4057f4:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
  4057f6:	2800      	cmp	r0, #0
  4057f8:	d029      	beq.n	40584e <vTaskDelay+0x5a>
  4057fa:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
  4057fc:	4b18      	ldr	r3, [pc, #96]	; (405860 <vTaskDelay+0x6c>)
  4057fe:	681b      	ldr	r3, [r3, #0]
  405800:	b153      	cbz	r3, 405818 <vTaskDelay+0x24>
  405802:	f04f 0380 	mov.w	r3, #128	; 0x80
  405806:	b672      	cpsid	i
  405808:	f383 8811 	msr	BASEPRI, r3
  40580c:	f3bf 8f6f 	isb	sy
  405810:	f3bf 8f4f 	dsb	sy
  405814:	b662      	cpsie	i
  405816:	e7fe      	b.n	405816 <vTaskDelay+0x22>
			vTaskSuspendAll();
  405818:	4b12      	ldr	r3, [pc, #72]	; (405864 <vTaskDelay+0x70>)
  40581a:	4798      	blx	r3
				xTimeToWake = xTickCount + xTicksToDelay;
  40581c:	4b12      	ldr	r3, [pc, #72]	; (405868 <vTaskDelay+0x74>)
  40581e:	681b      	ldr	r3, [r3, #0]
  405820:	441c      	add	r4, r3
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  405822:	4b12      	ldr	r3, [pc, #72]	; (40586c <vTaskDelay+0x78>)
  405824:	6818      	ldr	r0, [r3, #0]
  405826:	3004      	adds	r0, #4
  405828:	4b11      	ldr	r3, [pc, #68]	; (405870 <vTaskDelay+0x7c>)
  40582a:	4798      	blx	r3
  40582c:	b948      	cbnz	r0, 405842 <vTaskDelay+0x4e>
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  40582e:	4b0f      	ldr	r3, [pc, #60]	; (40586c <vTaskDelay+0x78>)
  405830:	681a      	ldr	r2, [r3, #0]
  405832:	4910      	ldr	r1, [pc, #64]	; (405874 <vTaskDelay+0x80>)
  405834:	680b      	ldr	r3, [r1, #0]
  405836:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  405838:	2201      	movs	r2, #1
  40583a:	4082      	lsls	r2, r0
  40583c:	ea23 0302 	bic.w	r3, r3, r2
  405840:	600b      	str	r3, [r1, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  405842:	4620      	mov	r0, r4
  405844:	4b0c      	ldr	r3, [pc, #48]	; (405878 <vTaskDelay+0x84>)
  405846:	4798      	blx	r3
			xAlreadyYielded = xTaskResumeAll();
  405848:	4b0c      	ldr	r3, [pc, #48]	; (40587c <vTaskDelay+0x88>)
  40584a:	4798      	blx	r3
		if( xAlreadyYielded == pdFALSE )
  40584c:	b938      	cbnz	r0, 40585e <vTaskDelay+0x6a>
			portYIELD_WITHIN_API();
  40584e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  405852:	4b0b      	ldr	r3, [pc, #44]	; (405880 <vTaskDelay+0x8c>)
  405854:	601a      	str	r2, [r3, #0]
  405856:	f3bf 8f4f 	dsb	sy
  40585a:	f3bf 8f6f 	isb	sy
  40585e:	bd10      	pop	{r4, pc}
  405860:	20400cdc 	.word	0x20400cdc
  405864:	0040556d 	.word	0x0040556d
  405868:	20400d5c 	.word	0x20400d5c
  40586c:	20400c64 	.word	0x20400c64
  405870:	00404669 	.word	0x00404669
  405874:	20400ce8 	.word	0x20400ce8
  405878:	00405255 	.word	0x00405255
  40587c:	004056d5 	.word	0x004056d5
  405880:	e000ed04 	.word	0xe000ed04

00405884 <prvIdleTask>:
{
  405884:	b580      	push	{r7, lr}
			vTaskSuspendAll();
  405886:	f8df 8088 	ldr.w	r8, [pc, #136]	; 405910 <prvIdleTask+0x8c>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  40588a:	4e19      	ldr	r6, [pc, #100]	; (4058f0 <prvIdleTask+0x6c>)
				taskYIELD();
  40588c:	f8df 9084 	ldr.w	r9, [pc, #132]	; 405914 <prvIdleTask+0x90>
  405890:	e02a      	b.n	4058e8 <prvIdleTask+0x64>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
  405892:	4b18      	ldr	r3, [pc, #96]	; (4058f4 <prvIdleTask+0x70>)
  405894:	681b      	ldr	r3, [r3, #0]
  405896:	2b01      	cmp	r3, #1
  405898:	d81e      	bhi.n	4058d8 <prvIdleTask+0x54>
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  40589a:	682b      	ldr	r3, [r5, #0]
  40589c:	2b00      	cmp	r3, #0
  40589e:	d0f8      	beq.n	405892 <prvIdleTask+0xe>
			vTaskSuspendAll();
  4058a0:	47c0      	blx	r8
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  4058a2:	6834      	ldr	r4, [r6, #0]
			( void ) xTaskResumeAll();
  4058a4:	47b8      	blx	r7
			if( xListIsEmpty == pdFALSE )
  4058a6:	2c00      	cmp	r4, #0
  4058a8:	d0f7      	beq.n	40589a <prvIdleTask+0x16>
				taskENTER_CRITICAL();
  4058aa:	4b13      	ldr	r3, [pc, #76]	; (4058f8 <prvIdleTask+0x74>)
  4058ac:	4798      	blx	r3
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
  4058ae:	68f3      	ldr	r3, [r6, #12]
  4058b0:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  4058b2:	1d20      	adds	r0, r4, #4
  4058b4:	4b11      	ldr	r3, [pc, #68]	; (4058fc <prvIdleTask+0x78>)
  4058b6:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
  4058b8:	4a11      	ldr	r2, [pc, #68]	; (405900 <prvIdleTask+0x7c>)
  4058ba:	6813      	ldr	r3, [r2, #0]
  4058bc:	3b01      	subs	r3, #1
  4058be:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
  4058c0:	682b      	ldr	r3, [r5, #0]
  4058c2:	3b01      	subs	r3, #1
  4058c4:	602b      	str	r3, [r5, #0]
				taskEXIT_CRITICAL();
  4058c6:	4b0f      	ldr	r3, [pc, #60]	; (405904 <prvIdleTask+0x80>)
  4058c8:	4798      	blx	r3
			vPortFreeAligned( pxTCB->pxStack );
  4058ca:	6b20      	ldr	r0, [r4, #48]	; 0x30
  4058cc:	f8df a048 	ldr.w	sl, [pc, #72]	; 405918 <prvIdleTask+0x94>
  4058d0:	47d0      	blx	sl
		vPortFree( pxTCB );
  4058d2:	4620      	mov	r0, r4
  4058d4:	47d0      	blx	sl
  4058d6:	e7e0      	b.n	40589a <prvIdleTask+0x16>
				taskYIELD();
  4058d8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  4058dc:	f8c9 3000 	str.w	r3, [r9]
  4058e0:	f3bf 8f4f 	dsb	sy
  4058e4:	f3bf 8f6f 	isb	sy
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  4058e8:	4d07      	ldr	r5, [pc, #28]	; (405908 <prvIdleTask+0x84>)
			( void ) xTaskResumeAll();
  4058ea:	4f08      	ldr	r7, [pc, #32]	; (40590c <prvIdleTask+0x88>)
  4058ec:	e7d5      	b.n	40589a <prvIdleTask+0x16>
  4058ee:	bf00      	nop
  4058f0:	20400d48 	.word	0x20400d48
  4058f4:	20400c70 	.word	0x20400c70
  4058f8:	0040474d 	.word	0x0040474d
  4058fc:	00404669 	.word	0x00404669
  405900:	20400cd4 	.word	0x20400cd4
  405904:	00404799 	.word	0x00404799
  405908:	20400ce4 	.word	0x20400ce4
  40590c:	004056d5 	.word	0x004056d5
  405910:	0040556d 	.word	0x0040556d
  405914:	e000ed04 	.word	0xe000ed04
  405918:	004049d9 	.word	0x004049d9

0040591c <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
  40591c:	4b2d      	ldr	r3, [pc, #180]	; (4059d4 <vTaskSwitchContext+0xb8>)
  40591e:	681b      	ldr	r3, [r3, #0]
  405920:	2b00      	cmp	r3, #0
  405922:	d12c      	bne.n	40597e <vTaskSwitchContext+0x62>
{
  405924:	b510      	push	{r4, lr}
		xYieldPending = pdFALSE;
  405926:	2200      	movs	r2, #0
  405928:	4b2b      	ldr	r3, [pc, #172]	; (4059d8 <vTaskSwitchContext+0xbc>)
  40592a:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
  40592c:	4b2b      	ldr	r3, [pc, #172]	; (4059dc <vTaskSwitchContext+0xc0>)
  40592e:	681b      	ldr	r3, [r3, #0]
  405930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  405932:	681a      	ldr	r2, [r3, #0]
  405934:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  405938:	d103      	bne.n	405942 <vTaskSwitchContext+0x26>
  40593a:	685a      	ldr	r2, [r3, #4]
  40593c:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  405940:	d021      	beq.n	405986 <vTaskSwitchContext+0x6a>
  405942:	4b26      	ldr	r3, [pc, #152]	; (4059dc <vTaskSwitchContext+0xc0>)
  405944:	6818      	ldr	r0, [r3, #0]
  405946:	6819      	ldr	r1, [r3, #0]
  405948:	3134      	adds	r1, #52	; 0x34
  40594a:	4b25      	ldr	r3, [pc, #148]	; (4059e0 <vTaskSwitchContext+0xc4>)
  40594c:	4798      	blx	r3
		taskSELECT_HIGHEST_PRIORITY_TASK();
  40594e:	4b25      	ldr	r3, [pc, #148]	; (4059e4 <vTaskSwitchContext+0xc8>)
  405950:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
  405952:	fab3 f383 	clz	r3, r3
  405956:	b2db      	uxtb	r3, r3
  405958:	f1c3 031f 	rsb	r3, r3, #31
  40595c:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  405960:	4a21      	ldr	r2, [pc, #132]	; (4059e8 <vTaskSwitchContext+0xcc>)
  405962:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  405966:	b9ba      	cbnz	r2, 405998 <vTaskSwitchContext+0x7c>
	__asm volatile
  405968:	f04f 0380 	mov.w	r3, #128	; 0x80
  40596c:	b672      	cpsid	i
  40596e:	f383 8811 	msr	BASEPRI, r3
  405972:	f3bf 8f6f 	isb	sy
  405976:	f3bf 8f4f 	dsb	sy
  40597a:	b662      	cpsie	i
  40597c:	e7fe      	b.n	40597c <vTaskSwitchContext+0x60>
		xYieldPending = pdTRUE;
  40597e:	2201      	movs	r2, #1
  405980:	4b15      	ldr	r3, [pc, #84]	; (4059d8 <vTaskSwitchContext+0xbc>)
  405982:	601a      	str	r2, [r3, #0]
  405984:	4770      	bx	lr
		taskCHECK_FOR_STACK_OVERFLOW();
  405986:	689a      	ldr	r2, [r3, #8]
  405988:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  40598c:	d1d9      	bne.n	405942 <vTaskSwitchContext+0x26>
  40598e:	68db      	ldr	r3, [r3, #12]
  405990:	f1b3 3fa5 	cmp.w	r3, #2779096485	; 0xa5a5a5a5
  405994:	d1d5      	bne.n	405942 <vTaskSwitchContext+0x26>
  405996:	e7da      	b.n	40594e <vTaskSwitchContext+0x32>
		taskSELECT_HIGHEST_PRIORITY_TASK();
  405998:	4a13      	ldr	r2, [pc, #76]	; (4059e8 <vTaskSwitchContext+0xcc>)
  40599a:	0099      	lsls	r1, r3, #2
  40599c:	18c8      	adds	r0, r1, r3
  40599e:	eb02 0080 	add.w	r0, r2, r0, lsl #2
  4059a2:	6844      	ldr	r4, [r0, #4]
  4059a4:	6864      	ldr	r4, [r4, #4]
  4059a6:	6044      	str	r4, [r0, #4]
  4059a8:	4419      	add	r1, r3
  4059aa:	4602      	mov	r2, r0
  4059ac:	3208      	adds	r2, #8
  4059ae:	4294      	cmp	r4, r2
  4059b0:	d009      	beq.n	4059c6 <vTaskSwitchContext+0xaa>
  4059b2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4059b6:	4a0c      	ldr	r2, [pc, #48]	; (4059e8 <vTaskSwitchContext+0xcc>)
  4059b8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  4059bc:	685b      	ldr	r3, [r3, #4]
  4059be:	68da      	ldr	r2, [r3, #12]
  4059c0:	4b06      	ldr	r3, [pc, #24]	; (4059dc <vTaskSwitchContext+0xc0>)
  4059c2:	601a      	str	r2, [r3, #0]
  4059c4:	bd10      	pop	{r4, pc}
  4059c6:	6860      	ldr	r0, [r4, #4]
  4059c8:	4a07      	ldr	r2, [pc, #28]	; (4059e8 <vTaskSwitchContext+0xcc>)
  4059ca:	eb02 0281 	add.w	r2, r2, r1, lsl #2
  4059ce:	6050      	str	r0, [r2, #4]
  4059d0:	e7ef      	b.n	4059b2 <vTaskSwitchContext+0x96>
  4059d2:	bf00      	nop
  4059d4:	20400cdc 	.word	0x20400cdc
  4059d8:	20400d60 	.word	0x20400d60
  4059dc:	20400c64 	.word	0x20400c64
  4059e0:	00406891 	.word	0x00406891
  4059e4:	20400ce8 	.word	0x20400ce8
  4059e8:	20400c70 	.word	0x20400c70

004059ec <vTaskPlaceOnEventList>:
{
  4059ec:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxEventList );
  4059ee:	b1e0      	cbz	r0, 405a2a <vTaskPlaceOnEventList+0x3e>
  4059f0:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  4059f2:	4d17      	ldr	r5, [pc, #92]	; (405a50 <vTaskPlaceOnEventList+0x64>)
  4059f4:	6829      	ldr	r1, [r5, #0]
  4059f6:	3118      	adds	r1, #24
  4059f8:	4b16      	ldr	r3, [pc, #88]	; (405a54 <vTaskPlaceOnEventList+0x68>)
  4059fa:	4798      	blx	r3
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  4059fc:	6828      	ldr	r0, [r5, #0]
  4059fe:	3004      	adds	r0, #4
  405a00:	4b15      	ldr	r3, [pc, #84]	; (405a58 <vTaskPlaceOnEventList+0x6c>)
  405a02:	4798      	blx	r3
  405a04:	b940      	cbnz	r0, 405a18 <vTaskPlaceOnEventList+0x2c>
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  405a06:	682a      	ldr	r2, [r5, #0]
  405a08:	4914      	ldr	r1, [pc, #80]	; (405a5c <vTaskPlaceOnEventList+0x70>)
  405a0a:	680b      	ldr	r3, [r1, #0]
  405a0c:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  405a0e:	2201      	movs	r2, #1
  405a10:	4082      	lsls	r2, r0
  405a12:	ea23 0302 	bic.w	r3, r3, r2
  405a16:	600b      	str	r3, [r1, #0]
		if( xTicksToWait == portMAX_DELAY )
  405a18:	f1b4 3fff 	cmp.w	r4, #4294967295
  405a1c:	d010      	beq.n	405a40 <vTaskPlaceOnEventList+0x54>
			xTimeToWake = xTickCount + xTicksToWait;
  405a1e:	4b10      	ldr	r3, [pc, #64]	; (405a60 <vTaskPlaceOnEventList+0x74>)
  405a20:	6818      	ldr	r0, [r3, #0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  405a22:	4420      	add	r0, r4
  405a24:	4b0f      	ldr	r3, [pc, #60]	; (405a64 <vTaskPlaceOnEventList+0x78>)
  405a26:	4798      	blx	r3
  405a28:	bd38      	pop	{r3, r4, r5, pc}
  405a2a:	f04f 0380 	mov.w	r3, #128	; 0x80
  405a2e:	b672      	cpsid	i
  405a30:	f383 8811 	msr	BASEPRI, r3
  405a34:	f3bf 8f6f 	isb	sy
  405a38:	f3bf 8f4f 	dsb	sy
  405a3c:	b662      	cpsie	i
  405a3e:	e7fe      	b.n	405a3e <vTaskPlaceOnEventList+0x52>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  405a40:	4b03      	ldr	r3, [pc, #12]	; (405a50 <vTaskPlaceOnEventList+0x64>)
  405a42:	6819      	ldr	r1, [r3, #0]
  405a44:	3104      	adds	r1, #4
  405a46:	4808      	ldr	r0, [pc, #32]	; (405a68 <vTaskPlaceOnEventList+0x7c>)
  405a48:	4b08      	ldr	r3, [pc, #32]	; (405a6c <vTaskPlaceOnEventList+0x80>)
  405a4a:	4798      	blx	r3
  405a4c:	bd38      	pop	{r3, r4, r5, pc}
  405a4e:	bf00      	nop
  405a50:	20400c64 	.word	0x20400c64
  405a54:	00404635 	.word	0x00404635
  405a58:	00404669 	.word	0x00404669
  405a5c:	20400ce8 	.word	0x20400ce8
  405a60:	20400d5c 	.word	0x20400d5c
  405a64:	00405255 	.word	0x00405255
  405a68:	20400d34 	.word	0x20400d34
  405a6c:	0040461d 	.word	0x0040461d

00405a70 <vTaskPlaceOnEventListRestricted>:
		configASSERT( pxEventList );
  405a70:	b1e8      	cbz	r0, 405aae <vTaskPlaceOnEventListRestricted+0x3e>
	{
  405a72:	b570      	push	{r4, r5, r6, lr}
  405a74:	4615      	mov	r5, r2
  405a76:	460c      	mov	r4, r1
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  405a78:	4e16      	ldr	r6, [pc, #88]	; (405ad4 <vTaskPlaceOnEventListRestricted+0x64>)
  405a7a:	6831      	ldr	r1, [r6, #0]
  405a7c:	3118      	adds	r1, #24
  405a7e:	4b16      	ldr	r3, [pc, #88]	; (405ad8 <vTaskPlaceOnEventListRestricted+0x68>)
  405a80:	4798      	blx	r3
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  405a82:	6830      	ldr	r0, [r6, #0]
  405a84:	3004      	adds	r0, #4
  405a86:	4b15      	ldr	r3, [pc, #84]	; (405adc <vTaskPlaceOnEventListRestricted+0x6c>)
  405a88:	4798      	blx	r3
  405a8a:	b940      	cbnz	r0, 405a9e <vTaskPlaceOnEventListRestricted+0x2e>
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  405a8c:	6832      	ldr	r2, [r6, #0]
  405a8e:	4914      	ldr	r1, [pc, #80]	; (405ae0 <vTaskPlaceOnEventListRestricted+0x70>)
  405a90:	680b      	ldr	r3, [r1, #0]
  405a92:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  405a94:	2201      	movs	r2, #1
  405a96:	4082      	lsls	r2, r0
  405a98:	ea23 0302 	bic.w	r3, r3, r2
  405a9c:	600b      	str	r3, [r1, #0]
			if( xWaitIndefinitely == pdTRUE )
  405a9e:	2d01      	cmp	r5, #1
  405aa0:	d010      	beq.n	405ac4 <vTaskPlaceOnEventListRestricted+0x54>
				xTimeToWake = xTickCount + xTicksToWait;
  405aa2:	4b10      	ldr	r3, [pc, #64]	; (405ae4 <vTaskPlaceOnEventListRestricted+0x74>)
  405aa4:	6818      	ldr	r0, [r3, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  405aa6:	4420      	add	r0, r4
  405aa8:	4b0f      	ldr	r3, [pc, #60]	; (405ae8 <vTaskPlaceOnEventListRestricted+0x78>)
  405aaa:	4798      	blx	r3
  405aac:	bd70      	pop	{r4, r5, r6, pc}
  405aae:	f04f 0380 	mov.w	r3, #128	; 0x80
  405ab2:	b672      	cpsid	i
  405ab4:	f383 8811 	msr	BASEPRI, r3
  405ab8:	f3bf 8f6f 	isb	sy
  405abc:	f3bf 8f4f 	dsb	sy
  405ac0:	b662      	cpsie	i
  405ac2:	e7fe      	b.n	405ac2 <vTaskPlaceOnEventListRestricted+0x52>
				vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  405ac4:	4b03      	ldr	r3, [pc, #12]	; (405ad4 <vTaskPlaceOnEventListRestricted+0x64>)
  405ac6:	6819      	ldr	r1, [r3, #0]
  405ac8:	3104      	adds	r1, #4
  405aca:	4808      	ldr	r0, [pc, #32]	; (405aec <vTaskPlaceOnEventListRestricted+0x7c>)
  405acc:	4b02      	ldr	r3, [pc, #8]	; (405ad8 <vTaskPlaceOnEventListRestricted+0x68>)
  405ace:	4798      	blx	r3
  405ad0:	bd70      	pop	{r4, r5, r6, pc}
  405ad2:	bf00      	nop
  405ad4:	20400c64 	.word	0x20400c64
  405ad8:	0040461d 	.word	0x0040461d
  405adc:	00404669 	.word	0x00404669
  405ae0:	20400ce8 	.word	0x20400ce8
  405ae4:	20400d5c 	.word	0x20400d5c
  405ae8:	00405255 	.word	0x00405255
  405aec:	20400d34 	.word	0x20400d34

00405af0 <xTaskRemoveFromEventList>:
{
  405af0:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
  405af2:	68c3      	ldr	r3, [r0, #12]
  405af4:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
  405af6:	b324      	cbz	r4, 405b42 <xTaskRemoveFromEventList+0x52>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
  405af8:	f104 0518 	add.w	r5, r4, #24
  405afc:	4628      	mov	r0, r5
  405afe:	4b1a      	ldr	r3, [pc, #104]	; (405b68 <xTaskRemoveFromEventList+0x78>)
  405b00:	4798      	blx	r3
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  405b02:	4b1a      	ldr	r3, [pc, #104]	; (405b6c <xTaskRemoveFromEventList+0x7c>)
  405b04:	681b      	ldr	r3, [r3, #0]
  405b06:	bb3b      	cbnz	r3, 405b58 <xTaskRemoveFromEventList+0x68>
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
  405b08:	1d25      	adds	r5, r4, #4
  405b0a:	4628      	mov	r0, r5
  405b0c:	4b16      	ldr	r3, [pc, #88]	; (405b68 <xTaskRemoveFromEventList+0x78>)
  405b0e:	4798      	blx	r3
		prvAddTaskToReadyList( pxUnblockedTCB );
  405b10:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  405b12:	4a17      	ldr	r2, [pc, #92]	; (405b70 <xTaskRemoveFromEventList+0x80>)
  405b14:	6811      	ldr	r1, [r2, #0]
  405b16:	2301      	movs	r3, #1
  405b18:	4083      	lsls	r3, r0
  405b1a:	430b      	orrs	r3, r1
  405b1c:	6013      	str	r3, [r2, #0]
  405b1e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  405b22:	4629      	mov	r1, r5
  405b24:	4b13      	ldr	r3, [pc, #76]	; (405b74 <xTaskRemoveFromEventList+0x84>)
  405b26:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  405b2a:	4b13      	ldr	r3, [pc, #76]	; (405b78 <xTaskRemoveFromEventList+0x88>)
  405b2c:	4798      	blx	r3
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
  405b2e:	4b13      	ldr	r3, [pc, #76]	; (405b7c <xTaskRemoveFromEventList+0x8c>)
  405b30:	681b      	ldr	r3, [r3, #0]
  405b32:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  405b34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  405b36:	429a      	cmp	r2, r3
  405b38:	d913      	bls.n	405b62 <xTaskRemoveFromEventList+0x72>
		xYieldPending = pdTRUE;
  405b3a:	2001      	movs	r0, #1
  405b3c:	4b10      	ldr	r3, [pc, #64]	; (405b80 <xTaskRemoveFromEventList+0x90>)
  405b3e:	6018      	str	r0, [r3, #0]
  405b40:	bd38      	pop	{r3, r4, r5, pc}
  405b42:	f04f 0380 	mov.w	r3, #128	; 0x80
  405b46:	b672      	cpsid	i
  405b48:	f383 8811 	msr	BASEPRI, r3
  405b4c:	f3bf 8f6f 	isb	sy
  405b50:	f3bf 8f4f 	dsb	sy
  405b54:	b662      	cpsie	i
  405b56:	e7fe      	b.n	405b56 <xTaskRemoveFromEventList+0x66>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  405b58:	4629      	mov	r1, r5
  405b5a:	480a      	ldr	r0, [pc, #40]	; (405b84 <xTaskRemoveFromEventList+0x94>)
  405b5c:	4b06      	ldr	r3, [pc, #24]	; (405b78 <xTaskRemoveFromEventList+0x88>)
  405b5e:	4798      	blx	r3
  405b60:	e7e5      	b.n	405b2e <xTaskRemoveFromEventList+0x3e>
		xReturn = pdFALSE;
  405b62:	2000      	movs	r0, #0
}
  405b64:	bd38      	pop	{r3, r4, r5, pc}
  405b66:	bf00      	nop
  405b68:	00404669 	.word	0x00404669
  405b6c:	20400cdc 	.word	0x20400cdc
  405b70:	20400ce8 	.word	0x20400ce8
  405b74:	20400c70 	.word	0x20400c70
  405b78:	0040461d 	.word	0x0040461d
  405b7c:	20400c64 	.word	0x20400c64
  405b80:	20400d60 	.word	0x20400d60
  405b84:	20400d1c 	.word	0x20400d1c

00405b88 <vTaskSetTimeOutState>:
	configASSERT( pxTimeOut );
  405b88:	b130      	cbz	r0, 405b98 <vTaskSetTimeOutState+0x10>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  405b8a:	4a09      	ldr	r2, [pc, #36]	; (405bb0 <vTaskSetTimeOutState+0x28>)
  405b8c:	6812      	ldr	r2, [r2, #0]
  405b8e:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  405b90:	4a08      	ldr	r2, [pc, #32]	; (405bb4 <vTaskSetTimeOutState+0x2c>)
  405b92:	6812      	ldr	r2, [r2, #0]
  405b94:	6042      	str	r2, [r0, #4]
  405b96:	4770      	bx	lr
  405b98:	f04f 0380 	mov.w	r3, #128	; 0x80
  405b9c:	b672      	cpsid	i
  405b9e:	f383 8811 	msr	BASEPRI, r3
  405ba2:	f3bf 8f6f 	isb	sy
  405ba6:	f3bf 8f4f 	dsb	sy
  405baa:	b662      	cpsie	i
  405bac:	e7fe      	b.n	405bac <vTaskSetTimeOutState+0x24>
  405bae:	bf00      	nop
  405bb0:	20400d18 	.word	0x20400d18
  405bb4:	20400d5c 	.word	0x20400d5c

00405bb8 <xTaskCheckForTimeOut>:
{
  405bb8:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxTimeOut );
  405bba:	b1c0      	cbz	r0, 405bee <xTaskCheckForTimeOut+0x36>
  405bbc:	4604      	mov	r4, r0
	configASSERT( pxTicksToWait );
  405bbe:	b309      	cbz	r1, 405c04 <xTaskCheckForTimeOut+0x4c>
  405bc0:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
  405bc2:	4b1d      	ldr	r3, [pc, #116]	; (405c38 <xTaskCheckForTimeOut+0x80>)
  405bc4:	4798      	blx	r3
		const TickType_t xConstTickCount = xTickCount;
  405bc6:	4b1d      	ldr	r3, [pc, #116]	; (405c3c <xTaskCheckForTimeOut+0x84>)
  405bc8:	681a      	ldr	r2, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
  405bca:	682b      	ldr	r3, [r5, #0]
  405bcc:	f1b3 3fff 	cmp.w	r3, #4294967295
  405bd0:	d02e      	beq.n	405c30 <xTaskCheckForTimeOut+0x78>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
  405bd2:	491b      	ldr	r1, [pc, #108]	; (405c40 <xTaskCheckForTimeOut+0x88>)
  405bd4:	6809      	ldr	r1, [r1, #0]
  405bd6:	6820      	ldr	r0, [r4, #0]
  405bd8:	4288      	cmp	r0, r1
  405bda:	d002      	beq.n	405be2 <xTaskCheckForTimeOut+0x2a>
  405bdc:	6861      	ldr	r1, [r4, #4]
  405bde:	428a      	cmp	r2, r1
  405be0:	d228      	bcs.n	405c34 <xTaskCheckForTimeOut+0x7c>
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
  405be2:	6861      	ldr	r1, [r4, #4]
  405be4:	1a50      	subs	r0, r2, r1
  405be6:	4283      	cmp	r3, r0
  405be8:	d817      	bhi.n	405c1a <xTaskCheckForTimeOut+0x62>
			xReturn = pdTRUE;
  405bea:	2401      	movs	r4, #1
  405bec:	e01c      	b.n	405c28 <xTaskCheckForTimeOut+0x70>
  405bee:	f04f 0380 	mov.w	r3, #128	; 0x80
  405bf2:	b672      	cpsid	i
  405bf4:	f383 8811 	msr	BASEPRI, r3
  405bf8:	f3bf 8f6f 	isb	sy
  405bfc:	f3bf 8f4f 	dsb	sy
  405c00:	b662      	cpsie	i
  405c02:	e7fe      	b.n	405c02 <xTaskCheckForTimeOut+0x4a>
  405c04:	f04f 0380 	mov.w	r3, #128	; 0x80
  405c08:	b672      	cpsid	i
  405c0a:	f383 8811 	msr	BASEPRI, r3
  405c0e:	f3bf 8f6f 	isb	sy
  405c12:	f3bf 8f4f 	dsb	sy
  405c16:	b662      	cpsie	i
  405c18:	e7fe      	b.n	405c18 <xTaskCheckForTimeOut+0x60>
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
  405c1a:	1a9b      	subs	r3, r3, r2
  405c1c:	440b      	add	r3, r1
  405c1e:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
  405c20:	4620      	mov	r0, r4
  405c22:	4b08      	ldr	r3, [pc, #32]	; (405c44 <xTaskCheckForTimeOut+0x8c>)
  405c24:	4798      	blx	r3
			xReturn = pdFALSE;
  405c26:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
  405c28:	4b07      	ldr	r3, [pc, #28]	; (405c48 <xTaskCheckForTimeOut+0x90>)
  405c2a:	4798      	blx	r3
}
  405c2c:	4620      	mov	r0, r4
  405c2e:	bd38      	pop	{r3, r4, r5, pc}
				xReturn = pdFALSE;
  405c30:	2400      	movs	r4, #0
  405c32:	e7f9      	b.n	405c28 <xTaskCheckForTimeOut+0x70>
			xReturn = pdTRUE;
  405c34:	2401      	movs	r4, #1
  405c36:	e7f7      	b.n	405c28 <xTaskCheckForTimeOut+0x70>
  405c38:	0040474d 	.word	0x0040474d
  405c3c:	20400d5c 	.word	0x20400d5c
  405c40:	20400d18 	.word	0x20400d18
  405c44:	00405b89 	.word	0x00405b89
  405c48:	00404799 	.word	0x00404799

00405c4c <vTaskMissedYield>:
	xYieldPending = pdTRUE;
  405c4c:	2201      	movs	r2, #1
  405c4e:	4b01      	ldr	r3, [pc, #4]	; (405c54 <vTaskMissedYield+0x8>)
  405c50:	601a      	str	r2, [r3, #0]
  405c52:	4770      	bx	lr
  405c54:	20400d60 	.word	0x20400d60

00405c58 <xTaskGetSchedulerState>:

	BaseType_t xTaskGetSchedulerState( void )
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
  405c58:	4b05      	ldr	r3, [pc, #20]	; (405c70 <xTaskGetSchedulerState+0x18>)
  405c5a:	681b      	ldr	r3, [r3, #0]
  405c5c:	b133      	cbz	r3, 405c6c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  405c5e:	4b05      	ldr	r3, [pc, #20]	; (405c74 <xTaskGetSchedulerState+0x1c>)
  405c60:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
  405c62:	2b00      	cmp	r3, #0
  405c64:	bf0c      	ite	eq
  405c66:	2002      	moveq	r0, #2
  405c68:	2000      	movne	r0, #0
  405c6a:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
  405c6c:	2001      	movs	r0, #1
			}
		}

		return xReturn;
	}
  405c6e:	4770      	bx	lr
  405c70:	20400d30 	.word	0x20400d30
  405c74:	20400cdc 	.word	0x20400cdc

00405c78 <vTaskPriorityInherit>:
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
  405c78:	2800      	cmp	r0, #0
  405c7a:	d044      	beq.n	405d06 <vTaskPriorityInherit+0x8e>
	{
  405c7c:	b538      	push	{r3, r4, r5, lr}
  405c7e:	4604      	mov	r4, r0
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
  405c80:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  405c82:	4921      	ldr	r1, [pc, #132]	; (405d08 <vTaskPriorityInherit+0x90>)
  405c84:	6809      	ldr	r1, [r1, #0]
  405c86:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  405c88:	428a      	cmp	r2, r1
  405c8a:	d214      	bcs.n	405cb6 <vTaskPriorityInherit+0x3e>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
  405c8c:	6981      	ldr	r1, [r0, #24]
  405c8e:	2900      	cmp	r1, #0
  405c90:	db05      	blt.n	405c9e <vTaskPriorityInherit+0x26>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  405c92:	491d      	ldr	r1, [pc, #116]	; (405d08 <vTaskPriorityInherit+0x90>)
  405c94:	6809      	ldr	r1, [r1, #0]
  405c96:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  405c98:	f1c1 0105 	rsb	r1, r1, #5
  405c9c:	6181      	str	r1, [r0, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
  405c9e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  405ca2:	491a      	ldr	r1, [pc, #104]	; (405d0c <vTaskPriorityInherit+0x94>)
  405ca4:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  405ca8:	6961      	ldr	r1, [r4, #20]
  405caa:	4291      	cmp	r1, r2
  405cac:	d004      	beq.n	405cb8 <vTaskPriorityInherit+0x40>
					prvAddTaskToReadyList( pxTCB );
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  405cae:	4a16      	ldr	r2, [pc, #88]	; (405d08 <vTaskPriorityInherit+0x90>)
  405cb0:	6812      	ldr	r2, [r2, #0]
  405cb2:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
  405cb4:	62e2      	str	r2, [r4, #44]	; 0x2c
  405cb6:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  405cb8:	1d25      	adds	r5, r4, #4
  405cba:	4628      	mov	r0, r5
  405cbc:	4b14      	ldr	r3, [pc, #80]	; (405d10 <vTaskPriorityInherit+0x98>)
  405cbe:	4798      	blx	r3
  405cc0:	b970      	cbnz	r0, 405ce0 <vTaskPriorityInherit+0x68>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  405cc2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  405cc4:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  405cc8:	4a10      	ldr	r2, [pc, #64]	; (405d0c <vTaskPriorityInherit+0x94>)
  405cca:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  405cce:	b93a      	cbnz	r2, 405ce0 <vTaskPriorityInherit+0x68>
  405cd0:	4810      	ldr	r0, [pc, #64]	; (405d14 <vTaskPriorityInherit+0x9c>)
  405cd2:	6802      	ldr	r2, [r0, #0]
  405cd4:	2101      	movs	r1, #1
  405cd6:	fa01 f303 	lsl.w	r3, r1, r3
  405cda:	ea22 0303 	bic.w	r3, r2, r3
  405cde:	6003      	str	r3, [r0, #0]
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  405ce0:	4b09      	ldr	r3, [pc, #36]	; (405d08 <vTaskPriorityInherit+0x90>)
  405ce2:	681b      	ldr	r3, [r3, #0]
  405ce4:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
  405ce6:	62e0      	str	r0, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
  405ce8:	4a0a      	ldr	r2, [pc, #40]	; (405d14 <vTaskPriorityInherit+0x9c>)
  405cea:	6811      	ldr	r1, [r2, #0]
  405cec:	2301      	movs	r3, #1
  405cee:	4083      	lsls	r3, r0
  405cf0:	430b      	orrs	r3, r1
  405cf2:	6013      	str	r3, [r2, #0]
  405cf4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  405cf8:	4629      	mov	r1, r5
  405cfa:	4b04      	ldr	r3, [pc, #16]	; (405d0c <vTaskPriorityInherit+0x94>)
  405cfc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  405d00:	4b05      	ldr	r3, [pc, #20]	; (405d18 <vTaskPriorityInherit+0xa0>)
  405d02:	4798      	blx	r3
  405d04:	bd38      	pop	{r3, r4, r5, pc}
  405d06:	4770      	bx	lr
  405d08:	20400c64 	.word	0x20400c64
  405d0c:	20400c70 	.word	0x20400c70
  405d10:	00404669 	.word	0x00404669
  405d14:	20400ce8 	.word	0x20400ce8
  405d18:	0040461d 	.word	0x0040461d

00405d1c <xTaskPriorityDisinherit>:
	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;

		if( pxMutexHolder != NULL )
  405d1c:	2800      	cmp	r0, #0
  405d1e:	d04d      	beq.n	405dbc <xTaskPriorityDisinherit+0xa0>
	{
  405d20:	b538      	push	{r3, r4, r5, lr}
  405d22:	4604      	mov	r4, r0
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
  405d24:	4a27      	ldr	r2, [pc, #156]	; (405dc4 <xTaskPriorityDisinherit+0xa8>)
  405d26:	6812      	ldr	r2, [r2, #0]
  405d28:	4290      	cmp	r0, r2
  405d2a:	d00a      	beq.n	405d42 <xTaskPriorityDisinherit+0x26>
  405d2c:	f04f 0380 	mov.w	r3, #128	; 0x80
  405d30:	b672      	cpsid	i
  405d32:	f383 8811 	msr	BASEPRI, r3
  405d36:	f3bf 8f6f 	isb	sy
  405d3a:	f3bf 8f4f 	dsb	sy
  405d3e:	b662      	cpsie	i
  405d40:	e7fe      	b.n	405d40 <xTaskPriorityDisinherit+0x24>

			configASSERT( pxTCB->uxMutexesHeld );
  405d42:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  405d44:	b952      	cbnz	r2, 405d5c <xTaskPriorityDisinherit+0x40>
  405d46:	f04f 0380 	mov.w	r3, #128	; 0x80
  405d4a:	b672      	cpsid	i
  405d4c:	f383 8811 	msr	BASEPRI, r3
  405d50:	f3bf 8f6f 	isb	sy
  405d54:	f3bf 8f4f 	dsb	sy
  405d58:	b662      	cpsie	i
  405d5a:	e7fe      	b.n	405d5a <xTaskPriorityDisinherit+0x3e>
			( pxTCB->uxMutexesHeld )--;
  405d5c:	3a01      	subs	r2, #1
  405d5e:	64c2      	str	r2, [r0, #76]	; 0x4c

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
  405d60:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
  405d62:	6ca1      	ldr	r1, [r4, #72]	; 0x48
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
  405d64:	4288      	cmp	r0, r1
  405d66:	d02b      	beq.n	405dc0 <xTaskPriorityDisinherit+0xa4>
  405d68:	bb52      	cbnz	r2, 405dc0 <xTaskPriorityDisinherit+0xa4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  405d6a:	1d25      	adds	r5, r4, #4
  405d6c:	4628      	mov	r0, r5
  405d6e:	4b16      	ldr	r3, [pc, #88]	; (405dc8 <xTaskPriorityDisinherit+0xac>)
  405d70:	4798      	blx	r3
  405d72:	b968      	cbnz	r0, 405d90 <xTaskPriorityDisinherit+0x74>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  405d74:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  405d76:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  405d7a:	4b14      	ldr	r3, [pc, #80]	; (405dcc <xTaskPriorityDisinherit+0xb0>)
  405d7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  405d80:	b933      	cbnz	r3, 405d90 <xTaskPriorityDisinherit+0x74>
  405d82:	4813      	ldr	r0, [pc, #76]	; (405dd0 <xTaskPriorityDisinherit+0xb4>)
  405d84:	6803      	ldr	r3, [r0, #0]
  405d86:	2201      	movs	r2, #1
  405d88:	408a      	lsls	r2, r1
  405d8a:	ea23 0302 	bic.w	r3, r3, r2
  405d8e:	6003      	str	r3, [r0, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
  405d90:	6ca0      	ldr	r0, [r4, #72]	; 0x48
  405d92:	62e0      	str	r0, [r4, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  405d94:	f1c0 0305 	rsb	r3, r0, #5
  405d98:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
  405d9a:	4a0d      	ldr	r2, [pc, #52]	; (405dd0 <xTaskPriorityDisinherit+0xb4>)
  405d9c:	6811      	ldr	r1, [r2, #0]
  405d9e:	2401      	movs	r4, #1
  405da0:	fa04 f300 	lsl.w	r3, r4, r0
  405da4:	430b      	orrs	r3, r1
  405da6:	6013      	str	r3, [r2, #0]
  405da8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  405dac:	4629      	mov	r1, r5
  405dae:	4b07      	ldr	r3, [pc, #28]	; (405dcc <xTaskPriorityDisinherit+0xb0>)
  405db0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  405db4:	4b07      	ldr	r3, [pc, #28]	; (405dd4 <xTaskPriorityDisinherit+0xb8>)
  405db6:	4798      	blx	r3
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
  405db8:	4620      	mov	r0, r4
  405dba:	bd38      	pop	{r3, r4, r5, pc}
	BaseType_t xReturn = pdFALSE;
  405dbc:	2000      	movs	r0, #0
  405dbe:	4770      	bx	lr
  405dc0:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  405dc2:	bd38      	pop	{r3, r4, r5, pc}
  405dc4:	20400c64 	.word	0x20400c64
  405dc8:	00404669 	.word	0x00404669
  405dcc:	20400c70 	.word	0x20400c70
  405dd0:	20400ce8 	.word	0x20400ce8
  405dd4:	0040461d 	.word	0x0040461d

00405dd8 <pvTaskIncrementMutexHeldCount>:

	void *pvTaskIncrementMutexHeldCount( void )
	{
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
  405dd8:	4b05      	ldr	r3, [pc, #20]	; (405df0 <pvTaskIncrementMutexHeldCount+0x18>)
  405dda:	681b      	ldr	r3, [r3, #0]
  405ddc:	b123      	cbz	r3, 405de8 <pvTaskIncrementMutexHeldCount+0x10>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
  405dde:	4b04      	ldr	r3, [pc, #16]	; (405df0 <pvTaskIncrementMutexHeldCount+0x18>)
  405de0:	681a      	ldr	r2, [r3, #0]
  405de2:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
  405de4:	3301      	adds	r3, #1
  405de6:	64d3      	str	r3, [r2, #76]	; 0x4c
		}

		return pxCurrentTCB;
  405de8:	4b01      	ldr	r3, [pc, #4]	; (405df0 <pvTaskIncrementMutexHeldCount+0x18>)
  405dea:	6818      	ldr	r0, [r3, #0]
	}
  405dec:	4770      	bx	lr
  405dee:	bf00      	nop
  405df0:	20400c64 	.word	0x20400c64

00405df4 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
  405df4:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
  405df6:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  405df8:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
  405dfa:	4291      	cmp	r1, r2
  405dfc:	d80c      	bhi.n	405e18 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
  405dfe:	1ad2      	subs	r2, r2, r3
  405e00:	6983      	ldr	r3, [r0, #24]
  405e02:	429a      	cmp	r2, r3
  405e04:	d301      	bcc.n	405e0a <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
  405e06:	2001      	movs	r0, #1
  405e08:	bd08      	pop	{r3, pc}
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
  405e0a:	1d01      	adds	r1, r0, #4
  405e0c:	4b09      	ldr	r3, [pc, #36]	; (405e34 <prvInsertTimerInActiveList+0x40>)
  405e0e:	6818      	ldr	r0, [r3, #0]
  405e10:	4b09      	ldr	r3, [pc, #36]	; (405e38 <prvInsertTimerInActiveList+0x44>)
  405e12:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
  405e14:	2000      	movs	r0, #0
  405e16:	bd08      	pop	{r3, pc}
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
  405e18:	429a      	cmp	r2, r3
  405e1a:	d203      	bcs.n	405e24 <prvInsertTimerInActiveList+0x30>
  405e1c:	4299      	cmp	r1, r3
  405e1e:	d301      	bcc.n	405e24 <prvInsertTimerInActiveList+0x30>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
  405e20:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
  405e22:	bd08      	pop	{r3, pc}
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  405e24:	1d01      	adds	r1, r0, #4
  405e26:	4b05      	ldr	r3, [pc, #20]	; (405e3c <prvInsertTimerInActiveList+0x48>)
  405e28:	6818      	ldr	r0, [r3, #0]
  405e2a:	4b03      	ldr	r3, [pc, #12]	; (405e38 <prvInsertTimerInActiveList+0x44>)
  405e2c:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
  405e2e:	2000      	movs	r0, #0
  405e30:	bd08      	pop	{r3, pc}
  405e32:	bf00      	nop
  405e34:	20400d68 	.word	0x20400d68
  405e38:	00404635 	.word	0x00404635
  405e3c:	20400d64 	.word	0x20400d64

00405e40 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
  405e40:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
  405e42:	4b15      	ldr	r3, [pc, #84]	; (405e98 <prvCheckForValidListAndQueue+0x58>)
  405e44:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
  405e46:	4b15      	ldr	r3, [pc, #84]	; (405e9c <prvCheckForValidListAndQueue+0x5c>)
  405e48:	681b      	ldr	r3, [r3, #0]
  405e4a:	b113      	cbz	r3, 405e52 <prvCheckForValidListAndQueue+0x12>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
  405e4c:	4b14      	ldr	r3, [pc, #80]	; (405ea0 <prvCheckForValidListAndQueue+0x60>)
  405e4e:	4798      	blx	r3
  405e50:	bd70      	pop	{r4, r5, r6, pc}
			vListInitialise( &xActiveTimerList1 );
  405e52:	4d14      	ldr	r5, [pc, #80]	; (405ea4 <prvCheckForValidListAndQueue+0x64>)
  405e54:	4628      	mov	r0, r5
  405e56:	4e14      	ldr	r6, [pc, #80]	; (405ea8 <prvCheckForValidListAndQueue+0x68>)
  405e58:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
  405e5a:	4c14      	ldr	r4, [pc, #80]	; (405eac <prvCheckForValidListAndQueue+0x6c>)
  405e5c:	4620      	mov	r0, r4
  405e5e:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
  405e60:	4b13      	ldr	r3, [pc, #76]	; (405eb0 <prvCheckForValidListAndQueue+0x70>)
  405e62:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
  405e64:	4b13      	ldr	r3, [pc, #76]	; (405eb4 <prvCheckForValidListAndQueue+0x74>)
  405e66:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
  405e68:	2200      	movs	r2, #0
  405e6a:	2110      	movs	r1, #16
  405e6c:	2005      	movs	r0, #5
  405e6e:	4b12      	ldr	r3, [pc, #72]	; (405eb8 <prvCheckForValidListAndQueue+0x78>)
  405e70:	4798      	blx	r3
  405e72:	4b0a      	ldr	r3, [pc, #40]	; (405e9c <prvCheckForValidListAndQueue+0x5c>)
  405e74:	6018      	str	r0, [r3, #0]
			configASSERT( xTimerQueue );
  405e76:	b118      	cbz	r0, 405e80 <prvCheckForValidListAndQueue+0x40>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
  405e78:	4910      	ldr	r1, [pc, #64]	; (405ebc <prvCheckForValidListAndQueue+0x7c>)
  405e7a:	4b11      	ldr	r3, [pc, #68]	; (405ec0 <prvCheckForValidListAndQueue+0x80>)
  405e7c:	4798      	blx	r3
  405e7e:	e7e5      	b.n	405e4c <prvCheckForValidListAndQueue+0xc>
  405e80:	f04f 0380 	mov.w	r3, #128	; 0x80
  405e84:	b672      	cpsid	i
  405e86:	f383 8811 	msr	BASEPRI, r3
  405e8a:	f3bf 8f6f 	isb	sy
  405e8e:	f3bf 8f4f 	dsb	sy
  405e92:	b662      	cpsie	i
  405e94:	e7fe      	b.n	405e94 <prvCheckForValidListAndQueue+0x54>
  405e96:	bf00      	nop
  405e98:	0040474d 	.word	0x0040474d
  405e9c:	20400d98 	.word	0x20400d98
  405ea0:	00404799 	.word	0x00404799
  405ea4:	20400d6c 	.word	0x20400d6c
  405ea8:	00404601 	.word	0x00404601
  405eac:	20400d80 	.word	0x20400d80
  405eb0:	20400d64 	.word	0x20400d64
  405eb4:	20400d68 	.word	0x20400d68
  405eb8:	00404c6d 	.word	0x00404c6d
  405ebc:	0040af68 	.word	0x0040af68
  405ec0:	0040519d 	.word	0x0040519d

00405ec4 <xTimerCreateTimerTask>:
{
  405ec4:	b510      	push	{r4, lr}
  405ec6:	b084      	sub	sp, #16
	prvCheckForValidListAndQueue();
  405ec8:	4b0f      	ldr	r3, [pc, #60]	; (405f08 <xTimerCreateTimerTask+0x44>)
  405eca:	4798      	blx	r3
	if( xTimerQueue != NULL )
  405ecc:	4b0f      	ldr	r3, [pc, #60]	; (405f0c <xTimerCreateTimerTask+0x48>)
  405ece:	681b      	ldr	r3, [r3, #0]
  405ed0:	b173      	cbz	r3, 405ef0 <xTimerCreateTimerTask+0x2c>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
  405ed2:	2300      	movs	r3, #0
  405ed4:	9303      	str	r3, [sp, #12]
  405ed6:	9302      	str	r3, [sp, #8]
  405ed8:	9301      	str	r3, [sp, #4]
  405eda:	2204      	movs	r2, #4
  405edc:	9200      	str	r2, [sp, #0]
  405ede:	f44f 7282 	mov.w	r2, #260	; 0x104
  405ee2:	490b      	ldr	r1, [pc, #44]	; (405f10 <xTimerCreateTimerTask+0x4c>)
  405ee4:	480b      	ldr	r0, [pc, #44]	; (405f14 <xTimerCreateTimerTask+0x50>)
  405ee6:	4c0c      	ldr	r4, [pc, #48]	; (405f18 <xTimerCreateTimerTask+0x54>)
  405ee8:	47a0      	blx	r4
	configASSERT( xReturn );
  405eea:	b108      	cbz	r0, 405ef0 <xTimerCreateTimerTask+0x2c>
}
  405eec:	b004      	add	sp, #16
  405eee:	bd10      	pop	{r4, pc}
  405ef0:	f04f 0380 	mov.w	r3, #128	; 0x80
  405ef4:	b672      	cpsid	i
  405ef6:	f383 8811 	msr	BASEPRI, r3
  405efa:	f3bf 8f6f 	isb	sy
  405efe:	f3bf 8f4f 	dsb	sy
  405f02:	b662      	cpsie	i
  405f04:	e7fe      	b.n	405f04 <xTimerCreateTimerTask+0x40>
  405f06:	bf00      	nop
  405f08:	00405e41 	.word	0x00405e41
  405f0c:	20400d98 	.word	0x20400d98
  405f10:	0040af70 	.word	0x0040af70
  405f14:	00406045 	.word	0x00406045
  405f18:	004052ad 	.word	0x004052ad

00405f1c <xTimerGenericCommand>:
	configASSERT( xTimer );
  405f1c:	b1d8      	cbz	r0, 405f56 <xTimerGenericCommand+0x3a>
{
  405f1e:	b530      	push	{r4, r5, lr}
  405f20:	b085      	sub	sp, #20
  405f22:	4615      	mov	r5, r2
  405f24:	4604      	mov	r4, r0
	if( xTimerQueue != NULL )
  405f26:	4a15      	ldr	r2, [pc, #84]	; (405f7c <xTimerGenericCommand+0x60>)
  405f28:	6810      	ldr	r0, [r2, #0]
  405f2a:	b320      	cbz	r0, 405f76 <xTimerGenericCommand+0x5a>
  405f2c:	461a      	mov	r2, r3
		xMessage.xMessageID = xCommandID;
  405f2e:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
  405f30:	9501      	str	r5, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
  405f32:	9402      	str	r4, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
  405f34:	2905      	cmp	r1, #5
  405f36:	dc19      	bgt.n	405f6c <xTimerGenericCommand+0x50>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
  405f38:	4b11      	ldr	r3, [pc, #68]	; (405f80 <xTimerGenericCommand+0x64>)
  405f3a:	4798      	blx	r3
  405f3c:	2802      	cmp	r0, #2
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
  405f3e:	f04f 0300 	mov.w	r3, #0
  405f42:	bf0c      	ite	eq
  405f44:	9a08      	ldreq	r2, [sp, #32]
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
  405f46:	461a      	movne	r2, r3
  405f48:	4669      	mov	r1, sp
  405f4a:	480c      	ldr	r0, [pc, #48]	; (405f7c <xTimerGenericCommand+0x60>)
  405f4c:	6800      	ldr	r0, [r0, #0]
  405f4e:	4c0d      	ldr	r4, [pc, #52]	; (405f84 <xTimerGenericCommand+0x68>)
  405f50:	47a0      	blx	r4
}
  405f52:	b005      	add	sp, #20
  405f54:	bd30      	pop	{r4, r5, pc}
  405f56:	f04f 0380 	mov.w	r3, #128	; 0x80
  405f5a:	b672      	cpsid	i
  405f5c:	f383 8811 	msr	BASEPRI, r3
  405f60:	f3bf 8f6f 	isb	sy
  405f64:	f3bf 8f4f 	dsb	sy
  405f68:	b662      	cpsie	i
  405f6a:	e7fe      	b.n	405f6a <xTimerGenericCommand+0x4e>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
  405f6c:	2300      	movs	r3, #0
  405f6e:	4669      	mov	r1, sp
  405f70:	4c05      	ldr	r4, [pc, #20]	; (405f88 <xTimerGenericCommand+0x6c>)
  405f72:	47a0      	blx	r4
  405f74:	e7ed      	b.n	405f52 <xTimerGenericCommand+0x36>
BaseType_t xReturn = pdFAIL;
  405f76:	2000      	movs	r0, #0
	return xReturn;
  405f78:	e7eb      	b.n	405f52 <xTimerGenericCommand+0x36>
  405f7a:	bf00      	nop
  405f7c:	20400d98 	.word	0x20400d98
  405f80:	00405c59 	.word	0x00405c59
  405f84:	00404ce9 	.word	0x00404ce9
  405f88:	00404ecd 	.word	0x00404ecd

00405f8c <prvSampleTimeNow>:
{
  405f8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  405f90:	b082      	sub	sp, #8
  405f92:	4680      	mov	r8, r0
	xTimeNow = xTaskGetTickCount();
  405f94:	4b24      	ldr	r3, [pc, #144]	; (406028 <prvSampleTimeNow+0x9c>)
  405f96:	4798      	blx	r3
  405f98:	4607      	mov	r7, r0
	if( xTimeNow < xLastTime )
  405f9a:	4b24      	ldr	r3, [pc, #144]	; (40602c <prvSampleTimeNow+0xa0>)
  405f9c:	681b      	ldr	r3, [r3, #0]
  405f9e:	4298      	cmp	r0, r3
  405fa0:	d31b      	bcc.n	405fda <prvSampleTimeNow+0x4e>
		*pxTimerListsWereSwitched = pdFALSE;
  405fa2:	2300      	movs	r3, #0
  405fa4:	f8c8 3000 	str.w	r3, [r8]
	xLastTime = xTimeNow;
  405fa8:	4b20      	ldr	r3, [pc, #128]	; (40602c <prvSampleTimeNow+0xa0>)
  405faa:	601f      	str	r7, [r3, #0]
}
  405fac:	4638      	mov	r0, r7
  405fae:	b002      	add	sp, #8
  405fb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  405fb4:	2100      	movs	r1, #0
  405fb6:	9100      	str	r1, [sp, #0]
  405fb8:	460b      	mov	r3, r1
  405fba:	4652      	mov	r2, sl
  405fbc:	4620      	mov	r0, r4
  405fbe:	4c1c      	ldr	r4, [pc, #112]	; (406030 <prvSampleTimeNow+0xa4>)
  405fc0:	47a0      	blx	r4
				configASSERT( xResult );
  405fc2:	b960      	cbnz	r0, 405fde <prvSampleTimeNow+0x52>
  405fc4:	f04f 0380 	mov.w	r3, #128	; 0x80
  405fc8:	b672      	cpsid	i
  405fca:	f383 8811 	msr	BASEPRI, r3
  405fce:	f3bf 8f6f 	isb	sy
  405fd2:	f3bf 8f4f 	dsb	sy
  405fd6:	b662      	cpsie	i
  405fd8:	e7fe      	b.n	405fd8 <prvSampleTimeNow+0x4c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  405fda:	4d16      	ldr	r5, [pc, #88]	; (406034 <prvSampleTimeNow+0xa8>)
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  405fdc:	4e16      	ldr	r6, [pc, #88]	; (406038 <prvSampleTimeNow+0xac>)
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  405fde:	682b      	ldr	r3, [r5, #0]
  405fe0:	681a      	ldr	r2, [r3, #0]
  405fe2:	b1c2      	cbz	r2, 406016 <prvSampleTimeNow+0x8a>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  405fe4:	68db      	ldr	r3, [r3, #12]
  405fe6:	f8d3 a000 	ldr.w	sl, [r3]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  405fea:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  405fec:	f104 0904 	add.w	r9, r4, #4
  405ff0:	4648      	mov	r0, r9
  405ff2:	47b0      	blx	r6
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  405ff4:	6a63      	ldr	r3, [r4, #36]	; 0x24
  405ff6:	4620      	mov	r0, r4
  405ff8:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  405ffa:	69e3      	ldr	r3, [r4, #28]
  405ffc:	2b01      	cmp	r3, #1
  405ffe:	d1ee      	bne.n	405fde <prvSampleTimeNow+0x52>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
  406000:	69a3      	ldr	r3, [r4, #24]
  406002:	4453      	add	r3, sl
			if( xReloadTime > xNextExpireTime )
  406004:	459a      	cmp	sl, r3
  406006:	d2d5      	bcs.n	405fb4 <prvSampleTimeNow+0x28>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
  406008:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  40600a:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  40600c:	4649      	mov	r1, r9
  40600e:	6828      	ldr	r0, [r5, #0]
  406010:	4b0a      	ldr	r3, [pc, #40]	; (40603c <prvSampleTimeNow+0xb0>)
  406012:	4798      	blx	r3
  406014:	e7e3      	b.n	405fde <prvSampleTimeNow+0x52>
	pxCurrentTimerList = pxOverflowTimerList;
  406016:	4a0a      	ldr	r2, [pc, #40]	; (406040 <prvSampleTimeNow+0xb4>)
  406018:	6810      	ldr	r0, [r2, #0]
  40601a:	4906      	ldr	r1, [pc, #24]	; (406034 <prvSampleTimeNow+0xa8>)
  40601c:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
  40601e:	6013      	str	r3, [r2, #0]
		*pxTimerListsWereSwitched = pdTRUE;
  406020:	2301      	movs	r3, #1
  406022:	f8c8 3000 	str.w	r3, [r8]
  406026:	e7bf      	b.n	405fa8 <prvSampleTimeNow+0x1c>
  406028:	0040557d 	.word	0x0040557d
  40602c:	20400d94 	.word	0x20400d94
  406030:	00405f1d 	.word	0x00405f1d
  406034:	20400d64 	.word	0x20400d64
  406038:	00404669 	.word	0x00404669
  40603c:	00404635 	.word	0x00404635
  406040:	20400d68 	.word	0x20400d68

00406044 <prvTimerTask>:
{
  406044:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  406048:	b088      	sub	sp, #32
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  40604a:	4e75      	ldr	r6, [pc, #468]	; (406220 <prvTimerTask+0x1dc>)
	vTaskSuspendAll();
  40604c:	4f75      	ldr	r7, [pc, #468]	; (406224 <prvTimerTask+0x1e0>)
					portYIELD_WITHIN_API();
  40604e:	f8df 91fc 	ldr.w	r9, [pc, #508]	; 40624c <prvTimerTask+0x208>
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  406052:	f8df 81fc 	ldr.w	r8, [pc, #508]	; 406250 <prvTimerTask+0x20c>
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  406056:	6833      	ldr	r3, [r6, #0]
	if( *pxListWasEmpty == pdFALSE )
  406058:	681a      	ldr	r2, [r3, #0]
  40605a:	2a00      	cmp	r2, #0
  40605c:	f000 80ce 	beq.w	4061fc <prvTimerTask+0x1b8>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  406060:	68db      	ldr	r3, [r3, #12]
  406062:	681c      	ldr	r4, [r3, #0]
	vTaskSuspendAll();
  406064:	47b8      	blx	r7
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  406066:	a804      	add	r0, sp, #16
  406068:	4b6f      	ldr	r3, [pc, #444]	; (406228 <prvTimerTask+0x1e4>)
  40606a:	4798      	blx	r3
  40606c:	4605      	mov	r5, r0
		if( xTimerListsWereSwitched == pdFALSE )
  40606e:	9b04      	ldr	r3, [sp, #16]
  406070:	2b00      	cmp	r3, #0
  406072:	d144      	bne.n	4060fe <prvTimerTask+0xba>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  406074:	42a0      	cmp	r0, r4
  406076:	d212      	bcs.n	40609e <prvTimerTask+0x5a>
  406078:	2200      	movs	r2, #0
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
  40607a:	1b61      	subs	r1, r4, r5
  40607c:	4b6b      	ldr	r3, [pc, #428]	; (40622c <prvTimerTask+0x1e8>)
  40607e:	6818      	ldr	r0, [r3, #0]
  406080:	4b6b      	ldr	r3, [pc, #428]	; (406230 <prvTimerTask+0x1ec>)
  406082:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  406084:	4b6b      	ldr	r3, [pc, #428]	; (406234 <prvTimerTask+0x1f0>)
  406086:	4798      	blx	r3
  406088:	2800      	cmp	r0, #0
  40608a:	d13a      	bne.n	406102 <prvTimerTask+0xbe>
					portYIELD_WITHIN_API();
  40608c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  406090:	f8c9 3000 	str.w	r3, [r9]
  406094:	f3bf 8f4f 	dsb	sy
  406098:	f3bf 8f6f 	isb	sy
  40609c:	e031      	b.n	406102 <prvTimerTask+0xbe>
				( void ) xTaskResumeAll();
  40609e:	4b65      	ldr	r3, [pc, #404]	; (406234 <prvTimerTask+0x1f0>)
  4060a0:	4798      	blx	r3
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  4060a2:	6833      	ldr	r3, [r6, #0]
  4060a4:	68db      	ldr	r3, [r3, #12]
  4060a6:	f8d3 a00c 	ldr.w	sl, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  4060aa:	f10a 0004 	add.w	r0, sl, #4
  4060ae:	47c0      	blx	r8
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  4060b0:	f8da 301c 	ldr.w	r3, [sl, #28]
  4060b4:	2b01      	cmp	r3, #1
  4060b6:	d004      	beq.n	4060c2 <prvTimerTask+0x7e>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  4060b8:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
  4060bc:	4650      	mov	r0, sl
  4060be:	4798      	blx	r3
  4060c0:	e01f      	b.n	406102 <prvTimerTask+0xbe>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
  4060c2:	f8da 1018 	ldr.w	r1, [sl, #24]
  4060c6:	4623      	mov	r3, r4
  4060c8:	462a      	mov	r2, r5
  4060ca:	4421      	add	r1, r4
  4060cc:	4650      	mov	r0, sl
  4060ce:	4d5a      	ldr	r5, [pc, #360]	; (406238 <prvTimerTask+0x1f4>)
  4060d0:	47a8      	blx	r5
  4060d2:	2801      	cmp	r0, #1
  4060d4:	d1f0      	bne.n	4060b8 <prvTimerTask+0x74>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  4060d6:	2100      	movs	r1, #0
  4060d8:	9100      	str	r1, [sp, #0]
  4060da:	460b      	mov	r3, r1
  4060dc:	4622      	mov	r2, r4
  4060de:	4650      	mov	r0, sl
  4060e0:	4c56      	ldr	r4, [pc, #344]	; (40623c <prvTimerTask+0x1f8>)
  4060e2:	47a0      	blx	r4
			configASSERT( xResult );
  4060e4:	2800      	cmp	r0, #0
  4060e6:	d1e7      	bne.n	4060b8 <prvTimerTask+0x74>
  4060e8:	f04f 0380 	mov.w	r3, #128	; 0x80
  4060ec:	b672      	cpsid	i
  4060ee:	f383 8811 	msr	BASEPRI, r3
  4060f2:	f3bf 8f6f 	isb	sy
  4060f6:	f3bf 8f4f 	dsb	sy
  4060fa:	b662      	cpsie	i
  4060fc:	e7fe      	b.n	4060fc <prvTimerTask+0xb8>
			( void ) xTaskResumeAll();
  4060fe:	4b4d      	ldr	r3, [pc, #308]	; (406234 <prvTimerTask+0x1f0>)
  406100:	4798      	blx	r3
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  406102:	4d4a      	ldr	r5, [pc, #296]	; (40622c <prvTimerTask+0x1e8>)
  406104:	4c4e      	ldr	r4, [pc, #312]	; (406240 <prvTimerTask+0x1fc>)
  406106:	e006      	b.n	406116 <prvTimerTask+0xd2>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
  406108:	9907      	ldr	r1, [sp, #28]
  40610a:	9806      	ldr	r0, [sp, #24]
  40610c:	9b05      	ldr	r3, [sp, #20]
  40610e:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
  406110:	9b04      	ldr	r3, [sp, #16]
  406112:	2b00      	cmp	r3, #0
  406114:	da09      	bge.n	40612a <prvTimerTask+0xe6>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  406116:	2300      	movs	r3, #0
  406118:	461a      	mov	r2, r3
  40611a:	a904      	add	r1, sp, #16
  40611c:	6828      	ldr	r0, [r5, #0]
  40611e:	47a0      	blx	r4
  406120:	2800      	cmp	r0, #0
  406122:	d098      	beq.n	406056 <prvTimerTask+0x12>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
  406124:	9b04      	ldr	r3, [sp, #16]
  406126:	2b00      	cmp	r3, #0
  406128:	dbee      	blt.n	406108 <prvTimerTask+0xc4>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
  40612a:	f8dd a018 	ldr.w	sl, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
  40612e:	f8da 3014 	ldr.w	r3, [sl, #20]
  406132:	b113      	cbz	r3, 40613a <prvTimerTask+0xf6>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  406134:	f10a 0004 	add.w	r0, sl, #4
  406138:	47c0      	blx	r8
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  40613a:	a803      	add	r0, sp, #12
  40613c:	4b3a      	ldr	r3, [pc, #232]	; (406228 <prvTimerTask+0x1e4>)
  40613e:	4798      	blx	r3
			switch( xMessage.xMessageID )
  406140:	9b04      	ldr	r3, [sp, #16]
  406142:	2b09      	cmp	r3, #9
  406144:	d8e7      	bhi.n	406116 <prvTimerTask+0xd2>
  406146:	a201      	add	r2, pc, #4	; (adr r2, 40614c <prvTimerTask+0x108>)
  406148:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40614c:	00406175 	.word	0x00406175
  406150:	00406175 	.word	0x00406175
  406154:	00406175 	.word	0x00406175
  406158:	00406117 	.word	0x00406117
  40615c:	004061c9 	.word	0x004061c9
  406160:	004061f5 	.word	0x004061f5
  406164:	00406175 	.word	0x00406175
  406168:	00406175 	.word	0x00406175
  40616c:	00406117 	.word	0x00406117
  406170:	004061c9 	.word	0x004061c9
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
  406174:	9c05      	ldr	r4, [sp, #20]
  406176:	f8da 1018 	ldr.w	r1, [sl, #24]
  40617a:	4623      	mov	r3, r4
  40617c:	4602      	mov	r2, r0
  40617e:	4421      	add	r1, r4
  406180:	4650      	mov	r0, sl
  406182:	4c2d      	ldr	r4, [pc, #180]	; (406238 <prvTimerTask+0x1f4>)
  406184:	47a0      	blx	r4
  406186:	2801      	cmp	r0, #1
  406188:	d1bc      	bne.n	406104 <prvTimerTask+0xc0>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  40618a:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
  40618e:	4650      	mov	r0, sl
  406190:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  406192:	f8da 301c 	ldr.w	r3, [sl, #28]
  406196:	2b01      	cmp	r3, #1
  406198:	d1b4      	bne.n	406104 <prvTimerTask+0xc0>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
  40619a:	f8da 2018 	ldr.w	r2, [sl, #24]
  40619e:	2100      	movs	r1, #0
  4061a0:	9100      	str	r1, [sp, #0]
  4061a2:	460b      	mov	r3, r1
  4061a4:	9805      	ldr	r0, [sp, #20]
  4061a6:	4402      	add	r2, r0
  4061a8:	4650      	mov	r0, sl
  4061aa:	4c24      	ldr	r4, [pc, #144]	; (40623c <prvTimerTask+0x1f8>)
  4061ac:	47a0      	blx	r4
							configASSERT( xResult );
  4061ae:	2800      	cmp	r0, #0
  4061b0:	d1a8      	bne.n	406104 <prvTimerTask+0xc0>
  4061b2:	f04f 0380 	mov.w	r3, #128	; 0x80
  4061b6:	b672      	cpsid	i
  4061b8:	f383 8811 	msr	BASEPRI, r3
  4061bc:	f3bf 8f6f 	isb	sy
  4061c0:	f3bf 8f4f 	dsb	sy
  4061c4:	b662      	cpsie	i
  4061c6:	e7fe      	b.n	4061c6 <prvTimerTask+0x182>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
  4061c8:	9905      	ldr	r1, [sp, #20]
  4061ca:	f8ca 1018 	str.w	r1, [sl, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
  4061ce:	b131      	cbz	r1, 4061de <prvTimerTask+0x19a>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  4061d0:	4603      	mov	r3, r0
  4061d2:	4602      	mov	r2, r0
  4061d4:	4401      	add	r1, r0
  4061d6:	4650      	mov	r0, sl
  4061d8:	4c17      	ldr	r4, [pc, #92]	; (406238 <prvTimerTask+0x1f4>)
  4061da:	47a0      	blx	r4
  4061dc:	e792      	b.n	406104 <prvTimerTask+0xc0>
  4061de:	f04f 0380 	mov.w	r3, #128	; 0x80
  4061e2:	b672      	cpsid	i
  4061e4:	f383 8811 	msr	BASEPRI, r3
  4061e8:	f3bf 8f6f 	isb	sy
  4061ec:	f3bf 8f4f 	dsb	sy
  4061f0:	b662      	cpsie	i
  4061f2:	e7fe      	b.n	4061f2 <prvTimerTask+0x1ae>
					vPortFree( pxTimer );
  4061f4:	4650      	mov	r0, sl
  4061f6:	4b13      	ldr	r3, [pc, #76]	; (406244 <prvTimerTask+0x200>)
  4061f8:	4798      	blx	r3
  4061fa:	e783      	b.n	406104 <prvTimerTask+0xc0>
	vTaskSuspendAll();
  4061fc:	47b8      	blx	r7
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  4061fe:	a804      	add	r0, sp, #16
  406200:	4b09      	ldr	r3, [pc, #36]	; (406228 <prvTimerTask+0x1e4>)
  406202:	4798      	blx	r3
  406204:	4605      	mov	r5, r0
		if( xTimerListsWereSwitched == pdFALSE )
  406206:	9b04      	ldr	r3, [sp, #16]
  406208:	2b00      	cmp	r3, #0
  40620a:	f47f af78 	bne.w	4060fe <prvTimerTask+0xba>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
  40620e:	4b0e      	ldr	r3, [pc, #56]	; (406248 <prvTimerTask+0x204>)
  406210:	681b      	ldr	r3, [r3, #0]
  406212:	681a      	ldr	r2, [r3, #0]
  406214:	fab2 f282 	clz	r2, r2
  406218:	0952      	lsrs	r2, r2, #5
  40621a:	2400      	movs	r4, #0
  40621c:	e72d      	b.n	40607a <prvTimerTask+0x36>
  40621e:	bf00      	nop
  406220:	20400d64 	.word	0x20400d64
  406224:	0040556d 	.word	0x0040556d
  406228:	00405f8d 	.word	0x00405f8d
  40622c:	20400d98 	.word	0x20400d98
  406230:	004051d1 	.word	0x004051d1
  406234:	004056d5 	.word	0x004056d5
  406238:	00405df5 	.word	0x00405df5
  40623c:	00405f1d 	.word	0x00405f1d
  406240:	00404fcd 	.word	0x00404fcd
  406244:	004049d9 	.word	0x004049d9
  406248:	20400d68 	.word	0x20400d68
  40624c:	e000ed04 	.word	0xe000ed04
  406250:	00404669 	.word	0x00404669

00406254 <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
  406254:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
  406258:	1884      	adds	r4, r0, r2
  40625a:	2c80      	cmp	r4, #128	; 0x80
  40625c:	dd02      	ble.n	406264 <gfx_mono_generic_draw_horizontal_line+0x10>
		length = GFX_MONO_LCD_WIDTH - x;
  40625e:	f1c0 0480 	rsb	r4, r0, #128	; 0x80
  406262:	b2e2      	uxtb	r2, r4
	}

	page = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
  406264:	b322      	cbz	r2, 4062b0 <gfx_mono_generic_draw_horizontal_line+0x5c>
	page = y / 8;
  406266:	08cd      	lsrs	r5, r1, #3
	pixelmask = (1 << (y - (page * 8)));
  406268:	eba1 01c5 	sub.w	r1, r1, r5, lsl #3
  40626c:	2601      	movs	r6, #1
  40626e:	fa06 f101 	lsl.w	r1, r6, r1
  406272:	b2ce      	uxtb	r6, r1
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
  406274:	2b01      	cmp	r3, #1
  406276:	d01d      	beq.n	4062b4 <gfx_mono_generic_draw_horizontal_line+0x60>
  406278:	2b00      	cmp	r3, #0
  40627a:	d035      	beq.n	4062e8 <gfx_mono_generic_draw_horizontal_line+0x94>
  40627c:	2b02      	cmp	r3, #2
  40627e:	d117      	bne.n	4062b0 <gfx_mono_generic_draw_horizontal_line+0x5c>
  406280:	3801      	subs	r0, #1
  406282:	b2c7      	uxtb	r7, r0
  406284:	19d4      	adds	r4, r2, r7
  406286:	b2e4      	uxtb	r4, r4
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
  406288:	f8df a090 	ldr.w	sl, [pc, #144]	; 40631c <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp ^= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
  40628c:	f04f 0900 	mov.w	r9, #0
  406290:	f8df 808c 	ldr.w	r8, [pc, #140]	; 406320 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  406294:	4621      	mov	r1, r4
  406296:	4628      	mov	r0, r5
  406298:	47d0      	blx	sl
			temp ^= pixelmask;
  40629a:	ea86 0200 	eor.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  40629e:	464b      	mov	r3, r9
  4062a0:	b2d2      	uxtb	r2, r2
  4062a2:	4621      	mov	r1, r4
  4062a4:	4628      	mov	r0, r5
  4062a6:	47c0      	blx	r8
  4062a8:	3c01      	subs	r4, #1
  4062aa:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  4062ac:	42bc      	cmp	r4, r7
  4062ae:	d1f1      	bne.n	406294 <gfx_mono_generic_draw_horizontal_line+0x40>
  4062b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4062b4:	3801      	subs	r0, #1
  4062b6:	b2c7      	uxtb	r7, r0
  4062b8:	19d4      	adds	r4, r2, r7
  4062ba:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  4062bc:	f8df a05c 	ldr.w	sl, [pc, #92]	; 40631c <gfx_mono_generic_draw_horizontal_line+0xc8>
			gfx_mono_put_byte(page, x + length, temp);
  4062c0:	f04f 0900 	mov.w	r9, #0
  4062c4:	f8df 8058 	ldr.w	r8, [pc, #88]	; 406320 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  4062c8:	4621      	mov	r1, r4
  4062ca:	4628      	mov	r0, r5
  4062cc:	47d0      	blx	sl
			temp |= pixelmask;
  4062ce:	ea46 0200 	orr.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  4062d2:	464b      	mov	r3, r9
  4062d4:	b2d2      	uxtb	r2, r2
  4062d6:	4621      	mov	r1, r4
  4062d8:	4628      	mov	r0, r5
  4062da:	47c0      	blx	r8
  4062dc:	3c01      	subs	r4, #1
  4062de:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  4062e0:	42bc      	cmp	r4, r7
  4062e2:	d1f1      	bne.n	4062c8 <gfx_mono_generic_draw_horizontal_line+0x74>
  4062e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4062e8:	3801      	subs	r0, #1
  4062ea:	b2c7      	uxtb	r7, r0
  4062ec:	19d4      	adds	r4, r2, r7
  4062ee:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  4062f0:	f8df 8028 	ldr.w	r8, [pc, #40]	; 40631c <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp &= ~pixelmask;
  4062f4:	43ce      	mvns	r6, r1
			gfx_mono_put_byte(page, x + length, temp);
  4062f6:	f8df 9028 	ldr.w	r9, [pc, #40]	; 406320 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  4062fa:	4621      	mov	r1, r4
  4062fc:	4628      	mov	r0, r5
  4062fe:	47c0      	blx	r8
			temp &= ~pixelmask;
  406300:	ea06 0200 	and.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  406304:	2300      	movs	r3, #0
  406306:	b2d2      	uxtb	r2, r2
  406308:	4621      	mov	r1, r4
  40630a:	4628      	mov	r0, r5
  40630c:	47c8      	blx	r9
  40630e:	3c01      	subs	r4, #1
  406310:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  406312:	42bc      	cmp	r4, r7
  406314:	d1f1      	bne.n	4062fa <gfx_mono_generic_draw_horizontal_line+0xa6>
  406316:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40631a:	bf00      	nop
  40631c:	00406555 	.word	0x00406555
  406320:	00406451 	.word	0x00406451

00406324 <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
  406324:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  406328:	f89d 7020 	ldrb.w	r7, [sp, #32]
	if (height == 0) {
  40632c:	b18b      	cbz	r3, 406352 <gfx_mono_generic_draw_filled_rect+0x2e>
  40632e:	461c      	mov	r4, r3
  406330:	4690      	mov	r8, r2
  406332:	4606      	mov	r6, r0
  406334:	1e4d      	subs	r5, r1, #1
  406336:	b2ed      	uxtb	r5, r5
  406338:	442c      	add	r4, r5
  40633a:	b2e4      	uxtb	r4, r4
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
  40633c:	f8df 9018 	ldr.w	r9, [pc, #24]	; 406358 <gfx_mono_generic_draw_filled_rect+0x34>
  406340:	463b      	mov	r3, r7
  406342:	4642      	mov	r2, r8
  406344:	4621      	mov	r1, r4
  406346:	4630      	mov	r0, r6
  406348:	47c8      	blx	r9
  40634a:	3c01      	subs	r4, #1
  40634c:	b2e4      	uxtb	r4, r4
	while (height-- > 0) {
  40634e:	42ac      	cmp	r4, r5
  406350:	d1f6      	bne.n	406340 <gfx_mono_generic_draw_filled_rect+0x1c>
  406352:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406356:	bf00      	nop
  406358:	00406255 	.word	0x00406255

0040635c <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
  40635c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406360:	b083      	sub	sp, #12
  406362:	4604      	mov	r4, r0
  406364:	4688      	mov	r8, r1
  406366:	4691      	mov	r9, r2
  406368:	469b      	mov	fp, r3
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
  40636a:	7a5b      	ldrb	r3, [r3, #9]
  40636c:	f89b 2008 	ldrb.w	r2, [fp, #8]
  406370:	2100      	movs	r1, #0
  406372:	9100      	str	r1, [sp, #0]
  406374:	4649      	mov	r1, r9
  406376:	4640      	mov	r0, r8
  406378:	4d21      	ldr	r5, [pc, #132]	; (406400 <gfx_mono_draw_char+0xa4>)
  40637a:	47a8      	blx	r5
			GFX_PIXEL_CLR);

	switch (font->type) {
  40637c:	f89b 3000 	ldrb.w	r3, [fp]
  406380:	b113      	cbz	r3, 406388 <gfx_mono_draw_char+0x2c>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
  406382:	b003      	add	sp, #12
  406384:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
  406388:	f89b 2008 	ldrb.w	r2, [fp, #8]
  40638c:	08d3      	lsrs	r3, r2, #3
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
  40638e:	f012 0f07 	tst.w	r2, #7
		char_row_size++;
  406392:	bf18      	it	ne
  406394:	3301      	addne	r3, #1
	glyph_data_offset = char_row_size * font->height *
  406396:	f89b a009 	ldrb.w	sl, [fp, #9]
			((uint8_t)ch - font->first_char);
  40639a:	f89b 700a 	ldrb.w	r7, [fp, #10]
  40639e:	1be7      	subs	r7, r4, r7
	glyph_data_offset = char_row_size * font->height *
  4063a0:	fb17 f70a 	smulbb	r7, r7, sl
  4063a4:	fb17 f703 	smulbb	r7, r7, r3
	glyph_data = font->data.progmem + glyph_data_offset;
  4063a8:	f8db 3004 	ldr.w	r3, [fp, #4]
  4063ac:	fa13 f787 	uxtah	r7, r3, r7
  4063b0:	e01f      	b.n	4063f2 <gfx_mono_draw_char+0x96>
			glyph_byte <<= 1;
  4063b2:	0064      	lsls	r4, r4, #1
  4063b4:	b2e4      	uxtb	r4, r4
  4063b6:	3501      	adds	r5, #1
		for (i = 0; i < pixelsToDraw; i++) {
  4063b8:	b2eb      	uxtb	r3, r5
  4063ba:	429e      	cmp	r6, r3
  4063bc:	d910      	bls.n	4063e0 <gfx_mono_draw_char+0x84>
  4063be:	b2eb      	uxtb	r3, r5
  4063c0:	eb08 0003 	add.w	r0, r8, r3
  4063c4:	b2c0      	uxtb	r0, r0
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
  4063c6:	f013 0f07 	tst.w	r3, #7
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
  4063ca:	bf08      	it	eq
  4063cc:	f817 4b01 	ldrbeq.w	r4, [r7], #1
			if ((glyph_byte & 0x80)) {
  4063d0:	f014 0f80 	tst.w	r4, #128	; 0x80
  4063d4:	d0ed      	beq.n	4063b2 <gfx_mono_draw_char+0x56>
				gfx_mono_draw_pixel(inc_x, inc_y,
  4063d6:	2201      	movs	r2, #1
  4063d8:	4649      	mov	r1, r9
  4063da:	4b0a      	ldr	r3, [pc, #40]	; (406404 <gfx_mono_draw_char+0xa8>)
  4063dc:	4798      	blx	r3
  4063de:	e7e8      	b.n	4063b2 <gfx_mono_draw_char+0x56>
		inc_y += 1;
  4063e0:	f109 0901 	add.w	r9, r9, #1
  4063e4:	fa5f f989 	uxtb.w	r9, r9
		rows_left--;
  4063e8:	f10a 3aff 	add.w	sl, sl, #4294967295
	} while (rows_left > 0);
  4063ec:	f01a 0aff 	ands.w	sl, sl, #255	; 0xff
  4063f0:	d0c7      	beq.n	406382 <gfx_mono_draw_char+0x26>
		uint8_t pixelsToDraw = font->width;
  4063f2:	f89b 6008 	ldrb.w	r6, [fp, #8]
		for (i = 0; i < pixelsToDraw; i++) {
  4063f6:	2e00      	cmp	r6, #0
  4063f8:	d0f2      	beq.n	4063e0 <gfx_mono_draw_char+0x84>
  4063fa:	2500      	movs	r5, #0
  4063fc:	462c      	mov	r4, r5
  4063fe:	e7de      	b.n	4063be <gfx_mono_draw_char+0x62>
  406400:	00406325 	.word	0x00406325
  406404:	004064f1 	.word	0x004064f1

00406408 <gfx_mono_draw_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
  406408:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40640c:	4604      	mov	r4, r0
  40640e:	4690      	mov	r8, r2
  406410:	461d      	mov	r5, r3
  406412:	4689      	mov	r9, r1
			x = start_of_string_position_x;
			y += font->height + 1;
		} else if (*str == '\r') {
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
  406414:	4f0d      	ldr	r7, [pc, #52]	; (40644c <gfx_mono_draw_string+0x44>)
			x = start_of_string_position_x;
  406416:	460e      	mov	r6, r1
  406418:	e008      	b.n	40642c <gfx_mono_draw_string+0x24>
			y += font->height + 1;
  40641a:	7a6a      	ldrb	r2, [r5, #9]
  40641c:	3201      	adds	r2, #1
  40641e:	4442      	add	r2, r8
  406420:	fa5f f882 	uxtb.w	r8, r2
			x = start_of_string_position_x;
  406424:	46b1      	mov	r9, r6
			x += font->width;
		}
	} while (*(++str));
  406426:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  40642a:	b16b      	cbz	r3, 406448 <gfx_mono_draw_string+0x40>
		if (*str == '\n') {
  40642c:	7820      	ldrb	r0, [r4, #0]
  40642e:	280a      	cmp	r0, #10
  406430:	d0f3      	beq.n	40641a <gfx_mono_draw_string+0x12>
		} else if (*str == '\r') {
  406432:	280d      	cmp	r0, #13
  406434:	d0f7      	beq.n	406426 <gfx_mono_draw_string+0x1e>
			gfx_mono_draw_char(*str, x, y, font);
  406436:	462b      	mov	r3, r5
  406438:	4642      	mov	r2, r8
  40643a:	4649      	mov	r1, r9
  40643c:	47b8      	blx	r7
			x += font->width;
  40643e:	7a2b      	ldrb	r3, [r5, #8]
  406440:	4499      	add	r9, r3
  406442:	fa5f f989 	uxtb.w	r9, r9
  406446:	e7ee      	b.n	406426 <gfx_mono_draw_string+0x1e>
}
  406448:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40644c:	0040635d 	.word	0x0040635d

00406450 <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
  406450:	b570      	push	{r4, r5, r6, lr}
  406452:	4604      	mov	r4, r0
  406454:	460d      	mov	r5, r1
  406456:	4616      	mov	r6, r2
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	if (!force && data == gfx_mono_framebuffer_get_byte(page, column)) {
  406458:	b91b      	cbnz	r3, 406462 <gfx_mono_ssd1306_put_byte+0x12>
  40645a:	4b0d      	ldr	r3, [pc, #52]	; (406490 <gfx_mono_ssd1306_put_byte+0x40>)
  40645c:	4798      	blx	r3
  40645e:	42b0      	cmp	r0, r6
  406460:	d015      	beq.n	40648e <gfx_mono_ssd1306_put_byte+0x3e>
		return;
	}
	gfx_mono_framebuffer_put_byte(page, column, data);
  406462:	4632      	mov	r2, r6
  406464:	4629      	mov	r1, r5
  406466:	4620      	mov	r0, r4
  406468:	4b0a      	ldr	r3, [pc, #40]	; (406494 <gfx_mono_ssd1306_put_byte+0x44>)
  40646a:	4798      	blx	r3
	address &= 0x0F;
  40646c:	f004 000f 	and.w	r0, r4, #15
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  406470:	f040 00b0 	orr.w	r0, r0, #176	; 0xb0
  406474:	4c08      	ldr	r4, [pc, #32]	; (406498 <gfx_mono_ssd1306_put_byte+0x48>)
  406476:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
  406478:	f3c5 1002 	ubfx	r0, r5, #4, #3
  40647c:	f040 0010 	orr.w	r0, r0, #16
  406480:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
  406482:	f005 000f 	and.w	r0, r5, #15
  406486:	47a0      	blx	r4
#endif

	ssd1306_set_page_address(page);
	ssd1306_set_column_address(column);

	ssd1306_write_data(data);
  406488:	4630      	mov	r0, r6
  40648a:	4b04      	ldr	r3, [pc, #16]	; (40649c <gfx_mono_ssd1306_put_byte+0x4c>)
  40648c:	4798      	blx	r3
  40648e:	bd70      	pop	{r4, r5, r6, pc}
  406490:	004001c9 	.word	0x004001c9
  406494:	004001b9 	.word	0x004001b9
  406498:	004001d9 	.word	0x004001d9
  40649c:	004003f9 	.word	0x004003f9

004064a0 <gfx_mono_ssd1306_init>:
{
  4064a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	gfx_mono_set_framebuffer(framebuffer);
  4064a4:	480d      	ldr	r0, [pc, #52]	; (4064dc <gfx_mono_ssd1306_init+0x3c>)
  4064a6:	4b0e      	ldr	r3, [pc, #56]	; (4064e0 <gfx_mono_ssd1306_init+0x40>)
  4064a8:	4798      	blx	r3
	ssd1306_init();
  4064aa:	4b0e      	ldr	r3, [pc, #56]	; (4064e4 <gfx_mono_ssd1306_init+0x44>)
  4064ac:	4798      	blx	r3
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
  4064ae:	2040      	movs	r0, #64	; 0x40
  4064b0:	4b0d      	ldr	r3, [pc, #52]	; (4064e8 <gfx_mono_ssd1306_init+0x48>)
  4064b2:	4798      	blx	r3
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  4064b4:	2500      	movs	r5, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  4064b6:	f04f 0801 	mov.w	r8, #1
  4064ba:	462f      	mov	r7, r5
  4064bc:	4e0b      	ldr	r6, [pc, #44]	; (4064ec <gfx_mono_ssd1306_init+0x4c>)
{
  4064be:	2400      	movs	r4, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  4064c0:	4643      	mov	r3, r8
  4064c2:	463a      	mov	r2, r7
  4064c4:	b2e1      	uxtb	r1, r4
  4064c6:	4628      	mov	r0, r5
  4064c8:	47b0      	blx	r6
  4064ca:	3401      	adds	r4, #1
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  4064cc:	2c80      	cmp	r4, #128	; 0x80
  4064ce:	d1f7      	bne.n	4064c0 <gfx_mono_ssd1306_init+0x20>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  4064d0:	3501      	adds	r5, #1
  4064d2:	b2ed      	uxtb	r5, r5
  4064d4:	2d04      	cmp	r5, #4
  4064d6:	d1f2      	bne.n	4064be <gfx_mono_ssd1306_init+0x1e>
  4064d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4064dc:	20400d9c 	.word	0x20400d9c
  4064e0:	004001ad 	.word	0x004001ad
  4064e4:	00400219 	.word	0x00400219
  4064e8:	004001d9 	.word	0x004001d9
  4064ec:	00406451 	.word	0x00406451

004064f0 <gfx_mono_ssd1306_draw_pixel>:
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
  4064f0:	09c3      	lsrs	r3, r0, #7
  4064f2:	d12a      	bne.n	40654a <gfx_mono_ssd1306_draw_pixel+0x5a>
  4064f4:	291f      	cmp	r1, #31
  4064f6:	d828      	bhi.n	40654a <gfx_mono_ssd1306_draw_pixel+0x5a>
{
  4064f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4064fc:	4614      	mov	r4, r2
  4064fe:	4605      	mov	r5, r0
	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
  406500:	08ce      	lsrs	r6, r1, #3
	pixel_mask = (1 << (y - (page * 8)));
  406502:	eba1 01c6 	sub.w	r1, r1, r6, lsl #3
  406506:	2201      	movs	r2, #1
  406508:	fa02 f701 	lsl.w	r7, r2, r1
  40650c:	fa5f f887 	uxtb.w	r8, r7
\endcode
 */
uint8_t gfx_mono_ssd1306_get_byte(gfx_coord_t page, gfx_coord_t column)
{
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
  406510:	4601      	mov	r1, r0
  406512:	4630      	mov	r0, r6
  406514:	4b0d      	ldr	r3, [pc, #52]	; (40654c <gfx_mono_ssd1306_draw_pixel+0x5c>)
  406516:	4798      	blx	r3
  406518:	4602      	mov	r2, r0
	switch (color) {
  40651a:	2c01      	cmp	r4, #1
  40651c:	d009      	beq.n	406532 <gfx_mono_ssd1306_draw_pixel+0x42>
  40651e:	b164      	cbz	r4, 40653a <gfx_mono_ssd1306_draw_pixel+0x4a>
  406520:	2c02      	cmp	r4, #2
  406522:	d00e      	beq.n	406542 <gfx_mono_ssd1306_draw_pixel+0x52>
	gfx_mono_put_byte(page, x, pixel_value);
  406524:	2300      	movs	r3, #0
  406526:	4629      	mov	r1, r5
  406528:	4630      	mov	r0, r6
  40652a:	4c09      	ldr	r4, [pc, #36]	; (406550 <gfx_mono_ssd1306_draw_pixel+0x60>)
  40652c:	47a0      	blx	r4
  40652e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		pixel_value |= pixel_mask;
  406532:	ea48 0200 	orr.w	r2, r8, r0
  406536:	b2d2      	uxtb	r2, r2
		break;
  406538:	e7f4      	b.n	406524 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value &= ~pixel_mask;
  40653a:	ea20 0207 	bic.w	r2, r0, r7
  40653e:	b2d2      	uxtb	r2, r2
		break;
  406540:	e7f0      	b.n	406524 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value ^= pixel_mask;
  406542:	ea88 0200 	eor.w	r2, r8, r0
  406546:	b2d2      	uxtb	r2, r2
		break;
  406548:	e7ec      	b.n	406524 <gfx_mono_ssd1306_draw_pixel+0x34>
  40654a:	4770      	bx	lr
  40654c:	004001c9 	.word	0x004001c9
  406550:	00406451 	.word	0x00406451

00406554 <gfx_mono_ssd1306_get_byte>:
{
  406554:	b508      	push	{r3, lr}
	return gfx_mono_framebuffer_get_byte(page, column);
  406556:	4b01      	ldr	r3, [pc, #4]	; (40655c <gfx_mono_ssd1306_get_byte+0x8>)
  406558:	4798      	blx	r3
	ssd1306_set_column_address(column);

	return ssd1306_read_data();

#endif
}
  40655a:	bd08      	pop	{r3, pc}
  40655c:	004001c9 	.word	0x004001c9

00406560 <but1_oled_callback>:
  pin_toggle(PIOD, (1<<28));
  pin_toggle(LED_PIO, LED_PIN_MASK);
}

static void but1_oled_callback(void){
	opc++;
  406560:	4a02      	ldr	r2, [pc, #8]	; (40656c <but1_oled_callback+0xc>)
  406562:	6813      	ldr	r3, [r2, #0]
  406564:	3301      	adds	r3, #1
  406566:	6013      	str	r3, [r2, #0]
  406568:	4770      	bx	lr
  40656a:	bf00      	nop
  40656c:	20400048 	.word	0x20400048

00406570 <but2_oled_callback>:
}
static void but2_oled_callback(void){
	opc++;
  406570:	4a02      	ldr	r2, [pc, #8]	; (40657c <but2_oled_callback+0xc>)
  406572:	6813      	ldr	r3, [r2, #0]
  406574:	3301      	adds	r3, #1
  406576:	6013      	str	r3, [r2, #0]
  406578:	4770      	bx	lr
  40657a:	bf00      	nop
  40657c:	20400048 	.word	0x20400048

00406580 <task_sd>:
	vTaskDelay(1000/portTICK_PERIOD_MS);
	
	}
}
	
void task_sd(void){
  406580:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  406584:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
	
		xSemaphore = xSemaphoreCreateBinary();	
  406588:	2203      	movs	r2, #3
  40658a:	2100      	movs	r1, #0
  40658c:	2001      	movs	r0, #1
  40658e:	4b3a      	ldr	r3, [pc, #232]	; (406678 <task_sd+0xf8>)
  406590:	4798      	blx	r3
  406592:	4b3a      	ldr	r3, [pc, #232]	; (40667c <task_sd+0xfc>)
  406594:	6018      	str	r0, [r3, #0]
		
		char test_file_name[] = "0:sd_mmc_test.txt";
  406596:	ac95      	add	r4, sp, #596	; 0x254
  406598:	4d39      	ldr	r5, [pc, #228]	; (406680 <task_sd+0x100>)
  40659a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  40659c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  40659e:	682b      	ldr	r3, [r5, #0]
  4065a0:	8023      	strh	r3, [r4, #0]
		FRESULT res;
		FATFS fs;
		FIL file_object;
		
		irq_initialize_vectors();
		cpu_irq_enable();
  4065a2:	2201      	movs	r2, #1
  4065a4:	4b37      	ldr	r3, [pc, #220]	; (406684 <task_sd+0x104>)
  4065a6:	701a      	strb	r2, [r3, #0]
  4065a8:	f3bf 8f5f 	dmb	sy
  4065ac:	b662      	cpsie	i
		
		/* Initialize SD MMC stack */
		sd_mmc_init();
  4065ae:	4b36      	ldr	r3, [pc, #216]	; (406688 <task_sd+0x108>)
  4065b0:	4798      	blx	r3
		
		//printf("\x0C\n\r-- SD/MMC/SDIO Card Example on FatFs --\n\r");
		//printf("-- Compiled: %s %s --\n\r", __DATE__, __TIME__);

	while(1){
		if( xSemaphoreTake(xSemaphore, ( TickType_t ) 10) == pdTRUE){
  4065b2:	f8df 80c8 	ldr.w	r8, [pc, #200]	; 40667c <task_sd+0xfc>
  4065b6:	2400      	movs	r4, #0
		printf("Please plug an SD, MMC or SDIO card in slot.\n\r");
  4065b8:	4f34      	ldr	r7, [pc, #208]	; (40668c <task_sd+0x10c>)

		/* Wait card present and ready */
		do {
			status = sd_mmc_test_unit_ready(0);
			if (CTRL_FAIL == status) {
				printf("Card install FAIL\n\r");
  4065ba:	f8df 9120 	ldr.w	r9, [pc, #288]	; 4066dc <task_sd+0x15c>
  4065be:	e033      	b.n	406628 <task_sd+0xa8>
  4065c0:	4648      	mov	r0, r9
  4065c2:	47b8      	blx	r7
				printf("Please unplug and re-plug the card.\n\r");
  4065c4:	4832      	ldr	r0, [pc, #200]	; (406690 <task_sd+0x110>)
  4065c6:	47b8      	blx	r7
				while (CTRL_NO_PRESENT != sd_mmc_check(0)) {
  4065c8:	4d32      	ldr	r5, [pc, #200]	; (406694 <task_sd+0x114>)
  4065ca:	4620      	mov	r0, r4
  4065cc:	47a8      	blx	r5
  4065ce:	2802      	cmp	r0, #2
  4065d0:	d1fb      	bne.n	4065ca <task_sd+0x4a>
			status = sd_mmc_test_unit_ready(0);
  4065d2:	4620      	mov	r0, r4
  4065d4:	47b0      	blx	r6
			if (CTRL_FAIL == status) {
  4065d6:	2801      	cmp	r0, #1
  4065d8:	d0f2      	beq.n	4065c0 <task_sd+0x40>
				}
			}
		} while (CTRL_GOOD != status);
  4065da:	2800      	cmp	r0, #0
  4065dc:	d1f9      	bne.n	4065d2 <task_sd+0x52>

		printf("Mount disk (f_mount)...\r\n");
  4065de:	482e      	ldr	r0, [pc, #184]	; (406698 <task_sd+0x118>)
  4065e0:	47b8      	blx	r7
		memset(&fs, 0, sizeof(FATFS));
  4065e2:	f44f 720c 	mov.w	r2, #560	; 0x230
  4065e6:	4621      	mov	r1, r4
  4065e8:	a809      	add	r0, sp, #36	; 0x24
  4065ea:	4b2c      	ldr	r3, [pc, #176]	; (40669c <task_sd+0x11c>)
  4065ec:	4798      	blx	r3
		res = f_mount(LUN_ID_SD_MMC_0_MEM, &fs);
  4065ee:	a909      	add	r1, sp, #36	; 0x24
  4065f0:	4620      	mov	r0, r4
  4065f2:	4b2b      	ldr	r3, [pc, #172]	; (4066a0 <task_sd+0x120>)
  4065f4:	4798      	blx	r3
		if (FR_INVALID_DRIVE == res) {
  4065f6:	280b      	cmp	r0, #11
  4065f8:	d023      	beq.n	406642 <task_sd+0xc2>
			printf("[FAIL] res %d\r\n", res);
			goto main_end_of_test;
		}
		printf("[OK]\r\n");
  4065fa:	482a      	ldr	r0, [pc, #168]	; (4066a4 <task_sd+0x124>)
  4065fc:	47b8      	blx	r7

		printf("Create a file (f_open)...\r\n");
  4065fe:	482a      	ldr	r0, [pc, #168]	; (4066a8 <task_sd+0x128>)
  406600:	47b8      	blx	r7
		test_file_name[0] = LUN_ID_SD_MMC_0_MEM + '0';
  406602:	a99a      	add	r1, sp, #616	; 0x268
  406604:	2330      	movs	r3, #48	; 0x30
  406606:	f801 3d14 	strb.w	r3, [r1, #-20]!
		res = f_open(&file_object,
  40660a:	220a      	movs	r2, #10
  40660c:	4668      	mov	r0, sp
  40660e:	4b27      	ldr	r3, [pc, #156]	; (4066ac <task_sd+0x12c>)
  406610:	4798      	blx	r3
		(char const *)test_file_name,
		FA_CREATE_ALWAYS | FA_WRITE);
		if (res != FR_OK) {
  406612:	4601      	mov	r1, r0
  406614:	b1c8      	cbz	r0, 40664a <task_sd+0xca>
			printf("[FAIL] res %d\r\n", res);
  406616:	4826      	ldr	r0, [pc, #152]	; (4066b0 <task_sd+0x130>)
  406618:	47b8      	blx	r7
		printf("[OK]\r\n");
		f_close(&file_object);
		printf("Test is successful.\n\r");

		main_end_of_test:
		printf("Please unplug the card.\n\r\n");
  40661a:	4826      	ldr	r0, [pc, #152]	; (4066b4 <task_sd+0x134>)
  40661c:	47b8      	blx	r7
		while (CTRL_NO_PRESENT != sd_mmc_check(0)) {}		
  40661e:	4d1d      	ldr	r5, [pc, #116]	; (406694 <task_sd+0x114>)
  406620:	4620      	mov	r0, r4
  406622:	47a8      	blx	r5
  406624:	2802      	cmp	r0, #2
  406626:	d1fb      	bne.n	406620 <task_sd+0xa0>
		if( xSemaphoreTake(xSemaphore, ( TickType_t ) 10) == pdTRUE){
  406628:	4d23      	ldr	r5, [pc, #140]	; (4066b8 <task_sd+0x138>)
  40662a:	4623      	mov	r3, r4
  40662c:	220a      	movs	r2, #10
  40662e:	4621      	mov	r1, r4
  406630:	f8d8 0000 	ldr.w	r0, [r8]
  406634:	47a8      	blx	r5
  406636:	2801      	cmp	r0, #1
  406638:	d1f7      	bne.n	40662a <task_sd+0xaa>
		printf("Please plug an SD, MMC or SDIO card in slot.\n\r");
  40663a:	4820      	ldr	r0, [pc, #128]	; (4066bc <task_sd+0x13c>)
  40663c:	47b8      	blx	r7
			status = sd_mmc_test_unit_ready(0);
  40663e:	4e20      	ldr	r6, [pc, #128]	; (4066c0 <task_sd+0x140>)
  406640:	e7c7      	b.n	4065d2 <task_sd+0x52>
			printf("[FAIL] res %d\r\n", res);
  406642:	210b      	movs	r1, #11
  406644:	481a      	ldr	r0, [pc, #104]	; (4066b0 <task_sd+0x130>)
  406646:	47b8      	blx	r7
			goto main_end_of_test;
  406648:	e7e7      	b.n	40661a <task_sd+0x9a>
		printf("[OK]\r\n");
  40664a:	4816      	ldr	r0, [pc, #88]	; (4066a4 <task_sd+0x124>)
  40664c:	47b8      	blx	r7
		printf("Write to test file (f_puts)...\r\n");
  40664e:	481d      	ldr	r0, [pc, #116]	; (4066c4 <task_sd+0x144>)
  406650:	47b8      	blx	r7
		if (0 == f_puts("Temper  -", &file_object)) {
  406652:	4669      	mov	r1, sp
  406654:	481c      	ldr	r0, [pc, #112]	; (4066c8 <task_sd+0x148>)
  406656:	4b1d      	ldr	r3, [pc, #116]	; (4066cc <task_sd+0x14c>)
  406658:	4798      	blx	r3
  40665a:	b928      	cbnz	r0, 406668 <task_sd+0xe8>
			f_close(&file_object);
  40665c:	4668      	mov	r0, sp
  40665e:	4b1c      	ldr	r3, [pc, #112]	; (4066d0 <task_sd+0x150>)
  406660:	4798      	blx	r3
			printf("[FAIL]\r\n");
  406662:	481c      	ldr	r0, [pc, #112]	; (4066d4 <task_sd+0x154>)
  406664:	47b8      	blx	r7
			goto main_end_of_test;
  406666:	e7d8      	b.n	40661a <task_sd+0x9a>
		printf("[OK]\r\n");
  406668:	480e      	ldr	r0, [pc, #56]	; (4066a4 <task_sd+0x124>)
  40666a:	47b8      	blx	r7
		f_close(&file_object);
  40666c:	4668      	mov	r0, sp
  40666e:	4b18      	ldr	r3, [pc, #96]	; (4066d0 <task_sd+0x150>)
  406670:	4798      	blx	r3
		printf("Test is successful.\n\r");
  406672:	4819      	ldr	r0, [pc, #100]	; (4066d8 <task_sd+0x158>)
  406674:	47b8      	blx	r7
  406676:	e7d0      	b.n	40661a <task_sd+0x9a>
  406678:	00404c6d 	.word	0x00404c6d
  40667c:	204010b8 	.word	0x204010b8
  406680:	0040b180 	.word	0x0040b180
  406684:	2040003c 	.word	0x2040003c
  406688:	004005e9 	.word	0x004005e9
  40668c:	00406fb9 	.word	0x00406fb9
  406690:	0040b098 	.word	0x0040b098
  406694:	00400615 	.word	0x00400615
  406698:	0040b0c0 	.word	0x0040b0c0
  40669c:	00407695 	.word	0x00407695
  4066a0:	004040bd 	.word	0x004040bd
  4066a4:	0040b0ec 	.word	0x0040b0ec
  4066a8:	0040b0f4 	.word	0x0040b0f4
  4066ac:	004040e5 	.word	0x004040e5
  4066b0:	0040b0dc 	.word	0x0040b0dc
  4066b4:	0040b164 	.word	0x0040b164
  4066b8:	00404fcd 	.word	0x00404fcd
  4066bc:	0040b054 	.word	0x0040b054
  4066c0:	00401161 	.word	0x00401161
  4066c4:	0040b110 	.word	0x0040b110
  4066c8:	0040b134 	.word	0x0040b134
  4066cc:	00404561 	.word	0x00404561
  4066d0:	0040451d 	.word	0x0040451d
  4066d4:	0040b140 	.word	0x0040b140
  4066d8:	0040b14c 	.word	0x0040b14c
  4066dc:	0040b084 	.word	0x0040b084

004066e0 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  4066e0:	b5f0      	push	{r4, r5, r6, r7, lr}
  4066e2:	b083      	sub	sp, #12
  4066e4:	4605      	mov	r5, r0
  4066e6:	460c      	mov	r4, r1
	uint32_t val = 0;
  4066e8:	2300      	movs	r3, #0
  4066ea:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4066ec:	4b2a      	ldr	r3, [pc, #168]	; (406798 <usart_serial_getchar+0xb8>)
  4066ee:	4298      	cmp	r0, r3
  4066f0:	d013      	beq.n	40671a <usart_serial_getchar+0x3a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4066f2:	4b2a      	ldr	r3, [pc, #168]	; (40679c <usart_serial_getchar+0xbc>)
  4066f4:	4298      	cmp	r0, r3
  4066f6:	d018      	beq.n	40672a <usart_serial_getchar+0x4a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4066f8:	4b29      	ldr	r3, [pc, #164]	; (4067a0 <usart_serial_getchar+0xc0>)
  4066fa:	4298      	cmp	r0, r3
  4066fc:	d01d      	beq.n	40673a <usart_serial_getchar+0x5a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4066fe:	4b29      	ldr	r3, [pc, #164]	; (4067a4 <usart_serial_getchar+0xc4>)
  406700:	429d      	cmp	r5, r3
  406702:	d022      	beq.n	40674a <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  406704:	4b28      	ldr	r3, [pc, #160]	; (4067a8 <usart_serial_getchar+0xc8>)
  406706:	429d      	cmp	r5, r3
  406708:	d027      	beq.n	40675a <usart_serial_getchar+0x7a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40670a:	4b28      	ldr	r3, [pc, #160]	; (4067ac <usart_serial_getchar+0xcc>)
  40670c:	429d      	cmp	r5, r3
  40670e:	d02e      	beq.n	40676e <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  406710:	4b27      	ldr	r3, [pc, #156]	; (4067b0 <usart_serial_getchar+0xd0>)
  406712:	429d      	cmp	r5, r3
  406714:	d035      	beq.n	406782 <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  406716:	b003      	add	sp, #12
  406718:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  40671a:	461f      	mov	r7, r3
  40671c:	4e25      	ldr	r6, [pc, #148]	; (4067b4 <usart_serial_getchar+0xd4>)
  40671e:	4621      	mov	r1, r4
  406720:	4638      	mov	r0, r7
  406722:	47b0      	blx	r6
  406724:	2800      	cmp	r0, #0
  406726:	d1fa      	bne.n	40671e <usart_serial_getchar+0x3e>
  406728:	e7e9      	b.n	4066fe <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  40672a:	461f      	mov	r7, r3
  40672c:	4e21      	ldr	r6, [pc, #132]	; (4067b4 <usart_serial_getchar+0xd4>)
  40672e:	4621      	mov	r1, r4
  406730:	4638      	mov	r0, r7
  406732:	47b0      	blx	r6
  406734:	2800      	cmp	r0, #0
  406736:	d1fa      	bne.n	40672e <usart_serial_getchar+0x4e>
  406738:	e7e4      	b.n	406704 <usart_serial_getchar+0x24>
		while (uart_read((Uart*)p_usart, data));
  40673a:	461f      	mov	r7, r3
  40673c:	4e1d      	ldr	r6, [pc, #116]	; (4067b4 <usart_serial_getchar+0xd4>)
  40673e:	4621      	mov	r1, r4
  406740:	4638      	mov	r0, r7
  406742:	47b0      	blx	r6
  406744:	2800      	cmp	r0, #0
  406746:	d1fa      	bne.n	40673e <usart_serial_getchar+0x5e>
  406748:	e7df      	b.n	40670a <usart_serial_getchar+0x2a>
		while (uart_read((Uart*)p_usart, data));
  40674a:	461f      	mov	r7, r3
  40674c:	4e19      	ldr	r6, [pc, #100]	; (4067b4 <usart_serial_getchar+0xd4>)
  40674e:	4621      	mov	r1, r4
  406750:	4638      	mov	r0, r7
  406752:	47b0      	blx	r6
  406754:	2800      	cmp	r0, #0
  406756:	d1fa      	bne.n	40674e <usart_serial_getchar+0x6e>
  406758:	e7da      	b.n	406710 <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
  40675a:	461e      	mov	r6, r3
  40675c:	4d16      	ldr	r5, [pc, #88]	; (4067b8 <usart_serial_getchar+0xd8>)
  40675e:	a901      	add	r1, sp, #4
  406760:	4630      	mov	r0, r6
  406762:	47a8      	blx	r5
  406764:	2800      	cmp	r0, #0
  406766:	d1fa      	bne.n	40675e <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
  406768:	9b01      	ldr	r3, [sp, #4]
  40676a:	7023      	strb	r3, [r4, #0]
  40676c:	e7d3      	b.n	406716 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  40676e:	461e      	mov	r6, r3
  406770:	4d11      	ldr	r5, [pc, #68]	; (4067b8 <usart_serial_getchar+0xd8>)
  406772:	a901      	add	r1, sp, #4
  406774:	4630      	mov	r0, r6
  406776:	47a8      	blx	r5
  406778:	2800      	cmp	r0, #0
  40677a:	d1fa      	bne.n	406772 <usart_serial_getchar+0x92>
		*data = (uint8_t)(val & 0xFF);
  40677c:	9b01      	ldr	r3, [sp, #4]
  40677e:	7023      	strb	r3, [r4, #0]
  406780:	e7c9      	b.n	406716 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  406782:	461e      	mov	r6, r3
  406784:	4d0c      	ldr	r5, [pc, #48]	; (4067b8 <usart_serial_getchar+0xd8>)
  406786:	a901      	add	r1, sp, #4
  406788:	4630      	mov	r0, r6
  40678a:	47a8      	blx	r5
  40678c:	2800      	cmp	r0, #0
  40678e:	d1fa      	bne.n	406786 <usart_serial_getchar+0xa6>
		*data = (uint8_t)(val & 0xFF);
  406790:	9b01      	ldr	r3, [sp, #4]
  406792:	7023      	strb	r3, [r4, #0]
}
  406794:	e7bf      	b.n	406716 <usart_serial_getchar+0x36>
  406796:	bf00      	nop
  406798:	400e0800 	.word	0x400e0800
  40679c:	400e0a00 	.word	0x400e0a00
  4067a0:	400e1a00 	.word	0x400e1a00
  4067a4:	400e1c00 	.word	0x400e1c00
  4067a8:	40024000 	.word	0x40024000
  4067ac:	40028000 	.word	0x40028000
  4067b0:	4002c000 	.word	0x4002c000
  4067b4:	004027e3 	.word	0x004027e3
  4067b8:	004028ef 	.word	0x004028ef

004067bc <usart_serial_putchar>:
{
  4067bc:	b570      	push	{r4, r5, r6, lr}
  4067be:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  4067c0:	4b2a      	ldr	r3, [pc, #168]	; (40686c <usart_serial_putchar+0xb0>)
  4067c2:	4298      	cmp	r0, r3
  4067c4:	d013      	beq.n	4067ee <usart_serial_putchar+0x32>
	if (UART1 == (Uart*)p_usart) {
  4067c6:	4b2a      	ldr	r3, [pc, #168]	; (406870 <usart_serial_putchar+0xb4>)
  4067c8:	4298      	cmp	r0, r3
  4067ca:	d019      	beq.n	406800 <usart_serial_putchar+0x44>
	if (UART2 == (Uart*)p_usart) {
  4067cc:	4b29      	ldr	r3, [pc, #164]	; (406874 <usart_serial_putchar+0xb8>)
  4067ce:	4298      	cmp	r0, r3
  4067d0:	d01f      	beq.n	406812 <usart_serial_putchar+0x56>
	if (UART3 == (Uart*)p_usart) {
  4067d2:	4b29      	ldr	r3, [pc, #164]	; (406878 <usart_serial_putchar+0xbc>)
  4067d4:	4298      	cmp	r0, r3
  4067d6:	d025      	beq.n	406824 <usart_serial_putchar+0x68>
	if (USART0 == p_usart) {
  4067d8:	4b28      	ldr	r3, [pc, #160]	; (40687c <usart_serial_putchar+0xc0>)
  4067da:	4298      	cmp	r0, r3
  4067dc:	d02b      	beq.n	406836 <usart_serial_putchar+0x7a>
	if (USART1 == p_usart) {
  4067de:	4b28      	ldr	r3, [pc, #160]	; (406880 <usart_serial_putchar+0xc4>)
  4067e0:	4298      	cmp	r0, r3
  4067e2:	d031      	beq.n	406848 <usart_serial_putchar+0x8c>
	if (USART2 == p_usart) {
  4067e4:	4b27      	ldr	r3, [pc, #156]	; (406884 <usart_serial_putchar+0xc8>)
  4067e6:	4298      	cmp	r0, r3
  4067e8:	d037      	beq.n	40685a <usart_serial_putchar+0x9e>
	return 0;
  4067ea:	2000      	movs	r0, #0
}
  4067ec:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4067ee:	461e      	mov	r6, r3
  4067f0:	4d25      	ldr	r5, [pc, #148]	; (406888 <usart_serial_putchar+0xcc>)
  4067f2:	4621      	mov	r1, r4
  4067f4:	4630      	mov	r0, r6
  4067f6:	47a8      	blx	r5
  4067f8:	2800      	cmp	r0, #0
  4067fa:	d1fa      	bne.n	4067f2 <usart_serial_putchar+0x36>
		return 1;
  4067fc:	2001      	movs	r0, #1
  4067fe:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  406800:	461e      	mov	r6, r3
  406802:	4d21      	ldr	r5, [pc, #132]	; (406888 <usart_serial_putchar+0xcc>)
  406804:	4621      	mov	r1, r4
  406806:	4630      	mov	r0, r6
  406808:	47a8      	blx	r5
  40680a:	2800      	cmp	r0, #0
  40680c:	d1fa      	bne.n	406804 <usart_serial_putchar+0x48>
		return 1;
  40680e:	2001      	movs	r0, #1
  406810:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  406812:	461e      	mov	r6, r3
  406814:	4d1c      	ldr	r5, [pc, #112]	; (406888 <usart_serial_putchar+0xcc>)
  406816:	4621      	mov	r1, r4
  406818:	4630      	mov	r0, r6
  40681a:	47a8      	blx	r5
  40681c:	2800      	cmp	r0, #0
  40681e:	d1fa      	bne.n	406816 <usart_serial_putchar+0x5a>
		return 1;
  406820:	2001      	movs	r0, #1
  406822:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  406824:	461e      	mov	r6, r3
  406826:	4d18      	ldr	r5, [pc, #96]	; (406888 <usart_serial_putchar+0xcc>)
  406828:	4621      	mov	r1, r4
  40682a:	4630      	mov	r0, r6
  40682c:	47a8      	blx	r5
  40682e:	2800      	cmp	r0, #0
  406830:	d1fa      	bne.n	406828 <usart_serial_putchar+0x6c>
		return 1;
  406832:	2001      	movs	r0, #1
  406834:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  406836:	461e      	mov	r6, r3
  406838:	4d14      	ldr	r5, [pc, #80]	; (40688c <usart_serial_putchar+0xd0>)
  40683a:	4621      	mov	r1, r4
  40683c:	4630      	mov	r0, r6
  40683e:	47a8      	blx	r5
  406840:	2800      	cmp	r0, #0
  406842:	d1fa      	bne.n	40683a <usart_serial_putchar+0x7e>
		return 1;
  406844:	2001      	movs	r0, #1
  406846:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  406848:	461e      	mov	r6, r3
  40684a:	4d10      	ldr	r5, [pc, #64]	; (40688c <usart_serial_putchar+0xd0>)
  40684c:	4621      	mov	r1, r4
  40684e:	4630      	mov	r0, r6
  406850:	47a8      	blx	r5
  406852:	2800      	cmp	r0, #0
  406854:	d1fa      	bne.n	40684c <usart_serial_putchar+0x90>
		return 1;
  406856:	2001      	movs	r0, #1
  406858:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  40685a:	461e      	mov	r6, r3
  40685c:	4d0b      	ldr	r5, [pc, #44]	; (40688c <usart_serial_putchar+0xd0>)
  40685e:	4621      	mov	r1, r4
  406860:	4630      	mov	r0, r6
  406862:	47a8      	blx	r5
  406864:	2800      	cmp	r0, #0
  406866:	d1fa      	bne.n	40685e <usart_serial_putchar+0xa2>
		return 1;
  406868:	2001      	movs	r0, #1
  40686a:	bd70      	pop	{r4, r5, r6, pc}
  40686c:	400e0800 	.word	0x400e0800
  406870:	400e0a00 	.word	0x400e0a00
  406874:	400e1a00 	.word	0x400e1a00
  406878:	400e1c00 	.word	0x400e1c00
  40687c:	40024000 	.word	0x40024000
  406880:	40028000 	.word	0x40028000
  406884:	4002c000 	.word	0x4002c000
  406888:	004027d1 	.word	0x004027d1
  40688c:	004028d9 	.word	0x004028d9

00406890 <vApplicationStackOverflowHook>:
{
  406890:	b508      	push	{r3, lr}
	printf("stack overflow %x %s\r\n", pxTask, (portCHAR *)pcTaskName);
  406892:	460a      	mov	r2, r1
  406894:	4601      	mov	r1, r0
  406896:	4802      	ldr	r0, [pc, #8]	; (4068a0 <vApplicationStackOverflowHook+0x10>)
  406898:	4b02      	ldr	r3, [pc, #8]	; (4068a4 <vApplicationStackOverflowHook+0x14>)
  40689a:	4798      	blx	r3
  40689c:	e7fe      	b.n	40689c <vApplicationStackOverflowHook+0xc>
  40689e:	bf00      	nop
  4068a0:	0040b228 	.word	0x0040b228
  4068a4:	00406fb9 	.word	0x00406fb9

004068a8 <vApplicationTickHook>:
{
  4068a8:	4770      	bx	lr

004068aa <vApplicationMallocFailedHook>:
  4068aa:	f04f 0380 	mov.w	r3, #128	; 0x80
  4068ae:	b672      	cpsid	i
  4068b0:	f383 8811 	msr	BASEPRI, r3
  4068b4:	f3bf 8f6f 	isb	sy
  4068b8:	f3bf 8f4f 	dsb	sy
  4068bc:	b662      	cpsie	i
  4068be:	e7fe      	b.n	4068be <vApplicationMallocFailedHook+0x14>

004068c0 <pin_toggle>:
void pin_toggle(Pio *pio, uint32_t mask){
  4068c0:	b538      	push	{r3, r4, r5, lr}
  4068c2:	4604      	mov	r4, r0
  4068c4:	460d      	mov	r5, r1
   if(pio_get_output_data_status(pio, mask))
  4068c6:	4b06      	ldr	r3, [pc, #24]	; (4068e0 <pin_toggle+0x20>)
  4068c8:	4798      	blx	r3
  4068ca:	b920      	cbnz	r0, 4068d6 <pin_toggle+0x16>
    pio_set(pio,mask);
  4068cc:	4629      	mov	r1, r5
  4068ce:	4620      	mov	r0, r4
  4068d0:	4b04      	ldr	r3, [pc, #16]	; (4068e4 <pin_toggle+0x24>)
  4068d2:	4798      	blx	r3
  4068d4:	bd38      	pop	{r3, r4, r5, pc}
    pio_clear(pio, mask);
  4068d6:	4629      	mov	r1, r5
  4068d8:	4620      	mov	r0, r4
  4068da:	4b03      	ldr	r3, [pc, #12]	; (4068e8 <pin_toggle+0x28>)
  4068dc:	4798      	blx	r3
  4068de:	bd38      	pop	{r3, r4, r5, pc}
  4068e0:	00401f55 	.word	0x00401f55
  4068e4:	00401dcd 	.word	0x00401dcd
  4068e8:	00401dd1 	.word	0x00401dd1

004068ec <Button1_Handler>:
{
  4068ec:	b510      	push	{r4, lr}
  pin_toggle(PIOD, (1<<28));
  4068ee:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4068f2:	4804      	ldr	r0, [pc, #16]	; (406904 <Button1_Handler+0x18>)
  4068f4:	4c04      	ldr	r4, [pc, #16]	; (406908 <Button1_Handler+0x1c>)
  4068f6:	47a0      	blx	r4
  pin_toggle(LED_PIO, LED_PIN_MASK);
  4068f8:	f44f 7180 	mov.w	r1, #256	; 0x100
  4068fc:	4803      	ldr	r0, [pc, #12]	; (40690c <Button1_Handler+0x20>)
  4068fe:	47a0      	blx	r4
  406900:	bd10      	pop	{r4, pc}
  406902:	bf00      	nop
  406904:	400e1400 	.word	0x400e1400
  406908:	004068c1 	.word	0x004068c1
  40690c:	400e1200 	.word	0x400e1200

00406910 <BUT_init>:
void BUT_init(void){
  406910:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  406914:	b082      	sub	sp, #8
    pmc_enable_periph_clk(BUT_PIO_ID);
  406916:	200a      	movs	r0, #10
  406918:	4f2c      	ldr	r7, [pc, #176]	; (4069cc <BUT_init+0xbc>)
  40691a:	47b8      	blx	r7
    pio_set_input(BUT_PIO, BUT_PIN_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  40691c:	4d2c      	ldr	r5, [pc, #176]	; (4069d0 <BUT_init+0xc0>)
  40691e:	2209      	movs	r2, #9
  406920:	f44f 6100 	mov.w	r1, #2048	; 0x800
  406924:	4628      	mov	r0, r5
  406926:	4b2b      	ldr	r3, [pc, #172]	; (4069d4 <BUT_init+0xc4>)
  406928:	4798      	blx	r3
    pio_enable_interrupt(BUT_PIO, BUT_PIN_MASK);
  40692a:	f44f 6100 	mov.w	r1, #2048	; 0x800
  40692e:	4628      	mov	r0, r5
  406930:	4e29      	ldr	r6, [pc, #164]	; (4069d8 <BUT_init+0xc8>)
  406932:	47b0      	blx	r6
    pio_handler_set(BUT_PIO, BUT_PIO_ID, BUT_PIN_MASK, PIO_IT_FALL_EDGE, Button1_Handler);
  406934:	4b29      	ldr	r3, [pc, #164]	; (4069dc <BUT_init+0xcc>)
  406936:	9300      	str	r3, [sp, #0]
  406938:	2350      	movs	r3, #80	; 0x50
  40693a:	f44f 6200 	mov.w	r2, #2048	; 0x800
  40693e:	210a      	movs	r1, #10
  406940:	4628      	mov	r0, r5
  406942:	f8df 80ac 	ldr.w	r8, [pc, #172]	; 4069f0 <BUT_init+0xe0>
  406946:	47c0      	blx	r8
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  406948:	4c25      	ldr	r4, [pc, #148]	; (4069e0 <BUT_init+0xd0>)
  40694a:	f44f 6980 	mov.w	r9, #1024	; 0x400
  40694e:	f8c4 9000 	str.w	r9, [r4]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  406952:	23a0      	movs	r3, #160	; 0xa0
  406954:	f884 330a 	strb.w	r3, [r4, #778]	; 0x30a
		pmc_enable_periph_clk(EBUT1_PIO_ID);
  406958:	2010      	movs	r0, #16
  40695a:	47b8      	blx	r7
		pmc_enable_periph_clk(EBUT2_PIO_ID);
  40695c:	200a      	movs	r0, #10
  40695e:	47b8      	blx	r7
		pio_configure(EBUT1_PIO, PIO_INPUT, EBUT1_PIO_IDX_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  406960:	4f20      	ldr	r7, [pc, #128]	; (4069e4 <BUT_init+0xd4>)
  406962:	2309      	movs	r3, #9
  406964:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  406968:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  40696c:	4638      	mov	r0, r7
  40696e:	f8df a084 	ldr.w	sl, [pc, #132]	; 4069f4 <BUT_init+0xe4>
  406972:	47d0      	blx	sl
		pio_configure(EBUT2_PIO, PIO_INPUT, EBUT2_PIO_IDX_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  406974:	2309      	movs	r3, #9
  406976:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  40697a:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  40697e:	4628      	mov	r0, r5
  406980:	47d0      	blx	sl
		pio_handler_set(EBUT1_PIO,
  406982:	4b19      	ldr	r3, [pc, #100]	; (4069e8 <BUT_init+0xd8>)
  406984:	9300      	str	r3, [sp, #0]
  406986:	2350      	movs	r3, #80	; 0x50
  406988:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40698c:	2110      	movs	r1, #16
  40698e:	4638      	mov	r0, r7
  406990:	47c0      	blx	r8
		pio_handler_set(EBUT2_PIO,
  406992:	4b16      	ldr	r3, [pc, #88]	; (4069ec <BUT_init+0xdc>)
  406994:	9300      	str	r3, [sp, #0]
  406996:	2350      	movs	r3, #80	; 0x50
  406998:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  40699c:	210a      	movs	r1, #10
  40699e:	4628      	mov	r0, r5
  4069a0:	47c0      	blx	r8
		pio_enable_interrupt(EBUT1_PIO, EBUT1_PIO_IDX_MASK);
  4069a2:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4069a6:	4638      	mov	r0, r7
  4069a8:	47b0      	blx	r6
		pio_enable_interrupt(EBUT2_PIO, EBUT2_PIO_IDX_MASK);
  4069aa:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  4069ae:	4628      	mov	r0, r5
  4069b0:	47b0      	blx	r6
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4069b2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  4069b6:	6023      	str	r3, [r4, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4069b8:	2380      	movs	r3, #128	; 0x80
  4069ba:	f884 3310 	strb.w	r3, [r4, #784]	; 0x310
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4069be:	f8c4 9000 	str.w	r9, [r4]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4069c2:	f884 330a 	strb.w	r3, [r4, #778]	; 0x30a
};
  4069c6:	b002      	add	sp, #8
  4069c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4069cc:	004021e5 	.word	0x004021e5
  4069d0:	400e0e00 	.word	0x400e0e00
  4069d4:	00401e67 	.word	0x00401e67
  4069d8:	00401f93 	.word	0x00401f93
  4069dc:	004068ed 	.word	0x004068ed
  4069e0:	e000e100 	.word	0xe000e100
  4069e4:	400e1400 	.word	0x400e1400
  4069e8:	00406561 	.word	0x00406561
  4069ec:	00406571 	.word	0x00406571
  4069f0:	00401ff1 	.word	0x00401ff1
  4069f4:	00401ec5 	.word	0x00401ec5

004069f8 <LED_init>:
void LED_init(int estado){
  4069f8:	b510      	push	{r4, lr}
  4069fa:	b082      	sub	sp, #8
  4069fc:	4604      	mov	r4, r0
    pmc_enable_periph_clk(LED_PIO_ID);
  4069fe:	200c      	movs	r0, #12
  406a00:	4b05      	ldr	r3, [pc, #20]	; (406a18 <LED_init+0x20>)
  406a02:	4798      	blx	r3
    pio_set_output(LED_PIO, LED_PIN_MASK, estado, 0, 0 );
  406a04:	2300      	movs	r3, #0
  406a06:	9300      	str	r3, [sp, #0]
  406a08:	4622      	mov	r2, r4
  406a0a:	f44f 7180 	mov.w	r1, #256	; 0x100
  406a0e:	4803      	ldr	r0, [pc, #12]	; (406a1c <LED_init+0x24>)
  406a10:	4c03      	ldr	r4, [pc, #12]	; (406a20 <LED_init+0x28>)
  406a12:	47a0      	blx	r4
};
  406a14:	b002      	add	sp, #8
  406a16:	bd10      	pop	{r4, pc}
  406a18:	004021e5 	.word	0x004021e5
  406a1c:	400e1200 	.word	0x400e1200
  406a20:	00401e9d 	.word	0x00401e9d

00406a24 <bme280_i2c_bus_init>:
{
  406a24:	b500      	push	{lr}
  406a26:	b085      	sub	sp, #20
	pmc_enable_periph_clk(TWIHS_MCU6050_ID);
  406a28:	2013      	movs	r0, #19
  406a2a:	4b07      	ldr	r3, [pc, #28]	; (406a48 <bme280_i2c_bus_init+0x24>)
  406a2c:	4798      	blx	r3
	bno055_option.master_clk = sysclk_get_cpu_hz();
  406a2e:	4b07      	ldr	r3, [pc, #28]	; (406a4c <bme280_i2c_bus_init+0x28>)
  406a30:	9301      	str	r3, [sp, #4]
	bno055_option.speed      = 10000;
  406a32:	f242 7310 	movw	r3, #10000	; 0x2710
  406a36:	9302      	str	r3, [sp, #8]
	twihs_master_init(TWIHS_MCU6050, &bno055_option);
  406a38:	a901      	add	r1, sp, #4
  406a3a:	4805      	ldr	r0, [pc, #20]	; (406a50 <bme280_i2c_bus_init+0x2c>)
  406a3c:	4b05      	ldr	r3, [pc, #20]	; (406a54 <bme280_i2c_bus_init+0x30>)
  406a3e:	4798      	blx	r3
}
  406a40:	b005      	add	sp, #20
  406a42:	f85d fb04 	ldr.w	pc, [sp], #4
  406a46:	bf00      	nop
  406a48:	004021e5 	.word	0x004021e5
  406a4c:	11e1a300 	.word	0x11e1a300
  406a50:	40018000 	.word	0x40018000
  406a54:	00402665 	.word	0x00402665

00406a58 <bme280_i2c_read_reg>:
uint8_t bme280_i2c_read_reg(uint CHIP_ADDRESS, uint reg_address, char *value){
  406a58:	b510      	push	{r4, lr}
  406a5a:	b086      	sub	sp, #24
  406a5c:	4614      	mov	r4, r2
  	  p_packet.chip         = CHIP_ADDRESS;//BME280_ADDRESS;
  406a5e:	f88d 0014 	strb.w	r0, [sp, #20]
  	  p_packet.addr_length  = 0;
  406a62:	2300      	movs	r3, #0
  406a64:	9302      	str	r3, [sp, #8]
  	  char data = reg_address; //BME280_CHIP_ID_REG;
  406a66:	ab06      	add	r3, sp, #24
  406a68:	f803 1d15 	strb.w	r1, [r3, #-21]!
  	  p_packet.buffer       = &data;
  406a6c:	9303      	str	r3, [sp, #12]
  	  p_packet.length       = 1;
  406a6e:	2301      	movs	r3, #1
  406a70:	9304      	str	r3, [sp, #16]
  	  if(twihs_master_write(TWIHS_MCU6050, &p_packet) != TWIHS_SUCCESS)
  406a72:	a901      	add	r1, sp, #4
  406a74:	4809      	ldr	r0, [pc, #36]	; (406a9c <bme280_i2c_read_reg+0x44>)
  406a76:	4b0a      	ldr	r3, [pc, #40]	; (406aa0 <bme280_i2c_read_reg+0x48>)
  406a78:	4798      	blx	r3
  406a7a:	b110      	cbz	r0, 406a82 <bme280_i2c_read_reg+0x2a>
  	    return 1;
  406a7c:	2001      	movs	r0, #1
}
  406a7e:	b006      	add	sp, #24
  406a80:	bd10      	pop	{r4, pc}
  	  p_packet.addr_length  = 0;
  406a82:	2300      	movs	r3, #0
  406a84:	9302      	str	r3, [sp, #8]
  	  p_packet.length       = 1;
  406a86:	2301      	movs	r3, #1
  406a88:	9304      	str	r3, [sp, #16]
      p_packet.buffer       = value;
  406a8a:	9403      	str	r4, [sp, #12]
  	  if(twihs_master_read(TWIHS_MCU6050, &p_packet) != TWIHS_SUCCESS)
  406a8c:	a901      	add	r1, sp, #4
  406a8e:	4803      	ldr	r0, [pc, #12]	; (406a9c <bme280_i2c_read_reg+0x44>)
  406a90:	4b04      	ldr	r3, [pc, #16]	; (406aa4 <bme280_i2c_read_reg+0x4c>)
  406a92:	4798      	blx	r3
  	    return 1;
  406a94:	3000      	adds	r0, #0
  406a96:	bf18      	it	ne
  406a98:	2001      	movne	r0, #1
  406a9a:	e7f0      	b.n	406a7e <bme280_i2c_read_reg+0x26>
  406a9c:	40018000 	.word	0x40018000
  406aa0:	00402731 	.word	0x00402731
  406aa4:	00402699 	.word	0x00402699

00406aa8 <bme280_i2c_config_temp>:
int8_t bme280_i2c_config_temp(void){
  406aa8:	b500      	push	{lr}
  406aaa:	b087      	sub	sp, #28
  	p_packet.chip         = BME280_ADDRESS;//BME280_ADDRESS;
  406aac:	2377      	movs	r3, #119	; 0x77
  406aae:	f88d 3014 	strb.w	r3, [sp, #20]
    p_packet.addr[0]      = BME280_CTRL_MEAS_REG;
  406ab2:	23f4      	movs	r3, #244	; 0xf4
  406ab4:	f88d 3004 	strb.w	r3, [sp, #4]
  	p_packet.addr_length  = 1;
  406ab8:	2201      	movs	r2, #1
  406aba:	9202      	str	r2, [sp, #8]
  	char data = 0b00100111; //BME280_CHIP_ID_REG;
  406abc:	ab06      	add	r3, sp, #24
  406abe:	2127      	movs	r1, #39	; 0x27
  406ac0:	f803 1d15 	strb.w	r1, [r3, #-21]!
  	p_packet.buffer       = &data;
  406ac4:	9303      	str	r3, [sp, #12]
  	p_packet.length       = 1;
  406ac6:	9204      	str	r2, [sp, #16]
  	if(twihs_master_write(TWIHS_MCU6050, &p_packet) != TWIHS_SUCCESS)
  406ac8:	a901      	add	r1, sp, #4
  406aca:	4804      	ldr	r0, [pc, #16]	; (406adc <bme280_i2c_config_temp+0x34>)
  406acc:	4b04      	ldr	r3, [pc, #16]	; (406ae0 <bme280_i2c_config_temp+0x38>)
  406ace:	4798      	blx	r3
  406ad0:	b100      	cbz	r0, 406ad4 <bme280_i2c_config_temp+0x2c>
  	return 1;
  406ad2:	2001      	movs	r0, #1
}
  406ad4:	b007      	add	sp, #28
  406ad6:	f85d fb04 	ldr.w	pc, [sp], #4
  406ada:	bf00      	nop
  406adc:	40018000 	.word	0x40018000
  406ae0:	00402731 	.word	0x00402731

00406ae4 <bme280_i2c_read_temp>:
{
  406ae4:	b5f0      	push	{r4, r5, r6, r7, lr}
  406ae6:	b085      	sub	sp, #20
  406ae8:	4607      	mov	r7, r0
  406aea:	460d      	mov	r5, r1
  406aec:	4616      	mov	r6, r2
  bme280_i2c_read_reg(BME280_ADDRESS, BME280_TEMPERATURE_MSB_REG, &tmp[2]);
  406aee:	f10d 020e 	add.w	r2, sp, #14
  406af2:	21fa      	movs	r1, #250	; 0xfa
  406af4:	2077      	movs	r0, #119	; 0x77
  406af6:	4c28      	ldr	r4, [pc, #160]	; (406b98 <bme280_i2c_read_temp+0xb4>)
  406af8:	47a0      	blx	r4
  bme280_i2c_read_reg(BME280_ADDRESS, BME280_TEMPERATURE_MSB_REG, &tmp[2]);
  406afa:	f10d 020e 	add.w	r2, sp, #14
  406afe:	21fa      	movs	r1, #250	; 0xfa
  406b00:	2077      	movs	r0, #119	; 0x77
  406b02:	47a0      	blx	r4
  bme280_i2c_read_reg(BME280_ADDRESS, BME280_TEMPERATURE_LSB_REG, &tmp[1]);
  406b04:	f10d 020d 	add.w	r2, sp, #13
  406b08:	21fb      	movs	r1, #251	; 0xfb
  406b0a:	2077      	movs	r0, #119	; 0x77
  406b0c:	47a0      	blx	r4
  bme280_i2c_read_reg(BME280_ADDRESS, BME280_TEMPERATURE_LSB_REG, &tmp[1]);
  406b0e:	f10d 020d 	add.w	r2, sp, #13
  406b12:	21fb      	movs	r1, #251	; 0xfb
  406b14:	2077      	movs	r0, #119	; 0x77
  406b16:	47a0      	blx	r4
  bme280_i2c_read_reg(BME280_ADDRESS, BME280_PRESSURE_MSB_REG, &pr[2]);
  406b18:	f10d 020a 	add.w	r2, sp, #10
  406b1c:	21f7      	movs	r1, #247	; 0xf7
  406b1e:	2077      	movs	r0, #119	; 0x77
  406b20:	47a0      	blx	r4
  bme280_i2c_read_reg(BME280_ADDRESS, BME280_PRESSURE_MSB_REG, &pr[2]);
  406b22:	f10d 020a 	add.w	r2, sp, #10
  406b26:	21f7      	movs	r1, #247	; 0xf7
  406b28:	2077      	movs	r0, #119	; 0x77
  406b2a:	47a0      	blx	r4
  bme280_i2c_read_reg(BME280_ADDRESS, BME280_PRESSURE_LSB_REG, &pr[1]);
  406b2c:	f10d 0209 	add.w	r2, sp, #9
  406b30:	21f8      	movs	r1, #248	; 0xf8
  406b32:	2077      	movs	r0, #119	; 0x77
  406b34:	47a0      	blx	r4
  bme280_i2c_read_reg(BME280_ADDRESS, BME280_PRESSURE_LSB_REG, &pr[1]);
  406b36:	f10d 0209 	add.w	r2, sp, #9
  406b3a:	21f8      	movs	r1, #248	; 0xf8
  406b3c:	2077      	movs	r0, #119	; 0x77
  406b3e:	47a0      	blx	r4
  bme280_i2c_read_reg(BME280_ADDRESS, BME280_HUMIDITY_MSB_REG, &um[2]);
  406b40:	f10d 0206 	add.w	r2, sp, #6
  406b44:	21fd      	movs	r1, #253	; 0xfd
  406b46:	2077      	movs	r0, #119	; 0x77
  406b48:	47a0      	blx	r4
  bme280_i2c_read_reg(BME280_ADDRESS, BME280_HUMIDITY_MSB_REG, &um[2]);
  406b4a:	f10d 0206 	add.w	r2, sp, #6
  406b4e:	21fd      	movs	r1, #253	; 0xfd
  406b50:	2077      	movs	r0, #119	; 0x77
  406b52:	47a0      	blx	r4
  bme280_i2c_read_reg(BME280_ADDRESS, BME280_HUMIDITY_LSB_REG, &um[1]);
  406b54:	f10d 0205 	add.w	r2, sp, #5
  406b58:	21fe      	movs	r1, #254	; 0xfe
  406b5a:	2077      	movs	r0, #119	; 0x77
  406b5c:	47a0      	blx	r4
  bme280_i2c_read_reg(BME280_ADDRESS, BME280_HUMIDITY_LSB_REG, &um[1]);  
  406b5e:	f10d 0205 	add.w	r2, sp, #5
  406b62:	21fe      	movs	r1, #254	; 0xfe
  406b64:	2077      	movs	r0, #119	; 0x77
  406b66:	47a0      	blx	r4
  *temp = tmp[2] << 8 | tmp[1];
  406b68:	f89d 200e 	ldrb.w	r2, [sp, #14]
  406b6c:	f89d 300d 	ldrb.w	r3, [sp, #13]
  406b70:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  406b74:	603b      	str	r3, [r7, #0]
  *umid = um[2] << 8 | um[1];
  406b76:	f89d 2006 	ldrb.w	r2, [sp, #6]
  406b7a:	f89d 3005 	ldrb.w	r3, [sp, #5]
  406b7e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  406b82:	6033      	str	r3, [r6, #0]
  *pres = pr[2] << 8 | pr[1];
  406b84:	f89d 200a 	ldrb.w	r2, [sp, #10]
  406b88:	f89d 3009 	ldrb.w	r3, [sp, #9]
  406b8c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  406b90:	602b      	str	r3, [r5, #0]
}
  406b92:	2000      	movs	r0, #0
  406b94:	b005      	add	sp, #20
  406b96:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406b98:	00406a59 	.word	0x00406a59

00406b9c <task_sensor>:
void task_sensor(void){
  406b9c:	b508      	push	{r3, lr}
 printf("oi\n");
  406b9e:	480d      	ldr	r0, [pc, #52]	; (406bd4 <task_sensor+0x38>)
  406ba0:	4b0d      	ldr	r3, [pc, #52]	; (406bd8 <task_sensor+0x3c>)
  406ba2:	4798      	blx	r3
	 if (bme280_i2c_read_temp(&temp, &pres, &umid))
  406ba4:	4e0d      	ldr	r6, [pc, #52]	; (406bdc <task_sensor+0x40>)
  406ba6:	4d0e      	ldr	r5, [pc, #56]	; (406be0 <task_sensor+0x44>)
	 pin_toggle(LED_PIO, LED_PIN_MASK);
  406ba8:	4c0e      	ldr	r4, [pc, #56]	; (406be4 <task_sensor+0x48>)
  406baa:	e008      	b.n	406bbe <task_sensor+0x22>
  406bac:	f44f 7180 	mov.w	r1, #256	; 0x100
  406bb0:	4620      	mov	r0, r4
  406bb2:	4b0d      	ldr	r3, [pc, #52]	; (406be8 <task_sensor+0x4c>)
  406bb4:	4798      	blx	r3
	 vTaskDelay(1000/portTICK_PERIOD_MS);
  406bb6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
  406bba:	4b0c      	ldr	r3, [pc, #48]	; (406bec <task_sensor+0x50>)
  406bbc:	4798      	blx	r3
	 if (bme280_i2c_read_temp(&temp, &pres, &umid))
  406bbe:	4632      	mov	r2, r6
  406bc0:	4629      	mov	r1, r5
  406bc2:	480b      	ldr	r0, [pc, #44]	; (406bf0 <task_sensor+0x54>)
  406bc4:	4b0b      	ldr	r3, [pc, #44]	; (406bf4 <task_sensor+0x58>)
  406bc6:	4798      	blx	r3
  406bc8:	2800      	cmp	r0, #0
  406bca:	d0ef      	beq.n	406bac <task_sensor+0x10>
	 printf("erro readinG temperature \n");
  406bcc:	480a      	ldr	r0, [pc, #40]	; (406bf8 <task_sensor+0x5c>)
  406bce:	4b02      	ldr	r3, [pc, #8]	; (406bd8 <task_sensor+0x3c>)
  406bd0:	4798      	blx	r3
  406bd2:	e7eb      	b.n	406bac <task_sensor+0x10>
  406bd4:	0040b194 	.word	0x0040b194
  406bd8:	00406fb9 	.word	0x00406fb9
  406bdc:	204010b0 	.word	0x204010b0
  406be0:	204010a0 	.word	0x204010a0
  406be4:	400e1200 	.word	0x400e1200
  406be8:	004068c1 	.word	0x004068c1
  406bec:	004057f5 	.word	0x004057f5
  406bf0:	204010c4 	.word	0x204010c4
  406bf4:	00406ae5 	.word	0x00406ae5
  406bf8:	0040b198 	.word	0x0040b198

00406bfc <bme280_validate_id>:
uint8_t bme280_validate_id(void){
  406bfc:	b510      	push	{r4, lr}
  406bfe:	b082      	sub	sp, #8
  bme280_i2c_read_reg(BME280_ADDRESS, BME280_CHIP_ID_REG, &id );
  406c00:	f10d 0207 	add.w	r2, sp, #7
  406c04:	21d0      	movs	r1, #208	; 0xd0
  406c06:	2077      	movs	r0, #119	; 0x77
  406c08:	4c0a      	ldr	r4, [pc, #40]	; (406c34 <bme280_validate_id+0x38>)
  406c0a:	47a0      	blx	r4
  bme280_i2c_read_reg(BME280_ADDRESS, BME280_CHIP_ID_REG, &id );
  406c0c:	f10d 0207 	add.w	r2, sp, #7
  406c10:	21d0      	movs	r1, #208	; 0xd0
  406c12:	2077      	movs	r0, #119	; 0x77
  406c14:	47a0      	blx	r4
  if (bme280_i2c_read_reg(BME280_ADDRESS, BME280_CHIP_ID_REG, &id )) 
  406c16:	f10d 0207 	add.w	r2, sp, #7
  406c1a:	21d0      	movs	r1, #208	; 0xd0
  406c1c:	2077      	movs	r0, #119	; 0x77
  406c1e:	47a0      	blx	r4
  406c20:	b930      	cbnz	r0, 406c30 <bme280_validate_id+0x34>
  if (id != 0x60)
  406c22:	f89d 0007 	ldrb.w	r0, [sp, #7]
  406c26:	3860      	subs	r0, #96	; 0x60
  406c28:	bf18      	it	ne
  406c2a:	2001      	movne	r0, #1
}
  406c2c:	b002      	add	sp, #8
  406c2e:	bd10      	pop	{r4, pc}
  406c30:	2001      	movs	r0, #1
  406c32:	e7fb      	b.n	406c2c <bme280_validate_id+0x30>
  406c34:	00406a59 	.word	0x00406a59

00406c38 <RTC_init>:
void RTC_init(){
  406c38:	b530      	push	{r4, r5, lr}
  406c3a:	b083      	sub	sp, #12
	pmc_enable_periph_clk(ID_RTC);
  406c3c:	2002      	movs	r0, #2
  406c3e:	4b12      	ldr	r3, [pc, #72]	; (406c88 <RTC_init+0x50>)
  406c40:	4798      	blx	r3
	rtc_set_hour_mode(RTC, 0);
  406c42:	4c12      	ldr	r4, [pc, #72]	; (406c8c <RTC_init+0x54>)
  406c44:	2100      	movs	r1, #0
  406c46:	4620      	mov	r0, r4
  406c48:	4b11      	ldr	r3, [pc, #68]	; (406c90 <RTC_init+0x58>)
  406c4a:	4798      	blx	r3
	rtc_set_date(RTC, YEAR, MOUNTH, DAY, WEEK);
  406c4c:	2201      	movs	r2, #1
  406c4e:	9200      	str	r2, [sp, #0]
  406c50:	4613      	mov	r3, r2
  406c52:	f240 71e3 	movw	r1, #2019	; 0x7e3
  406c56:	4620      	mov	r0, r4
  406c58:	4d0e      	ldr	r5, [pc, #56]	; (406c94 <RTC_init+0x5c>)
  406c5a:	47a8      	blx	r5
	rtc_set_time(RTC, HOUR, MINUTE, SECOND);
  406c5c:	2322      	movs	r3, #34	; 0x22
  406c5e:	222b      	movs	r2, #43	; 0x2b
  406c60:	210d      	movs	r1, #13
  406c62:	4620      	mov	r0, r4
  406c64:	4d0c      	ldr	r5, [pc, #48]	; (406c98 <RTC_init+0x60>)
  406c66:	47a8      	blx	r5
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  406c68:	4b0c      	ldr	r3, [pc, #48]	; (406c9c <RTC_init+0x64>)
  406c6a:	2204      	movs	r2, #4
  406c6c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  406c70:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  406c74:	2100      	movs	r1, #0
  406c76:	f883 1302 	strb.w	r1, [r3, #770]	; 0x302
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  406c7a:	601a      	str	r2, [r3, #0]
	rtc_enable_interrupt(RTC,  RTC_IER_ALREN);
  406c7c:	2102      	movs	r1, #2
  406c7e:	4620      	mov	r0, r4
  406c80:	4b07      	ldr	r3, [pc, #28]	; (406ca0 <RTC_init+0x68>)
  406c82:	4798      	blx	r3
}
  406c84:	b003      	add	sp, #12
  406c86:	bd30      	pop	{r4, r5, pc}
  406c88:	004021e5 	.word	0x004021e5
  406c8c:	400e1860 	.word	0x400e1860
  406c90:	00402239 	.word	0x00402239
  406c94:	004023b1 	.word	0x004023b1
  406c98:	004022ad 	.word	0x004022ad
  406c9c:	e000e100 	.word	0xe000e100
  406ca0:	0040224f 	.word	0x0040224f

00406ca4 <task_usuario>:
void task_usuario(void){
  406ca4:	b580      	push	{r7, lr}
	RTC_init();
  406ca6:	4b1e      	ldr	r3, [pc, #120]	; (406d20 <task_usuario+0x7c>)
  406ca8:	4798      	blx	r3
	BUT_init();
  406caa:	4b1e      	ldr	r3, [pc, #120]	; (406d24 <task_usuario+0x80>)
  406cac:	4798      	blx	r3
	gfx_mono_ssd1306_init();  
  406cae:	4b1e      	ldr	r3, [pc, #120]	; (406d28 <task_usuario+0x84>)
  406cb0:	4798      	blx	r3
		rtc_get_time(RTC, &hour, &minuto, &seg);
  406cb2:	4e1e      	ldr	r6, [pc, #120]	; (406d2c <task_usuario+0x88>)
  406cb4:	4d1e      	ldr	r5, [pc, #120]	; (406d30 <task_usuario+0x8c>)
  406cb6:	4f1f      	ldr	r7, [pc, #124]	; (406d34 <task_usuario+0x90>)
  406cb8:	e010      	b.n	406cdc <task_usuario+0x38>
		xSemaphoreGive(xSemaphore);
  406cba:	2300      	movs	r3, #0
  406cbc:	461a      	mov	r2, r3
  406cbe:	4619      	mov	r1, r3
  406cc0:	481d      	ldr	r0, [pc, #116]	; (406d38 <task_usuario+0x94>)
  406cc2:	6800      	ldr	r0, [r0, #0]
  406cc4:	4c1d      	ldr	r4, [pc, #116]	; (406d3c <task_usuario+0x98>)
  406cc6:	47a0      	blx	r4
		gfx_mono_draw_string("sdsd",0,16, &sysfont);
  406cc8:	4b1d      	ldr	r3, [pc, #116]	; (406d40 <task_usuario+0x9c>)
  406cca:	2210      	movs	r2, #16
  406ccc:	2100      	movs	r1, #0
  406cce:	481d      	ldr	r0, [pc, #116]	; (406d44 <task_usuario+0xa0>)
  406cd0:	4c1d      	ldr	r4, [pc, #116]	; (406d48 <task_usuario+0xa4>)
  406cd2:	47a0      	blx	r4
	vTaskDelay(1000/portTICK_PERIOD_MS);
  406cd4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
  406cd8:	4b1c      	ldr	r3, [pc, #112]	; (406d4c <task_usuario+0xa8>)
  406cda:	4798      	blx	r3
		rtc_get_time(RTC, &hour, &minuto, &seg);
  406cdc:	4633      	mov	r3, r6
  406cde:	462a      	mov	r2, r5
  406ce0:	491b      	ldr	r1, [pc, #108]	; (406d50 <task_usuario+0xac>)
  406ce2:	4638      	mov	r0, r7
  406ce4:	4c1b      	ldr	r4, [pc, #108]	; (406d54 <task_usuario+0xb0>)
  406ce6:	47a0      	blx	r4
	if (opc % 2 == 0) {
  406ce8:	4b1b      	ldr	r3, [pc, #108]	; (406d58 <task_usuario+0xb4>)
  406cea:	681b      	ldr	r3, [r3, #0]
  406cec:	f013 0f01 	tst.w	r3, #1
  406cf0:	d1e3      	bne.n	406cba <task_usuario+0x16>
		printf("RUN MODE, Aperte o boto 1 para gravar.\n");
  406cf2:	481a      	ldr	r0, [pc, #104]	; (406d5c <task_usuario+0xb8>)
  406cf4:	4c1a      	ldr	r4, [pc, #104]	; (406d60 <task_usuario+0xbc>)
  406cf6:	47a0      	blx	r4
		printf("%d:%d:%d\n", hour, minuto, seg);
  406cf8:	6833      	ldr	r3, [r6, #0]
  406cfa:	682a      	ldr	r2, [r5, #0]
  406cfc:	4914      	ldr	r1, [pc, #80]	; (406d50 <task_usuario+0xac>)
  406cfe:	6809      	ldr	r1, [r1, #0]
  406d00:	4818      	ldr	r0, [pc, #96]	; (406d64 <task_usuario+0xc0>)
  406d02:	47a0      	blx	r4
		printf("Temperatura: %d \n", temp);
  406d04:	4b18      	ldr	r3, [pc, #96]	; (406d68 <task_usuario+0xc4>)
  406d06:	6819      	ldr	r1, [r3, #0]
  406d08:	4818      	ldr	r0, [pc, #96]	; (406d6c <task_usuario+0xc8>)
  406d0a:	47a0      	blx	r4
		printf("Pressao: %d \n", pres);
  406d0c:	4b18      	ldr	r3, [pc, #96]	; (406d70 <task_usuario+0xcc>)
  406d0e:	6819      	ldr	r1, [r3, #0]
  406d10:	4818      	ldr	r0, [pc, #96]	; (406d74 <task_usuario+0xd0>)
  406d12:	47a0      	blx	r4
		printf("Umidade: %d \n\n", umid);
  406d14:	4b18      	ldr	r3, [pc, #96]	; (406d78 <task_usuario+0xd4>)
  406d16:	6819      	ldr	r1, [r3, #0]
  406d18:	4818      	ldr	r0, [pc, #96]	; (406d7c <task_usuario+0xd8>)
  406d1a:	47a0      	blx	r4
  406d1c:	e7d4      	b.n	406cc8 <task_usuario+0x24>
  406d1e:	bf00      	nop
  406d20:	00406c39 	.word	0x00406c39
  406d24:	00406911 	.word	0x00406911
  406d28:	004064a1 	.word	0x004064a1
  406d2c:	204010b4 	.word	0x204010b4
  406d30:	204010a8 	.word	0x204010a8
  406d34:	400e1860 	.word	0x400e1860
  406d38:	204010b8 	.word	0x204010b8
  406d3c:	00404ce9 	.word	0x00404ce9
  406d40:	2040000c 	.word	0x2040000c
  406d44:	0040b220 	.word	0x0040b220
  406d48:	00406409 	.word	0x00406409
  406d4c:	004057f5 	.word	0x004057f5
  406d50:	204010cc 	.word	0x204010cc
  406d54:	00402253 	.word	0x00402253
  406d58:	20400048 	.word	0x20400048
  406d5c:	0040b1b4 	.word	0x0040b1b4
  406d60:	00406fb9 	.word	0x00406fb9
  406d64:	0040b1e0 	.word	0x0040b1e0
  406d68:	204010c4 	.word	0x204010c4
  406d6c:	0040b1ec 	.word	0x0040b1ec
  406d70:	204010a0 	.word	0x204010a0
  406d74:	0040b200 	.word	0x0040b200
  406d78:	204010b0 	.word	0x204010b0
  406d7c:	0040b210 	.word	0x0040b210

00406d80 <main>:

/************************************************************************/
/* main                                                                 */
/************************************************************************/

int main(void){
  406d80:	b500      	push	{lr}
  406d82:	b08b      	sub	sp, #44	; 0x2c
	  /* Initialize the SAM system */
  sysclk_init();
  406d84:	4b4d      	ldr	r3, [pc, #308]	; (406ebc <main+0x13c>)
  406d86:	4798      	blx	r3
  board_init();
  406d88:	4b4d      	ldr	r3, [pc, #308]	; (406ec0 <main+0x140>)
  406d8a:	4798      	blx	r3
   
  /* Disable the watchdog */
  WDT->WDT_MR = WDT_MR_WDDIS;
  406d8c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  406d90:	4b4c      	ldr	r3, [pc, #304]	; (406ec4 <main+0x144>)
  406d92:	605a      	str	r2, [r3, #4]
  406d94:	200b      	movs	r0, #11
  406d96:	4e4c      	ldr	r6, [pc, #304]	; (406ec8 <main+0x148>)
  406d98:	47b0      	blx	r6
  406d9a:	200a      	movs	r0, #10
  406d9c:	47b0      	blx	r6
	  pio_set_peripheral(PIOB, PIO_PERIPH_D, PIO_PB4);  // RX
  406d9e:	2210      	movs	r2, #16
  406da0:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  406da4:	4849      	ldr	r0, [pc, #292]	; (406ecc <main+0x14c>)
  406da6:	4c4a      	ldr	r4, [pc, #296]	; (406ed0 <main+0x150>)
  406da8:	47a0      	blx	r4
	  pio_set_peripheral(PIOA, PIO_PERIPH_A, PIO_PA21); // TX
  406daa:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  406dae:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  406db2:	4848      	ldr	r0, [pc, #288]	; (406ed4 <main+0x154>)
  406db4:	47a0      	blx	r4
	  MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  406db6:	4a48      	ldr	r2, [pc, #288]	; (406ed8 <main+0x158>)
  406db8:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  406dbc:	f043 0310 	orr.w	r3, r3, #16
  406dc0:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
  406dc4:	200e      	movs	r0, #14
  406dc6:	47b0      	blx	r6
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  406dc8:	4d44      	ldr	r5, [pc, #272]	; (406edc <main+0x15c>)
  406dca:	4b45      	ldr	r3, [pc, #276]	; (406ee0 <main+0x160>)
  406dcc:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  406dce:	4a45      	ldr	r2, [pc, #276]	; (406ee4 <main+0x164>)
  406dd0:	4b45      	ldr	r3, [pc, #276]	; (406ee8 <main+0x168>)
  406dd2:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  406dd4:	4a45      	ldr	r2, [pc, #276]	; (406eec <main+0x16c>)
  406dd6:	4b46      	ldr	r3, [pc, #280]	; (406ef0 <main+0x170>)
  406dd8:	601a      	str	r2, [r3, #0]
	usart_settings.baudrate = opt->baudrate;
  406dda:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  406dde:	9304      	str	r3, [sp, #16]
	usart_settings.char_length = opt->charlength;
  406de0:	23c0      	movs	r3, #192	; 0xc0
  406de2:	9305      	str	r3, [sp, #20]
	usart_settings.parity_type = opt->paritytype;
  406de4:	f44f 6300 	mov.w	r3, #2048	; 0x800
  406de8:	9306      	str	r3, [sp, #24]
	usart_settings.stop_bits= opt->stopbits;
  406dea:	2400      	movs	r4, #0
  406dec:	9407      	str	r4, [sp, #28]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  406dee:	9408      	str	r4, [sp, #32]
  406df0:	200e      	movs	r0, #14
  406df2:	47b0      	blx	r6
		usart_init_rs232(p_usart, &usart_settings,
  406df4:	4a3f      	ldr	r2, [pc, #252]	; (406ef4 <main+0x174>)
  406df6:	a904      	add	r1, sp, #16
  406df8:	4628      	mov	r0, r5
  406dfa:	4b3f      	ldr	r3, [pc, #252]	; (406ef8 <main+0x178>)
  406dfc:	4798      	blx	r3
		usart_enable_tx(p_usart);
  406dfe:	4628      	mov	r0, r5
  406e00:	4b3e      	ldr	r3, [pc, #248]	; (406efc <main+0x17c>)
  406e02:	4798      	blx	r3
		usart_enable_rx(p_usart);
  406e04:	4628      	mov	r0, r5
  406e06:	4b3e      	ldr	r3, [pc, #248]	; (406f00 <main+0x180>)
  406e08:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  406e0a:	4e3e      	ldr	r6, [pc, #248]	; (406f04 <main+0x184>)
  406e0c:	6833      	ldr	r3, [r6, #0]
  406e0e:	4621      	mov	r1, r4
  406e10:	6898      	ldr	r0, [r3, #8]
  406e12:	4d3d      	ldr	r5, [pc, #244]	; (406f08 <main+0x188>)
  406e14:	47a8      	blx	r5
	setbuf(stdin, NULL);
  406e16:	6833      	ldr	r3, [r6, #0]
  406e18:	4621      	mov	r1, r4
  406e1a:	6858      	ldr	r0, [r3, #4]
  406e1c:	47a8      	blx	r5
  
  /* Inicializa com serial com PC*/
  configure_console();
  printf("Demo do sensor BME280, sem calibracao! \n");
  406e1e:	483b      	ldr	r0, [pc, #236]	; (406f0c <main+0x18c>)
  406e20:	4c3b      	ldr	r4, [pc, #236]	; (406f10 <main+0x190>)
  406e22:	47a0      	blx	r4
  
  /* Configura Leds */
  LED_init(1);
  406e24:	2001      	movs	r0, #1
  406e26:	4b3b      	ldr	r3, [pc, #236]	; (406f14 <main+0x194>)
  406e28:	4798      	blx	r3
  /************************************************************************/
  /* MPU                                                                  */
  /************************************************************************/
  
  /* Inicializa i2c */
  printf("Inicializando bus i2c \n");
  406e2a:	483b      	ldr	r0, [pc, #236]	; (406f18 <main+0x198>)
  406e2c:	47a0      	blx	r4
  bme280_i2c_bus_init();
  406e2e:	4b3b      	ldr	r3, [pc, #236]	; (406f1c <main+0x19c>)
  406e30:	4798      	blx	r3
  delay_ms(10);
  406e32:	483b      	ldr	r0, [pc, #236]	; (406f20 <main+0x1a0>)
  406e34:	4b3b      	ldr	r3, [pc, #236]	; (406f24 <main+0x1a4>)
  406e36:	4798      	blx	r3
  
  /* verificando presenca do chip */
  while(bme280_validate_id()){
  406e38:	4e3b      	ldr	r6, [pc, #236]	; (406f28 <main+0x1a8>)
    printf("Chip nao encontrado\n");
  406e3a:	4d3c      	ldr	r5, [pc, #240]	; (406f2c <main+0x1ac>)
   delay_ms(200);
  406e3c:	4c3c      	ldr	r4, [pc, #240]	; (406f30 <main+0x1b0>)
  while(bme280_validate_id()){
  406e3e:	e005      	b.n	406e4c <main+0xcc>
    printf("Chip nao encontrado\n");
  406e40:	4628      	mov	r0, r5
  406e42:	4b33      	ldr	r3, [pc, #204]	; (406f10 <main+0x190>)
  406e44:	4798      	blx	r3
   delay_ms(200);
  406e46:	4620      	mov	r0, r4
  406e48:	4b36      	ldr	r3, [pc, #216]	; (406f24 <main+0x1a4>)
  406e4a:	4798      	blx	r3
  while(bme280_validate_id()){
  406e4c:	47b0      	blx	r6
  406e4e:	2800      	cmp	r0, #0
  406e50:	d1f6      	bne.n	406e40 <main+0xc0>
  }    
   
  printf("Chip encontrado, inicializando temperatura \n");
  406e52:	4838      	ldr	r0, [pc, #224]	; (406f34 <main+0x1b4>)
  406e54:	4c2e      	ldr	r4, [pc, #184]	; (406f10 <main+0x190>)
  406e56:	47a0      	blx	r4
  bme280_i2c_config_temp();
  406e58:	4b37      	ldr	r3, [pc, #220]	; (406f38 <main+0x1b8>)
  406e5a:	4798      	blx	r3
	printf("noooo\n");
  406e5c:	4837      	ldr	r0, [pc, #220]	; (406f3c <main+0x1bc>)
  406e5e:	47a0      	blx	r4
	
	/* Create task to make led blink */
	xTaskCreate(task_sensor, "BLT", TASK_PROCESS_STACK_SIZE, NULL,	TASK_PROCESS_STACK_PRIORITY, NULL);
  406e60:	2400      	movs	r4, #0
  406e62:	9403      	str	r4, [sp, #12]
  406e64:	9402      	str	r4, [sp, #8]
  406e66:	9401      	str	r4, [sp, #4]
  406e68:	9400      	str	r4, [sp, #0]
  406e6a:	4623      	mov	r3, r4
  406e6c:	f44f 6280 	mov.w	r2, #1024	; 0x400
  406e70:	4933      	ldr	r1, [pc, #204]	; (406f40 <main+0x1c0>)
  406e72:	4834      	ldr	r0, [pc, #208]	; (406f44 <main+0x1c4>)
  406e74:	4d34      	ldr	r5, [pc, #208]	; (406f48 <main+0x1c8>)
  406e76:	47a8      	blx	r5
  
	if (xTaskCreate(task_sd, "SD", TASK_SD_STACK_SIZE, NULL, TASK_SD_STACK_PRIORITY, NULL) != pdPASS) {
  406e78:	9403      	str	r4, [sp, #12]
  406e7a:	9402      	str	r4, [sp, #8]
  406e7c:	9401      	str	r4, [sp, #4]
  406e7e:	9400      	str	r4, [sp, #0]
  406e80:	4623      	mov	r3, r4
  406e82:	f44f 4248 	mov.w	r2, #51200	; 0xc800
  406e86:	4931      	ldr	r1, [pc, #196]	; (406f4c <main+0x1cc>)
  406e88:	4831      	ldr	r0, [pc, #196]	; (406f50 <main+0x1d0>)
  406e8a:	47a8      	blx	r5
  406e8c:	2801      	cmp	r0, #1
  406e8e:	d002      	beq.n	406e96 <main+0x116>
		printf("Failed to create SD task\r\n");
  406e90:	4830      	ldr	r0, [pc, #192]	; (406f54 <main+0x1d4>)
  406e92:	4b1f      	ldr	r3, [pc, #124]	; (406f10 <main+0x190>)
  406e94:	4798      	blx	r3
	}
	
	if (xTaskCreate(task_usuario, "usuario", TASK_USUARIO_STACK_SIZE, NULL, TASK_USUARIO_STACK_PRIORITY, NULL) != pdPASS) {
  406e96:	2300      	movs	r3, #0
  406e98:	9303      	str	r3, [sp, #12]
  406e9a:	9302      	str	r3, [sp, #8]
  406e9c:	9301      	str	r3, [sp, #4]
  406e9e:	9300      	str	r3, [sp, #0]
  406ea0:	f44f 7200 	mov.w	r2, #512	; 0x200
  406ea4:	492c      	ldr	r1, [pc, #176]	; (406f58 <main+0x1d8>)
  406ea6:	482d      	ldr	r0, [pc, #180]	; (406f5c <main+0x1dc>)
  406ea8:	4c27      	ldr	r4, [pc, #156]	; (406f48 <main+0x1c8>)
  406eaa:	47a0      	blx	r4
  406eac:	2801      	cmp	r0, #1
  406eae:	d002      	beq.n	406eb6 <main+0x136>
		printf("Failed to create USU task\r\n");
  406eb0:	482b      	ldr	r0, [pc, #172]	; (406f60 <main+0x1e0>)
  406eb2:	4b17      	ldr	r3, [pc, #92]	; (406f10 <main+0x190>)
  406eb4:	4798      	blx	r3
	}
	
	/* Start the scheduler. */
	vTaskStartScheduler();
  406eb6:	4b2b      	ldr	r3, [pc, #172]	; (406f64 <main+0x1e4>)
  406eb8:	4798      	blx	r3
  406eba:	e7fe      	b.n	406eba <main+0x13a>
  406ebc:	004012a1 	.word	0x004012a1
  406ec0:	00401411 	.word	0x00401411
  406ec4:	400e1850 	.word	0x400e1850
  406ec8:	004021e5 	.word	0x004021e5
  406ecc:	400e1000 	.word	0x400e1000
  406ed0:	00401dd5 	.word	0x00401dd5
  406ed4:	400e0e00 	.word	0x400e0e00
  406ed8:	40088000 	.word	0x40088000
  406edc:	40028000 	.word	0x40028000
  406ee0:	20400fd8 	.word	0x20400fd8
  406ee4:	004067bd 	.word	0x004067bd
  406ee8:	20400fd4 	.word	0x20400fd4
  406eec:	004066e1 	.word	0x004066e1
  406ef0:	20400fd0 	.word	0x20400fd0
  406ef4:	08f0d180 	.word	0x08f0d180
  406ef8:	00402879 	.word	0x00402879
  406efc:	004028cd 	.word	0x004028cd
  406f00:	004028d3 	.word	0x004028d3
  406f04:	2040004c 	.word	0x2040004c
  406f08:	0040776d 	.word	0x0040776d
  406f0c:	0040af78 	.word	0x0040af78
  406f10:	00406fb9 	.word	0x00406fb9
  406f14:	004069f9 	.word	0x004069f9
  406f18:	0040afa4 	.word	0x0040afa4
  406f1c:	00406a25 	.word	0x00406a25
  406f20:	0007b784 	.word	0x0007b784
  406f24:	20400001 	.word	0x20400001
  406f28:	00406bfd 	.word	0x00406bfd
  406f2c:	0040afbc 	.word	0x0040afbc
  406f30:	009a5649 	.word	0x009a5649
  406f34:	0040afd4 	.word	0x0040afd4
  406f38:	00406aa9 	.word	0x00406aa9
  406f3c:	0040b004 	.word	0x0040b004
  406f40:	0040b00c 	.word	0x0040b00c
  406f44:	00406b9d 	.word	0x00406b9d
  406f48:	004052ad 	.word	0x004052ad
  406f4c:	0040b010 	.word	0x0040b010
  406f50:	00406581 	.word	0x00406581
  406f54:	0040b014 	.word	0x0040b014
  406f58:	0040b030 	.word	0x0040b030
  406f5c:	00406ca5 	.word	0x00406ca5
  406f60:	0040b038 	.word	0x0040b038
  406f64:	004054e1 	.word	0x004054e1

00406f68 <__libc_init_array>:
  406f68:	b570      	push	{r4, r5, r6, lr}
  406f6a:	4e0f      	ldr	r6, [pc, #60]	; (406fa8 <__libc_init_array+0x40>)
  406f6c:	4d0f      	ldr	r5, [pc, #60]	; (406fac <__libc_init_array+0x44>)
  406f6e:	1b76      	subs	r6, r6, r5
  406f70:	10b6      	asrs	r6, r6, #2
  406f72:	bf18      	it	ne
  406f74:	2400      	movne	r4, #0
  406f76:	d005      	beq.n	406f84 <__libc_init_array+0x1c>
  406f78:	3401      	adds	r4, #1
  406f7a:	f855 3b04 	ldr.w	r3, [r5], #4
  406f7e:	4798      	blx	r3
  406f80:	42a6      	cmp	r6, r4
  406f82:	d1f9      	bne.n	406f78 <__libc_init_array+0x10>
  406f84:	4e0a      	ldr	r6, [pc, #40]	; (406fb0 <__libc_init_array+0x48>)
  406f86:	4d0b      	ldr	r5, [pc, #44]	; (406fb4 <__libc_init_array+0x4c>)
  406f88:	1b76      	subs	r6, r6, r5
  406f8a:	f004 fa0d 	bl	40b3a8 <_init>
  406f8e:	10b6      	asrs	r6, r6, #2
  406f90:	bf18      	it	ne
  406f92:	2400      	movne	r4, #0
  406f94:	d006      	beq.n	406fa4 <__libc_init_array+0x3c>
  406f96:	3401      	adds	r4, #1
  406f98:	f855 3b04 	ldr.w	r3, [r5], #4
  406f9c:	4798      	blx	r3
  406f9e:	42a6      	cmp	r6, r4
  406fa0:	d1f9      	bne.n	406f96 <__libc_init_array+0x2e>
  406fa2:	bd70      	pop	{r4, r5, r6, pc}
  406fa4:	bd70      	pop	{r4, r5, r6, pc}
  406fa6:	bf00      	nop
  406fa8:	0040b3b4 	.word	0x0040b3b4
  406fac:	0040b3b4 	.word	0x0040b3b4
  406fb0:	0040b3bc 	.word	0x0040b3bc
  406fb4:	0040b3b4 	.word	0x0040b3b4

00406fb8 <iprintf>:
  406fb8:	b40f      	push	{r0, r1, r2, r3}
  406fba:	b500      	push	{lr}
  406fbc:	4907      	ldr	r1, [pc, #28]	; (406fdc <iprintf+0x24>)
  406fbe:	b083      	sub	sp, #12
  406fc0:	ab04      	add	r3, sp, #16
  406fc2:	6808      	ldr	r0, [r1, #0]
  406fc4:	f853 2b04 	ldr.w	r2, [r3], #4
  406fc8:	6881      	ldr	r1, [r0, #8]
  406fca:	9301      	str	r3, [sp, #4]
  406fcc:	f000 fd66 	bl	407a9c <_vfiprintf_r>
  406fd0:	b003      	add	sp, #12
  406fd2:	f85d eb04 	ldr.w	lr, [sp], #4
  406fd6:	b004      	add	sp, #16
  406fd8:	4770      	bx	lr
  406fda:	bf00      	nop
  406fdc:	2040004c 	.word	0x2040004c

00406fe0 <malloc>:
  406fe0:	4b02      	ldr	r3, [pc, #8]	; (406fec <malloc+0xc>)
  406fe2:	4601      	mov	r1, r0
  406fe4:	6818      	ldr	r0, [r3, #0]
  406fe6:	f000 b80b 	b.w	407000 <_malloc_r>
  406fea:	bf00      	nop
  406fec:	2040004c 	.word	0x2040004c

00406ff0 <free>:
  406ff0:	4b02      	ldr	r3, [pc, #8]	; (406ffc <free+0xc>)
  406ff2:	4601      	mov	r1, r0
  406ff4:	6818      	ldr	r0, [r3, #0]
  406ff6:	f001 be6d 	b.w	408cd4 <_free_r>
  406ffa:	bf00      	nop
  406ffc:	2040004c 	.word	0x2040004c

00407000 <_malloc_r>:
  407000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407004:	f101 060b 	add.w	r6, r1, #11
  407008:	2e16      	cmp	r6, #22
  40700a:	b083      	sub	sp, #12
  40700c:	4605      	mov	r5, r0
  40700e:	f240 809e 	bls.w	40714e <_malloc_r+0x14e>
  407012:	f036 0607 	bics.w	r6, r6, #7
  407016:	f100 80bd 	bmi.w	407194 <_malloc_r+0x194>
  40701a:	42b1      	cmp	r1, r6
  40701c:	f200 80ba 	bhi.w	407194 <_malloc_r+0x194>
  407020:	f000 fb86 	bl	407730 <__malloc_lock>
  407024:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  407028:	f0c0 8293 	bcc.w	407552 <_malloc_r+0x552>
  40702c:	0a73      	lsrs	r3, r6, #9
  40702e:	f000 80b8 	beq.w	4071a2 <_malloc_r+0x1a2>
  407032:	2b04      	cmp	r3, #4
  407034:	f200 8179 	bhi.w	40732a <_malloc_r+0x32a>
  407038:	09b3      	lsrs	r3, r6, #6
  40703a:	f103 0039 	add.w	r0, r3, #57	; 0x39
  40703e:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  407042:	00c3      	lsls	r3, r0, #3
  407044:	4fbf      	ldr	r7, [pc, #764]	; (407344 <_malloc_r+0x344>)
  407046:	443b      	add	r3, r7
  407048:	f1a3 0108 	sub.w	r1, r3, #8
  40704c:	685c      	ldr	r4, [r3, #4]
  40704e:	42a1      	cmp	r1, r4
  407050:	d106      	bne.n	407060 <_malloc_r+0x60>
  407052:	e00c      	b.n	40706e <_malloc_r+0x6e>
  407054:	2a00      	cmp	r2, #0
  407056:	f280 80aa 	bge.w	4071ae <_malloc_r+0x1ae>
  40705a:	68e4      	ldr	r4, [r4, #12]
  40705c:	42a1      	cmp	r1, r4
  40705e:	d006      	beq.n	40706e <_malloc_r+0x6e>
  407060:	6863      	ldr	r3, [r4, #4]
  407062:	f023 0303 	bic.w	r3, r3, #3
  407066:	1b9a      	subs	r2, r3, r6
  407068:	2a0f      	cmp	r2, #15
  40706a:	ddf3      	ble.n	407054 <_malloc_r+0x54>
  40706c:	4670      	mov	r0, lr
  40706e:	693c      	ldr	r4, [r7, #16]
  407070:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 407358 <_malloc_r+0x358>
  407074:	4574      	cmp	r4, lr
  407076:	f000 81ab 	beq.w	4073d0 <_malloc_r+0x3d0>
  40707a:	6863      	ldr	r3, [r4, #4]
  40707c:	f023 0303 	bic.w	r3, r3, #3
  407080:	1b9a      	subs	r2, r3, r6
  407082:	2a0f      	cmp	r2, #15
  407084:	f300 8190 	bgt.w	4073a8 <_malloc_r+0x3a8>
  407088:	2a00      	cmp	r2, #0
  40708a:	f8c7 e014 	str.w	lr, [r7, #20]
  40708e:	f8c7 e010 	str.w	lr, [r7, #16]
  407092:	f280 809d 	bge.w	4071d0 <_malloc_r+0x1d0>
  407096:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40709a:	f080 8161 	bcs.w	407360 <_malloc_r+0x360>
  40709e:	08db      	lsrs	r3, r3, #3
  4070a0:	f103 0c01 	add.w	ip, r3, #1
  4070a4:	1099      	asrs	r1, r3, #2
  4070a6:	687a      	ldr	r2, [r7, #4]
  4070a8:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  4070ac:	f8c4 8008 	str.w	r8, [r4, #8]
  4070b0:	2301      	movs	r3, #1
  4070b2:	408b      	lsls	r3, r1
  4070b4:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  4070b8:	4313      	orrs	r3, r2
  4070ba:	3908      	subs	r1, #8
  4070bc:	60e1      	str	r1, [r4, #12]
  4070be:	607b      	str	r3, [r7, #4]
  4070c0:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  4070c4:	f8c8 400c 	str.w	r4, [r8, #12]
  4070c8:	1082      	asrs	r2, r0, #2
  4070ca:	2401      	movs	r4, #1
  4070cc:	4094      	lsls	r4, r2
  4070ce:	429c      	cmp	r4, r3
  4070d0:	f200 808b 	bhi.w	4071ea <_malloc_r+0x1ea>
  4070d4:	421c      	tst	r4, r3
  4070d6:	d106      	bne.n	4070e6 <_malloc_r+0xe6>
  4070d8:	f020 0003 	bic.w	r0, r0, #3
  4070dc:	0064      	lsls	r4, r4, #1
  4070de:	421c      	tst	r4, r3
  4070e0:	f100 0004 	add.w	r0, r0, #4
  4070e4:	d0fa      	beq.n	4070dc <_malloc_r+0xdc>
  4070e6:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  4070ea:	46cc      	mov	ip, r9
  4070ec:	4680      	mov	r8, r0
  4070ee:	f8dc 300c 	ldr.w	r3, [ip, #12]
  4070f2:	459c      	cmp	ip, r3
  4070f4:	d107      	bne.n	407106 <_malloc_r+0x106>
  4070f6:	e16d      	b.n	4073d4 <_malloc_r+0x3d4>
  4070f8:	2a00      	cmp	r2, #0
  4070fa:	f280 817b 	bge.w	4073f4 <_malloc_r+0x3f4>
  4070fe:	68db      	ldr	r3, [r3, #12]
  407100:	459c      	cmp	ip, r3
  407102:	f000 8167 	beq.w	4073d4 <_malloc_r+0x3d4>
  407106:	6859      	ldr	r1, [r3, #4]
  407108:	f021 0103 	bic.w	r1, r1, #3
  40710c:	1b8a      	subs	r2, r1, r6
  40710e:	2a0f      	cmp	r2, #15
  407110:	ddf2      	ble.n	4070f8 <_malloc_r+0xf8>
  407112:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  407116:	f8d3 8008 	ldr.w	r8, [r3, #8]
  40711a:	9300      	str	r3, [sp, #0]
  40711c:	199c      	adds	r4, r3, r6
  40711e:	4628      	mov	r0, r5
  407120:	f046 0601 	orr.w	r6, r6, #1
  407124:	f042 0501 	orr.w	r5, r2, #1
  407128:	605e      	str	r6, [r3, #4]
  40712a:	f8c8 c00c 	str.w	ip, [r8, #12]
  40712e:	f8cc 8008 	str.w	r8, [ip, #8]
  407132:	617c      	str	r4, [r7, #20]
  407134:	613c      	str	r4, [r7, #16]
  407136:	f8c4 e00c 	str.w	lr, [r4, #12]
  40713a:	f8c4 e008 	str.w	lr, [r4, #8]
  40713e:	6065      	str	r5, [r4, #4]
  407140:	505a      	str	r2, [r3, r1]
  407142:	f000 fafb 	bl	40773c <__malloc_unlock>
  407146:	9b00      	ldr	r3, [sp, #0]
  407148:	f103 0408 	add.w	r4, r3, #8
  40714c:	e01e      	b.n	40718c <_malloc_r+0x18c>
  40714e:	2910      	cmp	r1, #16
  407150:	d820      	bhi.n	407194 <_malloc_r+0x194>
  407152:	f000 faed 	bl	407730 <__malloc_lock>
  407156:	2610      	movs	r6, #16
  407158:	2318      	movs	r3, #24
  40715a:	2002      	movs	r0, #2
  40715c:	4f79      	ldr	r7, [pc, #484]	; (407344 <_malloc_r+0x344>)
  40715e:	443b      	add	r3, r7
  407160:	f1a3 0208 	sub.w	r2, r3, #8
  407164:	685c      	ldr	r4, [r3, #4]
  407166:	4294      	cmp	r4, r2
  407168:	f000 813d 	beq.w	4073e6 <_malloc_r+0x3e6>
  40716c:	6863      	ldr	r3, [r4, #4]
  40716e:	68e1      	ldr	r1, [r4, #12]
  407170:	68a6      	ldr	r6, [r4, #8]
  407172:	f023 0303 	bic.w	r3, r3, #3
  407176:	4423      	add	r3, r4
  407178:	4628      	mov	r0, r5
  40717a:	685a      	ldr	r2, [r3, #4]
  40717c:	60f1      	str	r1, [r6, #12]
  40717e:	f042 0201 	orr.w	r2, r2, #1
  407182:	608e      	str	r6, [r1, #8]
  407184:	605a      	str	r2, [r3, #4]
  407186:	f000 fad9 	bl	40773c <__malloc_unlock>
  40718a:	3408      	adds	r4, #8
  40718c:	4620      	mov	r0, r4
  40718e:	b003      	add	sp, #12
  407190:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407194:	2400      	movs	r4, #0
  407196:	230c      	movs	r3, #12
  407198:	4620      	mov	r0, r4
  40719a:	602b      	str	r3, [r5, #0]
  40719c:	b003      	add	sp, #12
  40719e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4071a2:	2040      	movs	r0, #64	; 0x40
  4071a4:	f44f 7300 	mov.w	r3, #512	; 0x200
  4071a8:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  4071ac:	e74a      	b.n	407044 <_malloc_r+0x44>
  4071ae:	4423      	add	r3, r4
  4071b0:	68e1      	ldr	r1, [r4, #12]
  4071b2:	685a      	ldr	r2, [r3, #4]
  4071b4:	68a6      	ldr	r6, [r4, #8]
  4071b6:	f042 0201 	orr.w	r2, r2, #1
  4071ba:	60f1      	str	r1, [r6, #12]
  4071bc:	4628      	mov	r0, r5
  4071be:	608e      	str	r6, [r1, #8]
  4071c0:	605a      	str	r2, [r3, #4]
  4071c2:	f000 fabb 	bl	40773c <__malloc_unlock>
  4071c6:	3408      	adds	r4, #8
  4071c8:	4620      	mov	r0, r4
  4071ca:	b003      	add	sp, #12
  4071cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4071d0:	4423      	add	r3, r4
  4071d2:	4628      	mov	r0, r5
  4071d4:	685a      	ldr	r2, [r3, #4]
  4071d6:	f042 0201 	orr.w	r2, r2, #1
  4071da:	605a      	str	r2, [r3, #4]
  4071dc:	f000 faae 	bl	40773c <__malloc_unlock>
  4071e0:	3408      	adds	r4, #8
  4071e2:	4620      	mov	r0, r4
  4071e4:	b003      	add	sp, #12
  4071e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4071ea:	68bc      	ldr	r4, [r7, #8]
  4071ec:	6863      	ldr	r3, [r4, #4]
  4071ee:	f023 0803 	bic.w	r8, r3, #3
  4071f2:	45b0      	cmp	r8, r6
  4071f4:	d304      	bcc.n	407200 <_malloc_r+0x200>
  4071f6:	eba8 0306 	sub.w	r3, r8, r6
  4071fa:	2b0f      	cmp	r3, #15
  4071fc:	f300 8085 	bgt.w	40730a <_malloc_r+0x30a>
  407200:	f8df 9158 	ldr.w	r9, [pc, #344]	; 40735c <_malloc_r+0x35c>
  407204:	4b50      	ldr	r3, [pc, #320]	; (407348 <_malloc_r+0x348>)
  407206:	f8d9 2000 	ldr.w	r2, [r9]
  40720a:	681b      	ldr	r3, [r3, #0]
  40720c:	3201      	adds	r2, #1
  40720e:	4433      	add	r3, r6
  407210:	eb04 0a08 	add.w	sl, r4, r8
  407214:	f000 8155 	beq.w	4074c2 <_malloc_r+0x4c2>
  407218:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  40721c:	330f      	adds	r3, #15
  40721e:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  407222:	f02b 0b0f 	bic.w	fp, fp, #15
  407226:	4659      	mov	r1, fp
  407228:	4628      	mov	r0, r5
  40722a:	f000 fa8d 	bl	407748 <_sbrk_r>
  40722e:	1c41      	adds	r1, r0, #1
  407230:	4602      	mov	r2, r0
  407232:	f000 80fc 	beq.w	40742e <_malloc_r+0x42e>
  407236:	4582      	cmp	sl, r0
  407238:	f200 80f7 	bhi.w	40742a <_malloc_r+0x42a>
  40723c:	4b43      	ldr	r3, [pc, #268]	; (40734c <_malloc_r+0x34c>)
  40723e:	6819      	ldr	r1, [r3, #0]
  407240:	4459      	add	r1, fp
  407242:	6019      	str	r1, [r3, #0]
  407244:	f000 814d 	beq.w	4074e2 <_malloc_r+0x4e2>
  407248:	f8d9 0000 	ldr.w	r0, [r9]
  40724c:	3001      	adds	r0, #1
  40724e:	bf1b      	ittet	ne
  407250:	eba2 0a0a 	subne.w	sl, r2, sl
  407254:	4451      	addne	r1, sl
  407256:	f8c9 2000 	streq.w	r2, [r9]
  40725a:	6019      	strne	r1, [r3, #0]
  40725c:	f012 0107 	ands.w	r1, r2, #7
  407260:	f000 8115 	beq.w	40748e <_malloc_r+0x48e>
  407264:	f1c1 0008 	rsb	r0, r1, #8
  407268:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  40726c:	4402      	add	r2, r0
  40726e:	3108      	adds	r1, #8
  407270:	eb02 090b 	add.w	r9, r2, fp
  407274:	f3c9 090b 	ubfx	r9, r9, #0, #12
  407278:	eba1 0909 	sub.w	r9, r1, r9
  40727c:	4649      	mov	r1, r9
  40727e:	4628      	mov	r0, r5
  407280:	9301      	str	r3, [sp, #4]
  407282:	9200      	str	r2, [sp, #0]
  407284:	f000 fa60 	bl	407748 <_sbrk_r>
  407288:	1c43      	adds	r3, r0, #1
  40728a:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40728e:	f000 8143 	beq.w	407518 <_malloc_r+0x518>
  407292:	1a80      	subs	r0, r0, r2
  407294:	4448      	add	r0, r9
  407296:	f040 0001 	orr.w	r0, r0, #1
  40729a:	6819      	ldr	r1, [r3, #0]
  40729c:	60ba      	str	r2, [r7, #8]
  40729e:	4449      	add	r1, r9
  4072a0:	42bc      	cmp	r4, r7
  4072a2:	6050      	str	r0, [r2, #4]
  4072a4:	6019      	str	r1, [r3, #0]
  4072a6:	d017      	beq.n	4072d8 <_malloc_r+0x2d8>
  4072a8:	f1b8 0f0f 	cmp.w	r8, #15
  4072ac:	f240 80fb 	bls.w	4074a6 <_malloc_r+0x4a6>
  4072b0:	6860      	ldr	r0, [r4, #4]
  4072b2:	f1a8 020c 	sub.w	r2, r8, #12
  4072b6:	f022 0207 	bic.w	r2, r2, #7
  4072ba:	eb04 0e02 	add.w	lr, r4, r2
  4072be:	f000 0001 	and.w	r0, r0, #1
  4072c2:	f04f 0c05 	mov.w	ip, #5
  4072c6:	4310      	orrs	r0, r2
  4072c8:	2a0f      	cmp	r2, #15
  4072ca:	6060      	str	r0, [r4, #4]
  4072cc:	f8ce c004 	str.w	ip, [lr, #4]
  4072d0:	f8ce c008 	str.w	ip, [lr, #8]
  4072d4:	f200 8117 	bhi.w	407506 <_malloc_r+0x506>
  4072d8:	4b1d      	ldr	r3, [pc, #116]	; (407350 <_malloc_r+0x350>)
  4072da:	68bc      	ldr	r4, [r7, #8]
  4072dc:	681a      	ldr	r2, [r3, #0]
  4072de:	4291      	cmp	r1, r2
  4072e0:	bf88      	it	hi
  4072e2:	6019      	strhi	r1, [r3, #0]
  4072e4:	4b1b      	ldr	r3, [pc, #108]	; (407354 <_malloc_r+0x354>)
  4072e6:	681a      	ldr	r2, [r3, #0]
  4072e8:	4291      	cmp	r1, r2
  4072ea:	6862      	ldr	r2, [r4, #4]
  4072ec:	bf88      	it	hi
  4072ee:	6019      	strhi	r1, [r3, #0]
  4072f0:	f022 0203 	bic.w	r2, r2, #3
  4072f4:	4296      	cmp	r6, r2
  4072f6:	eba2 0306 	sub.w	r3, r2, r6
  4072fa:	d801      	bhi.n	407300 <_malloc_r+0x300>
  4072fc:	2b0f      	cmp	r3, #15
  4072fe:	dc04      	bgt.n	40730a <_malloc_r+0x30a>
  407300:	4628      	mov	r0, r5
  407302:	f000 fa1b 	bl	40773c <__malloc_unlock>
  407306:	2400      	movs	r4, #0
  407308:	e740      	b.n	40718c <_malloc_r+0x18c>
  40730a:	19a2      	adds	r2, r4, r6
  40730c:	f043 0301 	orr.w	r3, r3, #1
  407310:	f046 0601 	orr.w	r6, r6, #1
  407314:	6066      	str	r6, [r4, #4]
  407316:	4628      	mov	r0, r5
  407318:	60ba      	str	r2, [r7, #8]
  40731a:	6053      	str	r3, [r2, #4]
  40731c:	f000 fa0e 	bl	40773c <__malloc_unlock>
  407320:	3408      	adds	r4, #8
  407322:	4620      	mov	r0, r4
  407324:	b003      	add	sp, #12
  407326:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40732a:	2b14      	cmp	r3, #20
  40732c:	d971      	bls.n	407412 <_malloc_r+0x412>
  40732e:	2b54      	cmp	r3, #84	; 0x54
  407330:	f200 80a3 	bhi.w	40747a <_malloc_r+0x47a>
  407334:	0b33      	lsrs	r3, r6, #12
  407336:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  40733a:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  40733e:	00c3      	lsls	r3, r0, #3
  407340:	e680      	b.n	407044 <_malloc_r+0x44>
  407342:	bf00      	nop
  407344:	20400478 	.word	0x20400478
  407348:	20400fcc 	.word	0x20400fcc
  40734c:	20400f9c 	.word	0x20400f9c
  407350:	20400fc4 	.word	0x20400fc4
  407354:	20400fc8 	.word	0x20400fc8
  407358:	20400480 	.word	0x20400480
  40735c:	20400880 	.word	0x20400880
  407360:	0a5a      	lsrs	r2, r3, #9
  407362:	2a04      	cmp	r2, #4
  407364:	d95b      	bls.n	40741e <_malloc_r+0x41e>
  407366:	2a14      	cmp	r2, #20
  407368:	f200 80ae 	bhi.w	4074c8 <_malloc_r+0x4c8>
  40736c:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  407370:	00c9      	lsls	r1, r1, #3
  407372:	325b      	adds	r2, #91	; 0x5b
  407374:	eb07 0c01 	add.w	ip, r7, r1
  407378:	5879      	ldr	r1, [r7, r1]
  40737a:	f1ac 0c08 	sub.w	ip, ip, #8
  40737e:	458c      	cmp	ip, r1
  407380:	f000 8088 	beq.w	407494 <_malloc_r+0x494>
  407384:	684a      	ldr	r2, [r1, #4]
  407386:	f022 0203 	bic.w	r2, r2, #3
  40738a:	4293      	cmp	r3, r2
  40738c:	d273      	bcs.n	407476 <_malloc_r+0x476>
  40738e:	6889      	ldr	r1, [r1, #8]
  407390:	458c      	cmp	ip, r1
  407392:	d1f7      	bne.n	407384 <_malloc_r+0x384>
  407394:	f8dc 200c 	ldr.w	r2, [ip, #12]
  407398:	687b      	ldr	r3, [r7, #4]
  40739a:	60e2      	str	r2, [r4, #12]
  40739c:	f8c4 c008 	str.w	ip, [r4, #8]
  4073a0:	6094      	str	r4, [r2, #8]
  4073a2:	f8cc 400c 	str.w	r4, [ip, #12]
  4073a6:	e68f      	b.n	4070c8 <_malloc_r+0xc8>
  4073a8:	19a1      	adds	r1, r4, r6
  4073aa:	f046 0c01 	orr.w	ip, r6, #1
  4073ae:	f042 0601 	orr.w	r6, r2, #1
  4073b2:	f8c4 c004 	str.w	ip, [r4, #4]
  4073b6:	4628      	mov	r0, r5
  4073b8:	6179      	str	r1, [r7, #20]
  4073ba:	6139      	str	r1, [r7, #16]
  4073bc:	f8c1 e00c 	str.w	lr, [r1, #12]
  4073c0:	f8c1 e008 	str.w	lr, [r1, #8]
  4073c4:	604e      	str	r6, [r1, #4]
  4073c6:	50e2      	str	r2, [r4, r3]
  4073c8:	f000 f9b8 	bl	40773c <__malloc_unlock>
  4073cc:	3408      	adds	r4, #8
  4073ce:	e6dd      	b.n	40718c <_malloc_r+0x18c>
  4073d0:	687b      	ldr	r3, [r7, #4]
  4073d2:	e679      	b.n	4070c8 <_malloc_r+0xc8>
  4073d4:	f108 0801 	add.w	r8, r8, #1
  4073d8:	f018 0f03 	tst.w	r8, #3
  4073dc:	f10c 0c08 	add.w	ip, ip, #8
  4073e0:	f47f ae85 	bne.w	4070ee <_malloc_r+0xee>
  4073e4:	e02d      	b.n	407442 <_malloc_r+0x442>
  4073e6:	68dc      	ldr	r4, [r3, #12]
  4073e8:	42a3      	cmp	r3, r4
  4073ea:	bf08      	it	eq
  4073ec:	3002      	addeq	r0, #2
  4073ee:	f43f ae3e 	beq.w	40706e <_malloc_r+0x6e>
  4073f2:	e6bb      	b.n	40716c <_malloc_r+0x16c>
  4073f4:	4419      	add	r1, r3
  4073f6:	461c      	mov	r4, r3
  4073f8:	684a      	ldr	r2, [r1, #4]
  4073fa:	68db      	ldr	r3, [r3, #12]
  4073fc:	f854 6f08 	ldr.w	r6, [r4, #8]!
  407400:	f042 0201 	orr.w	r2, r2, #1
  407404:	604a      	str	r2, [r1, #4]
  407406:	4628      	mov	r0, r5
  407408:	60f3      	str	r3, [r6, #12]
  40740a:	609e      	str	r6, [r3, #8]
  40740c:	f000 f996 	bl	40773c <__malloc_unlock>
  407410:	e6bc      	b.n	40718c <_malloc_r+0x18c>
  407412:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  407416:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  40741a:	00c3      	lsls	r3, r0, #3
  40741c:	e612      	b.n	407044 <_malloc_r+0x44>
  40741e:	099a      	lsrs	r2, r3, #6
  407420:	f102 0139 	add.w	r1, r2, #57	; 0x39
  407424:	00c9      	lsls	r1, r1, #3
  407426:	3238      	adds	r2, #56	; 0x38
  407428:	e7a4      	b.n	407374 <_malloc_r+0x374>
  40742a:	42bc      	cmp	r4, r7
  40742c:	d054      	beq.n	4074d8 <_malloc_r+0x4d8>
  40742e:	68bc      	ldr	r4, [r7, #8]
  407430:	6862      	ldr	r2, [r4, #4]
  407432:	f022 0203 	bic.w	r2, r2, #3
  407436:	e75d      	b.n	4072f4 <_malloc_r+0x2f4>
  407438:	f859 3908 	ldr.w	r3, [r9], #-8
  40743c:	4599      	cmp	r9, r3
  40743e:	f040 8086 	bne.w	40754e <_malloc_r+0x54e>
  407442:	f010 0f03 	tst.w	r0, #3
  407446:	f100 30ff 	add.w	r0, r0, #4294967295
  40744a:	d1f5      	bne.n	407438 <_malloc_r+0x438>
  40744c:	687b      	ldr	r3, [r7, #4]
  40744e:	ea23 0304 	bic.w	r3, r3, r4
  407452:	607b      	str	r3, [r7, #4]
  407454:	0064      	lsls	r4, r4, #1
  407456:	429c      	cmp	r4, r3
  407458:	f63f aec7 	bhi.w	4071ea <_malloc_r+0x1ea>
  40745c:	2c00      	cmp	r4, #0
  40745e:	f43f aec4 	beq.w	4071ea <_malloc_r+0x1ea>
  407462:	421c      	tst	r4, r3
  407464:	4640      	mov	r0, r8
  407466:	f47f ae3e 	bne.w	4070e6 <_malloc_r+0xe6>
  40746a:	0064      	lsls	r4, r4, #1
  40746c:	421c      	tst	r4, r3
  40746e:	f100 0004 	add.w	r0, r0, #4
  407472:	d0fa      	beq.n	40746a <_malloc_r+0x46a>
  407474:	e637      	b.n	4070e6 <_malloc_r+0xe6>
  407476:	468c      	mov	ip, r1
  407478:	e78c      	b.n	407394 <_malloc_r+0x394>
  40747a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40747e:	d815      	bhi.n	4074ac <_malloc_r+0x4ac>
  407480:	0bf3      	lsrs	r3, r6, #15
  407482:	f103 0078 	add.w	r0, r3, #120	; 0x78
  407486:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  40748a:	00c3      	lsls	r3, r0, #3
  40748c:	e5da      	b.n	407044 <_malloc_r+0x44>
  40748e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  407492:	e6ed      	b.n	407270 <_malloc_r+0x270>
  407494:	687b      	ldr	r3, [r7, #4]
  407496:	1092      	asrs	r2, r2, #2
  407498:	2101      	movs	r1, #1
  40749a:	fa01 f202 	lsl.w	r2, r1, r2
  40749e:	4313      	orrs	r3, r2
  4074a0:	607b      	str	r3, [r7, #4]
  4074a2:	4662      	mov	r2, ip
  4074a4:	e779      	b.n	40739a <_malloc_r+0x39a>
  4074a6:	2301      	movs	r3, #1
  4074a8:	6053      	str	r3, [r2, #4]
  4074aa:	e729      	b.n	407300 <_malloc_r+0x300>
  4074ac:	f240 5254 	movw	r2, #1364	; 0x554
  4074b0:	4293      	cmp	r3, r2
  4074b2:	d822      	bhi.n	4074fa <_malloc_r+0x4fa>
  4074b4:	0cb3      	lsrs	r3, r6, #18
  4074b6:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  4074ba:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  4074be:	00c3      	lsls	r3, r0, #3
  4074c0:	e5c0      	b.n	407044 <_malloc_r+0x44>
  4074c2:	f103 0b10 	add.w	fp, r3, #16
  4074c6:	e6ae      	b.n	407226 <_malloc_r+0x226>
  4074c8:	2a54      	cmp	r2, #84	; 0x54
  4074ca:	d829      	bhi.n	407520 <_malloc_r+0x520>
  4074cc:	0b1a      	lsrs	r2, r3, #12
  4074ce:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  4074d2:	00c9      	lsls	r1, r1, #3
  4074d4:	326e      	adds	r2, #110	; 0x6e
  4074d6:	e74d      	b.n	407374 <_malloc_r+0x374>
  4074d8:	4b20      	ldr	r3, [pc, #128]	; (40755c <_malloc_r+0x55c>)
  4074da:	6819      	ldr	r1, [r3, #0]
  4074dc:	4459      	add	r1, fp
  4074de:	6019      	str	r1, [r3, #0]
  4074e0:	e6b2      	b.n	407248 <_malloc_r+0x248>
  4074e2:	f3ca 000b 	ubfx	r0, sl, #0, #12
  4074e6:	2800      	cmp	r0, #0
  4074e8:	f47f aeae 	bne.w	407248 <_malloc_r+0x248>
  4074ec:	eb08 030b 	add.w	r3, r8, fp
  4074f0:	68ba      	ldr	r2, [r7, #8]
  4074f2:	f043 0301 	orr.w	r3, r3, #1
  4074f6:	6053      	str	r3, [r2, #4]
  4074f8:	e6ee      	b.n	4072d8 <_malloc_r+0x2d8>
  4074fa:	207f      	movs	r0, #127	; 0x7f
  4074fc:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  407500:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  407504:	e59e      	b.n	407044 <_malloc_r+0x44>
  407506:	f104 0108 	add.w	r1, r4, #8
  40750a:	4628      	mov	r0, r5
  40750c:	9300      	str	r3, [sp, #0]
  40750e:	f001 fbe1 	bl	408cd4 <_free_r>
  407512:	9b00      	ldr	r3, [sp, #0]
  407514:	6819      	ldr	r1, [r3, #0]
  407516:	e6df      	b.n	4072d8 <_malloc_r+0x2d8>
  407518:	2001      	movs	r0, #1
  40751a:	f04f 0900 	mov.w	r9, #0
  40751e:	e6bc      	b.n	40729a <_malloc_r+0x29a>
  407520:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  407524:	d805      	bhi.n	407532 <_malloc_r+0x532>
  407526:	0bda      	lsrs	r2, r3, #15
  407528:	f102 0178 	add.w	r1, r2, #120	; 0x78
  40752c:	00c9      	lsls	r1, r1, #3
  40752e:	3277      	adds	r2, #119	; 0x77
  407530:	e720      	b.n	407374 <_malloc_r+0x374>
  407532:	f240 5154 	movw	r1, #1364	; 0x554
  407536:	428a      	cmp	r2, r1
  407538:	d805      	bhi.n	407546 <_malloc_r+0x546>
  40753a:	0c9a      	lsrs	r2, r3, #18
  40753c:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  407540:	00c9      	lsls	r1, r1, #3
  407542:	327c      	adds	r2, #124	; 0x7c
  407544:	e716      	b.n	407374 <_malloc_r+0x374>
  407546:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  40754a:	227e      	movs	r2, #126	; 0x7e
  40754c:	e712      	b.n	407374 <_malloc_r+0x374>
  40754e:	687b      	ldr	r3, [r7, #4]
  407550:	e780      	b.n	407454 <_malloc_r+0x454>
  407552:	08f0      	lsrs	r0, r6, #3
  407554:	f106 0308 	add.w	r3, r6, #8
  407558:	e600      	b.n	40715c <_malloc_r+0x15c>
  40755a:	bf00      	nop
  40755c:	20400f9c 	.word	0x20400f9c

00407560 <memcpy>:
  407560:	4684      	mov	ip, r0
  407562:	ea41 0300 	orr.w	r3, r1, r0
  407566:	f013 0303 	ands.w	r3, r3, #3
  40756a:	d16d      	bne.n	407648 <memcpy+0xe8>
  40756c:	3a40      	subs	r2, #64	; 0x40
  40756e:	d341      	bcc.n	4075f4 <memcpy+0x94>
  407570:	f851 3b04 	ldr.w	r3, [r1], #4
  407574:	f840 3b04 	str.w	r3, [r0], #4
  407578:	f851 3b04 	ldr.w	r3, [r1], #4
  40757c:	f840 3b04 	str.w	r3, [r0], #4
  407580:	f851 3b04 	ldr.w	r3, [r1], #4
  407584:	f840 3b04 	str.w	r3, [r0], #4
  407588:	f851 3b04 	ldr.w	r3, [r1], #4
  40758c:	f840 3b04 	str.w	r3, [r0], #4
  407590:	f851 3b04 	ldr.w	r3, [r1], #4
  407594:	f840 3b04 	str.w	r3, [r0], #4
  407598:	f851 3b04 	ldr.w	r3, [r1], #4
  40759c:	f840 3b04 	str.w	r3, [r0], #4
  4075a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4075a4:	f840 3b04 	str.w	r3, [r0], #4
  4075a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4075ac:	f840 3b04 	str.w	r3, [r0], #4
  4075b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4075b4:	f840 3b04 	str.w	r3, [r0], #4
  4075b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4075bc:	f840 3b04 	str.w	r3, [r0], #4
  4075c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4075c4:	f840 3b04 	str.w	r3, [r0], #4
  4075c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4075cc:	f840 3b04 	str.w	r3, [r0], #4
  4075d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4075d4:	f840 3b04 	str.w	r3, [r0], #4
  4075d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4075dc:	f840 3b04 	str.w	r3, [r0], #4
  4075e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4075e4:	f840 3b04 	str.w	r3, [r0], #4
  4075e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4075ec:	f840 3b04 	str.w	r3, [r0], #4
  4075f0:	3a40      	subs	r2, #64	; 0x40
  4075f2:	d2bd      	bcs.n	407570 <memcpy+0x10>
  4075f4:	3230      	adds	r2, #48	; 0x30
  4075f6:	d311      	bcc.n	40761c <memcpy+0xbc>
  4075f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4075fc:	f840 3b04 	str.w	r3, [r0], #4
  407600:	f851 3b04 	ldr.w	r3, [r1], #4
  407604:	f840 3b04 	str.w	r3, [r0], #4
  407608:	f851 3b04 	ldr.w	r3, [r1], #4
  40760c:	f840 3b04 	str.w	r3, [r0], #4
  407610:	f851 3b04 	ldr.w	r3, [r1], #4
  407614:	f840 3b04 	str.w	r3, [r0], #4
  407618:	3a10      	subs	r2, #16
  40761a:	d2ed      	bcs.n	4075f8 <memcpy+0x98>
  40761c:	320c      	adds	r2, #12
  40761e:	d305      	bcc.n	40762c <memcpy+0xcc>
  407620:	f851 3b04 	ldr.w	r3, [r1], #4
  407624:	f840 3b04 	str.w	r3, [r0], #4
  407628:	3a04      	subs	r2, #4
  40762a:	d2f9      	bcs.n	407620 <memcpy+0xc0>
  40762c:	3204      	adds	r2, #4
  40762e:	d008      	beq.n	407642 <memcpy+0xe2>
  407630:	07d2      	lsls	r2, r2, #31
  407632:	bf1c      	itt	ne
  407634:	f811 3b01 	ldrbne.w	r3, [r1], #1
  407638:	f800 3b01 	strbne.w	r3, [r0], #1
  40763c:	d301      	bcc.n	407642 <memcpy+0xe2>
  40763e:	880b      	ldrh	r3, [r1, #0]
  407640:	8003      	strh	r3, [r0, #0]
  407642:	4660      	mov	r0, ip
  407644:	4770      	bx	lr
  407646:	bf00      	nop
  407648:	2a08      	cmp	r2, #8
  40764a:	d313      	bcc.n	407674 <memcpy+0x114>
  40764c:	078b      	lsls	r3, r1, #30
  40764e:	d08d      	beq.n	40756c <memcpy+0xc>
  407650:	f010 0303 	ands.w	r3, r0, #3
  407654:	d08a      	beq.n	40756c <memcpy+0xc>
  407656:	f1c3 0304 	rsb	r3, r3, #4
  40765a:	1ad2      	subs	r2, r2, r3
  40765c:	07db      	lsls	r3, r3, #31
  40765e:	bf1c      	itt	ne
  407660:	f811 3b01 	ldrbne.w	r3, [r1], #1
  407664:	f800 3b01 	strbne.w	r3, [r0], #1
  407668:	d380      	bcc.n	40756c <memcpy+0xc>
  40766a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40766e:	f820 3b02 	strh.w	r3, [r0], #2
  407672:	e77b      	b.n	40756c <memcpy+0xc>
  407674:	3a04      	subs	r2, #4
  407676:	d3d9      	bcc.n	40762c <memcpy+0xcc>
  407678:	3a01      	subs	r2, #1
  40767a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40767e:	f800 3b01 	strb.w	r3, [r0], #1
  407682:	d2f9      	bcs.n	407678 <memcpy+0x118>
  407684:	780b      	ldrb	r3, [r1, #0]
  407686:	7003      	strb	r3, [r0, #0]
  407688:	784b      	ldrb	r3, [r1, #1]
  40768a:	7043      	strb	r3, [r0, #1]
  40768c:	788b      	ldrb	r3, [r1, #2]
  40768e:	7083      	strb	r3, [r0, #2]
  407690:	4660      	mov	r0, ip
  407692:	4770      	bx	lr

00407694 <memset>:
  407694:	b470      	push	{r4, r5, r6}
  407696:	0786      	lsls	r6, r0, #30
  407698:	d046      	beq.n	407728 <memset+0x94>
  40769a:	1e54      	subs	r4, r2, #1
  40769c:	2a00      	cmp	r2, #0
  40769e:	d041      	beq.n	407724 <memset+0x90>
  4076a0:	b2ca      	uxtb	r2, r1
  4076a2:	4603      	mov	r3, r0
  4076a4:	e002      	b.n	4076ac <memset+0x18>
  4076a6:	f114 34ff 	adds.w	r4, r4, #4294967295
  4076aa:	d33b      	bcc.n	407724 <memset+0x90>
  4076ac:	f803 2b01 	strb.w	r2, [r3], #1
  4076b0:	079d      	lsls	r5, r3, #30
  4076b2:	d1f8      	bne.n	4076a6 <memset+0x12>
  4076b4:	2c03      	cmp	r4, #3
  4076b6:	d92e      	bls.n	407716 <memset+0x82>
  4076b8:	b2cd      	uxtb	r5, r1
  4076ba:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4076be:	2c0f      	cmp	r4, #15
  4076c0:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4076c4:	d919      	bls.n	4076fa <memset+0x66>
  4076c6:	f103 0210 	add.w	r2, r3, #16
  4076ca:	4626      	mov	r6, r4
  4076cc:	3e10      	subs	r6, #16
  4076ce:	2e0f      	cmp	r6, #15
  4076d0:	f842 5c10 	str.w	r5, [r2, #-16]
  4076d4:	f842 5c0c 	str.w	r5, [r2, #-12]
  4076d8:	f842 5c08 	str.w	r5, [r2, #-8]
  4076dc:	f842 5c04 	str.w	r5, [r2, #-4]
  4076e0:	f102 0210 	add.w	r2, r2, #16
  4076e4:	d8f2      	bhi.n	4076cc <memset+0x38>
  4076e6:	f1a4 0210 	sub.w	r2, r4, #16
  4076ea:	f022 020f 	bic.w	r2, r2, #15
  4076ee:	f004 040f 	and.w	r4, r4, #15
  4076f2:	3210      	adds	r2, #16
  4076f4:	2c03      	cmp	r4, #3
  4076f6:	4413      	add	r3, r2
  4076f8:	d90d      	bls.n	407716 <memset+0x82>
  4076fa:	461e      	mov	r6, r3
  4076fc:	4622      	mov	r2, r4
  4076fe:	3a04      	subs	r2, #4
  407700:	2a03      	cmp	r2, #3
  407702:	f846 5b04 	str.w	r5, [r6], #4
  407706:	d8fa      	bhi.n	4076fe <memset+0x6a>
  407708:	1f22      	subs	r2, r4, #4
  40770a:	f022 0203 	bic.w	r2, r2, #3
  40770e:	3204      	adds	r2, #4
  407710:	4413      	add	r3, r2
  407712:	f004 0403 	and.w	r4, r4, #3
  407716:	b12c      	cbz	r4, 407724 <memset+0x90>
  407718:	b2c9      	uxtb	r1, r1
  40771a:	441c      	add	r4, r3
  40771c:	f803 1b01 	strb.w	r1, [r3], #1
  407720:	429c      	cmp	r4, r3
  407722:	d1fb      	bne.n	40771c <memset+0x88>
  407724:	bc70      	pop	{r4, r5, r6}
  407726:	4770      	bx	lr
  407728:	4614      	mov	r4, r2
  40772a:	4603      	mov	r3, r0
  40772c:	e7c2      	b.n	4076b4 <memset+0x20>
  40772e:	bf00      	nop

00407730 <__malloc_lock>:
  407730:	4801      	ldr	r0, [pc, #4]	; (407738 <__malloc_lock+0x8>)
  407732:	f001 bd69 	b.w	409208 <__retarget_lock_acquire_recursive>
  407736:	bf00      	nop
  407738:	204011b4 	.word	0x204011b4

0040773c <__malloc_unlock>:
  40773c:	4801      	ldr	r0, [pc, #4]	; (407744 <__malloc_unlock+0x8>)
  40773e:	f001 bd65 	b.w	40920c <__retarget_lock_release_recursive>
  407742:	bf00      	nop
  407744:	204011b4 	.word	0x204011b4

00407748 <_sbrk_r>:
  407748:	b538      	push	{r3, r4, r5, lr}
  40774a:	4c07      	ldr	r4, [pc, #28]	; (407768 <_sbrk_r+0x20>)
  40774c:	2300      	movs	r3, #0
  40774e:	4605      	mov	r5, r0
  407750:	4608      	mov	r0, r1
  407752:	6023      	str	r3, [r4, #0]
  407754:	f7fb fa26 	bl	402ba4 <_sbrk>
  407758:	1c43      	adds	r3, r0, #1
  40775a:	d000      	beq.n	40775e <_sbrk_r+0x16>
  40775c:	bd38      	pop	{r3, r4, r5, pc}
  40775e:	6823      	ldr	r3, [r4, #0]
  407760:	2b00      	cmp	r3, #0
  407762:	d0fb      	beq.n	40775c <_sbrk_r+0x14>
  407764:	602b      	str	r3, [r5, #0]
  407766:	bd38      	pop	{r3, r4, r5, pc}
  407768:	204011c8 	.word	0x204011c8

0040776c <setbuf>:
  40776c:	2900      	cmp	r1, #0
  40776e:	bf0c      	ite	eq
  407770:	2202      	moveq	r2, #2
  407772:	2200      	movne	r2, #0
  407774:	f44f 6380 	mov.w	r3, #1024	; 0x400
  407778:	f000 b800 	b.w	40777c <setvbuf>

0040777c <setvbuf>:
  40777c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  407780:	4c61      	ldr	r4, [pc, #388]	; (407908 <setvbuf+0x18c>)
  407782:	6825      	ldr	r5, [r4, #0]
  407784:	b083      	sub	sp, #12
  407786:	4604      	mov	r4, r0
  407788:	460f      	mov	r7, r1
  40778a:	4690      	mov	r8, r2
  40778c:	461e      	mov	r6, r3
  40778e:	b115      	cbz	r5, 407796 <setvbuf+0x1a>
  407790:	6bab      	ldr	r3, [r5, #56]	; 0x38
  407792:	2b00      	cmp	r3, #0
  407794:	d064      	beq.n	407860 <setvbuf+0xe4>
  407796:	f1b8 0f02 	cmp.w	r8, #2
  40779a:	d006      	beq.n	4077aa <setvbuf+0x2e>
  40779c:	f1b8 0f01 	cmp.w	r8, #1
  4077a0:	f200 809f 	bhi.w	4078e2 <setvbuf+0x166>
  4077a4:	2e00      	cmp	r6, #0
  4077a6:	f2c0 809c 	blt.w	4078e2 <setvbuf+0x166>
  4077aa:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4077ac:	07d8      	lsls	r0, r3, #31
  4077ae:	d534      	bpl.n	40781a <setvbuf+0x9e>
  4077b0:	4621      	mov	r1, r4
  4077b2:	4628      	mov	r0, r5
  4077b4:	f001 f910 	bl	4089d8 <_fflush_r>
  4077b8:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4077ba:	b141      	cbz	r1, 4077ce <setvbuf+0x52>
  4077bc:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4077c0:	4299      	cmp	r1, r3
  4077c2:	d002      	beq.n	4077ca <setvbuf+0x4e>
  4077c4:	4628      	mov	r0, r5
  4077c6:	f001 fa85 	bl	408cd4 <_free_r>
  4077ca:	2300      	movs	r3, #0
  4077cc:	6323      	str	r3, [r4, #48]	; 0x30
  4077ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4077d2:	2200      	movs	r2, #0
  4077d4:	61a2      	str	r2, [r4, #24]
  4077d6:	6062      	str	r2, [r4, #4]
  4077d8:	061a      	lsls	r2, r3, #24
  4077da:	d43a      	bmi.n	407852 <setvbuf+0xd6>
  4077dc:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  4077e0:	f023 0303 	bic.w	r3, r3, #3
  4077e4:	f1b8 0f02 	cmp.w	r8, #2
  4077e8:	81a3      	strh	r3, [r4, #12]
  4077ea:	d01d      	beq.n	407828 <setvbuf+0xac>
  4077ec:	ab01      	add	r3, sp, #4
  4077ee:	466a      	mov	r2, sp
  4077f0:	4621      	mov	r1, r4
  4077f2:	4628      	mov	r0, r5
  4077f4:	f001 fd0c 	bl	409210 <__swhatbuf_r>
  4077f8:	89a3      	ldrh	r3, [r4, #12]
  4077fa:	4318      	orrs	r0, r3
  4077fc:	81a0      	strh	r0, [r4, #12]
  4077fe:	2e00      	cmp	r6, #0
  407800:	d132      	bne.n	407868 <setvbuf+0xec>
  407802:	9e00      	ldr	r6, [sp, #0]
  407804:	4630      	mov	r0, r6
  407806:	f7ff fbeb 	bl	406fe0 <malloc>
  40780a:	4607      	mov	r7, r0
  40780c:	2800      	cmp	r0, #0
  40780e:	d06b      	beq.n	4078e8 <setvbuf+0x16c>
  407810:	89a3      	ldrh	r3, [r4, #12]
  407812:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  407816:	81a3      	strh	r3, [r4, #12]
  407818:	e028      	b.n	40786c <setvbuf+0xf0>
  40781a:	89a3      	ldrh	r3, [r4, #12]
  40781c:	0599      	lsls	r1, r3, #22
  40781e:	d4c7      	bmi.n	4077b0 <setvbuf+0x34>
  407820:	6da0      	ldr	r0, [r4, #88]	; 0x58
  407822:	f001 fcf1 	bl	409208 <__retarget_lock_acquire_recursive>
  407826:	e7c3      	b.n	4077b0 <setvbuf+0x34>
  407828:	2500      	movs	r5, #0
  40782a:	6e61      	ldr	r1, [r4, #100]	; 0x64
  40782c:	2600      	movs	r6, #0
  40782e:	f104 0243 	add.w	r2, r4, #67	; 0x43
  407832:	f043 0302 	orr.w	r3, r3, #2
  407836:	2001      	movs	r0, #1
  407838:	60a6      	str	r6, [r4, #8]
  40783a:	07ce      	lsls	r6, r1, #31
  40783c:	81a3      	strh	r3, [r4, #12]
  40783e:	6022      	str	r2, [r4, #0]
  407840:	6122      	str	r2, [r4, #16]
  407842:	6160      	str	r0, [r4, #20]
  407844:	d401      	bmi.n	40784a <setvbuf+0xce>
  407846:	0598      	lsls	r0, r3, #22
  407848:	d53e      	bpl.n	4078c8 <setvbuf+0x14c>
  40784a:	4628      	mov	r0, r5
  40784c:	b003      	add	sp, #12
  40784e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  407852:	6921      	ldr	r1, [r4, #16]
  407854:	4628      	mov	r0, r5
  407856:	f001 fa3d 	bl	408cd4 <_free_r>
  40785a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40785e:	e7bd      	b.n	4077dc <setvbuf+0x60>
  407860:	4628      	mov	r0, r5
  407862:	f001 f911 	bl	408a88 <__sinit>
  407866:	e796      	b.n	407796 <setvbuf+0x1a>
  407868:	2f00      	cmp	r7, #0
  40786a:	d0cb      	beq.n	407804 <setvbuf+0x88>
  40786c:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40786e:	2b00      	cmp	r3, #0
  407870:	d033      	beq.n	4078da <setvbuf+0x15e>
  407872:	9b00      	ldr	r3, [sp, #0]
  407874:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  407878:	6027      	str	r7, [r4, #0]
  40787a:	429e      	cmp	r6, r3
  40787c:	bf1c      	itt	ne
  40787e:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  407882:	81a2      	strhne	r2, [r4, #12]
  407884:	f1b8 0f01 	cmp.w	r8, #1
  407888:	bf04      	itt	eq
  40788a:	f042 0201 	orreq.w	r2, r2, #1
  40788e:	81a2      	strheq	r2, [r4, #12]
  407890:	b292      	uxth	r2, r2
  407892:	f012 0308 	ands.w	r3, r2, #8
  407896:	6127      	str	r7, [r4, #16]
  407898:	6166      	str	r6, [r4, #20]
  40789a:	d00e      	beq.n	4078ba <setvbuf+0x13e>
  40789c:	07d1      	lsls	r1, r2, #31
  40789e:	d51a      	bpl.n	4078d6 <setvbuf+0x15a>
  4078a0:	6e65      	ldr	r5, [r4, #100]	; 0x64
  4078a2:	4276      	negs	r6, r6
  4078a4:	2300      	movs	r3, #0
  4078a6:	f015 0501 	ands.w	r5, r5, #1
  4078aa:	61a6      	str	r6, [r4, #24]
  4078ac:	60a3      	str	r3, [r4, #8]
  4078ae:	d009      	beq.n	4078c4 <setvbuf+0x148>
  4078b0:	2500      	movs	r5, #0
  4078b2:	4628      	mov	r0, r5
  4078b4:	b003      	add	sp, #12
  4078b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4078ba:	60a3      	str	r3, [r4, #8]
  4078bc:	6e65      	ldr	r5, [r4, #100]	; 0x64
  4078be:	f015 0501 	ands.w	r5, r5, #1
  4078c2:	d1f5      	bne.n	4078b0 <setvbuf+0x134>
  4078c4:	0593      	lsls	r3, r2, #22
  4078c6:	d4c0      	bmi.n	40784a <setvbuf+0xce>
  4078c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4078ca:	f001 fc9f 	bl	40920c <__retarget_lock_release_recursive>
  4078ce:	4628      	mov	r0, r5
  4078d0:	b003      	add	sp, #12
  4078d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4078d6:	60a6      	str	r6, [r4, #8]
  4078d8:	e7f0      	b.n	4078bc <setvbuf+0x140>
  4078da:	4628      	mov	r0, r5
  4078dc:	f001 f8d4 	bl	408a88 <__sinit>
  4078e0:	e7c7      	b.n	407872 <setvbuf+0xf6>
  4078e2:	f04f 35ff 	mov.w	r5, #4294967295
  4078e6:	e7b0      	b.n	40784a <setvbuf+0xce>
  4078e8:	f8dd 9000 	ldr.w	r9, [sp]
  4078ec:	45b1      	cmp	r9, r6
  4078ee:	d004      	beq.n	4078fa <setvbuf+0x17e>
  4078f0:	4648      	mov	r0, r9
  4078f2:	f7ff fb75 	bl	406fe0 <malloc>
  4078f6:	4607      	mov	r7, r0
  4078f8:	b920      	cbnz	r0, 407904 <setvbuf+0x188>
  4078fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4078fe:	f04f 35ff 	mov.w	r5, #4294967295
  407902:	e792      	b.n	40782a <setvbuf+0xae>
  407904:	464e      	mov	r6, r9
  407906:	e783      	b.n	407810 <setvbuf+0x94>
  407908:	2040004c 	.word	0x2040004c
	...

00407940 <strlen>:
  407940:	f890 f000 	pld	[r0]
  407944:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  407948:	f020 0107 	bic.w	r1, r0, #7
  40794c:	f06f 0c00 	mvn.w	ip, #0
  407950:	f010 0407 	ands.w	r4, r0, #7
  407954:	f891 f020 	pld	[r1, #32]
  407958:	f040 8049 	bne.w	4079ee <strlen+0xae>
  40795c:	f04f 0400 	mov.w	r4, #0
  407960:	f06f 0007 	mvn.w	r0, #7
  407964:	e9d1 2300 	ldrd	r2, r3, [r1]
  407968:	f891 f040 	pld	[r1, #64]	; 0x40
  40796c:	f100 0008 	add.w	r0, r0, #8
  407970:	fa82 f24c 	uadd8	r2, r2, ip
  407974:	faa4 f28c 	sel	r2, r4, ip
  407978:	fa83 f34c 	uadd8	r3, r3, ip
  40797c:	faa2 f38c 	sel	r3, r2, ip
  407980:	bb4b      	cbnz	r3, 4079d6 <strlen+0x96>
  407982:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  407986:	fa82 f24c 	uadd8	r2, r2, ip
  40798a:	f100 0008 	add.w	r0, r0, #8
  40798e:	faa4 f28c 	sel	r2, r4, ip
  407992:	fa83 f34c 	uadd8	r3, r3, ip
  407996:	faa2 f38c 	sel	r3, r2, ip
  40799a:	b9e3      	cbnz	r3, 4079d6 <strlen+0x96>
  40799c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4079a0:	fa82 f24c 	uadd8	r2, r2, ip
  4079a4:	f100 0008 	add.w	r0, r0, #8
  4079a8:	faa4 f28c 	sel	r2, r4, ip
  4079ac:	fa83 f34c 	uadd8	r3, r3, ip
  4079b0:	faa2 f38c 	sel	r3, r2, ip
  4079b4:	b97b      	cbnz	r3, 4079d6 <strlen+0x96>
  4079b6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4079ba:	f101 0120 	add.w	r1, r1, #32
  4079be:	fa82 f24c 	uadd8	r2, r2, ip
  4079c2:	f100 0008 	add.w	r0, r0, #8
  4079c6:	faa4 f28c 	sel	r2, r4, ip
  4079ca:	fa83 f34c 	uadd8	r3, r3, ip
  4079ce:	faa2 f38c 	sel	r3, r2, ip
  4079d2:	2b00      	cmp	r3, #0
  4079d4:	d0c6      	beq.n	407964 <strlen+0x24>
  4079d6:	2a00      	cmp	r2, #0
  4079d8:	bf04      	itt	eq
  4079da:	3004      	addeq	r0, #4
  4079dc:	461a      	moveq	r2, r3
  4079de:	ba12      	rev	r2, r2
  4079e0:	fab2 f282 	clz	r2, r2
  4079e4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4079e8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4079ec:	4770      	bx	lr
  4079ee:	e9d1 2300 	ldrd	r2, r3, [r1]
  4079f2:	f004 0503 	and.w	r5, r4, #3
  4079f6:	f1c4 0000 	rsb	r0, r4, #0
  4079fa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4079fe:	f014 0f04 	tst.w	r4, #4
  407a02:	f891 f040 	pld	[r1, #64]	; 0x40
  407a06:	fa0c f505 	lsl.w	r5, ip, r5
  407a0a:	ea62 0205 	orn	r2, r2, r5
  407a0e:	bf1c      	itt	ne
  407a10:	ea63 0305 	ornne	r3, r3, r5
  407a14:	4662      	movne	r2, ip
  407a16:	f04f 0400 	mov.w	r4, #0
  407a1a:	e7a9      	b.n	407970 <strlen+0x30>

00407a1c <__sprint_r.part.0>:
  407a1c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407a20:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  407a22:	049c      	lsls	r4, r3, #18
  407a24:	4693      	mov	fp, r2
  407a26:	d52f      	bpl.n	407a88 <__sprint_r.part.0+0x6c>
  407a28:	6893      	ldr	r3, [r2, #8]
  407a2a:	6812      	ldr	r2, [r2, #0]
  407a2c:	b353      	cbz	r3, 407a84 <__sprint_r.part.0+0x68>
  407a2e:	460e      	mov	r6, r1
  407a30:	4607      	mov	r7, r0
  407a32:	f102 0908 	add.w	r9, r2, #8
  407a36:	e919 0420 	ldmdb	r9, {r5, sl}
  407a3a:	ea5f 089a 	movs.w	r8, sl, lsr #2
  407a3e:	d017      	beq.n	407a70 <__sprint_r.part.0+0x54>
  407a40:	3d04      	subs	r5, #4
  407a42:	2400      	movs	r4, #0
  407a44:	e001      	b.n	407a4a <__sprint_r.part.0+0x2e>
  407a46:	45a0      	cmp	r8, r4
  407a48:	d010      	beq.n	407a6c <__sprint_r.part.0+0x50>
  407a4a:	4632      	mov	r2, r6
  407a4c:	f855 1f04 	ldr.w	r1, [r5, #4]!
  407a50:	4638      	mov	r0, r7
  407a52:	f001 f8bb 	bl	408bcc <_fputwc_r>
  407a56:	1c43      	adds	r3, r0, #1
  407a58:	f104 0401 	add.w	r4, r4, #1
  407a5c:	d1f3      	bne.n	407a46 <__sprint_r.part.0+0x2a>
  407a5e:	2300      	movs	r3, #0
  407a60:	f8cb 3008 	str.w	r3, [fp, #8]
  407a64:	f8cb 3004 	str.w	r3, [fp, #4]
  407a68:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407a6c:	f8db 3008 	ldr.w	r3, [fp, #8]
  407a70:	f02a 0a03 	bic.w	sl, sl, #3
  407a74:	eba3 030a 	sub.w	r3, r3, sl
  407a78:	f8cb 3008 	str.w	r3, [fp, #8]
  407a7c:	f109 0908 	add.w	r9, r9, #8
  407a80:	2b00      	cmp	r3, #0
  407a82:	d1d8      	bne.n	407a36 <__sprint_r.part.0+0x1a>
  407a84:	2000      	movs	r0, #0
  407a86:	e7ea      	b.n	407a5e <__sprint_r.part.0+0x42>
  407a88:	f001 fa0a 	bl	408ea0 <__sfvwrite_r>
  407a8c:	2300      	movs	r3, #0
  407a8e:	f8cb 3008 	str.w	r3, [fp, #8]
  407a92:	f8cb 3004 	str.w	r3, [fp, #4]
  407a96:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407a9a:	bf00      	nop

00407a9c <_vfiprintf_r>:
  407a9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407aa0:	b0ad      	sub	sp, #180	; 0xb4
  407aa2:	461d      	mov	r5, r3
  407aa4:	468b      	mov	fp, r1
  407aa6:	4690      	mov	r8, r2
  407aa8:	9307      	str	r3, [sp, #28]
  407aaa:	9006      	str	r0, [sp, #24]
  407aac:	b118      	cbz	r0, 407ab6 <_vfiprintf_r+0x1a>
  407aae:	6b83      	ldr	r3, [r0, #56]	; 0x38
  407ab0:	2b00      	cmp	r3, #0
  407ab2:	f000 80f3 	beq.w	407c9c <_vfiprintf_r+0x200>
  407ab6:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  407aba:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  407abe:	07df      	lsls	r7, r3, #31
  407ac0:	b281      	uxth	r1, r0
  407ac2:	d402      	bmi.n	407aca <_vfiprintf_r+0x2e>
  407ac4:	058e      	lsls	r6, r1, #22
  407ac6:	f140 80fc 	bpl.w	407cc2 <_vfiprintf_r+0x226>
  407aca:	048c      	lsls	r4, r1, #18
  407acc:	d40a      	bmi.n	407ae4 <_vfiprintf_r+0x48>
  407ace:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  407ad2:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  407ad6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  407ada:	f8ab 100c 	strh.w	r1, [fp, #12]
  407ade:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  407ae2:	b289      	uxth	r1, r1
  407ae4:	0708      	lsls	r0, r1, #28
  407ae6:	f140 80b3 	bpl.w	407c50 <_vfiprintf_r+0x1b4>
  407aea:	f8db 3010 	ldr.w	r3, [fp, #16]
  407aee:	2b00      	cmp	r3, #0
  407af0:	f000 80ae 	beq.w	407c50 <_vfiprintf_r+0x1b4>
  407af4:	f001 031a 	and.w	r3, r1, #26
  407af8:	2b0a      	cmp	r3, #10
  407afa:	f000 80b5 	beq.w	407c68 <_vfiprintf_r+0x1cc>
  407afe:	2300      	movs	r3, #0
  407b00:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  407b04:	930b      	str	r3, [sp, #44]	; 0x2c
  407b06:	9311      	str	r3, [sp, #68]	; 0x44
  407b08:	9310      	str	r3, [sp, #64]	; 0x40
  407b0a:	9303      	str	r3, [sp, #12]
  407b0c:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  407b10:	46ca      	mov	sl, r9
  407b12:	f8cd b010 	str.w	fp, [sp, #16]
  407b16:	f898 3000 	ldrb.w	r3, [r8]
  407b1a:	4644      	mov	r4, r8
  407b1c:	b1fb      	cbz	r3, 407b5e <_vfiprintf_r+0xc2>
  407b1e:	2b25      	cmp	r3, #37	; 0x25
  407b20:	d102      	bne.n	407b28 <_vfiprintf_r+0x8c>
  407b22:	e01c      	b.n	407b5e <_vfiprintf_r+0xc2>
  407b24:	2b25      	cmp	r3, #37	; 0x25
  407b26:	d003      	beq.n	407b30 <_vfiprintf_r+0x94>
  407b28:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  407b2c:	2b00      	cmp	r3, #0
  407b2e:	d1f9      	bne.n	407b24 <_vfiprintf_r+0x88>
  407b30:	eba4 0508 	sub.w	r5, r4, r8
  407b34:	b19d      	cbz	r5, 407b5e <_vfiprintf_r+0xc2>
  407b36:	9b10      	ldr	r3, [sp, #64]	; 0x40
  407b38:	9a11      	ldr	r2, [sp, #68]	; 0x44
  407b3a:	f8ca 8000 	str.w	r8, [sl]
  407b3e:	3301      	adds	r3, #1
  407b40:	442a      	add	r2, r5
  407b42:	2b07      	cmp	r3, #7
  407b44:	f8ca 5004 	str.w	r5, [sl, #4]
  407b48:	9211      	str	r2, [sp, #68]	; 0x44
  407b4a:	9310      	str	r3, [sp, #64]	; 0x40
  407b4c:	dd7a      	ble.n	407c44 <_vfiprintf_r+0x1a8>
  407b4e:	2a00      	cmp	r2, #0
  407b50:	f040 84b0 	bne.w	4084b4 <_vfiprintf_r+0xa18>
  407b54:	9b03      	ldr	r3, [sp, #12]
  407b56:	9210      	str	r2, [sp, #64]	; 0x40
  407b58:	442b      	add	r3, r5
  407b5a:	46ca      	mov	sl, r9
  407b5c:	9303      	str	r3, [sp, #12]
  407b5e:	7823      	ldrb	r3, [r4, #0]
  407b60:	2b00      	cmp	r3, #0
  407b62:	f000 83e0 	beq.w	408326 <_vfiprintf_r+0x88a>
  407b66:	2000      	movs	r0, #0
  407b68:	f04f 0300 	mov.w	r3, #0
  407b6c:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  407b70:	f104 0801 	add.w	r8, r4, #1
  407b74:	7862      	ldrb	r2, [r4, #1]
  407b76:	4605      	mov	r5, r0
  407b78:	4606      	mov	r6, r0
  407b7a:	4603      	mov	r3, r0
  407b7c:	f04f 34ff 	mov.w	r4, #4294967295
  407b80:	f108 0801 	add.w	r8, r8, #1
  407b84:	f1a2 0120 	sub.w	r1, r2, #32
  407b88:	2958      	cmp	r1, #88	; 0x58
  407b8a:	f200 82de 	bhi.w	40814a <_vfiprintf_r+0x6ae>
  407b8e:	e8df f011 	tbh	[pc, r1, lsl #1]
  407b92:	0221      	.short	0x0221
  407b94:	02dc02dc 	.word	0x02dc02dc
  407b98:	02dc0229 	.word	0x02dc0229
  407b9c:	02dc02dc 	.word	0x02dc02dc
  407ba0:	02dc02dc 	.word	0x02dc02dc
  407ba4:	028902dc 	.word	0x028902dc
  407ba8:	02dc0295 	.word	0x02dc0295
  407bac:	02bd00a2 	.word	0x02bd00a2
  407bb0:	019f02dc 	.word	0x019f02dc
  407bb4:	01a401a4 	.word	0x01a401a4
  407bb8:	01a401a4 	.word	0x01a401a4
  407bbc:	01a401a4 	.word	0x01a401a4
  407bc0:	01a401a4 	.word	0x01a401a4
  407bc4:	02dc01a4 	.word	0x02dc01a4
  407bc8:	02dc02dc 	.word	0x02dc02dc
  407bcc:	02dc02dc 	.word	0x02dc02dc
  407bd0:	02dc02dc 	.word	0x02dc02dc
  407bd4:	02dc02dc 	.word	0x02dc02dc
  407bd8:	01b202dc 	.word	0x01b202dc
  407bdc:	02dc02dc 	.word	0x02dc02dc
  407be0:	02dc02dc 	.word	0x02dc02dc
  407be4:	02dc02dc 	.word	0x02dc02dc
  407be8:	02dc02dc 	.word	0x02dc02dc
  407bec:	02dc02dc 	.word	0x02dc02dc
  407bf0:	02dc0197 	.word	0x02dc0197
  407bf4:	02dc02dc 	.word	0x02dc02dc
  407bf8:	02dc02dc 	.word	0x02dc02dc
  407bfc:	02dc019b 	.word	0x02dc019b
  407c00:	025302dc 	.word	0x025302dc
  407c04:	02dc02dc 	.word	0x02dc02dc
  407c08:	02dc02dc 	.word	0x02dc02dc
  407c0c:	02dc02dc 	.word	0x02dc02dc
  407c10:	02dc02dc 	.word	0x02dc02dc
  407c14:	02dc02dc 	.word	0x02dc02dc
  407c18:	021b025a 	.word	0x021b025a
  407c1c:	02dc02dc 	.word	0x02dc02dc
  407c20:	026e02dc 	.word	0x026e02dc
  407c24:	02dc021b 	.word	0x02dc021b
  407c28:	027302dc 	.word	0x027302dc
  407c2c:	01f502dc 	.word	0x01f502dc
  407c30:	02090182 	.word	0x02090182
  407c34:	02dc02d7 	.word	0x02dc02d7
  407c38:	02dc029a 	.word	0x02dc029a
  407c3c:	02dc00a7 	.word	0x02dc00a7
  407c40:	022e02dc 	.word	0x022e02dc
  407c44:	f10a 0a08 	add.w	sl, sl, #8
  407c48:	9b03      	ldr	r3, [sp, #12]
  407c4a:	442b      	add	r3, r5
  407c4c:	9303      	str	r3, [sp, #12]
  407c4e:	e786      	b.n	407b5e <_vfiprintf_r+0xc2>
  407c50:	4659      	mov	r1, fp
  407c52:	9806      	ldr	r0, [sp, #24]
  407c54:	f000 fdac 	bl	4087b0 <__swsetup_r>
  407c58:	bb18      	cbnz	r0, 407ca2 <_vfiprintf_r+0x206>
  407c5a:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  407c5e:	f001 031a 	and.w	r3, r1, #26
  407c62:	2b0a      	cmp	r3, #10
  407c64:	f47f af4b 	bne.w	407afe <_vfiprintf_r+0x62>
  407c68:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  407c6c:	2b00      	cmp	r3, #0
  407c6e:	f6ff af46 	blt.w	407afe <_vfiprintf_r+0x62>
  407c72:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  407c76:	07db      	lsls	r3, r3, #31
  407c78:	d405      	bmi.n	407c86 <_vfiprintf_r+0x1ea>
  407c7a:	058f      	lsls	r7, r1, #22
  407c7c:	d403      	bmi.n	407c86 <_vfiprintf_r+0x1ea>
  407c7e:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  407c82:	f001 fac3 	bl	40920c <__retarget_lock_release_recursive>
  407c86:	462b      	mov	r3, r5
  407c88:	4642      	mov	r2, r8
  407c8a:	4659      	mov	r1, fp
  407c8c:	9806      	ldr	r0, [sp, #24]
  407c8e:	f000 fd4d 	bl	40872c <__sbprintf>
  407c92:	9003      	str	r0, [sp, #12]
  407c94:	9803      	ldr	r0, [sp, #12]
  407c96:	b02d      	add	sp, #180	; 0xb4
  407c98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407c9c:	f000 fef4 	bl	408a88 <__sinit>
  407ca0:	e709      	b.n	407ab6 <_vfiprintf_r+0x1a>
  407ca2:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  407ca6:	07d9      	lsls	r1, r3, #31
  407ca8:	d404      	bmi.n	407cb4 <_vfiprintf_r+0x218>
  407caa:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  407cae:	059a      	lsls	r2, r3, #22
  407cb0:	f140 84aa 	bpl.w	408608 <_vfiprintf_r+0xb6c>
  407cb4:	f04f 33ff 	mov.w	r3, #4294967295
  407cb8:	9303      	str	r3, [sp, #12]
  407cba:	9803      	ldr	r0, [sp, #12]
  407cbc:	b02d      	add	sp, #180	; 0xb4
  407cbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407cc2:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  407cc6:	f001 fa9f 	bl	409208 <__retarget_lock_acquire_recursive>
  407cca:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  407cce:	b281      	uxth	r1, r0
  407cd0:	e6fb      	b.n	407aca <_vfiprintf_r+0x2e>
  407cd2:	4276      	negs	r6, r6
  407cd4:	9207      	str	r2, [sp, #28]
  407cd6:	f043 0304 	orr.w	r3, r3, #4
  407cda:	f898 2000 	ldrb.w	r2, [r8]
  407cde:	e74f      	b.n	407b80 <_vfiprintf_r+0xe4>
  407ce0:	9608      	str	r6, [sp, #32]
  407ce2:	069e      	lsls	r6, r3, #26
  407ce4:	f100 8450 	bmi.w	408588 <_vfiprintf_r+0xaec>
  407ce8:	9907      	ldr	r1, [sp, #28]
  407cea:	06dd      	lsls	r5, r3, #27
  407cec:	460a      	mov	r2, r1
  407cee:	f100 83ef 	bmi.w	4084d0 <_vfiprintf_r+0xa34>
  407cf2:	0658      	lsls	r0, r3, #25
  407cf4:	f140 83ec 	bpl.w	4084d0 <_vfiprintf_r+0xa34>
  407cf8:	880e      	ldrh	r6, [r1, #0]
  407cfa:	3104      	adds	r1, #4
  407cfc:	2700      	movs	r7, #0
  407cfe:	2201      	movs	r2, #1
  407d00:	9107      	str	r1, [sp, #28]
  407d02:	f04f 0100 	mov.w	r1, #0
  407d06:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  407d0a:	2500      	movs	r5, #0
  407d0c:	1c61      	adds	r1, r4, #1
  407d0e:	f000 8116 	beq.w	407f3e <_vfiprintf_r+0x4a2>
  407d12:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  407d16:	9102      	str	r1, [sp, #8]
  407d18:	ea56 0107 	orrs.w	r1, r6, r7
  407d1c:	f040 8114 	bne.w	407f48 <_vfiprintf_r+0x4ac>
  407d20:	2c00      	cmp	r4, #0
  407d22:	f040 835c 	bne.w	4083de <_vfiprintf_r+0x942>
  407d26:	2a00      	cmp	r2, #0
  407d28:	f040 83b7 	bne.w	40849a <_vfiprintf_r+0x9fe>
  407d2c:	f013 0301 	ands.w	r3, r3, #1
  407d30:	9305      	str	r3, [sp, #20]
  407d32:	f000 8457 	beq.w	4085e4 <_vfiprintf_r+0xb48>
  407d36:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  407d3a:	2330      	movs	r3, #48	; 0x30
  407d3c:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  407d40:	9b05      	ldr	r3, [sp, #20]
  407d42:	42a3      	cmp	r3, r4
  407d44:	bfb8      	it	lt
  407d46:	4623      	movlt	r3, r4
  407d48:	9301      	str	r3, [sp, #4]
  407d4a:	b10d      	cbz	r5, 407d50 <_vfiprintf_r+0x2b4>
  407d4c:	3301      	adds	r3, #1
  407d4e:	9301      	str	r3, [sp, #4]
  407d50:	9b02      	ldr	r3, [sp, #8]
  407d52:	f013 0302 	ands.w	r3, r3, #2
  407d56:	9309      	str	r3, [sp, #36]	; 0x24
  407d58:	d002      	beq.n	407d60 <_vfiprintf_r+0x2c4>
  407d5a:	9b01      	ldr	r3, [sp, #4]
  407d5c:	3302      	adds	r3, #2
  407d5e:	9301      	str	r3, [sp, #4]
  407d60:	9b02      	ldr	r3, [sp, #8]
  407d62:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  407d66:	930a      	str	r3, [sp, #40]	; 0x28
  407d68:	f040 8217 	bne.w	40819a <_vfiprintf_r+0x6fe>
  407d6c:	9b08      	ldr	r3, [sp, #32]
  407d6e:	9a01      	ldr	r2, [sp, #4]
  407d70:	1a9d      	subs	r5, r3, r2
  407d72:	2d00      	cmp	r5, #0
  407d74:	f340 8211 	ble.w	40819a <_vfiprintf_r+0x6fe>
  407d78:	2d10      	cmp	r5, #16
  407d7a:	f340 8490 	ble.w	40869e <_vfiprintf_r+0xc02>
  407d7e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  407d80:	9a11      	ldr	r2, [sp, #68]	; 0x44
  407d82:	4ec4      	ldr	r6, [pc, #784]	; (408094 <_vfiprintf_r+0x5f8>)
  407d84:	46d6      	mov	lr, sl
  407d86:	2710      	movs	r7, #16
  407d88:	46a2      	mov	sl, r4
  407d8a:	4619      	mov	r1, r3
  407d8c:	9c06      	ldr	r4, [sp, #24]
  407d8e:	e007      	b.n	407da0 <_vfiprintf_r+0x304>
  407d90:	f101 0c02 	add.w	ip, r1, #2
  407d94:	f10e 0e08 	add.w	lr, lr, #8
  407d98:	4601      	mov	r1, r0
  407d9a:	3d10      	subs	r5, #16
  407d9c:	2d10      	cmp	r5, #16
  407d9e:	dd11      	ble.n	407dc4 <_vfiprintf_r+0x328>
  407da0:	1c48      	adds	r0, r1, #1
  407da2:	3210      	adds	r2, #16
  407da4:	2807      	cmp	r0, #7
  407da6:	9211      	str	r2, [sp, #68]	; 0x44
  407da8:	e88e 00c0 	stmia.w	lr, {r6, r7}
  407dac:	9010      	str	r0, [sp, #64]	; 0x40
  407dae:	ddef      	ble.n	407d90 <_vfiprintf_r+0x2f4>
  407db0:	2a00      	cmp	r2, #0
  407db2:	f040 81e4 	bne.w	40817e <_vfiprintf_r+0x6e2>
  407db6:	3d10      	subs	r5, #16
  407db8:	2d10      	cmp	r5, #16
  407dba:	4611      	mov	r1, r2
  407dbc:	f04f 0c01 	mov.w	ip, #1
  407dc0:	46ce      	mov	lr, r9
  407dc2:	dced      	bgt.n	407da0 <_vfiprintf_r+0x304>
  407dc4:	4654      	mov	r4, sl
  407dc6:	4661      	mov	r1, ip
  407dc8:	46f2      	mov	sl, lr
  407dca:	442a      	add	r2, r5
  407dcc:	2907      	cmp	r1, #7
  407dce:	9211      	str	r2, [sp, #68]	; 0x44
  407dd0:	f8ca 6000 	str.w	r6, [sl]
  407dd4:	f8ca 5004 	str.w	r5, [sl, #4]
  407dd8:	9110      	str	r1, [sp, #64]	; 0x40
  407dda:	f300 82ec 	bgt.w	4083b6 <_vfiprintf_r+0x91a>
  407dde:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  407de2:	f10a 0a08 	add.w	sl, sl, #8
  407de6:	1c48      	adds	r0, r1, #1
  407de8:	2d00      	cmp	r5, #0
  407dea:	f040 81de 	bne.w	4081aa <_vfiprintf_r+0x70e>
  407dee:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407df0:	2b00      	cmp	r3, #0
  407df2:	f000 81f8 	beq.w	4081e6 <_vfiprintf_r+0x74a>
  407df6:	3202      	adds	r2, #2
  407df8:	a90e      	add	r1, sp, #56	; 0x38
  407dfa:	2302      	movs	r3, #2
  407dfc:	2807      	cmp	r0, #7
  407dfe:	9211      	str	r2, [sp, #68]	; 0x44
  407e00:	9010      	str	r0, [sp, #64]	; 0x40
  407e02:	e88a 000a 	stmia.w	sl, {r1, r3}
  407e06:	f340 81ea 	ble.w	4081de <_vfiprintf_r+0x742>
  407e0a:	2a00      	cmp	r2, #0
  407e0c:	f040 838c 	bne.w	408528 <_vfiprintf_r+0xa8c>
  407e10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  407e12:	2b80      	cmp	r3, #128	; 0x80
  407e14:	f04f 0001 	mov.w	r0, #1
  407e18:	4611      	mov	r1, r2
  407e1a:	46ca      	mov	sl, r9
  407e1c:	f040 81e7 	bne.w	4081ee <_vfiprintf_r+0x752>
  407e20:	9b08      	ldr	r3, [sp, #32]
  407e22:	9d01      	ldr	r5, [sp, #4]
  407e24:	1b5e      	subs	r6, r3, r5
  407e26:	2e00      	cmp	r6, #0
  407e28:	f340 81e1 	ble.w	4081ee <_vfiprintf_r+0x752>
  407e2c:	2e10      	cmp	r6, #16
  407e2e:	4d9a      	ldr	r5, [pc, #616]	; (408098 <_vfiprintf_r+0x5fc>)
  407e30:	f340 8450 	ble.w	4086d4 <_vfiprintf_r+0xc38>
  407e34:	46d4      	mov	ip, sl
  407e36:	2710      	movs	r7, #16
  407e38:	46a2      	mov	sl, r4
  407e3a:	9c06      	ldr	r4, [sp, #24]
  407e3c:	e007      	b.n	407e4e <_vfiprintf_r+0x3b2>
  407e3e:	f101 0e02 	add.w	lr, r1, #2
  407e42:	f10c 0c08 	add.w	ip, ip, #8
  407e46:	4601      	mov	r1, r0
  407e48:	3e10      	subs	r6, #16
  407e4a:	2e10      	cmp	r6, #16
  407e4c:	dd11      	ble.n	407e72 <_vfiprintf_r+0x3d6>
  407e4e:	1c48      	adds	r0, r1, #1
  407e50:	3210      	adds	r2, #16
  407e52:	2807      	cmp	r0, #7
  407e54:	9211      	str	r2, [sp, #68]	; 0x44
  407e56:	e88c 00a0 	stmia.w	ip, {r5, r7}
  407e5a:	9010      	str	r0, [sp, #64]	; 0x40
  407e5c:	ddef      	ble.n	407e3e <_vfiprintf_r+0x3a2>
  407e5e:	2a00      	cmp	r2, #0
  407e60:	f040 829d 	bne.w	40839e <_vfiprintf_r+0x902>
  407e64:	3e10      	subs	r6, #16
  407e66:	2e10      	cmp	r6, #16
  407e68:	f04f 0e01 	mov.w	lr, #1
  407e6c:	4611      	mov	r1, r2
  407e6e:	46cc      	mov	ip, r9
  407e70:	dced      	bgt.n	407e4e <_vfiprintf_r+0x3b2>
  407e72:	4654      	mov	r4, sl
  407e74:	46e2      	mov	sl, ip
  407e76:	4432      	add	r2, r6
  407e78:	f1be 0f07 	cmp.w	lr, #7
  407e7c:	9211      	str	r2, [sp, #68]	; 0x44
  407e7e:	e88a 0060 	stmia.w	sl, {r5, r6}
  407e82:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  407e86:	f300 8369 	bgt.w	40855c <_vfiprintf_r+0xac0>
  407e8a:	f10a 0a08 	add.w	sl, sl, #8
  407e8e:	f10e 0001 	add.w	r0, lr, #1
  407e92:	4671      	mov	r1, lr
  407e94:	e1ab      	b.n	4081ee <_vfiprintf_r+0x752>
  407e96:	9608      	str	r6, [sp, #32]
  407e98:	f013 0220 	ands.w	r2, r3, #32
  407e9c:	f040 838c 	bne.w	4085b8 <_vfiprintf_r+0xb1c>
  407ea0:	f013 0110 	ands.w	r1, r3, #16
  407ea4:	f040 831a 	bne.w	4084dc <_vfiprintf_r+0xa40>
  407ea8:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  407eac:	f000 8316 	beq.w	4084dc <_vfiprintf_r+0xa40>
  407eb0:	9807      	ldr	r0, [sp, #28]
  407eb2:	460a      	mov	r2, r1
  407eb4:	4601      	mov	r1, r0
  407eb6:	3104      	adds	r1, #4
  407eb8:	8806      	ldrh	r6, [r0, #0]
  407eba:	9107      	str	r1, [sp, #28]
  407ebc:	2700      	movs	r7, #0
  407ebe:	e720      	b.n	407d02 <_vfiprintf_r+0x266>
  407ec0:	9608      	str	r6, [sp, #32]
  407ec2:	f043 0310 	orr.w	r3, r3, #16
  407ec6:	e7e7      	b.n	407e98 <_vfiprintf_r+0x3fc>
  407ec8:	9608      	str	r6, [sp, #32]
  407eca:	f043 0310 	orr.w	r3, r3, #16
  407ece:	e708      	b.n	407ce2 <_vfiprintf_r+0x246>
  407ed0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  407ed4:	f898 2000 	ldrb.w	r2, [r8]
  407ed8:	e652      	b.n	407b80 <_vfiprintf_r+0xe4>
  407eda:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  407ede:	2600      	movs	r6, #0
  407ee0:	f818 2b01 	ldrb.w	r2, [r8], #1
  407ee4:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  407ee8:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  407eec:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  407ef0:	2909      	cmp	r1, #9
  407ef2:	d9f5      	bls.n	407ee0 <_vfiprintf_r+0x444>
  407ef4:	e646      	b.n	407b84 <_vfiprintf_r+0xe8>
  407ef6:	9608      	str	r6, [sp, #32]
  407ef8:	2800      	cmp	r0, #0
  407efa:	f040 8408 	bne.w	40870e <_vfiprintf_r+0xc72>
  407efe:	f043 0310 	orr.w	r3, r3, #16
  407f02:	069e      	lsls	r6, r3, #26
  407f04:	f100 834c 	bmi.w	4085a0 <_vfiprintf_r+0xb04>
  407f08:	06dd      	lsls	r5, r3, #27
  407f0a:	f100 82f3 	bmi.w	4084f4 <_vfiprintf_r+0xa58>
  407f0e:	0658      	lsls	r0, r3, #25
  407f10:	f140 82f0 	bpl.w	4084f4 <_vfiprintf_r+0xa58>
  407f14:	9d07      	ldr	r5, [sp, #28]
  407f16:	f9b5 6000 	ldrsh.w	r6, [r5]
  407f1a:	462a      	mov	r2, r5
  407f1c:	17f7      	asrs	r7, r6, #31
  407f1e:	3204      	adds	r2, #4
  407f20:	4630      	mov	r0, r6
  407f22:	4639      	mov	r1, r7
  407f24:	9207      	str	r2, [sp, #28]
  407f26:	2800      	cmp	r0, #0
  407f28:	f171 0200 	sbcs.w	r2, r1, #0
  407f2c:	f2c0 835d 	blt.w	4085ea <_vfiprintf_r+0xb4e>
  407f30:	1c61      	adds	r1, r4, #1
  407f32:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  407f36:	f04f 0201 	mov.w	r2, #1
  407f3a:	f47f aeea 	bne.w	407d12 <_vfiprintf_r+0x276>
  407f3e:	ea56 0107 	orrs.w	r1, r6, r7
  407f42:	f000 824d 	beq.w	4083e0 <_vfiprintf_r+0x944>
  407f46:	9302      	str	r3, [sp, #8]
  407f48:	2a01      	cmp	r2, #1
  407f4a:	f000 828c 	beq.w	408466 <_vfiprintf_r+0x9ca>
  407f4e:	2a02      	cmp	r2, #2
  407f50:	f040 825c 	bne.w	40840c <_vfiprintf_r+0x970>
  407f54:	980b      	ldr	r0, [sp, #44]	; 0x2c
  407f56:	46cb      	mov	fp, r9
  407f58:	0933      	lsrs	r3, r6, #4
  407f5a:	f006 010f 	and.w	r1, r6, #15
  407f5e:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  407f62:	093a      	lsrs	r2, r7, #4
  407f64:	461e      	mov	r6, r3
  407f66:	4617      	mov	r7, r2
  407f68:	5c43      	ldrb	r3, [r0, r1]
  407f6a:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  407f6e:	ea56 0307 	orrs.w	r3, r6, r7
  407f72:	d1f1      	bne.n	407f58 <_vfiprintf_r+0x4bc>
  407f74:	eba9 030b 	sub.w	r3, r9, fp
  407f78:	9305      	str	r3, [sp, #20]
  407f7a:	e6e1      	b.n	407d40 <_vfiprintf_r+0x2a4>
  407f7c:	2800      	cmp	r0, #0
  407f7e:	f040 83c0 	bne.w	408702 <_vfiprintf_r+0xc66>
  407f82:	0699      	lsls	r1, r3, #26
  407f84:	f100 8367 	bmi.w	408656 <_vfiprintf_r+0xbba>
  407f88:	06da      	lsls	r2, r3, #27
  407f8a:	f100 80f1 	bmi.w	408170 <_vfiprintf_r+0x6d4>
  407f8e:	065b      	lsls	r3, r3, #25
  407f90:	f140 80ee 	bpl.w	408170 <_vfiprintf_r+0x6d4>
  407f94:	9a07      	ldr	r2, [sp, #28]
  407f96:	6813      	ldr	r3, [r2, #0]
  407f98:	3204      	adds	r2, #4
  407f9a:	9207      	str	r2, [sp, #28]
  407f9c:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  407fa0:	801a      	strh	r2, [r3, #0]
  407fa2:	e5b8      	b.n	407b16 <_vfiprintf_r+0x7a>
  407fa4:	9807      	ldr	r0, [sp, #28]
  407fa6:	4a3d      	ldr	r2, [pc, #244]	; (40809c <_vfiprintf_r+0x600>)
  407fa8:	9608      	str	r6, [sp, #32]
  407faa:	920b      	str	r2, [sp, #44]	; 0x2c
  407fac:	6806      	ldr	r6, [r0, #0]
  407fae:	2278      	movs	r2, #120	; 0x78
  407fb0:	2130      	movs	r1, #48	; 0x30
  407fb2:	3004      	adds	r0, #4
  407fb4:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  407fb8:	f043 0302 	orr.w	r3, r3, #2
  407fbc:	9007      	str	r0, [sp, #28]
  407fbe:	2700      	movs	r7, #0
  407fc0:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  407fc4:	2202      	movs	r2, #2
  407fc6:	e69c      	b.n	407d02 <_vfiprintf_r+0x266>
  407fc8:	9608      	str	r6, [sp, #32]
  407fca:	2800      	cmp	r0, #0
  407fcc:	d099      	beq.n	407f02 <_vfiprintf_r+0x466>
  407fce:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  407fd2:	e796      	b.n	407f02 <_vfiprintf_r+0x466>
  407fd4:	f898 2000 	ldrb.w	r2, [r8]
  407fd8:	2d00      	cmp	r5, #0
  407fda:	f47f add1 	bne.w	407b80 <_vfiprintf_r+0xe4>
  407fde:	2001      	movs	r0, #1
  407fe0:	2520      	movs	r5, #32
  407fe2:	e5cd      	b.n	407b80 <_vfiprintf_r+0xe4>
  407fe4:	f043 0301 	orr.w	r3, r3, #1
  407fe8:	f898 2000 	ldrb.w	r2, [r8]
  407fec:	e5c8      	b.n	407b80 <_vfiprintf_r+0xe4>
  407fee:	9608      	str	r6, [sp, #32]
  407ff0:	2800      	cmp	r0, #0
  407ff2:	f040 8393 	bne.w	40871c <_vfiprintf_r+0xc80>
  407ff6:	4929      	ldr	r1, [pc, #164]	; (40809c <_vfiprintf_r+0x600>)
  407ff8:	910b      	str	r1, [sp, #44]	; 0x2c
  407ffa:	069f      	lsls	r7, r3, #26
  407ffc:	f100 82e8 	bmi.w	4085d0 <_vfiprintf_r+0xb34>
  408000:	9807      	ldr	r0, [sp, #28]
  408002:	06de      	lsls	r6, r3, #27
  408004:	4601      	mov	r1, r0
  408006:	f100 8270 	bmi.w	4084ea <_vfiprintf_r+0xa4e>
  40800a:	065d      	lsls	r5, r3, #25
  40800c:	f140 826d 	bpl.w	4084ea <_vfiprintf_r+0xa4e>
  408010:	3104      	adds	r1, #4
  408012:	8806      	ldrh	r6, [r0, #0]
  408014:	9107      	str	r1, [sp, #28]
  408016:	2700      	movs	r7, #0
  408018:	07d8      	lsls	r0, r3, #31
  40801a:	f140 8222 	bpl.w	408462 <_vfiprintf_r+0x9c6>
  40801e:	ea56 0107 	orrs.w	r1, r6, r7
  408022:	f000 821e 	beq.w	408462 <_vfiprintf_r+0x9c6>
  408026:	2130      	movs	r1, #48	; 0x30
  408028:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  40802c:	f043 0302 	orr.w	r3, r3, #2
  408030:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  408034:	2202      	movs	r2, #2
  408036:	e664      	b.n	407d02 <_vfiprintf_r+0x266>
  408038:	9608      	str	r6, [sp, #32]
  40803a:	2800      	cmp	r0, #0
  40803c:	f040 836b 	bne.w	408716 <_vfiprintf_r+0xc7a>
  408040:	4917      	ldr	r1, [pc, #92]	; (4080a0 <_vfiprintf_r+0x604>)
  408042:	910b      	str	r1, [sp, #44]	; 0x2c
  408044:	e7d9      	b.n	407ffa <_vfiprintf_r+0x55e>
  408046:	9907      	ldr	r1, [sp, #28]
  408048:	9608      	str	r6, [sp, #32]
  40804a:	680a      	ldr	r2, [r1, #0]
  40804c:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  408050:	f04f 0000 	mov.w	r0, #0
  408054:	460a      	mov	r2, r1
  408056:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  40805a:	3204      	adds	r2, #4
  40805c:	2001      	movs	r0, #1
  40805e:	9001      	str	r0, [sp, #4]
  408060:	9207      	str	r2, [sp, #28]
  408062:	9005      	str	r0, [sp, #20]
  408064:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  408068:	9302      	str	r3, [sp, #8]
  40806a:	2400      	movs	r4, #0
  40806c:	e670      	b.n	407d50 <_vfiprintf_r+0x2b4>
  40806e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  408072:	f898 2000 	ldrb.w	r2, [r8]
  408076:	e583      	b.n	407b80 <_vfiprintf_r+0xe4>
  408078:	f898 2000 	ldrb.w	r2, [r8]
  40807c:	2a6c      	cmp	r2, #108	; 0x6c
  40807e:	bf03      	ittte	eq
  408080:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  408084:	f043 0320 	orreq.w	r3, r3, #32
  408088:	f108 0801 	addeq.w	r8, r8, #1
  40808c:	f043 0310 	orrne.w	r3, r3, #16
  408090:	e576      	b.n	407b80 <_vfiprintf_r+0xe4>
  408092:	bf00      	nop
  408094:	0040b274 	.word	0x0040b274
  408098:	0040b284 	.word	0x0040b284
  40809c:	0040b258 	.word	0x0040b258
  4080a0:	0040b244 	.word	0x0040b244
  4080a4:	9907      	ldr	r1, [sp, #28]
  4080a6:	680e      	ldr	r6, [r1, #0]
  4080a8:	460a      	mov	r2, r1
  4080aa:	2e00      	cmp	r6, #0
  4080ac:	f102 0204 	add.w	r2, r2, #4
  4080b0:	f6ff ae0f 	blt.w	407cd2 <_vfiprintf_r+0x236>
  4080b4:	9207      	str	r2, [sp, #28]
  4080b6:	f898 2000 	ldrb.w	r2, [r8]
  4080ba:	e561      	b.n	407b80 <_vfiprintf_r+0xe4>
  4080bc:	f898 2000 	ldrb.w	r2, [r8]
  4080c0:	2001      	movs	r0, #1
  4080c2:	252b      	movs	r5, #43	; 0x2b
  4080c4:	e55c      	b.n	407b80 <_vfiprintf_r+0xe4>
  4080c6:	9907      	ldr	r1, [sp, #28]
  4080c8:	9608      	str	r6, [sp, #32]
  4080ca:	f8d1 b000 	ldr.w	fp, [r1]
  4080ce:	f04f 0200 	mov.w	r2, #0
  4080d2:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4080d6:	1d0e      	adds	r6, r1, #4
  4080d8:	f1bb 0f00 	cmp.w	fp, #0
  4080dc:	f000 82e5 	beq.w	4086aa <_vfiprintf_r+0xc0e>
  4080e0:	1c67      	adds	r7, r4, #1
  4080e2:	f000 82c4 	beq.w	40866e <_vfiprintf_r+0xbd2>
  4080e6:	4622      	mov	r2, r4
  4080e8:	2100      	movs	r1, #0
  4080ea:	4658      	mov	r0, fp
  4080ec:	9301      	str	r3, [sp, #4]
  4080ee:	f001 f91f 	bl	409330 <memchr>
  4080f2:	9b01      	ldr	r3, [sp, #4]
  4080f4:	2800      	cmp	r0, #0
  4080f6:	f000 82e5 	beq.w	4086c4 <_vfiprintf_r+0xc28>
  4080fa:	eba0 020b 	sub.w	r2, r0, fp
  4080fe:	9205      	str	r2, [sp, #20]
  408100:	9607      	str	r6, [sp, #28]
  408102:	9302      	str	r3, [sp, #8]
  408104:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  408108:	2400      	movs	r4, #0
  40810a:	e619      	b.n	407d40 <_vfiprintf_r+0x2a4>
  40810c:	f898 2000 	ldrb.w	r2, [r8]
  408110:	2a2a      	cmp	r2, #42	; 0x2a
  408112:	f108 0701 	add.w	r7, r8, #1
  408116:	f000 82e9 	beq.w	4086ec <_vfiprintf_r+0xc50>
  40811a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40811e:	2909      	cmp	r1, #9
  408120:	46b8      	mov	r8, r7
  408122:	f04f 0400 	mov.w	r4, #0
  408126:	f63f ad2d 	bhi.w	407b84 <_vfiprintf_r+0xe8>
  40812a:	f818 2b01 	ldrb.w	r2, [r8], #1
  40812e:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  408132:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  408136:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40813a:	2909      	cmp	r1, #9
  40813c:	d9f5      	bls.n	40812a <_vfiprintf_r+0x68e>
  40813e:	e521      	b.n	407b84 <_vfiprintf_r+0xe8>
  408140:	f043 0320 	orr.w	r3, r3, #32
  408144:	f898 2000 	ldrb.w	r2, [r8]
  408148:	e51a      	b.n	407b80 <_vfiprintf_r+0xe4>
  40814a:	9608      	str	r6, [sp, #32]
  40814c:	2800      	cmp	r0, #0
  40814e:	f040 82db 	bne.w	408708 <_vfiprintf_r+0xc6c>
  408152:	2a00      	cmp	r2, #0
  408154:	f000 80e7 	beq.w	408326 <_vfiprintf_r+0x88a>
  408158:	2101      	movs	r1, #1
  40815a:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  40815e:	f04f 0200 	mov.w	r2, #0
  408162:	9101      	str	r1, [sp, #4]
  408164:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  408168:	9105      	str	r1, [sp, #20]
  40816a:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  40816e:	e77b      	b.n	408068 <_vfiprintf_r+0x5cc>
  408170:	9a07      	ldr	r2, [sp, #28]
  408172:	6813      	ldr	r3, [r2, #0]
  408174:	3204      	adds	r2, #4
  408176:	9207      	str	r2, [sp, #28]
  408178:	9a03      	ldr	r2, [sp, #12]
  40817a:	601a      	str	r2, [r3, #0]
  40817c:	e4cb      	b.n	407b16 <_vfiprintf_r+0x7a>
  40817e:	aa0f      	add	r2, sp, #60	; 0x3c
  408180:	9904      	ldr	r1, [sp, #16]
  408182:	4620      	mov	r0, r4
  408184:	f7ff fc4a 	bl	407a1c <__sprint_r.part.0>
  408188:	2800      	cmp	r0, #0
  40818a:	f040 8139 	bne.w	408400 <_vfiprintf_r+0x964>
  40818e:	9910      	ldr	r1, [sp, #64]	; 0x40
  408190:	9a11      	ldr	r2, [sp, #68]	; 0x44
  408192:	f101 0c01 	add.w	ip, r1, #1
  408196:	46ce      	mov	lr, r9
  408198:	e5ff      	b.n	407d9a <_vfiprintf_r+0x2fe>
  40819a:	9910      	ldr	r1, [sp, #64]	; 0x40
  40819c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40819e:	1c48      	adds	r0, r1, #1
  4081a0:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4081a4:	2d00      	cmp	r5, #0
  4081a6:	f43f ae22 	beq.w	407dee <_vfiprintf_r+0x352>
  4081aa:	3201      	adds	r2, #1
  4081ac:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  4081b0:	2101      	movs	r1, #1
  4081b2:	2807      	cmp	r0, #7
  4081b4:	9211      	str	r2, [sp, #68]	; 0x44
  4081b6:	9010      	str	r0, [sp, #64]	; 0x40
  4081b8:	f8ca 5000 	str.w	r5, [sl]
  4081bc:	f8ca 1004 	str.w	r1, [sl, #4]
  4081c0:	f340 8108 	ble.w	4083d4 <_vfiprintf_r+0x938>
  4081c4:	2a00      	cmp	r2, #0
  4081c6:	f040 81bc 	bne.w	408542 <_vfiprintf_r+0xaa6>
  4081ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4081cc:	2b00      	cmp	r3, #0
  4081ce:	f43f ae1f 	beq.w	407e10 <_vfiprintf_r+0x374>
  4081d2:	ab0e      	add	r3, sp, #56	; 0x38
  4081d4:	2202      	movs	r2, #2
  4081d6:	4608      	mov	r0, r1
  4081d8:	931c      	str	r3, [sp, #112]	; 0x70
  4081da:	921d      	str	r2, [sp, #116]	; 0x74
  4081dc:	46ca      	mov	sl, r9
  4081de:	4601      	mov	r1, r0
  4081e0:	f10a 0a08 	add.w	sl, sl, #8
  4081e4:	3001      	adds	r0, #1
  4081e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4081e8:	2b80      	cmp	r3, #128	; 0x80
  4081ea:	f43f ae19 	beq.w	407e20 <_vfiprintf_r+0x384>
  4081ee:	9b05      	ldr	r3, [sp, #20]
  4081f0:	1ae4      	subs	r4, r4, r3
  4081f2:	2c00      	cmp	r4, #0
  4081f4:	dd2e      	ble.n	408254 <_vfiprintf_r+0x7b8>
  4081f6:	2c10      	cmp	r4, #16
  4081f8:	4db3      	ldr	r5, [pc, #716]	; (4084c8 <_vfiprintf_r+0xa2c>)
  4081fa:	dd1e      	ble.n	40823a <_vfiprintf_r+0x79e>
  4081fc:	46d6      	mov	lr, sl
  4081fe:	2610      	movs	r6, #16
  408200:	9f06      	ldr	r7, [sp, #24]
  408202:	f8dd a010 	ldr.w	sl, [sp, #16]
  408206:	e006      	b.n	408216 <_vfiprintf_r+0x77a>
  408208:	1c88      	adds	r0, r1, #2
  40820a:	f10e 0e08 	add.w	lr, lr, #8
  40820e:	4619      	mov	r1, r3
  408210:	3c10      	subs	r4, #16
  408212:	2c10      	cmp	r4, #16
  408214:	dd10      	ble.n	408238 <_vfiprintf_r+0x79c>
  408216:	1c4b      	adds	r3, r1, #1
  408218:	3210      	adds	r2, #16
  40821a:	2b07      	cmp	r3, #7
  40821c:	9211      	str	r2, [sp, #68]	; 0x44
  40821e:	e88e 0060 	stmia.w	lr, {r5, r6}
  408222:	9310      	str	r3, [sp, #64]	; 0x40
  408224:	ddf0      	ble.n	408208 <_vfiprintf_r+0x76c>
  408226:	2a00      	cmp	r2, #0
  408228:	d165      	bne.n	4082f6 <_vfiprintf_r+0x85a>
  40822a:	3c10      	subs	r4, #16
  40822c:	2c10      	cmp	r4, #16
  40822e:	f04f 0001 	mov.w	r0, #1
  408232:	4611      	mov	r1, r2
  408234:	46ce      	mov	lr, r9
  408236:	dcee      	bgt.n	408216 <_vfiprintf_r+0x77a>
  408238:	46f2      	mov	sl, lr
  40823a:	4422      	add	r2, r4
  40823c:	2807      	cmp	r0, #7
  40823e:	9211      	str	r2, [sp, #68]	; 0x44
  408240:	f8ca 5000 	str.w	r5, [sl]
  408244:	f8ca 4004 	str.w	r4, [sl, #4]
  408248:	9010      	str	r0, [sp, #64]	; 0x40
  40824a:	f300 8085 	bgt.w	408358 <_vfiprintf_r+0x8bc>
  40824e:	f10a 0a08 	add.w	sl, sl, #8
  408252:	3001      	adds	r0, #1
  408254:	9905      	ldr	r1, [sp, #20]
  408256:	f8ca b000 	str.w	fp, [sl]
  40825a:	440a      	add	r2, r1
  40825c:	2807      	cmp	r0, #7
  40825e:	9211      	str	r2, [sp, #68]	; 0x44
  408260:	f8ca 1004 	str.w	r1, [sl, #4]
  408264:	9010      	str	r0, [sp, #64]	; 0x40
  408266:	f340 8082 	ble.w	40836e <_vfiprintf_r+0x8d2>
  40826a:	2a00      	cmp	r2, #0
  40826c:	f040 8118 	bne.w	4084a0 <_vfiprintf_r+0xa04>
  408270:	9b02      	ldr	r3, [sp, #8]
  408272:	9210      	str	r2, [sp, #64]	; 0x40
  408274:	0758      	lsls	r0, r3, #29
  408276:	d535      	bpl.n	4082e4 <_vfiprintf_r+0x848>
  408278:	9b08      	ldr	r3, [sp, #32]
  40827a:	9901      	ldr	r1, [sp, #4]
  40827c:	1a5c      	subs	r4, r3, r1
  40827e:	2c00      	cmp	r4, #0
  408280:	f340 80e7 	ble.w	408452 <_vfiprintf_r+0x9b6>
  408284:	46ca      	mov	sl, r9
  408286:	2c10      	cmp	r4, #16
  408288:	f340 8218 	ble.w	4086bc <_vfiprintf_r+0xc20>
  40828c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40828e:	4e8f      	ldr	r6, [pc, #572]	; (4084cc <_vfiprintf_r+0xa30>)
  408290:	9f06      	ldr	r7, [sp, #24]
  408292:	f8dd b010 	ldr.w	fp, [sp, #16]
  408296:	2510      	movs	r5, #16
  408298:	e006      	b.n	4082a8 <_vfiprintf_r+0x80c>
  40829a:	1c88      	adds	r0, r1, #2
  40829c:	f10a 0a08 	add.w	sl, sl, #8
  4082a0:	4619      	mov	r1, r3
  4082a2:	3c10      	subs	r4, #16
  4082a4:	2c10      	cmp	r4, #16
  4082a6:	dd11      	ble.n	4082cc <_vfiprintf_r+0x830>
  4082a8:	1c4b      	adds	r3, r1, #1
  4082aa:	3210      	adds	r2, #16
  4082ac:	2b07      	cmp	r3, #7
  4082ae:	9211      	str	r2, [sp, #68]	; 0x44
  4082b0:	f8ca 6000 	str.w	r6, [sl]
  4082b4:	f8ca 5004 	str.w	r5, [sl, #4]
  4082b8:	9310      	str	r3, [sp, #64]	; 0x40
  4082ba:	ddee      	ble.n	40829a <_vfiprintf_r+0x7fe>
  4082bc:	bb42      	cbnz	r2, 408310 <_vfiprintf_r+0x874>
  4082be:	3c10      	subs	r4, #16
  4082c0:	2c10      	cmp	r4, #16
  4082c2:	f04f 0001 	mov.w	r0, #1
  4082c6:	4611      	mov	r1, r2
  4082c8:	46ca      	mov	sl, r9
  4082ca:	dced      	bgt.n	4082a8 <_vfiprintf_r+0x80c>
  4082cc:	4422      	add	r2, r4
  4082ce:	2807      	cmp	r0, #7
  4082d0:	9211      	str	r2, [sp, #68]	; 0x44
  4082d2:	f8ca 6000 	str.w	r6, [sl]
  4082d6:	f8ca 4004 	str.w	r4, [sl, #4]
  4082da:	9010      	str	r0, [sp, #64]	; 0x40
  4082dc:	dd51      	ble.n	408382 <_vfiprintf_r+0x8e6>
  4082de:	2a00      	cmp	r2, #0
  4082e0:	f040 819b 	bne.w	40861a <_vfiprintf_r+0xb7e>
  4082e4:	9b03      	ldr	r3, [sp, #12]
  4082e6:	9a08      	ldr	r2, [sp, #32]
  4082e8:	9901      	ldr	r1, [sp, #4]
  4082ea:	428a      	cmp	r2, r1
  4082ec:	bfac      	ite	ge
  4082ee:	189b      	addge	r3, r3, r2
  4082f0:	185b      	addlt	r3, r3, r1
  4082f2:	9303      	str	r3, [sp, #12]
  4082f4:	e04e      	b.n	408394 <_vfiprintf_r+0x8f8>
  4082f6:	aa0f      	add	r2, sp, #60	; 0x3c
  4082f8:	4651      	mov	r1, sl
  4082fa:	4638      	mov	r0, r7
  4082fc:	f7ff fb8e 	bl	407a1c <__sprint_r.part.0>
  408300:	2800      	cmp	r0, #0
  408302:	f040 813f 	bne.w	408584 <_vfiprintf_r+0xae8>
  408306:	9910      	ldr	r1, [sp, #64]	; 0x40
  408308:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40830a:	1c48      	adds	r0, r1, #1
  40830c:	46ce      	mov	lr, r9
  40830e:	e77f      	b.n	408210 <_vfiprintf_r+0x774>
  408310:	aa0f      	add	r2, sp, #60	; 0x3c
  408312:	4659      	mov	r1, fp
  408314:	4638      	mov	r0, r7
  408316:	f7ff fb81 	bl	407a1c <__sprint_r.part.0>
  40831a:	b960      	cbnz	r0, 408336 <_vfiprintf_r+0x89a>
  40831c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40831e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  408320:	1c48      	adds	r0, r1, #1
  408322:	46ca      	mov	sl, r9
  408324:	e7bd      	b.n	4082a2 <_vfiprintf_r+0x806>
  408326:	9b11      	ldr	r3, [sp, #68]	; 0x44
  408328:	f8dd b010 	ldr.w	fp, [sp, #16]
  40832c:	2b00      	cmp	r3, #0
  40832e:	f040 81d4 	bne.w	4086da <_vfiprintf_r+0xc3e>
  408332:	2300      	movs	r3, #0
  408334:	9310      	str	r3, [sp, #64]	; 0x40
  408336:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  40833a:	f013 0f01 	tst.w	r3, #1
  40833e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  408342:	d102      	bne.n	40834a <_vfiprintf_r+0x8ae>
  408344:	059a      	lsls	r2, r3, #22
  408346:	f140 80de 	bpl.w	408506 <_vfiprintf_r+0xa6a>
  40834a:	065b      	lsls	r3, r3, #25
  40834c:	f53f acb2 	bmi.w	407cb4 <_vfiprintf_r+0x218>
  408350:	9803      	ldr	r0, [sp, #12]
  408352:	b02d      	add	sp, #180	; 0xb4
  408354:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408358:	2a00      	cmp	r2, #0
  40835a:	f040 8106 	bne.w	40856a <_vfiprintf_r+0xace>
  40835e:	9a05      	ldr	r2, [sp, #20]
  408360:	921d      	str	r2, [sp, #116]	; 0x74
  408362:	2301      	movs	r3, #1
  408364:	9211      	str	r2, [sp, #68]	; 0x44
  408366:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  40836a:	9310      	str	r3, [sp, #64]	; 0x40
  40836c:	46ca      	mov	sl, r9
  40836e:	f10a 0a08 	add.w	sl, sl, #8
  408372:	9b02      	ldr	r3, [sp, #8]
  408374:	0759      	lsls	r1, r3, #29
  408376:	d504      	bpl.n	408382 <_vfiprintf_r+0x8e6>
  408378:	9b08      	ldr	r3, [sp, #32]
  40837a:	9901      	ldr	r1, [sp, #4]
  40837c:	1a5c      	subs	r4, r3, r1
  40837e:	2c00      	cmp	r4, #0
  408380:	dc81      	bgt.n	408286 <_vfiprintf_r+0x7ea>
  408382:	9b03      	ldr	r3, [sp, #12]
  408384:	9908      	ldr	r1, [sp, #32]
  408386:	9801      	ldr	r0, [sp, #4]
  408388:	4281      	cmp	r1, r0
  40838a:	bfac      	ite	ge
  40838c:	185b      	addge	r3, r3, r1
  40838e:	181b      	addlt	r3, r3, r0
  408390:	9303      	str	r3, [sp, #12]
  408392:	bb72      	cbnz	r2, 4083f2 <_vfiprintf_r+0x956>
  408394:	2300      	movs	r3, #0
  408396:	9310      	str	r3, [sp, #64]	; 0x40
  408398:	46ca      	mov	sl, r9
  40839a:	f7ff bbbc 	b.w	407b16 <_vfiprintf_r+0x7a>
  40839e:	aa0f      	add	r2, sp, #60	; 0x3c
  4083a0:	9904      	ldr	r1, [sp, #16]
  4083a2:	4620      	mov	r0, r4
  4083a4:	f7ff fb3a 	bl	407a1c <__sprint_r.part.0>
  4083a8:	bb50      	cbnz	r0, 408400 <_vfiprintf_r+0x964>
  4083aa:	9910      	ldr	r1, [sp, #64]	; 0x40
  4083ac:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4083ae:	f101 0e01 	add.w	lr, r1, #1
  4083b2:	46cc      	mov	ip, r9
  4083b4:	e548      	b.n	407e48 <_vfiprintf_r+0x3ac>
  4083b6:	2a00      	cmp	r2, #0
  4083b8:	f040 8140 	bne.w	40863c <_vfiprintf_r+0xba0>
  4083bc:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  4083c0:	2900      	cmp	r1, #0
  4083c2:	f000 811b 	beq.w	4085fc <_vfiprintf_r+0xb60>
  4083c6:	2201      	movs	r2, #1
  4083c8:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  4083cc:	4610      	mov	r0, r2
  4083ce:	921d      	str	r2, [sp, #116]	; 0x74
  4083d0:	911c      	str	r1, [sp, #112]	; 0x70
  4083d2:	46ca      	mov	sl, r9
  4083d4:	4601      	mov	r1, r0
  4083d6:	f10a 0a08 	add.w	sl, sl, #8
  4083da:	3001      	adds	r0, #1
  4083dc:	e507      	b.n	407dee <_vfiprintf_r+0x352>
  4083de:	9b02      	ldr	r3, [sp, #8]
  4083e0:	2a01      	cmp	r2, #1
  4083e2:	f000 8098 	beq.w	408516 <_vfiprintf_r+0xa7a>
  4083e6:	2a02      	cmp	r2, #2
  4083e8:	d10d      	bne.n	408406 <_vfiprintf_r+0x96a>
  4083ea:	9302      	str	r3, [sp, #8]
  4083ec:	2600      	movs	r6, #0
  4083ee:	2700      	movs	r7, #0
  4083f0:	e5b0      	b.n	407f54 <_vfiprintf_r+0x4b8>
  4083f2:	aa0f      	add	r2, sp, #60	; 0x3c
  4083f4:	9904      	ldr	r1, [sp, #16]
  4083f6:	9806      	ldr	r0, [sp, #24]
  4083f8:	f7ff fb10 	bl	407a1c <__sprint_r.part.0>
  4083fc:	2800      	cmp	r0, #0
  4083fe:	d0c9      	beq.n	408394 <_vfiprintf_r+0x8f8>
  408400:	f8dd b010 	ldr.w	fp, [sp, #16]
  408404:	e797      	b.n	408336 <_vfiprintf_r+0x89a>
  408406:	9302      	str	r3, [sp, #8]
  408408:	2600      	movs	r6, #0
  40840a:	2700      	movs	r7, #0
  40840c:	4649      	mov	r1, r9
  40840e:	e000      	b.n	408412 <_vfiprintf_r+0x976>
  408410:	4659      	mov	r1, fp
  408412:	08f2      	lsrs	r2, r6, #3
  408414:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  408418:	08f8      	lsrs	r0, r7, #3
  40841a:	f006 0307 	and.w	r3, r6, #7
  40841e:	4607      	mov	r7, r0
  408420:	4616      	mov	r6, r2
  408422:	3330      	adds	r3, #48	; 0x30
  408424:	ea56 0207 	orrs.w	r2, r6, r7
  408428:	f801 3c01 	strb.w	r3, [r1, #-1]
  40842c:	f101 3bff 	add.w	fp, r1, #4294967295
  408430:	d1ee      	bne.n	408410 <_vfiprintf_r+0x974>
  408432:	9a02      	ldr	r2, [sp, #8]
  408434:	07d6      	lsls	r6, r2, #31
  408436:	f57f ad9d 	bpl.w	407f74 <_vfiprintf_r+0x4d8>
  40843a:	2b30      	cmp	r3, #48	; 0x30
  40843c:	f43f ad9a 	beq.w	407f74 <_vfiprintf_r+0x4d8>
  408440:	3902      	subs	r1, #2
  408442:	2330      	movs	r3, #48	; 0x30
  408444:	f80b 3c01 	strb.w	r3, [fp, #-1]
  408448:	eba9 0301 	sub.w	r3, r9, r1
  40844c:	9305      	str	r3, [sp, #20]
  40844e:	468b      	mov	fp, r1
  408450:	e476      	b.n	407d40 <_vfiprintf_r+0x2a4>
  408452:	9b03      	ldr	r3, [sp, #12]
  408454:	9a08      	ldr	r2, [sp, #32]
  408456:	428a      	cmp	r2, r1
  408458:	bfac      	ite	ge
  40845a:	189b      	addge	r3, r3, r2
  40845c:	185b      	addlt	r3, r3, r1
  40845e:	9303      	str	r3, [sp, #12]
  408460:	e798      	b.n	408394 <_vfiprintf_r+0x8f8>
  408462:	2202      	movs	r2, #2
  408464:	e44d      	b.n	407d02 <_vfiprintf_r+0x266>
  408466:	2f00      	cmp	r7, #0
  408468:	bf08      	it	eq
  40846a:	2e0a      	cmpeq	r6, #10
  40846c:	d352      	bcc.n	408514 <_vfiprintf_r+0xa78>
  40846e:	46cb      	mov	fp, r9
  408470:	4630      	mov	r0, r6
  408472:	4639      	mov	r1, r7
  408474:	220a      	movs	r2, #10
  408476:	2300      	movs	r3, #0
  408478:	f001 fbc6 	bl	409c08 <__aeabi_uldivmod>
  40847c:	3230      	adds	r2, #48	; 0x30
  40847e:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  408482:	4630      	mov	r0, r6
  408484:	4639      	mov	r1, r7
  408486:	2300      	movs	r3, #0
  408488:	220a      	movs	r2, #10
  40848a:	f001 fbbd 	bl	409c08 <__aeabi_uldivmod>
  40848e:	4606      	mov	r6, r0
  408490:	460f      	mov	r7, r1
  408492:	ea56 0307 	orrs.w	r3, r6, r7
  408496:	d1eb      	bne.n	408470 <_vfiprintf_r+0x9d4>
  408498:	e56c      	b.n	407f74 <_vfiprintf_r+0x4d8>
  40849a:	9405      	str	r4, [sp, #20]
  40849c:	46cb      	mov	fp, r9
  40849e:	e44f      	b.n	407d40 <_vfiprintf_r+0x2a4>
  4084a0:	aa0f      	add	r2, sp, #60	; 0x3c
  4084a2:	9904      	ldr	r1, [sp, #16]
  4084a4:	9806      	ldr	r0, [sp, #24]
  4084a6:	f7ff fab9 	bl	407a1c <__sprint_r.part.0>
  4084aa:	2800      	cmp	r0, #0
  4084ac:	d1a8      	bne.n	408400 <_vfiprintf_r+0x964>
  4084ae:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4084b0:	46ca      	mov	sl, r9
  4084b2:	e75e      	b.n	408372 <_vfiprintf_r+0x8d6>
  4084b4:	aa0f      	add	r2, sp, #60	; 0x3c
  4084b6:	9904      	ldr	r1, [sp, #16]
  4084b8:	9806      	ldr	r0, [sp, #24]
  4084ba:	f7ff faaf 	bl	407a1c <__sprint_r.part.0>
  4084be:	2800      	cmp	r0, #0
  4084c0:	d19e      	bne.n	408400 <_vfiprintf_r+0x964>
  4084c2:	46ca      	mov	sl, r9
  4084c4:	f7ff bbc0 	b.w	407c48 <_vfiprintf_r+0x1ac>
  4084c8:	0040b284 	.word	0x0040b284
  4084cc:	0040b274 	.word	0x0040b274
  4084d0:	3104      	adds	r1, #4
  4084d2:	6816      	ldr	r6, [r2, #0]
  4084d4:	9107      	str	r1, [sp, #28]
  4084d6:	2201      	movs	r2, #1
  4084d8:	2700      	movs	r7, #0
  4084da:	e412      	b.n	407d02 <_vfiprintf_r+0x266>
  4084dc:	9807      	ldr	r0, [sp, #28]
  4084de:	4601      	mov	r1, r0
  4084e0:	3104      	adds	r1, #4
  4084e2:	6806      	ldr	r6, [r0, #0]
  4084e4:	9107      	str	r1, [sp, #28]
  4084e6:	2700      	movs	r7, #0
  4084e8:	e40b      	b.n	407d02 <_vfiprintf_r+0x266>
  4084ea:	680e      	ldr	r6, [r1, #0]
  4084ec:	3104      	adds	r1, #4
  4084ee:	9107      	str	r1, [sp, #28]
  4084f0:	2700      	movs	r7, #0
  4084f2:	e591      	b.n	408018 <_vfiprintf_r+0x57c>
  4084f4:	9907      	ldr	r1, [sp, #28]
  4084f6:	680e      	ldr	r6, [r1, #0]
  4084f8:	460a      	mov	r2, r1
  4084fa:	17f7      	asrs	r7, r6, #31
  4084fc:	3204      	adds	r2, #4
  4084fe:	9207      	str	r2, [sp, #28]
  408500:	4630      	mov	r0, r6
  408502:	4639      	mov	r1, r7
  408504:	e50f      	b.n	407f26 <_vfiprintf_r+0x48a>
  408506:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  40850a:	f000 fe7f 	bl	40920c <__retarget_lock_release_recursive>
  40850e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  408512:	e71a      	b.n	40834a <_vfiprintf_r+0x8ae>
  408514:	9b02      	ldr	r3, [sp, #8]
  408516:	9302      	str	r3, [sp, #8]
  408518:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  40851c:	3630      	adds	r6, #48	; 0x30
  40851e:	2301      	movs	r3, #1
  408520:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  408524:	9305      	str	r3, [sp, #20]
  408526:	e40b      	b.n	407d40 <_vfiprintf_r+0x2a4>
  408528:	aa0f      	add	r2, sp, #60	; 0x3c
  40852a:	9904      	ldr	r1, [sp, #16]
  40852c:	9806      	ldr	r0, [sp, #24]
  40852e:	f7ff fa75 	bl	407a1c <__sprint_r.part.0>
  408532:	2800      	cmp	r0, #0
  408534:	f47f af64 	bne.w	408400 <_vfiprintf_r+0x964>
  408538:	9910      	ldr	r1, [sp, #64]	; 0x40
  40853a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40853c:	1c48      	adds	r0, r1, #1
  40853e:	46ca      	mov	sl, r9
  408540:	e651      	b.n	4081e6 <_vfiprintf_r+0x74a>
  408542:	aa0f      	add	r2, sp, #60	; 0x3c
  408544:	9904      	ldr	r1, [sp, #16]
  408546:	9806      	ldr	r0, [sp, #24]
  408548:	f7ff fa68 	bl	407a1c <__sprint_r.part.0>
  40854c:	2800      	cmp	r0, #0
  40854e:	f47f af57 	bne.w	408400 <_vfiprintf_r+0x964>
  408552:	9910      	ldr	r1, [sp, #64]	; 0x40
  408554:	9a11      	ldr	r2, [sp, #68]	; 0x44
  408556:	1c48      	adds	r0, r1, #1
  408558:	46ca      	mov	sl, r9
  40855a:	e448      	b.n	407dee <_vfiprintf_r+0x352>
  40855c:	2a00      	cmp	r2, #0
  40855e:	f040 8091 	bne.w	408684 <_vfiprintf_r+0xbe8>
  408562:	2001      	movs	r0, #1
  408564:	4611      	mov	r1, r2
  408566:	46ca      	mov	sl, r9
  408568:	e641      	b.n	4081ee <_vfiprintf_r+0x752>
  40856a:	aa0f      	add	r2, sp, #60	; 0x3c
  40856c:	9904      	ldr	r1, [sp, #16]
  40856e:	9806      	ldr	r0, [sp, #24]
  408570:	f7ff fa54 	bl	407a1c <__sprint_r.part.0>
  408574:	2800      	cmp	r0, #0
  408576:	f47f af43 	bne.w	408400 <_vfiprintf_r+0x964>
  40857a:	9810      	ldr	r0, [sp, #64]	; 0x40
  40857c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40857e:	3001      	adds	r0, #1
  408580:	46ca      	mov	sl, r9
  408582:	e667      	b.n	408254 <_vfiprintf_r+0x7b8>
  408584:	46d3      	mov	fp, sl
  408586:	e6d6      	b.n	408336 <_vfiprintf_r+0x89a>
  408588:	9e07      	ldr	r6, [sp, #28]
  40858a:	3607      	adds	r6, #7
  40858c:	f026 0207 	bic.w	r2, r6, #7
  408590:	f102 0108 	add.w	r1, r2, #8
  408594:	e9d2 6700 	ldrd	r6, r7, [r2]
  408598:	9107      	str	r1, [sp, #28]
  40859a:	2201      	movs	r2, #1
  40859c:	f7ff bbb1 	b.w	407d02 <_vfiprintf_r+0x266>
  4085a0:	9e07      	ldr	r6, [sp, #28]
  4085a2:	3607      	adds	r6, #7
  4085a4:	f026 0607 	bic.w	r6, r6, #7
  4085a8:	e9d6 0100 	ldrd	r0, r1, [r6]
  4085ac:	f106 0208 	add.w	r2, r6, #8
  4085b0:	9207      	str	r2, [sp, #28]
  4085b2:	4606      	mov	r6, r0
  4085b4:	460f      	mov	r7, r1
  4085b6:	e4b6      	b.n	407f26 <_vfiprintf_r+0x48a>
  4085b8:	9e07      	ldr	r6, [sp, #28]
  4085ba:	3607      	adds	r6, #7
  4085bc:	f026 0207 	bic.w	r2, r6, #7
  4085c0:	f102 0108 	add.w	r1, r2, #8
  4085c4:	e9d2 6700 	ldrd	r6, r7, [r2]
  4085c8:	9107      	str	r1, [sp, #28]
  4085ca:	2200      	movs	r2, #0
  4085cc:	f7ff bb99 	b.w	407d02 <_vfiprintf_r+0x266>
  4085d0:	9e07      	ldr	r6, [sp, #28]
  4085d2:	3607      	adds	r6, #7
  4085d4:	f026 0107 	bic.w	r1, r6, #7
  4085d8:	f101 0008 	add.w	r0, r1, #8
  4085dc:	9007      	str	r0, [sp, #28]
  4085de:	e9d1 6700 	ldrd	r6, r7, [r1]
  4085e2:	e519      	b.n	408018 <_vfiprintf_r+0x57c>
  4085e4:	46cb      	mov	fp, r9
  4085e6:	f7ff bbab 	b.w	407d40 <_vfiprintf_r+0x2a4>
  4085ea:	252d      	movs	r5, #45	; 0x2d
  4085ec:	4276      	negs	r6, r6
  4085ee:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  4085f2:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4085f6:	2201      	movs	r2, #1
  4085f8:	f7ff bb88 	b.w	407d0c <_vfiprintf_r+0x270>
  4085fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4085fe:	b9b3      	cbnz	r3, 40862e <_vfiprintf_r+0xb92>
  408600:	4611      	mov	r1, r2
  408602:	2001      	movs	r0, #1
  408604:	46ca      	mov	sl, r9
  408606:	e5f2      	b.n	4081ee <_vfiprintf_r+0x752>
  408608:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  40860c:	f000 fdfe 	bl	40920c <__retarget_lock_release_recursive>
  408610:	f04f 33ff 	mov.w	r3, #4294967295
  408614:	9303      	str	r3, [sp, #12]
  408616:	f7ff bb50 	b.w	407cba <_vfiprintf_r+0x21e>
  40861a:	aa0f      	add	r2, sp, #60	; 0x3c
  40861c:	9904      	ldr	r1, [sp, #16]
  40861e:	9806      	ldr	r0, [sp, #24]
  408620:	f7ff f9fc 	bl	407a1c <__sprint_r.part.0>
  408624:	2800      	cmp	r0, #0
  408626:	f47f aeeb 	bne.w	408400 <_vfiprintf_r+0x964>
  40862a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40862c:	e6a9      	b.n	408382 <_vfiprintf_r+0x8e6>
  40862e:	ab0e      	add	r3, sp, #56	; 0x38
  408630:	2202      	movs	r2, #2
  408632:	931c      	str	r3, [sp, #112]	; 0x70
  408634:	921d      	str	r2, [sp, #116]	; 0x74
  408636:	2001      	movs	r0, #1
  408638:	46ca      	mov	sl, r9
  40863a:	e5d0      	b.n	4081de <_vfiprintf_r+0x742>
  40863c:	aa0f      	add	r2, sp, #60	; 0x3c
  40863e:	9904      	ldr	r1, [sp, #16]
  408640:	9806      	ldr	r0, [sp, #24]
  408642:	f7ff f9eb 	bl	407a1c <__sprint_r.part.0>
  408646:	2800      	cmp	r0, #0
  408648:	f47f aeda 	bne.w	408400 <_vfiprintf_r+0x964>
  40864c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40864e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  408650:	1c48      	adds	r0, r1, #1
  408652:	46ca      	mov	sl, r9
  408654:	e5a4      	b.n	4081a0 <_vfiprintf_r+0x704>
  408656:	9a07      	ldr	r2, [sp, #28]
  408658:	9903      	ldr	r1, [sp, #12]
  40865a:	6813      	ldr	r3, [r2, #0]
  40865c:	17cd      	asrs	r5, r1, #31
  40865e:	4608      	mov	r0, r1
  408660:	3204      	adds	r2, #4
  408662:	4629      	mov	r1, r5
  408664:	9207      	str	r2, [sp, #28]
  408666:	e9c3 0100 	strd	r0, r1, [r3]
  40866a:	f7ff ba54 	b.w	407b16 <_vfiprintf_r+0x7a>
  40866e:	4658      	mov	r0, fp
  408670:	9607      	str	r6, [sp, #28]
  408672:	9302      	str	r3, [sp, #8]
  408674:	f7ff f964 	bl	407940 <strlen>
  408678:	2400      	movs	r4, #0
  40867a:	9005      	str	r0, [sp, #20]
  40867c:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  408680:	f7ff bb5e 	b.w	407d40 <_vfiprintf_r+0x2a4>
  408684:	aa0f      	add	r2, sp, #60	; 0x3c
  408686:	9904      	ldr	r1, [sp, #16]
  408688:	9806      	ldr	r0, [sp, #24]
  40868a:	f7ff f9c7 	bl	407a1c <__sprint_r.part.0>
  40868e:	2800      	cmp	r0, #0
  408690:	f47f aeb6 	bne.w	408400 <_vfiprintf_r+0x964>
  408694:	9910      	ldr	r1, [sp, #64]	; 0x40
  408696:	9a11      	ldr	r2, [sp, #68]	; 0x44
  408698:	1c48      	adds	r0, r1, #1
  40869a:	46ca      	mov	sl, r9
  40869c:	e5a7      	b.n	4081ee <_vfiprintf_r+0x752>
  40869e:	9910      	ldr	r1, [sp, #64]	; 0x40
  4086a0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4086a2:	4e20      	ldr	r6, [pc, #128]	; (408724 <_vfiprintf_r+0xc88>)
  4086a4:	3101      	adds	r1, #1
  4086a6:	f7ff bb90 	b.w	407dca <_vfiprintf_r+0x32e>
  4086aa:	2c06      	cmp	r4, #6
  4086ac:	bf28      	it	cs
  4086ae:	2406      	movcs	r4, #6
  4086b0:	9405      	str	r4, [sp, #20]
  4086b2:	9607      	str	r6, [sp, #28]
  4086b4:	9401      	str	r4, [sp, #4]
  4086b6:	f8df b070 	ldr.w	fp, [pc, #112]	; 408728 <_vfiprintf_r+0xc8c>
  4086ba:	e4d5      	b.n	408068 <_vfiprintf_r+0x5cc>
  4086bc:	9810      	ldr	r0, [sp, #64]	; 0x40
  4086be:	4e19      	ldr	r6, [pc, #100]	; (408724 <_vfiprintf_r+0xc88>)
  4086c0:	3001      	adds	r0, #1
  4086c2:	e603      	b.n	4082cc <_vfiprintf_r+0x830>
  4086c4:	9405      	str	r4, [sp, #20]
  4086c6:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4086ca:	9607      	str	r6, [sp, #28]
  4086cc:	9302      	str	r3, [sp, #8]
  4086ce:	4604      	mov	r4, r0
  4086d0:	f7ff bb36 	b.w	407d40 <_vfiprintf_r+0x2a4>
  4086d4:	4686      	mov	lr, r0
  4086d6:	f7ff bbce 	b.w	407e76 <_vfiprintf_r+0x3da>
  4086da:	9806      	ldr	r0, [sp, #24]
  4086dc:	aa0f      	add	r2, sp, #60	; 0x3c
  4086de:	4659      	mov	r1, fp
  4086e0:	f7ff f99c 	bl	407a1c <__sprint_r.part.0>
  4086e4:	2800      	cmp	r0, #0
  4086e6:	f43f ae24 	beq.w	408332 <_vfiprintf_r+0x896>
  4086ea:	e624      	b.n	408336 <_vfiprintf_r+0x89a>
  4086ec:	9907      	ldr	r1, [sp, #28]
  4086ee:	f898 2001 	ldrb.w	r2, [r8, #1]
  4086f2:	680c      	ldr	r4, [r1, #0]
  4086f4:	3104      	adds	r1, #4
  4086f6:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  4086fa:	46b8      	mov	r8, r7
  4086fc:	9107      	str	r1, [sp, #28]
  4086fe:	f7ff ba3f 	b.w	407b80 <_vfiprintf_r+0xe4>
  408702:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  408706:	e43c      	b.n	407f82 <_vfiprintf_r+0x4e6>
  408708:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40870c:	e521      	b.n	408152 <_vfiprintf_r+0x6b6>
  40870e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  408712:	f7ff bbf4 	b.w	407efe <_vfiprintf_r+0x462>
  408716:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40871a:	e491      	b.n	408040 <_vfiprintf_r+0x5a4>
  40871c:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  408720:	e469      	b.n	407ff6 <_vfiprintf_r+0x55a>
  408722:	bf00      	nop
  408724:	0040b274 	.word	0x0040b274
  408728:	0040b26c 	.word	0x0040b26c

0040872c <__sbprintf>:
  40872c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  408730:	460c      	mov	r4, r1
  408732:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  408736:	8989      	ldrh	r1, [r1, #12]
  408738:	6e66      	ldr	r6, [r4, #100]	; 0x64
  40873a:	89e5      	ldrh	r5, [r4, #14]
  40873c:	9619      	str	r6, [sp, #100]	; 0x64
  40873e:	f021 0102 	bic.w	r1, r1, #2
  408742:	4606      	mov	r6, r0
  408744:	69e0      	ldr	r0, [r4, #28]
  408746:	f8ad 100c 	strh.w	r1, [sp, #12]
  40874a:	4617      	mov	r7, r2
  40874c:	f44f 6180 	mov.w	r1, #1024	; 0x400
  408750:	6a62      	ldr	r2, [r4, #36]	; 0x24
  408752:	f8ad 500e 	strh.w	r5, [sp, #14]
  408756:	4698      	mov	r8, r3
  408758:	ad1a      	add	r5, sp, #104	; 0x68
  40875a:	2300      	movs	r3, #0
  40875c:	9007      	str	r0, [sp, #28]
  40875e:	a816      	add	r0, sp, #88	; 0x58
  408760:	9209      	str	r2, [sp, #36]	; 0x24
  408762:	9306      	str	r3, [sp, #24]
  408764:	9500      	str	r5, [sp, #0]
  408766:	9504      	str	r5, [sp, #16]
  408768:	9102      	str	r1, [sp, #8]
  40876a:	9105      	str	r1, [sp, #20]
  40876c:	f000 fd48 	bl	409200 <__retarget_lock_init_recursive>
  408770:	4643      	mov	r3, r8
  408772:	463a      	mov	r2, r7
  408774:	4669      	mov	r1, sp
  408776:	4630      	mov	r0, r6
  408778:	f7ff f990 	bl	407a9c <_vfiprintf_r>
  40877c:	1e05      	subs	r5, r0, #0
  40877e:	db07      	blt.n	408790 <__sbprintf+0x64>
  408780:	4630      	mov	r0, r6
  408782:	4669      	mov	r1, sp
  408784:	f000 f928 	bl	4089d8 <_fflush_r>
  408788:	2800      	cmp	r0, #0
  40878a:	bf18      	it	ne
  40878c:	f04f 35ff 	movne.w	r5, #4294967295
  408790:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  408794:	065b      	lsls	r3, r3, #25
  408796:	d503      	bpl.n	4087a0 <__sbprintf+0x74>
  408798:	89a3      	ldrh	r3, [r4, #12]
  40879a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40879e:	81a3      	strh	r3, [r4, #12]
  4087a0:	9816      	ldr	r0, [sp, #88]	; 0x58
  4087a2:	f000 fd2f 	bl	409204 <__retarget_lock_close_recursive>
  4087a6:	4628      	mov	r0, r5
  4087a8:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  4087ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

004087b0 <__swsetup_r>:
  4087b0:	b538      	push	{r3, r4, r5, lr}
  4087b2:	4b30      	ldr	r3, [pc, #192]	; (408874 <__swsetup_r+0xc4>)
  4087b4:	681b      	ldr	r3, [r3, #0]
  4087b6:	4605      	mov	r5, r0
  4087b8:	460c      	mov	r4, r1
  4087ba:	b113      	cbz	r3, 4087c2 <__swsetup_r+0x12>
  4087bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  4087be:	2a00      	cmp	r2, #0
  4087c0:	d038      	beq.n	408834 <__swsetup_r+0x84>
  4087c2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4087c6:	b293      	uxth	r3, r2
  4087c8:	0718      	lsls	r0, r3, #28
  4087ca:	d50c      	bpl.n	4087e6 <__swsetup_r+0x36>
  4087cc:	6920      	ldr	r0, [r4, #16]
  4087ce:	b1a8      	cbz	r0, 4087fc <__swsetup_r+0x4c>
  4087d0:	f013 0201 	ands.w	r2, r3, #1
  4087d4:	d01e      	beq.n	408814 <__swsetup_r+0x64>
  4087d6:	6963      	ldr	r3, [r4, #20]
  4087d8:	2200      	movs	r2, #0
  4087da:	425b      	negs	r3, r3
  4087dc:	61a3      	str	r3, [r4, #24]
  4087de:	60a2      	str	r2, [r4, #8]
  4087e0:	b1f0      	cbz	r0, 408820 <__swsetup_r+0x70>
  4087e2:	2000      	movs	r0, #0
  4087e4:	bd38      	pop	{r3, r4, r5, pc}
  4087e6:	06d9      	lsls	r1, r3, #27
  4087e8:	d53c      	bpl.n	408864 <__swsetup_r+0xb4>
  4087ea:	0758      	lsls	r0, r3, #29
  4087ec:	d426      	bmi.n	40883c <__swsetup_r+0x8c>
  4087ee:	6920      	ldr	r0, [r4, #16]
  4087f0:	f042 0308 	orr.w	r3, r2, #8
  4087f4:	81a3      	strh	r3, [r4, #12]
  4087f6:	b29b      	uxth	r3, r3
  4087f8:	2800      	cmp	r0, #0
  4087fa:	d1e9      	bne.n	4087d0 <__swsetup_r+0x20>
  4087fc:	f403 7220 	and.w	r2, r3, #640	; 0x280
  408800:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  408804:	d0e4      	beq.n	4087d0 <__swsetup_r+0x20>
  408806:	4628      	mov	r0, r5
  408808:	4621      	mov	r1, r4
  40880a:	f000 fd2f 	bl	40926c <__smakebuf_r>
  40880e:	89a3      	ldrh	r3, [r4, #12]
  408810:	6920      	ldr	r0, [r4, #16]
  408812:	e7dd      	b.n	4087d0 <__swsetup_r+0x20>
  408814:	0799      	lsls	r1, r3, #30
  408816:	bf58      	it	pl
  408818:	6962      	ldrpl	r2, [r4, #20]
  40881a:	60a2      	str	r2, [r4, #8]
  40881c:	2800      	cmp	r0, #0
  40881e:	d1e0      	bne.n	4087e2 <__swsetup_r+0x32>
  408820:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  408824:	061a      	lsls	r2, r3, #24
  408826:	d5dd      	bpl.n	4087e4 <__swsetup_r+0x34>
  408828:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40882c:	81a3      	strh	r3, [r4, #12]
  40882e:	f04f 30ff 	mov.w	r0, #4294967295
  408832:	bd38      	pop	{r3, r4, r5, pc}
  408834:	4618      	mov	r0, r3
  408836:	f000 f927 	bl	408a88 <__sinit>
  40883a:	e7c2      	b.n	4087c2 <__swsetup_r+0x12>
  40883c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40883e:	b151      	cbz	r1, 408856 <__swsetup_r+0xa6>
  408840:	f104 0340 	add.w	r3, r4, #64	; 0x40
  408844:	4299      	cmp	r1, r3
  408846:	d004      	beq.n	408852 <__swsetup_r+0xa2>
  408848:	4628      	mov	r0, r5
  40884a:	f000 fa43 	bl	408cd4 <_free_r>
  40884e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  408852:	2300      	movs	r3, #0
  408854:	6323      	str	r3, [r4, #48]	; 0x30
  408856:	2300      	movs	r3, #0
  408858:	6920      	ldr	r0, [r4, #16]
  40885a:	6063      	str	r3, [r4, #4]
  40885c:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  408860:	6020      	str	r0, [r4, #0]
  408862:	e7c5      	b.n	4087f0 <__swsetup_r+0x40>
  408864:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  408868:	2309      	movs	r3, #9
  40886a:	602b      	str	r3, [r5, #0]
  40886c:	f04f 30ff 	mov.w	r0, #4294967295
  408870:	81a2      	strh	r2, [r4, #12]
  408872:	bd38      	pop	{r3, r4, r5, pc}
  408874:	2040004c 	.word	0x2040004c

00408878 <register_fini>:
  408878:	4b02      	ldr	r3, [pc, #8]	; (408884 <register_fini+0xc>)
  40887a:	b113      	cbz	r3, 408882 <register_fini+0xa>
  40887c:	4802      	ldr	r0, [pc, #8]	; (408888 <register_fini+0x10>)
  40887e:	f000 b805 	b.w	40888c <atexit>
  408882:	4770      	bx	lr
  408884:	00000000 	.word	0x00000000
  408888:	00408af9 	.word	0x00408af9

0040888c <atexit>:
  40888c:	2300      	movs	r3, #0
  40888e:	4601      	mov	r1, r0
  408890:	461a      	mov	r2, r3
  408892:	4618      	mov	r0, r3
  408894:	f001 b890 	b.w	4099b8 <__register_exitproc>

00408898 <__sflush_r>:
  408898:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  40889c:	b29a      	uxth	r2, r3
  40889e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4088a2:	460d      	mov	r5, r1
  4088a4:	0711      	lsls	r1, r2, #28
  4088a6:	4680      	mov	r8, r0
  4088a8:	d43a      	bmi.n	408920 <__sflush_r+0x88>
  4088aa:	686a      	ldr	r2, [r5, #4]
  4088ac:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4088b0:	2a00      	cmp	r2, #0
  4088b2:	81ab      	strh	r3, [r5, #12]
  4088b4:	dd6f      	ble.n	408996 <__sflush_r+0xfe>
  4088b6:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4088b8:	2c00      	cmp	r4, #0
  4088ba:	d049      	beq.n	408950 <__sflush_r+0xb8>
  4088bc:	2200      	movs	r2, #0
  4088be:	b29b      	uxth	r3, r3
  4088c0:	f8d8 6000 	ldr.w	r6, [r8]
  4088c4:	f8c8 2000 	str.w	r2, [r8]
  4088c8:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  4088cc:	d067      	beq.n	40899e <__sflush_r+0x106>
  4088ce:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  4088d0:	075f      	lsls	r7, r3, #29
  4088d2:	d505      	bpl.n	4088e0 <__sflush_r+0x48>
  4088d4:	6869      	ldr	r1, [r5, #4]
  4088d6:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4088d8:	1a52      	subs	r2, r2, r1
  4088da:	b10b      	cbz	r3, 4088e0 <__sflush_r+0x48>
  4088dc:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  4088de:	1ad2      	subs	r2, r2, r3
  4088e0:	2300      	movs	r3, #0
  4088e2:	69e9      	ldr	r1, [r5, #28]
  4088e4:	4640      	mov	r0, r8
  4088e6:	47a0      	blx	r4
  4088e8:	1c44      	adds	r4, r0, #1
  4088ea:	d03c      	beq.n	408966 <__sflush_r+0xce>
  4088ec:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  4088f0:	692a      	ldr	r2, [r5, #16]
  4088f2:	602a      	str	r2, [r5, #0]
  4088f4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4088f8:	2200      	movs	r2, #0
  4088fa:	81ab      	strh	r3, [r5, #12]
  4088fc:	04db      	lsls	r3, r3, #19
  4088fe:	606a      	str	r2, [r5, #4]
  408900:	d447      	bmi.n	408992 <__sflush_r+0xfa>
  408902:	6b29      	ldr	r1, [r5, #48]	; 0x30
  408904:	f8c8 6000 	str.w	r6, [r8]
  408908:	b311      	cbz	r1, 408950 <__sflush_r+0xb8>
  40890a:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40890e:	4299      	cmp	r1, r3
  408910:	d002      	beq.n	408918 <__sflush_r+0x80>
  408912:	4640      	mov	r0, r8
  408914:	f000 f9de 	bl	408cd4 <_free_r>
  408918:	2000      	movs	r0, #0
  40891a:	6328      	str	r0, [r5, #48]	; 0x30
  40891c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408920:	692e      	ldr	r6, [r5, #16]
  408922:	b1ae      	cbz	r6, 408950 <__sflush_r+0xb8>
  408924:	682c      	ldr	r4, [r5, #0]
  408926:	602e      	str	r6, [r5, #0]
  408928:	0791      	lsls	r1, r2, #30
  40892a:	bf0c      	ite	eq
  40892c:	696b      	ldreq	r3, [r5, #20]
  40892e:	2300      	movne	r3, #0
  408930:	1ba4      	subs	r4, r4, r6
  408932:	60ab      	str	r3, [r5, #8]
  408934:	e00a      	b.n	40894c <__sflush_r+0xb4>
  408936:	4623      	mov	r3, r4
  408938:	4632      	mov	r2, r6
  40893a:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  40893c:	69e9      	ldr	r1, [r5, #28]
  40893e:	4640      	mov	r0, r8
  408940:	47b8      	blx	r7
  408942:	2800      	cmp	r0, #0
  408944:	eba4 0400 	sub.w	r4, r4, r0
  408948:	4406      	add	r6, r0
  40894a:	dd04      	ble.n	408956 <__sflush_r+0xbe>
  40894c:	2c00      	cmp	r4, #0
  40894e:	dcf2      	bgt.n	408936 <__sflush_r+0x9e>
  408950:	2000      	movs	r0, #0
  408952:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408956:	89ab      	ldrh	r3, [r5, #12]
  408958:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40895c:	81ab      	strh	r3, [r5, #12]
  40895e:	f04f 30ff 	mov.w	r0, #4294967295
  408962:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408966:	f8d8 4000 	ldr.w	r4, [r8]
  40896a:	2c1d      	cmp	r4, #29
  40896c:	d8f3      	bhi.n	408956 <__sflush_r+0xbe>
  40896e:	4b19      	ldr	r3, [pc, #100]	; (4089d4 <__sflush_r+0x13c>)
  408970:	40e3      	lsrs	r3, r4
  408972:	43db      	mvns	r3, r3
  408974:	f013 0301 	ands.w	r3, r3, #1
  408978:	d1ed      	bne.n	408956 <__sflush_r+0xbe>
  40897a:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  40897e:	606b      	str	r3, [r5, #4]
  408980:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  408984:	6929      	ldr	r1, [r5, #16]
  408986:	81ab      	strh	r3, [r5, #12]
  408988:	04da      	lsls	r2, r3, #19
  40898a:	6029      	str	r1, [r5, #0]
  40898c:	d5b9      	bpl.n	408902 <__sflush_r+0x6a>
  40898e:	2c00      	cmp	r4, #0
  408990:	d1b7      	bne.n	408902 <__sflush_r+0x6a>
  408992:	6528      	str	r0, [r5, #80]	; 0x50
  408994:	e7b5      	b.n	408902 <__sflush_r+0x6a>
  408996:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  408998:	2a00      	cmp	r2, #0
  40899a:	dc8c      	bgt.n	4088b6 <__sflush_r+0x1e>
  40899c:	e7d8      	b.n	408950 <__sflush_r+0xb8>
  40899e:	2301      	movs	r3, #1
  4089a0:	69e9      	ldr	r1, [r5, #28]
  4089a2:	4640      	mov	r0, r8
  4089a4:	47a0      	blx	r4
  4089a6:	1c43      	adds	r3, r0, #1
  4089a8:	4602      	mov	r2, r0
  4089aa:	d002      	beq.n	4089b2 <__sflush_r+0x11a>
  4089ac:	89ab      	ldrh	r3, [r5, #12]
  4089ae:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4089b0:	e78e      	b.n	4088d0 <__sflush_r+0x38>
  4089b2:	f8d8 3000 	ldr.w	r3, [r8]
  4089b6:	2b00      	cmp	r3, #0
  4089b8:	d0f8      	beq.n	4089ac <__sflush_r+0x114>
  4089ba:	2b1d      	cmp	r3, #29
  4089bc:	d001      	beq.n	4089c2 <__sflush_r+0x12a>
  4089be:	2b16      	cmp	r3, #22
  4089c0:	d102      	bne.n	4089c8 <__sflush_r+0x130>
  4089c2:	f8c8 6000 	str.w	r6, [r8]
  4089c6:	e7c3      	b.n	408950 <__sflush_r+0xb8>
  4089c8:	89ab      	ldrh	r3, [r5, #12]
  4089ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4089ce:	81ab      	strh	r3, [r5, #12]
  4089d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4089d4:	20400001 	.word	0x20400001

004089d8 <_fflush_r>:
  4089d8:	b538      	push	{r3, r4, r5, lr}
  4089da:	460d      	mov	r5, r1
  4089dc:	4604      	mov	r4, r0
  4089de:	b108      	cbz	r0, 4089e4 <_fflush_r+0xc>
  4089e0:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4089e2:	b1bb      	cbz	r3, 408a14 <_fflush_r+0x3c>
  4089e4:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  4089e8:	b188      	cbz	r0, 408a0e <_fflush_r+0x36>
  4089ea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  4089ec:	07db      	lsls	r3, r3, #31
  4089ee:	d401      	bmi.n	4089f4 <_fflush_r+0x1c>
  4089f0:	0581      	lsls	r1, r0, #22
  4089f2:	d517      	bpl.n	408a24 <_fflush_r+0x4c>
  4089f4:	4620      	mov	r0, r4
  4089f6:	4629      	mov	r1, r5
  4089f8:	f7ff ff4e 	bl	408898 <__sflush_r>
  4089fc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  4089fe:	07da      	lsls	r2, r3, #31
  408a00:	4604      	mov	r4, r0
  408a02:	d402      	bmi.n	408a0a <_fflush_r+0x32>
  408a04:	89ab      	ldrh	r3, [r5, #12]
  408a06:	059b      	lsls	r3, r3, #22
  408a08:	d507      	bpl.n	408a1a <_fflush_r+0x42>
  408a0a:	4620      	mov	r0, r4
  408a0c:	bd38      	pop	{r3, r4, r5, pc}
  408a0e:	4604      	mov	r4, r0
  408a10:	4620      	mov	r0, r4
  408a12:	bd38      	pop	{r3, r4, r5, pc}
  408a14:	f000 f838 	bl	408a88 <__sinit>
  408a18:	e7e4      	b.n	4089e4 <_fflush_r+0xc>
  408a1a:	6da8      	ldr	r0, [r5, #88]	; 0x58
  408a1c:	f000 fbf6 	bl	40920c <__retarget_lock_release_recursive>
  408a20:	4620      	mov	r0, r4
  408a22:	bd38      	pop	{r3, r4, r5, pc}
  408a24:	6da8      	ldr	r0, [r5, #88]	; 0x58
  408a26:	f000 fbef 	bl	409208 <__retarget_lock_acquire_recursive>
  408a2a:	e7e3      	b.n	4089f4 <_fflush_r+0x1c>

00408a2c <_cleanup_r>:
  408a2c:	4901      	ldr	r1, [pc, #4]	; (408a34 <_cleanup_r+0x8>)
  408a2e:	f000 bbaf 	b.w	409190 <_fwalk_reent>
  408a32:	bf00      	nop
  408a34:	00409aa1 	.word	0x00409aa1

00408a38 <std.isra.0>:
  408a38:	b510      	push	{r4, lr}
  408a3a:	2300      	movs	r3, #0
  408a3c:	4604      	mov	r4, r0
  408a3e:	8181      	strh	r1, [r0, #12]
  408a40:	81c2      	strh	r2, [r0, #14]
  408a42:	6003      	str	r3, [r0, #0]
  408a44:	6043      	str	r3, [r0, #4]
  408a46:	6083      	str	r3, [r0, #8]
  408a48:	6643      	str	r3, [r0, #100]	; 0x64
  408a4a:	6103      	str	r3, [r0, #16]
  408a4c:	6143      	str	r3, [r0, #20]
  408a4e:	6183      	str	r3, [r0, #24]
  408a50:	4619      	mov	r1, r3
  408a52:	2208      	movs	r2, #8
  408a54:	305c      	adds	r0, #92	; 0x5c
  408a56:	f7fe fe1d 	bl	407694 <memset>
  408a5a:	4807      	ldr	r0, [pc, #28]	; (408a78 <std.isra.0+0x40>)
  408a5c:	4907      	ldr	r1, [pc, #28]	; (408a7c <std.isra.0+0x44>)
  408a5e:	4a08      	ldr	r2, [pc, #32]	; (408a80 <std.isra.0+0x48>)
  408a60:	4b08      	ldr	r3, [pc, #32]	; (408a84 <std.isra.0+0x4c>)
  408a62:	6220      	str	r0, [r4, #32]
  408a64:	61e4      	str	r4, [r4, #28]
  408a66:	6261      	str	r1, [r4, #36]	; 0x24
  408a68:	62a2      	str	r2, [r4, #40]	; 0x28
  408a6a:	62e3      	str	r3, [r4, #44]	; 0x2c
  408a6c:	f104 0058 	add.w	r0, r4, #88	; 0x58
  408a70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  408a74:	f000 bbc4 	b.w	409200 <__retarget_lock_init_recursive>
  408a78:	004097e5 	.word	0x004097e5
  408a7c:	00409809 	.word	0x00409809
  408a80:	00409845 	.word	0x00409845
  408a84:	00409865 	.word	0x00409865

00408a88 <__sinit>:
  408a88:	b510      	push	{r4, lr}
  408a8a:	4604      	mov	r4, r0
  408a8c:	4812      	ldr	r0, [pc, #72]	; (408ad8 <__sinit+0x50>)
  408a8e:	f000 fbbb 	bl	409208 <__retarget_lock_acquire_recursive>
  408a92:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  408a94:	b9d2      	cbnz	r2, 408acc <__sinit+0x44>
  408a96:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  408a9a:	4810      	ldr	r0, [pc, #64]	; (408adc <__sinit+0x54>)
  408a9c:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  408aa0:	2103      	movs	r1, #3
  408aa2:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  408aa6:	63e0      	str	r0, [r4, #60]	; 0x3c
  408aa8:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  408aac:	6860      	ldr	r0, [r4, #4]
  408aae:	2104      	movs	r1, #4
  408ab0:	f7ff ffc2 	bl	408a38 <std.isra.0>
  408ab4:	2201      	movs	r2, #1
  408ab6:	2109      	movs	r1, #9
  408ab8:	68a0      	ldr	r0, [r4, #8]
  408aba:	f7ff ffbd 	bl	408a38 <std.isra.0>
  408abe:	2202      	movs	r2, #2
  408ac0:	2112      	movs	r1, #18
  408ac2:	68e0      	ldr	r0, [r4, #12]
  408ac4:	f7ff ffb8 	bl	408a38 <std.isra.0>
  408ac8:	2301      	movs	r3, #1
  408aca:	63a3      	str	r3, [r4, #56]	; 0x38
  408acc:	4802      	ldr	r0, [pc, #8]	; (408ad8 <__sinit+0x50>)
  408ace:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  408ad2:	f000 bb9b 	b.w	40920c <__retarget_lock_release_recursive>
  408ad6:	bf00      	nop
  408ad8:	204011b0 	.word	0x204011b0
  408adc:	00408a2d 	.word	0x00408a2d

00408ae0 <__sfp_lock_acquire>:
  408ae0:	4801      	ldr	r0, [pc, #4]	; (408ae8 <__sfp_lock_acquire+0x8>)
  408ae2:	f000 bb91 	b.w	409208 <__retarget_lock_acquire_recursive>
  408ae6:	bf00      	nop
  408ae8:	204011c4 	.word	0x204011c4

00408aec <__sfp_lock_release>:
  408aec:	4801      	ldr	r0, [pc, #4]	; (408af4 <__sfp_lock_release+0x8>)
  408aee:	f000 bb8d 	b.w	40920c <__retarget_lock_release_recursive>
  408af2:	bf00      	nop
  408af4:	204011c4 	.word	0x204011c4

00408af8 <__libc_fini_array>:
  408af8:	b538      	push	{r3, r4, r5, lr}
  408afa:	4c0a      	ldr	r4, [pc, #40]	; (408b24 <__libc_fini_array+0x2c>)
  408afc:	4d0a      	ldr	r5, [pc, #40]	; (408b28 <__libc_fini_array+0x30>)
  408afe:	1b64      	subs	r4, r4, r5
  408b00:	10a4      	asrs	r4, r4, #2
  408b02:	d00a      	beq.n	408b1a <__libc_fini_array+0x22>
  408b04:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  408b08:	3b01      	subs	r3, #1
  408b0a:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  408b0e:	3c01      	subs	r4, #1
  408b10:	f855 3904 	ldr.w	r3, [r5], #-4
  408b14:	4798      	blx	r3
  408b16:	2c00      	cmp	r4, #0
  408b18:	d1f9      	bne.n	408b0e <__libc_fini_array+0x16>
  408b1a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  408b1e:	f002 bc4d 	b.w	40b3bc <_fini>
  408b22:	bf00      	nop
  408b24:	0040b3cc 	.word	0x0040b3cc
  408b28:	0040b3c8 	.word	0x0040b3c8

00408b2c <__fputwc>:
  408b2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  408b30:	b082      	sub	sp, #8
  408b32:	4680      	mov	r8, r0
  408b34:	4689      	mov	r9, r1
  408b36:	4614      	mov	r4, r2
  408b38:	f000 fb54 	bl	4091e4 <__locale_mb_cur_max>
  408b3c:	2801      	cmp	r0, #1
  408b3e:	d036      	beq.n	408bae <__fputwc+0x82>
  408b40:	464a      	mov	r2, r9
  408b42:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  408b46:	a901      	add	r1, sp, #4
  408b48:	4640      	mov	r0, r8
  408b4a:	f000 fee7 	bl	40991c <_wcrtomb_r>
  408b4e:	1c42      	adds	r2, r0, #1
  408b50:	4606      	mov	r6, r0
  408b52:	d025      	beq.n	408ba0 <__fputwc+0x74>
  408b54:	b3a8      	cbz	r0, 408bc2 <__fputwc+0x96>
  408b56:	f89d e004 	ldrb.w	lr, [sp, #4]
  408b5a:	2500      	movs	r5, #0
  408b5c:	f10d 0a04 	add.w	sl, sp, #4
  408b60:	e009      	b.n	408b76 <__fputwc+0x4a>
  408b62:	6823      	ldr	r3, [r4, #0]
  408b64:	1c5a      	adds	r2, r3, #1
  408b66:	6022      	str	r2, [r4, #0]
  408b68:	f883 e000 	strb.w	lr, [r3]
  408b6c:	3501      	adds	r5, #1
  408b6e:	42b5      	cmp	r5, r6
  408b70:	d227      	bcs.n	408bc2 <__fputwc+0x96>
  408b72:	f815 e00a 	ldrb.w	lr, [r5, sl]
  408b76:	68a3      	ldr	r3, [r4, #8]
  408b78:	3b01      	subs	r3, #1
  408b7a:	2b00      	cmp	r3, #0
  408b7c:	60a3      	str	r3, [r4, #8]
  408b7e:	daf0      	bge.n	408b62 <__fputwc+0x36>
  408b80:	69a7      	ldr	r7, [r4, #24]
  408b82:	42bb      	cmp	r3, r7
  408b84:	4671      	mov	r1, lr
  408b86:	4622      	mov	r2, r4
  408b88:	4640      	mov	r0, r8
  408b8a:	db02      	blt.n	408b92 <__fputwc+0x66>
  408b8c:	f1be 0f0a 	cmp.w	lr, #10
  408b90:	d1e7      	bne.n	408b62 <__fputwc+0x36>
  408b92:	f000 fe6b 	bl	40986c <__swbuf_r>
  408b96:	1c43      	adds	r3, r0, #1
  408b98:	d1e8      	bne.n	408b6c <__fputwc+0x40>
  408b9a:	b002      	add	sp, #8
  408b9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408ba0:	89a3      	ldrh	r3, [r4, #12]
  408ba2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  408ba6:	81a3      	strh	r3, [r4, #12]
  408ba8:	b002      	add	sp, #8
  408baa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408bae:	f109 33ff 	add.w	r3, r9, #4294967295
  408bb2:	2bfe      	cmp	r3, #254	; 0xfe
  408bb4:	d8c4      	bhi.n	408b40 <__fputwc+0x14>
  408bb6:	fa5f fe89 	uxtb.w	lr, r9
  408bba:	4606      	mov	r6, r0
  408bbc:	f88d e004 	strb.w	lr, [sp, #4]
  408bc0:	e7cb      	b.n	408b5a <__fputwc+0x2e>
  408bc2:	4648      	mov	r0, r9
  408bc4:	b002      	add	sp, #8
  408bc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408bca:	bf00      	nop

00408bcc <_fputwc_r>:
  408bcc:	b530      	push	{r4, r5, lr}
  408bce:	6e53      	ldr	r3, [r2, #100]	; 0x64
  408bd0:	f013 0f01 	tst.w	r3, #1
  408bd4:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  408bd8:	4614      	mov	r4, r2
  408bda:	b083      	sub	sp, #12
  408bdc:	4605      	mov	r5, r0
  408bde:	b29a      	uxth	r2, r3
  408be0:	d101      	bne.n	408be6 <_fputwc_r+0x1a>
  408be2:	0590      	lsls	r0, r2, #22
  408be4:	d51c      	bpl.n	408c20 <_fputwc_r+0x54>
  408be6:	0490      	lsls	r0, r2, #18
  408be8:	d406      	bmi.n	408bf8 <_fputwc_r+0x2c>
  408bea:	6e62      	ldr	r2, [r4, #100]	; 0x64
  408bec:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  408bf0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  408bf4:	81a3      	strh	r3, [r4, #12]
  408bf6:	6662      	str	r2, [r4, #100]	; 0x64
  408bf8:	4628      	mov	r0, r5
  408bfa:	4622      	mov	r2, r4
  408bfc:	f7ff ff96 	bl	408b2c <__fputwc>
  408c00:	6e63      	ldr	r3, [r4, #100]	; 0x64
  408c02:	07da      	lsls	r2, r3, #31
  408c04:	4605      	mov	r5, r0
  408c06:	d402      	bmi.n	408c0e <_fputwc_r+0x42>
  408c08:	89a3      	ldrh	r3, [r4, #12]
  408c0a:	059b      	lsls	r3, r3, #22
  408c0c:	d502      	bpl.n	408c14 <_fputwc_r+0x48>
  408c0e:	4628      	mov	r0, r5
  408c10:	b003      	add	sp, #12
  408c12:	bd30      	pop	{r4, r5, pc}
  408c14:	6da0      	ldr	r0, [r4, #88]	; 0x58
  408c16:	f000 faf9 	bl	40920c <__retarget_lock_release_recursive>
  408c1a:	4628      	mov	r0, r5
  408c1c:	b003      	add	sp, #12
  408c1e:	bd30      	pop	{r4, r5, pc}
  408c20:	6da0      	ldr	r0, [r4, #88]	; 0x58
  408c22:	9101      	str	r1, [sp, #4]
  408c24:	f000 faf0 	bl	409208 <__retarget_lock_acquire_recursive>
  408c28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  408c2c:	9901      	ldr	r1, [sp, #4]
  408c2e:	b29a      	uxth	r2, r3
  408c30:	e7d9      	b.n	408be6 <_fputwc_r+0x1a>
  408c32:	bf00      	nop

00408c34 <_malloc_trim_r>:
  408c34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408c36:	4f24      	ldr	r7, [pc, #144]	; (408cc8 <_malloc_trim_r+0x94>)
  408c38:	460c      	mov	r4, r1
  408c3a:	4606      	mov	r6, r0
  408c3c:	f7fe fd78 	bl	407730 <__malloc_lock>
  408c40:	68bb      	ldr	r3, [r7, #8]
  408c42:	685d      	ldr	r5, [r3, #4]
  408c44:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  408c48:	310f      	adds	r1, #15
  408c4a:	f025 0503 	bic.w	r5, r5, #3
  408c4e:	4429      	add	r1, r5
  408c50:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  408c54:	f021 010f 	bic.w	r1, r1, #15
  408c58:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  408c5c:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  408c60:	db07      	blt.n	408c72 <_malloc_trim_r+0x3e>
  408c62:	2100      	movs	r1, #0
  408c64:	4630      	mov	r0, r6
  408c66:	f7fe fd6f 	bl	407748 <_sbrk_r>
  408c6a:	68bb      	ldr	r3, [r7, #8]
  408c6c:	442b      	add	r3, r5
  408c6e:	4298      	cmp	r0, r3
  408c70:	d004      	beq.n	408c7c <_malloc_trim_r+0x48>
  408c72:	4630      	mov	r0, r6
  408c74:	f7fe fd62 	bl	40773c <__malloc_unlock>
  408c78:	2000      	movs	r0, #0
  408c7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  408c7c:	4261      	negs	r1, r4
  408c7e:	4630      	mov	r0, r6
  408c80:	f7fe fd62 	bl	407748 <_sbrk_r>
  408c84:	3001      	adds	r0, #1
  408c86:	d00d      	beq.n	408ca4 <_malloc_trim_r+0x70>
  408c88:	4b10      	ldr	r3, [pc, #64]	; (408ccc <_malloc_trim_r+0x98>)
  408c8a:	68ba      	ldr	r2, [r7, #8]
  408c8c:	6819      	ldr	r1, [r3, #0]
  408c8e:	1b2d      	subs	r5, r5, r4
  408c90:	f045 0501 	orr.w	r5, r5, #1
  408c94:	4630      	mov	r0, r6
  408c96:	1b09      	subs	r1, r1, r4
  408c98:	6055      	str	r5, [r2, #4]
  408c9a:	6019      	str	r1, [r3, #0]
  408c9c:	f7fe fd4e 	bl	40773c <__malloc_unlock>
  408ca0:	2001      	movs	r0, #1
  408ca2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  408ca4:	2100      	movs	r1, #0
  408ca6:	4630      	mov	r0, r6
  408ca8:	f7fe fd4e 	bl	407748 <_sbrk_r>
  408cac:	68ba      	ldr	r2, [r7, #8]
  408cae:	1a83      	subs	r3, r0, r2
  408cb0:	2b0f      	cmp	r3, #15
  408cb2:	ddde      	ble.n	408c72 <_malloc_trim_r+0x3e>
  408cb4:	4c06      	ldr	r4, [pc, #24]	; (408cd0 <_malloc_trim_r+0x9c>)
  408cb6:	4905      	ldr	r1, [pc, #20]	; (408ccc <_malloc_trim_r+0x98>)
  408cb8:	6824      	ldr	r4, [r4, #0]
  408cba:	f043 0301 	orr.w	r3, r3, #1
  408cbe:	1b00      	subs	r0, r0, r4
  408cc0:	6053      	str	r3, [r2, #4]
  408cc2:	6008      	str	r0, [r1, #0]
  408cc4:	e7d5      	b.n	408c72 <_malloc_trim_r+0x3e>
  408cc6:	bf00      	nop
  408cc8:	20400478 	.word	0x20400478
  408ccc:	20400f9c 	.word	0x20400f9c
  408cd0:	20400880 	.word	0x20400880

00408cd4 <_free_r>:
  408cd4:	2900      	cmp	r1, #0
  408cd6:	d044      	beq.n	408d62 <_free_r+0x8e>
  408cd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  408cdc:	460d      	mov	r5, r1
  408cde:	4680      	mov	r8, r0
  408ce0:	f7fe fd26 	bl	407730 <__malloc_lock>
  408ce4:	f855 7c04 	ldr.w	r7, [r5, #-4]
  408ce8:	4969      	ldr	r1, [pc, #420]	; (408e90 <_free_r+0x1bc>)
  408cea:	f027 0301 	bic.w	r3, r7, #1
  408cee:	f1a5 0408 	sub.w	r4, r5, #8
  408cf2:	18e2      	adds	r2, r4, r3
  408cf4:	688e      	ldr	r6, [r1, #8]
  408cf6:	6850      	ldr	r0, [r2, #4]
  408cf8:	42b2      	cmp	r2, r6
  408cfa:	f020 0003 	bic.w	r0, r0, #3
  408cfe:	d05e      	beq.n	408dbe <_free_r+0xea>
  408d00:	07fe      	lsls	r6, r7, #31
  408d02:	6050      	str	r0, [r2, #4]
  408d04:	d40b      	bmi.n	408d1e <_free_r+0x4a>
  408d06:	f855 7c08 	ldr.w	r7, [r5, #-8]
  408d0a:	1be4      	subs	r4, r4, r7
  408d0c:	f101 0e08 	add.w	lr, r1, #8
  408d10:	68a5      	ldr	r5, [r4, #8]
  408d12:	4575      	cmp	r5, lr
  408d14:	443b      	add	r3, r7
  408d16:	d06d      	beq.n	408df4 <_free_r+0x120>
  408d18:	68e7      	ldr	r7, [r4, #12]
  408d1a:	60ef      	str	r7, [r5, #12]
  408d1c:	60bd      	str	r5, [r7, #8]
  408d1e:	1815      	adds	r5, r2, r0
  408d20:	686d      	ldr	r5, [r5, #4]
  408d22:	07ed      	lsls	r5, r5, #31
  408d24:	d53e      	bpl.n	408da4 <_free_r+0xd0>
  408d26:	f043 0201 	orr.w	r2, r3, #1
  408d2a:	6062      	str	r2, [r4, #4]
  408d2c:	50e3      	str	r3, [r4, r3]
  408d2e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  408d32:	d217      	bcs.n	408d64 <_free_r+0x90>
  408d34:	08db      	lsrs	r3, r3, #3
  408d36:	1c58      	adds	r0, r3, #1
  408d38:	109a      	asrs	r2, r3, #2
  408d3a:	684d      	ldr	r5, [r1, #4]
  408d3c:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  408d40:	60a7      	str	r7, [r4, #8]
  408d42:	2301      	movs	r3, #1
  408d44:	4093      	lsls	r3, r2
  408d46:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  408d4a:	432b      	orrs	r3, r5
  408d4c:	3a08      	subs	r2, #8
  408d4e:	60e2      	str	r2, [r4, #12]
  408d50:	604b      	str	r3, [r1, #4]
  408d52:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  408d56:	60fc      	str	r4, [r7, #12]
  408d58:	4640      	mov	r0, r8
  408d5a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  408d5e:	f7fe bced 	b.w	40773c <__malloc_unlock>
  408d62:	4770      	bx	lr
  408d64:	0a5a      	lsrs	r2, r3, #9
  408d66:	2a04      	cmp	r2, #4
  408d68:	d852      	bhi.n	408e10 <_free_r+0x13c>
  408d6a:	099a      	lsrs	r2, r3, #6
  408d6c:	f102 0739 	add.w	r7, r2, #57	; 0x39
  408d70:	00ff      	lsls	r7, r7, #3
  408d72:	f102 0538 	add.w	r5, r2, #56	; 0x38
  408d76:	19c8      	adds	r0, r1, r7
  408d78:	59ca      	ldr	r2, [r1, r7]
  408d7a:	3808      	subs	r0, #8
  408d7c:	4290      	cmp	r0, r2
  408d7e:	d04f      	beq.n	408e20 <_free_r+0x14c>
  408d80:	6851      	ldr	r1, [r2, #4]
  408d82:	f021 0103 	bic.w	r1, r1, #3
  408d86:	428b      	cmp	r3, r1
  408d88:	d232      	bcs.n	408df0 <_free_r+0x11c>
  408d8a:	6892      	ldr	r2, [r2, #8]
  408d8c:	4290      	cmp	r0, r2
  408d8e:	d1f7      	bne.n	408d80 <_free_r+0xac>
  408d90:	68c3      	ldr	r3, [r0, #12]
  408d92:	60a0      	str	r0, [r4, #8]
  408d94:	60e3      	str	r3, [r4, #12]
  408d96:	609c      	str	r4, [r3, #8]
  408d98:	60c4      	str	r4, [r0, #12]
  408d9a:	4640      	mov	r0, r8
  408d9c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  408da0:	f7fe bccc 	b.w	40773c <__malloc_unlock>
  408da4:	6895      	ldr	r5, [r2, #8]
  408da6:	4f3b      	ldr	r7, [pc, #236]	; (408e94 <_free_r+0x1c0>)
  408da8:	42bd      	cmp	r5, r7
  408daa:	4403      	add	r3, r0
  408dac:	d040      	beq.n	408e30 <_free_r+0x15c>
  408dae:	68d0      	ldr	r0, [r2, #12]
  408db0:	60e8      	str	r0, [r5, #12]
  408db2:	f043 0201 	orr.w	r2, r3, #1
  408db6:	6085      	str	r5, [r0, #8]
  408db8:	6062      	str	r2, [r4, #4]
  408dba:	50e3      	str	r3, [r4, r3]
  408dbc:	e7b7      	b.n	408d2e <_free_r+0x5a>
  408dbe:	07ff      	lsls	r7, r7, #31
  408dc0:	4403      	add	r3, r0
  408dc2:	d407      	bmi.n	408dd4 <_free_r+0x100>
  408dc4:	f855 2c08 	ldr.w	r2, [r5, #-8]
  408dc8:	1aa4      	subs	r4, r4, r2
  408dca:	4413      	add	r3, r2
  408dcc:	68a0      	ldr	r0, [r4, #8]
  408dce:	68e2      	ldr	r2, [r4, #12]
  408dd0:	60c2      	str	r2, [r0, #12]
  408dd2:	6090      	str	r0, [r2, #8]
  408dd4:	4a30      	ldr	r2, [pc, #192]	; (408e98 <_free_r+0x1c4>)
  408dd6:	6812      	ldr	r2, [r2, #0]
  408dd8:	f043 0001 	orr.w	r0, r3, #1
  408ddc:	4293      	cmp	r3, r2
  408dde:	6060      	str	r0, [r4, #4]
  408de0:	608c      	str	r4, [r1, #8]
  408de2:	d3b9      	bcc.n	408d58 <_free_r+0x84>
  408de4:	4b2d      	ldr	r3, [pc, #180]	; (408e9c <_free_r+0x1c8>)
  408de6:	4640      	mov	r0, r8
  408de8:	6819      	ldr	r1, [r3, #0]
  408dea:	f7ff ff23 	bl	408c34 <_malloc_trim_r>
  408dee:	e7b3      	b.n	408d58 <_free_r+0x84>
  408df0:	4610      	mov	r0, r2
  408df2:	e7cd      	b.n	408d90 <_free_r+0xbc>
  408df4:	1811      	adds	r1, r2, r0
  408df6:	6849      	ldr	r1, [r1, #4]
  408df8:	07c9      	lsls	r1, r1, #31
  408dfa:	d444      	bmi.n	408e86 <_free_r+0x1b2>
  408dfc:	6891      	ldr	r1, [r2, #8]
  408dfe:	68d2      	ldr	r2, [r2, #12]
  408e00:	60ca      	str	r2, [r1, #12]
  408e02:	4403      	add	r3, r0
  408e04:	f043 0001 	orr.w	r0, r3, #1
  408e08:	6091      	str	r1, [r2, #8]
  408e0a:	6060      	str	r0, [r4, #4]
  408e0c:	50e3      	str	r3, [r4, r3]
  408e0e:	e7a3      	b.n	408d58 <_free_r+0x84>
  408e10:	2a14      	cmp	r2, #20
  408e12:	d816      	bhi.n	408e42 <_free_r+0x16e>
  408e14:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  408e18:	00ff      	lsls	r7, r7, #3
  408e1a:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  408e1e:	e7aa      	b.n	408d76 <_free_r+0xa2>
  408e20:	10aa      	asrs	r2, r5, #2
  408e22:	2301      	movs	r3, #1
  408e24:	684d      	ldr	r5, [r1, #4]
  408e26:	4093      	lsls	r3, r2
  408e28:	432b      	orrs	r3, r5
  408e2a:	604b      	str	r3, [r1, #4]
  408e2c:	4603      	mov	r3, r0
  408e2e:	e7b0      	b.n	408d92 <_free_r+0xbe>
  408e30:	f043 0201 	orr.w	r2, r3, #1
  408e34:	614c      	str	r4, [r1, #20]
  408e36:	610c      	str	r4, [r1, #16]
  408e38:	60e5      	str	r5, [r4, #12]
  408e3a:	60a5      	str	r5, [r4, #8]
  408e3c:	6062      	str	r2, [r4, #4]
  408e3e:	50e3      	str	r3, [r4, r3]
  408e40:	e78a      	b.n	408d58 <_free_r+0x84>
  408e42:	2a54      	cmp	r2, #84	; 0x54
  408e44:	d806      	bhi.n	408e54 <_free_r+0x180>
  408e46:	0b1a      	lsrs	r2, r3, #12
  408e48:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  408e4c:	00ff      	lsls	r7, r7, #3
  408e4e:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  408e52:	e790      	b.n	408d76 <_free_r+0xa2>
  408e54:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  408e58:	d806      	bhi.n	408e68 <_free_r+0x194>
  408e5a:	0bda      	lsrs	r2, r3, #15
  408e5c:	f102 0778 	add.w	r7, r2, #120	; 0x78
  408e60:	00ff      	lsls	r7, r7, #3
  408e62:	f102 0577 	add.w	r5, r2, #119	; 0x77
  408e66:	e786      	b.n	408d76 <_free_r+0xa2>
  408e68:	f240 5054 	movw	r0, #1364	; 0x554
  408e6c:	4282      	cmp	r2, r0
  408e6e:	d806      	bhi.n	408e7e <_free_r+0x1aa>
  408e70:	0c9a      	lsrs	r2, r3, #18
  408e72:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  408e76:	00ff      	lsls	r7, r7, #3
  408e78:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  408e7c:	e77b      	b.n	408d76 <_free_r+0xa2>
  408e7e:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  408e82:	257e      	movs	r5, #126	; 0x7e
  408e84:	e777      	b.n	408d76 <_free_r+0xa2>
  408e86:	f043 0101 	orr.w	r1, r3, #1
  408e8a:	6061      	str	r1, [r4, #4]
  408e8c:	6013      	str	r3, [r2, #0]
  408e8e:	e763      	b.n	408d58 <_free_r+0x84>
  408e90:	20400478 	.word	0x20400478
  408e94:	20400480 	.word	0x20400480
  408e98:	20400884 	.word	0x20400884
  408e9c:	20400fcc 	.word	0x20400fcc

00408ea0 <__sfvwrite_r>:
  408ea0:	6893      	ldr	r3, [r2, #8]
  408ea2:	2b00      	cmp	r3, #0
  408ea4:	d073      	beq.n	408f8e <__sfvwrite_r+0xee>
  408ea6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408eaa:	898b      	ldrh	r3, [r1, #12]
  408eac:	b083      	sub	sp, #12
  408eae:	460c      	mov	r4, r1
  408eb0:	0719      	lsls	r1, r3, #28
  408eb2:	9000      	str	r0, [sp, #0]
  408eb4:	4616      	mov	r6, r2
  408eb6:	d526      	bpl.n	408f06 <__sfvwrite_r+0x66>
  408eb8:	6922      	ldr	r2, [r4, #16]
  408eba:	b322      	cbz	r2, 408f06 <__sfvwrite_r+0x66>
  408ebc:	f013 0002 	ands.w	r0, r3, #2
  408ec0:	6835      	ldr	r5, [r6, #0]
  408ec2:	d02c      	beq.n	408f1e <__sfvwrite_r+0x7e>
  408ec4:	f04f 0900 	mov.w	r9, #0
  408ec8:	4fb0      	ldr	r7, [pc, #704]	; (40918c <__sfvwrite_r+0x2ec>)
  408eca:	46c8      	mov	r8, r9
  408ecc:	46b2      	mov	sl, r6
  408ece:	45b8      	cmp	r8, r7
  408ed0:	4643      	mov	r3, r8
  408ed2:	464a      	mov	r2, r9
  408ed4:	bf28      	it	cs
  408ed6:	463b      	movcs	r3, r7
  408ed8:	9800      	ldr	r0, [sp, #0]
  408eda:	f1b8 0f00 	cmp.w	r8, #0
  408ede:	d050      	beq.n	408f82 <__sfvwrite_r+0xe2>
  408ee0:	69e1      	ldr	r1, [r4, #28]
  408ee2:	6a66      	ldr	r6, [r4, #36]	; 0x24
  408ee4:	47b0      	blx	r6
  408ee6:	2800      	cmp	r0, #0
  408ee8:	dd58      	ble.n	408f9c <__sfvwrite_r+0xfc>
  408eea:	f8da 3008 	ldr.w	r3, [sl, #8]
  408eee:	1a1b      	subs	r3, r3, r0
  408ef0:	4481      	add	r9, r0
  408ef2:	eba8 0800 	sub.w	r8, r8, r0
  408ef6:	f8ca 3008 	str.w	r3, [sl, #8]
  408efa:	2b00      	cmp	r3, #0
  408efc:	d1e7      	bne.n	408ece <__sfvwrite_r+0x2e>
  408efe:	2000      	movs	r0, #0
  408f00:	b003      	add	sp, #12
  408f02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408f06:	4621      	mov	r1, r4
  408f08:	9800      	ldr	r0, [sp, #0]
  408f0a:	f7ff fc51 	bl	4087b0 <__swsetup_r>
  408f0e:	2800      	cmp	r0, #0
  408f10:	f040 8133 	bne.w	40917a <__sfvwrite_r+0x2da>
  408f14:	89a3      	ldrh	r3, [r4, #12]
  408f16:	6835      	ldr	r5, [r6, #0]
  408f18:	f013 0002 	ands.w	r0, r3, #2
  408f1c:	d1d2      	bne.n	408ec4 <__sfvwrite_r+0x24>
  408f1e:	f013 0901 	ands.w	r9, r3, #1
  408f22:	d145      	bne.n	408fb0 <__sfvwrite_r+0x110>
  408f24:	464f      	mov	r7, r9
  408f26:	9601      	str	r6, [sp, #4]
  408f28:	b337      	cbz	r7, 408f78 <__sfvwrite_r+0xd8>
  408f2a:	059a      	lsls	r2, r3, #22
  408f2c:	f8d4 8008 	ldr.w	r8, [r4, #8]
  408f30:	f140 8083 	bpl.w	40903a <__sfvwrite_r+0x19a>
  408f34:	4547      	cmp	r7, r8
  408f36:	46c3      	mov	fp, r8
  408f38:	f0c0 80ab 	bcc.w	409092 <__sfvwrite_r+0x1f2>
  408f3c:	f413 6f90 	tst.w	r3, #1152	; 0x480
  408f40:	f040 80ac 	bne.w	40909c <__sfvwrite_r+0x1fc>
  408f44:	6820      	ldr	r0, [r4, #0]
  408f46:	46ba      	mov	sl, r7
  408f48:	465a      	mov	r2, fp
  408f4a:	4649      	mov	r1, r9
  408f4c:	f000 fa40 	bl	4093d0 <memmove>
  408f50:	68a2      	ldr	r2, [r4, #8]
  408f52:	6823      	ldr	r3, [r4, #0]
  408f54:	eba2 0208 	sub.w	r2, r2, r8
  408f58:	445b      	add	r3, fp
  408f5a:	60a2      	str	r2, [r4, #8]
  408f5c:	6023      	str	r3, [r4, #0]
  408f5e:	9a01      	ldr	r2, [sp, #4]
  408f60:	6893      	ldr	r3, [r2, #8]
  408f62:	eba3 030a 	sub.w	r3, r3, sl
  408f66:	44d1      	add	r9, sl
  408f68:	eba7 070a 	sub.w	r7, r7, sl
  408f6c:	6093      	str	r3, [r2, #8]
  408f6e:	2b00      	cmp	r3, #0
  408f70:	d0c5      	beq.n	408efe <__sfvwrite_r+0x5e>
  408f72:	89a3      	ldrh	r3, [r4, #12]
  408f74:	2f00      	cmp	r7, #0
  408f76:	d1d8      	bne.n	408f2a <__sfvwrite_r+0x8a>
  408f78:	f8d5 9000 	ldr.w	r9, [r5]
  408f7c:	686f      	ldr	r7, [r5, #4]
  408f7e:	3508      	adds	r5, #8
  408f80:	e7d2      	b.n	408f28 <__sfvwrite_r+0x88>
  408f82:	f8d5 9000 	ldr.w	r9, [r5]
  408f86:	f8d5 8004 	ldr.w	r8, [r5, #4]
  408f8a:	3508      	adds	r5, #8
  408f8c:	e79f      	b.n	408ece <__sfvwrite_r+0x2e>
  408f8e:	2000      	movs	r0, #0
  408f90:	4770      	bx	lr
  408f92:	4621      	mov	r1, r4
  408f94:	9800      	ldr	r0, [sp, #0]
  408f96:	f7ff fd1f 	bl	4089d8 <_fflush_r>
  408f9a:	b370      	cbz	r0, 408ffa <__sfvwrite_r+0x15a>
  408f9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  408fa0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  408fa4:	f04f 30ff 	mov.w	r0, #4294967295
  408fa8:	81a3      	strh	r3, [r4, #12]
  408faa:	b003      	add	sp, #12
  408fac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408fb0:	4681      	mov	r9, r0
  408fb2:	4633      	mov	r3, r6
  408fb4:	464e      	mov	r6, r9
  408fb6:	46a8      	mov	r8, r5
  408fb8:	469a      	mov	sl, r3
  408fba:	464d      	mov	r5, r9
  408fbc:	b34e      	cbz	r6, 409012 <__sfvwrite_r+0x172>
  408fbe:	b380      	cbz	r0, 409022 <__sfvwrite_r+0x182>
  408fc0:	6820      	ldr	r0, [r4, #0]
  408fc2:	6923      	ldr	r3, [r4, #16]
  408fc4:	6962      	ldr	r2, [r4, #20]
  408fc6:	45b1      	cmp	r9, r6
  408fc8:	46cb      	mov	fp, r9
  408fca:	bf28      	it	cs
  408fcc:	46b3      	movcs	fp, r6
  408fce:	4298      	cmp	r0, r3
  408fd0:	465f      	mov	r7, fp
  408fd2:	d904      	bls.n	408fde <__sfvwrite_r+0x13e>
  408fd4:	68a3      	ldr	r3, [r4, #8]
  408fd6:	4413      	add	r3, r2
  408fd8:	459b      	cmp	fp, r3
  408fda:	f300 80a6 	bgt.w	40912a <__sfvwrite_r+0x28a>
  408fde:	4593      	cmp	fp, r2
  408fe0:	db4b      	blt.n	40907a <__sfvwrite_r+0x1da>
  408fe2:	4613      	mov	r3, r2
  408fe4:	6a67      	ldr	r7, [r4, #36]	; 0x24
  408fe6:	69e1      	ldr	r1, [r4, #28]
  408fe8:	9800      	ldr	r0, [sp, #0]
  408fea:	462a      	mov	r2, r5
  408fec:	47b8      	blx	r7
  408fee:	1e07      	subs	r7, r0, #0
  408ff0:	ddd4      	ble.n	408f9c <__sfvwrite_r+0xfc>
  408ff2:	ebb9 0907 	subs.w	r9, r9, r7
  408ff6:	d0cc      	beq.n	408f92 <__sfvwrite_r+0xf2>
  408ff8:	2001      	movs	r0, #1
  408ffa:	f8da 3008 	ldr.w	r3, [sl, #8]
  408ffe:	1bdb      	subs	r3, r3, r7
  409000:	443d      	add	r5, r7
  409002:	1bf6      	subs	r6, r6, r7
  409004:	f8ca 3008 	str.w	r3, [sl, #8]
  409008:	2b00      	cmp	r3, #0
  40900a:	f43f af78 	beq.w	408efe <__sfvwrite_r+0x5e>
  40900e:	2e00      	cmp	r6, #0
  409010:	d1d5      	bne.n	408fbe <__sfvwrite_r+0x11e>
  409012:	f108 0308 	add.w	r3, r8, #8
  409016:	e913 0060 	ldmdb	r3, {r5, r6}
  40901a:	4698      	mov	r8, r3
  40901c:	3308      	adds	r3, #8
  40901e:	2e00      	cmp	r6, #0
  409020:	d0f9      	beq.n	409016 <__sfvwrite_r+0x176>
  409022:	4632      	mov	r2, r6
  409024:	210a      	movs	r1, #10
  409026:	4628      	mov	r0, r5
  409028:	f000 f982 	bl	409330 <memchr>
  40902c:	2800      	cmp	r0, #0
  40902e:	f000 80a1 	beq.w	409174 <__sfvwrite_r+0x2d4>
  409032:	3001      	adds	r0, #1
  409034:	eba0 0905 	sub.w	r9, r0, r5
  409038:	e7c2      	b.n	408fc0 <__sfvwrite_r+0x120>
  40903a:	6820      	ldr	r0, [r4, #0]
  40903c:	6923      	ldr	r3, [r4, #16]
  40903e:	4298      	cmp	r0, r3
  409040:	d802      	bhi.n	409048 <__sfvwrite_r+0x1a8>
  409042:	6963      	ldr	r3, [r4, #20]
  409044:	429f      	cmp	r7, r3
  409046:	d25d      	bcs.n	409104 <__sfvwrite_r+0x264>
  409048:	45b8      	cmp	r8, r7
  40904a:	bf28      	it	cs
  40904c:	46b8      	movcs	r8, r7
  40904e:	4642      	mov	r2, r8
  409050:	4649      	mov	r1, r9
  409052:	f000 f9bd 	bl	4093d0 <memmove>
  409056:	68a3      	ldr	r3, [r4, #8]
  409058:	6822      	ldr	r2, [r4, #0]
  40905a:	eba3 0308 	sub.w	r3, r3, r8
  40905e:	4442      	add	r2, r8
  409060:	60a3      	str	r3, [r4, #8]
  409062:	6022      	str	r2, [r4, #0]
  409064:	b10b      	cbz	r3, 40906a <__sfvwrite_r+0x1ca>
  409066:	46c2      	mov	sl, r8
  409068:	e779      	b.n	408f5e <__sfvwrite_r+0xbe>
  40906a:	4621      	mov	r1, r4
  40906c:	9800      	ldr	r0, [sp, #0]
  40906e:	f7ff fcb3 	bl	4089d8 <_fflush_r>
  409072:	2800      	cmp	r0, #0
  409074:	d192      	bne.n	408f9c <__sfvwrite_r+0xfc>
  409076:	46c2      	mov	sl, r8
  409078:	e771      	b.n	408f5e <__sfvwrite_r+0xbe>
  40907a:	465a      	mov	r2, fp
  40907c:	4629      	mov	r1, r5
  40907e:	f000 f9a7 	bl	4093d0 <memmove>
  409082:	68a2      	ldr	r2, [r4, #8]
  409084:	6823      	ldr	r3, [r4, #0]
  409086:	eba2 020b 	sub.w	r2, r2, fp
  40908a:	445b      	add	r3, fp
  40908c:	60a2      	str	r2, [r4, #8]
  40908e:	6023      	str	r3, [r4, #0]
  409090:	e7af      	b.n	408ff2 <__sfvwrite_r+0x152>
  409092:	6820      	ldr	r0, [r4, #0]
  409094:	46b8      	mov	r8, r7
  409096:	46ba      	mov	sl, r7
  409098:	46bb      	mov	fp, r7
  40909a:	e755      	b.n	408f48 <__sfvwrite_r+0xa8>
  40909c:	6962      	ldr	r2, [r4, #20]
  40909e:	6820      	ldr	r0, [r4, #0]
  4090a0:	6921      	ldr	r1, [r4, #16]
  4090a2:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  4090a6:	eba0 0a01 	sub.w	sl, r0, r1
  4090aa:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  4090ae:	f10a 0001 	add.w	r0, sl, #1
  4090b2:	ea4f 0868 	mov.w	r8, r8, asr #1
  4090b6:	4438      	add	r0, r7
  4090b8:	4540      	cmp	r0, r8
  4090ba:	4642      	mov	r2, r8
  4090bc:	bf84      	itt	hi
  4090be:	4680      	movhi	r8, r0
  4090c0:	4642      	movhi	r2, r8
  4090c2:	055b      	lsls	r3, r3, #21
  4090c4:	d544      	bpl.n	409150 <__sfvwrite_r+0x2b0>
  4090c6:	4611      	mov	r1, r2
  4090c8:	9800      	ldr	r0, [sp, #0]
  4090ca:	f7fd ff99 	bl	407000 <_malloc_r>
  4090ce:	4683      	mov	fp, r0
  4090d0:	2800      	cmp	r0, #0
  4090d2:	d055      	beq.n	409180 <__sfvwrite_r+0x2e0>
  4090d4:	4652      	mov	r2, sl
  4090d6:	6921      	ldr	r1, [r4, #16]
  4090d8:	f7fe fa42 	bl	407560 <memcpy>
  4090dc:	89a3      	ldrh	r3, [r4, #12]
  4090de:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  4090e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4090e6:	81a3      	strh	r3, [r4, #12]
  4090e8:	eb0b 000a 	add.w	r0, fp, sl
  4090ec:	eba8 030a 	sub.w	r3, r8, sl
  4090f0:	f8c4 b010 	str.w	fp, [r4, #16]
  4090f4:	f8c4 8014 	str.w	r8, [r4, #20]
  4090f8:	6020      	str	r0, [r4, #0]
  4090fa:	60a3      	str	r3, [r4, #8]
  4090fc:	46b8      	mov	r8, r7
  4090fe:	46ba      	mov	sl, r7
  409100:	46bb      	mov	fp, r7
  409102:	e721      	b.n	408f48 <__sfvwrite_r+0xa8>
  409104:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  409108:	42b9      	cmp	r1, r7
  40910a:	bf28      	it	cs
  40910c:	4639      	movcs	r1, r7
  40910e:	464a      	mov	r2, r9
  409110:	fb91 f1f3 	sdiv	r1, r1, r3
  409114:	9800      	ldr	r0, [sp, #0]
  409116:	6a66      	ldr	r6, [r4, #36]	; 0x24
  409118:	fb03 f301 	mul.w	r3, r3, r1
  40911c:	69e1      	ldr	r1, [r4, #28]
  40911e:	47b0      	blx	r6
  409120:	f1b0 0a00 	subs.w	sl, r0, #0
  409124:	f73f af1b 	bgt.w	408f5e <__sfvwrite_r+0xbe>
  409128:	e738      	b.n	408f9c <__sfvwrite_r+0xfc>
  40912a:	461a      	mov	r2, r3
  40912c:	4629      	mov	r1, r5
  40912e:	9301      	str	r3, [sp, #4]
  409130:	f000 f94e 	bl	4093d0 <memmove>
  409134:	6822      	ldr	r2, [r4, #0]
  409136:	9b01      	ldr	r3, [sp, #4]
  409138:	9800      	ldr	r0, [sp, #0]
  40913a:	441a      	add	r2, r3
  40913c:	6022      	str	r2, [r4, #0]
  40913e:	4621      	mov	r1, r4
  409140:	f7ff fc4a 	bl	4089d8 <_fflush_r>
  409144:	9b01      	ldr	r3, [sp, #4]
  409146:	2800      	cmp	r0, #0
  409148:	f47f af28 	bne.w	408f9c <__sfvwrite_r+0xfc>
  40914c:	461f      	mov	r7, r3
  40914e:	e750      	b.n	408ff2 <__sfvwrite_r+0x152>
  409150:	9800      	ldr	r0, [sp, #0]
  409152:	f000 f9a1 	bl	409498 <_realloc_r>
  409156:	4683      	mov	fp, r0
  409158:	2800      	cmp	r0, #0
  40915a:	d1c5      	bne.n	4090e8 <__sfvwrite_r+0x248>
  40915c:	9d00      	ldr	r5, [sp, #0]
  40915e:	6921      	ldr	r1, [r4, #16]
  409160:	4628      	mov	r0, r5
  409162:	f7ff fdb7 	bl	408cd4 <_free_r>
  409166:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40916a:	220c      	movs	r2, #12
  40916c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  409170:	602a      	str	r2, [r5, #0]
  409172:	e715      	b.n	408fa0 <__sfvwrite_r+0x100>
  409174:	f106 0901 	add.w	r9, r6, #1
  409178:	e722      	b.n	408fc0 <__sfvwrite_r+0x120>
  40917a:	f04f 30ff 	mov.w	r0, #4294967295
  40917e:	e6bf      	b.n	408f00 <__sfvwrite_r+0x60>
  409180:	9a00      	ldr	r2, [sp, #0]
  409182:	230c      	movs	r3, #12
  409184:	6013      	str	r3, [r2, #0]
  409186:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40918a:	e709      	b.n	408fa0 <__sfvwrite_r+0x100>
  40918c:	7ffffc00 	.word	0x7ffffc00

00409190 <_fwalk_reent>:
  409190:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  409194:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  409198:	d01f      	beq.n	4091da <_fwalk_reent+0x4a>
  40919a:	4688      	mov	r8, r1
  40919c:	4606      	mov	r6, r0
  40919e:	f04f 0900 	mov.w	r9, #0
  4091a2:	687d      	ldr	r5, [r7, #4]
  4091a4:	68bc      	ldr	r4, [r7, #8]
  4091a6:	3d01      	subs	r5, #1
  4091a8:	d411      	bmi.n	4091ce <_fwalk_reent+0x3e>
  4091aa:	89a3      	ldrh	r3, [r4, #12]
  4091ac:	2b01      	cmp	r3, #1
  4091ae:	f105 35ff 	add.w	r5, r5, #4294967295
  4091b2:	d908      	bls.n	4091c6 <_fwalk_reent+0x36>
  4091b4:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  4091b8:	3301      	adds	r3, #1
  4091ba:	4621      	mov	r1, r4
  4091bc:	4630      	mov	r0, r6
  4091be:	d002      	beq.n	4091c6 <_fwalk_reent+0x36>
  4091c0:	47c0      	blx	r8
  4091c2:	ea49 0900 	orr.w	r9, r9, r0
  4091c6:	1c6b      	adds	r3, r5, #1
  4091c8:	f104 0468 	add.w	r4, r4, #104	; 0x68
  4091cc:	d1ed      	bne.n	4091aa <_fwalk_reent+0x1a>
  4091ce:	683f      	ldr	r7, [r7, #0]
  4091d0:	2f00      	cmp	r7, #0
  4091d2:	d1e6      	bne.n	4091a2 <_fwalk_reent+0x12>
  4091d4:	4648      	mov	r0, r9
  4091d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4091da:	46b9      	mov	r9, r7
  4091dc:	4648      	mov	r0, r9
  4091de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4091e2:	bf00      	nop

004091e4 <__locale_mb_cur_max>:
  4091e4:	4b04      	ldr	r3, [pc, #16]	; (4091f8 <__locale_mb_cur_max+0x14>)
  4091e6:	4a05      	ldr	r2, [pc, #20]	; (4091fc <__locale_mb_cur_max+0x18>)
  4091e8:	681b      	ldr	r3, [r3, #0]
  4091ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  4091ec:	2b00      	cmp	r3, #0
  4091ee:	bf08      	it	eq
  4091f0:	4613      	moveq	r3, r2
  4091f2:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  4091f6:	4770      	bx	lr
  4091f8:	2040004c 	.word	0x2040004c
  4091fc:	2040088c 	.word	0x2040088c

00409200 <__retarget_lock_init_recursive>:
  409200:	4770      	bx	lr
  409202:	bf00      	nop

00409204 <__retarget_lock_close_recursive>:
  409204:	4770      	bx	lr
  409206:	bf00      	nop

00409208 <__retarget_lock_acquire_recursive>:
  409208:	4770      	bx	lr
  40920a:	bf00      	nop

0040920c <__retarget_lock_release_recursive>:
  40920c:	4770      	bx	lr
  40920e:	bf00      	nop

00409210 <__swhatbuf_r>:
  409210:	b570      	push	{r4, r5, r6, lr}
  409212:	460c      	mov	r4, r1
  409214:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  409218:	2900      	cmp	r1, #0
  40921a:	b090      	sub	sp, #64	; 0x40
  40921c:	4615      	mov	r5, r2
  40921e:	461e      	mov	r6, r3
  409220:	db14      	blt.n	40924c <__swhatbuf_r+0x3c>
  409222:	aa01      	add	r2, sp, #4
  409224:	f000 fc9e 	bl	409b64 <_fstat_r>
  409228:	2800      	cmp	r0, #0
  40922a:	db0f      	blt.n	40924c <__swhatbuf_r+0x3c>
  40922c:	9a02      	ldr	r2, [sp, #8]
  40922e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  409232:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  409236:	fab2 f282 	clz	r2, r2
  40923a:	0952      	lsrs	r2, r2, #5
  40923c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  409240:	f44f 6000 	mov.w	r0, #2048	; 0x800
  409244:	6032      	str	r2, [r6, #0]
  409246:	602b      	str	r3, [r5, #0]
  409248:	b010      	add	sp, #64	; 0x40
  40924a:	bd70      	pop	{r4, r5, r6, pc}
  40924c:	89a2      	ldrh	r2, [r4, #12]
  40924e:	2300      	movs	r3, #0
  409250:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  409254:	6033      	str	r3, [r6, #0]
  409256:	d004      	beq.n	409262 <__swhatbuf_r+0x52>
  409258:	2240      	movs	r2, #64	; 0x40
  40925a:	4618      	mov	r0, r3
  40925c:	602a      	str	r2, [r5, #0]
  40925e:	b010      	add	sp, #64	; 0x40
  409260:	bd70      	pop	{r4, r5, r6, pc}
  409262:	f44f 6380 	mov.w	r3, #1024	; 0x400
  409266:	602b      	str	r3, [r5, #0]
  409268:	b010      	add	sp, #64	; 0x40
  40926a:	bd70      	pop	{r4, r5, r6, pc}

0040926c <__smakebuf_r>:
  40926c:	898a      	ldrh	r2, [r1, #12]
  40926e:	0792      	lsls	r2, r2, #30
  409270:	460b      	mov	r3, r1
  409272:	d506      	bpl.n	409282 <__smakebuf_r+0x16>
  409274:	f101 0243 	add.w	r2, r1, #67	; 0x43
  409278:	2101      	movs	r1, #1
  40927a:	601a      	str	r2, [r3, #0]
  40927c:	611a      	str	r2, [r3, #16]
  40927e:	6159      	str	r1, [r3, #20]
  409280:	4770      	bx	lr
  409282:	b5f0      	push	{r4, r5, r6, r7, lr}
  409284:	b083      	sub	sp, #12
  409286:	ab01      	add	r3, sp, #4
  409288:	466a      	mov	r2, sp
  40928a:	460c      	mov	r4, r1
  40928c:	4606      	mov	r6, r0
  40928e:	f7ff ffbf 	bl	409210 <__swhatbuf_r>
  409292:	9900      	ldr	r1, [sp, #0]
  409294:	4605      	mov	r5, r0
  409296:	4630      	mov	r0, r6
  409298:	f7fd feb2 	bl	407000 <_malloc_r>
  40929c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4092a0:	b1d8      	cbz	r0, 4092da <__smakebuf_r+0x6e>
  4092a2:	9a01      	ldr	r2, [sp, #4]
  4092a4:	4f15      	ldr	r7, [pc, #84]	; (4092fc <__smakebuf_r+0x90>)
  4092a6:	9900      	ldr	r1, [sp, #0]
  4092a8:	63f7      	str	r7, [r6, #60]	; 0x3c
  4092aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4092ae:	81a3      	strh	r3, [r4, #12]
  4092b0:	6020      	str	r0, [r4, #0]
  4092b2:	6120      	str	r0, [r4, #16]
  4092b4:	6161      	str	r1, [r4, #20]
  4092b6:	b91a      	cbnz	r2, 4092c0 <__smakebuf_r+0x54>
  4092b8:	432b      	orrs	r3, r5
  4092ba:	81a3      	strh	r3, [r4, #12]
  4092bc:	b003      	add	sp, #12
  4092be:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4092c0:	4630      	mov	r0, r6
  4092c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4092c6:	f000 fc61 	bl	409b8c <_isatty_r>
  4092ca:	b1a0      	cbz	r0, 4092f6 <__smakebuf_r+0x8a>
  4092cc:	89a3      	ldrh	r3, [r4, #12]
  4092ce:	f023 0303 	bic.w	r3, r3, #3
  4092d2:	f043 0301 	orr.w	r3, r3, #1
  4092d6:	b21b      	sxth	r3, r3
  4092d8:	e7ee      	b.n	4092b8 <__smakebuf_r+0x4c>
  4092da:	059a      	lsls	r2, r3, #22
  4092dc:	d4ee      	bmi.n	4092bc <__smakebuf_r+0x50>
  4092de:	f023 0303 	bic.w	r3, r3, #3
  4092e2:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4092e6:	f043 0302 	orr.w	r3, r3, #2
  4092ea:	2101      	movs	r1, #1
  4092ec:	81a3      	strh	r3, [r4, #12]
  4092ee:	6022      	str	r2, [r4, #0]
  4092f0:	6122      	str	r2, [r4, #16]
  4092f2:	6161      	str	r1, [r4, #20]
  4092f4:	e7e2      	b.n	4092bc <__smakebuf_r+0x50>
  4092f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4092fa:	e7dd      	b.n	4092b8 <__smakebuf_r+0x4c>
  4092fc:	00408a2d 	.word	0x00408a2d

00409300 <__ascii_mbtowc>:
  409300:	b082      	sub	sp, #8
  409302:	b149      	cbz	r1, 409318 <__ascii_mbtowc+0x18>
  409304:	b15a      	cbz	r2, 40931e <__ascii_mbtowc+0x1e>
  409306:	b16b      	cbz	r3, 409324 <__ascii_mbtowc+0x24>
  409308:	7813      	ldrb	r3, [r2, #0]
  40930a:	600b      	str	r3, [r1, #0]
  40930c:	7812      	ldrb	r2, [r2, #0]
  40930e:	1c10      	adds	r0, r2, #0
  409310:	bf18      	it	ne
  409312:	2001      	movne	r0, #1
  409314:	b002      	add	sp, #8
  409316:	4770      	bx	lr
  409318:	a901      	add	r1, sp, #4
  40931a:	2a00      	cmp	r2, #0
  40931c:	d1f3      	bne.n	409306 <__ascii_mbtowc+0x6>
  40931e:	4610      	mov	r0, r2
  409320:	b002      	add	sp, #8
  409322:	4770      	bx	lr
  409324:	f06f 0001 	mvn.w	r0, #1
  409328:	e7f4      	b.n	409314 <__ascii_mbtowc+0x14>
  40932a:	bf00      	nop
  40932c:	0000      	movs	r0, r0
	...

00409330 <memchr>:
  409330:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  409334:	2a10      	cmp	r2, #16
  409336:	db2b      	blt.n	409390 <memchr+0x60>
  409338:	f010 0f07 	tst.w	r0, #7
  40933c:	d008      	beq.n	409350 <memchr+0x20>
  40933e:	f810 3b01 	ldrb.w	r3, [r0], #1
  409342:	3a01      	subs	r2, #1
  409344:	428b      	cmp	r3, r1
  409346:	d02d      	beq.n	4093a4 <memchr+0x74>
  409348:	f010 0f07 	tst.w	r0, #7
  40934c:	b342      	cbz	r2, 4093a0 <memchr+0x70>
  40934e:	d1f6      	bne.n	40933e <memchr+0xe>
  409350:	b4f0      	push	{r4, r5, r6, r7}
  409352:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  409356:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40935a:	f022 0407 	bic.w	r4, r2, #7
  40935e:	f07f 0700 	mvns.w	r7, #0
  409362:	2300      	movs	r3, #0
  409364:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  409368:	3c08      	subs	r4, #8
  40936a:	ea85 0501 	eor.w	r5, r5, r1
  40936e:	ea86 0601 	eor.w	r6, r6, r1
  409372:	fa85 f547 	uadd8	r5, r5, r7
  409376:	faa3 f587 	sel	r5, r3, r7
  40937a:	fa86 f647 	uadd8	r6, r6, r7
  40937e:	faa5 f687 	sel	r6, r5, r7
  409382:	b98e      	cbnz	r6, 4093a8 <memchr+0x78>
  409384:	d1ee      	bne.n	409364 <memchr+0x34>
  409386:	bcf0      	pop	{r4, r5, r6, r7}
  409388:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40938c:	f002 0207 	and.w	r2, r2, #7
  409390:	b132      	cbz	r2, 4093a0 <memchr+0x70>
  409392:	f810 3b01 	ldrb.w	r3, [r0], #1
  409396:	3a01      	subs	r2, #1
  409398:	ea83 0301 	eor.w	r3, r3, r1
  40939c:	b113      	cbz	r3, 4093a4 <memchr+0x74>
  40939e:	d1f8      	bne.n	409392 <memchr+0x62>
  4093a0:	2000      	movs	r0, #0
  4093a2:	4770      	bx	lr
  4093a4:	3801      	subs	r0, #1
  4093a6:	4770      	bx	lr
  4093a8:	2d00      	cmp	r5, #0
  4093aa:	bf06      	itte	eq
  4093ac:	4635      	moveq	r5, r6
  4093ae:	3803      	subeq	r0, #3
  4093b0:	3807      	subne	r0, #7
  4093b2:	f015 0f01 	tst.w	r5, #1
  4093b6:	d107      	bne.n	4093c8 <memchr+0x98>
  4093b8:	3001      	adds	r0, #1
  4093ba:	f415 7f80 	tst.w	r5, #256	; 0x100
  4093be:	bf02      	ittt	eq
  4093c0:	3001      	addeq	r0, #1
  4093c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  4093c6:	3001      	addeq	r0, #1
  4093c8:	bcf0      	pop	{r4, r5, r6, r7}
  4093ca:	3801      	subs	r0, #1
  4093cc:	4770      	bx	lr
  4093ce:	bf00      	nop

004093d0 <memmove>:
  4093d0:	4288      	cmp	r0, r1
  4093d2:	b5f0      	push	{r4, r5, r6, r7, lr}
  4093d4:	d90d      	bls.n	4093f2 <memmove+0x22>
  4093d6:	188b      	adds	r3, r1, r2
  4093d8:	4298      	cmp	r0, r3
  4093da:	d20a      	bcs.n	4093f2 <memmove+0x22>
  4093dc:	1884      	adds	r4, r0, r2
  4093de:	2a00      	cmp	r2, #0
  4093e0:	d051      	beq.n	409486 <memmove+0xb6>
  4093e2:	4622      	mov	r2, r4
  4093e4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4093e8:	f802 4d01 	strb.w	r4, [r2, #-1]!
  4093ec:	4299      	cmp	r1, r3
  4093ee:	d1f9      	bne.n	4093e4 <memmove+0x14>
  4093f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4093f2:	2a0f      	cmp	r2, #15
  4093f4:	d948      	bls.n	409488 <memmove+0xb8>
  4093f6:	ea41 0300 	orr.w	r3, r1, r0
  4093fa:	079b      	lsls	r3, r3, #30
  4093fc:	d146      	bne.n	40948c <memmove+0xbc>
  4093fe:	f100 0410 	add.w	r4, r0, #16
  409402:	f101 0310 	add.w	r3, r1, #16
  409406:	4615      	mov	r5, r2
  409408:	f853 6c10 	ldr.w	r6, [r3, #-16]
  40940c:	f844 6c10 	str.w	r6, [r4, #-16]
  409410:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  409414:	f844 6c0c 	str.w	r6, [r4, #-12]
  409418:	f853 6c08 	ldr.w	r6, [r3, #-8]
  40941c:	f844 6c08 	str.w	r6, [r4, #-8]
  409420:	3d10      	subs	r5, #16
  409422:	f853 6c04 	ldr.w	r6, [r3, #-4]
  409426:	f844 6c04 	str.w	r6, [r4, #-4]
  40942a:	2d0f      	cmp	r5, #15
  40942c:	f103 0310 	add.w	r3, r3, #16
  409430:	f104 0410 	add.w	r4, r4, #16
  409434:	d8e8      	bhi.n	409408 <memmove+0x38>
  409436:	f1a2 0310 	sub.w	r3, r2, #16
  40943a:	f023 030f 	bic.w	r3, r3, #15
  40943e:	f002 0e0f 	and.w	lr, r2, #15
  409442:	3310      	adds	r3, #16
  409444:	f1be 0f03 	cmp.w	lr, #3
  409448:	4419      	add	r1, r3
  40944a:	4403      	add	r3, r0
  40944c:	d921      	bls.n	409492 <memmove+0xc2>
  40944e:	1f1e      	subs	r6, r3, #4
  409450:	460d      	mov	r5, r1
  409452:	4674      	mov	r4, lr
  409454:	3c04      	subs	r4, #4
  409456:	f855 7b04 	ldr.w	r7, [r5], #4
  40945a:	f846 7f04 	str.w	r7, [r6, #4]!
  40945e:	2c03      	cmp	r4, #3
  409460:	d8f8      	bhi.n	409454 <memmove+0x84>
  409462:	f1ae 0404 	sub.w	r4, lr, #4
  409466:	f024 0403 	bic.w	r4, r4, #3
  40946a:	3404      	adds	r4, #4
  40946c:	4421      	add	r1, r4
  40946e:	4423      	add	r3, r4
  409470:	f002 0203 	and.w	r2, r2, #3
  409474:	b162      	cbz	r2, 409490 <memmove+0xc0>
  409476:	3b01      	subs	r3, #1
  409478:	440a      	add	r2, r1
  40947a:	f811 4b01 	ldrb.w	r4, [r1], #1
  40947e:	f803 4f01 	strb.w	r4, [r3, #1]!
  409482:	428a      	cmp	r2, r1
  409484:	d1f9      	bne.n	40947a <memmove+0xaa>
  409486:	bdf0      	pop	{r4, r5, r6, r7, pc}
  409488:	4603      	mov	r3, r0
  40948a:	e7f3      	b.n	409474 <memmove+0xa4>
  40948c:	4603      	mov	r3, r0
  40948e:	e7f2      	b.n	409476 <memmove+0xa6>
  409490:	bdf0      	pop	{r4, r5, r6, r7, pc}
  409492:	4672      	mov	r2, lr
  409494:	e7ee      	b.n	409474 <memmove+0xa4>
  409496:	bf00      	nop

00409498 <_realloc_r>:
  409498:	2900      	cmp	r1, #0
  40949a:	f000 8095 	beq.w	4095c8 <_realloc_r+0x130>
  40949e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4094a2:	460d      	mov	r5, r1
  4094a4:	4616      	mov	r6, r2
  4094a6:	b083      	sub	sp, #12
  4094a8:	4680      	mov	r8, r0
  4094aa:	f106 070b 	add.w	r7, r6, #11
  4094ae:	f7fe f93f 	bl	407730 <__malloc_lock>
  4094b2:	f855 ec04 	ldr.w	lr, [r5, #-4]
  4094b6:	2f16      	cmp	r7, #22
  4094b8:	f02e 0403 	bic.w	r4, lr, #3
  4094bc:	f1a5 0908 	sub.w	r9, r5, #8
  4094c0:	d83c      	bhi.n	40953c <_realloc_r+0xa4>
  4094c2:	2210      	movs	r2, #16
  4094c4:	4617      	mov	r7, r2
  4094c6:	42be      	cmp	r6, r7
  4094c8:	d83d      	bhi.n	409546 <_realloc_r+0xae>
  4094ca:	4294      	cmp	r4, r2
  4094cc:	da43      	bge.n	409556 <_realloc_r+0xbe>
  4094ce:	4bc4      	ldr	r3, [pc, #784]	; (4097e0 <_realloc_r+0x348>)
  4094d0:	6899      	ldr	r1, [r3, #8]
  4094d2:	eb09 0004 	add.w	r0, r9, r4
  4094d6:	4288      	cmp	r0, r1
  4094d8:	f000 80b4 	beq.w	409644 <_realloc_r+0x1ac>
  4094dc:	6843      	ldr	r3, [r0, #4]
  4094de:	f023 0101 	bic.w	r1, r3, #1
  4094e2:	4401      	add	r1, r0
  4094e4:	6849      	ldr	r1, [r1, #4]
  4094e6:	07c9      	lsls	r1, r1, #31
  4094e8:	d54c      	bpl.n	409584 <_realloc_r+0xec>
  4094ea:	f01e 0f01 	tst.w	lr, #1
  4094ee:	f000 809b 	beq.w	409628 <_realloc_r+0x190>
  4094f2:	4631      	mov	r1, r6
  4094f4:	4640      	mov	r0, r8
  4094f6:	f7fd fd83 	bl	407000 <_malloc_r>
  4094fa:	4606      	mov	r6, r0
  4094fc:	2800      	cmp	r0, #0
  4094fe:	d03a      	beq.n	409576 <_realloc_r+0xde>
  409500:	f855 3c04 	ldr.w	r3, [r5, #-4]
  409504:	f023 0301 	bic.w	r3, r3, #1
  409508:	444b      	add	r3, r9
  40950a:	f1a0 0208 	sub.w	r2, r0, #8
  40950e:	429a      	cmp	r2, r3
  409510:	f000 8121 	beq.w	409756 <_realloc_r+0x2be>
  409514:	1f22      	subs	r2, r4, #4
  409516:	2a24      	cmp	r2, #36	; 0x24
  409518:	f200 8107 	bhi.w	40972a <_realloc_r+0x292>
  40951c:	2a13      	cmp	r2, #19
  40951e:	f200 80db 	bhi.w	4096d8 <_realloc_r+0x240>
  409522:	4603      	mov	r3, r0
  409524:	462a      	mov	r2, r5
  409526:	6811      	ldr	r1, [r2, #0]
  409528:	6019      	str	r1, [r3, #0]
  40952a:	6851      	ldr	r1, [r2, #4]
  40952c:	6059      	str	r1, [r3, #4]
  40952e:	6892      	ldr	r2, [r2, #8]
  409530:	609a      	str	r2, [r3, #8]
  409532:	4629      	mov	r1, r5
  409534:	4640      	mov	r0, r8
  409536:	f7ff fbcd 	bl	408cd4 <_free_r>
  40953a:	e01c      	b.n	409576 <_realloc_r+0xde>
  40953c:	f027 0707 	bic.w	r7, r7, #7
  409540:	2f00      	cmp	r7, #0
  409542:	463a      	mov	r2, r7
  409544:	dabf      	bge.n	4094c6 <_realloc_r+0x2e>
  409546:	2600      	movs	r6, #0
  409548:	230c      	movs	r3, #12
  40954a:	4630      	mov	r0, r6
  40954c:	f8c8 3000 	str.w	r3, [r8]
  409550:	b003      	add	sp, #12
  409552:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409556:	462e      	mov	r6, r5
  409558:	1be3      	subs	r3, r4, r7
  40955a:	2b0f      	cmp	r3, #15
  40955c:	d81e      	bhi.n	40959c <_realloc_r+0x104>
  40955e:	f8d9 3004 	ldr.w	r3, [r9, #4]
  409562:	f003 0301 	and.w	r3, r3, #1
  409566:	4323      	orrs	r3, r4
  409568:	444c      	add	r4, r9
  40956a:	f8c9 3004 	str.w	r3, [r9, #4]
  40956e:	6863      	ldr	r3, [r4, #4]
  409570:	f043 0301 	orr.w	r3, r3, #1
  409574:	6063      	str	r3, [r4, #4]
  409576:	4640      	mov	r0, r8
  409578:	f7fe f8e0 	bl	40773c <__malloc_unlock>
  40957c:	4630      	mov	r0, r6
  40957e:	b003      	add	sp, #12
  409580:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409584:	f023 0303 	bic.w	r3, r3, #3
  409588:	18e1      	adds	r1, r4, r3
  40958a:	4291      	cmp	r1, r2
  40958c:	db1f      	blt.n	4095ce <_realloc_r+0x136>
  40958e:	68c3      	ldr	r3, [r0, #12]
  409590:	6882      	ldr	r2, [r0, #8]
  409592:	462e      	mov	r6, r5
  409594:	60d3      	str	r3, [r2, #12]
  409596:	460c      	mov	r4, r1
  409598:	609a      	str	r2, [r3, #8]
  40959a:	e7dd      	b.n	409558 <_realloc_r+0xc0>
  40959c:	f8d9 2004 	ldr.w	r2, [r9, #4]
  4095a0:	eb09 0107 	add.w	r1, r9, r7
  4095a4:	f002 0201 	and.w	r2, r2, #1
  4095a8:	444c      	add	r4, r9
  4095aa:	f043 0301 	orr.w	r3, r3, #1
  4095ae:	4317      	orrs	r7, r2
  4095b0:	f8c9 7004 	str.w	r7, [r9, #4]
  4095b4:	604b      	str	r3, [r1, #4]
  4095b6:	6863      	ldr	r3, [r4, #4]
  4095b8:	f043 0301 	orr.w	r3, r3, #1
  4095bc:	3108      	adds	r1, #8
  4095be:	6063      	str	r3, [r4, #4]
  4095c0:	4640      	mov	r0, r8
  4095c2:	f7ff fb87 	bl	408cd4 <_free_r>
  4095c6:	e7d6      	b.n	409576 <_realloc_r+0xde>
  4095c8:	4611      	mov	r1, r2
  4095ca:	f7fd bd19 	b.w	407000 <_malloc_r>
  4095ce:	f01e 0f01 	tst.w	lr, #1
  4095d2:	d18e      	bne.n	4094f2 <_realloc_r+0x5a>
  4095d4:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4095d8:	eba9 0a01 	sub.w	sl, r9, r1
  4095dc:	f8da 1004 	ldr.w	r1, [sl, #4]
  4095e0:	f021 0103 	bic.w	r1, r1, #3
  4095e4:	440b      	add	r3, r1
  4095e6:	4423      	add	r3, r4
  4095e8:	4293      	cmp	r3, r2
  4095ea:	db25      	blt.n	409638 <_realloc_r+0x1a0>
  4095ec:	68c2      	ldr	r2, [r0, #12]
  4095ee:	6881      	ldr	r1, [r0, #8]
  4095f0:	4656      	mov	r6, sl
  4095f2:	60ca      	str	r2, [r1, #12]
  4095f4:	6091      	str	r1, [r2, #8]
  4095f6:	f8da 100c 	ldr.w	r1, [sl, #12]
  4095fa:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4095fe:	1f22      	subs	r2, r4, #4
  409600:	2a24      	cmp	r2, #36	; 0x24
  409602:	60c1      	str	r1, [r0, #12]
  409604:	6088      	str	r0, [r1, #8]
  409606:	f200 8094 	bhi.w	409732 <_realloc_r+0x29a>
  40960a:	2a13      	cmp	r2, #19
  40960c:	d96f      	bls.n	4096ee <_realloc_r+0x256>
  40960e:	6829      	ldr	r1, [r5, #0]
  409610:	f8ca 1008 	str.w	r1, [sl, #8]
  409614:	6869      	ldr	r1, [r5, #4]
  409616:	f8ca 100c 	str.w	r1, [sl, #12]
  40961a:	2a1b      	cmp	r2, #27
  40961c:	f200 80a2 	bhi.w	409764 <_realloc_r+0x2cc>
  409620:	3508      	adds	r5, #8
  409622:	f10a 0210 	add.w	r2, sl, #16
  409626:	e063      	b.n	4096f0 <_realloc_r+0x258>
  409628:	f855 3c08 	ldr.w	r3, [r5, #-8]
  40962c:	eba9 0a03 	sub.w	sl, r9, r3
  409630:	f8da 1004 	ldr.w	r1, [sl, #4]
  409634:	f021 0103 	bic.w	r1, r1, #3
  409638:	1863      	adds	r3, r4, r1
  40963a:	4293      	cmp	r3, r2
  40963c:	f6ff af59 	blt.w	4094f2 <_realloc_r+0x5a>
  409640:	4656      	mov	r6, sl
  409642:	e7d8      	b.n	4095f6 <_realloc_r+0x15e>
  409644:	6841      	ldr	r1, [r0, #4]
  409646:	f021 0b03 	bic.w	fp, r1, #3
  40964a:	44a3      	add	fp, r4
  40964c:	f107 0010 	add.w	r0, r7, #16
  409650:	4583      	cmp	fp, r0
  409652:	da56      	bge.n	409702 <_realloc_r+0x26a>
  409654:	f01e 0f01 	tst.w	lr, #1
  409658:	f47f af4b 	bne.w	4094f2 <_realloc_r+0x5a>
  40965c:	f855 1c08 	ldr.w	r1, [r5, #-8]
  409660:	eba9 0a01 	sub.w	sl, r9, r1
  409664:	f8da 1004 	ldr.w	r1, [sl, #4]
  409668:	f021 0103 	bic.w	r1, r1, #3
  40966c:	448b      	add	fp, r1
  40966e:	4558      	cmp	r0, fp
  409670:	dce2      	bgt.n	409638 <_realloc_r+0x1a0>
  409672:	4656      	mov	r6, sl
  409674:	f8da 100c 	ldr.w	r1, [sl, #12]
  409678:	f856 0f08 	ldr.w	r0, [r6, #8]!
  40967c:	1f22      	subs	r2, r4, #4
  40967e:	2a24      	cmp	r2, #36	; 0x24
  409680:	60c1      	str	r1, [r0, #12]
  409682:	6088      	str	r0, [r1, #8]
  409684:	f200 808f 	bhi.w	4097a6 <_realloc_r+0x30e>
  409688:	2a13      	cmp	r2, #19
  40968a:	f240 808a 	bls.w	4097a2 <_realloc_r+0x30a>
  40968e:	6829      	ldr	r1, [r5, #0]
  409690:	f8ca 1008 	str.w	r1, [sl, #8]
  409694:	6869      	ldr	r1, [r5, #4]
  409696:	f8ca 100c 	str.w	r1, [sl, #12]
  40969a:	2a1b      	cmp	r2, #27
  40969c:	f200 808a 	bhi.w	4097b4 <_realloc_r+0x31c>
  4096a0:	3508      	adds	r5, #8
  4096a2:	f10a 0210 	add.w	r2, sl, #16
  4096a6:	6829      	ldr	r1, [r5, #0]
  4096a8:	6011      	str	r1, [r2, #0]
  4096aa:	6869      	ldr	r1, [r5, #4]
  4096ac:	6051      	str	r1, [r2, #4]
  4096ae:	68a9      	ldr	r1, [r5, #8]
  4096b0:	6091      	str	r1, [r2, #8]
  4096b2:	eb0a 0107 	add.w	r1, sl, r7
  4096b6:	ebab 0207 	sub.w	r2, fp, r7
  4096ba:	f042 0201 	orr.w	r2, r2, #1
  4096be:	6099      	str	r1, [r3, #8]
  4096c0:	604a      	str	r2, [r1, #4]
  4096c2:	f8da 3004 	ldr.w	r3, [sl, #4]
  4096c6:	f003 0301 	and.w	r3, r3, #1
  4096ca:	431f      	orrs	r7, r3
  4096cc:	4640      	mov	r0, r8
  4096ce:	f8ca 7004 	str.w	r7, [sl, #4]
  4096d2:	f7fe f833 	bl	40773c <__malloc_unlock>
  4096d6:	e751      	b.n	40957c <_realloc_r+0xe4>
  4096d8:	682b      	ldr	r3, [r5, #0]
  4096da:	6003      	str	r3, [r0, #0]
  4096dc:	686b      	ldr	r3, [r5, #4]
  4096de:	6043      	str	r3, [r0, #4]
  4096e0:	2a1b      	cmp	r2, #27
  4096e2:	d82d      	bhi.n	409740 <_realloc_r+0x2a8>
  4096e4:	f100 0308 	add.w	r3, r0, #8
  4096e8:	f105 0208 	add.w	r2, r5, #8
  4096ec:	e71b      	b.n	409526 <_realloc_r+0x8e>
  4096ee:	4632      	mov	r2, r6
  4096f0:	6829      	ldr	r1, [r5, #0]
  4096f2:	6011      	str	r1, [r2, #0]
  4096f4:	6869      	ldr	r1, [r5, #4]
  4096f6:	6051      	str	r1, [r2, #4]
  4096f8:	68a9      	ldr	r1, [r5, #8]
  4096fa:	6091      	str	r1, [r2, #8]
  4096fc:	461c      	mov	r4, r3
  4096fe:	46d1      	mov	r9, sl
  409700:	e72a      	b.n	409558 <_realloc_r+0xc0>
  409702:	eb09 0107 	add.w	r1, r9, r7
  409706:	ebab 0b07 	sub.w	fp, fp, r7
  40970a:	f04b 0201 	orr.w	r2, fp, #1
  40970e:	6099      	str	r1, [r3, #8]
  409710:	604a      	str	r2, [r1, #4]
  409712:	f855 3c04 	ldr.w	r3, [r5, #-4]
  409716:	f003 0301 	and.w	r3, r3, #1
  40971a:	431f      	orrs	r7, r3
  40971c:	4640      	mov	r0, r8
  40971e:	f845 7c04 	str.w	r7, [r5, #-4]
  409722:	f7fe f80b 	bl	40773c <__malloc_unlock>
  409726:	462e      	mov	r6, r5
  409728:	e728      	b.n	40957c <_realloc_r+0xe4>
  40972a:	4629      	mov	r1, r5
  40972c:	f7ff fe50 	bl	4093d0 <memmove>
  409730:	e6ff      	b.n	409532 <_realloc_r+0x9a>
  409732:	4629      	mov	r1, r5
  409734:	4630      	mov	r0, r6
  409736:	461c      	mov	r4, r3
  409738:	46d1      	mov	r9, sl
  40973a:	f7ff fe49 	bl	4093d0 <memmove>
  40973e:	e70b      	b.n	409558 <_realloc_r+0xc0>
  409740:	68ab      	ldr	r3, [r5, #8]
  409742:	6083      	str	r3, [r0, #8]
  409744:	68eb      	ldr	r3, [r5, #12]
  409746:	60c3      	str	r3, [r0, #12]
  409748:	2a24      	cmp	r2, #36	; 0x24
  40974a:	d017      	beq.n	40977c <_realloc_r+0x2e4>
  40974c:	f100 0310 	add.w	r3, r0, #16
  409750:	f105 0210 	add.w	r2, r5, #16
  409754:	e6e7      	b.n	409526 <_realloc_r+0x8e>
  409756:	f850 3c04 	ldr.w	r3, [r0, #-4]
  40975a:	f023 0303 	bic.w	r3, r3, #3
  40975e:	441c      	add	r4, r3
  409760:	462e      	mov	r6, r5
  409762:	e6f9      	b.n	409558 <_realloc_r+0xc0>
  409764:	68a9      	ldr	r1, [r5, #8]
  409766:	f8ca 1010 	str.w	r1, [sl, #16]
  40976a:	68e9      	ldr	r1, [r5, #12]
  40976c:	f8ca 1014 	str.w	r1, [sl, #20]
  409770:	2a24      	cmp	r2, #36	; 0x24
  409772:	d00c      	beq.n	40978e <_realloc_r+0x2f6>
  409774:	3510      	adds	r5, #16
  409776:	f10a 0218 	add.w	r2, sl, #24
  40977a:	e7b9      	b.n	4096f0 <_realloc_r+0x258>
  40977c:	692b      	ldr	r3, [r5, #16]
  40977e:	6103      	str	r3, [r0, #16]
  409780:	696b      	ldr	r3, [r5, #20]
  409782:	6143      	str	r3, [r0, #20]
  409784:	f105 0218 	add.w	r2, r5, #24
  409788:	f100 0318 	add.w	r3, r0, #24
  40978c:	e6cb      	b.n	409526 <_realloc_r+0x8e>
  40978e:	692a      	ldr	r2, [r5, #16]
  409790:	f8ca 2018 	str.w	r2, [sl, #24]
  409794:	696a      	ldr	r2, [r5, #20]
  409796:	f8ca 201c 	str.w	r2, [sl, #28]
  40979a:	3518      	adds	r5, #24
  40979c:	f10a 0220 	add.w	r2, sl, #32
  4097a0:	e7a6      	b.n	4096f0 <_realloc_r+0x258>
  4097a2:	4632      	mov	r2, r6
  4097a4:	e77f      	b.n	4096a6 <_realloc_r+0x20e>
  4097a6:	4629      	mov	r1, r5
  4097a8:	4630      	mov	r0, r6
  4097aa:	9301      	str	r3, [sp, #4]
  4097ac:	f7ff fe10 	bl	4093d0 <memmove>
  4097b0:	9b01      	ldr	r3, [sp, #4]
  4097b2:	e77e      	b.n	4096b2 <_realloc_r+0x21a>
  4097b4:	68a9      	ldr	r1, [r5, #8]
  4097b6:	f8ca 1010 	str.w	r1, [sl, #16]
  4097ba:	68e9      	ldr	r1, [r5, #12]
  4097bc:	f8ca 1014 	str.w	r1, [sl, #20]
  4097c0:	2a24      	cmp	r2, #36	; 0x24
  4097c2:	d003      	beq.n	4097cc <_realloc_r+0x334>
  4097c4:	3510      	adds	r5, #16
  4097c6:	f10a 0218 	add.w	r2, sl, #24
  4097ca:	e76c      	b.n	4096a6 <_realloc_r+0x20e>
  4097cc:	692a      	ldr	r2, [r5, #16]
  4097ce:	f8ca 2018 	str.w	r2, [sl, #24]
  4097d2:	696a      	ldr	r2, [r5, #20]
  4097d4:	f8ca 201c 	str.w	r2, [sl, #28]
  4097d8:	3518      	adds	r5, #24
  4097da:	f10a 0220 	add.w	r2, sl, #32
  4097de:	e762      	b.n	4096a6 <_realloc_r+0x20e>
  4097e0:	20400478 	.word	0x20400478

004097e4 <__sread>:
  4097e4:	b510      	push	{r4, lr}
  4097e6:	460c      	mov	r4, r1
  4097e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4097ec:	f000 f9f6 	bl	409bdc <_read_r>
  4097f0:	2800      	cmp	r0, #0
  4097f2:	db03      	blt.n	4097fc <__sread+0x18>
  4097f4:	6d23      	ldr	r3, [r4, #80]	; 0x50
  4097f6:	4403      	add	r3, r0
  4097f8:	6523      	str	r3, [r4, #80]	; 0x50
  4097fa:	bd10      	pop	{r4, pc}
  4097fc:	89a3      	ldrh	r3, [r4, #12]
  4097fe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  409802:	81a3      	strh	r3, [r4, #12]
  409804:	bd10      	pop	{r4, pc}
  409806:	bf00      	nop

00409808 <__swrite>:
  409808:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40980c:	4616      	mov	r6, r2
  40980e:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  409812:	461f      	mov	r7, r3
  409814:	05d3      	lsls	r3, r2, #23
  409816:	460c      	mov	r4, r1
  409818:	4605      	mov	r5, r0
  40981a:	d507      	bpl.n	40982c <__swrite+0x24>
  40981c:	2200      	movs	r2, #0
  40981e:	2302      	movs	r3, #2
  409820:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  409824:	f000 f9c4 	bl	409bb0 <_lseek_r>
  409828:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40982c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  409830:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  409834:	81a2      	strh	r2, [r4, #12]
  409836:	463b      	mov	r3, r7
  409838:	4632      	mov	r2, r6
  40983a:	4628      	mov	r0, r5
  40983c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  409840:	f000 b8a4 	b.w	40998c <_write_r>

00409844 <__sseek>:
  409844:	b510      	push	{r4, lr}
  409846:	460c      	mov	r4, r1
  409848:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40984c:	f000 f9b0 	bl	409bb0 <_lseek_r>
  409850:	89a3      	ldrh	r3, [r4, #12]
  409852:	1c42      	adds	r2, r0, #1
  409854:	bf0e      	itee	eq
  409856:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  40985a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  40985e:	6520      	strne	r0, [r4, #80]	; 0x50
  409860:	81a3      	strh	r3, [r4, #12]
  409862:	bd10      	pop	{r4, pc}

00409864 <__sclose>:
  409864:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  409868:	f000 b908 	b.w	409a7c <_close_r>

0040986c <__swbuf_r>:
  40986c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40986e:	460d      	mov	r5, r1
  409870:	4614      	mov	r4, r2
  409872:	4606      	mov	r6, r0
  409874:	b110      	cbz	r0, 40987c <__swbuf_r+0x10>
  409876:	6b83      	ldr	r3, [r0, #56]	; 0x38
  409878:	2b00      	cmp	r3, #0
  40987a:	d04b      	beq.n	409914 <__swbuf_r+0xa8>
  40987c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  409880:	69a3      	ldr	r3, [r4, #24]
  409882:	60a3      	str	r3, [r4, #8]
  409884:	b291      	uxth	r1, r2
  409886:	0708      	lsls	r0, r1, #28
  409888:	d539      	bpl.n	4098fe <__swbuf_r+0x92>
  40988a:	6923      	ldr	r3, [r4, #16]
  40988c:	2b00      	cmp	r3, #0
  40988e:	d036      	beq.n	4098fe <__swbuf_r+0x92>
  409890:	b2ed      	uxtb	r5, r5
  409892:	0489      	lsls	r1, r1, #18
  409894:	462f      	mov	r7, r5
  409896:	d515      	bpl.n	4098c4 <__swbuf_r+0x58>
  409898:	6822      	ldr	r2, [r4, #0]
  40989a:	6961      	ldr	r1, [r4, #20]
  40989c:	1ad3      	subs	r3, r2, r3
  40989e:	428b      	cmp	r3, r1
  4098a0:	da1c      	bge.n	4098dc <__swbuf_r+0x70>
  4098a2:	3301      	adds	r3, #1
  4098a4:	68a1      	ldr	r1, [r4, #8]
  4098a6:	1c50      	adds	r0, r2, #1
  4098a8:	3901      	subs	r1, #1
  4098aa:	60a1      	str	r1, [r4, #8]
  4098ac:	6020      	str	r0, [r4, #0]
  4098ae:	7015      	strb	r5, [r2, #0]
  4098b0:	6962      	ldr	r2, [r4, #20]
  4098b2:	429a      	cmp	r2, r3
  4098b4:	d01a      	beq.n	4098ec <__swbuf_r+0x80>
  4098b6:	89a3      	ldrh	r3, [r4, #12]
  4098b8:	07db      	lsls	r3, r3, #31
  4098ba:	d501      	bpl.n	4098c0 <__swbuf_r+0x54>
  4098bc:	2d0a      	cmp	r5, #10
  4098be:	d015      	beq.n	4098ec <__swbuf_r+0x80>
  4098c0:	4638      	mov	r0, r7
  4098c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4098c4:	6e61      	ldr	r1, [r4, #100]	; 0x64
  4098c6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4098ca:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  4098ce:	81a2      	strh	r2, [r4, #12]
  4098d0:	6822      	ldr	r2, [r4, #0]
  4098d2:	6661      	str	r1, [r4, #100]	; 0x64
  4098d4:	6961      	ldr	r1, [r4, #20]
  4098d6:	1ad3      	subs	r3, r2, r3
  4098d8:	428b      	cmp	r3, r1
  4098da:	dbe2      	blt.n	4098a2 <__swbuf_r+0x36>
  4098dc:	4621      	mov	r1, r4
  4098de:	4630      	mov	r0, r6
  4098e0:	f7ff f87a 	bl	4089d8 <_fflush_r>
  4098e4:	b940      	cbnz	r0, 4098f8 <__swbuf_r+0x8c>
  4098e6:	6822      	ldr	r2, [r4, #0]
  4098e8:	2301      	movs	r3, #1
  4098ea:	e7db      	b.n	4098a4 <__swbuf_r+0x38>
  4098ec:	4621      	mov	r1, r4
  4098ee:	4630      	mov	r0, r6
  4098f0:	f7ff f872 	bl	4089d8 <_fflush_r>
  4098f4:	2800      	cmp	r0, #0
  4098f6:	d0e3      	beq.n	4098c0 <__swbuf_r+0x54>
  4098f8:	f04f 37ff 	mov.w	r7, #4294967295
  4098fc:	e7e0      	b.n	4098c0 <__swbuf_r+0x54>
  4098fe:	4621      	mov	r1, r4
  409900:	4630      	mov	r0, r6
  409902:	f7fe ff55 	bl	4087b0 <__swsetup_r>
  409906:	2800      	cmp	r0, #0
  409908:	d1f6      	bne.n	4098f8 <__swbuf_r+0x8c>
  40990a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40990e:	6923      	ldr	r3, [r4, #16]
  409910:	b291      	uxth	r1, r2
  409912:	e7bd      	b.n	409890 <__swbuf_r+0x24>
  409914:	f7ff f8b8 	bl	408a88 <__sinit>
  409918:	e7b0      	b.n	40987c <__swbuf_r+0x10>
  40991a:	bf00      	nop

0040991c <_wcrtomb_r>:
  40991c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40991e:	4606      	mov	r6, r0
  409920:	b085      	sub	sp, #20
  409922:	461f      	mov	r7, r3
  409924:	b189      	cbz	r1, 40994a <_wcrtomb_r+0x2e>
  409926:	4c10      	ldr	r4, [pc, #64]	; (409968 <_wcrtomb_r+0x4c>)
  409928:	4d10      	ldr	r5, [pc, #64]	; (40996c <_wcrtomb_r+0x50>)
  40992a:	6824      	ldr	r4, [r4, #0]
  40992c:	6b64      	ldr	r4, [r4, #52]	; 0x34
  40992e:	2c00      	cmp	r4, #0
  409930:	bf08      	it	eq
  409932:	462c      	moveq	r4, r5
  409934:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  409938:	47a0      	blx	r4
  40993a:	1c43      	adds	r3, r0, #1
  40993c:	d103      	bne.n	409946 <_wcrtomb_r+0x2a>
  40993e:	2200      	movs	r2, #0
  409940:	238a      	movs	r3, #138	; 0x8a
  409942:	603a      	str	r2, [r7, #0]
  409944:	6033      	str	r3, [r6, #0]
  409946:	b005      	add	sp, #20
  409948:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40994a:	460c      	mov	r4, r1
  40994c:	4906      	ldr	r1, [pc, #24]	; (409968 <_wcrtomb_r+0x4c>)
  40994e:	4a07      	ldr	r2, [pc, #28]	; (40996c <_wcrtomb_r+0x50>)
  409950:	6809      	ldr	r1, [r1, #0]
  409952:	6b49      	ldr	r1, [r1, #52]	; 0x34
  409954:	2900      	cmp	r1, #0
  409956:	bf08      	it	eq
  409958:	4611      	moveq	r1, r2
  40995a:	4622      	mov	r2, r4
  40995c:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  409960:	a901      	add	r1, sp, #4
  409962:	47a0      	blx	r4
  409964:	e7e9      	b.n	40993a <_wcrtomb_r+0x1e>
  409966:	bf00      	nop
  409968:	2040004c 	.word	0x2040004c
  40996c:	2040088c 	.word	0x2040088c

00409970 <__ascii_wctomb>:
  409970:	b121      	cbz	r1, 40997c <__ascii_wctomb+0xc>
  409972:	2aff      	cmp	r2, #255	; 0xff
  409974:	d804      	bhi.n	409980 <__ascii_wctomb+0x10>
  409976:	700a      	strb	r2, [r1, #0]
  409978:	2001      	movs	r0, #1
  40997a:	4770      	bx	lr
  40997c:	4608      	mov	r0, r1
  40997e:	4770      	bx	lr
  409980:	238a      	movs	r3, #138	; 0x8a
  409982:	6003      	str	r3, [r0, #0]
  409984:	f04f 30ff 	mov.w	r0, #4294967295
  409988:	4770      	bx	lr
  40998a:	bf00      	nop

0040998c <_write_r>:
  40998c:	b570      	push	{r4, r5, r6, lr}
  40998e:	460d      	mov	r5, r1
  409990:	4c08      	ldr	r4, [pc, #32]	; (4099b4 <_write_r+0x28>)
  409992:	4611      	mov	r1, r2
  409994:	4606      	mov	r6, r0
  409996:	461a      	mov	r2, r3
  409998:	4628      	mov	r0, r5
  40999a:	2300      	movs	r3, #0
  40999c:	6023      	str	r3, [r4, #0]
  40999e:	f7f7 fd0f 	bl	4013c0 <_write>
  4099a2:	1c43      	adds	r3, r0, #1
  4099a4:	d000      	beq.n	4099a8 <_write_r+0x1c>
  4099a6:	bd70      	pop	{r4, r5, r6, pc}
  4099a8:	6823      	ldr	r3, [r4, #0]
  4099aa:	2b00      	cmp	r3, #0
  4099ac:	d0fb      	beq.n	4099a6 <_write_r+0x1a>
  4099ae:	6033      	str	r3, [r6, #0]
  4099b0:	bd70      	pop	{r4, r5, r6, pc}
  4099b2:	bf00      	nop
  4099b4:	204011c8 	.word	0x204011c8

004099b8 <__register_exitproc>:
  4099b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4099bc:	4d2c      	ldr	r5, [pc, #176]	; (409a70 <__register_exitproc+0xb8>)
  4099be:	4606      	mov	r6, r0
  4099c0:	6828      	ldr	r0, [r5, #0]
  4099c2:	4698      	mov	r8, r3
  4099c4:	460f      	mov	r7, r1
  4099c6:	4691      	mov	r9, r2
  4099c8:	f7ff fc1e 	bl	409208 <__retarget_lock_acquire_recursive>
  4099cc:	4b29      	ldr	r3, [pc, #164]	; (409a74 <__register_exitproc+0xbc>)
  4099ce:	681c      	ldr	r4, [r3, #0]
  4099d0:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  4099d4:	2b00      	cmp	r3, #0
  4099d6:	d03e      	beq.n	409a56 <__register_exitproc+0x9e>
  4099d8:	685a      	ldr	r2, [r3, #4]
  4099da:	2a1f      	cmp	r2, #31
  4099dc:	dc1c      	bgt.n	409a18 <__register_exitproc+0x60>
  4099de:	f102 0e01 	add.w	lr, r2, #1
  4099e2:	b176      	cbz	r6, 409a02 <__register_exitproc+0x4a>
  4099e4:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  4099e8:	2401      	movs	r4, #1
  4099ea:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  4099ee:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  4099f2:	4094      	lsls	r4, r2
  4099f4:	4320      	orrs	r0, r4
  4099f6:	2e02      	cmp	r6, #2
  4099f8:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  4099fc:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  409a00:	d023      	beq.n	409a4a <__register_exitproc+0x92>
  409a02:	3202      	adds	r2, #2
  409a04:	f8c3 e004 	str.w	lr, [r3, #4]
  409a08:	6828      	ldr	r0, [r5, #0]
  409a0a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  409a0e:	f7ff fbfd 	bl	40920c <__retarget_lock_release_recursive>
  409a12:	2000      	movs	r0, #0
  409a14:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  409a18:	4b17      	ldr	r3, [pc, #92]	; (409a78 <__register_exitproc+0xc0>)
  409a1a:	b30b      	cbz	r3, 409a60 <__register_exitproc+0xa8>
  409a1c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  409a20:	f7fd fade 	bl	406fe0 <malloc>
  409a24:	4603      	mov	r3, r0
  409a26:	b1d8      	cbz	r0, 409a60 <__register_exitproc+0xa8>
  409a28:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  409a2c:	6002      	str	r2, [r0, #0]
  409a2e:	2100      	movs	r1, #0
  409a30:	6041      	str	r1, [r0, #4]
  409a32:	460a      	mov	r2, r1
  409a34:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  409a38:	f04f 0e01 	mov.w	lr, #1
  409a3c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  409a40:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  409a44:	2e00      	cmp	r6, #0
  409a46:	d0dc      	beq.n	409a02 <__register_exitproc+0x4a>
  409a48:	e7cc      	b.n	4099e4 <__register_exitproc+0x2c>
  409a4a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  409a4e:	430c      	orrs	r4, r1
  409a50:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  409a54:	e7d5      	b.n	409a02 <__register_exitproc+0x4a>
  409a56:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  409a5a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  409a5e:	e7bb      	b.n	4099d8 <__register_exitproc+0x20>
  409a60:	6828      	ldr	r0, [r5, #0]
  409a62:	f7ff fbd3 	bl	40920c <__retarget_lock_release_recursive>
  409a66:	f04f 30ff 	mov.w	r0, #4294967295
  409a6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  409a6e:	bf00      	nop
  409a70:	20400888 	.word	0x20400888
  409a74:	0040b240 	.word	0x0040b240
  409a78:	00406fe1 	.word	0x00406fe1

00409a7c <_close_r>:
  409a7c:	b538      	push	{r3, r4, r5, lr}
  409a7e:	4c07      	ldr	r4, [pc, #28]	; (409a9c <_close_r+0x20>)
  409a80:	2300      	movs	r3, #0
  409a82:	4605      	mov	r5, r0
  409a84:	4608      	mov	r0, r1
  409a86:	6023      	str	r3, [r4, #0]
  409a88:	f7f9 f8a8 	bl	402bdc <_close>
  409a8c:	1c43      	adds	r3, r0, #1
  409a8e:	d000      	beq.n	409a92 <_close_r+0x16>
  409a90:	bd38      	pop	{r3, r4, r5, pc}
  409a92:	6823      	ldr	r3, [r4, #0]
  409a94:	2b00      	cmp	r3, #0
  409a96:	d0fb      	beq.n	409a90 <_close_r+0x14>
  409a98:	602b      	str	r3, [r5, #0]
  409a9a:	bd38      	pop	{r3, r4, r5, pc}
  409a9c:	204011c8 	.word	0x204011c8

00409aa0 <_fclose_r>:
  409aa0:	b570      	push	{r4, r5, r6, lr}
  409aa2:	b159      	cbz	r1, 409abc <_fclose_r+0x1c>
  409aa4:	4605      	mov	r5, r0
  409aa6:	460c      	mov	r4, r1
  409aa8:	b110      	cbz	r0, 409ab0 <_fclose_r+0x10>
  409aaa:	6b83      	ldr	r3, [r0, #56]	; 0x38
  409aac:	2b00      	cmp	r3, #0
  409aae:	d03c      	beq.n	409b2a <_fclose_r+0x8a>
  409ab0:	6e63      	ldr	r3, [r4, #100]	; 0x64
  409ab2:	07d8      	lsls	r0, r3, #31
  409ab4:	d505      	bpl.n	409ac2 <_fclose_r+0x22>
  409ab6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  409aba:	b92b      	cbnz	r3, 409ac8 <_fclose_r+0x28>
  409abc:	2600      	movs	r6, #0
  409abe:	4630      	mov	r0, r6
  409ac0:	bd70      	pop	{r4, r5, r6, pc}
  409ac2:	89a3      	ldrh	r3, [r4, #12]
  409ac4:	0599      	lsls	r1, r3, #22
  409ac6:	d53c      	bpl.n	409b42 <_fclose_r+0xa2>
  409ac8:	4621      	mov	r1, r4
  409aca:	4628      	mov	r0, r5
  409acc:	f7fe fee4 	bl	408898 <__sflush_r>
  409ad0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  409ad2:	4606      	mov	r6, r0
  409ad4:	b133      	cbz	r3, 409ae4 <_fclose_r+0x44>
  409ad6:	69e1      	ldr	r1, [r4, #28]
  409ad8:	4628      	mov	r0, r5
  409ada:	4798      	blx	r3
  409adc:	2800      	cmp	r0, #0
  409ade:	bfb8      	it	lt
  409ae0:	f04f 36ff 	movlt.w	r6, #4294967295
  409ae4:	89a3      	ldrh	r3, [r4, #12]
  409ae6:	061a      	lsls	r2, r3, #24
  409ae8:	d422      	bmi.n	409b30 <_fclose_r+0x90>
  409aea:	6b21      	ldr	r1, [r4, #48]	; 0x30
  409aec:	b141      	cbz	r1, 409b00 <_fclose_r+0x60>
  409aee:	f104 0340 	add.w	r3, r4, #64	; 0x40
  409af2:	4299      	cmp	r1, r3
  409af4:	d002      	beq.n	409afc <_fclose_r+0x5c>
  409af6:	4628      	mov	r0, r5
  409af8:	f7ff f8ec 	bl	408cd4 <_free_r>
  409afc:	2300      	movs	r3, #0
  409afe:	6323      	str	r3, [r4, #48]	; 0x30
  409b00:	6c61      	ldr	r1, [r4, #68]	; 0x44
  409b02:	b121      	cbz	r1, 409b0e <_fclose_r+0x6e>
  409b04:	4628      	mov	r0, r5
  409b06:	f7ff f8e5 	bl	408cd4 <_free_r>
  409b0a:	2300      	movs	r3, #0
  409b0c:	6463      	str	r3, [r4, #68]	; 0x44
  409b0e:	f7fe ffe7 	bl	408ae0 <__sfp_lock_acquire>
  409b12:	6e63      	ldr	r3, [r4, #100]	; 0x64
  409b14:	2200      	movs	r2, #0
  409b16:	07db      	lsls	r3, r3, #31
  409b18:	81a2      	strh	r2, [r4, #12]
  409b1a:	d50e      	bpl.n	409b3a <_fclose_r+0x9a>
  409b1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  409b1e:	f7ff fb71 	bl	409204 <__retarget_lock_close_recursive>
  409b22:	f7fe ffe3 	bl	408aec <__sfp_lock_release>
  409b26:	4630      	mov	r0, r6
  409b28:	bd70      	pop	{r4, r5, r6, pc}
  409b2a:	f7fe ffad 	bl	408a88 <__sinit>
  409b2e:	e7bf      	b.n	409ab0 <_fclose_r+0x10>
  409b30:	6921      	ldr	r1, [r4, #16]
  409b32:	4628      	mov	r0, r5
  409b34:	f7ff f8ce 	bl	408cd4 <_free_r>
  409b38:	e7d7      	b.n	409aea <_fclose_r+0x4a>
  409b3a:	6da0      	ldr	r0, [r4, #88]	; 0x58
  409b3c:	f7ff fb66 	bl	40920c <__retarget_lock_release_recursive>
  409b40:	e7ec      	b.n	409b1c <_fclose_r+0x7c>
  409b42:	6da0      	ldr	r0, [r4, #88]	; 0x58
  409b44:	f7ff fb60 	bl	409208 <__retarget_lock_acquire_recursive>
  409b48:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  409b4c:	2b00      	cmp	r3, #0
  409b4e:	d1bb      	bne.n	409ac8 <_fclose_r+0x28>
  409b50:	6e66      	ldr	r6, [r4, #100]	; 0x64
  409b52:	f016 0601 	ands.w	r6, r6, #1
  409b56:	d1b1      	bne.n	409abc <_fclose_r+0x1c>
  409b58:	6da0      	ldr	r0, [r4, #88]	; 0x58
  409b5a:	f7ff fb57 	bl	40920c <__retarget_lock_release_recursive>
  409b5e:	4630      	mov	r0, r6
  409b60:	bd70      	pop	{r4, r5, r6, pc}
  409b62:	bf00      	nop

00409b64 <_fstat_r>:
  409b64:	b538      	push	{r3, r4, r5, lr}
  409b66:	460b      	mov	r3, r1
  409b68:	4c07      	ldr	r4, [pc, #28]	; (409b88 <_fstat_r+0x24>)
  409b6a:	4605      	mov	r5, r0
  409b6c:	4611      	mov	r1, r2
  409b6e:	4618      	mov	r0, r3
  409b70:	2300      	movs	r3, #0
  409b72:	6023      	str	r3, [r4, #0]
  409b74:	f7f9 f835 	bl	402be2 <_fstat>
  409b78:	1c43      	adds	r3, r0, #1
  409b7a:	d000      	beq.n	409b7e <_fstat_r+0x1a>
  409b7c:	bd38      	pop	{r3, r4, r5, pc}
  409b7e:	6823      	ldr	r3, [r4, #0]
  409b80:	2b00      	cmp	r3, #0
  409b82:	d0fb      	beq.n	409b7c <_fstat_r+0x18>
  409b84:	602b      	str	r3, [r5, #0]
  409b86:	bd38      	pop	{r3, r4, r5, pc}
  409b88:	204011c8 	.word	0x204011c8

00409b8c <_isatty_r>:
  409b8c:	b538      	push	{r3, r4, r5, lr}
  409b8e:	4c07      	ldr	r4, [pc, #28]	; (409bac <_isatty_r+0x20>)
  409b90:	2300      	movs	r3, #0
  409b92:	4605      	mov	r5, r0
  409b94:	4608      	mov	r0, r1
  409b96:	6023      	str	r3, [r4, #0]
  409b98:	f7f9 f828 	bl	402bec <_isatty>
  409b9c:	1c43      	adds	r3, r0, #1
  409b9e:	d000      	beq.n	409ba2 <_isatty_r+0x16>
  409ba0:	bd38      	pop	{r3, r4, r5, pc}
  409ba2:	6823      	ldr	r3, [r4, #0]
  409ba4:	2b00      	cmp	r3, #0
  409ba6:	d0fb      	beq.n	409ba0 <_isatty_r+0x14>
  409ba8:	602b      	str	r3, [r5, #0]
  409baa:	bd38      	pop	{r3, r4, r5, pc}
  409bac:	204011c8 	.word	0x204011c8

00409bb0 <_lseek_r>:
  409bb0:	b570      	push	{r4, r5, r6, lr}
  409bb2:	460d      	mov	r5, r1
  409bb4:	4c08      	ldr	r4, [pc, #32]	; (409bd8 <_lseek_r+0x28>)
  409bb6:	4611      	mov	r1, r2
  409bb8:	4606      	mov	r6, r0
  409bba:	461a      	mov	r2, r3
  409bbc:	4628      	mov	r0, r5
  409bbe:	2300      	movs	r3, #0
  409bc0:	6023      	str	r3, [r4, #0]
  409bc2:	f7f9 f815 	bl	402bf0 <_lseek>
  409bc6:	1c43      	adds	r3, r0, #1
  409bc8:	d000      	beq.n	409bcc <_lseek_r+0x1c>
  409bca:	bd70      	pop	{r4, r5, r6, pc}
  409bcc:	6823      	ldr	r3, [r4, #0]
  409bce:	2b00      	cmp	r3, #0
  409bd0:	d0fb      	beq.n	409bca <_lseek_r+0x1a>
  409bd2:	6033      	str	r3, [r6, #0]
  409bd4:	bd70      	pop	{r4, r5, r6, pc}
  409bd6:	bf00      	nop
  409bd8:	204011c8 	.word	0x204011c8

00409bdc <_read_r>:
  409bdc:	b570      	push	{r4, r5, r6, lr}
  409bde:	460d      	mov	r5, r1
  409be0:	4c08      	ldr	r4, [pc, #32]	; (409c04 <_read_r+0x28>)
  409be2:	4611      	mov	r1, r2
  409be4:	4606      	mov	r6, r0
  409be6:	461a      	mov	r2, r3
  409be8:	4628      	mov	r0, r5
  409bea:	2300      	movs	r3, #0
  409bec:	6023      	str	r3, [r4, #0]
  409bee:	f7f7 fbc9 	bl	401384 <_read>
  409bf2:	1c43      	adds	r3, r0, #1
  409bf4:	d000      	beq.n	409bf8 <_read_r+0x1c>
  409bf6:	bd70      	pop	{r4, r5, r6, pc}
  409bf8:	6823      	ldr	r3, [r4, #0]
  409bfa:	2b00      	cmp	r3, #0
  409bfc:	d0fb      	beq.n	409bf6 <_read_r+0x1a>
  409bfe:	6033      	str	r3, [r6, #0]
  409c00:	bd70      	pop	{r4, r5, r6, pc}
  409c02:	bf00      	nop
  409c04:	204011c8 	.word	0x204011c8

00409c08 <__aeabi_uldivmod>:
  409c08:	b953      	cbnz	r3, 409c20 <__aeabi_uldivmod+0x18>
  409c0a:	b94a      	cbnz	r2, 409c20 <__aeabi_uldivmod+0x18>
  409c0c:	2900      	cmp	r1, #0
  409c0e:	bf08      	it	eq
  409c10:	2800      	cmpeq	r0, #0
  409c12:	bf1c      	itt	ne
  409c14:	f04f 31ff 	movne.w	r1, #4294967295
  409c18:	f04f 30ff 	movne.w	r0, #4294967295
  409c1c:	f000 b97a 	b.w	409f14 <__aeabi_idiv0>
  409c20:	f1ad 0c08 	sub.w	ip, sp, #8
  409c24:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  409c28:	f000 f806 	bl	409c38 <__udivmoddi4>
  409c2c:	f8dd e004 	ldr.w	lr, [sp, #4]
  409c30:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  409c34:	b004      	add	sp, #16
  409c36:	4770      	bx	lr

00409c38 <__udivmoddi4>:
  409c38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  409c3c:	468c      	mov	ip, r1
  409c3e:	460d      	mov	r5, r1
  409c40:	4604      	mov	r4, r0
  409c42:	9e08      	ldr	r6, [sp, #32]
  409c44:	2b00      	cmp	r3, #0
  409c46:	d151      	bne.n	409cec <__udivmoddi4+0xb4>
  409c48:	428a      	cmp	r2, r1
  409c4a:	4617      	mov	r7, r2
  409c4c:	d96d      	bls.n	409d2a <__udivmoddi4+0xf2>
  409c4e:	fab2 fe82 	clz	lr, r2
  409c52:	f1be 0f00 	cmp.w	lr, #0
  409c56:	d00b      	beq.n	409c70 <__udivmoddi4+0x38>
  409c58:	f1ce 0c20 	rsb	ip, lr, #32
  409c5c:	fa01 f50e 	lsl.w	r5, r1, lr
  409c60:	fa20 fc0c 	lsr.w	ip, r0, ip
  409c64:	fa02 f70e 	lsl.w	r7, r2, lr
  409c68:	ea4c 0c05 	orr.w	ip, ip, r5
  409c6c:	fa00 f40e 	lsl.w	r4, r0, lr
  409c70:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  409c74:	0c25      	lsrs	r5, r4, #16
  409c76:	fbbc f8fa 	udiv	r8, ip, sl
  409c7a:	fa1f f987 	uxth.w	r9, r7
  409c7e:	fb0a cc18 	mls	ip, sl, r8, ip
  409c82:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  409c86:	fb08 f309 	mul.w	r3, r8, r9
  409c8a:	42ab      	cmp	r3, r5
  409c8c:	d90a      	bls.n	409ca4 <__udivmoddi4+0x6c>
  409c8e:	19ed      	adds	r5, r5, r7
  409c90:	f108 32ff 	add.w	r2, r8, #4294967295
  409c94:	f080 8123 	bcs.w	409ede <__udivmoddi4+0x2a6>
  409c98:	42ab      	cmp	r3, r5
  409c9a:	f240 8120 	bls.w	409ede <__udivmoddi4+0x2a6>
  409c9e:	f1a8 0802 	sub.w	r8, r8, #2
  409ca2:	443d      	add	r5, r7
  409ca4:	1aed      	subs	r5, r5, r3
  409ca6:	b2a4      	uxth	r4, r4
  409ca8:	fbb5 f0fa 	udiv	r0, r5, sl
  409cac:	fb0a 5510 	mls	r5, sl, r0, r5
  409cb0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  409cb4:	fb00 f909 	mul.w	r9, r0, r9
  409cb8:	45a1      	cmp	r9, r4
  409cba:	d909      	bls.n	409cd0 <__udivmoddi4+0x98>
  409cbc:	19e4      	adds	r4, r4, r7
  409cbe:	f100 33ff 	add.w	r3, r0, #4294967295
  409cc2:	f080 810a 	bcs.w	409eda <__udivmoddi4+0x2a2>
  409cc6:	45a1      	cmp	r9, r4
  409cc8:	f240 8107 	bls.w	409eda <__udivmoddi4+0x2a2>
  409ccc:	3802      	subs	r0, #2
  409cce:	443c      	add	r4, r7
  409cd0:	eba4 0409 	sub.w	r4, r4, r9
  409cd4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  409cd8:	2100      	movs	r1, #0
  409cda:	2e00      	cmp	r6, #0
  409cdc:	d061      	beq.n	409da2 <__udivmoddi4+0x16a>
  409cde:	fa24 f40e 	lsr.w	r4, r4, lr
  409ce2:	2300      	movs	r3, #0
  409ce4:	6034      	str	r4, [r6, #0]
  409ce6:	6073      	str	r3, [r6, #4]
  409ce8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  409cec:	428b      	cmp	r3, r1
  409cee:	d907      	bls.n	409d00 <__udivmoddi4+0xc8>
  409cf0:	2e00      	cmp	r6, #0
  409cf2:	d054      	beq.n	409d9e <__udivmoddi4+0x166>
  409cf4:	2100      	movs	r1, #0
  409cf6:	e886 0021 	stmia.w	r6, {r0, r5}
  409cfa:	4608      	mov	r0, r1
  409cfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  409d00:	fab3 f183 	clz	r1, r3
  409d04:	2900      	cmp	r1, #0
  409d06:	f040 808e 	bne.w	409e26 <__udivmoddi4+0x1ee>
  409d0a:	42ab      	cmp	r3, r5
  409d0c:	d302      	bcc.n	409d14 <__udivmoddi4+0xdc>
  409d0e:	4282      	cmp	r2, r0
  409d10:	f200 80fa 	bhi.w	409f08 <__udivmoddi4+0x2d0>
  409d14:	1a84      	subs	r4, r0, r2
  409d16:	eb65 0503 	sbc.w	r5, r5, r3
  409d1a:	2001      	movs	r0, #1
  409d1c:	46ac      	mov	ip, r5
  409d1e:	2e00      	cmp	r6, #0
  409d20:	d03f      	beq.n	409da2 <__udivmoddi4+0x16a>
  409d22:	e886 1010 	stmia.w	r6, {r4, ip}
  409d26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  409d2a:	b912      	cbnz	r2, 409d32 <__udivmoddi4+0xfa>
  409d2c:	2701      	movs	r7, #1
  409d2e:	fbb7 f7f2 	udiv	r7, r7, r2
  409d32:	fab7 fe87 	clz	lr, r7
  409d36:	f1be 0f00 	cmp.w	lr, #0
  409d3a:	d134      	bne.n	409da6 <__udivmoddi4+0x16e>
  409d3c:	1beb      	subs	r3, r5, r7
  409d3e:	0c3a      	lsrs	r2, r7, #16
  409d40:	fa1f fc87 	uxth.w	ip, r7
  409d44:	2101      	movs	r1, #1
  409d46:	fbb3 f8f2 	udiv	r8, r3, r2
  409d4a:	0c25      	lsrs	r5, r4, #16
  409d4c:	fb02 3318 	mls	r3, r2, r8, r3
  409d50:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  409d54:	fb0c f308 	mul.w	r3, ip, r8
  409d58:	42ab      	cmp	r3, r5
  409d5a:	d907      	bls.n	409d6c <__udivmoddi4+0x134>
  409d5c:	19ed      	adds	r5, r5, r7
  409d5e:	f108 30ff 	add.w	r0, r8, #4294967295
  409d62:	d202      	bcs.n	409d6a <__udivmoddi4+0x132>
  409d64:	42ab      	cmp	r3, r5
  409d66:	f200 80d1 	bhi.w	409f0c <__udivmoddi4+0x2d4>
  409d6a:	4680      	mov	r8, r0
  409d6c:	1aed      	subs	r5, r5, r3
  409d6e:	b2a3      	uxth	r3, r4
  409d70:	fbb5 f0f2 	udiv	r0, r5, r2
  409d74:	fb02 5510 	mls	r5, r2, r0, r5
  409d78:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  409d7c:	fb0c fc00 	mul.w	ip, ip, r0
  409d80:	45a4      	cmp	ip, r4
  409d82:	d907      	bls.n	409d94 <__udivmoddi4+0x15c>
  409d84:	19e4      	adds	r4, r4, r7
  409d86:	f100 33ff 	add.w	r3, r0, #4294967295
  409d8a:	d202      	bcs.n	409d92 <__udivmoddi4+0x15a>
  409d8c:	45a4      	cmp	ip, r4
  409d8e:	f200 80b8 	bhi.w	409f02 <__udivmoddi4+0x2ca>
  409d92:	4618      	mov	r0, r3
  409d94:	eba4 040c 	sub.w	r4, r4, ip
  409d98:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  409d9c:	e79d      	b.n	409cda <__udivmoddi4+0xa2>
  409d9e:	4631      	mov	r1, r6
  409da0:	4630      	mov	r0, r6
  409da2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  409da6:	f1ce 0420 	rsb	r4, lr, #32
  409daa:	fa05 f30e 	lsl.w	r3, r5, lr
  409dae:	fa07 f70e 	lsl.w	r7, r7, lr
  409db2:	fa20 f804 	lsr.w	r8, r0, r4
  409db6:	0c3a      	lsrs	r2, r7, #16
  409db8:	fa25 f404 	lsr.w	r4, r5, r4
  409dbc:	ea48 0803 	orr.w	r8, r8, r3
  409dc0:	fbb4 f1f2 	udiv	r1, r4, r2
  409dc4:	ea4f 4518 	mov.w	r5, r8, lsr #16
  409dc8:	fb02 4411 	mls	r4, r2, r1, r4
  409dcc:	fa1f fc87 	uxth.w	ip, r7
  409dd0:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  409dd4:	fb01 f30c 	mul.w	r3, r1, ip
  409dd8:	42ab      	cmp	r3, r5
  409dda:	fa00 f40e 	lsl.w	r4, r0, lr
  409dde:	d909      	bls.n	409df4 <__udivmoddi4+0x1bc>
  409de0:	19ed      	adds	r5, r5, r7
  409de2:	f101 30ff 	add.w	r0, r1, #4294967295
  409de6:	f080 808a 	bcs.w	409efe <__udivmoddi4+0x2c6>
  409dea:	42ab      	cmp	r3, r5
  409dec:	f240 8087 	bls.w	409efe <__udivmoddi4+0x2c6>
  409df0:	3902      	subs	r1, #2
  409df2:	443d      	add	r5, r7
  409df4:	1aeb      	subs	r3, r5, r3
  409df6:	fa1f f588 	uxth.w	r5, r8
  409dfa:	fbb3 f0f2 	udiv	r0, r3, r2
  409dfe:	fb02 3310 	mls	r3, r2, r0, r3
  409e02:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  409e06:	fb00 f30c 	mul.w	r3, r0, ip
  409e0a:	42ab      	cmp	r3, r5
  409e0c:	d907      	bls.n	409e1e <__udivmoddi4+0x1e6>
  409e0e:	19ed      	adds	r5, r5, r7
  409e10:	f100 38ff 	add.w	r8, r0, #4294967295
  409e14:	d26f      	bcs.n	409ef6 <__udivmoddi4+0x2be>
  409e16:	42ab      	cmp	r3, r5
  409e18:	d96d      	bls.n	409ef6 <__udivmoddi4+0x2be>
  409e1a:	3802      	subs	r0, #2
  409e1c:	443d      	add	r5, r7
  409e1e:	1aeb      	subs	r3, r5, r3
  409e20:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  409e24:	e78f      	b.n	409d46 <__udivmoddi4+0x10e>
  409e26:	f1c1 0720 	rsb	r7, r1, #32
  409e2a:	fa22 f807 	lsr.w	r8, r2, r7
  409e2e:	408b      	lsls	r3, r1
  409e30:	fa05 f401 	lsl.w	r4, r5, r1
  409e34:	ea48 0303 	orr.w	r3, r8, r3
  409e38:	fa20 fe07 	lsr.w	lr, r0, r7
  409e3c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  409e40:	40fd      	lsrs	r5, r7
  409e42:	ea4e 0e04 	orr.w	lr, lr, r4
  409e46:	fbb5 f9fc 	udiv	r9, r5, ip
  409e4a:	ea4f 441e 	mov.w	r4, lr, lsr #16
  409e4e:	fb0c 5519 	mls	r5, ip, r9, r5
  409e52:	fa1f f883 	uxth.w	r8, r3
  409e56:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  409e5a:	fb09 f408 	mul.w	r4, r9, r8
  409e5e:	42ac      	cmp	r4, r5
  409e60:	fa02 f201 	lsl.w	r2, r2, r1
  409e64:	fa00 fa01 	lsl.w	sl, r0, r1
  409e68:	d908      	bls.n	409e7c <__udivmoddi4+0x244>
  409e6a:	18ed      	adds	r5, r5, r3
  409e6c:	f109 30ff 	add.w	r0, r9, #4294967295
  409e70:	d243      	bcs.n	409efa <__udivmoddi4+0x2c2>
  409e72:	42ac      	cmp	r4, r5
  409e74:	d941      	bls.n	409efa <__udivmoddi4+0x2c2>
  409e76:	f1a9 0902 	sub.w	r9, r9, #2
  409e7a:	441d      	add	r5, r3
  409e7c:	1b2d      	subs	r5, r5, r4
  409e7e:	fa1f fe8e 	uxth.w	lr, lr
  409e82:	fbb5 f0fc 	udiv	r0, r5, ip
  409e86:	fb0c 5510 	mls	r5, ip, r0, r5
  409e8a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  409e8e:	fb00 f808 	mul.w	r8, r0, r8
  409e92:	45a0      	cmp	r8, r4
  409e94:	d907      	bls.n	409ea6 <__udivmoddi4+0x26e>
  409e96:	18e4      	adds	r4, r4, r3
  409e98:	f100 35ff 	add.w	r5, r0, #4294967295
  409e9c:	d229      	bcs.n	409ef2 <__udivmoddi4+0x2ba>
  409e9e:	45a0      	cmp	r8, r4
  409ea0:	d927      	bls.n	409ef2 <__udivmoddi4+0x2ba>
  409ea2:	3802      	subs	r0, #2
  409ea4:	441c      	add	r4, r3
  409ea6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  409eaa:	eba4 0408 	sub.w	r4, r4, r8
  409eae:	fba0 8902 	umull	r8, r9, r0, r2
  409eb2:	454c      	cmp	r4, r9
  409eb4:	46c6      	mov	lr, r8
  409eb6:	464d      	mov	r5, r9
  409eb8:	d315      	bcc.n	409ee6 <__udivmoddi4+0x2ae>
  409eba:	d012      	beq.n	409ee2 <__udivmoddi4+0x2aa>
  409ebc:	b156      	cbz	r6, 409ed4 <__udivmoddi4+0x29c>
  409ebe:	ebba 030e 	subs.w	r3, sl, lr
  409ec2:	eb64 0405 	sbc.w	r4, r4, r5
  409ec6:	fa04 f707 	lsl.w	r7, r4, r7
  409eca:	40cb      	lsrs	r3, r1
  409ecc:	431f      	orrs	r7, r3
  409ece:	40cc      	lsrs	r4, r1
  409ed0:	6037      	str	r7, [r6, #0]
  409ed2:	6074      	str	r4, [r6, #4]
  409ed4:	2100      	movs	r1, #0
  409ed6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  409eda:	4618      	mov	r0, r3
  409edc:	e6f8      	b.n	409cd0 <__udivmoddi4+0x98>
  409ede:	4690      	mov	r8, r2
  409ee0:	e6e0      	b.n	409ca4 <__udivmoddi4+0x6c>
  409ee2:	45c2      	cmp	sl, r8
  409ee4:	d2ea      	bcs.n	409ebc <__udivmoddi4+0x284>
  409ee6:	ebb8 0e02 	subs.w	lr, r8, r2
  409eea:	eb69 0503 	sbc.w	r5, r9, r3
  409eee:	3801      	subs	r0, #1
  409ef0:	e7e4      	b.n	409ebc <__udivmoddi4+0x284>
  409ef2:	4628      	mov	r0, r5
  409ef4:	e7d7      	b.n	409ea6 <__udivmoddi4+0x26e>
  409ef6:	4640      	mov	r0, r8
  409ef8:	e791      	b.n	409e1e <__udivmoddi4+0x1e6>
  409efa:	4681      	mov	r9, r0
  409efc:	e7be      	b.n	409e7c <__udivmoddi4+0x244>
  409efe:	4601      	mov	r1, r0
  409f00:	e778      	b.n	409df4 <__udivmoddi4+0x1bc>
  409f02:	3802      	subs	r0, #2
  409f04:	443c      	add	r4, r7
  409f06:	e745      	b.n	409d94 <__udivmoddi4+0x15c>
  409f08:	4608      	mov	r0, r1
  409f0a:	e708      	b.n	409d1e <__udivmoddi4+0xe6>
  409f0c:	f1a8 0802 	sub.w	r8, r8, #2
  409f10:	443d      	add	r5, r7
  409f12:	e72b      	b.n	409d6c <__udivmoddi4+0x134>

00409f14 <__aeabi_idiv0>:
  409f14:	4770      	bx	lr
  409f16:	bf00      	nop

00409f18 <sysfont_glyphs>:
	...
  409f38:	0030 0030 0030 0030 0030 0030 0000 0030     0.0.0.0.0.0...0.
  409f48:	0030 0000 0000 0000 0000 0000 006c 006c     0...........l.l.
  409f58:	006c 006c 0000 0000 0000 0000 0000 0000     l.l.............
	...
  409f70:	0000 0028 0028 007c 0028 0028 007c 0028     ..(.(.|.(.(.|.(.
  409f80:	0028 0000 0000 0000 0000 0000 0010 003c     (.............<.
  409f90:	0040 0020 0010 0008 0004 0078 0010 0000     @. .......x.....
	...
  409fa8:	0000 007c 00a4 00a8 0050 0028 0054 0094     ..|.....P.(.T...
  409fb8:	0088 0000 0000 0000 0000 0000 0060 0090     ............`...
  409fc8:	0090 0090 0060 0094 0088 0088 0070 0000     ....`.......p...
	...
  409fe0:	0010 0010 0010 0000 0000 0000 0000 0000     ................
	...
  409ffc:	0008 0010 0020 0020 0020 0020 0020 0020     .... . . . . . .
  40a00c:	0010 0008 0000 0000 0000 0000 0020 0010     ............ ...
  40a01c:	0008 0008 0008 0008 0008 0008 0010 0020     .............. .
  40a02c:	0000 0000 0000 0028 0010 007c 0010 0028     ......(...|...(.
	...
  40a054:	0010 0010 0010 00fe 0010 0010 0010 0000     ................
	...
  40a07c:	0010 0030 0020 0000 0000 0000 0000 0000     ..0. ...........
  40a08c:	0000 0000 0000 007c 0000 0000 0000 0000     ......|.........
	...
  40a0b0:	0000 0030 0030 0000 0000 0000 0000 0000     ..0.0...........
  40a0c0:	0000 0008 0008 0010 0010 0020 0020 0040     .......... . .@.
  40a0d0:	0040 0000 0000 0000 0000 0000 0000 0078     @.............x.
  40a0e0:	0084 008c 0094 00a4 00c4 0084 0078 0000     ............x...
	...
  40a0f8:	0000 0010 0030 0050 0010 0010 0010 0010     ....0.P.........
  40a108:	007c 0000 0000 0000 0000 0000 0000 0070     |.............p.
  40a118:	0088 0008 0010 0020 0040 0080 00f8 0000     ...... .@.......
	...
  40a130:	0000 0070 0088 0008 0030 0008 0008 0088     ..p.....0.......
  40a140:	0070 0000 0000 0000 0000 0000 0000 0008     p...............
  40a150:	0018 0028 0048 0088 00fc 0008 0008 0000     ..(.H...........
	...
  40a168:	0000 0078 0080 0080 00f0 0008 0008 0008     ..x.............
  40a178:	00f0 0000 0000 0000 0000 0000 0000 0030     ..............0.
  40a188:	0040 0080 00f0 0088 0088 0088 0070 0000     @...........p...
	...
  40a1a0:	0000 00f8 0008 0010 0010 0020 0020 0040     .......... . .@.
  40a1b0:	0040 0000 0000 0000 0000 0000 0000 0070     @.............p.
  40a1c0:	0088 0088 0070 0088 0088 0088 0070 0000     ....p.......p...
	...
  40a1d8:	0000 0070 0088 0088 0088 0078 0008 0010     ..p.......x.....
  40a1e8:	0060 0000 0000 0000 0000 0000 0000 0000     `...............
  40a1f8:	0000 0030 0030 0000 0000 0030 0030 0000     ..0.0.....0.0...
	...
  40a214:	0000 0030 0030 0000 0000 0030 0030 0060     ..0.0.....0.0.`.
  40a224:	0040 0000 0000 0000 0000 0000 0008 0010     @...............
  40a234:	0020 0040 0020 0010 0008 0000 0000 0000      .@. ...........
	...
  40a250:	007c 0000 007c 0000 0000 0000 0000 0000     |...|...........
	...
  40a268:	0040 0020 0010 0008 0010 0020 0040 0000     @. ....... .@...
	...
  40a280:	0000 0030 0048 0008 0010 0020 0000 0000     ..0.H..... .....
  40a290:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
  40a2a0:	003c 0042 009a 00aa 00aa 00be 0080 0078     <.B...........x.
	...
  40a2b8:	0000 0010 0028 0028 0044 007c 0044 0044     ....(.(.D.|.D.D.
  40a2c8:	0044 0000 0000 0000 0000 0000 0000 00f8     D...............
  40a2d8:	0084 0084 00f8 0084 0084 0084 00f8 0000     ................
	...
  40a2f0:	0000 003c 0040 0080 0080 0080 0080 0040     ..<.@.........@.
  40a300:	003c 0000 0000 0000 0000 0000 0000 00f0     <...............
  40a310:	0088 0084 0084 0084 0084 0088 00f0 0000     ................
	...
  40a328:	0000 00f8 0080 0080 00f0 0080 0080 0080     ................
  40a338:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  40a348:	0080 0080 00f8 0080 0080 0080 0080 0000     ................
	...
  40a360:	0000 003c 0040 0080 0080 009c 0084 0044     ..<.@.........D.
  40a370:	0038 0000 0000 0000 0000 0000 0000 0088     8...............
  40a380:	0088 0088 00f8 0088 0088 0088 0088 0000     ................
	...
  40a398:	0000 00f8 0020 0020 0020 0020 0020 0020     .... . . . . . .
  40a3a8:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  40a3b8:	0008 0008 0008 0008 0008 0008 00f0 0000     ................
	...
  40a3d0:	0000 0084 0088 0090 00a0 00d0 0088 0084     ................
  40a3e0:	0084 0000 0000 0000 0000 0000 0000 0080     ................
  40a3f0:	0080 0080 0080 0080 0080 0080 00fc 0000     ................
	...
  40a408:	0000 0084 00cc 00cc 00b4 00b4 0084 0084     ................
  40a418:	0084 0000 0000 0000 0000 0000 0000 0084     ................
  40a428:	00c4 00c4 00a4 00a4 0094 0094 008c 0000     ................
	...
  40a440:	0000 0078 0084 0084 0084 0084 0084 0084     ..x.............
  40a450:	0078 0000 0000 0000 0000 0000 0000 00f8     x...............
  40a460:	0084 0084 0084 00f8 0080 0080 0080 0000     ................
	...
  40a478:	0000 0078 0084 0084 0084 0084 0084 0084     ..x.............
  40a488:	0078 0020 0018 0000 0000 0000 0000 00f8     x. .............
  40a498:	0084 0084 0084 00f8 0088 0084 0084 0000     ................
	...
  40a4b0:	0000 007c 0080 0080 0060 0018 0004 0004     ..|.....`.......
  40a4c0:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  40a4d0:	0020 0020 0020 0020 0020 0020 0020 0000      . . . . . . ...
	...
  40a4e8:	0000 0084 0084 0084 0084 0084 0084 0084     ................
  40a4f8:	0078 0000 0000 0000 0000 0000 0000 0084     x...............
  40a508:	0084 0084 0048 0048 0048 0030 0030 0000     ....H.H.H.0.0...
	...
  40a520:	0000 0088 00a8 00a8 00a8 00a8 00a8 0050     ..............P.
  40a530:	0050 0000 0000 0000 0000 0000 0000 0088     P...............
  40a540:	0088 0050 0020 0020 0050 0088 0088 0000     ..P. . .P.......
	...
  40a558:	0000 0088 0088 0088 0050 0050 0020 0020     ........P.P. . .
  40a568:	0020 0000 0000 0000 0000 0000 0000 00fc      ...............
  40a578:	0004 0008 0010 0020 0040 0080 00fc 0000     ...... .@.......
	...
  40a590:	0070 0040 0040 0040 0040 0040 0040 0040     p.@.@.@.@.@.@.@.
  40a5a0:	0040 0040 0070 0000 0000 0000 0040 0040     @.@.p.......@.@.
  40a5b0:	0020 0020 0020 0010 0010 0010 0008 0008      . . ...........
	...
  40a5c8:	0038 0008 0008 0008 0008 0008 0008 0008     8...............
  40a5d8:	0008 0008 0038 0000 0000 0000 0010 0028     ....8.........(.
  40a5e8:	0044 0000 0000 0000 0000 0000 0000 0000     D...............
	...
  40a610:	0038 0000 0000 0000 0000 0000 0000 0020     8............. .
  40a620:	0010 0000 0000 0000 0000 0000 0000 0000     ................
	...
  40a63c:	0000 0070 0008 0008 0078 0088 007c 0000     ..p.....x...|...
	...
  40a654:	0080 0080 0080 00f8 0084 0084 0084 0084     ................
  40a664:	00f8 0000 0000 0000 0000 0000 0000 0000     ................
  40a674:	0000 0078 0080 0080 0080 0080 0078 0000     ..x.........x...
	...
  40a68c:	0004 0004 0004 007c 0084 0084 0084 008c     ......|.........
  40a69c:	0074 0000 0000 0000 0000 0000 0000 0000     t...............
  40a6ac:	0000 0078 0084 00fc 0080 0080 007c 0000     ..x.........|...
	...
  40a6c4:	001c 0020 0020 00fc 0020 0020 0020 0020     .. . ... . . . .
  40a6d4:	00fc 0000 0000 0000 0000 0000 0000 0000     ................
  40a6e4:	0000 007c 0084 0084 0084 0084 007c 0004     ..|.........|...
  40a6f4:	0078 0000 0000 0000 0080 0080 0080 00b8     x...............
  40a704:	00c4 0084 0084 0084 0084 0000 0000 0000     ................
  40a714:	0000 0000 0000 0010 0000 0070 0010 0010     ..........p.....
  40a724:	0010 0010 007c 0000 0000 0000 0000 0000     ....|...........
  40a734:	0000 0008 0000 0078 0008 0008 0008 0008     ......x.........
  40a744:	0008 0008 0008 0070 0000 0000 0080 0080     ......p.........
  40a754:	0080 0088 0090 00a0 00d0 0088 0088 0000     ................
	...
  40a76c:	00e0 0020 0020 0020 0020 0020 0020 0020     .. . . . . . . .
  40a77c:	00f8 0000 0000 0000 0000 0000 0000 0000     ................
  40a78c:	0000 00a4 00fc 00a4 00a4 00a4 00a4 0000     ................
	...
  40a7a8:	0000 00b8 00c4 0084 0084 0084 0084 0000     ................
	...
  40a7c4:	0000 0078 0084 0084 0084 0084 0078 0000     ..x.........x...
	...
  40a7e0:	0000 00b8 00c4 0084 0084 0084 00f8 0080     ................
  40a7f0:	0080 0000 0000 0000 0000 0000 0000 007c     ..............|.
  40a800:	0084 0084 0084 0084 007c 0004 0004 0000     ........|.......
	...
  40a818:	0000 00d8 0060 0040 0040 0040 00f0 0000     ....`.@.@.@.....
	...
  40a834:	0000 0078 0080 0040 0030 0008 00f0 0000     ..x...@.0.......
	...
  40a850:	0020 00fc 0020 0020 0020 0020 001c 0000      ... . . . .....
	...
  40a86c:	0000 0088 0088 0088 0088 0088 007c 0000     ............|...
	...
  40a888:	0000 0084 0084 0084 0048 0048 0030 0000     ........H.H.0...
	...
  40a8a4:	0000 0088 00a8 00a8 00a8 00a8 0050 0000     ............P...
	...
  40a8c0:	0000 0088 0050 0020 0020 0050 0088 0000     ....P. . .P.....
	...
  40a8dc:	0000 0084 0084 0048 0048 0030 0010 0020     ......H.H.0... .
  40a8ec:	0040 0000 0000 0000 0000 0000 0000 00f8     @...............
  40a8fc:	0008 0010 0020 0040 00f8 0000 0000 0000     .... .@.........
  40a90c:	0000 0000 0010 0020 0020 0010 0020 0020     ...... . ... . .
  40a91c:	0010 0020 0020 0010 0000 0000 0000 0000     .. . ...........
  40a92c:	0010 0010 0010 0010 0000 0000 0010 0010     ................
  40a93c:	0010 0010 0000 0000 0000 0000 0020 0010     ............ ...
  40a94c:	0010 0020 0010 0010 0020 0010 0010 0020     .. ..... ..... .
  40a95c:	0000 0000                                   ....

0040a960 <mmc_trans_multipliers>:
  40a960:	0000 0000 000a 0000 000c 0000 000d 0000     ................
  40a970:	000f 0000 0014 0000 001a 0000 001e 0000     ................
  40a980:	0023 0000 0028 0000 002d 0000 0034 0000     #...(...-...4...
  40a990:	0037 0000 003c 0000 0046 0000 0050 0000     7...<...F...P...

0040a9a0 <sd_mmc_trans_units>:
  40a9a0:	000a 0000 0064 0000 03e8 0000 2710 0000     ....d........'..
	...

0040a9bc <sd_trans_multipliers>:
  40a9bc:	0000 0000 000a 0000 000c 0000 000d 0000     ................
  40a9cc:	000f 0000 0014 0000 0019 0000 001e 0000     ................
  40a9dc:	0023 0000 0028 0000 002d 0000 0032 0000     #...(...-...2...
  40a9ec:	0037 0000 003c 0000 0046 0000 0050 0000     7...<...F...P...

0040a9fc <LfnOfs>:
  40a9fc:	0301 0705 0e09 1210 1614 1c18 001e 0000     ................

0040aa0c <excvt.5681>:
  40aa0c:	9a80 b690 b78e 808f d3d2 d8d4 ded7 8f8e     ................
  40aa1c:	9290 e292 e399 ebea 9959 9d9a 9d9c 9f9e     ........Y.......
  40aa2c:	d6b5 e9e0 a5a5 a7a6 a9a8 abaa 21ac afae     .............!..
  40aa3c:	b1b0 b3b2 b5b4 b7b6 b9b8 bbba bdbc bfbe     ................
  40aa4c:	c1c0 c3c2 c5c4 c7c7 c9c8 cbca cdcc cfce     ................
  40aa5c:	d1d0 d3d2 d5d4 d7d6 d9d8 dbda dddc dfde     ................
  40aa6c:	e1e0 e3e2 e5e5 e7e6 e9e7 ebea eded efee     ................
  40aa7c:	f1f0 f3f2 f5f4 f7f6 f9f8 fbfa fdfc fffe     ................
  40aa8c:	2a22 3c3a 3f3e 7f7c 0000 0000 2c2b 3d3b     "*:<>?|.....+,;=
  40aa9c:	5d5b 0000                                   []..

0040aaa0 <Tbl>:
  40aaa0:	00c7 00fc 00e9 00e2 00e4 00e0 00e5 00e7     ................
  40aab0:	00ea 00eb 00e8 00ef 00ee 00ec 00c4 00c5     ................
  40aac0:	00c9 00e6 00c6 00f4 00f6 00f2 00fb 00f9     ................
  40aad0:	00ff 00d6 00dc 00f8 00a3 00d8 00d7 0192     ................
  40aae0:	00e1 00ed 00f3 00fa 00f1 00d1 00aa 00ba     ................
  40aaf0:	00bf 00ae 00ac 00bd 00bc 00a1 00ab 00bb     ................
  40ab00:	2591 2592 2593 2502 2524 00c1 00c2 00c0     .%.%.%.%$%......
  40ab10:	00a9 2563 2551 2557 255d 00a2 00a5 2510     ..c%Q%W%]%.....%
  40ab20:	2514 2534 252c 251c 2500 253c 00e3 00c3     .%4%,%.%.%<%....
  40ab30:	255a 2554 2569 2566 2560 2550 256c 00a4     Z%T%i%f%`%P%l%..
  40ab40:	00f0 00d0 00ca 00cb 00c8 0131 00cd 00ce     ..........1.....
  40ab50:	00cf 2518 250c 2588 2584 00a6 00cc 2580     ...%.%.%.%.....%
  40ab60:	00d3 00df 00d4 00d2 00f5 00d5 00b5 00fe     ................
  40ab70:	00de 00da 00db 00d9 00fd 00dd 00af 00b4     ................
  40ab80:	00ad 00b1 2017 00be 00b6 00a7 00f7 00b8     ..... ..........
  40ab90:	00b0 00a8 00b7 00b9 00b3 00b2 25a0 00a0     .............%..

0040aba0 <tbl_lower.5431>:
  40aba0:	0061 0062 0063 0064 0065 0066 0067 0068     a.b.c.d.e.f.g.h.
  40abb0:	0069 006a 006b 006c 006d 006e 006f 0070     i.j.k.l.m.n.o.p.
  40abc0:	0071 0072 0073 0074 0075 0076 0077 0078     q.r.s.t.u.v.w.x.
  40abd0:	0079 007a 00a1 00a2 00a3 00a5 00ac 00af     y.z.............
  40abe0:	00e0 00e1 00e2 00e3 00e4 00e5 00e6 00e7     ................
  40abf0:	00e8 00e9 00ea 00eb 00ec 00ed 00ee 00ef     ................
  40ac00:	00f0 00f1 00f2 00f3 00f4 00f5 00f6 00f8     ................
  40ac10:	00f9 00fa 00fb 00fc 00fd 00fe 00ff 0101     ................
  40ac20:	0103 0105 0107 0109 010b 010d 010f 0111     ................
  40ac30:	0113 0115 0117 0119 011b 011d 011f 0121     ..............!.
  40ac40:	0123 0125 0127 0129 012b 012d 012f 0131     #.%.'.).+.-./.1.
  40ac50:	0133 0135 0137 013a 013c 013e 0140 0142     3.5.7.:.<.>.@.B.
  40ac60:	0144 0146 0148 014b 014d 014f 0151 0153     D.F.H.K.M.O.Q.S.
  40ac70:	0155 0157 0159 015b 015d 015f 0161 0163     U.W.Y.[.]._.a.c.
  40ac80:	0165 0167 0169 016b 016d 016f 0171 0173     e.g.i.k.m.o.q.s.
  40ac90:	0175 0177 017a 017c 017e 0192 03b1 03b2     u.w.z.|.~.......
  40aca0:	03b3 03b4 03b5 03b6 03b7 03b8 03b9 03ba     ................
  40acb0:	03bb 03bc 03bd 03be 03bf 03c0 03c1 03c3     ................
  40acc0:	03c4 03c5 03c6 03c7 03c8 03c9 03ca 0430     ..............0.
  40acd0:	0431 0432 0433 0434 0435 0436 0437 0438     1.2.3.4.5.6.7.8.
  40ace0:	0439 043a 043b 043c 043d 043e 043f 0440     9.:.;.<.=.>.?.@.
  40acf0:	0441 0442 0443 0444 0445 0446 0447 0448     A.B.C.D.E.F.G.H.
  40ad00:	0449 044a 044b 044c 044d 044e 044f 0451     I.J.K.L.M.N.O.Q.
  40ad10:	0452 0453 0454 0455 0456 0457 0458 0459     R.S.T.U.V.W.X.Y.
  40ad20:	045a 045b 045c 045e 045f 2170 2171 2172     Z.[.\.^._.p!q!r!
  40ad30:	2173 2174 2175 2176 2177 2178 2179 217a     s!t!u!v!w!x!y!z!
  40ad40:	217b 217c 217d 217e 217f ff41 ff42 ff43     {!|!}!~!.!A.B.C.
  40ad50:	ff44 ff45 ff46 ff47 ff48 ff49 ff4a ff4b     D.E.F.G.H.I.J.K.
  40ad60:	ff4c ff4d ff4e ff4f ff50 ff51 ff52 ff53     L.M.N.O.P.Q.R.S.
  40ad70:	ff54 ff55 ff56 ff57 ff58 ff59 ff5a 0000     T.U.V.W.X.Y.Z...

0040ad80 <tbl_upper.5432>:
  40ad80:	0041 0042 0043 0044 0045 0046 0047 0048     A.B.C.D.E.F.G.H.
  40ad90:	0049 004a 004b 004c 004d 004e 004f 0050     I.J.K.L.M.N.O.P.
  40ada0:	0051 0052 0053 0054 0055 0056 0057 0058     Q.R.S.T.U.V.W.X.
  40adb0:	0059 005a 0021 ffe0 ffe1 ffe5 ffe2 ffe3     Y.Z.!...........
  40adc0:	00c0 00c1 00c2 00c3 00c4 00c5 00c6 00c7     ................
  40add0:	00c8 00c9 00ca 00cb 00cc 00cd 00ce 00cf     ................
  40ade0:	00d0 00d1 00d2 00d3 00d4 00d5 00d6 00d8     ................
  40adf0:	00d9 00da 00db 00dc 00dd 00de 0178 0100     ............x...
  40ae00:	0102 0104 0106 0108 010a 010c 010e 0110     ................
  40ae10:	0112 0114 0116 0118 011a 011c 011e 0120     .............. .
  40ae20:	0122 0124 0126 0128 012a 012c 012e 0130     ".$.&.(.*.,...0.
  40ae30:	0132 0134 0136 0139 013b 013d 013f 0141     2.4.6.9.;.=.?.A.
  40ae40:	0143 0145 0147 014a 014c 014e 0150 0152     C.E.G.J.L.N.P.R.
  40ae50:	0154 0156 0158 015a 015c 015e 0160 0162     T.V.X.Z.\.^.`.b.
  40ae60:	0164 0166 0168 016a 016c 016e 0170 0172     d.f.h.j.l.n.p.r.
  40ae70:	0174 0176 0179 017b 017d 0191 0391 0392     t.v.y.{.}.......
  40ae80:	0393 0394 0395 0396 0397 0398 0399 039a     ................
  40ae90:	039b 039c 039d 039e 039f 03a0 03a1 03a3     ................
  40aea0:	03a4 03a5 03a6 03a7 03a8 03a9 03aa 0410     ................
  40aeb0:	0411 0412 0413 0414 0415 0416 0417 0418     ................
  40aec0:	0419 041a 041b 041c 041d 041e 041f 0420     .............. .
  40aed0:	0421 0422 0423 0424 0425 0426 0427 0428     !.".#.$.%.&.'.(.
  40aee0:	0429 042a 042b 042c 042d 042e 042f 0401     ).*.+.,.-.../...
  40aef0:	0402 0403 0404 0405 0406 0407 0408 0409     ................
  40af00:	040a 040b 040c 040e 040f 2160 2161 2162     ..........`!a!b!
  40af10:	2163 2164 2165 2166 2167 2168 2169 216a     c!d!e!f!g!h!i!j!
  40af20:	216b 216c 216d 216e 216f ff21 ff22 ff23     k!l!m!n!o!!.".#.
  40af30:	ff24 ff25 ff26 ff27 ff28 ff29 ff2a ff2b     $.%.&.'.(.).*.+.
  40af40:	ff2c ff2d ff2e ff2f ff30 ff31 ff32 ff33     ,.-.../.0.1.2.3.
  40af50:	ff34 ff35 ff36 ff37 ff38 ff39 ff3a 0000     4.5.6.7.8.9.:...
  40af60:	4449 454c 0000 0000 6d54 5172 0000 0000     IDLE....TmrQ....
  40af70:	6d54 2072 7653 0063 6544 6f6d 6420 206f     Tmr Svc.Demo do 
  40af80:	6573 736e 726f 4220 454d 3832 2c30 7320     sensor BME280, s
  40af90:	6d65 6320 6c61 6269 6172 6163 216f 0a20     em calibracao! .
  40afa0:	0000 0000 6e49 6369 6169 696c 617a 646e     ....Inicializand
  40afb0:	206f 7562 2073 3269 2063 000a 6843 7069     o bus i2c ..Chip
  40afc0:	6e20 6f61 6520 636e 6e6f 7274 6461 0a6f      nao encontrado.
  40afd0:	0000 0000 6843 7069 6520 636e 6e6f 7274     ....Chip encontr
  40afe0:	6461 2c6f 6920 696e 6963 6c61 7a69 6e61     ado, inicializan
  40aff0:	6f64 7420 6d65 6570 6172 7574 6172 0a20     do temperatura .
  40b000:	0000 0000 6f6e 6f6f 0a6f 0000 4c42 0054     ....noooo...BLT.
  40b010:	4453 0000 6146 6c69 6465 7420 206f 7263     SD..Failed to cr
  40b020:	6165 6574 5320 2044 6174 6b73 0a0d 0000     eate SD task....
  40b030:	7375 6175 6972 006f 6146 6c69 6465 7420     usuario.Failed t
  40b040:	206f 7263 6165 6574 5520 5553 7420 7361     o create USU tas
  40b050:	0d6b 000a 6c50 6165 6573 7020 756c 2067     k...Please plug 
  40b060:	6e61 5320 2c44 4d20 434d 6f20 2072 4453     an SD, MMC or SD
  40b070:	4f49 6320 7261 2064 6e69 7320 6f6c 2e74     IO card in slot.
  40b080:	0d0a 0000 6143 6472 6920 736e 6174 6c6c     ....Card install
  40b090:	4620 4941 0a4c 000d 6c50 6165 6573 7520      FAIL...Please u
  40b0a0:	706e 756c 2067 6e61 2064 6572 702d 756c     nplug and re-plu
  40b0b0:	2067 6874 2065 6163 6472 0a2e 000d 0000     g the card......
  40b0c0:	6f4d 6e75 2074 6964 6b73 2820 5f66 6f6d     Mount disk (f_mo
  40b0d0:	6e75 2974 2e2e 0d2e 000a 0000 465b 4941     unt)........[FAI
  40b0e0:	5d4c 7220 7365 2520 0d64 000a 4f5b 5d4b     L] res %d...[OK]
  40b0f0:	0a0d 0000 7243 6165 6574 6120 6620 6c69     ....Create a fil
  40b100:	2065 6628 6f5f 6570 296e 2e2e 0d2e 000a     e (f_open)......
  40b110:	7257 7469 2065 6f74 7420 7365 2074 6966     Write to test fi
  40b120:	656c 2820 5f66 7570 7374 2e29 2e2e 0a0d     le (f_puts).....
  40b130:	0000 0000 6554 706d 7265 e920 2d20 0000     ....Temper . -..
  40b140:	465b 4941 5d4c 0a0d 0000 0000 6554 7473     [FAIL]......Test
  40b150:	6920 2073 7573 6363 7365 6673 6c75 0a2e      is successful..
  40b160:	000d 0000 6c50 6165 6573 7520 706e 756c     ....Please unplu
  40b170:	2067 6874 2065 6163 6472 0a2e 0a0d 0000     g the card......
  40b180:	3a30 6473 6d5f 636d 745f 7365 2e74 7874     0:sd_mmc_test.tx
  40b190:	0074 0000 696f 000a 7265 6f72 7220 6165     t...oi..erro rea
  40b1a0:	6964 476e 7420 6d65 6570 6172 7574 6572     dinG temperature
  40b1b0:	0a20 0000 5552 204e 4f4d 4544 202c 7041      ...RUN MODE, Ap
  40b1c0:	7265 6574 6f20 6220 746f 6fe3 3120 7020     erte o bot.o 1 p
  40b1d0:	7261 2061 7267 7661 7261 0a2e 0000 0000     ara gravar......
  40b1e0:	6425 253a 3a64 6425 000a 0000 6554 706d     %d:%d:%d....Temp
  40b1f0:	7265 7461 7275 3a61 2520 2064 000a 0000     eratura: %d ....
  40b200:	7250 7365 6173 3a6f 2520 2064 000a 0000     Pressao: %d ....
  40b210:	6d55 6469 6461 3a65 2520 2064 0a0a 0000     Umidade: %d ....
  40b220:	6473 6473 0000 0000 7473 6361 206b 766f     sdsd....stack ov
  40b230:	7265 6c66 776f 2520 2078 7325 0a0d 0000     erflow %x %s....

0040b240 <_global_impure_ptr>:
  40b240:	0050 2040 3130 3332 3534 3736 3938 4241     P.@ 0123456789AB
  40b250:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
  40b260:	3938 6261 6463 6665 0000 0000 6e28 6c75     89abcdef....(nul
  40b270:	296c 0000                                   l)..

0040b274 <blanks.7217>:
  40b274:	2020 2020 2020 2020 2020 2020 2020 2020                     

0040b284 <zeroes.7218>:
  40b284:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  40b294:	0043 0000 4f50 4953 0058 0000 002e 0000     C...POSIX.......

0040b2a4 <_ctype_>:
  40b2a4:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  40b2b4:	2020 2020 2020 2020 2020 2020 2020 2020                     
  40b2c4:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  40b2d4:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  40b2e4:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  40b2f4:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  40b304:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  40b314:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  40b324:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

0040b3a8 <_init>:
  40b3a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40b3aa:	bf00      	nop
  40b3ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40b3ae:	bc08      	pop	{r3}
  40b3b0:	469e      	mov	lr, r3
  40b3b2:	4770      	bx	lr

0040b3b4 <__init_array_start>:
  40b3b4:	00408879 	.word	0x00408879

0040b3b8 <__frame_dummy_init_array_entry>:
  40b3b8:	00400165                                e.@.

0040b3bc <_fini>:
  40b3bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40b3be:	bf00      	nop
  40b3c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40b3c2:	bc08      	pop	{r3}
  40b3c4:	469e      	mov	lr, r3
  40b3c6:	4770      	bx	lr

0040b3c8 <__fini_array_start>:
  40b3c8:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <sysfont>:
2040000c:	0000 0000 9f18 0040 0e0a 7d20               ......@... }

20400018 <sd_mmc_cards>:
	...
20400020:	0050 0000 0000 0000 0000 0000 0000 0000     P...............
	...

2040003c <g_interrupt_enabled>:
2040003c:	0001 0000                                   ....

20400040 <SystemCoreClock>:
20400040:	0900 003d                                   ..=.

20400044 <uxCriticalNesting>:
20400044:	aaaa aaaa                                   ....

20400048 <opc>:
20400048:	0001 0000                                   ....

2040004c <_impure_ptr>:
2040004c:	0050 2040                                   P.@ 

20400050 <impure_data>:
20400050:	0000 0000 033c 2040 03a4 2040 040c 2040     ....<.@ ..@ ..@ 
	...
204000f8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
20400108:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400478 <__malloc_av_>:
	...
20400480:	0478 2040 0478 2040 0480 2040 0480 2040     x.@ x.@ ..@ ..@ 
20400490:	0488 2040 0488 2040 0490 2040 0490 2040     ..@ ..@ ..@ ..@ 
204004a0:	0498 2040 0498 2040 04a0 2040 04a0 2040     ..@ ..@ ..@ ..@ 
204004b0:	04a8 2040 04a8 2040 04b0 2040 04b0 2040     ..@ ..@ ..@ ..@ 
204004c0:	04b8 2040 04b8 2040 04c0 2040 04c0 2040     ..@ ..@ ..@ ..@ 
204004d0:	04c8 2040 04c8 2040 04d0 2040 04d0 2040     ..@ ..@ ..@ ..@ 
204004e0:	04d8 2040 04d8 2040 04e0 2040 04e0 2040     ..@ ..@ ..@ ..@ 
204004f0:	04e8 2040 04e8 2040 04f0 2040 04f0 2040     ..@ ..@ ..@ ..@ 
20400500:	04f8 2040 04f8 2040 0500 2040 0500 2040     ..@ ..@ ..@ ..@ 
20400510:	0508 2040 0508 2040 0510 2040 0510 2040     ..@ ..@ ..@ ..@ 
20400520:	0518 2040 0518 2040 0520 2040 0520 2040     ..@ ..@  .@  .@ 
20400530:	0528 2040 0528 2040 0530 2040 0530 2040     (.@ (.@ 0.@ 0.@ 
20400540:	0538 2040 0538 2040 0540 2040 0540 2040     8.@ 8.@ @.@ @.@ 
20400550:	0548 2040 0548 2040 0550 2040 0550 2040     H.@ H.@ P.@ P.@ 
20400560:	0558 2040 0558 2040 0560 2040 0560 2040     X.@ X.@ `.@ `.@ 
20400570:	0568 2040 0568 2040 0570 2040 0570 2040     h.@ h.@ p.@ p.@ 
20400580:	0578 2040 0578 2040 0580 2040 0580 2040     x.@ x.@ ..@ ..@ 
20400590:	0588 2040 0588 2040 0590 2040 0590 2040     ..@ ..@ ..@ ..@ 
204005a0:	0598 2040 0598 2040 05a0 2040 05a0 2040     ..@ ..@ ..@ ..@ 
204005b0:	05a8 2040 05a8 2040 05b0 2040 05b0 2040     ..@ ..@ ..@ ..@ 
204005c0:	05b8 2040 05b8 2040 05c0 2040 05c0 2040     ..@ ..@ ..@ ..@ 
204005d0:	05c8 2040 05c8 2040 05d0 2040 05d0 2040     ..@ ..@ ..@ ..@ 
204005e0:	05d8 2040 05d8 2040 05e0 2040 05e0 2040     ..@ ..@ ..@ ..@ 
204005f0:	05e8 2040 05e8 2040 05f0 2040 05f0 2040     ..@ ..@ ..@ ..@ 
20400600:	05f8 2040 05f8 2040 0600 2040 0600 2040     ..@ ..@ ..@ ..@ 
20400610:	0608 2040 0608 2040 0610 2040 0610 2040     ..@ ..@ ..@ ..@ 
20400620:	0618 2040 0618 2040 0620 2040 0620 2040     ..@ ..@  .@  .@ 
20400630:	0628 2040 0628 2040 0630 2040 0630 2040     (.@ (.@ 0.@ 0.@ 
20400640:	0638 2040 0638 2040 0640 2040 0640 2040     8.@ 8.@ @.@ @.@ 
20400650:	0648 2040 0648 2040 0650 2040 0650 2040     H.@ H.@ P.@ P.@ 
20400660:	0658 2040 0658 2040 0660 2040 0660 2040     X.@ X.@ `.@ `.@ 
20400670:	0668 2040 0668 2040 0670 2040 0670 2040     h.@ h.@ p.@ p.@ 
20400680:	0678 2040 0678 2040 0680 2040 0680 2040     x.@ x.@ ..@ ..@ 
20400690:	0688 2040 0688 2040 0690 2040 0690 2040     ..@ ..@ ..@ ..@ 
204006a0:	0698 2040 0698 2040 06a0 2040 06a0 2040     ..@ ..@ ..@ ..@ 
204006b0:	06a8 2040 06a8 2040 06b0 2040 06b0 2040     ..@ ..@ ..@ ..@ 
204006c0:	06b8 2040 06b8 2040 06c0 2040 06c0 2040     ..@ ..@ ..@ ..@ 
204006d0:	06c8 2040 06c8 2040 06d0 2040 06d0 2040     ..@ ..@ ..@ ..@ 
204006e0:	06d8 2040 06d8 2040 06e0 2040 06e0 2040     ..@ ..@ ..@ ..@ 
204006f0:	06e8 2040 06e8 2040 06f0 2040 06f0 2040     ..@ ..@ ..@ ..@ 
20400700:	06f8 2040 06f8 2040 0700 2040 0700 2040     ..@ ..@ ..@ ..@ 
20400710:	0708 2040 0708 2040 0710 2040 0710 2040     ..@ ..@ ..@ ..@ 
20400720:	0718 2040 0718 2040 0720 2040 0720 2040     ..@ ..@  .@  .@ 
20400730:	0728 2040 0728 2040 0730 2040 0730 2040     (.@ (.@ 0.@ 0.@ 
20400740:	0738 2040 0738 2040 0740 2040 0740 2040     8.@ 8.@ @.@ @.@ 
20400750:	0748 2040 0748 2040 0750 2040 0750 2040     H.@ H.@ P.@ P.@ 
20400760:	0758 2040 0758 2040 0760 2040 0760 2040     X.@ X.@ `.@ `.@ 
20400770:	0768 2040 0768 2040 0770 2040 0770 2040     h.@ h.@ p.@ p.@ 
20400780:	0778 2040 0778 2040 0780 2040 0780 2040     x.@ x.@ ..@ ..@ 
20400790:	0788 2040 0788 2040 0790 2040 0790 2040     ..@ ..@ ..@ ..@ 
204007a0:	0798 2040 0798 2040 07a0 2040 07a0 2040     ..@ ..@ ..@ ..@ 
204007b0:	07a8 2040 07a8 2040 07b0 2040 07b0 2040     ..@ ..@ ..@ ..@ 
204007c0:	07b8 2040 07b8 2040 07c0 2040 07c0 2040     ..@ ..@ ..@ ..@ 
204007d0:	07c8 2040 07c8 2040 07d0 2040 07d0 2040     ..@ ..@ ..@ ..@ 
204007e0:	07d8 2040 07d8 2040 07e0 2040 07e0 2040     ..@ ..@ ..@ ..@ 
204007f0:	07e8 2040 07e8 2040 07f0 2040 07f0 2040     ..@ ..@ ..@ ..@ 
20400800:	07f8 2040 07f8 2040 0800 2040 0800 2040     ..@ ..@ ..@ ..@ 
20400810:	0808 2040 0808 2040 0810 2040 0810 2040     ..@ ..@ ..@ ..@ 
20400820:	0818 2040 0818 2040 0820 2040 0820 2040     ..@ ..@  .@  .@ 
20400830:	0828 2040 0828 2040 0830 2040 0830 2040     (.@ (.@ 0.@ 0.@ 
20400840:	0838 2040 0838 2040 0840 2040 0840 2040     8.@ 8.@ @.@ @.@ 
20400850:	0848 2040 0848 2040 0850 2040 0850 2040     H.@ H.@ P.@ P.@ 
20400860:	0858 2040 0858 2040 0860 2040 0860 2040     X.@ X.@ `.@ `.@ 
20400870:	0868 2040 0868 2040 0870 2040 0870 2040     h.@ h.@ p.@ p.@ 

20400880 <__malloc_sbrk_base>:
20400880:	ffff ffff                                   ....

20400884 <__malloc_trim_threshold>:
20400884:	0000 0002                                   ....

20400888 <__atexit_recursive_mutex>:
20400888:	11a4 2040                                   ..@ 

2040088c <__global_locale>:
2040088c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008ac:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008cc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008ec:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040090c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040092c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040094c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040096c:	9971 0040 9301 0040 0000 0000 b2a4 0040     q.@...@.......@.
2040097c:	b2a0 0040 b130 0040 b130 0040 b130 0040     ..@.0.@.0.@.0.@.
2040098c:	b130 0040 b130 0040 b130 0040 b130 0040     0.@.0.@.0.@.0.@.
2040099c:	b130 0040 b130 0040 ffff ffff ffff ffff     0.@.0.@.........
204009ac:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
204009d4:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
