

================================================================
== Vivado HLS Report for 'Random'
================================================================
* Date:           Fri Mar  1 10:41:34 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        RandomGenerator
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.538|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    4|  8371203|    4|  8371203|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+---------+----------+-----------+-----------+-------------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |     Trip    |          |
        | Loop Name| min |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +----------+-----+---------+----------+-----------+-----------+-------------+----------+
        |- read_A  |    2|  8371201|         2|          1|          1| 1 ~ 8371200 |    yes   |
        +----------+-----+---------+----------+-----------+-----------+-------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    374|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|     264|    424|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    174|
|Register         |        -|      -|     477|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     741|    972|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+--------------------------+---------+-------+-----+-----+
    |          Instance          |          Module          | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------+--------------------------+---------+-------+-----+-----+
    |Random_CONTROL_BUS_s_axi_U  |Random_CONTROL_BUS_s_axi  |        0|      0|  264|  424|
    +----------------------------+--------------------------+---------+-------+-----+-----+
    |Total                       |                          |        0|      0|  264|  424|
    +----------------------------+--------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------+----------+-------+---+----+------------+------------+
    |              Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------+----------+-------+---+----+------------+------------+
    |in1Count_fu_283_p2                      |     +    |      0|  0|  30|          23|           1|
    |r_V_fu_314_p2                           |     +    |      0|  0|  63|          56|          56|
    |sum_V_fu_301_p2                         |     +    |      0|  0|  62|          55|          55|
    |tmp_7_fu_344_p2                         |     -    |      0|  0|  39|           1|          32|
    |INPUT_STREAM_V_data_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |INPUT_STREAM_V_data_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |INPUT_STREAM_V_last_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |INPUT_STREAM_V_last_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0        |    and   |      0|  0|   2|           1|           1|
    |ap_condition_542                        |    and   |      0|  0|   2|           1|           1|
    |INPUT_STREAM_V_data_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |INPUT_STREAM_V_last_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_fu_277_p2                           |   icmp   |      0|  0|  18|          23|          16|
    |ap_predicate_tran3to4_state2            |    or    |      0|  0|   2|           1|           1|
    |r_V_3_fu_358_p3                         |  select  |      0|  0|  32|           1|          32|
    |agg_result_e                            |    xor   |      0|  0|  32|          32|          32|
    |ap_enable_pp0                           |    xor   |      0|  0|   2|           1|           2|
    |r_V_4_fu_383_p2                         |    xor   |      0|  0|  64|          64|          64|
    +----------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                   |          |      0|  0| 374|         268|         300|
    +----------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |INPUT_STREAM_TDATA_blk_n          |   9|          2|    1|          2|
    |INPUT_STREAM_V_data_V_0_data_out  |   9|          2|   32|         64|
    |INPUT_STREAM_V_data_V_0_state     |  15|          3|    2|          6|
    |INPUT_STREAM_V_dest_V_0_state     |  15|          3|    2|          6|
    |INPUT_STREAM_V_last_V_0_data_out  |   9|          2|    1|          2|
    |INPUT_STREAM_V_last_V_0_state     |  15|          3|    2|          6|
    |ap_NS_fsm                         |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_199_p4        |   9|          2|   23|         46|
    |ap_phi_mux_p_0_phi_fu_188_p4      |   9|          2|   55|        110|
    |first_2_reg_252                   |   9|          2|   32|         64|
    |i_reg_195                         |   9|          2|   23|         46|
    |in1Count_1_reg_263                |   9|          2|   23|         46|
    |lhs_V_reg_231                     |   9|          2|   55|        110|
    |p_0_reg_185                       |   9|          2|   55|        110|
    |value_1_reg_241                   |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 174|         37|  340|        688|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |INPUT_STREAM_V_data_V_0_payload_A  |  32|   0|   32|          0|
    |INPUT_STREAM_V_data_V_0_payload_B  |  32|   0|   32|          0|
    |INPUT_STREAM_V_data_V_0_sel_rd     |   1|   0|    1|          0|
    |INPUT_STREAM_V_data_V_0_sel_wr     |   1|   0|    1|          0|
    |INPUT_STREAM_V_data_V_0_state      |   2|   0|    2|          0|
    |INPUT_STREAM_V_dest_V_0_state      |   2|   0|    2|          0|
    |INPUT_STREAM_V_last_V_0_payload_A  |   1|   0|    1|          0|
    |INPUT_STREAM_V_last_V_0_payload_B  |   1|   0|    1|          0|
    |INPUT_STREAM_V_last_V_0_sel_rd     |   1|   0|    1|          0|
    |INPUT_STREAM_V_last_V_0_sel_wr     |   1|   0|    1|          0|
    |INPUT_STREAM_V_last_V_0_state      |   2|   0|    2|          0|
    |ap_CS_fsm                          |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |first_2_reg_252                    |  32|   0|   32|          0|
    |first_s_reg_219                    |  32|   0|   32|          0|
    |i_op_assign_reg_207                |  32|   0|   32|          0|
    |i_reg_195                          |  23|   0|   23|          0|
    |in1Count_1_reg_263                 |  23|   0|   23|          0|
    |in1Count_reg_426                   |  23|   0|   23|          0|
    |lhs_V_reg_231                      |  55|   0|   55|          0|
    |p_0_reg_185                        |  55|   0|   55|          0|
    |sum_V_reg_442                      |  55|   0|   55|          0|
    |tmp_data_V_reg_432                 |  32|   0|   32|          0|
    |tmp_last_V_reg_438                 |   1|   0|    1|          0|
    |tmp_reg_422                        |   1|   0|    1|          0|
    |value_1_reg_241                    |  32|   0|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 477|   0|  477|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-----------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+---------------------------+-----+-----+------------+-----------------------+--------------+
|s_axi_CONTROL_BUS_AWVALID  |  in |    1|    s_axi   |      CONTROL_BUS      |    pointer   |
|s_axi_CONTROL_BUS_AWREADY  | out |    1|    s_axi   |      CONTROL_BUS      |    pointer   |
|s_axi_CONTROL_BUS_AWADDR   |  in |    6|    s_axi   |      CONTROL_BUS      |    pointer   |
|s_axi_CONTROL_BUS_WVALID   |  in |    1|    s_axi   |      CONTROL_BUS      |    pointer   |
|s_axi_CONTROL_BUS_WREADY   | out |    1|    s_axi   |      CONTROL_BUS      |    pointer   |
|s_axi_CONTROL_BUS_WDATA    |  in |   32|    s_axi   |      CONTROL_BUS      |    pointer   |
|s_axi_CONTROL_BUS_WSTRB    |  in |    4|    s_axi   |      CONTROL_BUS      |    pointer   |
|s_axi_CONTROL_BUS_ARVALID  |  in |    1|    s_axi   |      CONTROL_BUS      |    pointer   |
|s_axi_CONTROL_BUS_ARREADY  | out |    1|    s_axi   |      CONTROL_BUS      |    pointer   |
|s_axi_CONTROL_BUS_ARADDR   |  in |    6|    s_axi   |      CONTROL_BUS      |    pointer   |
|s_axi_CONTROL_BUS_RVALID   | out |    1|    s_axi   |      CONTROL_BUS      |    pointer   |
|s_axi_CONTROL_BUS_RREADY   |  in |    1|    s_axi   |      CONTROL_BUS      |    pointer   |
|s_axi_CONTROL_BUS_RDATA    | out |   32|    s_axi   |      CONTROL_BUS      |    pointer   |
|s_axi_CONTROL_BUS_RRESP    | out |    2|    s_axi   |      CONTROL_BUS      |    pointer   |
|s_axi_CONTROL_BUS_BVALID   | out |    1|    s_axi   |      CONTROL_BUS      |    pointer   |
|s_axi_CONTROL_BUS_BREADY   |  in |    1|    s_axi   |      CONTROL_BUS      |    pointer   |
|s_axi_CONTROL_BUS_BRESP    | out |    2|    s_axi   |      CONTROL_BUS      |    pointer   |
|ap_clk                     |  in |    1| ap_ctrl_hs |         Random        | return value |
|ap_rst_n                   |  in |    1| ap_ctrl_hs |         Random        | return value |
|interrupt                  | out |    1| ap_ctrl_hs |         Random        | return value |
|INPUT_STREAM_TDATA         |  in |   32|    axis    | INPUT_STREAM_V_data_V |    pointer   |
|INPUT_STREAM_TVALID        |  in |    1|    axis    | INPUT_STREAM_V_dest_V |    pointer   |
|INPUT_STREAM_TREADY        | out |    1|    axis    | INPUT_STREAM_V_dest_V |    pointer   |
|INPUT_STREAM_TDEST         |  in |    6|    axis    | INPUT_STREAM_V_dest_V |    pointer   |
|INPUT_STREAM_TKEEP         |  in |    4|    axis    | INPUT_STREAM_V_keep_V |    pointer   |
|INPUT_STREAM_TSTRB         |  in |    4|    axis    | INPUT_STREAM_V_strb_V |    pointer   |
|INPUT_STREAM_TUSER         |  in |    2|    axis    | INPUT_STREAM_V_user_V |    pointer   |
|INPUT_STREAM_TLAST         |  in |    1|    axis    | INPUT_STREAM_V_last_V |    pointer   |
|INPUT_STREAM_TID           |  in |    5|    axis    |  INPUT_STREAM_V_id_V  |    pointer   |
|temperature_V              |  in |   12|   ap_none  |     temperature_V     |    scalar    |
|output_V_i                 |  in |   64|   ap_ovld  |        output_V       |    pointer   |
|output_V_o                 | out |   64|   ap_ovld  |        output_V       |    pointer   |
|output_V_o_ap_vld          | out |    1|   ap_ovld  |        output_V       |    pointer   |
+---------------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!tmp) | (tmp & tmp_last_V)
	2  / (tmp & !tmp_last_V)
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %agg_result_a), !map !84"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %agg_result_b), !map !88"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %agg_result_c), !map !92"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %agg_result_d), !map !96"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %agg_result_e), !map !100"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %agg_result_f), !map !104"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %INPUT_STREAM_V_data_V), !map !108"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %INPUT_STREAM_V_keep_V), !map !112"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %INPUT_STREAM_V_strb_V), !map !116"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %INPUT_STREAM_V_user_V), !map !120"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_last_V), !map !124"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %INPUT_STREAM_V_id_V), !map !128"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %INPUT_STREAM_V_dest_V), !map !132"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12 %temperature_V), !map !136"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %output_V), !map !142"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%temperature_V_read = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %temperature_V)"   --->   Operation 20 'read' 'temperature_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @Random_str) nounwind"   --->   Operation 21 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [RandomGenerator/main.cpp:26]   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %agg_result_a, i32* %agg_result_b, i32* %agg_result_c, i32* %agg_result_d, i32* %agg_result_e, i32* %agg_result_f, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [RandomGenerator/main.cpp:26]   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %INPUT_STREAM_V_data_V, i4* %INPUT_STREAM_V_keep_V, i4* %INPUT_STREAM_V_strb_V, i2* %INPUT_STREAM_V_user_V, i1* %INPUT_STREAM_V_last_V, i5* %INPUT_STREAM_V_id_V, i6* %INPUT_STREAM_V_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [13 x i8]* @p_str5, [1 x i8]* @p_str1) nounwind" [RandomGenerator/main.cpp:28]   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sum_V_cast = zext i12 %temperature_V_read to i55" [RandomGenerator/main.cpp:39]   --->   Operation 25 'zext' 'sum_V_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.76ns)   --->   "br label %1" [RandomGenerator/main.cpp:41]   --->   Operation 26 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.43>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%p_0 = phi i55 [ %sum_V_cast, %0 ], [ %sum_V, %3 ]"   --->   Operation 27 'phi' 'p_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i = phi i23 [ 0, %0 ], [ %in1Count, %3 ]"   --->   Operation 28 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (2.44ns)   --->   "%tmp = icmp ult i23 %i, -17408" [RandomGenerator/main.cpp:41]   --->   Operation 29 'icmp' 'tmp' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (2.28ns)   --->   "%in1Count = add i23 %i, 1" [RandomGenerator/main.cpp:41]   --->   Operation 30 'add' 'in1Count' <Predicate = true> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty_21 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %INPUT_STREAM_V_data_V, i4* %INPUT_STREAM_V_keep_V, i4* %INPUT_STREAM_V_strb_V, i2* %INPUT_STREAM_V_user_V, i1* %INPUT_STREAM_V_last_V, i5* %INPUT_STREAM_V_id_V, i6* %INPUT_STREAM_V_dest_V)" [RandomGenerator/main.cpp:43]   --->   Operation 31 'read' 'empty_21' <Predicate = (tmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_21, 0" [RandomGenerator/main.cpp:43]   --->   Operation 32 'extractvalue' 'tmp_data_V' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_21, 4" [RandomGenerator/main.cpp:43]   --->   Operation 33 'extractvalue' 'tmp_last_V' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i32 %tmp_data_V to i55" [RandomGenerator/main.cpp:45]   --->   Operation 34 'zext' 'tmp_2_cast' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (3.28ns)   --->   "%sum_V = add i55 %p_0, %tmp_2_cast" [RandomGenerator/main.cpp:45]   --->   Operation 35 'add' 'sum_V' <Predicate = (tmp)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.53>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%i_op_assign = phi i32 [ undef, %0 ], [ %r_V_3, %3 ]"   --->   Operation 36 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%first_s = phi i32 [ undef, %0 ], [ %tmp_data_V, %3 ]"   --->   Operation 37 'phi' 'first_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 8371200, i64 4185600)"   --->   Operation 38 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.76ns)   --->   "br i1 %tmp, label %2, label %.loopexit" [RandomGenerator/main.cpp:41]   --->   Operation 39 'br' <Predicate = true> <Delay = 1.76>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str6) nounwind" [RandomGenerator/main.cpp:41]   --->   Operation 40 'specloopname' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str6)" [RandomGenerator/main.cpp:41]   --->   Operation 41 'specregionbegin' 'tmp_3' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [RandomGenerator/main.cpp:42]   --->   Operation 42 'specpipeline' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%lhs_V_cast = zext i55 %sum_V to i56" [RandomGenerator/main.cpp:47]   --->   Operation 43 'zext' 'lhs_V_cast' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%rhs_V_cast = sext i32 %i_op_assign to i56" [RandomGenerator/main.cpp:47]   --->   Operation 44 'sext' 'rhs_V_cast' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (3.28ns)   --->   "%r_V = add i56 %rhs_V_cast, %lhs_V_cast" [RandomGenerator/main.cpp:47]   --->   Operation 45 'add' 'r_V' <Predicate = (tmp)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i56.i32(i56 %r_V, i32 55)" [RandomGenerator/main.cpp:47]   --->   Operation 46 'bitselect' 'tmp_2' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_4 = trunc i56 %r_V to i1" [RandomGenerator/main.cpp:47]   --->   Operation 47 'trunc' 'tmp_4' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_5 = trunc i56 %r_V to i1" [RandomGenerator/main.cpp:47]   --->   Operation 48 'trunc' 'tmp_5' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %tmp_5)" [RandomGenerator/main.cpp:47]   --->   Operation 49 'bitconcatenate' 'tmp_6' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (2.55ns)   --->   "%tmp_7 = sub i32 0, %tmp_6" [RandomGenerator/main.cpp:47]   --->   Operation 50 'sub' 'tmp_7' <Predicate = (tmp)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %tmp_4)" [RandomGenerator/main.cpp:47]   --->   Operation 51 'bitconcatenate' 'tmp_8' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.69ns)   --->   "%r_V_3 = select i1 %tmp_2, i32 %tmp_7, i32 %tmp_8" [RandomGenerator/main.cpp:47]   --->   Operation 52 'select' 'r_V_3' <Predicate = (tmp)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (1.76ns)   --->   "br i1 %tmp_last_V, label %.loopexit, label %3" [RandomGenerator/main.cpp:57]   --->   Operation 53 'br' <Predicate = (tmp)> <Delay = 1.76>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str6, i32 %tmp_3)" [RandomGenerator/main.cpp:63]   --->   Operation 54 'specregionend' 'empty_22' <Predicate = (tmp & !tmp_last_V)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "br label %1" [RandomGenerator/main.cpp:41]   --->   Operation 55 'br' <Predicate = (tmp & !tmp_last_V)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.99>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%lhs_V = phi i55 [ %p_0, %1 ], [ %sum_V, %2 ]"   --->   Operation 56 'phi' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%value_1 = phi i32 [ %i_op_assign, %1 ], [ %r_V_3, %2 ]"   --->   Operation 57 'phi' 'value_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%first_2 = phi i32 [ %first_s, %1 ], [ %tmp_data_V, %2 ]"   --->   Operation 58 'phi' 'first_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%in1Count_1 = phi i23 [ %i, %1 ], [ %in1Count, %2 ]"   --->   Operation 59 'phi' 'in1Count_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%lhs_V_1_cast = zext i55 %lhs_V to i64" [RandomGenerator/main.cpp:64]   --->   Operation 60 'zext' 'lhs_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%in1Count_1_cast = zext i23 %in1Count_1 to i32" [RandomGenerator/main.cpp:64]   --->   Operation 61 'zext' 'in1Count_1_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%rhs_V = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %output_V)" [RandomGenerator/main.cpp:64]   --->   Operation 62 'read' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i55 %lhs_V to i32" [RandomGenerator/main.cpp:39]   --->   Operation 63 'trunc' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i64 %rhs_V to i32" [RandomGenerator/main.cpp:64]   --->   Operation 64 'trunc' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.99ns)   --->   "%r_V_4 = xor i64 %rhs_V, %lhs_V_1_cast" [RandomGenerator/main.cpp:64]   --->   Operation 65 'xor' 'r_V_4' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i64P(i64* %output_V, i64 %r_V_4)" [RandomGenerator/main.cpp:65]   --->   Operation 66 'write' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %agg_result_a, i32 %value_1)" [RandomGenerator/main.cpp:70]   --->   Operation 67 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 68 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %agg_result_b, i32 %in1Count_1_cast)" [RandomGenerator/main.cpp:71]   --->   Operation 68 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 69 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %agg_result_c, i32 %first_2)" [RandomGenerator/main.cpp:72]   --->   Operation 69 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%phitmp = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %r_V_4, i32 32, i32 63)" [RandomGenerator/main.cpp:73]   --->   Operation 70 'partselect' 'phitmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %agg_result_d, i32 %phitmp)" [RandomGenerator/main.cpp:73]   --->   Operation 71 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 72 [1/1] (0.99ns)   --->   "%tmp_s = xor i32 %tmp_10, %tmp_9" [RandomGenerator/main.cpp:74]   --->   Operation 72 'xor' 'tmp_s' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %agg_result_e, i32 %tmp_s)" [RandomGenerator/main.cpp:74]   --->   Operation 73 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_1 = zext i12 %temperature_V_read to i32" [RandomGenerator/main.cpp:75]   --->   Operation 74 'zext' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %agg_result_f, i32 %tmp_1)" [RandomGenerator/main.cpp:75]   --->   Operation 75 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "ret void" [RandomGenerator/main.cpp:77]   --->   Operation 76 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ agg_result_a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ agg_result_b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ agg_result_c]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ agg_result_d]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ agg_result_e]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ agg_result_f]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ INPUT_STREAM_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ temperature_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_5         (specbitsmap      ) [ 00000]
StgValue_6         (specbitsmap      ) [ 00000]
StgValue_7         (specbitsmap      ) [ 00000]
StgValue_8         (specbitsmap      ) [ 00000]
StgValue_9         (specbitsmap      ) [ 00000]
StgValue_10        (specbitsmap      ) [ 00000]
StgValue_11        (specbitsmap      ) [ 00000]
StgValue_12        (specbitsmap      ) [ 00000]
StgValue_13        (specbitsmap      ) [ 00000]
StgValue_14        (specbitsmap      ) [ 00000]
StgValue_15        (specbitsmap      ) [ 00000]
StgValue_16        (specbitsmap      ) [ 00000]
StgValue_17        (specbitsmap      ) [ 00000]
StgValue_18        (specbitsmap      ) [ 00000]
StgValue_19        (specbitsmap      ) [ 00000]
temperature_V_read (read             ) [ 00111]
StgValue_21        (spectopmodule    ) [ 00000]
StgValue_22        (specinterface    ) [ 00000]
StgValue_23        (specinterface    ) [ 00000]
StgValue_24        (specinterface    ) [ 00000]
sum_V_cast         (zext             ) [ 01110]
StgValue_26        (br               ) [ 01110]
p_0                (phi              ) [ 00111]
i                  (phi              ) [ 00111]
tmp                (icmp             ) [ 00110]
in1Count           (add              ) [ 01111]
empty_21           (read             ) [ 00000]
tmp_data_V         (extractvalue     ) [ 01111]
tmp_last_V         (extractvalue     ) [ 00110]
tmp_2_cast         (zext             ) [ 00000]
sum_V              (add              ) [ 01111]
i_op_assign        (phi              ) [ 00111]
first_s            (phi              ) [ 00111]
empty              (speclooptripcount) [ 00000]
StgValue_39        (br               ) [ 00111]
StgValue_40        (specloopname     ) [ 00000]
tmp_3              (specregionbegin  ) [ 00000]
StgValue_42        (specpipeline     ) [ 00000]
lhs_V_cast         (zext             ) [ 00000]
rhs_V_cast         (sext             ) [ 00000]
r_V                (add              ) [ 00000]
tmp_2              (bitselect        ) [ 00000]
tmp_4              (trunc            ) [ 00000]
tmp_5              (trunc            ) [ 00000]
tmp_6              (bitconcatenate   ) [ 00000]
tmp_7              (sub              ) [ 00000]
tmp_8              (bitconcatenate   ) [ 00000]
r_V_3              (select           ) [ 01111]
StgValue_53        (br               ) [ 00111]
empty_22           (specregionend    ) [ 00000]
StgValue_55        (br               ) [ 01110]
lhs_V              (phi              ) [ 00001]
value_1            (phi              ) [ 00001]
first_2            (phi              ) [ 00001]
in1Count_1         (phi              ) [ 00001]
lhs_V_1_cast       (zext             ) [ 00000]
in1Count_1_cast    (zext             ) [ 00000]
rhs_V              (read             ) [ 00000]
tmp_9              (trunc            ) [ 00000]
tmp_10             (trunc            ) [ 00000]
r_V_4              (xor              ) [ 00000]
StgValue_66        (write            ) [ 00000]
StgValue_67        (write            ) [ 00000]
StgValue_68        (write            ) [ 00000]
StgValue_69        (write            ) [ 00000]
phitmp             (partselect       ) [ 00000]
StgValue_71        (write            ) [ 00000]
tmp_s              (xor              ) [ 00000]
StgValue_73        (write            ) [ 00000]
tmp_1              (zext             ) [ 00000]
StgValue_75        (write            ) [ 00000]
StgValue_76        (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="agg_result_a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="agg_result_b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_b"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="agg_result_c">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_c"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="agg_result_d">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_d"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="agg_result_e">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_e"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="agg_result_f">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_f"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="INPUT_STREAM_V_data_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="INPUT_STREAM_V_keep_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="INPUT_STREAM_V_strb_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="INPUT_STREAM_V_user_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="INPUT_STREAM_V_last_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="INPUT_STREAM_V_id_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="INPUT_STREAM_V_dest_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="temperature_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temperature_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="output_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Random_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i56.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="temperature_V_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="12" slack="0"/>
<pin id="108" dir="0" index="1" bw="12" slack="0"/>
<pin id="109" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temperature_V_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="empty_21_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="54" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="0" index="2" bw="4" slack="0"/>
<pin id="116" dir="0" index="3" bw="4" slack="0"/>
<pin id="117" dir="0" index="4" bw="2" slack="0"/>
<pin id="118" dir="0" index="5" bw="1" slack="0"/>
<pin id="119" dir="0" index="6" bw="5" slack="0"/>
<pin id="120" dir="0" index="7" bw="6" slack="0"/>
<pin id="121" dir="1" index="8" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_21/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="rhs_V_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="0"/>
<pin id="133" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rhs_V/4 "/>
</bind>
</comp>

<comp id="136" class="1004" name="StgValue_66_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="0" index="2" bw="64" slack="0"/>
<pin id="140" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_66/4 "/>
</bind>
</comp>

<comp id="143" class="1004" name="StgValue_67_write_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="0" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="0" index="2" bw="32" slack="0"/>
<pin id="147" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_67/4 "/>
</bind>
</comp>

<comp id="150" class="1004" name="StgValue_68_write_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="0" index="2" bw="23" slack="0"/>
<pin id="154" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_68/4 "/>
</bind>
</comp>

<comp id="157" class="1004" name="StgValue_69_write_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="0" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="0" index="2" bw="32" slack="0"/>
<pin id="161" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_69/4 "/>
</bind>
</comp>

<comp id="164" class="1004" name="StgValue_71_write_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="0" index="2" bw="32" slack="0"/>
<pin id="168" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_71/4 "/>
</bind>
</comp>

<comp id="171" class="1004" name="StgValue_73_write_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="0" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="0"/>
<pin id="174" dir="0" index="2" bw="32" slack="0"/>
<pin id="175" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_73/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="StgValue_75_write_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="0" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="0" index="2" bw="12" slack="0"/>
<pin id="182" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_75/4 "/>
</bind>
</comp>

<comp id="185" class="1005" name="p_0_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="55" slack="2"/>
<pin id="187" dir="1" index="1" bw="55" slack="2"/>
</pin_list>
<bind>
<opset="p_0 (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="p_0_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="12" slack="1"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="55" slack="0"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0/2 "/>
</bind>
</comp>

<comp id="195" class="1005" name="i_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="23" slack="1"/>
<pin id="197" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="i_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="23" slack="0"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="207" class="1005" name="i_op_assign_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="1"/>
<pin id="209" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="i_op_assign_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="2"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="32" slack="0"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign/3 "/>
</bind>
</comp>

<comp id="219" class="1005" name="first_s_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="1"/>
<pin id="221" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="first_s (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="first_s_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="2"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="32" slack="1"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_s/3 "/>
</bind>
</comp>

<comp id="231" class="1005" name="lhs_V_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="55" slack="2147483647"/>
<pin id="233" dir="1" index="1" bw="55" slack="2147483647"/>
</pin_list>
<bind>
<opset="lhs_V (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="lhs_V_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="55" slack="2"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="55" slack="2"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="4" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lhs_V/4 "/>
</bind>
</comp>

<comp id="241" class="1005" name="value_1_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="243" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="value_1 (phireg) "/>
</bind>
</comp>

<comp id="244" class="1004" name="value_1_phi_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="1"/>
<pin id="246" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="32" slack="1"/>
<pin id="248" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="value_1/4 "/>
</bind>
</comp>

<comp id="252" class="1005" name="first_2_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="254" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="first_2 (phireg) "/>
</bind>
</comp>

<comp id="255" class="1004" name="first_2_phi_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="1"/>
<pin id="257" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="32" slack="2"/>
<pin id="259" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_2/4 "/>
</bind>
</comp>

<comp id="263" class="1005" name="in1Count_1_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="23" slack="2147483647"/>
<pin id="265" dir="1" index="1" bw="23" slack="2147483647"/>
</pin_list>
<bind>
<opset="in1Count_1 (phireg) "/>
</bind>
</comp>

<comp id="266" class="1004" name="in1Count_1_phi_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="23" slack="2"/>
<pin id="268" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="23" slack="2"/>
<pin id="270" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in1Count_1/4 "/>
</bind>
</comp>

<comp id="273" class="1004" name="sum_V_cast_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="12" slack="0"/>
<pin id="275" dir="1" index="1" bw="55" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_V_cast/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="23" slack="0"/>
<pin id="279" dir="0" index="1" bw="23" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="in1Count_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="23" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in1Count/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_data_V_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="54" slack="0"/>
<pin id="291" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_last_V_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="54" slack="0"/>
<pin id="295" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_2_cast_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="sum_V_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="55" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="0"/>
<pin id="304" dir="1" index="2" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_V/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="lhs_V_cast_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="55" slack="1"/>
<pin id="309" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_cast/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="rhs_V_cast_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_cast/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="r_V_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="55" slack="0"/>
<pin id="317" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_2_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="56" slack="0"/>
<pin id="323" dir="0" index="2" bw="7" slack="0"/>
<pin id="324" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_4_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="56" slack="0"/>
<pin id="330" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_5_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="56" slack="0"/>
<pin id="334" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_6_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="0" index="2" bw="1" slack="0"/>
<pin id="340" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_7_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_8_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="0" index="2" bw="1" slack="0"/>
<pin id="354" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="r_V_3_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="0"/>
<pin id="361" dir="0" index="2" bw="32" slack="0"/>
<pin id="362" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_3/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="lhs_V_1_cast_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="55" slack="0"/>
<pin id="368" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_1_cast/4 "/>
</bind>
</comp>

<comp id="370" class="1004" name="in1Count_1_cast_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="23" slack="0"/>
<pin id="372" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="in1Count_1_cast/4 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_9_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="55" slack="0"/>
<pin id="377" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_10_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="64" slack="0"/>
<pin id="381" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="383" class="1004" name="r_V_4_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="64" slack="0"/>
<pin id="385" dir="0" index="1" bw="64" slack="0"/>
<pin id="386" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="r_V_4/4 "/>
</bind>
</comp>

<comp id="390" class="1004" name="phitmp_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="0" index="1" bw="64" slack="0"/>
<pin id="393" dir="0" index="2" bw="7" slack="0"/>
<pin id="394" dir="0" index="3" bw="7" slack="0"/>
<pin id="395" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="phitmp/4 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_s_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="0" index="1" bw="32" slack="0"/>
<pin id="404" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="12" slack="3"/>
<pin id="410" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="412" class="1005" name="temperature_V_read_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="12" slack="3"/>
<pin id="414" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="temperature_V_read "/>
</bind>
</comp>

<comp id="417" class="1005" name="sum_V_cast_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="55" slack="1"/>
<pin id="419" dir="1" index="1" bw="55" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_cast "/>
</bind>
</comp>

<comp id="422" class="1005" name="tmp_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="1"/>
<pin id="424" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="426" class="1005" name="in1Count_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="23" slack="0"/>
<pin id="428" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opset="in1Count "/>
</bind>
</comp>

<comp id="432" class="1005" name="tmp_data_V_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="1"/>
<pin id="434" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="438" class="1005" name="tmp_last_V_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="1"/>
<pin id="440" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="442" class="1005" name="sum_V_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="55" slack="0"/>
<pin id="444" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opset="sum_V "/>
</bind>
</comp>

<comp id="449" class="1005" name="r_V_3_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="0"/>
<pin id="451" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="r_V_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="110"><net_src comp="32" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="26" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="122"><net_src comp="62" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="14" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="125"><net_src comp="16" pin="0"/><net_sink comp="112" pin=3"/></net>

<net id="126"><net_src comp="18" pin="0"/><net_sink comp="112" pin=4"/></net>

<net id="127"><net_src comp="20" pin="0"/><net_sink comp="112" pin=5"/></net>

<net id="128"><net_src comp="22" pin="0"/><net_sink comp="112" pin=6"/></net>

<net id="129"><net_src comp="24" pin="0"/><net_sink comp="112" pin=7"/></net>

<net id="134"><net_src comp="94" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="28" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="96" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="28" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="98" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="0" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="98" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="2" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="98" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="98" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="6" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="98" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="8" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="98" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="10" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="194"><net_src comp="188" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="198"><net_src comp="56" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="199" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="210"><net_src comp="64" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="211" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="222"><net_src comp="64" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="223" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="240"><net_src comp="185" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="250"><net_src comp="207" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="244" pin="4"/><net_sink comp="143" pin=2"/></net>

<net id="261"><net_src comp="219" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="255" pin="4"/><net_sink comp="157" pin=2"/></net>

<net id="272"><net_src comp="195" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="106" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="281"><net_src comp="199" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="58" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="199" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="60" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="292"><net_src comp="112" pin="8"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="112" pin="8"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="289" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="305"><net_src comp="188" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="297" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="313"><net_src comp="211" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="318"><net_src comp="310" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="307" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="325"><net_src comp="84" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="314" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="86" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="331"><net_src comp="314" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="314" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="88" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="90" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="332" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="348"><net_src comp="40" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="336" pin="3"/><net_sink comp="344" pin=1"/></net>

<net id="355"><net_src comp="88" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="90" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="328" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="363"><net_src comp="320" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="344" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="350" pin="3"/><net_sink comp="358" pin=2"/></net>

<net id="369"><net_src comp="234" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="266" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="378"><net_src comp="234" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="130" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="387"><net_src comp="130" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="366" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="389"><net_src comp="383" pin="2"/><net_sink comp="136" pin=2"/></net>

<net id="396"><net_src comp="100" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="383" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="398"><net_src comp="102" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="399"><net_src comp="104" pin="0"/><net_sink comp="390" pin=3"/></net>

<net id="400"><net_src comp="390" pin="4"/><net_sink comp="164" pin=2"/></net>

<net id="405"><net_src comp="379" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="375" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="407"><net_src comp="401" pin="2"/><net_sink comp="171" pin=2"/></net>

<net id="411"><net_src comp="408" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="415"><net_src comp="106" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="420"><net_src comp="273" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="425"><net_src comp="277" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="283" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="431"><net_src comp="426" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="435"><net_src comp="289" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="437"><net_src comp="432" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="441"><net_src comp="293" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="301" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="447"><net_src comp="442" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="448"><net_src comp="442" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="452"><net_src comp="358" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="454"><net_src comp="449" pin="1"/><net_sink comp="244" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: agg_result_a | {4 }
	Port: agg_result_b | {4 }
	Port: agg_result_c | {4 }
	Port: agg_result_d | {4 }
	Port: agg_result_e | {4 }
	Port: agg_result_f | {4 }
	Port: output_V | {4 }
 - Input state : 
	Port: Random : INPUT_STREAM_V_data_V | {2 }
	Port: Random : INPUT_STREAM_V_keep_V | {2 }
	Port: Random : INPUT_STREAM_V_strb_V | {2 }
	Port: Random : INPUT_STREAM_V_user_V | {2 }
	Port: Random : INPUT_STREAM_V_last_V | {2 }
	Port: Random : INPUT_STREAM_V_id_V | {2 }
	Port: Random : INPUT_STREAM_V_dest_V | {2 }
	Port: Random : temperature_V | {1 }
	Port: Random : output_V | {4 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		in1Count : 1
		tmp_2_cast : 1
		sum_V : 2
	State 3
		rhs_V_cast : 1
		r_V : 2
		tmp_2 : 3
		tmp_4 : 3
		tmp_5 : 3
		tmp_6 : 4
		tmp_7 : 5
		tmp_8 : 4
		r_V_3 : 6
		empty_22 : 1
	State 4
		lhs_V_1_cast : 1
		in1Count_1_cast : 1
		tmp_9 : 1
		r_V_4 : 2
		StgValue_66 : 2
		StgValue_67 : 1
		StgValue_68 : 2
		StgValue_69 : 1
		phitmp : 2
		StgValue_71 : 3
		tmp_s : 1
		StgValue_73 : 1
		StgValue_75 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |         in1Count_fu_283        |    0    |    30   |
|    add   |          sum_V_fu_301          |    0    |    62   |
|          |           r_V_fu_314           |    0    |    62   |
|----------|--------------------------------|---------|---------|
|    xor   |          r_V_4_fu_383          |    0    |    64   |
|          |          tmp_s_fu_401          |    0    |    32   |
|----------|--------------------------------|---------|---------|
|    sub   |          tmp_7_fu_344          |    0    |    39   |
|----------|--------------------------------|---------|---------|
|  select  |          r_V_3_fu_358          |    0    |    32   |
|----------|--------------------------------|---------|---------|
|   icmp   |           tmp_fu_277           |    0    |    18   |
|----------|--------------------------------|---------|---------|
|          | temperature_V_read_read_fu_106 |    0    |    0    |
|   read   |      empty_21_read_fu_112      |    0    |    0    |
|          |        rhs_V_read_fu_130       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |    StgValue_66_write_fu_136    |    0    |    0    |
|          |    StgValue_67_write_fu_143    |    0    |    0    |
|          |    StgValue_68_write_fu_150    |    0    |    0    |
|   write  |    StgValue_69_write_fu_157    |    0    |    0    |
|          |    StgValue_71_write_fu_164    |    0    |    0    |
|          |    StgValue_73_write_fu_171    |    0    |    0    |
|          |    StgValue_75_write_fu_178    |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |        sum_V_cast_fu_273       |    0    |    0    |
|          |        tmp_2_cast_fu_297       |    0    |    0    |
|   zext   |        lhs_V_cast_fu_307       |    0    |    0    |
|          |       lhs_V_1_cast_fu_366      |    0    |    0    |
|          |     in1Count_1_cast_fu_370     |    0    |    0    |
|          |          tmp_1_fu_408          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|extractvalue|        tmp_data_V_fu_289       |    0    |    0    |
|          |        tmp_last_V_fu_293       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   sext   |        rhs_V_cast_fu_310       |    0    |    0    |
|----------|--------------------------------|---------|---------|
| bitselect|          tmp_2_fu_320          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |          tmp_4_fu_328          |    0    |    0    |
|   trunc  |          tmp_5_fu_332          |    0    |    0    |
|          |          tmp_9_fu_375          |    0    |    0    |
|          |          tmp_10_fu_379         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|bitconcatenate|          tmp_6_fu_336          |    0    |    0    |
|          |          tmp_8_fu_350          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|partselect|          phitmp_fu_390         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   339   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|      first_2_reg_252     |   32   |
|      first_s_reg_219     |   32   |
|    i_op_assign_reg_207   |   32   |
|         i_reg_195        |   23   |
|    in1Count_1_reg_263    |   23   |
|     in1Count_reg_426     |   23   |
|       lhs_V_reg_231      |   55   |
|        p_0_reg_185       |   55   |
|       r_V_3_reg_449      |   32   |
|    sum_V_cast_reg_417    |   55   |
|       sum_V_reg_442      |   55   |
|temperature_V_read_reg_412|   12   |
|    tmp_data_V_reg_432    |   32   |
|    tmp_last_V_reg_438    |    1   |
|        tmp_reg_422       |    1   |
|      value_1_reg_241     |   32   |
+--------------------------+--------+
|           Total          |   495  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|      i_reg_195      |  p0  |   2  |  23  |   46   ||    9    |
| i_op_assign_reg_207 |  p0  |   2  |  32  |   64   ||    9    |
|   first_s_reg_219   |  p0  |   2  |  32  |   64   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   174  ||  5.307  ||    27   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   339  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   27   |
|  Register |    -   |   495  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   495  |   366  |
+-----------+--------+--------+--------+
