// Seed: 1220217980
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
  module_2(
      id_3, id_3, id_3, id_3, id_3
  ); id_4 :
  assert property (@(posedge 1) id_2 != 1)
  else begin
    id_4 = !id_2;
  end
endmodule
module module_1 (
    output wire id_0,
    output wire id_1
);
  tri0 id_3;
  assign id_3 = 1;
  module_0(
      id_3, id_3
  );
  reg id_4, id_5;
  initial begin
    id_4 <= 1'b0;
  end
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_6, id_7;
endmodule
