<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Logic Gates</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part72.htm">&lt; Назад</a><span> | </span><a href="../index.html">Содержимое</a><span> | </span><a href="part74.htm">Далее &gt;</a></p><p style="padding-bottom: 3pt;padding-left: 6pt;text-indent: 0pt;text-align: justify;"><a href="#bookmark71" name="bookmark793">LOGIC GATES</a><a name="bookmark857">&zwnj;</a></p><p style="padding-left: 6pt;text-indent: 0pt;line-height: 1pt;text-align: left;"><span><img width="624" height="1" alt="image" src="Image_209.png"/></span></p><p style="padding-top: 4pt;padding-left: 5pt;text-indent: 0pt;text-align: justify;">A computer carries out all operations internally by means of combinations of signals passing through standard blocks of built-in circuits known as logic gates. In other words, a <i>logic gate </i>is an electronic circuit that operates on one or more input signals to produce standard output signals. These logic gates are the building blocks of electronic circuits in a computer.</p><p class="s46" style="padding-top: 4pt;padding-left: 5pt;text-indent: 0pt;text-align: justify;"><a href="part73.htm#bookmark860" class="s23">Digital computers use a variety of logic gates in their design. Each gate has a standard graphic symbol, and a Boolean function (expression) describes its operation. We can represent the input- output relationship of the binary variables for each gate in the form of a truth table. </a><a href="part73.htm#bookmark860" class="s3">Figure </a>3.14<span class="s10"> </span><span class="p">lists the names, graphic symbols, Boolean functions, and truth tables of seven commonly used logic gates. Their description is given here.</span></p><p style="padding-top: 9pt;padding-left: 39pt;text-indent: -15pt;text-align: justify;"><a name="bookmark858">1. </a><b>AND gate. </b><a href="part73.htm#bookmark860" class="s23">An AND gate is the physical realization of logical multiplication (AND) operation. It is an electronic circuit that generates an output signal of 1, only if all input signals are also 1, otherwise the output is 0 (see </a><a href="part73.htm#bookmark860" class="s3">Figure </a><span class="s46">3.14</span>(a)]. Two or more switches connected in series behave as an AND gate. AND gates may have more than two inputs,</p><p style="padding-top: 3pt;padding-left: 39pt;text-indent: 0pt;text-align: justify;"><a name="bookmark859">and by definition, the output will be 1, if and only if all inputs are 1. Hence, the output of an AND gate with three inputs A, B, and C will be 1 only if all three inputs are 1, so that we write the output as A × B × C.</a></p><p style="padding-top: 4pt;padding-left: 38pt;text-indent: -15pt;text-align: justify;">2. <b>OR gate. </b><a href="part73.htm#bookmark860" class="s23">An OR gate is the physical realization of logical addition (OR) operation. It is an electronic circuit that generates an output signal of 1, if any of the input signals is 1 or both are 1, otherwise the output is 0 [see </a><a href="part73.htm#bookmark860" class="s3">Figure </a><span class="s46">3.14</span>(b)]. Two or more switches connected in parallel behave as an OR gate.</p><p style="padding-top: 4pt;padding-left: 38pt;text-indent: 0pt;text-align: justify;">OR gates may have more than two inputs, and by definition, the output will be 1, if any input is 1. Hence, the output of an OR gate with three inputs A, B, and C will be 1, if any one of the inputs is 1, so that we write the output as A+B+C.</p><p style="padding-top: 4pt;padding-left: 38pt;text-indent: -15pt;text-align: justify;">3. <b>NOT gate. </b><a href="part73.htm#bookmark860" class="s23">A NOT gate is the physical realization of complementation operation. It is an electronic circuit, which generates the reverse of the input signal as output signal [see </a><a href="part73.htm#bookmark860" class="s3">Figure </a><span class="s46">3.14</span>(c)]. It is also known as an <i>inverter </i>because it inverts the input.</p><p style="padding-top: 4pt;padding-left: 38pt;text-indent: 0pt;text-align: justify;">The small circle in the output of the graphic symbol of an inverter designates a logic complement. A NOT gate always has a single input because complementation operation is unary operation defined on a single variable. Two NOT gates connected in series give an output equal to the input. This is the gating counterpart to the law of double complementation, <span><img width="38" height="20" alt="image" src="Image_210.jpg"/></span></p><p style="padding-top: 3pt;padding-left: 38pt;text-indent: -15pt;text-align: justify;">4. <b>NAND gate. </b><a href="part73.htm#bookmark860" class="s23">A NAND gate is a complemented AND gate. That is, the output of NAND gate will be 1, if any one of the inputs is a 0, and it will be 0, only when all inputs are 1 [see </a><a href="part73.htm#bookmark860" class="s3">Figure </a><span class="s46">3.14</span>(d)]. Its name is derived from the abbreviation of NOT-AND. Hence, its graphic symbol consists of an AND graphic symbol followed by a small circle (inverter or NOT).</p><p style="padding-top: 4pt;padding-left: 38pt;text-indent: 0pt;text-align: justify;">The symbol ‘ ’ is usually used to represent a NAND operation in Boolean expressions. Hence, <span><img width="114" height="13" alt="image" src="Image_211.jpg"/></span>. A NAND gate may have more than two inputs, and the output is always the complement of the AND function of all inputs.</p><p style="padding-top: 4pt;padding-left: 38pt;text-indent: 0pt;text-align: justify;">Hence, a three-input NAND gate with inputs A, B, and C will have an output equal to <span><img width="123" height="15" alt="image" src="Image_212.jpg"/></span> meaning that the output will be 1, if any of the inputs is a 0, and it will be 0, only when all three inputs are 1.</p><p style="padding-top: 4pt;padding-left: 38pt;text-indent: -15pt;text-align: justify;">5. <b>NOR gate. </b><a href="part73.htm#bookmark860" class="s23">A NOR gate is a complemented OR gate. That is, the output of a NOR gate will be 1, only when all inputs are 0, and it will be 0, if any input is a 1 [see </a><a href="part73.htm#bookmark860" class="s3">Figure</a><a href="part73.htm#bookmark860" class="s24"> </a><a href="part73.htm#bookmark860" class="s3">3.14</a><a href="part73.htm#bookmark860" class="s23">(e)]. Its name is derived from the abbreviation of NOT-OR. Hence, its graphic </a>symbol consists of an OR graphic symbol followed by a small circle (inverter or NOT).</p><p style="padding-top: 4pt;padding-left: 39pt;text-indent: 0pt;text-align: justify;">The symbol ‘ ¯ ’ is usually used to represent a NOR operation in Boolean expressions. Hence, A ¯ B = <span><img width="76" height="14" alt="image" src="Image_213.jpg"/></span>. A NOR gate may have more than two inputs, and the output is always the OR function of all inputs. Hence, a three-input NOR gate with inputs A, B, and C will have an output equal to <span><img width="54" height="14" alt="image" src="Image_214.jpg"/></span> or <span><img width="46" height="13" alt="image" src="Image_215.jpg"/></span> meaning that the output will be 1, only when all three inputs are 0, and it will be 0, if any of the three inputs is a 1.</p><p style="padding-left: 85pt;text-indent: 0pt;text-align: left;"><span><img width="456" height="615" alt="image" src="Image_216.jpg"/></span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s20" style="padding-top: 4pt;padding-left: 171pt;text-indent: 0pt;text-align: left;"><a name="bookmark860">Figure 3.14. </a><span class="s21">Commonly used logic gates.</span></p><p style="padding-top: 8pt;padding-left: 38pt;text-indent: -15pt;text-align: left;">6. <b>Exclusive-OR (XOR) gate. </b>Exclusive-OR, denoted by Å, is a binary operator that performs the following Boolean function:</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 216pt;text-indent: 0pt;line-height: 9pt;text-align: left;"><span><img width="106" height="12" alt="image" src="Image_217.jpg"/></span></p><p class="s46" style="padding-top: 8pt;padding-left: 39pt;text-indent: 0pt;text-align: justify;"><a href="part73.htm#bookmark860" class="s23" name="bookmark861">Notice from the truth table of </a><a href="part73.htm#bookmark860" class="s3">Figure </a>3.14<span class="p">(f) that the output of an Exclusive-OR gate is 1, if any input is 1 but excludes the combination when both inputs are 1. ODD function would had been a better name for Exclusive- OR operation because its output is 1, if an odd number of inputs are 1. Hence, for a three-input Exclusive-OR gate, the output will be 1, if only one input is 1, or if all three inputs are 1. Exclusive-OR gates are commonly available with two inputs only. They are rarely available with three or more inputs. Since Exclusive-OR operation is both commutative and associative, we have:</span></p><p style="padding-left: 172pt;text-indent: 0pt;text-align: left;"><a name="bookmark863"><span><img width="225" height="17" alt="image" src="Image_218.jpg"/></span></a></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-top: 4pt;padding-left: 39pt;text-indent: 0pt;text-align: justify;">Graphic symbol of Exclusive-OR gate is similar to OR gate with a curved line on the input side.</p><p style="padding-top: 4pt;padding-left: 38pt;text-indent: -15pt;text-align: left;">7. <b>Exclusive-NOR (Equivalence) gate. </b>Exclusive-NOR (Equivalence), denoted by ?, is a binary operator that performs the following Boolean function:</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 208pt;text-indent: 0pt;line-height: 10pt;text-align: left;"><span><img width="128" height="13" alt="image" src="Image_219.jpg"/></span></p><p class="s46" style="padding-top: 8pt;padding-left: 39pt;text-indent: 0pt;text-align: justify;"><a href="part73.htm#bookmark860" class="s23">Notice from the truth table of </a><a href="part73.htm#bookmark860" class="s3">Figure </a>3.14<span class="p">(g) that the output of an Equivalence gate is 1, only if both inputs are equal to 1, or both inputs are equal to 0. Also, notice that Equivalence is the complement of Exclusive-OR. Hence, graphic symbol of Equivalence is similar to Exclusive-OR gate with a small circle (inverter). Equivalence gates are also commonly available with two inputs only. They are rarely available with three or more inputs. Since Equivalence operation is both commutative and associative, we have:</span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 165pt;text-indent: 0pt;line-height: 10pt;text-align: left;"><span><img width="242" height="14" alt="image" src="Image_220.jpg"/></span></p><p style="padding-top: 8pt;padding-left: 39pt;text-indent: 0pt;text-align: justify;">Only a limited number of Boolean expressions can be expressed exclusively in terms of Exclusive-OR or Equivalence operations. Nevertheless, these expressions emerge quite often during the design of digital systems. The two functions are particularly useful in arithmetic operations and error detection and correction.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part72.htm">&lt; Назад</a><span> | </span><a href="../index.html">Содержимое</a><span> | </span><a href="part74.htm">Далее &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
