// Seed: 3095063511
module module_0 (
    input tri1 id_0,
    output tri1 id_1,
    output tri1 id_2,
    output uwire id_3,
    output wor id_4,
    output wire id_5,
    input wand id_6,
    output uwire id_7,
    input wire id_8,
    input tri id_9,
    input tri0 id_10,
    input supply0 id_11,
    output wand id_12,
    input uwire id_13,
    output tri1 id_14,
    input wire id_15
);
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    input wor id_2,
    input wire id_3,
    input wire id_4,
    output logic id_5,
    output tri0 id_6,
    input wand id_7,
    input tri id_8,
    input tri1 id_9,
    input supply1 id_10
);
  always begin
    id_6 = id_1;
    id_6 = id_0;
    id_5 <= 1;
  end
  reg id_12;
  module_0(
      id_10,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_4,
      id_6,
      id_1,
      id_0,
      id_0,
      id_1,
      id_6,
      id_7,
      id_6,
      id_0
  );
  always id_12 <= 1;
endmodule
