
project2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000049b8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000042c  08004b48  08004b48  00014b48  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004f74  08004f74  000201fc  2**0
                  CONTENTS
  4 .ARM          00000000  08004f74  08004f74  000201fc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004f74  08004f74  000201fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004f74  08004f74  00014f74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004f78  08004f78  00014f78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001fc  20000000  08004f7c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000140  200001fc  08005178  000201fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000033c  08005178  0002033c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b167  00000000  00000000  0002022c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b59  00000000  00000000  0002b393  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009c0  00000000  00000000  0002cef0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000008e8  00000000  00000000  0002d8b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000049f0  00000000  00000000  0002e198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a094  00000000  00000000  00032b88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005b409  00000000  00000000  0003cc1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00098025  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003aa8  00000000  00000000  00098078  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001fc 	.word	0x200001fc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004b30 	.word	0x08004b30

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000200 	.word	0x20000200
 80001cc:	08004b30 	.word	0x08004b30

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <EXTI_GetITStatus>:
  * @param  EXTI_Line: specifies the EXTI line to check.
  *   This parameter can be any combination of EXTI_Linex where x can be (0..20).
  * @retval The new state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	b085      	sub	sp, #20
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	73fb      	strb	r3, [r7, #15]
  uint32_t enablestatus = 0;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  enablestatus =  *(__IO uint32_t *) (((uint32_t) &(EXTI->IMR)) + ((EXTI_Line) >> 5 ) * 0x20) & (uint32_t)(1 << (EXTI_Line & 0x1F));
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	095b      	lsrs	r3, r3, #5
 8000bbc:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 8000bc0:	f503 6302 	add.w	r3, r3, #2080	; 0x820
 8000bc4:	015b      	lsls	r3, r3, #5
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	687a      	ldr	r2, [r7, #4]
 8000bca:	f002 021f 	and.w	r2, r2, #31
 8000bce:	2101      	movs	r1, #1
 8000bd0:	fa01 f202 	lsl.w	r2, r1, r2
 8000bd4:	4013      	ands	r3, r2
 8000bd6:	60bb      	str	r3, [r7, #8]
 
  if ( (((*(__IO uint32_t *) (((uint32_t) &(EXTI->PR)) + (((EXTI_Line) >> 5 ) * 0x20) )) & (uint32_t)(1 << (EXTI_Line & 0x1F))) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	095b      	lsrs	r3, r3, #5
 8000bdc:	015a      	lsls	r2, r3, #5
 8000bde:	4b0d      	ldr	r3, [pc, #52]	; (8000c14 <EXTI_GetITStatus+0x6c>)
 8000be0:	4413      	add	r3, r2
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	687a      	ldr	r2, [r7, #4]
 8000be6:	f002 021f 	and.w	r2, r2, #31
 8000bea:	2101      	movs	r1, #1
 8000bec:	fa01 f202 	lsl.w	r2, r1, r2
 8000bf0:	4013      	ands	r3, r2
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d005      	beq.n	8000c02 <EXTI_GetITStatus+0x5a>
 8000bf6:	68bb      	ldr	r3, [r7, #8]
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d002      	beq.n	8000c02 <EXTI_GetITStatus+0x5a>
  {
    bitstatus = SET;
 8000bfc:	2301      	movs	r3, #1
 8000bfe:	73fb      	strb	r3, [r7, #15]
 8000c00:	e001      	b.n	8000c06 <EXTI_GetITStatus+0x5e>
  }
  else
  {
    bitstatus = RESET;
 8000c02:	2300      	movs	r3, #0
 8000c04:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000c06:	7bfb      	ldrb	r3, [r7, #15]
  
}
 8000c08:	4618      	mov	r0, r3
 8000c0a:	3714      	adds	r7, #20
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c12:	4770      	bx	lr
 8000c14:	40010414 	.word	0x40010414

08000c18 <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *   This parameter can be any combination of EXTI_Linex where x can be (0..20).
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	b083      	sub	sp, #12
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE_EXT(EXTI_Line));
  
  *(__IO uint32_t *) (((uint32_t) &(EXTI->PR)) + ((EXTI_Line) >> 5 ) * 0x20) = (1 << (EXTI_Line & 0x1F));
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	f003 031f 	and.w	r3, r3, #31
 8000c26:	2201      	movs	r2, #1
 8000c28:	fa02 f103 	lsl.w	r1, r2, r3
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	095b      	lsrs	r3, r3, #5
 8000c30:	015a      	lsls	r2, r3, #5
 8000c32:	4b05      	ldr	r3, [pc, #20]	; (8000c48 <EXTI_ClearITPendingBit+0x30>)
 8000c34:	4413      	add	r3, r2
 8000c36:	460a      	mov	r2, r1
 8000c38:	601a      	str	r2, [r3, #0]
}
 8000c3a:	bf00      	nop
 8000c3c:	370c      	adds	r7, #12
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop
 8000c48:	40010414 	.word	0x40010414

08000c4c <GPIO_Init>:
  *         GPIO_Pin_0->GPIO_Pin_2, GPIO_Pin_4, GPIO_Pin_6, GPIO_Pin_9 
  *                       and GPIO_Pin_10 for GPIOF.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{ 
 8000c4c:	b480      	push	{r7}
 8000c4e:	b087      	sub	sp, #28
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
 8000c54:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8000c56:	2300      	movs	r3, #0
 8000c58:	617b      	str	r3, [r7, #20]
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	613b      	str	r3, [r7, #16]
 8000c5e:	2300      	movs	r3, #0
 8000c60:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /*-------------------------- Configure the port pins -----------------------*/
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000c62:	2300      	movs	r3, #0
 8000c64:	617b      	str	r3, [r7, #20]
 8000c66:	e07c      	b.n	8000d62 <GPIO_Init+0x116>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000c68:	2201      	movs	r2, #1
 8000c6a:	697b      	ldr	r3, [r7, #20]
 8000c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c70:	613b      	str	r3, [r7, #16]

    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000c72:	683b      	ldr	r3, [r7, #0]
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	693a      	ldr	r2, [r7, #16]
 8000c78:	4013      	ands	r3, r2
 8000c7a:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000c7c:	68fa      	ldr	r2, [r7, #12]
 8000c7e:	693b      	ldr	r3, [r7, #16]
 8000c80:	429a      	cmp	r2, r3
 8000c82:	d16b      	bne.n	8000d5c <GPIO_Init+0x110>
    {
      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000c84:	683b      	ldr	r3, [r7, #0]
 8000c86:	791b      	ldrb	r3, [r3, #4]
 8000c88:	2b01      	cmp	r3, #1
 8000c8a:	d003      	beq.n	8000c94 <GPIO_Init+0x48>
 8000c8c:	683b      	ldr	r3, [r7, #0]
 8000c8e:	791b      	ldrb	r3, [r3, #4]
 8000c90:	2b02      	cmp	r3, #2
 8000c92:	d134      	bne.n	8000cfe <GPIO_Init+0xb2>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	689a      	ldr	r2, [r3, #8]
 8000c98:	697b      	ldr	r3, [r7, #20]
 8000c9a:	005b      	lsls	r3, r3, #1
 8000c9c:	2103      	movs	r1, #3
 8000c9e:	fa01 f303 	lsl.w	r3, r1, r3
 8000ca2:	43db      	mvns	r3, r3
 8000ca4:	401a      	ands	r2, r3
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	689a      	ldr	r2, [r3, #8]
 8000cae:	683b      	ldr	r3, [r7, #0]
 8000cb0:	795b      	ldrb	r3, [r3, #5]
 8000cb2:	4619      	mov	r1, r3
 8000cb4:	697b      	ldr	r3, [r7, #20]
 8000cb6:	005b      	lsls	r3, r3, #1
 8000cb8:	fa01 f303 	lsl.w	r3, r1, r3
 8000cbc:	431a      	orrs	r2, r3
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration */
        GPIOx->OTYPER &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos));
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	889b      	ldrh	r3, [r3, #4]
 8000cc6:	b29a      	uxth	r2, r3
 8000cc8:	697b      	ldr	r3, [r7, #20]
 8000cca:	b29b      	uxth	r3, r3
 8000ccc:	4619      	mov	r1, r3
 8000cce:	2301      	movs	r3, #1
 8000cd0:	408b      	lsls	r3, r1
 8000cd2:	b29b      	uxth	r3, r3
 8000cd4:	43db      	mvns	r3, r3
 8000cd6:	b29b      	uxth	r3, r3
 8000cd8:	4013      	ands	r3, r2
 8000cda:	b29a      	uxth	r2, r3
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	809a      	strh	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	889b      	ldrh	r3, [r3, #4]
 8000ce4:	b29a      	uxth	r2, r3
 8000ce6:	683b      	ldr	r3, [r7, #0]
 8000ce8:	799b      	ldrb	r3, [r3, #6]
 8000cea:	4619      	mov	r1, r3
 8000cec:	697b      	ldr	r3, [r7, #20]
 8000cee:	b29b      	uxth	r3, r3
 8000cf0:	fa01 f303 	lsl.w	r3, r1, r3
 8000cf4:	b29b      	uxth	r3, r3
 8000cf6:	4313      	orrs	r3, r2
 8000cf8:	b29a      	uxth	r2, r3
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	809a      	strh	r2, [r3, #4]
      }
      
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	681a      	ldr	r2, [r3, #0]
 8000d02:	697b      	ldr	r3, [r7, #20]
 8000d04:	005b      	lsls	r3, r3, #1
 8000d06:	2103      	movs	r1, #3
 8000d08:	fa01 f303 	lsl.w	r3, r1, r3
 8000d0c:	43db      	mvns	r3, r3
 8000d0e:	401a      	ands	r2, r3
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	601a      	str	r2, [r3, #0]

      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	681a      	ldr	r2, [r3, #0]
 8000d18:	683b      	ldr	r3, [r7, #0]
 8000d1a:	791b      	ldrb	r3, [r3, #4]
 8000d1c:	4619      	mov	r1, r3
 8000d1e:	697b      	ldr	r3, [r7, #20]
 8000d20:	005b      	lsls	r3, r3, #1
 8000d22:	fa01 f303 	lsl.w	r3, r1, r3
 8000d26:	431a      	orrs	r2, r3
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	601a      	str	r2, [r3, #0]

      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	68da      	ldr	r2, [r3, #12]
 8000d30:	697b      	ldr	r3, [r7, #20]
 8000d32:	b29b      	uxth	r3, r3
 8000d34:	005b      	lsls	r3, r3, #1
 8000d36:	2103      	movs	r1, #3
 8000d38:	fa01 f303 	lsl.w	r3, r1, r3
 8000d3c:	43db      	mvns	r3, r3
 8000d3e:	401a      	ands	r2, r3
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	68da      	ldr	r2, [r3, #12]
 8000d48:	683b      	ldr	r3, [r7, #0]
 8000d4a:	79db      	ldrb	r3, [r3, #7]
 8000d4c:	4619      	mov	r1, r3
 8000d4e:	697b      	ldr	r3, [r7, #20]
 8000d50:	005b      	lsls	r3, r3, #1
 8000d52:	fa01 f303 	lsl.w	r3, r1, r3
 8000d56:	431a      	orrs	r2, r3
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000d5c:	697b      	ldr	r3, [r7, #20]
 8000d5e:	3301      	adds	r3, #1
 8000d60:	617b      	str	r3, [r7, #20]
 8000d62:	697b      	ldr	r3, [r7, #20]
 8000d64:	2b0f      	cmp	r3, #15
 8000d66:	f67f af7f 	bls.w	8000c68 <GPIO_Init+0x1c>
    }
  }
}
 8000d6a:	bf00      	nop
 8000d6c:	bf00      	nop
 8000d6e:	371c      	adds	r7, #28
 8000d70:	46bd      	mov	sp, r7
 8000d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d76:	4770      	bx	lr

08000d78 <GPIO_StructInit>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure which will 
  *         be initialized.
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	b083      	sub	sp, #12
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000d86:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	711a      	strb	r2, [r3, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	2202      	movs	r2, #2
 8000d92:	715a      	strb	r2, [r3, #5]
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	2200      	movs	r2, #0
 8000d98:	719a      	strb	r2, [r3, #6]
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	71da      	strb	r2, [r3, #7]
}
 8000da0:	bf00      	nop
 8000da2:	370c      	adds	r7, #12
 8000da4:	46bd      	mov	sp, r7
 8000da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000daa:	4770      	bx	lr

08000dac <GPIO_ReadInputDataBit>:
  *         (0..15) for GPIOA, GPIOB, GPIOC, GPIOD or GPIOE;
  *         (0..2, 4, 6, 9..10) for GPIOF.
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000dac:	b480      	push	{r7}
 8000dae:	b085      	sub	sp, #20
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
 8000db4:	460b      	mov	r3, r1
 8000db6:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 8000db8:	2300      	movs	r3, #0
 8000dba:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	8a1b      	ldrh	r3, [r3, #16]
 8000dc0:	b29a      	uxth	r2, r3
 8000dc2:	887b      	ldrh	r3, [r7, #2]
 8000dc4:	4013      	ands	r3, r2
 8000dc6:	b29b      	uxth	r3, r3
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d002      	beq.n	8000dd2 <GPIO_ReadInputDataBit+0x26>
  {
    bitstatus = (uint8_t)Bit_SET;
 8000dcc:	2301      	movs	r3, #1
 8000dce:	73fb      	strb	r3, [r7, #15]
 8000dd0:	e001      	b.n	8000dd6 <GPIO_ReadInputDataBit+0x2a>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000dd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8000dd8:	4618      	mov	r0, r3
 8000dda:	3714      	adds	r7, #20
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de2:	4770      	bx	lr

08000de4 <GPIO_WriteBit>:
  *     @arg Bit_RESET: to clear the port pin
  *     @arg Bit_SET: to set the port pin
  * @retval None
  */
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
 8000de4:	b480      	push	{r7}
 8000de6:	b083      	sub	sp, #12
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
 8000dec:	460b      	mov	r3, r1
 8000dee:	807b      	strh	r3, [r7, #2]
 8000df0:	4613      	mov	r3, r2
 8000df2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));
  
  if (BitVal != Bit_RESET)
 8000df4:	787b      	ldrb	r3, [r7, #1]
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d003      	beq.n	8000e02 <GPIO_WriteBit+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000dfa:	887a      	ldrh	r2, [r7, #2]
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8000e00:	e002      	b.n	8000e08 <GPIO_WriteBit+0x24>
    GPIOx->BRR = GPIO_Pin ;
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	887a      	ldrh	r2, [r7, #2]
 8000e06:	851a      	strh	r2, [r3, #40]	; 0x28
}
 8000e08:	bf00      	nop
 8000e0a:	370c      	adds	r7, #12
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e12:	4770      	bx	lr

08000e14 <RCC_GetClocksFreq>:
  *           configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8000e14:	b480      	push	{r7}
 8000e16:	b08b      	sub	sp, #44	; 0x2c
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, prediv1factor = 0, presc = 0, pllclk = 0;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	623b      	str	r3, [r7, #32]
 8000e20:	2300      	movs	r3, #0
 8000e22:	61fb      	str	r3, [r7, #28]
 8000e24:	2300      	movs	r3, #0
 8000e26:	61bb      	str	r3, [r7, #24]
 8000e28:	2300      	movs	r3, #0
 8000e2a:	617b      	str	r3, [r7, #20]
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	613b      	str	r3, [r7, #16]
 8000e30:	2300      	movs	r3, #0
 8000e32:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t apb2presc = 0, ahbpresc = 0;
 8000e34:	2300      	movs	r3, #0
 8000e36:	60fb      	str	r3, [r7, #12]
 8000e38:	2300      	movs	r3, #0
 8000e3a:	60bb      	str	r3, [r7, #8]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000e3c:	4b91      	ldr	r3, [pc, #580]	; (8001084 <RCC_GetClocksFreq+0x270>)
 8000e3e:	685b      	ldr	r3, [r3, #4]
 8000e40:	f003 030c 	and.w	r3, r3, #12
 8000e44:	623b      	str	r3, [r7, #32]
  
  switch (tmp)
 8000e46:	6a3b      	ldr	r3, [r7, #32]
 8000e48:	2b08      	cmp	r3, #8
 8000e4a:	d011      	beq.n	8000e70 <RCC_GetClocksFreq+0x5c>
 8000e4c:	6a3b      	ldr	r3, [r7, #32]
 8000e4e:	2b08      	cmp	r3, #8
 8000e50:	d837      	bhi.n	8000ec2 <RCC_GetClocksFreq+0xae>
 8000e52:	6a3b      	ldr	r3, [r7, #32]
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d003      	beq.n	8000e60 <RCC_GetClocksFreq+0x4c>
 8000e58:	6a3b      	ldr	r3, [r7, #32]
 8000e5a:	2b04      	cmp	r3, #4
 8000e5c:	d004      	beq.n	8000e68 <RCC_GetClocksFreq+0x54>
 8000e5e:	e030      	b.n	8000ec2 <RCC_GetClocksFreq+0xae>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	4a89      	ldr	r2, [pc, #548]	; (8001088 <RCC_GetClocksFreq+0x274>)
 8000e64:	601a      	str	r2, [r3, #0]
      break;
 8000e66:	e030      	b.n	8000eca <RCC_GetClocksFreq+0xb6>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	4a87      	ldr	r2, [pc, #540]	; (8001088 <RCC_GetClocksFreq+0x274>)
 8000e6c:	601a      	str	r2, [r3, #0]
      break;
 8000e6e:	e02c      	b.n	8000eca <RCC_GetClocksFreq+0xb6>
    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 8000e70:	4b84      	ldr	r3, [pc, #528]	; (8001084 <RCC_GetClocksFreq+0x270>)
 8000e72:	685b      	ldr	r3, [r3, #4]
 8000e74:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8000e78:	61fb      	str	r3, [r7, #28]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8000e7a:	4b82      	ldr	r3, [pc, #520]	; (8001084 <RCC_GetClocksFreq+0x270>)
 8000e7c:	685b      	ldr	r3, [r3, #4]
 8000e7e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e82:	61bb      	str	r3, [r7, #24]
      pllmull = ( pllmull >> 18) + 2;
 8000e84:	69fb      	ldr	r3, [r7, #28]
 8000e86:	0c9b      	lsrs	r3, r3, #18
 8000e88:	3302      	adds	r3, #2
 8000e8a:	61fb      	str	r3, [r7, #28]
      
      if (pllsource == 0x00)
 8000e8c:	69bb      	ldr	r3, [r7, #24]
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d105      	bne.n	8000e9e <RCC_GetClocksFreq+0x8a>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        pllclk = (HSI_VALUE >> 1) * pllmull;
 8000e92:	69fb      	ldr	r3, [r7, #28]
 8000e94:	4a7d      	ldr	r2, [pc, #500]	; (800108c <RCC_GetClocksFreq+0x278>)
 8000e96:	fb02 f303 	mul.w	r3, r2, r3
 8000e9a:	627b      	str	r3, [r7, #36]	; 0x24
 8000e9c:	e00d      	b.n	8000eba <RCC_GetClocksFreq+0xa6>
      }
      else
      {
        prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 8000e9e:	4b79      	ldr	r3, [pc, #484]	; (8001084 <RCC_GetClocksFreq+0x270>)
 8000ea0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ea2:	f003 030f 	and.w	r3, r3, #15
 8000ea6:	3301      	adds	r3, #1
 8000ea8:	617b      	str	r3, [r7, #20]
        /* HSE oscillator clock selected as PREDIV1 clock entry */
        pllclk = (HSE_VALUE / prediv1factor) * pllmull; 
 8000eaa:	4a77      	ldr	r2, [pc, #476]	; (8001088 <RCC_GetClocksFreq+0x274>)
 8000eac:	697b      	ldr	r3, [r7, #20]
 8000eae:	fbb2 f2f3 	udiv	r2, r2, r3
 8000eb2:	69fb      	ldr	r3, [r7, #28]
 8000eb4:	fb02 f303 	mul.w	r3, r2, r3
 8000eb8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      RCC_Clocks->SYSCLK_Frequency = pllclk;      
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000ebe:	601a      	str	r2, [r3, #0]
      break;
 8000ec0:	e003      	b.n	8000eca <RCC_GetClocksFreq+0xb6>
    default: /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	4a70      	ldr	r2, [pc, #448]	; (8001088 <RCC_GetClocksFreq+0x274>)
 8000ec6:	601a      	str	r2, [r3, #0]
      break;
 8000ec8:	bf00      	nop
  }
    /* Compute HCLK, PCLK clocks frequencies -----------------------------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8000eca:	4b6e      	ldr	r3, [pc, #440]	; (8001084 <RCC_GetClocksFreq+0x270>)
 8000ecc:	685b      	ldr	r3, [r3, #4]
 8000ece:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000ed2:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 4;
 8000ed4:	6a3b      	ldr	r3, [r7, #32]
 8000ed6:	091b      	lsrs	r3, r3, #4
 8000ed8:	623b      	str	r3, [r7, #32]
  ahbpresc = APBAHBPrescTable[tmp]; 
 8000eda:	4a6d      	ldr	r2, [pc, #436]	; (8001090 <RCC_GetClocksFreq+0x27c>)
 8000edc:	6a3b      	ldr	r3, [r7, #32]
 8000ede:	4413      	add	r3, r2
 8000ee0:	781b      	ldrb	r3, [r3, #0]
 8000ee2:	b2db      	uxtb	r3, r3
 8000ee4:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> ahbpresc;
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	681a      	ldr	r2, [r3, #0]
 8000eea:	68bb      	ldr	r3, [r7, #8]
 8000eec:	40da      	lsrs	r2, r3
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8000ef2:	4b64      	ldr	r3, [pc, #400]	; (8001084 <RCC_GetClocksFreq+0x270>)
 8000ef4:	685b      	ldr	r3, [r3, #4]
 8000ef6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000efa:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 8;
 8000efc:	6a3b      	ldr	r3, [r7, #32]
 8000efe:	0a1b      	lsrs	r3, r3, #8
 8000f00:	623b      	str	r3, [r7, #32]
  presc = APBAHBPrescTable[tmp];
 8000f02:	4a63      	ldr	r2, [pc, #396]	; (8001090 <RCC_GetClocksFreq+0x27c>)
 8000f04:	6a3b      	ldr	r3, [r7, #32]
 8000f06:	4413      	add	r3, r2
 8000f08:	781b      	ldrb	r3, [r3, #0]
 8000f0a:	b2db      	uxtb	r3, r3
 8000f0c:	613b      	str	r3, [r7, #16]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	685a      	ldr	r2, [r3, #4]
 8000f12:	693b      	ldr	r3, [r7, #16]
 8000f14:	40da      	lsrs	r2, r3
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	609a      	str	r2, [r3, #8]
  
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8000f1a:	4b5a      	ldr	r3, [pc, #360]	; (8001084 <RCC_GetClocksFreq+0x270>)
 8000f1c:	685b      	ldr	r3, [r3, #4]
 8000f1e:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8000f22:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 11;
 8000f24:	6a3b      	ldr	r3, [r7, #32]
 8000f26:	0adb      	lsrs	r3, r3, #11
 8000f28:	623b      	str	r3, [r7, #32]
  apb2presc = APBAHBPrescTable[tmp];
 8000f2a:	4a59      	ldr	r2, [pc, #356]	; (8001090 <RCC_GetClocksFreq+0x27c>)
 8000f2c:	6a3b      	ldr	r3, [r7, #32]
 8000f2e:	4413      	add	r3, r2
 8000f30:	781b      	ldrb	r3, [r3, #0]
 8000f32:	b2db      	uxtb	r3, r3
 8000f34:	60fb      	str	r3, [r7, #12]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> apb2presc;
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	685a      	ldr	r2, [r3, #4]
 8000f3a:	68fb      	ldr	r3, [r7, #12]
 8000f3c:	40da      	lsrs	r2, r3
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	60da      	str	r2, [r3, #12]
  
  /* Get ADC12CLK prescaler */
  tmp = RCC->CFGR2 & RCC_CFGR2_ADCPRE12;
 8000f42:	4b50      	ldr	r3, [pc, #320]	; (8001084 <RCC_GetClocksFreq+0x270>)
 8000f44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f46:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8000f4a:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 4;
 8000f4c:	6a3b      	ldr	r3, [r7, #32]
 8000f4e:	091b      	lsrs	r3, r3, #4
 8000f50:	623b      	str	r3, [r7, #32]
  presc = ADCPrescTable[tmp];
 8000f52:	4a50      	ldr	r2, [pc, #320]	; (8001094 <RCC_GetClocksFreq+0x280>)
 8000f54:	6a3b      	ldr	r3, [r7, #32]
 8000f56:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000f5a:	b29b      	uxth	r3, r3
 8000f5c:	613b      	str	r3, [r7, #16]
  if ((presc & 0x10) != 0)
 8000f5e:	693b      	ldr	r3, [r7, #16]
 8000f60:	f003 0310 	and.w	r3, r3, #16
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d006      	beq.n	8000f76 <RCC_GetClocksFreq+0x162>
  {
     /* ADC12CLK clock frequency is derived from PLL clock */
     RCC_Clocks->ADC12CLK_Frequency = pllclk / presc;
 8000f68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000f6a:	693b      	ldr	r3, [r7, #16]
 8000f6c:	fbb2 f2f3 	udiv	r2, r2, r3
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	611a      	str	r2, [r3, #16]
 8000f74:	e003      	b.n	8000f7e <RCC_GetClocksFreq+0x16a>
  }
  else
  {
   /* ADC12CLK clock frequency is AHB clock */
     RCC_Clocks->ADC12CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	681a      	ldr	r2, [r3, #0]
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	611a      	str	r2, [r3, #16]
  }
  
  /* Get ADC34CLK prescaler */
  tmp = RCC->CFGR2 & RCC_CFGR2_ADCPRE34;
 8000f7e:	4b41      	ldr	r3, [pc, #260]	; (8001084 <RCC_GetClocksFreq+0x270>)
 8000f80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f82:	f403 5378 	and.w	r3, r3, #15872	; 0x3e00
 8000f86:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 9;
 8000f88:	6a3b      	ldr	r3, [r7, #32]
 8000f8a:	0a5b      	lsrs	r3, r3, #9
 8000f8c:	623b      	str	r3, [r7, #32]
  presc = ADCPrescTable[tmp];
 8000f8e:	4a41      	ldr	r2, [pc, #260]	; (8001094 <RCC_GetClocksFreq+0x280>)
 8000f90:	6a3b      	ldr	r3, [r7, #32]
 8000f92:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000f96:	b29b      	uxth	r3, r3
 8000f98:	613b      	str	r3, [r7, #16]
  if ((presc & 0x10) != 0)
 8000f9a:	693b      	ldr	r3, [r7, #16]
 8000f9c:	f003 0310 	and.w	r3, r3, #16
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d006      	beq.n	8000fb2 <RCC_GetClocksFreq+0x19e>
  {
     /* ADC34CLK clock frequency is derived from PLL clock */
     RCC_Clocks->ADC34CLK_Frequency = pllclk / presc;
 8000fa4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000fa6:	693b      	ldr	r3, [r7, #16]
 8000fa8:	fbb2 f2f3 	udiv	r2, r2, r3
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	615a      	str	r2, [r3, #20]
 8000fb0:	e003      	b.n	8000fba <RCC_GetClocksFreq+0x1a6>
  }
  else
  {
   /* ADC34CLK clock frequency is AHB clock */
     RCC_Clocks->ADC34CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	681a      	ldr	r2, [r3, #0]
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	615a      	str	r2, [r3, #20]
  }

  /* I2C1CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_I2C1SW) != RCC_CFGR3_I2C1SW)
 8000fba:	4b32      	ldr	r3, [pc, #200]	; (8001084 <RCC_GetClocksFreq+0x270>)
 8000fbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fbe:	f003 0310 	and.w	r3, r3, #16
 8000fc2:	2b10      	cmp	r3, #16
 8000fc4:	d003      	beq.n	8000fce <RCC_GetClocksFreq+0x1ba>
  {
    /* I2C1 Clock is HSI Osc. */
    RCC_Clocks->I2C1CLK_Frequency = HSI_VALUE;
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	4a2f      	ldr	r2, [pc, #188]	; (8001088 <RCC_GetClocksFreq+0x274>)
 8000fca:	619a      	str	r2, [r3, #24]
 8000fcc:	e003      	b.n	8000fd6 <RCC_GetClocksFreq+0x1c2>
  }
  else
  {
    /* I2C1 Clock is System Clock */
    RCC_Clocks->I2C1CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	681a      	ldr	r2, [r3, #0]
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	619a      	str	r2, [r3, #24]
  }

  /* I2C2CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_I2C2SW) != RCC_CFGR3_I2C2SW)
 8000fd6:	4b2b      	ldr	r3, [pc, #172]	; (8001084 <RCC_GetClocksFreq+0x270>)
 8000fd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fda:	f003 0320 	and.w	r3, r3, #32
 8000fde:	2b20      	cmp	r3, #32
 8000fe0:	d003      	beq.n	8000fea <RCC_GetClocksFreq+0x1d6>
  {
    /* I2C2 Clock is HSI Osc. */
    RCC_Clocks->I2C2CLK_Frequency = HSI_VALUE;
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	4a28      	ldr	r2, [pc, #160]	; (8001088 <RCC_GetClocksFreq+0x274>)
 8000fe6:	61da      	str	r2, [r3, #28]
 8000fe8:	e003      	b.n	8000ff2 <RCC_GetClocksFreq+0x1de>
  }
  else
  {
    /* I2C2 Clock is System Clock */
    RCC_Clocks->I2C2CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	681a      	ldr	r2, [r3, #0]
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	61da      	str	r2, [r3, #28]
  }
  
    /* TIM1CLK clock frequency */
  if(((RCC->CFGR3 & RCC_CFGR3_TIM1SW) == RCC_CFGR3_TIM1SW)&& (RCC_Clocks->SYSCLK_Frequency == pllclk) \
 8000ff2:	4b24      	ldr	r3, [pc, #144]	; (8001084 <RCC_GetClocksFreq+0x270>)
 8000ff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ff6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000ffa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000ffe:	d10d      	bne.n	800101c <RCC_GetClocksFreq+0x208>
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001006:	429a      	cmp	r2, r3
 8001008:	d108      	bne.n	800101c <RCC_GetClocksFreq+0x208>
  && (apb2presc == ahbpresc)) 
 800100a:	68fa      	ldr	r2, [r7, #12]
 800100c:	68bb      	ldr	r3, [r7, #8]
 800100e:	429a      	cmp	r2, r3
 8001010:	d104      	bne.n	800101c <RCC_GetClocksFreq+0x208>
  {
    /* TIM1 Clock is 2 * pllclk */
    RCC_Clocks->TIM1CLK_Frequency = pllclk * 2;
 8001012:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001014:	005a      	lsls	r2, r3, #1
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	621a      	str	r2, [r3, #32]
 800101a:	e003      	b.n	8001024 <RCC_GetClocksFreq+0x210>
  }
  else
  {
    /* TIM1 Clock is APB2 clock. */
    RCC_Clocks->TIM1CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	68da      	ldr	r2, [r3, #12]
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	621a      	str	r2, [r3, #32]
  }

    /* TIM8CLK clock frequency */
  if(((RCC->CFGR3 & RCC_CFGR3_TIM8SW) == RCC_CFGR3_TIM8SW)&& (RCC_Clocks->SYSCLK_Frequency == pllclk) \
 8001024:	4b17      	ldr	r3, [pc, #92]	; (8001084 <RCC_GetClocksFreq+0x270>)
 8001026:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001028:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800102c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001030:	d10d      	bne.n	800104e <RCC_GetClocksFreq+0x23a>
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001038:	429a      	cmp	r2, r3
 800103a:	d108      	bne.n	800104e <RCC_GetClocksFreq+0x23a>
  && (apb2presc == ahbpresc))
 800103c:	68fa      	ldr	r2, [r7, #12]
 800103e:	68bb      	ldr	r3, [r7, #8]
 8001040:	429a      	cmp	r2, r3
 8001042:	d104      	bne.n	800104e <RCC_GetClocksFreq+0x23a>
  {
    /* TIM8 Clock is 2 * pllclk */
    RCC_Clocks->TIM8CLK_Frequency = pllclk * 2;
 8001044:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001046:	005a      	lsls	r2, r3, #1
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	625a      	str	r2, [r3, #36]	; 0x24
 800104c:	e003      	b.n	8001056 <RCC_GetClocksFreq+0x242>
  }
  else
  {
    /* TIM8 Clock is APB2 clock. */
    RCC_Clocks->TIM8CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	68da      	ldr	r2, [r3, #12]
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	625a      	str	r2, [r3, #36]	; 0x24
  }
  
  /* USART1CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == 0x0)
 8001056:	4b0b      	ldr	r3, [pc, #44]	; (8001084 <RCC_GetClocksFreq+0x270>)
 8001058:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800105a:	f003 0303 	and.w	r3, r3, #3
 800105e:	2b00      	cmp	r3, #0
 8001060:	d104      	bne.n	800106c <RCC_GetClocksFreq+0x258>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART1CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	68da      	ldr	r2, [r3, #12]
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	629a      	str	r2, [r3, #40]	; 0x28
 800106a:	e029      	b.n	80010c0 <RCC_GetClocksFreq+0x2ac>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW_0)
 800106c:	4b05      	ldr	r3, [pc, #20]	; (8001084 <RCC_GetClocksFreq+0x270>)
 800106e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001070:	f003 0303 	and.w	r3, r3, #3
 8001074:	2b01      	cmp	r3, #1
 8001076:	d10f      	bne.n	8001098 <RCC_GetClocksFreq+0x284>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART1CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	681a      	ldr	r2, [r3, #0]
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	629a      	str	r2, [r3, #40]	; 0x28
 8001080:	e01e      	b.n	80010c0 <RCC_GetClocksFreq+0x2ac>
 8001082:	bf00      	nop
 8001084:	40021000 	.word	0x40021000
 8001088:	007a1200 	.word	0x007a1200
 800108c:	003d0900 	.word	0x003d0900
 8001090:	20000000 	.word	0x20000000
 8001094:	20000010 	.word	0x20000010
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW_1)
 8001098:	4b66      	ldr	r3, [pc, #408]	; (8001234 <RCC_GetClocksFreq+0x420>)
 800109a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800109c:	f003 0303 	and.w	r3, r3, #3
 80010a0:	2b02      	cmp	r3, #2
 80010a2:	d104      	bne.n	80010ae <RCC_GetClocksFreq+0x29a>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART1CLK_Frequency = LSE_VALUE;
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80010aa:	629a      	str	r2, [r3, #40]	; 0x28
 80010ac:	e008      	b.n	80010c0 <RCC_GetClocksFreq+0x2ac>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW)
 80010ae:	4b61      	ldr	r3, [pc, #388]	; (8001234 <RCC_GetClocksFreq+0x420>)
 80010b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010b2:	f003 0303 	and.w	r3, r3, #3
 80010b6:	2b03      	cmp	r3, #3
 80010b8:	d102      	bne.n	80010c0 <RCC_GetClocksFreq+0x2ac>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART1CLK_Frequency = HSI_VALUE;
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	4a5e      	ldr	r2, [pc, #376]	; (8001238 <RCC_GetClocksFreq+0x424>)
 80010be:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* USART2CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == 0x0)
 80010c0:	4b5c      	ldr	r3, [pc, #368]	; (8001234 <RCC_GetClocksFreq+0x420>)
 80010c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010c4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d104      	bne.n	80010d6 <RCC_GetClocksFreq+0x2c2>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART2CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	689a      	ldr	r2, [r3, #8]
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	62da      	str	r2, [r3, #44]	; 0x2c
 80010d4:	e021      	b.n	800111a <RCC_GetClocksFreq+0x306>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW_0)
 80010d6:	4b57      	ldr	r3, [pc, #348]	; (8001234 <RCC_GetClocksFreq+0x420>)
 80010d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010da:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80010de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80010e2:	d104      	bne.n	80010ee <RCC_GetClocksFreq+0x2da>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART2CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681a      	ldr	r2, [r3, #0]
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	62da      	str	r2, [r3, #44]	; 0x2c
 80010ec:	e015      	b.n	800111a <RCC_GetClocksFreq+0x306>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW_1)
 80010ee:	4b51      	ldr	r3, [pc, #324]	; (8001234 <RCC_GetClocksFreq+0x420>)
 80010f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010f2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80010f6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80010fa:	d104      	bne.n	8001106 <RCC_GetClocksFreq+0x2f2>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART2CLK_Frequency = LSE_VALUE;
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001102:	62da      	str	r2, [r3, #44]	; 0x2c
 8001104:	e009      	b.n	800111a <RCC_GetClocksFreq+0x306>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW)
 8001106:	4b4b      	ldr	r3, [pc, #300]	; (8001234 <RCC_GetClocksFreq+0x420>)
 8001108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800110a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800110e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8001112:	d102      	bne.n	800111a <RCC_GetClocksFreq+0x306>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART2CLK_Frequency = HSI_VALUE;
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	4a48      	ldr	r2, [pc, #288]	; (8001238 <RCC_GetClocksFreq+0x424>)
 8001118:	62da      	str	r2, [r3, #44]	; 0x2c
  }    

  /* USART3CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == 0x0)
 800111a:	4b46      	ldr	r3, [pc, #280]	; (8001234 <RCC_GetClocksFreq+0x420>)
 800111c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800111e:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8001122:	2b00      	cmp	r3, #0
 8001124:	d104      	bne.n	8001130 <RCC_GetClocksFreq+0x31c>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART3CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	689a      	ldr	r2, [r3, #8]
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	631a      	str	r2, [r3, #48]	; 0x30
 800112e:	e021      	b.n	8001174 <RCC_GetClocksFreq+0x360>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW_0)
 8001130:	4b40      	ldr	r3, [pc, #256]	; (8001234 <RCC_GetClocksFreq+0x420>)
 8001132:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001134:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8001138:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800113c:	d104      	bne.n	8001148 <RCC_GetClocksFreq+0x334>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART3CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	681a      	ldr	r2, [r3, #0]
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	631a      	str	r2, [r3, #48]	; 0x30
 8001146:	e015      	b.n	8001174 <RCC_GetClocksFreq+0x360>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW_1)
 8001148:	4b3a      	ldr	r3, [pc, #232]	; (8001234 <RCC_GetClocksFreq+0x420>)
 800114a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800114c:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8001150:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8001154:	d104      	bne.n	8001160 <RCC_GetClocksFreq+0x34c>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART3CLK_Frequency = LSE_VALUE;
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800115c:	631a      	str	r2, [r3, #48]	; 0x30
 800115e:	e009      	b.n	8001174 <RCC_GetClocksFreq+0x360>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW)
 8001160:	4b34      	ldr	r3, [pc, #208]	; (8001234 <RCC_GetClocksFreq+0x420>)
 8001162:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001164:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8001168:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800116c:	d102      	bne.n	8001174 <RCC_GetClocksFreq+0x360>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART3CLK_Frequency = HSI_VALUE;
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	4a31      	ldr	r2, [pc, #196]	; (8001238 <RCC_GetClocksFreq+0x424>)
 8001172:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
    /* UART4CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == 0x0)
 8001174:	4b2f      	ldr	r3, [pc, #188]	; (8001234 <RCC_GetClocksFreq+0x420>)
 8001176:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001178:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800117c:	2b00      	cmp	r3, #0
 800117e:	d104      	bne.n	800118a <RCC_GetClocksFreq+0x376>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->UART4CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	689a      	ldr	r2, [r3, #8]
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	635a      	str	r2, [r3, #52]	; 0x34
 8001188:	e021      	b.n	80011ce <RCC_GetClocksFreq+0x3ba>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == RCC_CFGR3_UART4SW_0)
 800118a:	4b2a      	ldr	r3, [pc, #168]	; (8001234 <RCC_GetClocksFreq+0x420>)
 800118c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800118e:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8001192:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001196:	d104      	bne.n	80011a2 <RCC_GetClocksFreq+0x38e>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->UART4CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	681a      	ldr	r2, [r3, #0]
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	635a      	str	r2, [r3, #52]	; 0x34
 80011a0:	e015      	b.n	80011ce <RCC_GetClocksFreq+0x3ba>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == RCC_CFGR3_UART4SW_1)
 80011a2:	4b24      	ldr	r3, [pc, #144]	; (8001234 <RCC_GetClocksFreq+0x420>)
 80011a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011a6:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80011aa:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80011ae:	d104      	bne.n	80011ba <RCC_GetClocksFreq+0x3a6>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->UART4CLK_Frequency = LSE_VALUE;
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80011b6:	635a      	str	r2, [r3, #52]	; 0x34
 80011b8:	e009      	b.n	80011ce <RCC_GetClocksFreq+0x3ba>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == RCC_CFGR3_UART4SW)
 80011ba:	4b1e      	ldr	r3, [pc, #120]	; (8001234 <RCC_GetClocksFreq+0x420>)
 80011bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011be:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80011c2:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80011c6:	d102      	bne.n	80011ce <RCC_GetClocksFreq+0x3ba>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->UART4CLK_Frequency = HSI_VALUE;
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	4a1b      	ldr	r2, [pc, #108]	; (8001238 <RCC_GetClocksFreq+0x424>)
 80011cc:	635a      	str	r2, [r3, #52]	; 0x34
  }   
  
  /* UART5CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == 0x0)
 80011ce:	4b19      	ldr	r3, [pc, #100]	; (8001234 <RCC_GetClocksFreq+0x420>)
 80011d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011d2:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d104      	bne.n	80011e4 <RCC_GetClocksFreq+0x3d0>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->UART5CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	689a      	ldr	r2, [r3, #8]
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	639a      	str	r2, [r3, #56]	; 0x38
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW)
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->UART5CLK_Frequency = HSI_VALUE;
  } 
}
 80011e2:	e021      	b.n	8001228 <RCC_GetClocksFreq+0x414>
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW_0)
 80011e4:	4b13      	ldr	r3, [pc, #76]	; (8001234 <RCC_GetClocksFreq+0x420>)
 80011e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011e8:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80011ec:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80011f0:	d104      	bne.n	80011fc <RCC_GetClocksFreq+0x3e8>
    RCC_Clocks->UART5CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	681a      	ldr	r2, [r3, #0]
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	639a      	str	r2, [r3, #56]	; 0x38
}
 80011fa:	e015      	b.n	8001228 <RCC_GetClocksFreq+0x414>
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW_1)
 80011fc:	4b0d      	ldr	r3, [pc, #52]	; (8001234 <RCC_GetClocksFreq+0x420>)
 80011fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001200:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8001204:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001208:	d104      	bne.n	8001214 <RCC_GetClocksFreq+0x400>
    RCC_Clocks->UART5CLK_Frequency = LSE_VALUE;
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001210:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001212:	e009      	b.n	8001228 <RCC_GetClocksFreq+0x414>
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW)
 8001214:	4b07      	ldr	r3, [pc, #28]	; (8001234 <RCC_GetClocksFreq+0x420>)
 8001216:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001218:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 800121c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8001220:	d102      	bne.n	8001228 <RCC_GetClocksFreq+0x414>
    RCC_Clocks->UART5CLK_Frequency = HSI_VALUE;
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	4a04      	ldr	r2, [pc, #16]	; (8001238 <RCC_GetClocksFreq+0x424>)
 8001226:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001228:	bf00      	nop
 800122a:	372c      	adds	r7, #44	; 0x2c
 800122c:	46bd      	mov	sp, r7
 800122e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001232:	4770      	bx	lr
 8001234:	40021000 	.word	0x40021000
 8001238:	007a1200 	.word	0x007a1200

0800123c <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
 800123c:	b480      	push	{r7}
 800123e:	b083      	sub	sp, #12
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
 8001244:	460b      	mov	r3, r1
 8001246:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001248:	78fb      	ldrb	r3, [r7, #3]
 800124a:	2b00      	cmp	r3, #0
 800124c:	d006      	beq.n	800125c <RCC_AHBPeriphClockCmd+0x20>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 800124e:	4b0a      	ldr	r3, [pc, #40]	; (8001278 <RCC_AHBPeriphClockCmd+0x3c>)
 8001250:	695a      	ldr	r2, [r3, #20]
 8001252:	4909      	ldr	r1, [pc, #36]	; (8001278 <RCC_AHBPeriphClockCmd+0x3c>)
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	4313      	orrs	r3, r2
 8001258:	614b      	str	r3, [r1, #20]
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
  }
}
 800125a:	e006      	b.n	800126a <RCC_AHBPeriphClockCmd+0x2e>
    RCC->AHBENR &= ~RCC_AHBPeriph;
 800125c:	4b06      	ldr	r3, [pc, #24]	; (8001278 <RCC_AHBPeriphClockCmd+0x3c>)
 800125e:	695a      	ldr	r2, [r3, #20]
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	43db      	mvns	r3, r3
 8001264:	4904      	ldr	r1, [pc, #16]	; (8001278 <RCC_AHBPeriphClockCmd+0x3c>)
 8001266:	4013      	ands	r3, r2
 8001268:	614b      	str	r3, [r1, #20]
}
 800126a:	bf00      	nop
 800126c:	370c      	adds	r7, #12
 800126e:	46bd      	mov	sp, r7
 8001270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001274:	4770      	bx	lr
 8001276:	bf00      	nop
 8001278:	40021000 	.word	0x40021000

0800127c <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 800127c:	b480      	push	{r7}
 800127e:	b083      	sub	sp, #12
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
 8001284:	460b      	mov	r3, r1
 8001286:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8001288:	887b      	ldrh	r3, [r7, #2]
 800128a:	43db      	mvns	r3, r3
 800128c:	b29b      	uxth	r3, r3
 800128e:	461a      	mov	r2, r3
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	611a      	str	r2, [r3, #16]
}
 8001294:	bf00      	nop
 8001296:	370c      	adds	r7, #12
 8001298:	46bd      	mov	sp, r7
 800129a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129e:	4770      	bx	lr

080012a0 <USART_SendData>:
  *         following values: USART1 or USART2 or USART3 or UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 80012a0:	b480      	push	{r7}
 80012a2:	b083      	sub	sp, #12
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
 80012a8:	460b      	mov	r3, r1
 80012aa:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 

  /* Transmit Data */
  USARTx->TDR = (Data & (uint16_t)0x01FF);
 80012ac:	887b      	ldrh	r3, [r7, #2]
 80012ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80012b2:	b29a      	uxth	r2, r3
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	851a      	strh	r2, [r3, #40]	; 0x28
}
 80012b8:	bf00      	nop
 80012ba:	370c      	adds	r7, #12
 80012bc:	46bd      	mov	sp, r7
 80012be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c2:	4770      	bx	lr

080012c4 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint32_t USART_IT, FunctionalState NewState)
{
 80012c4:	b480      	push	{r7}
 80012c6:	b089      	sub	sp, #36	; 0x24
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	60f8      	str	r0, [r7, #12]
 80012cc:	60b9      	str	r1, [r7, #8]
 80012ce:	4613      	mov	r3, r2
 80012d0:	71fb      	strb	r3, [r7, #7]
  uint32_t usartreg = 0, itpos = 0, itmask = 0;
 80012d2:	2300      	movs	r3, #0
 80012d4:	61bb      	str	r3, [r7, #24]
 80012d6:	2300      	movs	r3, #0
 80012d8:	617b      	str	r3, [r7, #20]
 80012da:	2300      	movs	r3, #0
 80012dc:	613b      	str	r3, [r7, #16]
  uint32_t usartxbase = 0;
 80012de:	2300      	movs	r3, #0
 80012e0:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_CONFIG_IT(USART_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  usartxbase = (uint32_t)USARTx;
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	61fb      	str	r3, [r7, #28]

  /* Get the USART register index */
  usartreg = (((uint16_t)USART_IT) >> 0x08);
 80012e6:	68bb      	ldr	r3, [r7, #8]
 80012e8:	b29b      	uxth	r3, r3
 80012ea:	0a1b      	lsrs	r3, r3, #8
 80012ec:	b29b      	uxth	r3, r3
 80012ee:	61bb      	str	r3, [r7, #24]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 80012f0:	68bb      	ldr	r3, [r7, #8]
 80012f2:	b2db      	uxtb	r3, r3
 80012f4:	617b      	str	r3, [r7, #20]
  itmask = (((uint32_t)0x01) << itpos);
 80012f6:	2201      	movs	r2, #1
 80012f8:	697b      	ldr	r3, [r7, #20]
 80012fa:	fa02 f303 	lsl.w	r3, r2, r3
 80012fe:	613b      	str	r3, [r7, #16]

  if (usartreg == 0x02) /* The IT is in CR2 register */
 8001300:	69bb      	ldr	r3, [r7, #24]
 8001302:	2b02      	cmp	r3, #2
 8001304:	d103      	bne.n	800130e <USART_ITConfig+0x4a>
  {
    usartxbase += 0x04;
 8001306:	69fb      	ldr	r3, [r7, #28]
 8001308:	3304      	adds	r3, #4
 800130a:	61fb      	str	r3, [r7, #28]
 800130c:	e005      	b.n	800131a <USART_ITConfig+0x56>
  }
  else if (usartreg == 0x03) /* The IT is in CR3 register */
 800130e:	69bb      	ldr	r3, [r7, #24]
 8001310:	2b03      	cmp	r3, #3
 8001312:	d102      	bne.n	800131a <USART_ITConfig+0x56>
  {
    usartxbase += 0x08;
 8001314:	69fb      	ldr	r3, [r7, #28]
 8001316:	3308      	adds	r3, #8
 8001318:	61fb      	str	r3, [r7, #28]
  }
  else /* The IT is in CR1 register */
  {
  }
  if (NewState != DISABLE)
 800131a:	79fb      	ldrb	r3, [r7, #7]
 800131c:	2b00      	cmp	r3, #0
 800131e:	d006      	beq.n	800132e <USART_ITConfig+0x6a>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8001320:	69fb      	ldr	r3, [r7, #28]
 8001322:	6819      	ldr	r1, [r3, #0]
 8001324:	69fb      	ldr	r3, [r7, #28]
 8001326:	693a      	ldr	r2, [r7, #16]
 8001328:	430a      	orrs	r2, r1
 800132a:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 800132c:	e006      	b.n	800133c <USART_ITConfig+0x78>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 800132e:	69fb      	ldr	r3, [r7, #28]
 8001330:	6819      	ldr	r1, [r3, #0]
 8001332:	693b      	ldr	r3, [r7, #16]
 8001334:	43da      	mvns	r2, r3
 8001336:	69fb      	ldr	r3, [r7, #28]
 8001338:	400a      	ands	r2, r1
 800133a:	601a      	str	r2, [r3, #0]
}
 800133c:	bf00      	nop
 800133e:	3724      	adds	r7, #36	; 0x24
 8001340:	46bd      	mov	sp, r7
 8001342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001346:	4770      	bx	lr

08001348 <USART_GetFlagStatus>:
  *         @arg USART_FLAG_FE:  Framing Error flag.
  *         @arg USART_FLAG_PE:  Parity Error flag.
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint32_t USART_FLAG)
{
 8001348:	b480      	push	{r7}
 800134a:	b085      	sub	sp, #20
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
 8001350:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 8001352:	2300      	movs	r3, #0
 8001354:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_FLAG(USART_FLAG));
  
  if ((USARTx->ISR & USART_FLAG) != (uint16_t)RESET)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	69da      	ldr	r2, [r3, #28]
 800135a:	683b      	ldr	r3, [r7, #0]
 800135c:	4013      	ands	r3, r2
 800135e:	2b00      	cmp	r3, #0
 8001360:	d002      	beq.n	8001368 <USART_GetFlagStatus+0x20>
  {
    bitstatus = SET;
 8001362:	2301      	movs	r3, #1
 8001364:	73fb      	strb	r3, [r7, #15]
 8001366:	e001      	b.n	800136c <USART_GetFlagStatus+0x24>
  }
  else
  {
    bitstatus = RESET;
 8001368:	2300      	movs	r3, #0
 800136a:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800136c:	7bfb      	ldrb	r3, [r7, #15]
}
 800136e:	4618      	mov	r0, r3
 8001370:	3714      	adds	r7, #20
 8001372:	46bd      	mov	sp, r7
 8001374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001378:	4770      	bx	lr

0800137a <USART_GetITStatus>:
  *         @arg USART_IT_FE:  Framing Error interrupt.
  *         @arg USART_IT_PE:  Parity Error interrupt.
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint32_t USART_IT)
{
 800137a:	b480      	push	{r7}
 800137c:	b087      	sub	sp, #28
 800137e:	af00      	add	r7, sp, #0
 8001380:	6078      	str	r0, [r7, #4]
 8001382:	6039      	str	r1, [r7, #0]
  uint32_t bitpos = 0, itmask = 0, usartreg = 0;
 8001384:	2300      	movs	r3, #0
 8001386:	60fb      	str	r3, [r7, #12]
 8001388:	2300      	movs	r3, #0
 800138a:	617b      	str	r3, [r7, #20]
 800138c:	2300      	movs	r3, #0
 800138e:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 8001390:	2300      	movs	r3, #0
 8001392:	74fb      	strb	r3, [r7, #19]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_GET_IT(USART_IT)); 
  
  /* Get the USART register index */
  usartreg = (((uint16_t)USART_IT) >> 0x08);
 8001394:	683b      	ldr	r3, [r7, #0]
 8001396:	b29b      	uxth	r3, r3
 8001398:	0a1b      	lsrs	r3, r3, #8
 800139a:	b29b      	uxth	r3, r3
 800139c:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 800139e:	683b      	ldr	r3, [r7, #0]
 80013a0:	b2db      	uxtb	r3, r3
 80013a2:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 80013a4:	2201      	movs	r2, #1
 80013a6:	697b      	ldr	r3, [r7, #20]
 80013a8:	fa02 f303 	lsl.w	r3, r2, r3
 80013ac:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 80013ae:	68bb      	ldr	r3, [r7, #8]
 80013b0:	2b01      	cmp	r3, #1
 80013b2:	d105      	bne.n	80013c0 <USART_GetITStatus+0x46>
  {
    itmask &= USARTx->CR1;
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	697a      	ldr	r2, [r7, #20]
 80013ba:	4013      	ands	r3, r2
 80013bc:	617b      	str	r3, [r7, #20]
 80013be:	e00d      	b.n	80013dc <USART_GetITStatus+0x62>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 80013c0:	68bb      	ldr	r3, [r7, #8]
 80013c2:	2b02      	cmp	r3, #2
 80013c4:	d105      	bne.n	80013d2 <USART_GetITStatus+0x58>
  {
    itmask &= USARTx->CR2;
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	685b      	ldr	r3, [r3, #4]
 80013ca:	697a      	ldr	r2, [r7, #20]
 80013cc:	4013      	ands	r3, r2
 80013ce:	617b      	str	r3, [r7, #20]
 80013d0:	e004      	b.n	80013dc <USART_GetITStatus+0x62>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	689b      	ldr	r3, [r3, #8]
 80013d6:	697a      	ldr	r2, [r7, #20]
 80013d8:	4013      	ands	r3, r2
 80013da:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x10;
 80013dc:	683b      	ldr	r3, [r7, #0]
 80013de:	0c1b      	lsrs	r3, r3, #16
 80013e0:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 80013e2:	2201      	movs	r2, #1
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	fa02 f303 	lsl.w	r3, r2, r3
 80013ea:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->ISR;
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	69db      	ldr	r3, [r3, #28]
 80013f0:	68fa      	ldr	r2, [r7, #12]
 80013f2:	4013      	ands	r3, r2
 80013f4:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 80013f6:	697b      	ldr	r3, [r7, #20]
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d005      	beq.n	8001408 <USART_GetITStatus+0x8e>
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d002      	beq.n	8001408 <USART_GetITStatus+0x8e>
  {
    bitstatus = SET;
 8001402:	2301      	movs	r3, #1
 8001404:	74fb      	strb	r3, [r7, #19]
 8001406:	e001      	b.n	800140c <USART_GetITStatus+0x92>
  }
  else
  {
    bitstatus = RESET;
 8001408:	2300      	movs	r3, #0
 800140a:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 800140c:	7cfb      	ldrb	r3, [r7, #19]
}
 800140e:	4618      	mov	r0, r3
 8001410:	371c      	adds	r7, #28
 8001412:	46bd      	mov	sp, r7
 8001414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001418:	4770      	bx	lr
	...

0800141c <NVIC_EnableIRQ>:
    The interrupt number cannot be a negative value.

    \param [in]      IRQn  Number of the external interrupt to enable
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800141c:	b480      	push	{r7}
 800141e:	b083      	sub	sp, #12
 8001420:	af00      	add	r7, sp, #0
 8001422:	4603      	mov	r3, r0
 8001424:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 8001426:	79fb      	ldrb	r3, [r7, #7]
 8001428:	f003 031f 	and.w	r3, r3, #31
 800142c:	2201      	movs	r2, #1
 800142e:	fa02 f103 	lsl.w	r1, r2, r3
 8001432:	4a06      	ldr	r2, [pc, #24]	; (800144c <NVIC_EnableIRQ+0x30>)
 8001434:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001438:	095b      	lsrs	r3, r3, #5
 800143a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 800143e:	bf00      	nop
 8001440:	370c      	adds	r7, #12
 8001442:	46bd      	mov	sp, r7
 8001444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001448:	4770      	bx	lr
 800144a:	bf00      	nop
 800144c:	e000e100 	.word	0xe000e100

08001450 <uart_put_char>:
        UART_COUNT--;
    }
    return val;
}

void uart_put_char(uint8_t c) {
 8001450:	b580      	push	{r7, lr}
 8001452:	b082      	sub	sp, #8
 8001454:	af00      	add	r7, sp, #0
 8001456:	4603      	mov	r3, r0
 8001458:	71fb      	strb	r3, [r7, #7]
    USART_SendData(USART2, (uint8_t)c);
 800145a:	79fb      	ldrb	r3, [r7, #7]
 800145c:	b29b      	uxth	r3, r3
 800145e:	4619      	mov	r1, r3
 8001460:	4807      	ldr	r0, [pc, #28]	; (8001480 <uart_put_char+0x30>)
 8001462:	f7ff ff1d 	bl	80012a0 <USART_SendData>
    while(USART_GetFlagStatus(USART2, USART_FLAG_TXE)  == RESET){}
 8001466:	bf00      	nop
 8001468:	2180      	movs	r1, #128	; 0x80
 800146a:	4805      	ldr	r0, [pc, #20]	; (8001480 <uart_put_char+0x30>)
 800146c:	f7ff ff6c 	bl	8001348 <USART_GetFlagStatus>
 8001470:	4603      	mov	r3, r0
 8001472:	2b00      	cmp	r3, #0
 8001474:	d0f8      	beq.n	8001468 <uart_put_char+0x18>
}
 8001476:	bf00      	nop
 8001478:	bf00      	nop
 800147a:	3708      	adds	r7, #8
 800147c:	46bd      	mov	sp, r7
 800147e:	bd80      	pop	{r7, pc}
 8001480:	40004400 	.word	0x40004400

08001484 <_write_r>:

int _write_r(struct _reent *r, int file, char *ptr, int len) {
 8001484:	b580      	push	{r7, lr}
 8001486:	b086      	sub	sp, #24
 8001488:	af00      	add	r7, sp, #0
 800148a:	60f8      	str	r0, [r7, #12]
 800148c:	60b9      	str	r1, [r7, #8]
 800148e:	607a      	str	r2, [r7, #4]
 8001490:	603b      	str	r3, [r7, #0]
    int n;

    for (n = 0; n < len; n++) {
 8001492:	2300      	movs	r3, #0
 8001494:	617b      	str	r3, [r7, #20]
 8001496:	e012      	b.n	80014be <_write_r+0x3a>
        if (ptr[n] == '\n') {
 8001498:	697b      	ldr	r3, [r7, #20]
 800149a:	687a      	ldr	r2, [r7, #4]
 800149c:	4413      	add	r3, r2
 800149e:	781b      	ldrb	r3, [r3, #0]
 80014a0:	2b0a      	cmp	r3, #10
 80014a2:	d102      	bne.n	80014aa <_write_r+0x26>
            uart_put_char('\r');
 80014a4:	200d      	movs	r0, #13
 80014a6:	f7ff ffd3 	bl	8001450 <uart_put_char>
        }
        uart_put_char(ptr[n] & (uint16_t)0x01FF);
 80014aa:	697b      	ldr	r3, [r7, #20]
 80014ac:	687a      	ldr	r2, [r7, #4]
 80014ae:	4413      	add	r3, r2
 80014b0:	781b      	ldrb	r3, [r3, #0]
 80014b2:	4618      	mov	r0, r3
 80014b4:	f7ff ffcc 	bl	8001450 <uart_put_char>
    for (n = 0; n < len; n++) {
 80014b8:	697b      	ldr	r3, [r7, #20]
 80014ba:	3301      	adds	r3, #1
 80014bc:	617b      	str	r3, [r7, #20]
 80014be:	697a      	ldr	r2, [r7, #20]
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	429a      	cmp	r2, r3
 80014c4:	dbe8      	blt.n	8001498 <_write_r+0x14>
    }

    return len;
 80014c6:	683b      	ldr	r3, [r7, #0]
}
 80014c8:	4618      	mov	r0, r3
 80014ca:	3718      	adds	r7, #24
 80014cc:	46bd      	mov	sp, r7
 80014ce:	bd80      	pop	{r7, pc}

080014d0 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	af00      	add	r7, sp, #0
    if(USART_GetITStatus(USART2, USART_IT_RXNE) != RESET)
 80014d4:	4915      	ldr	r1, [pc, #84]	; (800152c <USART2_IRQHandler+0x5c>)
 80014d6:	4816      	ldr	r0, [pc, #88]	; (8001530 <USART2_IRQHandler+0x60>)
 80014d8:	f7ff ff4f 	bl	800137a <USART_GetITStatus>
 80014dc:	4603      	mov	r3, r0
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d021      	beq.n	8001526 <USART2_IRQHandler+0x56>
    {
        UART_BUFFER[UART_END_IDX++] = (uint8_t)(USART2->RDR & 0xFF);
 80014e2:	4b13      	ldr	r3, [pc, #76]	; (8001530 <USART2_IRQHandler+0x60>)
 80014e4:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80014e6:	b299      	uxth	r1, r3
 80014e8:	4b12      	ldr	r3, [pc, #72]	; (8001534 <USART2_IRQHandler+0x64>)
 80014ea:	781b      	ldrb	r3, [r3, #0]
 80014ec:	b2db      	uxtb	r3, r3
 80014ee:	1c5a      	adds	r2, r3, #1
 80014f0:	b2d0      	uxtb	r0, r2
 80014f2:	4a10      	ldr	r2, [pc, #64]	; (8001534 <USART2_IRQHandler+0x64>)
 80014f4:	7010      	strb	r0, [r2, #0]
 80014f6:	461a      	mov	r2, r3
 80014f8:	b2c9      	uxtb	r1, r1
 80014fa:	4b0f      	ldr	r3, [pc, #60]	; (8001538 <USART2_IRQHandler+0x68>)
 80014fc:	5499      	strb	r1, [r3, r2]
        if (UART_COUNT == UART_BUFFER_LENGTH-1){
 80014fe:	4b0f      	ldr	r3, [pc, #60]	; (800153c <USART2_IRQHandler+0x6c>)
 8001500:	781b      	ldrb	r3, [r3, #0]
 8001502:	b2db      	uxtb	r3, r3
 8001504:	2bff      	cmp	r3, #255	; 0xff
 8001506:	d107      	bne.n	8001518 <USART2_IRQHandler+0x48>
            UART_START_IDX++;
 8001508:	4b0d      	ldr	r3, [pc, #52]	; (8001540 <USART2_IRQHandler+0x70>)
 800150a:	781b      	ldrb	r3, [r3, #0]
 800150c:	b2db      	uxtb	r3, r3
 800150e:	3301      	adds	r3, #1
 8001510:	b2da      	uxtb	r2, r3
 8001512:	4b0b      	ldr	r3, [pc, #44]	; (8001540 <USART2_IRQHandler+0x70>)
 8001514:	701a      	strb	r2, [r3, #0]
        } else {
            UART_COUNT++;
        }
    }
}
 8001516:	e006      	b.n	8001526 <USART2_IRQHandler+0x56>
            UART_COUNT++;
 8001518:	4b08      	ldr	r3, [pc, #32]	; (800153c <USART2_IRQHandler+0x6c>)
 800151a:	781b      	ldrb	r3, [r3, #0]
 800151c:	b2db      	uxtb	r3, r3
 800151e:	3301      	adds	r3, #1
 8001520:	b2da      	uxtb	r2, r3
 8001522:	4b06      	ldr	r3, [pc, #24]	; (800153c <USART2_IRQHandler+0x6c>)
 8001524:	701a      	strb	r2, [r3, #0]
}
 8001526:	bf00      	nop
 8001528:	bd80      	pop	{r7, pc}
 800152a:	bf00      	nop
 800152c:	00050105 	.word	0x00050105
 8001530:	40004400 	.word	0x40004400
 8001534:	20000318 	.word	0x20000318
 8001538:	20000218 	.word	0x20000218
 800153c:	2000031a 	.word	0x2000031a
 8001540:	20000319 	.word	0x20000319

08001544 <uart_init>:

uint8_t uart_get_count(){
    return UART_COUNT;
}

void uart_init(uint32_t baud) {
 8001544:	b580      	push	{r7, lr}
 8001546:	b094      	sub	sp, #80	; 0x50
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
    setbuf(stdout, NULL); // Set stdout to disable line buffering
 800154c:	4b86      	ldr	r3, [pc, #536]	; (8001768 <uart_init+0x224>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	689b      	ldr	r3, [r3, #8]
 8001552:	2100      	movs	r1, #0
 8001554:	4618      	mov	r0, r3
 8001556:	f001 fc41 	bl	8002ddc <setbuf>
    setbuf(stdin,  NULL); // Set stdin  to disable line buffering
 800155a:	4b83      	ldr	r3, [pc, #524]	; (8001768 <uart_init+0x224>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	685b      	ldr	r3, [r3, #4]
 8001560:	2100      	movs	r1, #0
 8001562:	4618      	mov	r0, r3
 8001564:	f001 fc3a 	bl	8002ddc <setbuf>

    // Enable Clocks
    RCC->AHBENR  |= RCC_AHBPeriph_GPIOA;    // Enable Clock for GPIO Bank A
 8001568:	4b80      	ldr	r3, [pc, #512]	; (800176c <uart_init+0x228>)
 800156a:	695b      	ldr	r3, [r3, #20]
 800156c:	4a7f      	ldr	r2, [pc, #508]	; (800176c <uart_init+0x228>)
 800156e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001572:	6153      	str	r3, [r2, #20]
    RCC->APB1ENR |= RCC_APB1Periph_USART2;  // Enable Clock for USART2
 8001574:	4b7d      	ldr	r3, [pc, #500]	; (800176c <uart_init+0x228>)
 8001576:	69db      	ldr	r3, [r3, #28]
 8001578:	4a7c      	ldr	r2, [pc, #496]	; (800176c <uart_init+0x228>)
 800157a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800157e:	61d3      	str	r3, [r2, #28]

    // Connect pins to USART2
    GPIOA->AFR[2 >> 0x03] &= ~(0x0000000F << ((2 & 0x00000007) * 4)); // Clear alternate function for PA2
 8001580:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001584:	6a1b      	ldr	r3, [r3, #32]
 8001586:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800158a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800158e:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[2 >> 0x03] |=  (0x00000007 << ((2 & 0x00000007) * 4)); // Set alternate 7 function for PA2
 8001590:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001594:	6a1b      	ldr	r3, [r3, #32]
 8001596:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800159a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800159e:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[3 >> 0x03] &= ~(0x0000000F << ((3 & 0x00000007) * 4)); // Clear alternate function for PA3
 80015a0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80015a4:	6a1b      	ldr	r3, [r3, #32]
 80015a6:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80015aa:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80015ae:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[3 >> 0x03] |=  (0x00000007 << ((3 & 0x00000007) * 4)); // Set alternate 7 function for PA3
 80015b0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80015b4:	6a1b      	ldr	r3, [r3, #32]
 80015b6:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80015ba:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 80015be:	6213      	str	r3, [r2, #32]

    // Configure pins PA2 and PA3 for 10 MHz alternate function
    GPIOA->OSPEEDR &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // Clear speed register
 80015c0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80015c4:	689b      	ldr	r3, [r3, #8]
 80015c6:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80015ca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80015ce:	6093      	str	r3, [r2, #8]
    GPIOA->OSPEEDR |=  (0x00000001 << (2 * 2) | 0x00000001 << (3 * 2));    // set speed register (0x01 - 10 MHz, 0x02 - 2 MHz, 0x03 - 50 MHz)
 80015d0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80015d4:	689b      	ldr	r3, [r3, #8]
 80015d6:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80015da:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 80015de:	6093      	str	r3, [r2, #8]
    GPIOA->OTYPER  &= ~(0x0001     << (2)     | 0x0001     << (3));        // Clear output type register
 80015e0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80015e4:	889b      	ldrh	r3, [r3, #4]
 80015e6:	b29b      	uxth	r3, r3
 80015e8:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80015ec:	f023 030c 	bic.w	r3, r3, #12
 80015f0:	b29b      	uxth	r3, r3
 80015f2:	8093      	strh	r3, [r2, #4]
    GPIOA->OTYPER  |=  (0x0000     << (2)     | 0x0000     << (3));        // Set output type register (0x00 - Push pull, 0x01 - Open drain)
 80015f4:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80015f8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80015fc:	8892      	ldrh	r2, [r2, #4]
 80015fe:	b292      	uxth	r2, r2
 8001600:	809a      	strh	r2, [r3, #4]
    GPIOA->MODER   &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // Clear mode register
 8001602:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800160c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001610:	6013      	str	r3, [r2, #0]
    GPIOA->MODER   |=  (0x00000002 << (2 * 2) | 0x00000002 << (3 * 2));    // Set mode register (0x00 - Input, 0x01 - Output, 0x02 - Alternate Function, 0x03 - Analog in/out)
 8001612:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800161c:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8001620:	6013      	str	r3, [r2, #0]
    GPIOA->PUPDR   &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // Clear push/pull register
 8001622:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001626:	68db      	ldr	r3, [r3, #12]
 8001628:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800162c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001630:	60d3      	str	r3, [r2, #12]
    GPIOA->PUPDR   |=  (0x00000001 << (2 * 2) | 0x00000001 << (3 * 2));    // Set push/pull register (0x00 - No pull, 0x01 - Pull-up, 0x02 - Pull-down)
 8001632:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001636:	68db      	ldr	r3, [r3, #12]
 8001638:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800163c:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 8001640:	60d3      	str	r3, [r2, #12]

    //Configure USART2
    USART2->CR1 &= ~0x00000001; // Disable USART2
 8001642:	4b4b      	ldr	r3, [pc, #300]	; (8001770 <uart_init+0x22c>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	4a4a      	ldr	r2, [pc, #296]	; (8001770 <uart_init+0x22c>)
 8001648:	f023 0301 	bic.w	r3, r3, #1
 800164c:	6013      	str	r3, [r2, #0]
    USART2->CR2 &= ~0x00003000; // Clear CR2 Configuration
 800164e:	4b48      	ldr	r3, [pc, #288]	; (8001770 <uart_init+0x22c>)
 8001650:	685b      	ldr	r3, [r3, #4]
 8001652:	4a47      	ldr	r2, [pc, #284]	; (8001770 <uart_init+0x22c>)
 8001654:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001658:	6053      	str	r3, [r2, #4]
    USART2->CR2 |=  0x00000000; // Set 1 stop bits
 800165a:	4b45      	ldr	r3, [pc, #276]	; (8001770 <uart_init+0x22c>)
 800165c:	4a44      	ldr	r2, [pc, #272]	; (8001770 <uart_init+0x22c>)
 800165e:	685b      	ldr	r3, [r3, #4]
 8001660:	6053      	str	r3, [r2, #4]
    USART2->CR1 &= ~(0x00001000 | 0x00000400 | 0x00000200 | 0x00000008 | 0x00000004); // Clear CR1 Configuration
 8001662:	4b43      	ldr	r3, [pc, #268]	; (8001770 <uart_init+0x22c>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	4a42      	ldr	r2, [pc, #264]	; (8001770 <uart_init+0x22c>)
 8001668:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800166c:	f023 030c 	bic.w	r3, r3, #12
 8001670:	6013      	str	r3, [r2, #0]
    USART2->CR1 |=  0x00000000; // Set word length to 8 bits
 8001672:	4b3f      	ldr	r3, [pc, #252]	; (8001770 <uart_init+0x22c>)
 8001674:	4a3e      	ldr	r2, [pc, #248]	; (8001770 <uart_init+0x22c>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	6013      	str	r3, [r2, #0]
    USART2->CR1 |=  0x00000000; // Set parity bits to none
 800167a:	4b3d      	ldr	r3, [pc, #244]	; (8001770 <uart_init+0x22c>)
 800167c:	4a3c      	ldr	r2, [pc, #240]	; (8001770 <uart_init+0x22c>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	6013      	str	r3, [r2, #0]
    USART2->CR1 |=  0x00000004 | 0x00000008; // Set mode to RX and TX
 8001682:	4b3b      	ldr	r3, [pc, #236]	; (8001770 <uart_init+0x22c>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	4a3a      	ldr	r2, [pc, #232]	; (8001770 <uart_init+0x22c>)
 8001688:	f043 030c 	orr.w	r3, r3, #12
 800168c:	6013      	str	r3, [r2, #0]
    USART2->CR3 &= ~(0x00000100 | 0x00000200); // Clear CR3 Configuration
 800168e:	4b38      	ldr	r3, [pc, #224]	; (8001770 <uart_init+0x22c>)
 8001690:	689b      	ldr	r3, [r3, #8]
 8001692:	4a37      	ldr	r2, [pc, #220]	; (8001770 <uart_init+0x22c>)
 8001694:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001698:	6093      	str	r3, [r2, #8]
    USART2->CR3 |=  0x00000000; // Set hardware flow control to none
 800169a:	4b35      	ldr	r3, [pc, #212]	; (8001770 <uart_init+0x22c>)
 800169c:	4a34      	ldr	r2, [pc, #208]	; (8001770 <uart_init+0x22c>)
 800169e:	689b      	ldr	r3, [r3, #8]
 80016a0:	6093      	str	r3, [r2, #8]

    uint32_t divider = 0, apbclock = 0, tmpreg = 0;
 80016a2:	2300      	movs	r3, #0
 80016a4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80016a6:	2300      	movs	r3, #0
 80016a8:	647b      	str	r3, [r7, #68]	; 0x44
 80016aa:	2300      	movs	r3, #0
 80016ac:	64bb      	str	r3, [r7, #72]	; 0x48
    RCC_ClocksTypeDef RCC_ClocksStatus;
    RCC_GetClocksFreq(&RCC_ClocksStatus); // Get USART2 Clock frequency
 80016ae:	f107 0308 	add.w	r3, r7, #8
 80016b2:	4618      	mov	r0, r3
 80016b4:	f7ff fbae 	bl	8000e14 <RCC_GetClocksFreq>
    apbclock = RCC_ClocksStatus.USART2CLK_Frequency;
 80016b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80016ba:	647b      	str	r3, [r7, #68]	; 0x44

    if ((USART2->CR1 & 0x00008000) != 0) {
 80016bc:	4b2c      	ldr	r3, [pc, #176]	; (8001770 <uart_init+0x22c>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d010      	beq.n	80016ea <uart_init+0x1a6>
      // (divider * 10) computing in case Oversampling mode is 8 Samples
      divider = (2 * apbclock) / baud;
 80016c8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80016ca:	005a      	lsls	r2, r3, #1
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80016d2:	64fb      	str	r3, [r7, #76]	; 0x4c
      tmpreg  = (2 * apbclock) % baud;
 80016d4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80016d6:	005b      	lsls	r3, r3, #1
 80016d8:	687a      	ldr	r2, [r7, #4]
 80016da:	fbb3 f2f2 	udiv	r2, r3, r2
 80016de:	6879      	ldr	r1, [r7, #4]
 80016e0:	fb01 f202 	mul.w	r2, r1, r2
 80016e4:	1a9b      	subs	r3, r3, r2
 80016e6:	64bb      	str	r3, [r7, #72]	; 0x48
 80016e8:	e00d      	b.n	8001706 <uart_init+0x1c2>
    } else {
      // (divider * 10) computing in case Oversampling mode is 16 Samples
      divider = apbclock / baud;
 80016ea:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80016f2:	64fb      	str	r3, [r7, #76]	; 0x4c
      tmpreg  = apbclock % baud;
 80016f4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80016f6:	687a      	ldr	r2, [r7, #4]
 80016f8:	fbb3 f2f2 	udiv	r2, r3, r2
 80016fc:	6879      	ldr	r1, [r7, #4]
 80016fe:	fb01 f202 	mul.w	r2, r1, r2
 8001702:	1a9b      	subs	r3, r3, r2
 8001704:	64bb      	str	r3, [r7, #72]	; 0x48
    }

    if (tmpreg >=  baud / 2) {
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	085b      	lsrs	r3, r3, #1
 800170a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800170c:	429a      	cmp	r2, r3
 800170e:	d302      	bcc.n	8001716 <uart_init+0x1d2>
        divider++;
 8001710:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001712:	3301      	adds	r3, #1
 8001714:	64fb      	str	r3, [r7, #76]	; 0x4c
    }

    if ((USART2->CR1 & 0x00008000) != 0) {
 8001716:	4b16      	ldr	r3, [pc, #88]	; (8001770 <uart_init+0x22c>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800171e:	2b00      	cmp	r3, #0
 8001720:	d00b      	beq.n	800173a <uart_init+0x1f6>
        // get the LSB of divider and shift it to the right by 1 bit
        tmpreg = (divider & (uint16_t)0x000F) >> 1;
 8001722:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001724:	085b      	lsrs	r3, r3, #1
 8001726:	f003 0307 	and.w	r3, r3, #7
 800172a:	64bb      	str	r3, [r7, #72]	; 0x48
        // update the divider value
        divider = (divider & (uint16_t)0xFFF0) | tmpreg;
 800172c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800172e:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 8001732:	4013      	ands	r3, r2
 8001734:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001736:	4313      	orrs	r3, r2
 8001738:	64fb      	str	r3, [r7, #76]	; 0x4c
    }

    USART2->BRR = (uint16_t)divider; // Configure baud rate
 800173a:	4b0d      	ldr	r3, [pc, #52]	; (8001770 <uart_init+0x22c>)
 800173c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800173e:	b292      	uxth	r2, r2
 8001740:	819a      	strh	r2, [r3, #12]
    USART2->CR1 |= 0x00000001; // Enable USART2
 8001742:	4b0b      	ldr	r3, [pc, #44]	; (8001770 <uart_init+0x22c>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	4a0a      	ldr	r2, [pc, #40]	; (8001770 <uart_init+0x22c>)
 8001748:	f043 0301 	orr.w	r3, r3, #1
 800174c:	6013      	str	r3, [r2, #0]

    USART_ITConfig(USART2, USART_IT_RXNE, ENABLE);
 800174e:	2201      	movs	r2, #1
 8001750:	4908      	ldr	r1, [pc, #32]	; (8001774 <uart_init+0x230>)
 8001752:	4807      	ldr	r0, [pc, #28]	; (8001770 <uart_init+0x22c>)
 8001754:	f7ff fdb6 	bl	80012c4 <USART_ITConfig>
    NVIC_EnableIRQ(USART2_IRQn);
 8001758:	2026      	movs	r0, #38	; 0x26
 800175a:	f7ff fe5f 	bl	800141c <NVIC_EnableIRQ>
}
 800175e:	bf00      	nop
 8001760:	3750      	adds	r7, #80	; 0x50
 8001762:	46bd      	mov	sp, r7
 8001764:	bd80      	pop	{r7, pc}
 8001766:	bf00      	nop
 8001768:	2000002c 	.word	0x2000002c
 800176c:	40021000 	.word	0x40021000
 8001770:	40004400 	.word	0x40004400
 8001774:	00050105 	.word	0x00050105

08001778 <EXTI4_IRQHandler>:
	NVIC_Init(&NVIC_InitStructureUp);

}

// IRQHandler for when the joystick is being pushed upwards
void EXTI4_IRQHandler(void){
 8001778:	b580      	push	{r7, lr}
 800177a:	af00      	add	r7, sp, #0
    if (EXTI_GetITStatus(EXTI_Line4) != RESET) {
 800177c:	2004      	movs	r0, #4
 800177e:	f7ff fa13 	bl	8000ba8 <EXTI_GetITStatus>
 8001782:	4603      	mov	r3, r0
 8001784:	2b00      	cmp	r3, #0
 8001786:	d005      	beq.n	8001794 <EXTI4_IRQHandler+0x1c>
        // --- Your handler code here ---
    	setLed('m');
 8001788:	206d      	movs	r0, #109	; 0x6d
 800178a:	f000 f8f7 	bl	800197c <setLed>

        EXTI_ClearITPendingBit(EXTI_Line4);
 800178e:	2004      	movs	r0, #4
 8001790:	f7ff fa42 	bl	8000c18 <EXTI_ClearITPendingBit>
    }

}
 8001794:	bf00      	nop
 8001796:	bd80      	pop	{r7, pc}

08001798 <initJoystick>:

#include "stm32f30x_conf.h" // STM32 config
#include "30010_io.h" 		// Input/output library for this course


void initJoystick(){
 8001798:	b580      	push	{r7, lr}
 800179a:	b082      	sub	sp, #8
 800179c:	af00      	add	r7, sp, #0
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB,ENABLE);
 800179e:	2101      	movs	r1, #1
 80017a0:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80017a4:	f7ff fd4a 	bl	800123c <RCC_AHBPeriphClockCmd>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOC,ENABLE);
 80017a8:	2101      	movs	r1, #1
 80017aa:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80017ae:	f7ff fd45 	bl	800123c <RCC_AHBPeriphClockCmd>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA,ENABLE);
 80017b2:	2101      	movs	r1, #1
 80017b4:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80017b8:	f7ff fd40 	bl	800123c <RCC_AHBPeriphClockCmd>
	GPIO_InitTypeDef GPIO_InitStructAll;

	GPIO_StructInit(&GPIO_InitStructAll);
 80017bc:	463b      	mov	r3, r7
 80017be:	4618      	mov	r0, r3
 80017c0:	f7ff fada 	bl	8000d78 <GPIO_StructInit>
	GPIO_InitStructAll.GPIO_Mode = GPIO_Mode_IN;
 80017c4:	2300      	movs	r3, #0
 80017c6:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructAll.GPIO_PuPd = GPIO_PuPd_DOWN;
 80017c8:	2302      	movs	r3, #2
 80017ca:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructAll.GPIO_Pin = GPIO_Pin_4;
 80017cc:	2310      	movs	r3, #16
 80017ce:	603b      	str	r3, [r7, #0]
	GPIO_Init(GPIOA, &GPIO_InitStructAll);
 80017d0:	463b      	mov	r3, r7
 80017d2:	4619      	mov	r1, r3
 80017d4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017d8:	f7ff fa38 	bl	8000c4c <GPIO_Init>

	GPIO_StructInit(&GPIO_InitStructAll);
 80017dc:	463b      	mov	r3, r7
 80017de:	4618      	mov	r0, r3
 80017e0:	f7ff faca 	bl	8000d78 <GPIO_StructInit>
	GPIO_InitStructAll.GPIO_Mode = GPIO_Mode_IN;
 80017e4:	2300      	movs	r3, #0
 80017e6:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructAll.GPIO_PuPd = GPIO_PuPd_DOWN;
 80017e8:	2302      	movs	r3, #2
 80017ea:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructAll.GPIO_Pin = GPIO_Pin_5 | GPIO_Pin_0;
 80017ec:	2321      	movs	r3, #33	; 0x21
 80017ee:	603b      	str	r3, [r7, #0]
	GPIO_Init(GPIOB, &GPIO_InitStructAll);
 80017f0:	463b      	mov	r3, r7
 80017f2:	4619      	mov	r1, r3
 80017f4:	480a      	ldr	r0, [pc, #40]	; (8001820 <initJoystick+0x88>)
 80017f6:	f7ff fa29 	bl	8000c4c <GPIO_Init>

	GPIO_StructInit(&GPIO_InitStructAll);
 80017fa:	463b      	mov	r3, r7
 80017fc:	4618      	mov	r0, r3
 80017fe:	f7ff fabb 	bl	8000d78 <GPIO_StructInit>
	GPIO_InitStructAll.GPIO_Mode = GPIO_Mode_IN;
 8001802:	2300      	movs	r3, #0
 8001804:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructAll.GPIO_PuPd = GPIO_PuPd_DOWN;
 8001806:	2302      	movs	r3, #2
 8001808:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructAll.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1;
 800180a:	2303      	movs	r3, #3
 800180c:	603b      	str	r3, [r7, #0]
	GPIO_Init(GPIOC, &GPIO_InitStructAll);
 800180e:	463b      	mov	r3, r7
 8001810:	4619      	mov	r1, r3
 8001812:	4804      	ldr	r0, [pc, #16]	; (8001824 <initJoystick+0x8c>)
 8001814:	f7ff fa1a 	bl	8000c4c <GPIO_Init>
}
 8001818:	bf00      	nop
 800181a:	3708      	adds	r7, #8
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}
 8001820:	48000400 	.word	0x48000400
 8001824:	48000800 	.word	0x48000800

08001828 <readJoystick>:


int8_t readJoystick(){
 8001828:	b580      	push	{r7, lr}
 800182a:	b082      	sub	sp, #8
 800182c:	af00      	add	r7, sp, #0

	int8_t bit = 0;
 800182e:	2300      	movs	r3, #0
 8001830:	71fb      	strb	r3, [r7, #7]

	int8_t Up = GPIO_ReadInputDataBit(GPIOA,GPIO_Pin_4);
 8001832:	2110      	movs	r1, #16
 8001834:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001838:	f7ff fab8 	bl	8000dac <GPIO_ReadInputDataBit>
 800183c:	4603      	mov	r3, r0
 800183e:	71bb      	strb	r3, [r7, #6]
	int8_t Center= GPIO_ReadInputDataBit(GPIOB,GPIO_Pin_5);
 8001840:	2120      	movs	r1, #32
 8001842:	4823      	ldr	r0, [pc, #140]	; (80018d0 <readJoystick+0xa8>)
 8001844:	f7ff fab2 	bl	8000dac <GPIO_ReadInputDataBit>
 8001848:	4603      	mov	r3, r0
 800184a:	717b      	strb	r3, [r7, #5]
	int8_t Down = GPIO_ReadInputDataBit(GPIOB,GPIO_Pin_0);
 800184c:	2101      	movs	r1, #1
 800184e:	4820      	ldr	r0, [pc, #128]	; (80018d0 <readJoystick+0xa8>)
 8001850:	f7ff faac 	bl	8000dac <GPIO_ReadInputDataBit>
 8001854:	4603      	mov	r3, r0
 8001856:	713b      	strb	r3, [r7, #4]
	int8_t Left = GPIO_ReadInputDataBit(GPIOC,GPIO_Pin_1);
 8001858:	2102      	movs	r1, #2
 800185a:	481e      	ldr	r0, [pc, #120]	; (80018d4 <readJoystick+0xac>)
 800185c:	f7ff faa6 	bl	8000dac <GPIO_ReadInputDataBit>
 8001860:	4603      	mov	r3, r0
 8001862:	70fb      	strb	r3, [r7, #3]
	int8_t Right = GPIO_ReadInputDataBit(GPIOC,GPIO_Pin_0);
 8001864:	2101      	movs	r1, #1
 8001866:	481b      	ldr	r0, [pc, #108]	; (80018d4 <readJoystick+0xac>)
 8001868:	f7ff faa0 	bl	8000dac <GPIO_ReadInputDataBit>
 800186c:	4603      	mov	r3, r0
 800186e:	70bb      	strb	r3, [r7, #2]

	if (Up == 1){
 8001870:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001874:	2b01      	cmp	r3, #1
 8001876:	d102      	bne.n	800187e <readJoystick+0x56>
		bit = Up;
 8001878:	79bb      	ldrb	r3, [r7, #6]
 800187a:	71fb      	strb	r3, [r7, #7]
 800187c:	e022      	b.n	80018c4 <readJoystick+0x9c>
	} else if (Down == 1){
 800187e:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8001882:	2b01      	cmp	r3, #1
 8001884:	d104      	bne.n	8001890 <readJoystick+0x68>
		bit = Down << 1;
 8001886:	f997 3004 	ldrsb.w	r3, [r7, #4]
 800188a:	005b      	lsls	r3, r3, #1
 800188c:	71fb      	strb	r3, [r7, #7]
 800188e:	e019      	b.n	80018c4 <readJoystick+0x9c>
	} else if (Left == 1){
 8001890:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001894:	2b01      	cmp	r3, #1
 8001896:	d104      	bne.n	80018a2 <readJoystick+0x7a>
		bit = Left << 2;
 8001898:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800189c:	009b      	lsls	r3, r3, #2
 800189e:	71fb      	strb	r3, [r7, #7]
 80018a0:	e010      	b.n	80018c4 <readJoystick+0x9c>
	} else if (Right == 1){
 80018a2:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80018a6:	2b01      	cmp	r3, #1
 80018a8:	d104      	bne.n	80018b4 <readJoystick+0x8c>
		bit = Right << 3;
 80018aa:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80018ae:	00db      	lsls	r3, r3, #3
 80018b0:	71fb      	strb	r3, [r7, #7]
 80018b2:	e007      	b.n	80018c4 <readJoystick+0x9c>
	} else if (Center == 1){
 80018b4:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80018b8:	2b01      	cmp	r3, #1
 80018ba:	d103      	bne.n	80018c4 <readJoystick+0x9c>
		bit = Center << 4;
 80018bc:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80018c0:	011b      	lsls	r3, r3, #4
 80018c2:	71fb      	strb	r3, [r7, #7]
	}

	return bit;
 80018c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 80018c8:	4618      	mov	r0, r3
 80018ca:	3708      	adds	r7, #8
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bd80      	pop	{r7, pc}
 80018d0:	48000400 	.word	0x48000400
 80018d4:	48000800 	.word	0x48000800

080018d8 <initLed>:

#include "led.h"

// Code needed in main.c is included in the bottom of the file

void initLed() {
 80018d8:	b580      	push	{r7, lr}
 80018da:	b082      	sub	sp, #8
 80018dc:	af00      	add	r7, sp, #0
	// Enable clock for GPIO Ports
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);	// Port A
 80018de:	2101      	movs	r1, #1
 80018e0:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80018e4:	f7ff fcaa 	bl	800123c <RCC_AHBPeriphClockCmd>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB, ENABLE);	// Port B
 80018e8:	2101      	movs	r1, #1
 80018ea:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80018ee:	f7ff fca5 	bl	800123c <RCC_AHBPeriphClockCmd>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOC, ENABLE);	// Port C
 80018f2:	2101      	movs	r1, #1
 80018f4:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80018f8:	f7ff fca0 	bl	800123c <RCC_AHBPeriphClockCmd>
	GPIO_InitTypeDef GPIO_InitStructAll; 				// Define typedef struct for setting pins

	// Sets PA9 (BLUE) to output
	GPIO_StructInit(&GPIO_InitStructAll);				// Initialize GPIO struct
 80018fc:	463b      	mov	r3, r7
 80018fe:	4618      	mov	r0, r3
 8001900:	f7ff fa3a 	bl	8000d78 <GPIO_StructInit>
	GPIO_InitStructAll.GPIO_Mode = GPIO_Mode_OUT;		// Set as output
 8001904:	2301      	movs	r3, #1
 8001906:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructAll.GPIO_OType = GPIO_OType_PP;		// Set as Push-Pull
 8001908:	2300      	movs	r3, #0
 800190a:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructAll.GPIO_Pin = GPIO_Pin_9;			// Set so the configuration is on pin 9
 800190c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001910:	603b      	str	r3, [r7, #0]
	GPIO_InitStructAll.GPIO_Speed = GPIO_Speed_2MHz;	// Set speed to 2 MHz
 8001912:	2302      	movs	r3, #2
 8001914:	717b      	strb	r3, [r7, #5]
														// For all options see SPL/inc/stm32f30x_gpio.h
	GPIO_Init(GPIOA, &GPIO_InitStructAll); 				// Setup of GPIO with the settings chosen
 8001916:	463b      	mov	r3, r7
 8001918:	4619      	mov	r1, r3
 800191a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800191e:	f7ff f995 	bl	8000c4c <GPIO_Init>

	// Sets PB4 (RED) to output
	GPIO_StructInit(&GPIO_InitStructAll);
 8001922:	463b      	mov	r3, r7
 8001924:	4618      	mov	r0, r3
 8001926:	f7ff fa27 	bl	8000d78 <GPIO_StructInit>
	GPIO_InitStructAll.GPIO_Mode = GPIO_Mode_OUT;
 800192a:	2301      	movs	r3, #1
 800192c:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructAll.GPIO_OType = GPIO_OType_PP;
 800192e:	2300      	movs	r3, #0
 8001930:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructAll.GPIO_Pin = GPIO_Pin_4;
 8001932:	2310      	movs	r3, #16
 8001934:	603b      	str	r3, [r7, #0]
	GPIO_InitStructAll.GPIO_Speed = GPIO_Speed_2MHz;
 8001936:	2302      	movs	r3, #2
 8001938:	717b      	strb	r3, [r7, #5]
	GPIO_Init(GPIOB, &GPIO_InitStructAll);
 800193a:	463b      	mov	r3, r7
 800193c:	4619      	mov	r1, r3
 800193e:	480d      	ldr	r0, [pc, #52]	; (8001974 <initLed+0x9c>)
 8001940:	f7ff f984 	bl	8000c4c <GPIO_Init>

	// Sets PC7 (GREEN) to output
	GPIO_StructInit(&GPIO_InitStructAll);
 8001944:	463b      	mov	r3, r7
 8001946:	4618      	mov	r0, r3
 8001948:	f7ff fa16 	bl	8000d78 <GPIO_StructInit>
	GPIO_InitStructAll.GPIO_Mode = GPIO_Mode_OUT;
 800194c:	2301      	movs	r3, #1
 800194e:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructAll.GPIO_OType = GPIO_OType_PP;
 8001950:	2300      	movs	r3, #0
 8001952:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructAll.GPIO_Pin = GPIO_Pin_7;
 8001954:	2380      	movs	r3, #128	; 0x80
 8001956:	603b      	str	r3, [r7, #0]
	GPIO_InitStructAll.GPIO_Speed = GPIO_Speed_2MHz;
 8001958:	2302      	movs	r3, #2
 800195a:	717b      	strb	r3, [r7, #5]
	GPIO_Init(GPIOC, &GPIO_InitStructAll);
 800195c:	463b      	mov	r3, r7
 800195e:	4619      	mov	r1, r3
 8001960:	4805      	ldr	r0, [pc, #20]	; (8001978 <initLed+0xa0>)
 8001962:	f7ff f973 	bl	8000c4c <GPIO_Init>

	// Initialize LED to off
	setLed('d');
 8001966:	2064      	movs	r0, #100	; 0x64
 8001968:	f000 f808 	bl	800197c <setLed>
}
 800196c:	bf00      	nop
 800196e:	3708      	adds	r7, #8
 8001970:	46bd      	mov	sp, r7
 8001972:	bd80      	pop	{r7, pc}
 8001974:	48000400 	.word	0x48000400
 8001978:	48000800 	.word	0x48000800

0800197c <setLed>:

void setLed(char sel) {
 800197c:	b580      	push	{r7, lr}
 800197e:	b082      	sub	sp, #8
 8001980:	af00      	add	r7, sp, #0
 8001982:	4603      	mov	r3, r0
 8001984:	71fb      	strb	r3, [r7, #7]
	 * Yellow	255	255	0
	 * Cyan:	0	255	255
	 * Magenta:	255	0	255
	 */

	if (sel == 'r') {
 8001986:	79fb      	ldrb	r3, [r7, #7]
 8001988:	2b72      	cmp	r3, #114	; 0x72
 800198a:	d111      	bne.n	80019b0 <setLed+0x34>
		GPIO_WriteBit(GPIOB, GPIO_Pin_4, 0);	// red
 800198c:	2200      	movs	r2, #0
 800198e:	2110      	movs	r1, #16
 8001990:	4852      	ldr	r0, [pc, #328]	; (8001adc <setLed+0x160>)
 8001992:	f7ff fa27 	bl	8000de4 <GPIO_WriteBit>
		GPIO_WriteBit(GPIOC, GPIO_Pin_7, 1);	// green
 8001996:	2201      	movs	r2, #1
 8001998:	2180      	movs	r1, #128	; 0x80
 800199a:	4851      	ldr	r0, [pc, #324]	; (8001ae0 <setLed+0x164>)
 800199c:	f7ff fa22 	bl	8000de4 <GPIO_WriteBit>
		GPIO_WriteBit(GPIOA, GPIO_Pin_9, 1);	// blue
 80019a0:	2201      	movs	r2, #1
 80019a2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80019a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019aa:	f7ff fa1b 	bl	8000de4 <GPIO_WriteBit>
	} else if (sel == 'd') {
		GPIO_WriteBit(GPIOB, GPIO_Pin_4, 1);	// red
		GPIO_WriteBit(GPIOC, GPIO_Pin_7, 1);	// green
		GPIO_WriteBit(GPIOA, GPIO_Pin_9, 1);	// blue
	}
}
 80019ae:	e091      	b.n	8001ad4 <setLed+0x158>
	} else if (sel == 'g') {
 80019b0:	79fb      	ldrb	r3, [r7, #7]
 80019b2:	2b67      	cmp	r3, #103	; 0x67
 80019b4:	d111      	bne.n	80019da <setLed+0x5e>
		GPIO_WriteBit(GPIOB, GPIO_Pin_4, 1);	// red
 80019b6:	2201      	movs	r2, #1
 80019b8:	2110      	movs	r1, #16
 80019ba:	4848      	ldr	r0, [pc, #288]	; (8001adc <setLed+0x160>)
 80019bc:	f7ff fa12 	bl	8000de4 <GPIO_WriteBit>
		GPIO_WriteBit(GPIOC, GPIO_Pin_7, 0);	// green
 80019c0:	2200      	movs	r2, #0
 80019c2:	2180      	movs	r1, #128	; 0x80
 80019c4:	4846      	ldr	r0, [pc, #280]	; (8001ae0 <setLed+0x164>)
 80019c6:	f7ff fa0d 	bl	8000de4 <GPIO_WriteBit>
		GPIO_WriteBit(GPIOA, GPIO_Pin_9, 1);	// blue
 80019ca:	2201      	movs	r2, #1
 80019cc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80019d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019d4:	f7ff fa06 	bl	8000de4 <GPIO_WriteBit>
}
 80019d8:	e07c      	b.n	8001ad4 <setLed+0x158>
	} else if (sel == 'b') {
 80019da:	79fb      	ldrb	r3, [r7, #7]
 80019dc:	2b62      	cmp	r3, #98	; 0x62
 80019de:	d111      	bne.n	8001a04 <setLed+0x88>
		GPIO_WriteBit(GPIOB, GPIO_Pin_4, 1);	// red
 80019e0:	2201      	movs	r2, #1
 80019e2:	2110      	movs	r1, #16
 80019e4:	483d      	ldr	r0, [pc, #244]	; (8001adc <setLed+0x160>)
 80019e6:	f7ff f9fd 	bl	8000de4 <GPIO_WriteBit>
		GPIO_WriteBit(GPIOC, GPIO_Pin_7, 1);	// green
 80019ea:	2201      	movs	r2, #1
 80019ec:	2180      	movs	r1, #128	; 0x80
 80019ee:	483c      	ldr	r0, [pc, #240]	; (8001ae0 <setLed+0x164>)
 80019f0:	f7ff f9f8 	bl	8000de4 <GPIO_WriteBit>
		GPIO_WriteBit(GPIOA, GPIO_Pin_9, 0);	// blue
 80019f4:	2200      	movs	r2, #0
 80019f6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80019fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019fe:	f7ff f9f1 	bl	8000de4 <GPIO_WriteBit>
}
 8001a02:	e067      	b.n	8001ad4 <setLed+0x158>
	} else if (sel == 'c') {
 8001a04:	79fb      	ldrb	r3, [r7, #7]
 8001a06:	2b63      	cmp	r3, #99	; 0x63
 8001a08:	d111      	bne.n	8001a2e <setLed+0xb2>
		GPIO_WriteBit(GPIOB, GPIO_Pin_4, 1);	// red
 8001a0a:	2201      	movs	r2, #1
 8001a0c:	2110      	movs	r1, #16
 8001a0e:	4833      	ldr	r0, [pc, #204]	; (8001adc <setLed+0x160>)
 8001a10:	f7ff f9e8 	bl	8000de4 <GPIO_WriteBit>
		GPIO_WriteBit(GPIOC, GPIO_Pin_7, 0);	// green
 8001a14:	2200      	movs	r2, #0
 8001a16:	2180      	movs	r1, #128	; 0x80
 8001a18:	4831      	ldr	r0, [pc, #196]	; (8001ae0 <setLed+0x164>)
 8001a1a:	f7ff f9e3 	bl	8000de4 <GPIO_WriteBit>
		GPIO_WriteBit(GPIOA, GPIO_Pin_9, 0);	// blue
 8001a1e:	2200      	movs	r2, #0
 8001a20:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001a24:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a28:	f7ff f9dc 	bl	8000de4 <GPIO_WriteBit>
}
 8001a2c:	e052      	b.n	8001ad4 <setLed+0x158>
	} else if (sel == 'm') {
 8001a2e:	79fb      	ldrb	r3, [r7, #7]
 8001a30:	2b6d      	cmp	r3, #109	; 0x6d
 8001a32:	d111      	bne.n	8001a58 <setLed+0xdc>
		GPIO_WriteBit(GPIOB, GPIO_Pin_4, 0);	// red
 8001a34:	2200      	movs	r2, #0
 8001a36:	2110      	movs	r1, #16
 8001a38:	4828      	ldr	r0, [pc, #160]	; (8001adc <setLed+0x160>)
 8001a3a:	f7ff f9d3 	bl	8000de4 <GPIO_WriteBit>
		GPIO_WriteBit(GPIOC, GPIO_Pin_7, 1);	// green
 8001a3e:	2201      	movs	r2, #1
 8001a40:	2180      	movs	r1, #128	; 0x80
 8001a42:	4827      	ldr	r0, [pc, #156]	; (8001ae0 <setLed+0x164>)
 8001a44:	f7ff f9ce 	bl	8000de4 <GPIO_WriteBit>
		GPIO_WriteBit(GPIOA, GPIO_Pin_9, 0);	// blue
 8001a48:	2200      	movs	r2, #0
 8001a4a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001a4e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a52:	f7ff f9c7 	bl	8000de4 <GPIO_WriteBit>
}
 8001a56:	e03d      	b.n	8001ad4 <setLed+0x158>
	} else if (sel == 'y') {
 8001a58:	79fb      	ldrb	r3, [r7, #7]
 8001a5a:	2b79      	cmp	r3, #121	; 0x79
 8001a5c:	d111      	bne.n	8001a82 <setLed+0x106>
		GPIO_WriteBit(GPIOB, GPIO_Pin_4, 0);	// red
 8001a5e:	2200      	movs	r2, #0
 8001a60:	2110      	movs	r1, #16
 8001a62:	481e      	ldr	r0, [pc, #120]	; (8001adc <setLed+0x160>)
 8001a64:	f7ff f9be 	bl	8000de4 <GPIO_WriteBit>
		GPIO_WriteBit(GPIOC, GPIO_Pin_7, 0);	// green
 8001a68:	2200      	movs	r2, #0
 8001a6a:	2180      	movs	r1, #128	; 0x80
 8001a6c:	481c      	ldr	r0, [pc, #112]	; (8001ae0 <setLed+0x164>)
 8001a6e:	f7ff f9b9 	bl	8000de4 <GPIO_WriteBit>
		GPIO_WriteBit(GPIOA, GPIO_Pin_9, 1);	// blue
 8001a72:	2201      	movs	r2, #1
 8001a74:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001a78:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a7c:	f7ff f9b2 	bl	8000de4 <GPIO_WriteBit>
}
 8001a80:	e028      	b.n	8001ad4 <setLed+0x158>
	} else if (sel == 'w') {
 8001a82:	79fb      	ldrb	r3, [r7, #7]
 8001a84:	2b77      	cmp	r3, #119	; 0x77
 8001a86:	d111      	bne.n	8001aac <setLed+0x130>
		GPIO_WriteBit(GPIOB, GPIO_Pin_4, 0);	// red
 8001a88:	2200      	movs	r2, #0
 8001a8a:	2110      	movs	r1, #16
 8001a8c:	4813      	ldr	r0, [pc, #76]	; (8001adc <setLed+0x160>)
 8001a8e:	f7ff f9a9 	bl	8000de4 <GPIO_WriteBit>
		GPIO_WriteBit(GPIOC, GPIO_Pin_7, 0);	// green
 8001a92:	2200      	movs	r2, #0
 8001a94:	2180      	movs	r1, #128	; 0x80
 8001a96:	4812      	ldr	r0, [pc, #72]	; (8001ae0 <setLed+0x164>)
 8001a98:	f7ff f9a4 	bl	8000de4 <GPIO_WriteBit>
		GPIO_WriteBit(GPIOA, GPIO_Pin_9, 0);	// blue
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001aa2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001aa6:	f7ff f99d 	bl	8000de4 <GPIO_WriteBit>
}
 8001aaa:	e013      	b.n	8001ad4 <setLed+0x158>
	} else if (sel == 'd') {
 8001aac:	79fb      	ldrb	r3, [r7, #7]
 8001aae:	2b64      	cmp	r3, #100	; 0x64
 8001ab0:	d110      	bne.n	8001ad4 <setLed+0x158>
		GPIO_WriteBit(GPIOB, GPIO_Pin_4, 1);	// red
 8001ab2:	2201      	movs	r2, #1
 8001ab4:	2110      	movs	r1, #16
 8001ab6:	4809      	ldr	r0, [pc, #36]	; (8001adc <setLed+0x160>)
 8001ab8:	f7ff f994 	bl	8000de4 <GPIO_WriteBit>
		GPIO_WriteBit(GPIOC, GPIO_Pin_7, 1);	// green
 8001abc:	2201      	movs	r2, #1
 8001abe:	2180      	movs	r1, #128	; 0x80
 8001ac0:	4807      	ldr	r0, [pc, #28]	; (8001ae0 <setLed+0x164>)
 8001ac2:	f7ff f98f 	bl	8000de4 <GPIO_WriteBit>
		GPIO_WriteBit(GPIOA, GPIO_Pin_9, 1);	// blue
 8001ac6:	2201      	movs	r2, #1
 8001ac8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001acc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ad0:	f7ff f988 	bl	8000de4 <GPIO_WriteBit>
}
 8001ad4:	bf00      	nop
 8001ad6:	3708      	adds	r7, #8
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bd80      	pop	{r7, pc}
 8001adc:	48000400 	.word	0x48000400
 8001ae0:	48000800 	.word	0x48000800

08001ae4 <main>:
#include "stm32f30x_conf.h"	// STM32 config
#include "30010_io.h"			// Input/output library for this course
#include "joystick.h"
#include "led.h"

int main(void) {
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b082      	sub	sp, #8
 8001ae8:	af00      	add	r7, sp, #0
	uart_init( 9600 );			// Initialize USB serial at 9600 baud
 8001aea:	f44f 5016 	mov.w	r0, #9600	; 0x2580
 8001aee:	f7ff fd29 	bl	8001544 <uart_init>

	initJoystick();
 8001af2:	f7ff fe51 	bl	8001798 <initJoystick>
	initLed();
 8001af6:	f7ff feef 	bl	80018d8 <initLed>

	int8_t prev_state = readJoystick();
 8001afa:	f7ff fe95 	bl	8001828 <readJoystick>
 8001afe:	4603      	mov	r3, r0
 8001b00:	71fb      	strb	r3, [r7, #7]
	int8_t current_state;

	while(1) {
		current_state = readJoystick();
 8001b02:	f7ff fe91 	bl	8001828 <readJoystick>
 8001b06:	4603      	mov	r3, r0
 8001b08:	71bb      	strb	r3, [r7, #6]
		if (prev_state != current_state) {
 8001b0a:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8001b0e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001b12:	429a      	cmp	r2, r3
 8001b14:	d0f5      	beq.n	8001b02 <main+0x1e>
			if (current_state == 1) {
 8001b16:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001b1a:	2b01      	cmp	r3, #1
 8001b1c:	d106      	bne.n	8001b2c <main+0x48>
				setLed('r');
 8001b1e:	2072      	movs	r0, #114	; 0x72
 8001b20:	f7ff ff2c 	bl	800197c <setLed>
				printf("UP (red)\n");
 8001b24:	481a      	ldr	r0, [pc, #104]	; (8001b90 <main+0xac>)
 8001b26:	f001 f941 	bl	8002dac <puts>
 8001b2a:	e02e      	b.n	8001b8a <main+0xa6>
			} else if (current_state == 2) {
 8001b2c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001b30:	2b02      	cmp	r3, #2
 8001b32:	d106      	bne.n	8001b42 <main+0x5e>
				setLed('g');
 8001b34:	2067      	movs	r0, #103	; 0x67
 8001b36:	f7ff ff21 	bl	800197c <setLed>
				printf("DOWN (green)\n");
 8001b3a:	4816      	ldr	r0, [pc, #88]	; (8001b94 <main+0xb0>)
 8001b3c:	f001 f936 	bl	8002dac <puts>
 8001b40:	e023      	b.n	8001b8a <main+0xa6>
			} else if (current_state == 4) {
 8001b42:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001b46:	2b04      	cmp	r3, #4
 8001b48:	d106      	bne.n	8001b58 <main+0x74>
				setLed('b');
 8001b4a:	2062      	movs	r0, #98	; 0x62
 8001b4c:	f7ff ff16 	bl	800197c <setLed>
				printf("LEFT (blue)\n");
 8001b50:	4811      	ldr	r0, [pc, #68]	; (8001b98 <main+0xb4>)
 8001b52:	f001 f92b 	bl	8002dac <puts>
 8001b56:	e018      	b.n	8001b8a <main+0xa6>
			} else if (current_state == 8) {
 8001b58:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001b5c:	2b08      	cmp	r3, #8
 8001b5e:	d106      	bne.n	8001b6e <main+0x8a>
				setLed('c');
 8001b60:	2063      	movs	r0, #99	; 0x63
 8001b62:	f7ff ff0b 	bl	800197c <setLed>
				printf("RIGHT (cyan)\n");
 8001b66:	480d      	ldr	r0, [pc, #52]	; (8001b9c <main+0xb8>)
 8001b68:	f001 f920 	bl	8002dac <puts>
 8001b6c:	e00d      	b.n	8001b8a <main+0xa6>
			} else if (current_state == 16) {
 8001b6e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001b72:	2b10      	cmp	r3, #16
 8001b74:	d106      	bne.n	8001b84 <main+0xa0>
				setLed('m');
 8001b76:	206d      	movs	r0, #109	; 0x6d
 8001b78:	f7ff ff00 	bl	800197c <setLed>
				printf("CENTER (magenta)\n");
 8001b7c:	4808      	ldr	r0, [pc, #32]	; (8001ba0 <main+0xbc>)
 8001b7e:	f001 f915 	bl	8002dac <puts>
 8001b82:	e002      	b.n	8001b8a <main+0xa6>
			} else {
				setLed('d');
 8001b84:	2064      	movs	r0, #100	; 0x64
 8001b86:	f7ff fef9 	bl	800197c <setLed>
			}
			prev_state = current_state;
 8001b8a:	79bb      	ldrb	r3, [r7, #6]
 8001b8c:	71fb      	strb	r3, [r7, #7]
		current_state = readJoystick();
 8001b8e:	e7b8      	b.n	8001b02 <main+0x1e>
 8001b90:	08004b48 	.word	0x08004b48
 8001b94:	08004b54 	.word	0x08004b54
 8001b98:	08004b64 	.word	0x08004b64
 8001b9c:	08004b70 	.word	0x08004b70
 8001ba0:	08004b80 	.word	0x08004b80

08001ba4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	af00      	add	r7, sp, #0
	return 1;
 8001ba8:	2301      	movs	r3, #1
}
 8001baa:	4618      	mov	r0, r3
 8001bac:	46bd      	mov	sp, r7
 8001bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb2:	4770      	bx	lr

08001bb4 <_kill>:

int _kill(int pid, int sig)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b082      	sub	sp, #8
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
 8001bbc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001bbe:	f000 f977 	bl	8001eb0 <__errno>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	2216      	movs	r2, #22
 8001bc6:	601a      	str	r2, [r3, #0]
	return -1;
 8001bc8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001bcc:	4618      	mov	r0, r3
 8001bce:	3708      	adds	r7, #8
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bd80      	pop	{r7, pc}

08001bd4 <_exit>:

void _exit (int status)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b082      	sub	sp, #8
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001bdc:	f04f 31ff 	mov.w	r1, #4294967295
 8001be0:	6878      	ldr	r0, [r7, #4]
 8001be2:	f7ff ffe7 	bl	8001bb4 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001be6:	e7fe      	b.n	8001be6 <_exit+0x12>

08001be8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b086      	sub	sp, #24
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	60f8      	str	r0, [r7, #12]
 8001bf0:	60b9      	str	r1, [r7, #8]
 8001bf2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	617b      	str	r3, [r7, #20]
 8001bf8:	e00a      	b.n	8001c10 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001bfa:	f3af 8000 	nop.w
 8001bfe:	4601      	mov	r1, r0
 8001c00:	68bb      	ldr	r3, [r7, #8]
 8001c02:	1c5a      	adds	r2, r3, #1
 8001c04:	60ba      	str	r2, [r7, #8]
 8001c06:	b2ca      	uxtb	r2, r1
 8001c08:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c0a:	697b      	ldr	r3, [r7, #20]
 8001c0c:	3301      	adds	r3, #1
 8001c0e:	617b      	str	r3, [r7, #20]
 8001c10:	697a      	ldr	r2, [r7, #20]
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	429a      	cmp	r2, r3
 8001c16:	dbf0      	blt.n	8001bfa <_read+0x12>
	}

return len;
 8001c18:	687b      	ldr	r3, [r7, #4]
}
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	3718      	adds	r7, #24
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}

08001c22 <_close>:
	}
	return len;
}

int _close(int file)
{
 8001c22:	b480      	push	{r7}
 8001c24:	b083      	sub	sp, #12
 8001c26:	af00      	add	r7, sp, #0
 8001c28:	6078      	str	r0, [r7, #4]
	return -1;
 8001c2a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c2e:	4618      	mov	r0, r3
 8001c30:	370c      	adds	r7, #12
 8001c32:	46bd      	mov	sp, r7
 8001c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c38:	4770      	bx	lr

08001c3a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c3a:	b480      	push	{r7}
 8001c3c:	b083      	sub	sp, #12
 8001c3e:	af00      	add	r7, sp, #0
 8001c40:	6078      	str	r0, [r7, #4]
 8001c42:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001c44:	683b      	ldr	r3, [r7, #0]
 8001c46:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001c4a:	605a      	str	r2, [r3, #4]
	return 0;
 8001c4c:	2300      	movs	r3, #0
}
 8001c4e:	4618      	mov	r0, r3
 8001c50:	370c      	adds	r7, #12
 8001c52:	46bd      	mov	sp, r7
 8001c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c58:	4770      	bx	lr

08001c5a <_isatty>:

int _isatty(int file)
{
 8001c5a:	b480      	push	{r7}
 8001c5c:	b083      	sub	sp, #12
 8001c5e:	af00      	add	r7, sp, #0
 8001c60:	6078      	str	r0, [r7, #4]
	return 1;
 8001c62:	2301      	movs	r3, #1
}
 8001c64:	4618      	mov	r0, r3
 8001c66:	370c      	adds	r7, #12
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6e:	4770      	bx	lr

08001c70 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c70:	b480      	push	{r7}
 8001c72:	b085      	sub	sp, #20
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	60f8      	str	r0, [r7, #12]
 8001c78:	60b9      	str	r1, [r7, #8]
 8001c7a:	607a      	str	r2, [r7, #4]
	return 0;
 8001c7c:	2300      	movs	r3, #0
}
 8001c7e:	4618      	mov	r0, r3
 8001c80:	3714      	adds	r7, #20
 8001c82:	46bd      	mov	sp, r7
 8001c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c88:	4770      	bx	lr
	...

08001c8c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c90:	4b1f      	ldr	r3, [pc, #124]	; (8001d10 <SystemInit+0x84>)
 8001c92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c96:	4a1e      	ldr	r2, [pc, #120]	; (8001d10 <SystemInit+0x84>)
 8001c98:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001c9c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001ca0:	4b1c      	ldr	r3, [pc, #112]	; (8001d14 <SystemInit+0x88>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4a1b      	ldr	r2, [pc, #108]	; (8001d14 <SystemInit+0x88>)
 8001ca6:	f043 0301 	orr.w	r3, r3, #1
 8001caa:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00C;
 8001cac:	4b19      	ldr	r3, [pc, #100]	; (8001d14 <SystemInit+0x88>)
 8001cae:	685a      	ldr	r2, [r3, #4]
 8001cb0:	4918      	ldr	r1, [pc, #96]	; (8001d14 <SystemInit+0x88>)
 8001cb2:	4b19      	ldr	r3, [pc, #100]	; (8001d18 <SystemInit+0x8c>)
 8001cb4:	4013      	ands	r3, r2
 8001cb6:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001cb8:	4b16      	ldr	r3, [pc, #88]	; (8001d14 <SystemInit+0x88>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4a15      	ldr	r2, [pc, #84]	; (8001d14 <SystemInit+0x88>)
 8001cbe:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001cc2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001cc6:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001cc8:	4b12      	ldr	r3, [pc, #72]	; (8001d14 <SystemInit+0x88>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	4a11      	ldr	r2, [pc, #68]	; (8001d14 <SystemInit+0x88>)
 8001cce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001cd2:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8001cd4:	4b0f      	ldr	r3, [pc, #60]	; (8001d14 <SystemInit+0x88>)
 8001cd6:	685b      	ldr	r3, [r3, #4]
 8001cd8:	4a0e      	ldr	r2, [pc, #56]	; (8001d14 <SystemInit+0x88>)
 8001cda:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8001cde:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
 8001ce0:	4b0c      	ldr	r3, [pc, #48]	; (8001d14 <SystemInit+0x88>)
 8001ce2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ce4:	4a0b      	ldr	r2, [pc, #44]	; (8001d14 <SystemInit+0x88>)
 8001ce6:	f023 030f 	bic.w	r3, r3, #15
 8001cea:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= (uint32_t)0xFF00FCCC;
 8001cec:	4b09      	ldr	r3, [pc, #36]	; (8001d14 <SystemInit+0x88>)
 8001cee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001cf0:	4908      	ldr	r1, [pc, #32]	; (8001d14 <SystemInit+0x88>)
 8001cf2:	4b0a      	ldr	r3, [pc, #40]	; (8001d1c <SystemInit+0x90>)
 8001cf4:	4013      	ands	r3, r2
 8001cf6:	630b      	str	r3, [r1, #48]	; 0x30
  
  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001cf8:	4b06      	ldr	r3, [pc, #24]	; (8001d14 <SystemInit+0x88>)
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	609a      	str	r2, [r3, #8]

  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8001cfe:	f000 f80f 	bl	8001d20 <SetSysClock>
  
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001d02:	4b03      	ldr	r3, [pc, #12]	; (8001d10 <SystemInit+0x84>)
 8001d04:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001d08:	609a      	str	r2, [r3, #8]
#endif  
}
 8001d0a:	bf00      	nop
 8001d0c:	bd80      	pop	{r7, pc}
 8001d0e:	bf00      	nop
 8001d10:	e000ed00 	.word	0xe000ed00
 8001d14:	40021000 	.word	0x40021000
 8001d18:	f87fc00c 	.word	0xf87fc00c
 8001d1c:	ff00fccc 	.word	0xff00fccc

08001d20 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).             
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8001d20:	b480      	push	{r7}
 8001d22:	af00      	add	r7, sp, #0
  /* At this stage the HSI is already enabled and used as System clock source */
  
  /* SYSCLK, HCLK, PCLK configuration ----------------------------------------*/

  /* Enable Prefetch Buffer and set Flash Latency */
  FLASH->ACR = FLASH_ACR_PRFTBE | (uint32_t)FLASH_ACR_LATENCY_1;
 8001d24:	4b21      	ldr	r3, [pc, #132]	; (8001dac <SetSysClock+0x8c>)
 8001d26:	2212      	movs	r2, #18
 8001d28:	601a      	str	r2, [r3, #0]

  /* HCLK = SYSCLK / 1 */
  RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8001d2a:	4b21      	ldr	r3, [pc, #132]	; (8001db0 <SetSysClock+0x90>)
 8001d2c:	4a20      	ldr	r2, [pc, #128]	; (8001db0 <SetSysClock+0x90>)
 8001d2e:	685b      	ldr	r3, [r3, #4]
 8001d30:	6053      	str	r3, [r2, #4]

  /* PCLK2 = HCLK / 1 */
  RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8001d32:	4b1f      	ldr	r3, [pc, #124]	; (8001db0 <SetSysClock+0x90>)
 8001d34:	4a1e      	ldr	r2, [pc, #120]	; (8001db0 <SetSysClock+0x90>)
 8001d36:	685b      	ldr	r3, [r3, #4]
 8001d38:	6053      	str	r3, [r2, #4]

  /* PCLK1 = HCLK / 2 */
  RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 8001d3a:	4b1d      	ldr	r3, [pc, #116]	; (8001db0 <SetSysClock+0x90>)
 8001d3c:	685b      	ldr	r3, [r3, #4]
 8001d3e:	4a1c      	ldr	r2, [pc, #112]	; (8001db0 <SetSysClock+0x90>)
 8001d40:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001d44:	6053      	str	r3, [r2, #4]

  /*  PLL configuration */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 8001d46:	4b1a      	ldr	r3, [pc, #104]	; (8001db0 <SetSysClock+0x90>)
 8001d48:	685b      	ldr	r3, [r3, #4]
 8001d4a:	4a19      	ldr	r2, [pc, #100]	; (8001db0 <SetSysClock+0x90>)
 8001d4c:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8001d50:	6053      	str	r3, [r2, #4]
  RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSI_Div2 | RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLMULL16);
 8001d52:	4b17      	ldr	r3, [pc, #92]	; (8001db0 <SetSysClock+0x90>)
 8001d54:	685b      	ldr	r3, [r3, #4]
 8001d56:	4a16      	ldr	r2, [pc, #88]	; (8001db0 <SetSysClock+0x90>)
 8001d58:	f443 1360 	orr.w	r3, r3, #3670016	; 0x380000
 8001d5c:	6053      	str	r3, [r2, #4]

  /* Enable PLL */
  RCC->CR |= RCC_CR_PLLON;
 8001d5e:	4b14      	ldr	r3, [pc, #80]	; (8001db0 <SetSysClock+0x90>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4a13      	ldr	r2, [pc, #76]	; (8001db0 <SetSysClock+0x90>)
 8001d64:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001d68:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is ready */
  while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8001d6a:	bf00      	nop
 8001d6c:	4b10      	ldr	r3, [pc, #64]	; (8001db0 <SetSysClock+0x90>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d0f9      	beq.n	8001d6c <SetSysClock+0x4c>
  {
  }

  /* Select PLL as system clock source */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8001d78:	4b0d      	ldr	r3, [pc, #52]	; (8001db0 <SetSysClock+0x90>)
 8001d7a:	685b      	ldr	r3, [r3, #4]
 8001d7c:	4a0c      	ldr	r2, [pc, #48]	; (8001db0 <SetSysClock+0x90>)
 8001d7e:	f023 0303 	bic.w	r3, r3, #3
 8001d82:	6053      	str	r3, [r2, #4]
  RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;
 8001d84:	4b0a      	ldr	r3, [pc, #40]	; (8001db0 <SetSysClock+0x90>)
 8001d86:	685b      	ldr	r3, [r3, #4]
 8001d88:	4a09      	ldr	r2, [pc, #36]	; (8001db0 <SetSysClock+0x90>)
 8001d8a:	f043 0302 	orr.w	r3, r3, #2
 8001d8e:	6053      	str	r3, [r2, #4]

  /* Wait till PLL is used as system clock source */
  while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 8001d90:	bf00      	nop
 8001d92:	4b07      	ldr	r3, [pc, #28]	; (8001db0 <SetSysClock+0x90>)
 8001d94:	685b      	ldr	r3, [r3, #4]
 8001d96:	f003 030c 	and.w	r3, r3, #12
 8001d9a:	2b08      	cmp	r3, #8
 8001d9c:	d1f9      	bne.n	8001d92 <SetSysClock+0x72>
  {
  }
}
 8001d9e:	bf00      	nop
 8001da0:	bf00      	nop
 8001da2:	46bd      	mov	sp, r7
 8001da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da8:	4770      	bx	lr
 8001daa:	bf00      	nop
 8001dac:	40022000 	.word	0x40022000
 8001db0:	40021000 	.word	0x40021000

08001db4 <TIM2_IRQHandler>:
	NVIC_EnableIRQ(TIM2_IRQn);					// enable interrupt

	TIM2_IRQHandler();
}

void TIM2_IRQHandler(void) {
 8001db4:	b580      	push	{r7, lr}
 8001db6:	af00      	add	r7, sp, #0

	// ... Do whatever you want here, but make sure it doesnt take too much time
	timeData.hundredths++;
 8001db8:	4b27      	ldr	r3, [pc, #156]	; (8001e58 <TIM2_IRQHandler+0xa4>)
 8001dba:	78db      	ldrb	r3, [r3, #3]
 8001dbc:	b2db      	uxtb	r3, r3
 8001dbe:	3301      	adds	r3, #1
 8001dc0:	b2da      	uxtb	r2, r3
 8001dc2:	4b25      	ldr	r3, [pc, #148]	; (8001e58 <TIM2_IRQHandler+0xa4>)
 8001dc4:	70da      	strb	r2, [r3, #3]

	if (timeData.hundredths == 100) {
 8001dc6:	4b24      	ldr	r3, [pc, #144]	; (8001e58 <TIM2_IRQHandler+0xa4>)
 8001dc8:	78db      	ldrb	r3, [r3, #3]
 8001dca:	b2db      	uxtb	r3, r3
 8001dcc:	2b64      	cmp	r3, #100	; 0x64
 8001dce:	d10a      	bne.n	8001de6 <TIM2_IRQHandler+0x32>
		timeData.hundredths = 0;		// reset hundredths counter
 8001dd0:	4b21      	ldr	r3, [pc, #132]	; (8001e58 <TIM2_IRQHandler+0xa4>)
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	70da      	strb	r2, [r3, #3]
		timeData.seconds++;				// increment seconds counter
 8001dd6:	4b20      	ldr	r3, [pc, #128]	; (8001e58 <TIM2_IRQHandler+0xa4>)
 8001dd8:	789b      	ldrb	r3, [r3, #2]
 8001dda:	b2db      	uxtb	r3, r3
 8001ddc:	3301      	adds	r3, #1
 8001dde:	b2da      	uxtb	r2, r3
 8001de0:	4b1d      	ldr	r3, [pc, #116]	; (8001e58 <TIM2_IRQHandler+0xa4>)
 8001de2:	709a      	strb	r2, [r3, #2]
 8001de4:	e030      	b.n	8001e48 <TIM2_IRQHandler+0x94>
	} else if (timeData.seconds == 60) {
 8001de6:	4b1c      	ldr	r3, [pc, #112]	; (8001e58 <TIM2_IRQHandler+0xa4>)
 8001de8:	789b      	ldrb	r3, [r3, #2]
 8001dea:	b2db      	uxtb	r3, r3
 8001dec:	2b3c      	cmp	r3, #60	; 0x3c
 8001dee:	d10a      	bne.n	8001e06 <TIM2_IRQHandler+0x52>
		timeData.seconds = 0;
 8001df0:	4b19      	ldr	r3, [pc, #100]	; (8001e58 <TIM2_IRQHandler+0xa4>)
 8001df2:	2200      	movs	r2, #0
 8001df4:	709a      	strb	r2, [r3, #2]
		timeData.minutes++;
 8001df6:	4b18      	ldr	r3, [pc, #96]	; (8001e58 <TIM2_IRQHandler+0xa4>)
 8001df8:	785b      	ldrb	r3, [r3, #1]
 8001dfa:	b2db      	uxtb	r3, r3
 8001dfc:	3301      	adds	r3, #1
 8001dfe:	b2da      	uxtb	r2, r3
 8001e00:	4b15      	ldr	r3, [pc, #84]	; (8001e58 <TIM2_IRQHandler+0xa4>)
 8001e02:	705a      	strb	r2, [r3, #1]
 8001e04:	e020      	b.n	8001e48 <TIM2_IRQHandler+0x94>
	} else if (timeData.minutes == 60) {
 8001e06:	4b14      	ldr	r3, [pc, #80]	; (8001e58 <TIM2_IRQHandler+0xa4>)
 8001e08:	785b      	ldrb	r3, [r3, #1]
 8001e0a:	b2db      	uxtb	r3, r3
 8001e0c:	2b3c      	cmp	r3, #60	; 0x3c
 8001e0e:	d10a      	bne.n	8001e26 <TIM2_IRQHandler+0x72>
		timeData.minutes = 0;
 8001e10:	4b11      	ldr	r3, [pc, #68]	; (8001e58 <TIM2_IRQHandler+0xa4>)
 8001e12:	2200      	movs	r2, #0
 8001e14:	705a      	strb	r2, [r3, #1]
		timeData.hours++;
 8001e16:	4b10      	ldr	r3, [pc, #64]	; (8001e58 <TIM2_IRQHandler+0xa4>)
 8001e18:	781b      	ldrb	r3, [r3, #0]
 8001e1a:	b2db      	uxtb	r3, r3
 8001e1c:	3301      	adds	r3, #1
 8001e1e:	b2da      	uxtb	r2, r3
 8001e20:	4b0d      	ldr	r3, [pc, #52]	; (8001e58 <TIM2_IRQHandler+0xa4>)
 8001e22:	701a      	strb	r2, [r3, #0]
 8001e24:	e010      	b.n	8001e48 <TIM2_IRQHandler+0x94>
	} else if (timeData.hours == 24) {
 8001e26:	4b0c      	ldr	r3, [pc, #48]	; (8001e58 <TIM2_IRQHandler+0xa4>)
 8001e28:	781b      	ldrb	r3, [r3, #0]
 8001e2a:	b2db      	uxtb	r3, r3
 8001e2c:	2b18      	cmp	r3, #24
 8001e2e:	d10b      	bne.n	8001e48 <TIM2_IRQHandler+0x94>
		// Reset all
		timeData.hundredths = 0;
 8001e30:	4b09      	ldr	r3, [pc, #36]	; (8001e58 <TIM2_IRQHandler+0xa4>)
 8001e32:	2200      	movs	r2, #0
 8001e34:	70da      	strb	r2, [r3, #3]
		timeData.seconds = 0;
 8001e36:	4b08      	ldr	r3, [pc, #32]	; (8001e58 <TIM2_IRQHandler+0xa4>)
 8001e38:	2200      	movs	r2, #0
 8001e3a:	709a      	strb	r2, [r3, #2]
		timeData.minutes = 0;
 8001e3c:	4b06      	ldr	r3, [pc, #24]	; (8001e58 <TIM2_IRQHandler+0xa4>)
 8001e3e:	2200      	movs	r2, #0
 8001e40:	705a      	strb	r2, [r3, #1]
		timeData.hours = 0;
 8001e42:	4b05      	ldr	r3, [pc, #20]	; (8001e58 <TIM2_IRQHandler+0xa4>)
 8001e44:	2200      	movs	r2, #0
 8001e46:	701a      	strb	r2, [r3, #0]
	}

	// Clear interrupt bit
	TIM_ClearITPendingBit(TIM2, TIM_IT_Update);
 8001e48:	2101      	movs	r1, #1
 8001e4a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001e4e:	f7ff fa15 	bl	800127c <TIM_ClearITPendingBit>
}
 8001e52:	bf00      	nop
 8001e54:	bd80      	pop	{r7, pc}
 8001e56:	bf00      	nop
 8001e58:	20000328 	.word	0x20000328

08001e5c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001e5c:	480d      	ldr	r0, [pc, #52]	; (8001e94 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001e5e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e60:	480d      	ldr	r0, [pc, #52]	; (8001e98 <LoopForever+0x6>)
  ldr r1, =_edata
 8001e62:	490e      	ldr	r1, [pc, #56]	; (8001e9c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001e64:	4a0e      	ldr	r2, [pc, #56]	; (8001ea0 <LoopForever+0xe>)
  movs r3, #0
 8001e66:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e68:	e002      	b.n	8001e70 <LoopCopyDataInit>

08001e6a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e6a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e6c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e6e:	3304      	adds	r3, #4

08001e70 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e70:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e72:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e74:	d3f9      	bcc.n	8001e6a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e76:	4a0b      	ldr	r2, [pc, #44]	; (8001ea4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001e78:	4c0b      	ldr	r4, [pc, #44]	; (8001ea8 <LoopForever+0x16>)
  movs r3, #0
 8001e7a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e7c:	e001      	b.n	8001e82 <LoopFillZerobss>

08001e7e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e7e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e80:	3204      	adds	r2, #4

08001e82 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e82:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e84:	d3fb      	bcc.n	8001e7e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001e86:	f7ff ff01 	bl	8001c8c <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8001e8a:	f000 f9cf 	bl	800222c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001e8e:	f7ff fe29 	bl	8001ae4 <main>

08001e92 <LoopForever>:

LoopForever:
    b LoopForever
 8001e92:	e7fe      	b.n	8001e92 <LoopForever>
  ldr   r0, =_estack
 8001e94:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8001e98:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e9c:	200001fc 	.word	0x200001fc
  ldr r2, =_sidata
 8001ea0:	08004f7c 	.word	0x08004f7c
  ldr r2, =_sbss
 8001ea4:	200001fc 	.word	0x200001fc
  ldr r4, =_ebss
 8001ea8:	2000033c 	.word	0x2000033c

08001eac <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001eac:	e7fe      	b.n	8001eac <ADC1_2_IRQHandler>
	...

08001eb0 <__errno>:
 8001eb0:	4b01      	ldr	r3, [pc, #4]	; (8001eb8 <__errno+0x8>)
 8001eb2:	6818      	ldr	r0, [r3, #0]
 8001eb4:	4770      	bx	lr
 8001eb6:	bf00      	nop
 8001eb8:	2000002c 	.word	0x2000002c

08001ebc <__sflush_r>:
 8001ebc:	898a      	ldrh	r2, [r1, #12]
 8001ebe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001ec2:	4605      	mov	r5, r0
 8001ec4:	0710      	lsls	r0, r2, #28
 8001ec6:	460c      	mov	r4, r1
 8001ec8:	d458      	bmi.n	8001f7c <__sflush_r+0xc0>
 8001eca:	684b      	ldr	r3, [r1, #4]
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	dc05      	bgt.n	8001edc <__sflush_r+0x20>
 8001ed0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	dc02      	bgt.n	8001edc <__sflush_r+0x20>
 8001ed6:	2000      	movs	r0, #0
 8001ed8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001edc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8001ede:	2e00      	cmp	r6, #0
 8001ee0:	d0f9      	beq.n	8001ed6 <__sflush_r+0x1a>
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8001ee8:	682f      	ldr	r7, [r5, #0]
 8001eea:	602b      	str	r3, [r5, #0]
 8001eec:	d032      	beq.n	8001f54 <__sflush_r+0x98>
 8001eee:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8001ef0:	89a3      	ldrh	r3, [r4, #12]
 8001ef2:	075a      	lsls	r2, r3, #29
 8001ef4:	d505      	bpl.n	8001f02 <__sflush_r+0x46>
 8001ef6:	6863      	ldr	r3, [r4, #4]
 8001ef8:	1ac0      	subs	r0, r0, r3
 8001efa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001efc:	b10b      	cbz	r3, 8001f02 <__sflush_r+0x46>
 8001efe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001f00:	1ac0      	subs	r0, r0, r3
 8001f02:	2300      	movs	r3, #0
 8001f04:	4602      	mov	r2, r0
 8001f06:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8001f08:	6a21      	ldr	r1, [r4, #32]
 8001f0a:	4628      	mov	r0, r5
 8001f0c:	47b0      	blx	r6
 8001f0e:	1c43      	adds	r3, r0, #1
 8001f10:	89a3      	ldrh	r3, [r4, #12]
 8001f12:	d106      	bne.n	8001f22 <__sflush_r+0x66>
 8001f14:	6829      	ldr	r1, [r5, #0]
 8001f16:	291d      	cmp	r1, #29
 8001f18:	d82c      	bhi.n	8001f74 <__sflush_r+0xb8>
 8001f1a:	4a2a      	ldr	r2, [pc, #168]	; (8001fc4 <__sflush_r+0x108>)
 8001f1c:	40ca      	lsrs	r2, r1
 8001f1e:	07d6      	lsls	r6, r2, #31
 8001f20:	d528      	bpl.n	8001f74 <__sflush_r+0xb8>
 8001f22:	2200      	movs	r2, #0
 8001f24:	6062      	str	r2, [r4, #4]
 8001f26:	04d9      	lsls	r1, r3, #19
 8001f28:	6922      	ldr	r2, [r4, #16]
 8001f2a:	6022      	str	r2, [r4, #0]
 8001f2c:	d504      	bpl.n	8001f38 <__sflush_r+0x7c>
 8001f2e:	1c42      	adds	r2, r0, #1
 8001f30:	d101      	bne.n	8001f36 <__sflush_r+0x7a>
 8001f32:	682b      	ldr	r3, [r5, #0]
 8001f34:	b903      	cbnz	r3, 8001f38 <__sflush_r+0x7c>
 8001f36:	6560      	str	r0, [r4, #84]	; 0x54
 8001f38:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001f3a:	602f      	str	r7, [r5, #0]
 8001f3c:	2900      	cmp	r1, #0
 8001f3e:	d0ca      	beq.n	8001ed6 <__sflush_r+0x1a>
 8001f40:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8001f44:	4299      	cmp	r1, r3
 8001f46:	d002      	beq.n	8001f4e <__sflush_r+0x92>
 8001f48:	4628      	mov	r0, r5
 8001f4a:	f000 f9ad 	bl	80022a8 <_free_r>
 8001f4e:	2000      	movs	r0, #0
 8001f50:	6360      	str	r0, [r4, #52]	; 0x34
 8001f52:	e7c1      	b.n	8001ed8 <__sflush_r+0x1c>
 8001f54:	6a21      	ldr	r1, [r4, #32]
 8001f56:	2301      	movs	r3, #1
 8001f58:	4628      	mov	r0, r5
 8001f5a:	47b0      	blx	r6
 8001f5c:	1c41      	adds	r1, r0, #1
 8001f5e:	d1c7      	bne.n	8001ef0 <__sflush_r+0x34>
 8001f60:	682b      	ldr	r3, [r5, #0]
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d0c4      	beq.n	8001ef0 <__sflush_r+0x34>
 8001f66:	2b1d      	cmp	r3, #29
 8001f68:	d001      	beq.n	8001f6e <__sflush_r+0xb2>
 8001f6a:	2b16      	cmp	r3, #22
 8001f6c:	d101      	bne.n	8001f72 <__sflush_r+0xb6>
 8001f6e:	602f      	str	r7, [r5, #0]
 8001f70:	e7b1      	b.n	8001ed6 <__sflush_r+0x1a>
 8001f72:	89a3      	ldrh	r3, [r4, #12]
 8001f74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001f78:	81a3      	strh	r3, [r4, #12]
 8001f7a:	e7ad      	b.n	8001ed8 <__sflush_r+0x1c>
 8001f7c:	690f      	ldr	r7, [r1, #16]
 8001f7e:	2f00      	cmp	r7, #0
 8001f80:	d0a9      	beq.n	8001ed6 <__sflush_r+0x1a>
 8001f82:	0793      	lsls	r3, r2, #30
 8001f84:	680e      	ldr	r6, [r1, #0]
 8001f86:	bf08      	it	eq
 8001f88:	694b      	ldreq	r3, [r1, #20]
 8001f8a:	600f      	str	r7, [r1, #0]
 8001f8c:	bf18      	it	ne
 8001f8e:	2300      	movne	r3, #0
 8001f90:	eba6 0807 	sub.w	r8, r6, r7
 8001f94:	608b      	str	r3, [r1, #8]
 8001f96:	f1b8 0f00 	cmp.w	r8, #0
 8001f9a:	dd9c      	ble.n	8001ed6 <__sflush_r+0x1a>
 8001f9c:	6a21      	ldr	r1, [r4, #32]
 8001f9e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8001fa0:	4643      	mov	r3, r8
 8001fa2:	463a      	mov	r2, r7
 8001fa4:	4628      	mov	r0, r5
 8001fa6:	47b0      	blx	r6
 8001fa8:	2800      	cmp	r0, #0
 8001faa:	dc06      	bgt.n	8001fba <__sflush_r+0xfe>
 8001fac:	89a3      	ldrh	r3, [r4, #12]
 8001fae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001fb2:	81a3      	strh	r3, [r4, #12]
 8001fb4:	f04f 30ff 	mov.w	r0, #4294967295
 8001fb8:	e78e      	b.n	8001ed8 <__sflush_r+0x1c>
 8001fba:	4407      	add	r7, r0
 8001fbc:	eba8 0800 	sub.w	r8, r8, r0
 8001fc0:	e7e9      	b.n	8001f96 <__sflush_r+0xda>
 8001fc2:	bf00      	nop
 8001fc4:	20400001 	.word	0x20400001

08001fc8 <_fflush_r>:
 8001fc8:	b538      	push	{r3, r4, r5, lr}
 8001fca:	690b      	ldr	r3, [r1, #16]
 8001fcc:	4605      	mov	r5, r0
 8001fce:	460c      	mov	r4, r1
 8001fd0:	b913      	cbnz	r3, 8001fd8 <_fflush_r+0x10>
 8001fd2:	2500      	movs	r5, #0
 8001fd4:	4628      	mov	r0, r5
 8001fd6:	bd38      	pop	{r3, r4, r5, pc}
 8001fd8:	b118      	cbz	r0, 8001fe2 <_fflush_r+0x1a>
 8001fda:	6983      	ldr	r3, [r0, #24]
 8001fdc:	b90b      	cbnz	r3, 8001fe2 <_fflush_r+0x1a>
 8001fde:	f000 f887 	bl	80020f0 <__sinit>
 8001fe2:	4b14      	ldr	r3, [pc, #80]	; (8002034 <_fflush_r+0x6c>)
 8001fe4:	429c      	cmp	r4, r3
 8001fe6:	d11b      	bne.n	8002020 <_fflush_r+0x58>
 8001fe8:	686c      	ldr	r4, [r5, #4]
 8001fea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d0ef      	beq.n	8001fd2 <_fflush_r+0xa>
 8001ff2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8001ff4:	07d0      	lsls	r0, r2, #31
 8001ff6:	d404      	bmi.n	8002002 <_fflush_r+0x3a>
 8001ff8:	0599      	lsls	r1, r3, #22
 8001ffa:	d402      	bmi.n	8002002 <_fflush_r+0x3a>
 8001ffc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001ffe:	f000 f93a 	bl	8002276 <__retarget_lock_acquire_recursive>
 8002002:	4628      	mov	r0, r5
 8002004:	4621      	mov	r1, r4
 8002006:	f7ff ff59 	bl	8001ebc <__sflush_r>
 800200a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800200c:	07da      	lsls	r2, r3, #31
 800200e:	4605      	mov	r5, r0
 8002010:	d4e0      	bmi.n	8001fd4 <_fflush_r+0xc>
 8002012:	89a3      	ldrh	r3, [r4, #12]
 8002014:	059b      	lsls	r3, r3, #22
 8002016:	d4dd      	bmi.n	8001fd4 <_fflush_r+0xc>
 8002018:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800201a:	f000 f92d 	bl	8002278 <__retarget_lock_release_recursive>
 800201e:	e7d9      	b.n	8001fd4 <_fflush_r+0xc>
 8002020:	4b05      	ldr	r3, [pc, #20]	; (8002038 <_fflush_r+0x70>)
 8002022:	429c      	cmp	r4, r3
 8002024:	d101      	bne.n	800202a <_fflush_r+0x62>
 8002026:	68ac      	ldr	r4, [r5, #8]
 8002028:	e7df      	b.n	8001fea <_fflush_r+0x22>
 800202a:	4b04      	ldr	r3, [pc, #16]	; (800203c <_fflush_r+0x74>)
 800202c:	429c      	cmp	r4, r3
 800202e:	bf08      	it	eq
 8002030:	68ec      	ldreq	r4, [r5, #12]
 8002032:	e7da      	b.n	8001fea <_fflush_r+0x22>
 8002034:	08004bb4 	.word	0x08004bb4
 8002038:	08004bd4 	.word	0x08004bd4
 800203c:	08004b94 	.word	0x08004b94

08002040 <std>:
 8002040:	2300      	movs	r3, #0
 8002042:	b510      	push	{r4, lr}
 8002044:	4604      	mov	r4, r0
 8002046:	e9c0 3300 	strd	r3, r3, [r0]
 800204a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800204e:	6083      	str	r3, [r0, #8]
 8002050:	8181      	strh	r1, [r0, #12]
 8002052:	6643      	str	r3, [r0, #100]	; 0x64
 8002054:	81c2      	strh	r2, [r0, #14]
 8002056:	6183      	str	r3, [r0, #24]
 8002058:	4619      	mov	r1, r3
 800205a:	2208      	movs	r2, #8
 800205c:	305c      	adds	r0, #92	; 0x5c
 800205e:	f000 f91a 	bl	8002296 <memset>
 8002062:	4b05      	ldr	r3, [pc, #20]	; (8002078 <std+0x38>)
 8002064:	6263      	str	r3, [r4, #36]	; 0x24
 8002066:	4b05      	ldr	r3, [pc, #20]	; (800207c <std+0x3c>)
 8002068:	62a3      	str	r3, [r4, #40]	; 0x28
 800206a:	4b05      	ldr	r3, [pc, #20]	; (8002080 <std+0x40>)
 800206c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800206e:	4b05      	ldr	r3, [pc, #20]	; (8002084 <std+0x44>)
 8002070:	6224      	str	r4, [r4, #32]
 8002072:	6323      	str	r3, [r4, #48]	; 0x30
 8002074:	bd10      	pop	{r4, pc}
 8002076:	bf00      	nop
 8002078:	08002f79 	.word	0x08002f79
 800207c:	08002f9b 	.word	0x08002f9b
 8002080:	08002fd3 	.word	0x08002fd3
 8002084:	08002ff7 	.word	0x08002ff7

08002088 <_cleanup_r>:
 8002088:	4901      	ldr	r1, [pc, #4]	; (8002090 <_cleanup_r+0x8>)
 800208a:	f000 b8af 	b.w	80021ec <_fwalk_reent>
 800208e:	bf00      	nop
 8002090:	08001fc9 	.word	0x08001fc9

08002094 <__sfmoreglue>:
 8002094:	b570      	push	{r4, r5, r6, lr}
 8002096:	1e4a      	subs	r2, r1, #1
 8002098:	2568      	movs	r5, #104	; 0x68
 800209a:	4355      	muls	r5, r2
 800209c:	460e      	mov	r6, r1
 800209e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80020a2:	f000 f951 	bl	8002348 <_malloc_r>
 80020a6:	4604      	mov	r4, r0
 80020a8:	b140      	cbz	r0, 80020bc <__sfmoreglue+0x28>
 80020aa:	2100      	movs	r1, #0
 80020ac:	e9c0 1600 	strd	r1, r6, [r0]
 80020b0:	300c      	adds	r0, #12
 80020b2:	60a0      	str	r0, [r4, #8]
 80020b4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80020b8:	f000 f8ed 	bl	8002296 <memset>
 80020bc:	4620      	mov	r0, r4
 80020be:	bd70      	pop	{r4, r5, r6, pc}

080020c0 <__sfp_lock_acquire>:
 80020c0:	4801      	ldr	r0, [pc, #4]	; (80020c8 <__sfp_lock_acquire+0x8>)
 80020c2:	f000 b8d8 	b.w	8002276 <__retarget_lock_acquire_recursive>
 80020c6:	bf00      	nop
 80020c8:	20000334 	.word	0x20000334

080020cc <__sfp_lock_release>:
 80020cc:	4801      	ldr	r0, [pc, #4]	; (80020d4 <__sfp_lock_release+0x8>)
 80020ce:	f000 b8d3 	b.w	8002278 <__retarget_lock_release_recursive>
 80020d2:	bf00      	nop
 80020d4:	20000334 	.word	0x20000334

080020d8 <__sinit_lock_acquire>:
 80020d8:	4801      	ldr	r0, [pc, #4]	; (80020e0 <__sinit_lock_acquire+0x8>)
 80020da:	f000 b8cc 	b.w	8002276 <__retarget_lock_acquire_recursive>
 80020de:	bf00      	nop
 80020e0:	2000032f 	.word	0x2000032f

080020e4 <__sinit_lock_release>:
 80020e4:	4801      	ldr	r0, [pc, #4]	; (80020ec <__sinit_lock_release+0x8>)
 80020e6:	f000 b8c7 	b.w	8002278 <__retarget_lock_release_recursive>
 80020ea:	bf00      	nop
 80020ec:	2000032f 	.word	0x2000032f

080020f0 <__sinit>:
 80020f0:	b510      	push	{r4, lr}
 80020f2:	4604      	mov	r4, r0
 80020f4:	f7ff fff0 	bl	80020d8 <__sinit_lock_acquire>
 80020f8:	69a3      	ldr	r3, [r4, #24]
 80020fa:	b11b      	cbz	r3, 8002104 <__sinit+0x14>
 80020fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002100:	f7ff bff0 	b.w	80020e4 <__sinit_lock_release>
 8002104:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8002108:	6523      	str	r3, [r4, #80]	; 0x50
 800210a:	4b13      	ldr	r3, [pc, #76]	; (8002158 <__sinit+0x68>)
 800210c:	4a13      	ldr	r2, [pc, #76]	; (800215c <__sinit+0x6c>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	62a2      	str	r2, [r4, #40]	; 0x28
 8002112:	42a3      	cmp	r3, r4
 8002114:	bf04      	itt	eq
 8002116:	2301      	moveq	r3, #1
 8002118:	61a3      	streq	r3, [r4, #24]
 800211a:	4620      	mov	r0, r4
 800211c:	f000 f820 	bl	8002160 <__sfp>
 8002120:	6060      	str	r0, [r4, #4]
 8002122:	4620      	mov	r0, r4
 8002124:	f000 f81c 	bl	8002160 <__sfp>
 8002128:	60a0      	str	r0, [r4, #8]
 800212a:	4620      	mov	r0, r4
 800212c:	f000 f818 	bl	8002160 <__sfp>
 8002130:	2200      	movs	r2, #0
 8002132:	60e0      	str	r0, [r4, #12]
 8002134:	2104      	movs	r1, #4
 8002136:	6860      	ldr	r0, [r4, #4]
 8002138:	f7ff ff82 	bl	8002040 <std>
 800213c:	68a0      	ldr	r0, [r4, #8]
 800213e:	2201      	movs	r2, #1
 8002140:	2109      	movs	r1, #9
 8002142:	f7ff ff7d 	bl	8002040 <std>
 8002146:	68e0      	ldr	r0, [r4, #12]
 8002148:	2202      	movs	r2, #2
 800214a:	2112      	movs	r1, #18
 800214c:	f7ff ff78 	bl	8002040 <std>
 8002150:	2301      	movs	r3, #1
 8002152:	61a3      	str	r3, [r4, #24]
 8002154:	e7d2      	b.n	80020fc <__sinit+0xc>
 8002156:	bf00      	nop
 8002158:	08004bf4 	.word	0x08004bf4
 800215c:	08002089 	.word	0x08002089

08002160 <__sfp>:
 8002160:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002162:	4607      	mov	r7, r0
 8002164:	f7ff ffac 	bl	80020c0 <__sfp_lock_acquire>
 8002168:	4b1e      	ldr	r3, [pc, #120]	; (80021e4 <__sfp+0x84>)
 800216a:	681e      	ldr	r6, [r3, #0]
 800216c:	69b3      	ldr	r3, [r6, #24]
 800216e:	b913      	cbnz	r3, 8002176 <__sfp+0x16>
 8002170:	4630      	mov	r0, r6
 8002172:	f7ff ffbd 	bl	80020f0 <__sinit>
 8002176:	3648      	adds	r6, #72	; 0x48
 8002178:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800217c:	3b01      	subs	r3, #1
 800217e:	d503      	bpl.n	8002188 <__sfp+0x28>
 8002180:	6833      	ldr	r3, [r6, #0]
 8002182:	b30b      	cbz	r3, 80021c8 <__sfp+0x68>
 8002184:	6836      	ldr	r6, [r6, #0]
 8002186:	e7f7      	b.n	8002178 <__sfp+0x18>
 8002188:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800218c:	b9d5      	cbnz	r5, 80021c4 <__sfp+0x64>
 800218e:	4b16      	ldr	r3, [pc, #88]	; (80021e8 <__sfp+0x88>)
 8002190:	60e3      	str	r3, [r4, #12]
 8002192:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8002196:	6665      	str	r5, [r4, #100]	; 0x64
 8002198:	f000 f86c 	bl	8002274 <__retarget_lock_init_recursive>
 800219c:	f7ff ff96 	bl	80020cc <__sfp_lock_release>
 80021a0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80021a4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80021a8:	6025      	str	r5, [r4, #0]
 80021aa:	61a5      	str	r5, [r4, #24]
 80021ac:	2208      	movs	r2, #8
 80021ae:	4629      	mov	r1, r5
 80021b0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80021b4:	f000 f86f 	bl	8002296 <memset>
 80021b8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80021bc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80021c0:	4620      	mov	r0, r4
 80021c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80021c4:	3468      	adds	r4, #104	; 0x68
 80021c6:	e7d9      	b.n	800217c <__sfp+0x1c>
 80021c8:	2104      	movs	r1, #4
 80021ca:	4638      	mov	r0, r7
 80021cc:	f7ff ff62 	bl	8002094 <__sfmoreglue>
 80021d0:	4604      	mov	r4, r0
 80021d2:	6030      	str	r0, [r6, #0]
 80021d4:	2800      	cmp	r0, #0
 80021d6:	d1d5      	bne.n	8002184 <__sfp+0x24>
 80021d8:	f7ff ff78 	bl	80020cc <__sfp_lock_release>
 80021dc:	230c      	movs	r3, #12
 80021de:	603b      	str	r3, [r7, #0]
 80021e0:	e7ee      	b.n	80021c0 <__sfp+0x60>
 80021e2:	bf00      	nop
 80021e4:	08004bf4 	.word	0x08004bf4
 80021e8:	ffff0001 	.word	0xffff0001

080021ec <_fwalk_reent>:
 80021ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80021f0:	4606      	mov	r6, r0
 80021f2:	4688      	mov	r8, r1
 80021f4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80021f8:	2700      	movs	r7, #0
 80021fa:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80021fe:	f1b9 0901 	subs.w	r9, r9, #1
 8002202:	d505      	bpl.n	8002210 <_fwalk_reent+0x24>
 8002204:	6824      	ldr	r4, [r4, #0]
 8002206:	2c00      	cmp	r4, #0
 8002208:	d1f7      	bne.n	80021fa <_fwalk_reent+0xe>
 800220a:	4638      	mov	r0, r7
 800220c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002210:	89ab      	ldrh	r3, [r5, #12]
 8002212:	2b01      	cmp	r3, #1
 8002214:	d907      	bls.n	8002226 <_fwalk_reent+0x3a>
 8002216:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800221a:	3301      	adds	r3, #1
 800221c:	d003      	beq.n	8002226 <_fwalk_reent+0x3a>
 800221e:	4629      	mov	r1, r5
 8002220:	4630      	mov	r0, r6
 8002222:	47c0      	blx	r8
 8002224:	4307      	orrs	r7, r0
 8002226:	3568      	adds	r5, #104	; 0x68
 8002228:	e7e9      	b.n	80021fe <_fwalk_reent+0x12>
	...

0800222c <__libc_init_array>:
 800222c:	b570      	push	{r4, r5, r6, lr}
 800222e:	4d0d      	ldr	r5, [pc, #52]	; (8002264 <__libc_init_array+0x38>)
 8002230:	4c0d      	ldr	r4, [pc, #52]	; (8002268 <__libc_init_array+0x3c>)
 8002232:	1b64      	subs	r4, r4, r5
 8002234:	10a4      	asrs	r4, r4, #2
 8002236:	2600      	movs	r6, #0
 8002238:	42a6      	cmp	r6, r4
 800223a:	d109      	bne.n	8002250 <__libc_init_array+0x24>
 800223c:	4d0b      	ldr	r5, [pc, #44]	; (800226c <__libc_init_array+0x40>)
 800223e:	4c0c      	ldr	r4, [pc, #48]	; (8002270 <__libc_init_array+0x44>)
 8002240:	f002 fc76 	bl	8004b30 <_init>
 8002244:	1b64      	subs	r4, r4, r5
 8002246:	10a4      	asrs	r4, r4, #2
 8002248:	2600      	movs	r6, #0
 800224a:	42a6      	cmp	r6, r4
 800224c:	d105      	bne.n	800225a <__libc_init_array+0x2e>
 800224e:	bd70      	pop	{r4, r5, r6, pc}
 8002250:	f855 3b04 	ldr.w	r3, [r5], #4
 8002254:	4798      	blx	r3
 8002256:	3601      	adds	r6, #1
 8002258:	e7ee      	b.n	8002238 <__libc_init_array+0xc>
 800225a:	f855 3b04 	ldr.w	r3, [r5], #4
 800225e:	4798      	blx	r3
 8002260:	3601      	adds	r6, #1
 8002262:	e7f2      	b.n	800224a <__libc_init_array+0x1e>
 8002264:	08004f74 	.word	0x08004f74
 8002268:	08004f74 	.word	0x08004f74
 800226c:	08004f74 	.word	0x08004f74
 8002270:	08004f78 	.word	0x08004f78

08002274 <__retarget_lock_init_recursive>:
 8002274:	4770      	bx	lr

08002276 <__retarget_lock_acquire_recursive>:
 8002276:	4770      	bx	lr

08002278 <__retarget_lock_release_recursive>:
 8002278:	4770      	bx	lr

0800227a <memcpy>:
 800227a:	440a      	add	r2, r1
 800227c:	4291      	cmp	r1, r2
 800227e:	f100 33ff 	add.w	r3, r0, #4294967295
 8002282:	d100      	bne.n	8002286 <memcpy+0xc>
 8002284:	4770      	bx	lr
 8002286:	b510      	push	{r4, lr}
 8002288:	f811 4b01 	ldrb.w	r4, [r1], #1
 800228c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002290:	4291      	cmp	r1, r2
 8002292:	d1f9      	bne.n	8002288 <memcpy+0xe>
 8002294:	bd10      	pop	{r4, pc}

08002296 <memset>:
 8002296:	4402      	add	r2, r0
 8002298:	4603      	mov	r3, r0
 800229a:	4293      	cmp	r3, r2
 800229c:	d100      	bne.n	80022a0 <memset+0xa>
 800229e:	4770      	bx	lr
 80022a0:	f803 1b01 	strb.w	r1, [r3], #1
 80022a4:	e7f9      	b.n	800229a <memset+0x4>
	...

080022a8 <_free_r>:
 80022a8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80022aa:	2900      	cmp	r1, #0
 80022ac:	d048      	beq.n	8002340 <_free_r+0x98>
 80022ae:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80022b2:	9001      	str	r0, [sp, #4]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	f1a1 0404 	sub.w	r4, r1, #4
 80022ba:	bfb8      	it	lt
 80022bc:	18e4      	addlt	r4, r4, r3
 80022be:	f001 fe69 	bl	8003f94 <__malloc_lock>
 80022c2:	4a20      	ldr	r2, [pc, #128]	; (8002344 <_free_r+0x9c>)
 80022c4:	9801      	ldr	r0, [sp, #4]
 80022c6:	6813      	ldr	r3, [r2, #0]
 80022c8:	4615      	mov	r5, r2
 80022ca:	b933      	cbnz	r3, 80022da <_free_r+0x32>
 80022cc:	6063      	str	r3, [r4, #4]
 80022ce:	6014      	str	r4, [r2, #0]
 80022d0:	b003      	add	sp, #12
 80022d2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80022d6:	f001 be63 	b.w	8003fa0 <__malloc_unlock>
 80022da:	42a3      	cmp	r3, r4
 80022dc:	d90b      	bls.n	80022f6 <_free_r+0x4e>
 80022de:	6821      	ldr	r1, [r4, #0]
 80022e0:	1862      	adds	r2, r4, r1
 80022e2:	4293      	cmp	r3, r2
 80022e4:	bf04      	itt	eq
 80022e6:	681a      	ldreq	r2, [r3, #0]
 80022e8:	685b      	ldreq	r3, [r3, #4]
 80022ea:	6063      	str	r3, [r4, #4]
 80022ec:	bf04      	itt	eq
 80022ee:	1852      	addeq	r2, r2, r1
 80022f0:	6022      	streq	r2, [r4, #0]
 80022f2:	602c      	str	r4, [r5, #0]
 80022f4:	e7ec      	b.n	80022d0 <_free_r+0x28>
 80022f6:	461a      	mov	r2, r3
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	b10b      	cbz	r3, 8002300 <_free_r+0x58>
 80022fc:	42a3      	cmp	r3, r4
 80022fe:	d9fa      	bls.n	80022f6 <_free_r+0x4e>
 8002300:	6811      	ldr	r1, [r2, #0]
 8002302:	1855      	adds	r5, r2, r1
 8002304:	42a5      	cmp	r5, r4
 8002306:	d10b      	bne.n	8002320 <_free_r+0x78>
 8002308:	6824      	ldr	r4, [r4, #0]
 800230a:	4421      	add	r1, r4
 800230c:	1854      	adds	r4, r2, r1
 800230e:	42a3      	cmp	r3, r4
 8002310:	6011      	str	r1, [r2, #0]
 8002312:	d1dd      	bne.n	80022d0 <_free_r+0x28>
 8002314:	681c      	ldr	r4, [r3, #0]
 8002316:	685b      	ldr	r3, [r3, #4]
 8002318:	6053      	str	r3, [r2, #4]
 800231a:	4421      	add	r1, r4
 800231c:	6011      	str	r1, [r2, #0]
 800231e:	e7d7      	b.n	80022d0 <_free_r+0x28>
 8002320:	d902      	bls.n	8002328 <_free_r+0x80>
 8002322:	230c      	movs	r3, #12
 8002324:	6003      	str	r3, [r0, #0]
 8002326:	e7d3      	b.n	80022d0 <_free_r+0x28>
 8002328:	6825      	ldr	r5, [r4, #0]
 800232a:	1961      	adds	r1, r4, r5
 800232c:	428b      	cmp	r3, r1
 800232e:	bf04      	itt	eq
 8002330:	6819      	ldreq	r1, [r3, #0]
 8002332:	685b      	ldreq	r3, [r3, #4]
 8002334:	6063      	str	r3, [r4, #4]
 8002336:	bf04      	itt	eq
 8002338:	1949      	addeq	r1, r1, r5
 800233a:	6021      	streq	r1, [r4, #0]
 800233c:	6054      	str	r4, [r2, #4]
 800233e:	e7c7      	b.n	80022d0 <_free_r+0x28>
 8002340:	b003      	add	sp, #12
 8002342:	bd30      	pop	{r4, r5, pc}
 8002344:	2000031c 	.word	0x2000031c

08002348 <_malloc_r>:
 8002348:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800234a:	1ccd      	adds	r5, r1, #3
 800234c:	f025 0503 	bic.w	r5, r5, #3
 8002350:	3508      	adds	r5, #8
 8002352:	2d0c      	cmp	r5, #12
 8002354:	bf38      	it	cc
 8002356:	250c      	movcc	r5, #12
 8002358:	2d00      	cmp	r5, #0
 800235a:	4606      	mov	r6, r0
 800235c:	db01      	blt.n	8002362 <_malloc_r+0x1a>
 800235e:	42a9      	cmp	r1, r5
 8002360:	d903      	bls.n	800236a <_malloc_r+0x22>
 8002362:	230c      	movs	r3, #12
 8002364:	6033      	str	r3, [r6, #0]
 8002366:	2000      	movs	r0, #0
 8002368:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800236a:	f001 fe13 	bl	8003f94 <__malloc_lock>
 800236e:	4921      	ldr	r1, [pc, #132]	; (80023f4 <_malloc_r+0xac>)
 8002370:	680a      	ldr	r2, [r1, #0]
 8002372:	4614      	mov	r4, r2
 8002374:	b99c      	cbnz	r4, 800239e <_malloc_r+0x56>
 8002376:	4f20      	ldr	r7, [pc, #128]	; (80023f8 <_malloc_r+0xb0>)
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	b923      	cbnz	r3, 8002386 <_malloc_r+0x3e>
 800237c:	4621      	mov	r1, r4
 800237e:	4630      	mov	r0, r6
 8002380:	f000 fd1c 	bl	8002dbc <_sbrk_r>
 8002384:	6038      	str	r0, [r7, #0]
 8002386:	4629      	mov	r1, r5
 8002388:	4630      	mov	r0, r6
 800238a:	f000 fd17 	bl	8002dbc <_sbrk_r>
 800238e:	1c43      	adds	r3, r0, #1
 8002390:	d123      	bne.n	80023da <_malloc_r+0x92>
 8002392:	230c      	movs	r3, #12
 8002394:	6033      	str	r3, [r6, #0]
 8002396:	4630      	mov	r0, r6
 8002398:	f001 fe02 	bl	8003fa0 <__malloc_unlock>
 800239c:	e7e3      	b.n	8002366 <_malloc_r+0x1e>
 800239e:	6823      	ldr	r3, [r4, #0]
 80023a0:	1b5b      	subs	r3, r3, r5
 80023a2:	d417      	bmi.n	80023d4 <_malloc_r+0x8c>
 80023a4:	2b0b      	cmp	r3, #11
 80023a6:	d903      	bls.n	80023b0 <_malloc_r+0x68>
 80023a8:	6023      	str	r3, [r4, #0]
 80023aa:	441c      	add	r4, r3
 80023ac:	6025      	str	r5, [r4, #0]
 80023ae:	e004      	b.n	80023ba <_malloc_r+0x72>
 80023b0:	6863      	ldr	r3, [r4, #4]
 80023b2:	42a2      	cmp	r2, r4
 80023b4:	bf0c      	ite	eq
 80023b6:	600b      	streq	r3, [r1, #0]
 80023b8:	6053      	strne	r3, [r2, #4]
 80023ba:	4630      	mov	r0, r6
 80023bc:	f001 fdf0 	bl	8003fa0 <__malloc_unlock>
 80023c0:	f104 000b 	add.w	r0, r4, #11
 80023c4:	1d23      	adds	r3, r4, #4
 80023c6:	f020 0007 	bic.w	r0, r0, #7
 80023ca:	1ac2      	subs	r2, r0, r3
 80023cc:	d0cc      	beq.n	8002368 <_malloc_r+0x20>
 80023ce:	1a1b      	subs	r3, r3, r0
 80023d0:	50a3      	str	r3, [r4, r2]
 80023d2:	e7c9      	b.n	8002368 <_malloc_r+0x20>
 80023d4:	4622      	mov	r2, r4
 80023d6:	6864      	ldr	r4, [r4, #4]
 80023d8:	e7cc      	b.n	8002374 <_malloc_r+0x2c>
 80023da:	1cc4      	adds	r4, r0, #3
 80023dc:	f024 0403 	bic.w	r4, r4, #3
 80023e0:	42a0      	cmp	r0, r4
 80023e2:	d0e3      	beq.n	80023ac <_malloc_r+0x64>
 80023e4:	1a21      	subs	r1, r4, r0
 80023e6:	4630      	mov	r0, r6
 80023e8:	f000 fce8 	bl	8002dbc <_sbrk_r>
 80023ec:	3001      	adds	r0, #1
 80023ee:	d1dd      	bne.n	80023ac <_malloc_r+0x64>
 80023f0:	e7cf      	b.n	8002392 <_malloc_r+0x4a>
 80023f2:	bf00      	nop
 80023f4:	2000031c 	.word	0x2000031c
 80023f8:	20000320 	.word	0x20000320

080023fc <__cvt>:
 80023fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002400:	ec55 4b10 	vmov	r4, r5, d0
 8002404:	2d00      	cmp	r5, #0
 8002406:	460e      	mov	r6, r1
 8002408:	4619      	mov	r1, r3
 800240a:	462b      	mov	r3, r5
 800240c:	bfbb      	ittet	lt
 800240e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8002412:	461d      	movlt	r5, r3
 8002414:	2300      	movge	r3, #0
 8002416:	232d      	movlt	r3, #45	; 0x2d
 8002418:	700b      	strb	r3, [r1, #0]
 800241a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800241c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8002420:	4691      	mov	r9, r2
 8002422:	f023 0820 	bic.w	r8, r3, #32
 8002426:	bfbc      	itt	lt
 8002428:	4622      	movlt	r2, r4
 800242a:	4614      	movlt	r4, r2
 800242c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8002430:	d005      	beq.n	800243e <__cvt+0x42>
 8002432:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8002436:	d100      	bne.n	800243a <__cvt+0x3e>
 8002438:	3601      	adds	r6, #1
 800243a:	2102      	movs	r1, #2
 800243c:	e000      	b.n	8002440 <__cvt+0x44>
 800243e:	2103      	movs	r1, #3
 8002440:	ab03      	add	r3, sp, #12
 8002442:	9301      	str	r3, [sp, #4]
 8002444:	ab02      	add	r3, sp, #8
 8002446:	9300      	str	r3, [sp, #0]
 8002448:	ec45 4b10 	vmov	d0, r4, r5
 800244c:	4653      	mov	r3, sl
 800244e:	4632      	mov	r2, r6
 8002450:	f000 ff32 	bl	80032b8 <_dtoa_r>
 8002454:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8002458:	4607      	mov	r7, r0
 800245a:	d102      	bne.n	8002462 <__cvt+0x66>
 800245c:	f019 0f01 	tst.w	r9, #1
 8002460:	d022      	beq.n	80024a8 <__cvt+0xac>
 8002462:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8002466:	eb07 0906 	add.w	r9, r7, r6
 800246a:	d110      	bne.n	800248e <__cvt+0x92>
 800246c:	783b      	ldrb	r3, [r7, #0]
 800246e:	2b30      	cmp	r3, #48	; 0x30
 8002470:	d10a      	bne.n	8002488 <__cvt+0x8c>
 8002472:	2200      	movs	r2, #0
 8002474:	2300      	movs	r3, #0
 8002476:	4620      	mov	r0, r4
 8002478:	4629      	mov	r1, r5
 800247a:	f7fe fb25 	bl	8000ac8 <__aeabi_dcmpeq>
 800247e:	b918      	cbnz	r0, 8002488 <__cvt+0x8c>
 8002480:	f1c6 0601 	rsb	r6, r6, #1
 8002484:	f8ca 6000 	str.w	r6, [sl]
 8002488:	f8da 3000 	ldr.w	r3, [sl]
 800248c:	4499      	add	r9, r3
 800248e:	2200      	movs	r2, #0
 8002490:	2300      	movs	r3, #0
 8002492:	4620      	mov	r0, r4
 8002494:	4629      	mov	r1, r5
 8002496:	f7fe fb17 	bl	8000ac8 <__aeabi_dcmpeq>
 800249a:	b108      	cbz	r0, 80024a0 <__cvt+0xa4>
 800249c:	f8cd 900c 	str.w	r9, [sp, #12]
 80024a0:	2230      	movs	r2, #48	; 0x30
 80024a2:	9b03      	ldr	r3, [sp, #12]
 80024a4:	454b      	cmp	r3, r9
 80024a6:	d307      	bcc.n	80024b8 <__cvt+0xbc>
 80024a8:	9b03      	ldr	r3, [sp, #12]
 80024aa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80024ac:	1bdb      	subs	r3, r3, r7
 80024ae:	4638      	mov	r0, r7
 80024b0:	6013      	str	r3, [r2, #0]
 80024b2:	b004      	add	sp, #16
 80024b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80024b8:	1c59      	adds	r1, r3, #1
 80024ba:	9103      	str	r1, [sp, #12]
 80024bc:	701a      	strb	r2, [r3, #0]
 80024be:	e7f0      	b.n	80024a2 <__cvt+0xa6>

080024c0 <__exponent>:
 80024c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80024c2:	4603      	mov	r3, r0
 80024c4:	2900      	cmp	r1, #0
 80024c6:	bfb8      	it	lt
 80024c8:	4249      	neglt	r1, r1
 80024ca:	f803 2b02 	strb.w	r2, [r3], #2
 80024ce:	bfb4      	ite	lt
 80024d0:	222d      	movlt	r2, #45	; 0x2d
 80024d2:	222b      	movge	r2, #43	; 0x2b
 80024d4:	2909      	cmp	r1, #9
 80024d6:	7042      	strb	r2, [r0, #1]
 80024d8:	dd2a      	ble.n	8002530 <__exponent+0x70>
 80024da:	f10d 0407 	add.w	r4, sp, #7
 80024de:	46a4      	mov	ip, r4
 80024e0:	270a      	movs	r7, #10
 80024e2:	46a6      	mov	lr, r4
 80024e4:	460a      	mov	r2, r1
 80024e6:	fb91 f6f7 	sdiv	r6, r1, r7
 80024ea:	fb07 1516 	mls	r5, r7, r6, r1
 80024ee:	3530      	adds	r5, #48	; 0x30
 80024f0:	2a63      	cmp	r2, #99	; 0x63
 80024f2:	f104 34ff 	add.w	r4, r4, #4294967295
 80024f6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80024fa:	4631      	mov	r1, r6
 80024fc:	dcf1      	bgt.n	80024e2 <__exponent+0x22>
 80024fe:	3130      	adds	r1, #48	; 0x30
 8002500:	f1ae 0502 	sub.w	r5, lr, #2
 8002504:	f804 1c01 	strb.w	r1, [r4, #-1]
 8002508:	1c44      	adds	r4, r0, #1
 800250a:	4629      	mov	r1, r5
 800250c:	4561      	cmp	r1, ip
 800250e:	d30a      	bcc.n	8002526 <__exponent+0x66>
 8002510:	f10d 0209 	add.w	r2, sp, #9
 8002514:	eba2 020e 	sub.w	r2, r2, lr
 8002518:	4565      	cmp	r5, ip
 800251a:	bf88      	it	hi
 800251c:	2200      	movhi	r2, #0
 800251e:	4413      	add	r3, r2
 8002520:	1a18      	subs	r0, r3, r0
 8002522:	b003      	add	sp, #12
 8002524:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002526:	f811 2b01 	ldrb.w	r2, [r1], #1
 800252a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800252e:	e7ed      	b.n	800250c <__exponent+0x4c>
 8002530:	2330      	movs	r3, #48	; 0x30
 8002532:	3130      	adds	r1, #48	; 0x30
 8002534:	7083      	strb	r3, [r0, #2]
 8002536:	70c1      	strb	r1, [r0, #3]
 8002538:	1d03      	adds	r3, r0, #4
 800253a:	e7f1      	b.n	8002520 <__exponent+0x60>

0800253c <_printf_float>:
 800253c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002540:	ed2d 8b02 	vpush	{d8}
 8002544:	b08d      	sub	sp, #52	; 0x34
 8002546:	460c      	mov	r4, r1
 8002548:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800254c:	4616      	mov	r6, r2
 800254e:	461f      	mov	r7, r3
 8002550:	4605      	mov	r5, r0
 8002552:	f001 fc9d 	bl	8003e90 <_localeconv_r>
 8002556:	f8d0 a000 	ldr.w	sl, [r0]
 800255a:	4650      	mov	r0, sl
 800255c:	f7fd fe38 	bl	80001d0 <strlen>
 8002560:	2300      	movs	r3, #0
 8002562:	930a      	str	r3, [sp, #40]	; 0x28
 8002564:	6823      	ldr	r3, [r4, #0]
 8002566:	9305      	str	r3, [sp, #20]
 8002568:	f8d8 3000 	ldr.w	r3, [r8]
 800256c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8002570:	3307      	adds	r3, #7
 8002572:	f023 0307 	bic.w	r3, r3, #7
 8002576:	f103 0208 	add.w	r2, r3, #8
 800257a:	f8c8 2000 	str.w	r2, [r8]
 800257e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002582:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8002586:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800258a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800258e:	9307      	str	r3, [sp, #28]
 8002590:	f8cd 8018 	str.w	r8, [sp, #24]
 8002594:	ee08 0a10 	vmov	s16, r0
 8002598:	4b9f      	ldr	r3, [pc, #636]	; (8002818 <_printf_float+0x2dc>)
 800259a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800259e:	f04f 32ff 	mov.w	r2, #4294967295
 80025a2:	f7fe fac3 	bl	8000b2c <__aeabi_dcmpun>
 80025a6:	bb88      	cbnz	r0, 800260c <_printf_float+0xd0>
 80025a8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80025ac:	4b9a      	ldr	r3, [pc, #616]	; (8002818 <_printf_float+0x2dc>)
 80025ae:	f04f 32ff 	mov.w	r2, #4294967295
 80025b2:	f7fe fa9d 	bl	8000af0 <__aeabi_dcmple>
 80025b6:	bb48      	cbnz	r0, 800260c <_printf_float+0xd0>
 80025b8:	2200      	movs	r2, #0
 80025ba:	2300      	movs	r3, #0
 80025bc:	4640      	mov	r0, r8
 80025be:	4649      	mov	r1, r9
 80025c0:	f7fe fa8c 	bl	8000adc <__aeabi_dcmplt>
 80025c4:	b110      	cbz	r0, 80025cc <_printf_float+0x90>
 80025c6:	232d      	movs	r3, #45	; 0x2d
 80025c8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80025cc:	4b93      	ldr	r3, [pc, #588]	; (800281c <_printf_float+0x2e0>)
 80025ce:	4894      	ldr	r0, [pc, #592]	; (8002820 <_printf_float+0x2e4>)
 80025d0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80025d4:	bf94      	ite	ls
 80025d6:	4698      	movls	r8, r3
 80025d8:	4680      	movhi	r8, r0
 80025da:	2303      	movs	r3, #3
 80025dc:	6123      	str	r3, [r4, #16]
 80025de:	9b05      	ldr	r3, [sp, #20]
 80025e0:	f023 0204 	bic.w	r2, r3, #4
 80025e4:	6022      	str	r2, [r4, #0]
 80025e6:	f04f 0900 	mov.w	r9, #0
 80025ea:	9700      	str	r7, [sp, #0]
 80025ec:	4633      	mov	r3, r6
 80025ee:	aa0b      	add	r2, sp, #44	; 0x2c
 80025f0:	4621      	mov	r1, r4
 80025f2:	4628      	mov	r0, r5
 80025f4:	f000 f9d8 	bl	80029a8 <_printf_common>
 80025f8:	3001      	adds	r0, #1
 80025fa:	f040 8090 	bne.w	800271e <_printf_float+0x1e2>
 80025fe:	f04f 30ff 	mov.w	r0, #4294967295
 8002602:	b00d      	add	sp, #52	; 0x34
 8002604:	ecbd 8b02 	vpop	{d8}
 8002608:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800260c:	4642      	mov	r2, r8
 800260e:	464b      	mov	r3, r9
 8002610:	4640      	mov	r0, r8
 8002612:	4649      	mov	r1, r9
 8002614:	f7fe fa8a 	bl	8000b2c <__aeabi_dcmpun>
 8002618:	b140      	cbz	r0, 800262c <_printf_float+0xf0>
 800261a:	464b      	mov	r3, r9
 800261c:	2b00      	cmp	r3, #0
 800261e:	bfbc      	itt	lt
 8002620:	232d      	movlt	r3, #45	; 0x2d
 8002622:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8002626:	487f      	ldr	r0, [pc, #508]	; (8002824 <_printf_float+0x2e8>)
 8002628:	4b7f      	ldr	r3, [pc, #508]	; (8002828 <_printf_float+0x2ec>)
 800262a:	e7d1      	b.n	80025d0 <_printf_float+0x94>
 800262c:	6863      	ldr	r3, [r4, #4]
 800262e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8002632:	9206      	str	r2, [sp, #24]
 8002634:	1c5a      	adds	r2, r3, #1
 8002636:	d13f      	bne.n	80026b8 <_printf_float+0x17c>
 8002638:	2306      	movs	r3, #6
 800263a:	6063      	str	r3, [r4, #4]
 800263c:	9b05      	ldr	r3, [sp, #20]
 800263e:	6861      	ldr	r1, [r4, #4]
 8002640:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8002644:	2300      	movs	r3, #0
 8002646:	9303      	str	r3, [sp, #12]
 8002648:	ab0a      	add	r3, sp, #40	; 0x28
 800264a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800264e:	ab09      	add	r3, sp, #36	; 0x24
 8002650:	ec49 8b10 	vmov	d0, r8, r9
 8002654:	9300      	str	r3, [sp, #0]
 8002656:	6022      	str	r2, [r4, #0]
 8002658:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800265c:	4628      	mov	r0, r5
 800265e:	f7ff fecd 	bl	80023fc <__cvt>
 8002662:	9b06      	ldr	r3, [sp, #24]
 8002664:	9909      	ldr	r1, [sp, #36]	; 0x24
 8002666:	2b47      	cmp	r3, #71	; 0x47
 8002668:	4680      	mov	r8, r0
 800266a:	d108      	bne.n	800267e <_printf_float+0x142>
 800266c:	1cc8      	adds	r0, r1, #3
 800266e:	db02      	blt.n	8002676 <_printf_float+0x13a>
 8002670:	6863      	ldr	r3, [r4, #4]
 8002672:	4299      	cmp	r1, r3
 8002674:	dd41      	ble.n	80026fa <_printf_float+0x1be>
 8002676:	f1ab 0b02 	sub.w	fp, fp, #2
 800267a:	fa5f fb8b 	uxtb.w	fp, fp
 800267e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8002682:	d820      	bhi.n	80026c6 <_printf_float+0x18a>
 8002684:	3901      	subs	r1, #1
 8002686:	465a      	mov	r2, fp
 8002688:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800268c:	9109      	str	r1, [sp, #36]	; 0x24
 800268e:	f7ff ff17 	bl	80024c0 <__exponent>
 8002692:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002694:	1813      	adds	r3, r2, r0
 8002696:	2a01      	cmp	r2, #1
 8002698:	4681      	mov	r9, r0
 800269a:	6123      	str	r3, [r4, #16]
 800269c:	dc02      	bgt.n	80026a4 <_printf_float+0x168>
 800269e:	6822      	ldr	r2, [r4, #0]
 80026a0:	07d2      	lsls	r2, r2, #31
 80026a2:	d501      	bpl.n	80026a8 <_printf_float+0x16c>
 80026a4:	3301      	adds	r3, #1
 80026a6:	6123      	str	r3, [r4, #16]
 80026a8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d09c      	beq.n	80025ea <_printf_float+0xae>
 80026b0:	232d      	movs	r3, #45	; 0x2d
 80026b2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80026b6:	e798      	b.n	80025ea <_printf_float+0xae>
 80026b8:	9a06      	ldr	r2, [sp, #24]
 80026ba:	2a47      	cmp	r2, #71	; 0x47
 80026bc:	d1be      	bne.n	800263c <_printf_float+0x100>
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d1bc      	bne.n	800263c <_printf_float+0x100>
 80026c2:	2301      	movs	r3, #1
 80026c4:	e7b9      	b.n	800263a <_printf_float+0xfe>
 80026c6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80026ca:	d118      	bne.n	80026fe <_printf_float+0x1c2>
 80026cc:	2900      	cmp	r1, #0
 80026ce:	6863      	ldr	r3, [r4, #4]
 80026d0:	dd0b      	ble.n	80026ea <_printf_float+0x1ae>
 80026d2:	6121      	str	r1, [r4, #16]
 80026d4:	b913      	cbnz	r3, 80026dc <_printf_float+0x1a0>
 80026d6:	6822      	ldr	r2, [r4, #0]
 80026d8:	07d0      	lsls	r0, r2, #31
 80026da:	d502      	bpl.n	80026e2 <_printf_float+0x1a6>
 80026dc:	3301      	adds	r3, #1
 80026de:	440b      	add	r3, r1
 80026e0:	6123      	str	r3, [r4, #16]
 80026e2:	65a1      	str	r1, [r4, #88]	; 0x58
 80026e4:	f04f 0900 	mov.w	r9, #0
 80026e8:	e7de      	b.n	80026a8 <_printf_float+0x16c>
 80026ea:	b913      	cbnz	r3, 80026f2 <_printf_float+0x1b6>
 80026ec:	6822      	ldr	r2, [r4, #0]
 80026ee:	07d2      	lsls	r2, r2, #31
 80026f0:	d501      	bpl.n	80026f6 <_printf_float+0x1ba>
 80026f2:	3302      	adds	r3, #2
 80026f4:	e7f4      	b.n	80026e0 <_printf_float+0x1a4>
 80026f6:	2301      	movs	r3, #1
 80026f8:	e7f2      	b.n	80026e0 <_printf_float+0x1a4>
 80026fa:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80026fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002700:	4299      	cmp	r1, r3
 8002702:	db05      	blt.n	8002710 <_printf_float+0x1d4>
 8002704:	6823      	ldr	r3, [r4, #0]
 8002706:	6121      	str	r1, [r4, #16]
 8002708:	07d8      	lsls	r0, r3, #31
 800270a:	d5ea      	bpl.n	80026e2 <_printf_float+0x1a6>
 800270c:	1c4b      	adds	r3, r1, #1
 800270e:	e7e7      	b.n	80026e0 <_printf_float+0x1a4>
 8002710:	2900      	cmp	r1, #0
 8002712:	bfd4      	ite	le
 8002714:	f1c1 0202 	rsble	r2, r1, #2
 8002718:	2201      	movgt	r2, #1
 800271a:	4413      	add	r3, r2
 800271c:	e7e0      	b.n	80026e0 <_printf_float+0x1a4>
 800271e:	6823      	ldr	r3, [r4, #0]
 8002720:	055a      	lsls	r2, r3, #21
 8002722:	d407      	bmi.n	8002734 <_printf_float+0x1f8>
 8002724:	6923      	ldr	r3, [r4, #16]
 8002726:	4642      	mov	r2, r8
 8002728:	4631      	mov	r1, r6
 800272a:	4628      	mov	r0, r5
 800272c:	47b8      	blx	r7
 800272e:	3001      	adds	r0, #1
 8002730:	d12c      	bne.n	800278c <_printf_float+0x250>
 8002732:	e764      	b.n	80025fe <_printf_float+0xc2>
 8002734:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8002738:	f240 80e0 	bls.w	80028fc <_printf_float+0x3c0>
 800273c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8002740:	2200      	movs	r2, #0
 8002742:	2300      	movs	r3, #0
 8002744:	f7fe f9c0 	bl	8000ac8 <__aeabi_dcmpeq>
 8002748:	2800      	cmp	r0, #0
 800274a:	d034      	beq.n	80027b6 <_printf_float+0x27a>
 800274c:	4a37      	ldr	r2, [pc, #220]	; (800282c <_printf_float+0x2f0>)
 800274e:	2301      	movs	r3, #1
 8002750:	4631      	mov	r1, r6
 8002752:	4628      	mov	r0, r5
 8002754:	47b8      	blx	r7
 8002756:	3001      	adds	r0, #1
 8002758:	f43f af51 	beq.w	80025fe <_printf_float+0xc2>
 800275c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002760:	429a      	cmp	r2, r3
 8002762:	db02      	blt.n	800276a <_printf_float+0x22e>
 8002764:	6823      	ldr	r3, [r4, #0]
 8002766:	07d8      	lsls	r0, r3, #31
 8002768:	d510      	bpl.n	800278c <_printf_float+0x250>
 800276a:	ee18 3a10 	vmov	r3, s16
 800276e:	4652      	mov	r2, sl
 8002770:	4631      	mov	r1, r6
 8002772:	4628      	mov	r0, r5
 8002774:	47b8      	blx	r7
 8002776:	3001      	adds	r0, #1
 8002778:	f43f af41 	beq.w	80025fe <_printf_float+0xc2>
 800277c:	f04f 0800 	mov.w	r8, #0
 8002780:	f104 091a 	add.w	r9, r4, #26
 8002784:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002786:	3b01      	subs	r3, #1
 8002788:	4543      	cmp	r3, r8
 800278a:	dc09      	bgt.n	80027a0 <_printf_float+0x264>
 800278c:	6823      	ldr	r3, [r4, #0]
 800278e:	079b      	lsls	r3, r3, #30
 8002790:	f100 8105 	bmi.w	800299e <_printf_float+0x462>
 8002794:	68e0      	ldr	r0, [r4, #12]
 8002796:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8002798:	4298      	cmp	r0, r3
 800279a:	bfb8      	it	lt
 800279c:	4618      	movlt	r0, r3
 800279e:	e730      	b.n	8002602 <_printf_float+0xc6>
 80027a0:	2301      	movs	r3, #1
 80027a2:	464a      	mov	r2, r9
 80027a4:	4631      	mov	r1, r6
 80027a6:	4628      	mov	r0, r5
 80027a8:	47b8      	blx	r7
 80027aa:	3001      	adds	r0, #1
 80027ac:	f43f af27 	beq.w	80025fe <_printf_float+0xc2>
 80027b0:	f108 0801 	add.w	r8, r8, #1
 80027b4:	e7e6      	b.n	8002784 <_printf_float+0x248>
 80027b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	dc39      	bgt.n	8002830 <_printf_float+0x2f4>
 80027bc:	4a1b      	ldr	r2, [pc, #108]	; (800282c <_printf_float+0x2f0>)
 80027be:	2301      	movs	r3, #1
 80027c0:	4631      	mov	r1, r6
 80027c2:	4628      	mov	r0, r5
 80027c4:	47b8      	blx	r7
 80027c6:	3001      	adds	r0, #1
 80027c8:	f43f af19 	beq.w	80025fe <_printf_float+0xc2>
 80027cc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80027d0:	4313      	orrs	r3, r2
 80027d2:	d102      	bne.n	80027da <_printf_float+0x29e>
 80027d4:	6823      	ldr	r3, [r4, #0]
 80027d6:	07d9      	lsls	r1, r3, #31
 80027d8:	d5d8      	bpl.n	800278c <_printf_float+0x250>
 80027da:	ee18 3a10 	vmov	r3, s16
 80027de:	4652      	mov	r2, sl
 80027e0:	4631      	mov	r1, r6
 80027e2:	4628      	mov	r0, r5
 80027e4:	47b8      	blx	r7
 80027e6:	3001      	adds	r0, #1
 80027e8:	f43f af09 	beq.w	80025fe <_printf_float+0xc2>
 80027ec:	f04f 0900 	mov.w	r9, #0
 80027f0:	f104 0a1a 	add.w	sl, r4, #26
 80027f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80027f6:	425b      	negs	r3, r3
 80027f8:	454b      	cmp	r3, r9
 80027fa:	dc01      	bgt.n	8002800 <_printf_float+0x2c4>
 80027fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80027fe:	e792      	b.n	8002726 <_printf_float+0x1ea>
 8002800:	2301      	movs	r3, #1
 8002802:	4652      	mov	r2, sl
 8002804:	4631      	mov	r1, r6
 8002806:	4628      	mov	r0, r5
 8002808:	47b8      	blx	r7
 800280a:	3001      	adds	r0, #1
 800280c:	f43f aef7 	beq.w	80025fe <_printf_float+0xc2>
 8002810:	f109 0901 	add.w	r9, r9, #1
 8002814:	e7ee      	b.n	80027f4 <_printf_float+0x2b8>
 8002816:	bf00      	nop
 8002818:	7fefffff 	.word	0x7fefffff
 800281c:	08004bf8 	.word	0x08004bf8
 8002820:	08004bfc 	.word	0x08004bfc
 8002824:	08004c04 	.word	0x08004c04
 8002828:	08004c00 	.word	0x08004c00
 800282c:	08004c08 	.word	0x08004c08
 8002830:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002832:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002834:	429a      	cmp	r2, r3
 8002836:	bfa8      	it	ge
 8002838:	461a      	movge	r2, r3
 800283a:	2a00      	cmp	r2, #0
 800283c:	4691      	mov	r9, r2
 800283e:	dc37      	bgt.n	80028b0 <_printf_float+0x374>
 8002840:	f04f 0b00 	mov.w	fp, #0
 8002844:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002848:	f104 021a 	add.w	r2, r4, #26
 800284c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800284e:	9305      	str	r3, [sp, #20]
 8002850:	eba3 0309 	sub.w	r3, r3, r9
 8002854:	455b      	cmp	r3, fp
 8002856:	dc33      	bgt.n	80028c0 <_printf_float+0x384>
 8002858:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800285c:	429a      	cmp	r2, r3
 800285e:	db3b      	blt.n	80028d8 <_printf_float+0x39c>
 8002860:	6823      	ldr	r3, [r4, #0]
 8002862:	07da      	lsls	r2, r3, #31
 8002864:	d438      	bmi.n	80028d8 <_printf_float+0x39c>
 8002866:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002868:	9b05      	ldr	r3, [sp, #20]
 800286a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800286c:	1ad3      	subs	r3, r2, r3
 800286e:	eba2 0901 	sub.w	r9, r2, r1
 8002872:	4599      	cmp	r9, r3
 8002874:	bfa8      	it	ge
 8002876:	4699      	movge	r9, r3
 8002878:	f1b9 0f00 	cmp.w	r9, #0
 800287c:	dc35      	bgt.n	80028ea <_printf_float+0x3ae>
 800287e:	f04f 0800 	mov.w	r8, #0
 8002882:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002886:	f104 0a1a 	add.w	sl, r4, #26
 800288a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800288e:	1a9b      	subs	r3, r3, r2
 8002890:	eba3 0309 	sub.w	r3, r3, r9
 8002894:	4543      	cmp	r3, r8
 8002896:	f77f af79 	ble.w	800278c <_printf_float+0x250>
 800289a:	2301      	movs	r3, #1
 800289c:	4652      	mov	r2, sl
 800289e:	4631      	mov	r1, r6
 80028a0:	4628      	mov	r0, r5
 80028a2:	47b8      	blx	r7
 80028a4:	3001      	adds	r0, #1
 80028a6:	f43f aeaa 	beq.w	80025fe <_printf_float+0xc2>
 80028aa:	f108 0801 	add.w	r8, r8, #1
 80028ae:	e7ec      	b.n	800288a <_printf_float+0x34e>
 80028b0:	4613      	mov	r3, r2
 80028b2:	4631      	mov	r1, r6
 80028b4:	4642      	mov	r2, r8
 80028b6:	4628      	mov	r0, r5
 80028b8:	47b8      	blx	r7
 80028ba:	3001      	adds	r0, #1
 80028bc:	d1c0      	bne.n	8002840 <_printf_float+0x304>
 80028be:	e69e      	b.n	80025fe <_printf_float+0xc2>
 80028c0:	2301      	movs	r3, #1
 80028c2:	4631      	mov	r1, r6
 80028c4:	4628      	mov	r0, r5
 80028c6:	9205      	str	r2, [sp, #20]
 80028c8:	47b8      	blx	r7
 80028ca:	3001      	adds	r0, #1
 80028cc:	f43f ae97 	beq.w	80025fe <_printf_float+0xc2>
 80028d0:	9a05      	ldr	r2, [sp, #20]
 80028d2:	f10b 0b01 	add.w	fp, fp, #1
 80028d6:	e7b9      	b.n	800284c <_printf_float+0x310>
 80028d8:	ee18 3a10 	vmov	r3, s16
 80028dc:	4652      	mov	r2, sl
 80028de:	4631      	mov	r1, r6
 80028e0:	4628      	mov	r0, r5
 80028e2:	47b8      	blx	r7
 80028e4:	3001      	adds	r0, #1
 80028e6:	d1be      	bne.n	8002866 <_printf_float+0x32a>
 80028e8:	e689      	b.n	80025fe <_printf_float+0xc2>
 80028ea:	9a05      	ldr	r2, [sp, #20]
 80028ec:	464b      	mov	r3, r9
 80028ee:	4442      	add	r2, r8
 80028f0:	4631      	mov	r1, r6
 80028f2:	4628      	mov	r0, r5
 80028f4:	47b8      	blx	r7
 80028f6:	3001      	adds	r0, #1
 80028f8:	d1c1      	bne.n	800287e <_printf_float+0x342>
 80028fa:	e680      	b.n	80025fe <_printf_float+0xc2>
 80028fc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80028fe:	2a01      	cmp	r2, #1
 8002900:	dc01      	bgt.n	8002906 <_printf_float+0x3ca>
 8002902:	07db      	lsls	r3, r3, #31
 8002904:	d538      	bpl.n	8002978 <_printf_float+0x43c>
 8002906:	2301      	movs	r3, #1
 8002908:	4642      	mov	r2, r8
 800290a:	4631      	mov	r1, r6
 800290c:	4628      	mov	r0, r5
 800290e:	47b8      	blx	r7
 8002910:	3001      	adds	r0, #1
 8002912:	f43f ae74 	beq.w	80025fe <_printf_float+0xc2>
 8002916:	ee18 3a10 	vmov	r3, s16
 800291a:	4652      	mov	r2, sl
 800291c:	4631      	mov	r1, r6
 800291e:	4628      	mov	r0, r5
 8002920:	47b8      	blx	r7
 8002922:	3001      	adds	r0, #1
 8002924:	f43f ae6b 	beq.w	80025fe <_printf_float+0xc2>
 8002928:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800292c:	2200      	movs	r2, #0
 800292e:	2300      	movs	r3, #0
 8002930:	f7fe f8ca 	bl	8000ac8 <__aeabi_dcmpeq>
 8002934:	b9d8      	cbnz	r0, 800296e <_printf_float+0x432>
 8002936:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002938:	f108 0201 	add.w	r2, r8, #1
 800293c:	3b01      	subs	r3, #1
 800293e:	4631      	mov	r1, r6
 8002940:	4628      	mov	r0, r5
 8002942:	47b8      	blx	r7
 8002944:	3001      	adds	r0, #1
 8002946:	d10e      	bne.n	8002966 <_printf_float+0x42a>
 8002948:	e659      	b.n	80025fe <_printf_float+0xc2>
 800294a:	2301      	movs	r3, #1
 800294c:	4652      	mov	r2, sl
 800294e:	4631      	mov	r1, r6
 8002950:	4628      	mov	r0, r5
 8002952:	47b8      	blx	r7
 8002954:	3001      	adds	r0, #1
 8002956:	f43f ae52 	beq.w	80025fe <_printf_float+0xc2>
 800295a:	f108 0801 	add.w	r8, r8, #1
 800295e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002960:	3b01      	subs	r3, #1
 8002962:	4543      	cmp	r3, r8
 8002964:	dcf1      	bgt.n	800294a <_printf_float+0x40e>
 8002966:	464b      	mov	r3, r9
 8002968:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800296c:	e6dc      	b.n	8002728 <_printf_float+0x1ec>
 800296e:	f04f 0800 	mov.w	r8, #0
 8002972:	f104 0a1a 	add.w	sl, r4, #26
 8002976:	e7f2      	b.n	800295e <_printf_float+0x422>
 8002978:	2301      	movs	r3, #1
 800297a:	4642      	mov	r2, r8
 800297c:	e7df      	b.n	800293e <_printf_float+0x402>
 800297e:	2301      	movs	r3, #1
 8002980:	464a      	mov	r2, r9
 8002982:	4631      	mov	r1, r6
 8002984:	4628      	mov	r0, r5
 8002986:	47b8      	blx	r7
 8002988:	3001      	adds	r0, #1
 800298a:	f43f ae38 	beq.w	80025fe <_printf_float+0xc2>
 800298e:	f108 0801 	add.w	r8, r8, #1
 8002992:	68e3      	ldr	r3, [r4, #12]
 8002994:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002996:	1a5b      	subs	r3, r3, r1
 8002998:	4543      	cmp	r3, r8
 800299a:	dcf0      	bgt.n	800297e <_printf_float+0x442>
 800299c:	e6fa      	b.n	8002794 <_printf_float+0x258>
 800299e:	f04f 0800 	mov.w	r8, #0
 80029a2:	f104 0919 	add.w	r9, r4, #25
 80029a6:	e7f4      	b.n	8002992 <_printf_float+0x456>

080029a8 <_printf_common>:
 80029a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80029ac:	4616      	mov	r6, r2
 80029ae:	4699      	mov	r9, r3
 80029b0:	688a      	ldr	r2, [r1, #8]
 80029b2:	690b      	ldr	r3, [r1, #16]
 80029b4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80029b8:	4293      	cmp	r3, r2
 80029ba:	bfb8      	it	lt
 80029bc:	4613      	movlt	r3, r2
 80029be:	6033      	str	r3, [r6, #0]
 80029c0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80029c4:	4607      	mov	r7, r0
 80029c6:	460c      	mov	r4, r1
 80029c8:	b10a      	cbz	r2, 80029ce <_printf_common+0x26>
 80029ca:	3301      	adds	r3, #1
 80029cc:	6033      	str	r3, [r6, #0]
 80029ce:	6823      	ldr	r3, [r4, #0]
 80029d0:	0699      	lsls	r1, r3, #26
 80029d2:	bf42      	ittt	mi
 80029d4:	6833      	ldrmi	r3, [r6, #0]
 80029d6:	3302      	addmi	r3, #2
 80029d8:	6033      	strmi	r3, [r6, #0]
 80029da:	6825      	ldr	r5, [r4, #0]
 80029dc:	f015 0506 	ands.w	r5, r5, #6
 80029e0:	d106      	bne.n	80029f0 <_printf_common+0x48>
 80029e2:	f104 0a19 	add.w	sl, r4, #25
 80029e6:	68e3      	ldr	r3, [r4, #12]
 80029e8:	6832      	ldr	r2, [r6, #0]
 80029ea:	1a9b      	subs	r3, r3, r2
 80029ec:	42ab      	cmp	r3, r5
 80029ee:	dc26      	bgt.n	8002a3e <_printf_common+0x96>
 80029f0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80029f4:	1e13      	subs	r3, r2, #0
 80029f6:	6822      	ldr	r2, [r4, #0]
 80029f8:	bf18      	it	ne
 80029fa:	2301      	movne	r3, #1
 80029fc:	0692      	lsls	r2, r2, #26
 80029fe:	d42b      	bmi.n	8002a58 <_printf_common+0xb0>
 8002a00:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002a04:	4649      	mov	r1, r9
 8002a06:	4638      	mov	r0, r7
 8002a08:	47c0      	blx	r8
 8002a0a:	3001      	adds	r0, #1
 8002a0c:	d01e      	beq.n	8002a4c <_printf_common+0xa4>
 8002a0e:	6823      	ldr	r3, [r4, #0]
 8002a10:	68e5      	ldr	r5, [r4, #12]
 8002a12:	6832      	ldr	r2, [r6, #0]
 8002a14:	f003 0306 	and.w	r3, r3, #6
 8002a18:	2b04      	cmp	r3, #4
 8002a1a:	bf08      	it	eq
 8002a1c:	1aad      	subeq	r5, r5, r2
 8002a1e:	68a3      	ldr	r3, [r4, #8]
 8002a20:	6922      	ldr	r2, [r4, #16]
 8002a22:	bf0c      	ite	eq
 8002a24:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002a28:	2500      	movne	r5, #0
 8002a2a:	4293      	cmp	r3, r2
 8002a2c:	bfc4      	itt	gt
 8002a2e:	1a9b      	subgt	r3, r3, r2
 8002a30:	18ed      	addgt	r5, r5, r3
 8002a32:	2600      	movs	r6, #0
 8002a34:	341a      	adds	r4, #26
 8002a36:	42b5      	cmp	r5, r6
 8002a38:	d11a      	bne.n	8002a70 <_printf_common+0xc8>
 8002a3a:	2000      	movs	r0, #0
 8002a3c:	e008      	b.n	8002a50 <_printf_common+0xa8>
 8002a3e:	2301      	movs	r3, #1
 8002a40:	4652      	mov	r2, sl
 8002a42:	4649      	mov	r1, r9
 8002a44:	4638      	mov	r0, r7
 8002a46:	47c0      	blx	r8
 8002a48:	3001      	adds	r0, #1
 8002a4a:	d103      	bne.n	8002a54 <_printf_common+0xac>
 8002a4c:	f04f 30ff 	mov.w	r0, #4294967295
 8002a50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002a54:	3501      	adds	r5, #1
 8002a56:	e7c6      	b.n	80029e6 <_printf_common+0x3e>
 8002a58:	18e1      	adds	r1, r4, r3
 8002a5a:	1c5a      	adds	r2, r3, #1
 8002a5c:	2030      	movs	r0, #48	; 0x30
 8002a5e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002a62:	4422      	add	r2, r4
 8002a64:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002a68:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002a6c:	3302      	adds	r3, #2
 8002a6e:	e7c7      	b.n	8002a00 <_printf_common+0x58>
 8002a70:	2301      	movs	r3, #1
 8002a72:	4622      	mov	r2, r4
 8002a74:	4649      	mov	r1, r9
 8002a76:	4638      	mov	r0, r7
 8002a78:	47c0      	blx	r8
 8002a7a:	3001      	adds	r0, #1
 8002a7c:	d0e6      	beq.n	8002a4c <_printf_common+0xa4>
 8002a7e:	3601      	adds	r6, #1
 8002a80:	e7d9      	b.n	8002a36 <_printf_common+0x8e>
	...

08002a84 <_printf_i>:
 8002a84:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002a88:	460c      	mov	r4, r1
 8002a8a:	4691      	mov	r9, r2
 8002a8c:	7e27      	ldrb	r7, [r4, #24]
 8002a8e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8002a90:	2f78      	cmp	r7, #120	; 0x78
 8002a92:	4680      	mov	r8, r0
 8002a94:	469a      	mov	sl, r3
 8002a96:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002a9a:	d807      	bhi.n	8002aac <_printf_i+0x28>
 8002a9c:	2f62      	cmp	r7, #98	; 0x62
 8002a9e:	d80a      	bhi.n	8002ab6 <_printf_i+0x32>
 8002aa0:	2f00      	cmp	r7, #0
 8002aa2:	f000 80d8 	beq.w	8002c56 <_printf_i+0x1d2>
 8002aa6:	2f58      	cmp	r7, #88	; 0x58
 8002aa8:	f000 80a3 	beq.w	8002bf2 <_printf_i+0x16e>
 8002aac:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8002ab0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002ab4:	e03a      	b.n	8002b2c <_printf_i+0xa8>
 8002ab6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002aba:	2b15      	cmp	r3, #21
 8002abc:	d8f6      	bhi.n	8002aac <_printf_i+0x28>
 8002abe:	a001      	add	r0, pc, #4	; (adr r0, 8002ac4 <_printf_i+0x40>)
 8002ac0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8002ac4:	08002b1d 	.word	0x08002b1d
 8002ac8:	08002b31 	.word	0x08002b31
 8002acc:	08002aad 	.word	0x08002aad
 8002ad0:	08002aad 	.word	0x08002aad
 8002ad4:	08002aad 	.word	0x08002aad
 8002ad8:	08002aad 	.word	0x08002aad
 8002adc:	08002b31 	.word	0x08002b31
 8002ae0:	08002aad 	.word	0x08002aad
 8002ae4:	08002aad 	.word	0x08002aad
 8002ae8:	08002aad 	.word	0x08002aad
 8002aec:	08002aad 	.word	0x08002aad
 8002af0:	08002c3d 	.word	0x08002c3d
 8002af4:	08002b61 	.word	0x08002b61
 8002af8:	08002c1f 	.word	0x08002c1f
 8002afc:	08002aad 	.word	0x08002aad
 8002b00:	08002aad 	.word	0x08002aad
 8002b04:	08002c5f 	.word	0x08002c5f
 8002b08:	08002aad 	.word	0x08002aad
 8002b0c:	08002b61 	.word	0x08002b61
 8002b10:	08002aad 	.word	0x08002aad
 8002b14:	08002aad 	.word	0x08002aad
 8002b18:	08002c27 	.word	0x08002c27
 8002b1c:	680b      	ldr	r3, [r1, #0]
 8002b1e:	1d1a      	adds	r2, r3, #4
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	600a      	str	r2, [r1, #0]
 8002b24:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8002b28:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	e0a3      	b.n	8002c78 <_printf_i+0x1f4>
 8002b30:	6825      	ldr	r5, [r4, #0]
 8002b32:	6808      	ldr	r0, [r1, #0]
 8002b34:	062e      	lsls	r6, r5, #24
 8002b36:	f100 0304 	add.w	r3, r0, #4
 8002b3a:	d50a      	bpl.n	8002b52 <_printf_i+0xce>
 8002b3c:	6805      	ldr	r5, [r0, #0]
 8002b3e:	600b      	str	r3, [r1, #0]
 8002b40:	2d00      	cmp	r5, #0
 8002b42:	da03      	bge.n	8002b4c <_printf_i+0xc8>
 8002b44:	232d      	movs	r3, #45	; 0x2d
 8002b46:	426d      	negs	r5, r5
 8002b48:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002b4c:	485e      	ldr	r0, [pc, #376]	; (8002cc8 <_printf_i+0x244>)
 8002b4e:	230a      	movs	r3, #10
 8002b50:	e019      	b.n	8002b86 <_printf_i+0x102>
 8002b52:	f015 0f40 	tst.w	r5, #64	; 0x40
 8002b56:	6805      	ldr	r5, [r0, #0]
 8002b58:	600b      	str	r3, [r1, #0]
 8002b5a:	bf18      	it	ne
 8002b5c:	b22d      	sxthne	r5, r5
 8002b5e:	e7ef      	b.n	8002b40 <_printf_i+0xbc>
 8002b60:	680b      	ldr	r3, [r1, #0]
 8002b62:	6825      	ldr	r5, [r4, #0]
 8002b64:	1d18      	adds	r0, r3, #4
 8002b66:	6008      	str	r0, [r1, #0]
 8002b68:	0628      	lsls	r0, r5, #24
 8002b6a:	d501      	bpl.n	8002b70 <_printf_i+0xec>
 8002b6c:	681d      	ldr	r5, [r3, #0]
 8002b6e:	e002      	b.n	8002b76 <_printf_i+0xf2>
 8002b70:	0669      	lsls	r1, r5, #25
 8002b72:	d5fb      	bpl.n	8002b6c <_printf_i+0xe8>
 8002b74:	881d      	ldrh	r5, [r3, #0]
 8002b76:	4854      	ldr	r0, [pc, #336]	; (8002cc8 <_printf_i+0x244>)
 8002b78:	2f6f      	cmp	r7, #111	; 0x6f
 8002b7a:	bf0c      	ite	eq
 8002b7c:	2308      	moveq	r3, #8
 8002b7e:	230a      	movne	r3, #10
 8002b80:	2100      	movs	r1, #0
 8002b82:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002b86:	6866      	ldr	r6, [r4, #4]
 8002b88:	60a6      	str	r6, [r4, #8]
 8002b8a:	2e00      	cmp	r6, #0
 8002b8c:	bfa2      	ittt	ge
 8002b8e:	6821      	ldrge	r1, [r4, #0]
 8002b90:	f021 0104 	bicge.w	r1, r1, #4
 8002b94:	6021      	strge	r1, [r4, #0]
 8002b96:	b90d      	cbnz	r5, 8002b9c <_printf_i+0x118>
 8002b98:	2e00      	cmp	r6, #0
 8002b9a:	d04d      	beq.n	8002c38 <_printf_i+0x1b4>
 8002b9c:	4616      	mov	r6, r2
 8002b9e:	fbb5 f1f3 	udiv	r1, r5, r3
 8002ba2:	fb03 5711 	mls	r7, r3, r1, r5
 8002ba6:	5dc7      	ldrb	r7, [r0, r7]
 8002ba8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002bac:	462f      	mov	r7, r5
 8002bae:	42bb      	cmp	r3, r7
 8002bb0:	460d      	mov	r5, r1
 8002bb2:	d9f4      	bls.n	8002b9e <_printf_i+0x11a>
 8002bb4:	2b08      	cmp	r3, #8
 8002bb6:	d10b      	bne.n	8002bd0 <_printf_i+0x14c>
 8002bb8:	6823      	ldr	r3, [r4, #0]
 8002bba:	07df      	lsls	r7, r3, #31
 8002bbc:	d508      	bpl.n	8002bd0 <_printf_i+0x14c>
 8002bbe:	6923      	ldr	r3, [r4, #16]
 8002bc0:	6861      	ldr	r1, [r4, #4]
 8002bc2:	4299      	cmp	r1, r3
 8002bc4:	bfde      	ittt	le
 8002bc6:	2330      	movle	r3, #48	; 0x30
 8002bc8:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002bcc:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002bd0:	1b92      	subs	r2, r2, r6
 8002bd2:	6122      	str	r2, [r4, #16]
 8002bd4:	f8cd a000 	str.w	sl, [sp]
 8002bd8:	464b      	mov	r3, r9
 8002bda:	aa03      	add	r2, sp, #12
 8002bdc:	4621      	mov	r1, r4
 8002bde:	4640      	mov	r0, r8
 8002be0:	f7ff fee2 	bl	80029a8 <_printf_common>
 8002be4:	3001      	adds	r0, #1
 8002be6:	d14c      	bne.n	8002c82 <_printf_i+0x1fe>
 8002be8:	f04f 30ff 	mov.w	r0, #4294967295
 8002bec:	b004      	add	sp, #16
 8002bee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002bf2:	4835      	ldr	r0, [pc, #212]	; (8002cc8 <_printf_i+0x244>)
 8002bf4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8002bf8:	6823      	ldr	r3, [r4, #0]
 8002bfa:	680e      	ldr	r6, [r1, #0]
 8002bfc:	061f      	lsls	r7, r3, #24
 8002bfe:	f856 5b04 	ldr.w	r5, [r6], #4
 8002c02:	600e      	str	r6, [r1, #0]
 8002c04:	d514      	bpl.n	8002c30 <_printf_i+0x1ac>
 8002c06:	07d9      	lsls	r1, r3, #31
 8002c08:	bf44      	itt	mi
 8002c0a:	f043 0320 	orrmi.w	r3, r3, #32
 8002c0e:	6023      	strmi	r3, [r4, #0]
 8002c10:	b91d      	cbnz	r5, 8002c1a <_printf_i+0x196>
 8002c12:	6823      	ldr	r3, [r4, #0]
 8002c14:	f023 0320 	bic.w	r3, r3, #32
 8002c18:	6023      	str	r3, [r4, #0]
 8002c1a:	2310      	movs	r3, #16
 8002c1c:	e7b0      	b.n	8002b80 <_printf_i+0xfc>
 8002c1e:	6823      	ldr	r3, [r4, #0]
 8002c20:	f043 0320 	orr.w	r3, r3, #32
 8002c24:	6023      	str	r3, [r4, #0]
 8002c26:	2378      	movs	r3, #120	; 0x78
 8002c28:	4828      	ldr	r0, [pc, #160]	; (8002ccc <_printf_i+0x248>)
 8002c2a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002c2e:	e7e3      	b.n	8002bf8 <_printf_i+0x174>
 8002c30:	065e      	lsls	r6, r3, #25
 8002c32:	bf48      	it	mi
 8002c34:	b2ad      	uxthmi	r5, r5
 8002c36:	e7e6      	b.n	8002c06 <_printf_i+0x182>
 8002c38:	4616      	mov	r6, r2
 8002c3a:	e7bb      	b.n	8002bb4 <_printf_i+0x130>
 8002c3c:	680b      	ldr	r3, [r1, #0]
 8002c3e:	6826      	ldr	r6, [r4, #0]
 8002c40:	6960      	ldr	r0, [r4, #20]
 8002c42:	1d1d      	adds	r5, r3, #4
 8002c44:	600d      	str	r5, [r1, #0]
 8002c46:	0635      	lsls	r5, r6, #24
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	d501      	bpl.n	8002c50 <_printf_i+0x1cc>
 8002c4c:	6018      	str	r0, [r3, #0]
 8002c4e:	e002      	b.n	8002c56 <_printf_i+0x1d2>
 8002c50:	0671      	lsls	r1, r6, #25
 8002c52:	d5fb      	bpl.n	8002c4c <_printf_i+0x1c8>
 8002c54:	8018      	strh	r0, [r3, #0]
 8002c56:	2300      	movs	r3, #0
 8002c58:	6123      	str	r3, [r4, #16]
 8002c5a:	4616      	mov	r6, r2
 8002c5c:	e7ba      	b.n	8002bd4 <_printf_i+0x150>
 8002c5e:	680b      	ldr	r3, [r1, #0]
 8002c60:	1d1a      	adds	r2, r3, #4
 8002c62:	600a      	str	r2, [r1, #0]
 8002c64:	681e      	ldr	r6, [r3, #0]
 8002c66:	6862      	ldr	r2, [r4, #4]
 8002c68:	2100      	movs	r1, #0
 8002c6a:	4630      	mov	r0, r6
 8002c6c:	f7fd fab8 	bl	80001e0 <memchr>
 8002c70:	b108      	cbz	r0, 8002c76 <_printf_i+0x1f2>
 8002c72:	1b80      	subs	r0, r0, r6
 8002c74:	6060      	str	r0, [r4, #4]
 8002c76:	6863      	ldr	r3, [r4, #4]
 8002c78:	6123      	str	r3, [r4, #16]
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002c80:	e7a8      	b.n	8002bd4 <_printf_i+0x150>
 8002c82:	6923      	ldr	r3, [r4, #16]
 8002c84:	4632      	mov	r2, r6
 8002c86:	4649      	mov	r1, r9
 8002c88:	4640      	mov	r0, r8
 8002c8a:	47d0      	blx	sl
 8002c8c:	3001      	adds	r0, #1
 8002c8e:	d0ab      	beq.n	8002be8 <_printf_i+0x164>
 8002c90:	6823      	ldr	r3, [r4, #0]
 8002c92:	079b      	lsls	r3, r3, #30
 8002c94:	d413      	bmi.n	8002cbe <_printf_i+0x23a>
 8002c96:	68e0      	ldr	r0, [r4, #12]
 8002c98:	9b03      	ldr	r3, [sp, #12]
 8002c9a:	4298      	cmp	r0, r3
 8002c9c:	bfb8      	it	lt
 8002c9e:	4618      	movlt	r0, r3
 8002ca0:	e7a4      	b.n	8002bec <_printf_i+0x168>
 8002ca2:	2301      	movs	r3, #1
 8002ca4:	4632      	mov	r2, r6
 8002ca6:	4649      	mov	r1, r9
 8002ca8:	4640      	mov	r0, r8
 8002caa:	47d0      	blx	sl
 8002cac:	3001      	adds	r0, #1
 8002cae:	d09b      	beq.n	8002be8 <_printf_i+0x164>
 8002cb0:	3501      	adds	r5, #1
 8002cb2:	68e3      	ldr	r3, [r4, #12]
 8002cb4:	9903      	ldr	r1, [sp, #12]
 8002cb6:	1a5b      	subs	r3, r3, r1
 8002cb8:	42ab      	cmp	r3, r5
 8002cba:	dcf2      	bgt.n	8002ca2 <_printf_i+0x21e>
 8002cbc:	e7eb      	b.n	8002c96 <_printf_i+0x212>
 8002cbe:	2500      	movs	r5, #0
 8002cc0:	f104 0619 	add.w	r6, r4, #25
 8002cc4:	e7f5      	b.n	8002cb2 <_printf_i+0x22e>
 8002cc6:	bf00      	nop
 8002cc8:	08004c0a 	.word	0x08004c0a
 8002ccc:	08004c1b 	.word	0x08004c1b

08002cd0 <_puts_r>:
 8002cd0:	b570      	push	{r4, r5, r6, lr}
 8002cd2:	460e      	mov	r6, r1
 8002cd4:	4605      	mov	r5, r0
 8002cd6:	b118      	cbz	r0, 8002ce0 <_puts_r+0x10>
 8002cd8:	6983      	ldr	r3, [r0, #24]
 8002cda:	b90b      	cbnz	r3, 8002ce0 <_puts_r+0x10>
 8002cdc:	f7ff fa08 	bl	80020f0 <__sinit>
 8002ce0:	69ab      	ldr	r3, [r5, #24]
 8002ce2:	68ac      	ldr	r4, [r5, #8]
 8002ce4:	b913      	cbnz	r3, 8002cec <_puts_r+0x1c>
 8002ce6:	4628      	mov	r0, r5
 8002ce8:	f7ff fa02 	bl	80020f0 <__sinit>
 8002cec:	4b2c      	ldr	r3, [pc, #176]	; (8002da0 <_puts_r+0xd0>)
 8002cee:	429c      	cmp	r4, r3
 8002cf0:	d120      	bne.n	8002d34 <_puts_r+0x64>
 8002cf2:	686c      	ldr	r4, [r5, #4]
 8002cf4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002cf6:	07db      	lsls	r3, r3, #31
 8002cf8:	d405      	bmi.n	8002d06 <_puts_r+0x36>
 8002cfa:	89a3      	ldrh	r3, [r4, #12]
 8002cfc:	0598      	lsls	r0, r3, #22
 8002cfe:	d402      	bmi.n	8002d06 <_puts_r+0x36>
 8002d00:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002d02:	f7ff fab8 	bl	8002276 <__retarget_lock_acquire_recursive>
 8002d06:	89a3      	ldrh	r3, [r4, #12]
 8002d08:	0719      	lsls	r1, r3, #28
 8002d0a:	d51d      	bpl.n	8002d48 <_puts_r+0x78>
 8002d0c:	6923      	ldr	r3, [r4, #16]
 8002d0e:	b1db      	cbz	r3, 8002d48 <_puts_r+0x78>
 8002d10:	3e01      	subs	r6, #1
 8002d12:	68a3      	ldr	r3, [r4, #8]
 8002d14:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8002d18:	3b01      	subs	r3, #1
 8002d1a:	60a3      	str	r3, [r4, #8]
 8002d1c:	bb39      	cbnz	r1, 8002d6e <_puts_r+0x9e>
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	da38      	bge.n	8002d94 <_puts_r+0xc4>
 8002d22:	4622      	mov	r2, r4
 8002d24:	210a      	movs	r1, #10
 8002d26:	4628      	mov	r0, r5
 8002d28:	f000 f96a 	bl	8003000 <__swbuf_r>
 8002d2c:	3001      	adds	r0, #1
 8002d2e:	d011      	beq.n	8002d54 <_puts_r+0x84>
 8002d30:	250a      	movs	r5, #10
 8002d32:	e011      	b.n	8002d58 <_puts_r+0x88>
 8002d34:	4b1b      	ldr	r3, [pc, #108]	; (8002da4 <_puts_r+0xd4>)
 8002d36:	429c      	cmp	r4, r3
 8002d38:	d101      	bne.n	8002d3e <_puts_r+0x6e>
 8002d3a:	68ac      	ldr	r4, [r5, #8]
 8002d3c:	e7da      	b.n	8002cf4 <_puts_r+0x24>
 8002d3e:	4b1a      	ldr	r3, [pc, #104]	; (8002da8 <_puts_r+0xd8>)
 8002d40:	429c      	cmp	r4, r3
 8002d42:	bf08      	it	eq
 8002d44:	68ec      	ldreq	r4, [r5, #12]
 8002d46:	e7d5      	b.n	8002cf4 <_puts_r+0x24>
 8002d48:	4621      	mov	r1, r4
 8002d4a:	4628      	mov	r0, r5
 8002d4c:	f000 f9aa 	bl	80030a4 <__swsetup_r>
 8002d50:	2800      	cmp	r0, #0
 8002d52:	d0dd      	beq.n	8002d10 <_puts_r+0x40>
 8002d54:	f04f 35ff 	mov.w	r5, #4294967295
 8002d58:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002d5a:	07da      	lsls	r2, r3, #31
 8002d5c:	d405      	bmi.n	8002d6a <_puts_r+0x9a>
 8002d5e:	89a3      	ldrh	r3, [r4, #12]
 8002d60:	059b      	lsls	r3, r3, #22
 8002d62:	d402      	bmi.n	8002d6a <_puts_r+0x9a>
 8002d64:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002d66:	f7ff fa87 	bl	8002278 <__retarget_lock_release_recursive>
 8002d6a:	4628      	mov	r0, r5
 8002d6c:	bd70      	pop	{r4, r5, r6, pc}
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	da04      	bge.n	8002d7c <_puts_r+0xac>
 8002d72:	69a2      	ldr	r2, [r4, #24]
 8002d74:	429a      	cmp	r2, r3
 8002d76:	dc06      	bgt.n	8002d86 <_puts_r+0xb6>
 8002d78:	290a      	cmp	r1, #10
 8002d7a:	d004      	beq.n	8002d86 <_puts_r+0xb6>
 8002d7c:	6823      	ldr	r3, [r4, #0]
 8002d7e:	1c5a      	adds	r2, r3, #1
 8002d80:	6022      	str	r2, [r4, #0]
 8002d82:	7019      	strb	r1, [r3, #0]
 8002d84:	e7c5      	b.n	8002d12 <_puts_r+0x42>
 8002d86:	4622      	mov	r2, r4
 8002d88:	4628      	mov	r0, r5
 8002d8a:	f000 f939 	bl	8003000 <__swbuf_r>
 8002d8e:	3001      	adds	r0, #1
 8002d90:	d1bf      	bne.n	8002d12 <_puts_r+0x42>
 8002d92:	e7df      	b.n	8002d54 <_puts_r+0x84>
 8002d94:	6823      	ldr	r3, [r4, #0]
 8002d96:	250a      	movs	r5, #10
 8002d98:	1c5a      	adds	r2, r3, #1
 8002d9a:	6022      	str	r2, [r4, #0]
 8002d9c:	701d      	strb	r5, [r3, #0]
 8002d9e:	e7db      	b.n	8002d58 <_puts_r+0x88>
 8002da0:	08004bb4 	.word	0x08004bb4
 8002da4:	08004bd4 	.word	0x08004bd4
 8002da8:	08004b94 	.word	0x08004b94

08002dac <puts>:
 8002dac:	4b02      	ldr	r3, [pc, #8]	; (8002db8 <puts+0xc>)
 8002dae:	4601      	mov	r1, r0
 8002db0:	6818      	ldr	r0, [r3, #0]
 8002db2:	f7ff bf8d 	b.w	8002cd0 <_puts_r>
 8002db6:	bf00      	nop
 8002db8:	2000002c 	.word	0x2000002c

08002dbc <_sbrk_r>:
 8002dbc:	b538      	push	{r3, r4, r5, lr}
 8002dbe:	4d06      	ldr	r5, [pc, #24]	; (8002dd8 <_sbrk_r+0x1c>)
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	4604      	mov	r4, r0
 8002dc4:	4608      	mov	r0, r1
 8002dc6:	602b      	str	r3, [r5, #0]
 8002dc8:	f001 fea4 	bl	8004b14 <_sbrk>
 8002dcc:	1c43      	adds	r3, r0, #1
 8002dce:	d102      	bne.n	8002dd6 <_sbrk_r+0x1a>
 8002dd0:	682b      	ldr	r3, [r5, #0]
 8002dd2:	b103      	cbz	r3, 8002dd6 <_sbrk_r+0x1a>
 8002dd4:	6023      	str	r3, [r4, #0]
 8002dd6:	bd38      	pop	{r3, r4, r5, pc}
 8002dd8:	20000338 	.word	0x20000338

08002ddc <setbuf>:
 8002ddc:	2900      	cmp	r1, #0
 8002dde:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002de2:	bf0c      	ite	eq
 8002de4:	2202      	moveq	r2, #2
 8002de6:	2200      	movne	r2, #0
 8002de8:	f000 b800 	b.w	8002dec <setvbuf>

08002dec <setvbuf>:
 8002dec:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8002df0:	461d      	mov	r5, r3
 8002df2:	4b5d      	ldr	r3, [pc, #372]	; (8002f68 <setvbuf+0x17c>)
 8002df4:	681f      	ldr	r7, [r3, #0]
 8002df6:	4604      	mov	r4, r0
 8002df8:	460e      	mov	r6, r1
 8002dfa:	4690      	mov	r8, r2
 8002dfc:	b127      	cbz	r7, 8002e08 <setvbuf+0x1c>
 8002dfe:	69bb      	ldr	r3, [r7, #24]
 8002e00:	b913      	cbnz	r3, 8002e08 <setvbuf+0x1c>
 8002e02:	4638      	mov	r0, r7
 8002e04:	f7ff f974 	bl	80020f0 <__sinit>
 8002e08:	4b58      	ldr	r3, [pc, #352]	; (8002f6c <setvbuf+0x180>)
 8002e0a:	429c      	cmp	r4, r3
 8002e0c:	d167      	bne.n	8002ede <setvbuf+0xf2>
 8002e0e:	687c      	ldr	r4, [r7, #4]
 8002e10:	f1b8 0f02 	cmp.w	r8, #2
 8002e14:	d006      	beq.n	8002e24 <setvbuf+0x38>
 8002e16:	f1b8 0f01 	cmp.w	r8, #1
 8002e1a:	f200 809f 	bhi.w	8002f5c <setvbuf+0x170>
 8002e1e:	2d00      	cmp	r5, #0
 8002e20:	f2c0 809c 	blt.w	8002f5c <setvbuf+0x170>
 8002e24:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002e26:	07db      	lsls	r3, r3, #31
 8002e28:	d405      	bmi.n	8002e36 <setvbuf+0x4a>
 8002e2a:	89a3      	ldrh	r3, [r4, #12]
 8002e2c:	0598      	lsls	r0, r3, #22
 8002e2e:	d402      	bmi.n	8002e36 <setvbuf+0x4a>
 8002e30:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002e32:	f7ff fa20 	bl	8002276 <__retarget_lock_acquire_recursive>
 8002e36:	4621      	mov	r1, r4
 8002e38:	4638      	mov	r0, r7
 8002e3a:	f7ff f8c5 	bl	8001fc8 <_fflush_r>
 8002e3e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002e40:	b141      	cbz	r1, 8002e54 <setvbuf+0x68>
 8002e42:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002e46:	4299      	cmp	r1, r3
 8002e48:	d002      	beq.n	8002e50 <setvbuf+0x64>
 8002e4a:	4638      	mov	r0, r7
 8002e4c:	f7ff fa2c 	bl	80022a8 <_free_r>
 8002e50:	2300      	movs	r3, #0
 8002e52:	6363      	str	r3, [r4, #52]	; 0x34
 8002e54:	2300      	movs	r3, #0
 8002e56:	61a3      	str	r3, [r4, #24]
 8002e58:	6063      	str	r3, [r4, #4]
 8002e5a:	89a3      	ldrh	r3, [r4, #12]
 8002e5c:	0619      	lsls	r1, r3, #24
 8002e5e:	d503      	bpl.n	8002e68 <setvbuf+0x7c>
 8002e60:	6921      	ldr	r1, [r4, #16]
 8002e62:	4638      	mov	r0, r7
 8002e64:	f7ff fa20 	bl	80022a8 <_free_r>
 8002e68:	89a3      	ldrh	r3, [r4, #12]
 8002e6a:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8002e6e:	f023 0303 	bic.w	r3, r3, #3
 8002e72:	f1b8 0f02 	cmp.w	r8, #2
 8002e76:	81a3      	strh	r3, [r4, #12]
 8002e78:	d06c      	beq.n	8002f54 <setvbuf+0x168>
 8002e7a:	ab01      	add	r3, sp, #4
 8002e7c:	466a      	mov	r2, sp
 8002e7e:	4621      	mov	r1, r4
 8002e80:	4638      	mov	r0, r7
 8002e82:	f001 f81b 	bl	8003ebc <__swhatbuf_r>
 8002e86:	89a3      	ldrh	r3, [r4, #12]
 8002e88:	4318      	orrs	r0, r3
 8002e8a:	81a0      	strh	r0, [r4, #12]
 8002e8c:	2d00      	cmp	r5, #0
 8002e8e:	d130      	bne.n	8002ef2 <setvbuf+0x106>
 8002e90:	9d00      	ldr	r5, [sp, #0]
 8002e92:	4628      	mov	r0, r5
 8002e94:	f001 f876 	bl	8003f84 <malloc>
 8002e98:	4606      	mov	r6, r0
 8002e9a:	2800      	cmp	r0, #0
 8002e9c:	d155      	bne.n	8002f4a <setvbuf+0x15e>
 8002e9e:	f8dd 9000 	ldr.w	r9, [sp]
 8002ea2:	45a9      	cmp	r9, r5
 8002ea4:	d14a      	bne.n	8002f3c <setvbuf+0x150>
 8002ea6:	f04f 35ff 	mov.w	r5, #4294967295
 8002eaa:	2200      	movs	r2, #0
 8002eac:	60a2      	str	r2, [r4, #8]
 8002eae:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8002eb2:	6022      	str	r2, [r4, #0]
 8002eb4:	6122      	str	r2, [r4, #16]
 8002eb6:	2201      	movs	r2, #1
 8002eb8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002ebc:	6162      	str	r2, [r4, #20]
 8002ebe:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002ec0:	f043 0302 	orr.w	r3, r3, #2
 8002ec4:	07d2      	lsls	r2, r2, #31
 8002ec6:	81a3      	strh	r3, [r4, #12]
 8002ec8:	d405      	bmi.n	8002ed6 <setvbuf+0xea>
 8002eca:	f413 7f00 	tst.w	r3, #512	; 0x200
 8002ece:	d102      	bne.n	8002ed6 <setvbuf+0xea>
 8002ed0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002ed2:	f7ff f9d1 	bl	8002278 <__retarget_lock_release_recursive>
 8002ed6:	4628      	mov	r0, r5
 8002ed8:	b003      	add	sp, #12
 8002eda:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002ede:	4b24      	ldr	r3, [pc, #144]	; (8002f70 <setvbuf+0x184>)
 8002ee0:	429c      	cmp	r4, r3
 8002ee2:	d101      	bne.n	8002ee8 <setvbuf+0xfc>
 8002ee4:	68bc      	ldr	r4, [r7, #8]
 8002ee6:	e793      	b.n	8002e10 <setvbuf+0x24>
 8002ee8:	4b22      	ldr	r3, [pc, #136]	; (8002f74 <setvbuf+0x188>)
 8002eea:	429c      	cmp	r4, r3
 8002eec:	bf08      	it	eq
 8002eee:	68fc      	ldreq	r4, [r7, #12]
 8002ef0:	e78e      	b.n	8002e10 <setvbuf+0x24>
 8002ef2:	2e00      	cmp	r6, #0
 8002ef4:	d0cd      	beq.n	8002e92 <setvbuf+0xa6>
 8002ef6:	69bb      	ldr	r3, [r7, #24]
 8002ef8:	b913      	cbnz	r3, 8002f00 <setvbuf+0x114>
 8002efa:	4638      	mov	r0, r7
 8002efc:	f7ff f8f8 	bl	80020f0 <__sinit>
 8002f00:	f1b8 0f01 	cmp.w	r8, #1
 8002f04:	bf08      	it	eq
 8002f06:	89a3      	ldrheq	r3, [r4, #12]
 8002f08:	6026      	str	r6, [r4, #0]
 8002f0a:	bf04      	itt	eq
 8002f0c:	f043 0301 	orreq.w	r3, r3, #1
 8002f10:	81a3      	strheq	r3, [r4, #12]
 8002f12:	89a2      	ldrh	r2, [r4, #12]
 8002f14:	f012 0308 	ands.w	r3, r2, #8
 8002f18:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8002f1c:	d01c      	beq.n	8002f58 <setvbuf+0x16c>
 8002f1e:	07d3      	lsls	r3, r2, #31
 8002f20:	bf41      	itttt	mi
 8002f22:	2300      	movmi	r3, #0
 8002f24:	426d      	negmi	r5, r5
 8002f26:	60a3      	strmi	r3, [r4, #8]
 8002f28:	61a5      	strmi	r5, [r4, #24]
 8002f2a:	bf58      	it	pl
 8002f2c:	60a5      	strpl	r5, [r4, #8]
 8002f2e:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8002f30:	f015 0501 	ands.w	r5, r5, #1
 8002f34:	d115      	bne.n	8002f62 <setvbuf+0x176>
 8002f36:	f412 7f00 	tst.w	r2, #512	; 0x200
 8002f3a:	e7c8      	b.n	8002ece <setvbuf+0xe2>
 8002f3c:	4648      	mov	r0, r9
 8002f3e:	f001 f821 	bl	8003f84 <malloc>
 8002f42:	4606      	mov	r6, r0
 8002f44:	2800      	cmp	r0, #0
 8002f46:	d0ae      	beq.n	8002ea6 <setvbuf+0xba>
 8002f48:	464d      	mov	r5, r9
 8002f4a:	89a3      	ldrh	r3, [r4, #12]
 8002f4c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002f50:	81a3      	strh	r3, [r4, #12]
 8002f52:	e7d0      	b.n	8002ef6 <setvbuf+0x10a>
 8002f54:	2500      	movs	r5, #0
 8002f56:	e7a8      	b.n	8002eaa <setvbuf+0xbe>
 8002f58:	60a3      	str	r3, [r4, #8]
 8002f5a:	e7e8      	b.n	8002f2e <setvbuf+0x142>
 8002f5c:	f04f 35ff 	mov.w	r5, #4294967295
 8002f60:	e7b9      	b.n	8002ed6 <setvbuf+0xea>
 8002f62:	2500      	movs	r5, #0
 8002f64:	e7b7      	b.n	8002ed6 <setvbuf+0xea>
 8002f66:	bf00      	nop
 8002f68:	2000002c 	.word	0x2000002c
 8002f6c:	08004bb4 	.word	0x08004bb4
 8002f70:	08004bd4 	.word	0x08004bd4
 8002f74:	08004b94 	.word	0x08004b94

08002f78 <__sread>:
 8002f78:	b510      	push	{r4, lr}
 8002f7a:	460c      	mov	r4, r1
 8002f7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f80:	f001 fcfa 	bl	8004978 <_read_r>
 8002f84:	2800      	cmp	r0, #0
 8002f86:	bfab      	itete	ge
 8002f88:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002f8a:	89a3      	ldrhlt	r3, [r4, #12]
 8002f8c:	181b      	addge	r3, r3, r0
 8002f8e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002f92:	bfac      	ite	ge
 8002f94:	6563      	strge	r3, [r4, #84]	; 0x54
 8002f96:	81a3      	strhlt	r3, [r4, #12]
 8002f98:	bd10      	pop	{r4, pc}

08002f9a <__swrite>:
 8002f9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002f9e:	461f      	mov	r7, r3
 8002fa0:	898b      	ldrh	r3, [r1, #12]
 8002fa2:	05db      	lsls	r3, r3, #23
 8002fa4:	4605      	mov	r5, r0
 8002fa6:	460c      	mov	r4, r1
 8002fa8:	4616      	mov	r6, r2
 8002faa:	d505      	bpl.n	8002fb8 <__swrite+0x1e>
 8002fac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002fb0:	2302      	movs	r3, #2
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	f000 ff70 	bl	8003e98 <_lseek_r>
 8002fb8:	89a3      	ldrh	r3, [r4, #12]
 8002fba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002fbe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002fc2:	81a3      	strh	r3, [r4, #12]
 8002fc4:	4632      	mov	r2, r6
 8002fc6:	463b      	mov	r3, r7
 8002fc8:	4628      	mov	r0, r5
 8002fca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002fce:	f7fe ba59 	b.w	8001484 <_write_r>

08002fd2 <__sseek>:
 8002fd2:	b510      	push	{r4, lr}
 8002fd4:	460c      	mov	r4, r1
 8002fd6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002fda:	f000 ff5d 	bl	8003e98 <_lseek_r>
 8002fde:	1c43      	adds	r3, r0, #1
 8002fe0:	89a3      	ldrh	r3, [r4, #12]
 8002fe2:	bf15      	itete	ne
 8002fe4:	6560      	strne	r0, [r4, #84]	; 0x54
 8002fe6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002fea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8002fee:	81a3      	strheq	r3, [r4, #12]
 8002ff0:	bf18      	it	ne
 8002ff2:	81a3      	strhne	r3, [r4, #12]
 8002ff4:	bd10      	pop	{r4, pc}

08002ff6 <__sclose>:
 8002ff6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002ffa:	f000 b8c1 	b.w	8003180 <_close_r>
	...

08003000 <__swbuf_r>:
 8003000:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003002:	460e      	mov	r6, r1
 8003004:	4614      	mov	r4, r2
 8003006:	4605      	mov	r5, r0
 8003008:	b118      	cbz	r0, 8003012 <__swbuf_r+0x12>
 800300a:	6983      	ldr	r3, [r0, #24]
 800300c:	b90b      	cbnz	r3, 8003012 <__swbuf_r+0x12>
 800300e:	f7ff f86f 	bl	80020f0 <__sinit>
 8003012:	4b21      	ldr	r3, [pc, #132]	; (8003098 <__swbuf_r+0x98>)
 8003014:	429c      	cmp	r4, r3
 8003016:	d12b      	bne.n	8003070 <__swbuf_r+0x70>
 8003018:	686c      	ldr	r4, [r5, #4]
 800301a:	69a3      	ldr	r3, [r4, #24]
 800301c:	60a3      	str	r3, [r4, #8]
 800301e:	89a3      	ldrh	r3, [r4, #12]
 8003020:	071a      	lsls	r2, r3, #28
 8003022:	d52f      	bpl.n	8003084 <__swbuf_r+0x84>
 8003024:	6923      	ldr	r3, [r4, #16]
 8003026:	b36b      	cbz	r3, 8003084 <__swbuf_r+0x84>
 8003028:	6923      	ldr	r3, [r4, #16]
 800302a:	6820      	ldr	r0, [r4, #0]
 800302c:	1ac0      	subs	r0, r0, r3
 800302e:	6963      	ldr	r3, [r4, #20]
 8003030:	b2f6      	uxtb	r6, r6
 8003032:	4283      	cmp	r3, r0
 8003034:	4637      	mov	r7, r6
 8003036:	dc04      	bgt.n	8003042 <__swbuf_r+0x42>
 8003038:	4621      	mov	r1, r4
 800303a:	4628      	mov	r0, r5
 800303c:	f7fe ffc4 	bl	8001fc8 <_fflush_r>
 8003040:	bb30      	cbnz	r0, 8003090 <__swbuf_r+0x90>
 8003042:	68a3      	ldr	r3, [r4, #8]
 8003044:	3b01      	subs	r3, #1
 8003046:	60a3      	str	r3, [r4, #8]
 8003048:	6823      	ldr	r3, [r4, #0]
 800304a:	1c5a      	adds	r2, r3, #1
 800304c:	6022      	str	r2, [r4, #0]
 800304e:	701e      	strb	r6, [r3, #0]
 8003050:	6963      	ldr	r3, [r4, #20]
 8003052:	3001      	adds	r0, #1
 8003054:	4283      	cmp	r3, r0
 8003056:	d004      	beq.n	8003062 <__swbuf_r+0x62>
 8003058:	89a3      	ldrh	r3, [r4, #12]
 800305a:	07db      	lsls	r3, r3, #31
 800305c:	d506      	bpl.n	800306c <__swbuf_r+0x6c>
 800305e:	2e0a      	cmp	r6, #10
 8003060:	d104      	bne.n	800306c <__swbuf_r+0x6c>
 8003062:	4621      	mov	r1, r4
 8003064:	4628      	mov	r0, r5
 8003066:	f7fe ffaf 	bl	8001fc8 <_fflush_r>
 800306a:	b988      	cbnz	r0, 8003090 <__swbuf_r+0x90>
 800306c:	4638      	mov	r0, r7
 800306e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003070:	4b0a      	ldr	r3, [pc, #40]	; (800309c <__swbuf_r+0x9c>)
 8003072:	429c      	cmp	r4, r3
 8003074:	d101      	bne.n	800307a <__swbuf_r+0x7a>
 8003076:	68ac      	ldr	r4, [r5, #8]
 8003078:	e7cf      	b.n	800301a <__swbuf_r+0x1a>
 800307a:	4b09      	ldr	r3, [pc, #36]	; (80030a0 <__swbuf_r+0xa0>)
 800307c:	429c      	cmp	r4, r3
 800307e:	bf08      	it	eq
 8003080:	68ec      	ldreq	r4, [r5, #12]
 8003082:	e7ca      	b.n	800301a <__swbuf_r+0x1a>
 8003084:	4621      	mov	r1, r4
 8003086:	4628      	mov	r0, r5
 8003088:	f000 f80c 	bl	80030a4 <__swsetup_r>
 800308c:	2800      	cmp	r0, #0
 800308e:	d0cb      	beq.n	8003028 <__swbuf_r+0x28>
 8003090:	f04f 37ff 	mov.w	r7, #4294967295
 8003094:	e7ea      	b.n	800306c <__swbuf_r+0x6c>
 8003096:	bf00      	nop
 8003098:	08004bb4 	.word	0x08004bb4
 800309c:	08004bd4 	.word	0x08004bd4
 80030a0:	08004b94 	.word	0x08004b94

080030a4 <__swsetup_r>:
 80030a4:	4b32      	ldr	r3, [pc, #200]	; (8003170 <__swsetup_r+0xcc>)
 80030a6:	b570      	push	{r4, r5, r6, lr}
 80030a8:	681d      	ldr	r5, [r3, #0]
 80030aa:	4606      	mov	r6, r0
 80030ac:	460c      	mov	r4, r1
 80030ae:	b125      	cbz	r5, 80030ba <__swsetup_r+0x16>
 80030b0:	69ab      	ldr	r3, [r5, #24]
 80030b2:	b913      	cbnz	r3, 80030ba <__swsetup_r+0x16>
 80030b4:	4628      	mov	r0, r5
 80030b6:	f7ff f81b 	bl	80020f0 <__sinit>
 80030ba:	4b2e      	ldr	r3, [pc, #184]	; (8003174 <__swsetup_r+0xd0>)
 80030bc:	429c      	cmp	r4, r3
 80030be:	d10f      	bne.n	80030e0 <__swsetup_r+0x3c>
 80030c0:	686c      	ldr	r4, [r5, #4]
 80030c2:	89a3      	ldrh	r3, [r4, #12]
 80030c4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80030c8:	0719      	lsls	r1, r3, #28
 80030ca:	d42c      	bmi.n	8003126 <__swsetup_r+0x82>
 80030cc:	06dd      	lsls	r5, r3, #27
 80030ce:	d411      	bmi.n	80030f4 <__swsetup_r+0x50>
 80030d0:	2309      	movs	r3, #9
 80030d2:	6033      	str	r3, [r6, #0]
 80030d4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80030d8:	81a3      	strh	r3, [r4, #12]
 80030da:	f04f 30ff 	mov.w	r0, #4294967295
 80030de:	e03e      	b.n	800315e <__swsetup_r+0xba>
 80030e0:	4b25      	ldr	r3, [pc, #148]	; (8003178 <__swsetup_r+0xd4>)
 80030e2:	429c      	cmp	r4, r3
 80030e4:	d101      	bne.n	80030ea <__swsetup_r+0x46>
 80030e6:	68ac      	ldr	r4, [r5, #8]
 80030e8:	e7eb      	b.n	80030c2 <__swsetup_r+0x1e>
 80030ea:	4b24      	ldr	r3, [pc, #144]	; (800317c <__swsetup_r+0xd8>)
 80030ec:	429c      	cmp	r4, r3
 80030ee:	bf08      	it	eq
 80030f0:	68ec      	ldreq	r4, [r5, #12]
 80030f2:	e7e6      	b.n	80030c2 <__swsetup_r+0x1e>
 80030f4:	0758      	lsls	r0, r3, #29
 80030f6:	d512      	bpl.n	800311e <__swsetup_r+0x7a>
 80030f8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80030fa:	b141      	cbz	r1, 800310e <__swsetup_r+0x6a>
 80030fc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003100:	4299      	cmp	r1, r3
 8003102:	d002      	beq.n	800310a <__swsetup_r+0x66>
 8003104:	4630      	mov	r0, r6
 8003106:	f7ff f8cf 	bl	80022a8 <_free_r>
 800310a:	2300      	movs	r3, #0
 800310c:	6363      	str	r3, [r4, #52]	; 0x34
 800310e:	89a3      	ldrh	r3, [r4, #12]
 8003110:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003114:	81a3      	strh	r3, [r4, #12]
 8003116:	2300      	movs	r3, #0
 8003118:	6063      	str	r3, [r4, #4]
 800311a:	6923      	ldr	r3, [r4, #16]
 800311c:	6023      	str	r3, [r4, #0]
 800311e:	89a3      	ldrh	r3, [r4, #12]
 8003120:	f043 0308 	orr.w	r3, r3, #8
 8003124:	81a3      	strh	r3, [r4, #12]
 8003126:	6923      	ldr	r3, [r4, #16]
 8003128:	b94b      	cbnz	r3, 800313e <__swsetup_r+0x9a>
 800312a:	89a3      	ldrh	r3, [r4, #12]
 800312c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003130:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003134:	d003      	beq.n	800313e <__swsetup_r+0x9a>
 8003136:	4621      	mov	r1, r4
 8003138:	4630      	mov	r0, r6
 800313a:	f000 fee3 	bl	8003f04 <__smakebuf_r>
 800313e:	89a0      	ldrh	r0, [r4, #12]
 8003140:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003144:	f010 0301 	ands.w	r3, r0, #1
 8003148:	d00a      	beq.n	8003160 <__swsetup_r+0xbc>
 800314a:	2300      	movs	r3, #0
 800314c:	60a3      	str	r3, [r4, #8]
 800314e:	6963      	ldr	r3, [r4, #20]
 8003150:	425b      	negs	r3, r3
 8003152:	61a3      	str	r3, [r4, #24]
 8003154:	6923      	ldr	r3, [r4, #16]
 8003156:	b943      	cbnz	r3, 800316a <__swsetup_r+0xc6>
 8003158:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800315c:	d1ba      	bne.n	80030d4 <__swsetup_r+0x30>
 800315e:	bd70      	pop	{r4, r5, r6, pc}
 8003160:	0781      	lsls	r1, r0, #30
 8003162:	bf58      	it	pl
 8003164:	6963      	ldrpl	r3, [r4, #20]
 8003166:	60a3      	str	r3, [r4, #8]
 8003168:	e7f4      	b.n	8003154 <__swsetup_r+0xb0>
 800316a:	2000      	movs	r0, #0
 800316c:	e7f7      	b.n	800315e <__swsetup_r+0xba>
 800316e:	bf00      	nop
 8003170:	2000002c 	.word	0x2000002c
 8003174:	08004bb4 	.word	0x08004bb4
 8003178:	08004bd4 	.word	0x08004bd4
 800317c:	08004b94 	.word	0x08004b94

08003180 <_close_r>:
 8003180:	b538      	push	{r3, r4, r5, lr}
 8003182:	4d06      	ldr	r5, [pc, #24]	; (800319c <_close_r+0x1c>)
 8003184:	2300      	movs	r3, #0
 8003186:	4604      	mov	r4, r0
 8003188:	4608      	mov	r0, r1
 800318a:	602b      	str	r3, [r5, #0]
 800318c:	f7fe fd49 	bl	8001c22 <_close>
 8003190:	1c43      	adds	r3, r0, #1
 8003192:	d102      	bne.n	800319a <_close_r+0x1a>
 8003194:	682b      	ldr	r3, [r5, #0]
 8003196:	b103      	cbz	r3, 800319a <_close_r+0x1a>
 8003198:	6023      	str	r3, [r4, #0]
 800319a:	bd38      	pop	{r3, r4, r5, pc}
 800319c:	20000338 	.word	0x20000338

080031a0 <quorem>:
 80031a0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80031a4:	6903      	ldr	r3, [r0, #16]
 80031a6:	690c      	ldr	r4, [r1, #16]
 80031a8:	42a3      	cmp	r3, r4
 80031aa:	4607      	mov	r7, r0
 80031ac:	f2c0 8081 	blt.w	80032b2 <quorem+0x112>
 80031b0:	3c01      	subs	r4, #1
 80031b2:	f101 0814 	add.w	r8, r1, #20
 80031b6:	f100 0514 	add.w	r5, r0, #20
 80031ba:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80031be:	9301      	str	r3, [sp, #4]
 80031c0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80031c4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80031c8:	3301      	adds	r3, #1
 80031ca:	429a      	cmp	r2, r3
 80031cc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80031d0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80031d4:	fbb2 f6f3 	udiv	r6, r2, r3
 80031d8:	d331      	bcc.n	800323e <quorem+0x9e>
 80031da:	f04f 0e00 	mov.w	lr, #0
 80031de:	4640      	mov	r0, r8
 80031e0:	46ac      	mov	ip, r5
 80031e2:	46f2      	mov	sl, lr
 80031e4:	f850 2b04 	ldr.w	r2, [r0], #4
 80031e8:	b293      	uxth	r3, r2
 80031ea:	fb06 e303 	mla	r3, r6, r3, lr
 80031ee:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80031f2:	b29b      	uxth	r3, r3
 80031f4:	ebaa 0303 	sub.w	r3, sl, r3
 80031f8:	0c12      	lsrs	r2, r2, #16
 80031fa:	f8dc a000 	ldr.w	sl, [ip]
 80031fe:	fb06 e202 	mla	r2, r6, r2, lr
 8003202:	fa13 f38a 	uxtah	r3, r3, sl
 8003206:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800320a:	fa1f fa82 	uxth.w	sl, r2
 800320e:	f8dc 2000 	ldr.w	r2, [ip]
 8003212:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8003216:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800321a:	b29b      	uxth	r3, r3
 800321c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003220:	4581      	cmp	r9, r0
 8003222:	f84c 3b04 	str.w	r3, [ip], #4
 8003226:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800322a:	d2db      	bcs.n	80031e4 <quorem+0x44>
 800322c:	f855 300b 	ldr.w	r3, [r5, fp]
 8003230:	b92b      	cbnz	r3, 800323e <quorem+0x9e>
 8003232:	9b01      	ldr	r3, [sp, #4]
 8003234:	3b04      	subs	r3, #4
 8003236:	429d      	cmp	r5, r3
 8003238:	461a      	mov	r2, r3
 800323a:	d32e      	bcc.n	800329a <quorem+0xfa>
 800323c:	613c      	str	r4, [r7, #16]
 800323e:	4638      	mov	r0, r7
 8003240:	f001 f932 	bl	80044a8 <__mcmp>
 8003244:	2800      	cmp	r0, #0
 8003246:	db24      	blt.n	8003292 <quorem+0xf2>
 8003248:	3601      	adds	r6, #1
 800324a:	4628      	mov	r0, r5
 800324c:	f04f 0c00 	mov.w	ip, #0
 8003250:	f858 2b04 	ldr.w	r2, [r8], #4
 8003254:	f8d0 e000 	ldr.w	lr, [r0]
 8003258:	b293      	uxth	r3, r2
 800325a:	ebac 0303 	sub.w	r3, ip, r3
 800325e:	0c12      	lsrs	r2, r2, #16
 8003260:	fa13 f38e 	uxtah	r3, r3, lr
 8003264:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8003268:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800326c:	b29b      	uxth	r3, r3
 800326e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003272:	45c1      	cmp	r9, r8
 8003274:	f840 3b04 	str.w	r3, [r0], #4
 8003278:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800327c:	d2e8      	bcs.n	8003250 <quorem+0xb0>
 800327e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003282:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003286:	b922      	cbnz	r2, 8003292 <quorem+0xf2>
 8003288:	3b04      	subs	r3, #4
 800328a:	429d      	cmp	r5, r3
 800328c:	461a      	mov	r2, r3
 800328e:	d30a      	bcc.n	80032a6 <quorem+0x106>
 8003290:	613c      	str	r4, [r7, #16]
 8003292:	4630      	mov	r0, r6
 8003294:	b003      	add	sp, #12
 8003296:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800329a:	6812      	ldr	r2, [r2, #0]
 800329c:	3b04      	subs	r3, #4
 800329e:	2a00      	cmp	r2, #0
 80032a0:	d1cc      	bne.n	800323c <quorem+0x9c>
 80032a2:	3c01      	subs	r4, #1
 80032a4:	e7c7      	b.n	8003236 <quorem+0x96>
 80032a6:	6812      	ldr	r2, [r2, #0]
 80032a8:	3b04      	subs	r3, #4
 80032aa:	2a00      	cmp	r2, #0
 80032ac:	d1f0      	bne.n	8003290 <quorem+0xf0>
 80032ae:	3c01      	subs	r4, #1
 80032b0:	e7eb      	b.n	800328a <quorem+0xea>
 80032b2:	2000      	movs	r0, #0
 80032b4:	e7ee      	b.n	8003294 <quorem+0xf4>
	...

080032b8 <_dtoa_r>:
 80032b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80032bc:	ed2d 8b02 	vpush	{d8}
 80032c0:	ec57 6b10 	vmov	r6, r7, d0
 80032c4:	b095      	sub	sp, #84	; 0x54
 80032c6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80032c8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80032cc:	9105      	str	r1, [sp, #20]
 80032ce:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80032d2:	4604      	mov	r4, r0
 80032d4:	9209      	str	r2, [sp, #36]	; 0x24
 80032d6:	930f      	str	r3, [sp, #60]	; 0x3c
 80032d8:	b975      	cbnz	r5, 80032f8 <_dtoa_r+0x40>
 80032da:	2010      	movs	r0, #16
 80032dc:	f000 fe52 	bl	8003f84 <malloc>
 80032e0:	4602      	mov	r2, r0
 80032e2:	6260      	str	r0, [r4, #36]	; 0x24
 80032e4:	b920      	cbnz	r0, 80032f0 <_dtoa_r+0x38>
 80032e6:	4bb2      	ldr	r3, [pc, #712]	; (80035b0 <_dtoa_r+0x2f8>)
 80032e8:	21ea      	movs	r1, #234	; 0xea
 80032ea:	48b2      	ldr	r0, [pc, #712]	; (80035b4 <_dtoa_r+0x2fc>)
 80032ec:	f001 fb56 	bl	800499c <__assert_func>
 80032f0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80032f4:	6005      	str	r5, [r0, #0]
 80032f6:	60c5      	str	r5, [r0, #12]
 80032f8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80032fa:	6819      	ldr	r1, [r3, #0]
 80032fc:	b151      	cbz	r1, 8003314 <_dtoa_r+0x5c>
 80032fe:	685a      	ldr	r2, [r3, #4]
 8003300:	604a      	str	r2, [r1, #4]
 8003302:	2301      	movs	r3, #1
 8003304:	4093      	lsls	r3, r2
 8003306:	608b      	str	r3, [r1, #8]
 8003308:	4620      	mov	r0, r4
 800330a:	f000 fe8f 	bl	800402c <_Bfree>
 800330e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003310:	2200      	movs	r2, #0
 8003312:	601a      	str	r2, [r3, #0]
 8003314:	1e3b      	subs	r3, r7, #0
 8003316:	bfb9      	ittee	lt
 8003318:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800331c:	9303      	strlt	r3, [sp, #12]
 800331e:	2300      	movge	r3, #0
 8003320:	f8c8 3000 	strge.w	r3, [r8]
 8003324:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8003328:	4ba3      	ldr	r3, [pc, #652]	; (80035b8 <_dtoa_r+0x300>)
 800332a:	bfbc      	itt	lt
 800332c:	2201      	movlt	r2, #1
 800332e:	f8c8 2000 	strlt.w	r2, [r8]
 8003332:	ea33 0309 	bics.w	r3, r3, r9
 8003336:	d11b      	bne.n	8003370 <_dtoa_r+0xb8>
 8003338:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800333a:	f242 730f 	movw	r3, #9999	; 0x270f
 800333e:	6013      	str	r3, [r2, #0]
 8003340:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8003344:	4333      	orrs	r3, r6
 8003346:	f000 857a 	beq.w	8003e3e <_dtoa_r+0xb86>
 800334a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800334c:	b963      	cbnz	r3, 8003368 <_dtoa_r+0xb0>
 800334e:	4b9b      	ldr	r3, [pc, #620]	; (80035bc <_dtoa_r+0x304>)
 8003350:	e024      	b.n	800339c <_dtoa_r+0xe4>
 8003352:	4b9b      	ldr	r3, [pc, #620]	; (80035c0 <_dtoa_r+0x308>)
 8003354:	9300      	str	r3, [sp, #0]
 8003356:	3308      	adds	r3, #8
 8003358:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800335a:	6013      	str	r3, [r2, #0]
 800335c:	9800      	ldr	r0, [sp, #0]
 800335e:	b015      	add	sp, #84	; 0x54
 8003360:	ecbd 8b02 	vpop	{d8}
 8003364:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003368:	4b94      	ldr	r3, [pc, #592]	; (80035bc <_dtoa_r+0x304>)
 800336a:	9300      	str	r3, [sp, #0]
 800336c:	3303      	adds	r3, #3
 800336e:	e7f3      	b.n	8003358 <_dtoa_r+0xa0>
 8003370:	ed9d 7b02 	vldr	d7, [sp, #8]
 8003374:	2200      	movs	r2, #0
 8003376:	ec51 0b17 	vmov	r0, r1, d7
 800337a:	2300      	movs	r3, #0
 800337c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8003380:	f7fd fba2 	bl	8000ac8 <__aeabi_dcmpeq>
 8003384:	4680      	mov	r8, r0
 8003386:	b158      	cbz	r0, 80033a0 <_dtoa_r+0xe8>
 8003388:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800338a:	2301      	movs	r3, #1
 800338c:	6013      	str	r3, [r2, #0]
 800338e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003390:	2b00      	cmp	r3, #0
 8003392:	f000 8551 	beq.w	8003e38 <_dtoa_r+0xb80>
 8003396:	488b      	ldr	r0, [pc, #556]	; (80035c4 <_dtoa_r+0x30c>)
 8003398:	6018      	str	r0, [r3, #0]
 800339a:	1e43      	subs	r3, r0, #1
 800339c:	9300      	str	r3, [sp, #0]
 800339e:	e7dd      	b.n	800335c <_dtoa_r+0xa4>
 80033a0:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80033a4:	aa12      	add	r2, sp, #72	; 0x48
 80033a6:	a913      	add	r1, sp, #76	; 0x4c
 80033a8:	4620      	mov	r0, r4
 80033aa:	f001 f921 	bl	80045f0 <__d2b>
 80033ae:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80033b2:	4683      	mov	fp, r0
 80033b4:	2d00      	cmp	r5, #0
 80033b6:	d07c      	beq.n	80034b2 <_dtoa_r+0x1fa>
 80033b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80033ba:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 80033be:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80033c2:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 80033c6:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80033ca:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80033ce:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80033d2:	4b7d      	ldr	r3, [pc, #500]	; (80035c8 <_dtoa_r+0x310>)
 80033d4:	2200      	movs	r2, #0
 80033d6:	4630      	mov	r0, r6
 80033d8:	4639      	mov	r1, r7
 80033da:	f7fc ff55 	bl	8000288 <__aeabi_dsub>
 80033de:	a36e      	add	r3, pc, #440	; (adr r3, 8003598 <_dtoa_r+0x2e0>)
 80033e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033e4:	f7fd f908 	bl	80005f8 <__aeabi_dmul>
 80033e8:	a36d      	add	r3, pc, #436	; (adr r3, 80035a0 <_dtoa_r+0x2e8>)
 80033ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033ee:	f7fc ff4d 	bl	800028c <__adddf3>
 80033f2:	4606      	mov	r6, r0
 80033f4:	4628      	mov	r0, r5
 80033f6:	460f      	mov	r7, r1
 80033f8:	f7fd f894 	bl	8000524 <__aeabi_i2d>
 80033fc:	a36a      	add	r3, pc, #424	; (adr r3, 80035a8 <_dtoa_r+0x2f0>)
 80033fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003402:	f7fd f8f9 	bl	80005f8 <__aeabi_dmul>
 8003406:	4602      	mov	r2, r0
 8003408:	460b      	mov	r3, r1
 800340a:	4630      	mov	r0, r6
 800340c:	4639      	mov	r1, r7
 800340e:	f7fc ff3d 	bl	800028c <__adddf3>
 8003412:	4606      	mov	r6, r0
 8003414:	460f      	mov	r7, r1
 8003416:	f7fd fb9f 	bl	8000b58 <__aeabi_d2iz>
 800341a:	2200      	movs	r2, #0
 800341c:	4682      	mov	sl, r0
 800341e:	2300      	movs	r3, #0
 8003420:	4630      	mov	r0, r6
 8003422:	4639      	mov	r1, r7
 8003424:	f7fd fb5a 	bl	8000adc <__aeabi_dcmplt>
 8003428:	b148      	cbz	r0, 800343e <_dtoa_r+0x186>
 800342a:	4650      	mov	r0, sl
 800342c:	f7fd f87a 	bl	8000524 <__aeabi_i2d>
 8003430:	4632      	mov	r2, r6
 8003432:	463b      	mov	r3, r7
 8003434:	f7fd fb48 	bl	8000ac8 <__aeabi_dcmpeq>
 8003438:	b908      	cbnz	r0, 800343e <_dtoa_r+0x186>
 800343a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800343e:	f1ba 0f16 	cmp.w	sl, #22
 8003442:	d854      	bhi.n	80034ee <_dtoa_r+0x236>
 8003444:	4b61      	ldr	r3, [pc, #388]	; (80035cc <_dtoa_r+0x314>)
 8003446:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800344a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800344e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8003452:	f7fd fb43 	bl	8000adc <__aeabi_dcmplt>
 8003456:	2800      	cmp	r0, #0
 8003458:	d04b      	beq.n	80034f2 <_dtoa_r+0x23a>
 800345a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800345e:	2300      	movs	r3, #0
 8003460:	930e      	str	r3, [sp, #56]	; 0x38
 8003462:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003464:	1b5d      	subs	r5, r3, r5
 8003466:	1e6b      	subs	r3, r5, #1
 8003468:	9304      	str	r3, [sp, #16]
 800346a:	bf43      	ittte	mi
 800346c:	2300      	movmi	r3, #0
 800346e:	f1c5 0801 	rsbmi	r8, r5, #1
 8003472:	9304      	strmi	r3, [sp, #16]
 8003474:	f04f 0800 	movpl.w	r8, #0
 8003478:	f1ba 0f00 	cmp.w	sl, #0
 800347c:	db3b      	blt.n	80034f6 <_dtoa_r+0x23e>
 800347e:	9b04      	ldr	r3, [sp, #16]
 8003480:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8003484:	4453      	add	r3, sl
 8003486:	9304      	str	r3, [sp, #16]
 8003488:	2300      	movs	r3, #0
 800348a:	9306      	str	r3, [sp, #24]
 800348c:	9b05      	ldr	r3, [sp, #20]
 800348e:	2b09      	cmp	r3, #9
 8003490:	d869      	bhi.n	8003566 <_dtoa_r+0x2ae>
 8003492:	2b05      	cmp	r3, #5
 8003494:	bfc4      	itt	gt
 8003496:	3b04      	subgt	r3, #4
 8003498:	9305      	strgt	r3, [sp, #20]
 800349a:	9b05      	ldr	r3, [sp, #20]
 800349c:	f1a3 0302 	sub.w	r3, r3, #2
 80034a0:	bfcc      	ite	gt
 80034a2:	2500      	movgt	r5, #0
 80034a4:	2501      	movle	r5, #1
 80034a6:	2b03      	cmp	r3, #3
 80034a8:	d869      	bhi.n	800357e <_dtoa_r+0x2c6>
 80034aa:	e8df f003 	tbb	[pc, r3]
 80034ae:	4e2c      	.short	0x4e2c
 80034b0:	5a4c      	.short	0x5a4c
 80034b2:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 80034b6:	441d      	add	r5, r3
 80034b8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80034bc:	2b20      	cmp	r3, #32
 80034be:	bfc1      	itttt	gt
 80034c0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80034c4:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80034c8:	fa09 f303 	lslgt.w	r3, r9, r3
 80034cc:	fa26 f000 	lsrgt.w	r0, r6, r0
 80034d0:	bfda      	itte	le
 80034d2:	f1c3 0320 	rsble	r3, r3, #32
 80034d6:	fa06 f003 	lslle.w	r0, r6, r3
 80034da:	4318      	orrgt	r0, r3
 80034dc:	f7fd f812 	bl	8000504 <__aeabi_ui2d>
 80034e0:	2301      	movs	r3, #1
 80034e2:	4606      	mov	r6, r0
 80034e4:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80034e8:	3d01      	subs	r5, #1
 80034ea:	9310      	str	r3, [sp, #64]	; 0x40
 80034ec:	e771      	b.n	80033d2 <_dtoa_r+0x11a>
 80034ee:	2301      	movs	r3, #1
 80034f0:	e7b6      	b.n	8003460 <_dtoa_r+0x1a8>
 80034f2:	900e      	str	r0, [sp, #56]	; 0x38
 80034f4:	e7b5      	b.n	8003462 <_dtoa_r+0x1aa>
 80034f6:	f1ca 0300 	rsb	r3, sl, #0
 80034fa:	9306      	str	r3, [sp, #24]
 80034fc:	2300      	movs	r3, #0
 80034fe:	eba8 080a 	sub.w	r8, r8, sl
 8003502:	930d      	str	r3, [sp, #52]	; 0x34
 8003504:	e7c2      	b.n	800348c <_dtoa_r+0x1d4>
 8003506:	2300      	movs	r3, #0
 8003508:	9308      	str	r3, [sp, #32]
 800350a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800350c:	2b00      	cmp	r3, #0
 800350e:	dc39      	bgt.n	8003584 <_dtoa_r+0x2cc>
 8003510:	f04f 0901 	mov.w	r9, #1
 8003514:	f8cd 9004 	str.w	r9, [sp, #4]
 8003518:	464b      	mov	r3, r9
 800351a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800351e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8003520:	2200      	movs	r2, #0
 8003522:	6042      	str	r2, [r0, #4]
 8003524:	2204      	movs	r2, #4
 8003526:	f102 0614 	add.w	r6, r2, #20
 800352a:	429e      	cmp	r6, r3
 800352c:	6841      	ldr	r1, [r0, #4]
 800352e:	d92f      	bls.n	8003590 <_dtoa_r+0x2d8>
 8003530:	4620      	mov	r0, r4
 8003532:	f000 fd3b 	bl	8003fac <_Balloc>
 8003536:	9000      	str	r0, [sp, #0]
 8003538:	2800      	cmp	r0, #0
 800353a:	d14b      	bne.n	80035d4 <_dtoa_r+0x31c>
 800353c:	4b24      	ldr	r3, [pc, #144]	; (80035d0 <_dtoa_r+0x318>)
 800353e:	4602      	mov	r2, r0
 8003540:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8003544:	e6d1      	b.n	80032ea <_dtoa_r+0x32>
 8003546:	2301      	movs	r3, #1
 8003548:	e7de      	b.n	8003508 <_dtoa_r+0x250>
 800354a:	2300      	movs	r3, #0
 800354c:	9308      	str	r3, [sp, #32]
 800354e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003550:	eb0a 0903 	add.w	r9, sl, r3
 8003554:	f109 0301 	add.w	r3, r9, #1
 8003558:	2b01      	cmp	r3, #1
 800355a:	9301      	str	r3, [sp, #4]
 800355c:	bfb8      	it	lt
 800355e:	2301      	movlt	r3, #1
 8003560:	e7dd      	b.n	800351e <_dtoa_r+0x266>
 8003562:	2301      	movs	r3, #1
 8003564:	e7f2      	b.n	800354c <_dtoa_r+0x294>
 8003566:	2501      	movs	r5, #1
 8003568:	2300      	movs	r3, #0
 800356a:	9305      	str	r3, [sp, #20]
 800356c:	9508      	str	r5, [sp, #32]
 800356e:	f04f 39ff 	mov.w	r9, #4294967295
 8003572:	2200      	movs	r2, #0
 8003574:	f8cd 9004 	str.w	r9, [sp, #4]
 8003578:	2312      	movs	r3, #18
 800357a:	9209      	str	r2, [sp, #36]	; 0x24
 800357c:	e7cf      	b.n	800351e <_dtoa_r+0x266>
 800357e:	2301      	movs	r3, #1
 8003580:	9308      	str	r3, [sp, #32]
 8003582:	e7f4      	b.n	800356e <_dtoa_r+0x2b6>
 8003584:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8003588:	f8cd 9004 	str.w	r9, [sp, #4]
 800358c:	464b      	mov	r3, r9
 800358e:	e7c6      	b.n	800351e <_dtoa_r+0x266>
 8003590:	3101      	adds	r1, #1
 8003592:	6041      	str	r1, [r0, #4]
 8003594:	0052      	lsls	r2, r2, #1
 8003596:	e7c6      	b.n	8003526 <_dtoa_r+0x26e>
 8003598:	636f4361 	.word	0x636f4361
 800359c:	3fd287a7 	.word	0x3fd287a7
 80035a0:	8b60c8b3 	.word	0x8b60c8b3
 80035a4:	3fc68a28 	.word	0x3fc68a28
 80035a8:	509f79fb 	.word	0x509f79fb
 80035ac:	3fd34413 	.word	0x3fd34413
 80035b0:	08004c39 	.word	0x08004c39
 80035b4:	08004c50 	.word	0x08004c50
 80035b8:	7ff00000 	.word	0x7ff00000
 80035bc:	08004c35 	.word	0x08004c35
 80035c0:	08004c2c 	.word	0x08004c2c
 80035c4:	08004c09 	.word	0x08004c09
 80035c8:	3ff80000 	.word	0x3ff80000
 80035cc:	08004d48 	.word	0x08004d48
 80035d0:	08004caf 	.word	0x08004caf
 80035d4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80035d6:	9a00      	ldr	r2, [sp, #0]
 80035d8:	601a      	str	r2, [r3, #0]
 80035da:	9b01      	ldr	r3, [sp, #4]
 80035dc:	2b0e      	cmp	r3, #14
 80035de:	f200 80ad 	bhi.w	800373c <_dtoa_r+0x484>
 80035e2:	2d00      	cmp	r5, #0
 80035e4:	f000 80aa 	beq.w	800373c <_dtoa_r+0x484>
 80035e8:	f1ba 0f00 	cmp.w	sl, #0
 80035ec:	dd36      	ble.n	800365c <_dtoa_r+0x3a4>
 80035ee:	4ac3      	ldr	r2, [pc, #780]	; (80038fc <_dtoa_r+0x644>)
 80035f0:	f00a 030f 	and.w	r3, sl, #15
 80035f4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80035f8:	ed93 7b00 	vldr	d7, [r3]
 80035fc:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8003600:	ea4f 172a 	mov.w	r7, sl, asr #4
 8003604:	eeb0 8a47 	vmov.f32	s16, s14
 8003608:	eef0 8a67 	vmov.f32	s17, s15
 800360c:	d016      	beq.n	800363c <_dtoa_r+0x384>
 800360e:	4bbc      	ldr	r3, [pc, #752]	; (8003900 <_dtoa_r+0x648>)
 8003610:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8003614:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003618:	f7fd f918 	bl	800084c <__aeabi_ddiv>
 800361c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003620:	f007 070f 	and.w	r7, r7, #15
 8003624:	2503      	movs	r5, #3
 8003626:	4eb6      	ldr	r6, [pc, #728]	; (8003900 <_dtoa_r+0x648>)
 8003628:	b957      	cbnz	r7, 8003640 <_dtoa_r+0x388>
 800362a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800362e:	ec53 2b18 	vmov	r2, r3, d8
 8003632:	f7fd f90b 	bl	800084c <__aeabi_ddiv>
 8003636:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800363a:	e029      	b.n	8003690 <_dtoa_r+0x3d8>
 800363c:	2502      	movs	r5, #2
 800363e:	e7f2      	b.n	8003626 <_dtoa_r+0x36e>
 8003640:	07f9      	lsls	r1, r7, #31
 8003642:	d508      	bpl.n	8003656 <_dtoa_r+0x39e>
 8003644:	ec51 0b18 	vmov	r0, r1, d8
 8003648:	e9d6 2300 	ldrd	r2, r3, [r6]
 800364c:	f7fc ffd4 	bl	80005f8 <__aeabi_dmul>
 8003650:	ec41 0b18 	vmov	d8, r0, r1
 8003654:	3501      	adds	r5, #1
 8003656:	107f      	asrs	r7, r7, #1
 8003658:	3608      	adds	r6, #8
 800365a:	e7e5      	b.n	8003628 <_dtoa_r+0x370>
 800365c:	f000 80a6 	beq.w	80037ac <_dtoa_r+0x4f4>
 8003660:	f1ca 0600 	rsb	r6, sl, #0
 8003664:	4ba5      	ldr	r3, [pc, #660]	; (80038fc <_dtoa_r+0x644>)
 8003666:	4fa6      	ldr	r7, [pc, #664]	; (8003900 <_dtoa_r+0x648>)
 8003668:	f006 020f 	and.w	r2, r6, #15
 800366c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003670:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003674:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8003678:	f7fc ffbe 	bl	80005f8 <__aeabi_dmul>
 800367c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003680:	1136      	asrs	r6, r6, #4
 8003682:	2300      	movs	r3, #0
 8003684:	2502      	movs	r5, #2
 8003686:	2e00      	cmp	r6, #0
 8003688:	f040 8085 	bne.w	8003796 <_dtoa_r+0x4de>
 800368c:	2b00      	cmp	r3, #0
 800368e:	d1d2      	bne.n	8003636 <_dtoa_r+0x37e>
 8003690:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003692:	2b00      	cmp	r3, #0
 8003694:	f000 808c 	beq.w	80037b0 <_dtoa_r+0x4f8>
 8003698:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800369c:	4b99      	ldr	r3, [pc, #612]	; (8003904 <_dtoa_r+0x64c>)
 800369e:	2200      	movs	r2, #0
 80036a0:	4630      	mov	r0, r6
 80036a2:	4639      	mov	r1, r7
 80036a4:	f7fd fa1a 	bl	8000adc <__aeabi_dcmplt>
 80036a8:	2800      	cmp	r0, #0
 80036aa:	f000 8081 	beq.w	80037b0 <_dtoa_r+0x4f8>
 80036ae:	9b01      	ldr	r3, [sp, #4]
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d07d      	beq.n	80037b0 <_dtoa_r+0x4f8>
 80036b4:	f1b9 0f00 	cmp.w	r9, #0
 80036b8:	dd3c      	ble.n	8003734 <_dtoa_r+0x47c>
 80036ba:	f10a 33ff 	add.w	r3, sl, #4294967295
 80036be:	9307      	str	r3, [sp, #28]
 80036c0:	2200      	movs	r2, #0
 80036c2:	4b91      	ldr	r3, [pc, #580]	; (8003908 <_dtoa_r+0x650>)
 80036c4:	4630      	mov	r0, r6
 80036c6:	4639      	mov	r1, r7
 80036c8:	f7fc ff96 	bl	80005f8 <__aeabi_dmul>
 80036cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80036d0:	3501      	adds	r5, #1
 80036d2:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 80036d6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80036da:	4628      	mov	r0, r5
 80036dc:	f7fc ff22 	bl	8000524 <__aeabi_i2d>
 80036e0:	4632      	mov	r2, r6
 80036e2:	463b      	mov	r3, r7
 80036e4:	f7fc ff88 	bl	80005f8 <__aeabi_dmul>
 80036e8:	4b88      	ldr	r3, [pc, #544]	; (800390c <_dtoa_r+0x654>)
 80036ea:	2200      	movs	r2, #0
 80036ec:	f7fc fdce 	bl	800028c <__adddf3>
 80036f0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80036f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80036f8:	9303      	str	r3, [sp, #12]
 80036fa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d15c      	bne.n	80037ba <_dtoa_r+0x502>
 8003700:	4b83      	ldr	r3, [pc, #524]	; (8003910 <_dtoa_r+0x658>)
 8003702:	2200      	movs	r2, #0
 8003704:	4630      	mov	r0, r6
 8003706:	4639      	mov	r1, r7
 8003708:	f7fc fdbe 	bl	8000288 <__aeabi_dsub>
 800370c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003710:	4606      	mov	r6, r0
 8003712:	460f      	mov	r7, r1
 8003714:	f7fd fa00 	bl	8000b18 <__aeabi_dcmpgt>
 8003718:	2800      	cmp	r0, #0
 800371a:	f040 8296 	bne.w	8003c4a <_dtoa_r+0x992>
 800371e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8003722:	4630      	mov	r0, r6
 8003724:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8003728:	4639      	mov	r1, r7
 800372a:	f7fd f9d7 	bl	8000adc <__aeabi_dcmplt>
 800372e:	2800      	cmp	r0, #0
 8003730:	f040 8288 	bne.w	8003c44 <_dtoa_r+0x98c>
 8003734:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8003738:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800373c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800373e:	2b00      	cmp	r3, #0
 8003740:	f2c0 8158 	blt.w	80039f4 <_dtoa_r+0x73c>
 8003744:	f1ba 0f0e 	cmp.w	sl, #14
 8003748:	f300 8154 	bgt.w	80039f4 <_dtoa_r+0x73c>
 800374c:	4b6b      	ldr	r3, [pc, #428]	; (80038fc <_dtoa_r+0x644>)
 800374e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8003752:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003756:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003758:	2b00      	cmp	r3, #0
 800375a:	f280 80e3 	bge.w	8003924 <_dtoa_r+0x66c>
 800375e:	9b01      	ldr	r3, [sp, #4]
 8003760:	2b00      	cmp	r3, #0
 8003762:	f300 80df 	bgt.w	8003924 <_dtoa_r+0x66c>
 8003766:	f040 826d 	bne.w	8003c44 <_dtoa_r+0x98c>
 800376a:	4b69      	ldr	r3, [pc, #420]	; (8003910 <_dtoa_r+0x658>)
 800376c:	2200      	movs	r2, #0
 800376e:	4640      	mov	r0, r8
 8003770:	4649      	mov	r1, r9
 8003772:	f7fc ff41 	bl	80005f8 <__aeabi_dmul>
 8003776:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800377a:	f7fd f9c3 	bl	8000b04 <__aeabi_dcmpge>
 800377e:	9e01      	ldr	r6, [sp, #4]
 8003780:	4637      	mov	r7, r6
 8003782:	2800      	cmp	r0, #0
 8003784:	f040 8243 	bne.w	8003c0e <_dtoa_r+0x956>
 8003788:	9d00      	ldr	r5, [sp, #0]
 800378a:	2331      	movs	r3, #49	; 0x31
 800378c:	f805 3b01 	strb.w	r3, [r5], #1
 8003790:	f10a 0a01 	add.w	sl, sl, #1
 8003794:	e23f      	b.n	8003c16 <_dtoa_r+0x95e>
 8003796:	07f2      	lsls	r2, r6, #31
 8003798:	d505      	bpl.n	80037a6 <_dtoa_r+0x4ee>
 800379a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800379e:	f7fc ff2b 	bl	80005f8 <__aeabi_dmul>
 80037a2:	3501      	adds	r5, #1
 80037a4:	2301      	movs	r3, #1
 80037a6:	1076      	asrs	r6, r6, #1
 80037a8:	3708      	adds	r7, #8
 80037aa:	e76c      	b.n	8003686 <_dtoa_r+0x3ce>
 80037ac:	2502      	movs	r5, #2
 80037ae:	e76f      	b.n	8003690 <_dtoa_r+0x3d8>
 80037b0:	9b01      	ldr	r3, [sp, #4]
 80037b2:	f8cd a01c 	str.w	sl, [sp, #28]
 80037b6:	930c      	str	r3, [sp, #48]	; 0x30
 80037b8:	e78d      	b.n	80036d6 <_dtoa_r+0x41e>
 80037ba:	9900      	ldr	r1, [sp, #0]
 80037bc:	980c      	ldr	r0, [sp, #48]	; 0x30
 80037be:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80037c0:	4b4e      	ldr	r3, [pc, #312]	; (80038fc <_dtoa_r+0x644>)
 80037c2:	ed9d 7b02 	vldr	d7, [sp, #8]
 80037c6:	4401      	add	r1, r0
 80037c8:	9102      	str	r1, [sp, #8]
 80037ca:	9908      	ldr	r1, [sp, #32]
 80037cc:	eeb0 8a47 	vmov.f32	s16, s14
 80037d0:	eef0 8a67 	vmov.f32	s17, s15
 80037d4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80037d8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80037dc:	2900      	cmp	r1, #0
 80037de:	d045      	beq.n	800386c <_dtoa_r+0x5b4>
 80037e0:	494c      	ldr	r1, [pc, #304]	; (8003914 <_dtoa_r+0x65c>)
 80037e2:	2000      	movs	r0, #0
 80037e4:	f7fd f832 	bl	800084c <__aeabi_ddiv>
 80037e8:	ec53 2b18 	vmov	r2, r3, d8
 80037ec:	f7fc fd4c 	bl	8000288 <__aeabi_dsub>
 80037f0:	9d00      	ldr	r5, [sp, #0]
 80037f2:	ec41 0b18 	vmov	d8, r0, r1
 80037f6:	4639      	mov	r1, r7
 80037f8:	4630      	mov	r0, r6
 80037fa:	f7fd f9ad 	bl	8000b58 <__aeabi_d2iz>
 80037fe:	900c      	str	r0, [sp, #48]	; 0x30
 8003800:	f7fc fe90 	bl	8000524 <__aeabi_i2d>
 8003804:	4602      	mov	r2, r0
 8003806:	460b      	mov	r3, r1
 8003808:	4630      	mov	r0, r6
 800380a:	4639      	mov	r1, r7
 800380c:	f7fc fd3c 	bl	8000288 <__aeabi_dsub>
 8003810:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003812:	3330      	adds	r3, #48	; 0x30
 8003814:	f805 3b01 	strb.w	r3, [r5], #1
 8003818:	ec53 2b18 	vmov	r2, r3, d8
 800381c:	4606      	mov	r6, r0
 800381e:	460f      	mov	r7, r1
 8003820:	f7fd f95c 	bl	8000adc <__aeabi_dcmplt>
 8003824:	2800      	cmp	r0, #0
 8003826:	d165      	bne.n	80038f4 <_dtoa_r+0x63c>
 8003828:	4632      	mov	r2, r6
 800382a:	463b      	mov	r3, r7
 800382c:	4935      	ldr	r1, [pc, #212]	; (8003904 <_dtoa_r+0x64c>)
 800382e:	2000      	movs	r0, #0
 8003830:	f7fc fd2a 	bl	8000288 <__aeabi_dsub>
 8003834:	ec53 2b18 	vmov	r2, r3, d8
 8003838:	f7fd f950 	bl	8000adc <__aeabi_dcmplt>
 800383c:	2800      	cmp	r0, #0
 800383e:	f040 80b9 	bne.w	80039b4 <_dtoa_r+0x6fc>
 8003842:	9b02      	ldr	r3, [sp, #8]
 8003844:	429d      	cmp	r5, r3
 8003846:	f43f af75 	beq.w	8003734 <_dtoa_r+0x47c>
 800384a:	4b2f      	ldr	r3, [pc, #188]	; (8003908 <_dtoa_r+0x650>)
 800384c:	ec51 0b18 	vmov	r0, r1, d8
 8003850:	2200      	movs	r2, #0
 8003852:	f7fc fed1 	bl	80005f8 <__aeabi_dmul>
 8003856:	4b2c      	ldr	r3, [pc, #176]	; (8003908 <_dtoa_r+0x650>)
 8003858:	ec41 0b18 	vmov	d8, r0, r1
 800385c:	2200      	movs	r2, #0
 800385e:	4630      	mov	r0, r6
 8003860:	4639      	mov	r1, r7
 8003862:	f7fc fec9 	bl	80005f8 <__aeabi_dmul>
 8003866:	4606      	mov	r6, r0
 8003868:	460f      	mov	r7, r1
 800386a:	e7c4      	b.n	80037f6 <_dtoa_r+0x53e>
 800386c:	ec51 0b17 	vmov	r0, r1, d7
 8003870:	f7fc fec2 	bl	80005f8 <__aeabi_dmul>
 8003874:	9b02      	ldr	r3, [sp, #8]
 8003876:	9d00      	ldr	r5, [sp, #0]
 8003878:	930c      	str	r3, [sp, #48]	; 0x30
 800387a:	ec41 0b18 	vmov	d8, r0, r1
 800387e:	4639      	mov	r1, r7
 8003880:	4630      	mov	r0, r6
 8003882:	f7fd f969 	bl	8000b58 <__aeabi_d2iz>
 8003886:	9011      	str	r0, [sp, #68]	; 0x44
 8003888:	f7fc fe4c 	bl	8000524 <__aeabi_i2d>
 800388c:	4602      	mov	r2, r0
 800388e:	460b      	mov	r3, r1
 8003890:	4630      	mov	r0, r6
 8003892:	4639      	mov	r1, r7
 8003894:	f7fc fcf8 	bl	8000288 <__aeabi_dsub>
 8003898:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800389a:	3330      	adds	r3, #48	; 0x30
 800389c:	f805 3b01 	strb.w	r3, [r5], #1
 80038a0:	9b02      	ldr	r3, [sp, #8]
 80038a2:	429d      	cmp	r5, r3
 80038a4:	4606      	mov	r6, r0
 80038a6:	460f      	mov	r7, r1
 80038a8:	f04f 0200 	mov.w	r2, #0
 80038ac:	d134      	bne.n	8003918 <_dtoa_r+0x660>
 80038ae:	4b19      	ldr	r3, [pc, #100]	; (8003914 <_dtoa_r+0x65c>)
 80038b0:	ec51 0b18 	vmov	r0, r1, d8
 80038b4:	f7fc fcea 	bl	800028c <__adddf3>
 80038b8:	4602      	mov	r2, r0
 80038ba:	460b      	mov	r3, r1
 80038bc:	4630      	mov	r0, r6
 80038be:	4639      	mov	r1, r7
 80038c0:	f7fd f92a 	bl	8000b18 <__aeabi_dcmpgt>
 80038c4:	2800      	cmp	r0, #0
 80038c6:	d175      	bne.n	80039b4 <_dtoa_r+0x6fc>
 80038c8:	ec53 2b18 	vmov	r2, r3, d8
 80038cc:	4911      	ldr	r1, [pc, #68]	; (8003914 <_dtoa_r+0x65c>)
 80038ce:	2000      	movs	r0, #0
 80038d0:	f7fc fcda 	bl	8000288 <__aeabi_dsub>
 80038d4:	4602      	mov	r2, r0
 80038d6:	460b      	mov	r3, r1
 80038d8:	4630      	mov	r0, r6
 80038da:	4639      	mov	r1, r7
 80038dc:	f7fd f8fe 	bl	8000adc <__aeabi_dcmplt>
 80038e0:	2800      	cmp	r0, #0
 80038e2:	f43f af27 	beq.w	8003734 <_dtoa_r+0x47c>
 80038e6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80038e8:	1e6b      	subs	r3, r5, #1
 80038ea:	930c      	str	r3, [sp, #48]	; 0x30
 80038ec:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80038f0:	2b30      	cmp	r3, #48	; 0x30
 80038f2:	d0f8      	beq.n	80038e6 <_dtoa_r+0x62e>
 80038f4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80038f8:	e04a      	b.n	8003990 <_dtoa_r+0x6d8>
 80038fa:	bf00      	nop
 80038fc:	08004d48 	.word	0x08004d48
 8003900:	08004d20 	.word	0x08004d20
 8003904:	3ff00000 	.word	0x3ff00000
 8003908:	40240000 	.word	0x40240000
 800390c:	401c0000 	.word	0x401c0000
 8003910:	40140000 	.word	0x40140000
 8003914:	3fe00000 	.word	0x3fe00000
 8003918:	4baf      	ldr	r3, [pc, #700]	; (8003bd8 <_dtoa_r+0x920>)
 800391a:	f7fc fe6d 	bl	80005f8 <__aeabi_dmul>
 800391e:	4606      	mov	r6, r0
 8003920:	460f      	mov	r7, r1
 8003922:	e7ac      	b.n	800387e <_dtoa_r+0x5c6>
 8003924:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8003928:	9d00      	ldr	r5, [sp, #0]
 800392a:	4642      	mov	r2, r8
 800392c:	464b      	mov	r3, r9
 800392e:	4630      	mov	r0, r6
 8003930:	4639      	mov	r1, r7
 8003932:	f7fc ff8b 	bl	800084c <__aeabi_ddiv>
 8003936:	f7fd f90f 	bl	8000b58 <__aeabi_d2iz>
 800393a:	9002      	str	r0, [sp, #8]
 800393c:	f7fc fdf2 	bl	8000524 <__aeabi_i2d>
 8003940:	4642      	mov	r2, r8
 8003942:	464b      	mov	r3, r9
 8003944:	f7fc fe58 	bl	80005f8 <__aeabi_dmul>
 8003948:	4602      	mov	r2, r0
 800394a:	460b      	mov	r3, r1
 800394c:	4630      	mov	r0, r6
 800394e:	4639      	mov	r1, r7
 8003950:	f7fc fc9a 	bl	8000288 <__aeabi_dsub>
 8003954:	9e02      	ldr	r6, [sp, #8]
 8003956:	9f01      	ldr	r7, [sp, #4]
 8003958:	3630      	adds	r6, #48	; 0x30
 800395a:	f805 6b01 	strb.w	r6, [r5], #1
 800395e:	9e00      	ldr	r6, [sp, #0]
 8003960:	1bae      	subs	r6, r5, r6
 8003962:	42b7      	cmp	r7, r6
 8003964:	4602      	mov	r2, r0
 8003966:	460b      	mov	r3, r1
 8003968:	d137      	bne.n	80039da <_dtoa_r+0x722>
 800396a:	f7fc fc8f 	bl	800028c <__adddf3>
 800396e:	4642      	mov	r2, r8
 8003970:	464b      	mov	r3, r9
 8003972:	4606      	mov	r6, r0
 8003974:	460f      	mov	r7, r1
 8003976:	f7fd f8cf 	bl	8000b18 <__aeabi_dcmpgt>
 800397a:	b9c8      	cbnz	r0, 80039b0 <_dtoa_r+0x6f8>
 800397c:	4642      	mov	r2, r8
 800397e:	464b      	mov	r3, r9
 8003980:	4630      	mov	r0, r6
 8003982:	4639      	mov	r1, r7
 8003984:	f7fd f8a0 	bl	8000ac8 <__aeabi_dcmpeq>
 8003988:	b110      	cbz	r0, 8003990 <_dtoa_r+0x6d8>
 800398a:	9b02      	ldr	r3, [sp, #8]
 800398c:	07d9      	lsls	r1, r3, #31
 800398e:	d40f      	bmi.n	80039b0 <_dtoa_r+0x6f8>
 8003990:	4620      	mov	r0, r4
 8003992:	4659      	mov	r1, fp
 8003994:	f000 fb4a 	bl	800402c <_Bfree>
 8003998:	2300      	movs	r3, #0
 800399a:	702b      	strb	r3, [r5, #0]
 800399c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800399e:	f10a 0001 	add.w	r0, sl, #1
 80039a2:	6018      	str	r0, [r3, #0]
 80039a4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	f43f acd8 	beq.w	800335c <_dtoa_r+0xa4>
 80039ac:	601d      	str	r5, [r3, #0]
 80039ae:	e4d5      	b.n	800335c <_dtoa_r+0xa4>
 80039b0:	f8cd a01c 	str.w	sl, [sp, #28]
 80039b4:	462b      	mov	r3, r5
 80039b6:	461d      	mov	r5, r3
 80039b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80039bc:	2a39      	cmp	r2, #57	; 0x39
 80039be:	d108      	bne.n	80039d2 <_dtoa_r+0x71a>
 80039c0:	9a00      	ldr	r2, [sp, #0]
 80039c2:	429a      	cmp	r2, r3
 80039c4:	d1f7      	bne.n	80039b6 <_dtoa_r+0x6fe>
 80039c6:	9a07      	ldr	r2, [sp, #28]
 80039c8:	9900      	ldr	r1, [sp, #0]
 80039ca:	3201      	adds	r2, #1
 80039cc:	9207      	str	r2, [sp, #28]
 80039ce:	2230      	movs	r2, #48	; 0x30
 80039d0:	700a      	strb	r2, [r1, #0]
 80039d2:	781a      	ldrb	r2, [r3, #0]
 80039d4:	3201      	adds	r2, #1
 80039d6:	701a      	strb	r2, [r3, #0]
 80039d8:	e78c      	b.n	80038f4 <_dtoa_r+0x63c>
 80039da:	4b7f      	ldr	r3, [pc, #508]	; (8003bd8 <_dtoa_r+0x920>)
 80039dc:	2200      	movs	r2, #0
 80039de:	f7fc fe0b 	bl	80005f8 <__aeabi_dmul>
 80039e2:	2200      	movs	r2, #0
 80039e4:	2300      	movs	r3, #0
 80039e6:	4606      	mov	r6, r0
 80039e8:	460f      	mov	r7, r1
 80039ea:	f7fd f86d 	bl	8000ac8 <__aeabi_dcmpeq>
 80039ee:	2800      	cmp	r0, #0
 80039f0:	d09b      	beq.n	800392a <_dtoa_r+0x672>
 80039f2:	e7cd      	b.n	8003990 <_dtoa_r+0x6d8>
 80039f4:	9a08      	ldr	r2, [sp, #32]
 80039f6:	2a00      	cmp	r2, #0
 80039f8:	f000 80c4 	beq.w	8003b84 <_dtoa_r+0x8cc>
 80039fc:	9a05      	ldr	r2, [sp, #20]
 80039fe:	2a01      	cmp	r2, #1
 8003a00:	f300 80a8 	bgt.w	8003b54 <_dtoa_r+0x89c>
 8003a04:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8003a06:	2a00      	cmp	r2, #0
 8003a08:	f000 80a0 	beq.w	8003b4c <_dtoa_r+0x894>
 8003a0c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8003a10:	9e06      	ldr	r6, [sp, #24]
 8003a12:	4645      	mov	r5, r8
 8003a14:	9a04      	ldr	r2, [sp, #16]
 8003a16:	2101      	movs	r1, #1
 8003a18:	441a      	add	r2, r3
 8003a1a:	4620      	mov	r0, r4
 8003a1c:	4498      	add	r8, r3
 8003a1e:	9204      	str	r2, [sp, #16]
 8003a20:	f000 fbc0 	bl	80041a4 <__i2b>
 8003a24:	4607      	mov	r7, r0
 8003a26:	2d00      	cmp	r5, #0
 8003a28:	dd0b      	ble.n	8003a42 <_dtoa_r+0x78a>
 8003a2a:	9b04      	ldr	r3, [sp, #16]
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	dd08      	ble.n	8003a42 <_dtoa_r+0x78a>
 8003a30:	42ab      	cmp	r3, r5
 8003a32:	9a04      	ldr	r2, [sp, #16]
 8003a34:	bfa8      	it	ge
 8003a36:	462b      	movge	r3, r5
 8003a38:	eba8 0803 	sub.w	r8, r8, r3
 8003a3c:	1aed      	subs	r5, r5, r3
 8003a3e:	1ad3      	subs	r3, r2, r3
 8003a40:	9304      	str	r3, [sp, #16]
 8003a42:	9b06      	ldr	r3, [sp, #24]
 8003a44:	b1fb      	cbz	r3, 8003a86 <_dtoa_r+0x7ce>
 8003a46:	9b08      	ldr	r3, [sp, #32]
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	f000 809f 	beq.w	8003b8c <_dtoa_r+0x8d4>
 8003a4e:	2e00      	cmp	r6, #0
 8003a50:	dd11      	ble.n	8003a76 <_dtoa_r+0x7be>
 8003a52:	4639      	mov	r1, r7
 8003a54:	4632      	mov	r2, r6
 8003a56:	4620      	mov	r0, r4
 8003a58:	f000 fc60 	bl	800431c <__pow5mult>
 8003a5c:	465a      	mov	r2, fp
 8003a5e:	4601      	mov	r1, r0
 8003a60:	4607      	mov	r7, r0
 8003a62:	4620      	mov	r0, r4
 8003a64:	f000 fbb4 	bl	80041d0 <__multiply>
 8003a68:	4659      	mov	r1, fp
 8003a6a:	9007      	str	r0, [sp, #28]
 8003a6c:	4620      	mov	r0, r4
 8003a6e:	f000 fadd 	bl	800402c <_Bfree>
 8003a72:	9b07      	ldr	r3, [sp, #28]
 8003a74:	469b      	mov	fp, r3
 8003a76:	9b06      	ldr	r3, [sp, #24]
 8003a78:	1b9a      	subs	r2, r3, r6
 8003a7a:	d004      	beq.n	8003a86 <_dtoa_r+0x7ce>
 8003a7c:	4659      	mov	r1, fp
 8003a7e:	4620      	mov	r0, r4
 8003a80:	f000 fc4c 	bl	800431c <__pow5mult>
 8003a84:	4683      	mov	fp, r0
 8003a86:	2101      	movs	r1, #1
 8003a88:	4620      	mov	r0, r4
 8003a8a:	f000 fb8b 	bl	80041a4 <__i2b>
 8003a8e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	4606      	mov	r6, r0
 8003a94:	dd7c      	ble.n	8003b90 <_dtoa_r+0x8d8>
 8003a96:	461a      	mov	r2, r3
 8003a98:	4601      	mov	r1, r0
 8003a9a:	4620      	mov	r0, r4
 8003a9c:	f000 fc3e 	bl	800431c <__pow5mult>
 8003aa0:	9b05      	ldr	r3, [sp, #20]
 8003aa2:	2b01      	cmp	r3, #1
 8003aa4:	4606      	mov	r6, r0
 8003aa6:	dd76      	ble.n	8003b96 <_dtoa_r+0x8de>
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	9306      	str	r3, [sp, #24]
 8003aac:	6933      	ldr	r3, [r6, #16]
 8003aae:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8003ab2:	6918      	ldr	r0, [r3, #16]
 8003ab4:	f000 fb26 	bl	8004104 <__hi0bits>
 8003ab8:	f1c0 0020 	rsb	r0, r0, #32
 8003abc:	9b04      	ldr	r3, [sp, #16]
 8003abe:	4418      	add	r0, r3
 8003ac0:	f010 001f 	ands.w	r0, r0, #31
 8003ac4:	f000 8086 	beq.w	8003bd4 <_dtoa_r+0x91c>
 8003ac8:	f1c0 0320 	rsb	r3, r0, #32
 8003acc:	2b04      	cmp	r3, #4
 8003ace:	dd7f      	ble.n	8003bd0 <_dtoa_r+0x918>
 8003ad0:	f1c0 001c 	rsb	r0, r0, #28
 8003ad4:	9b04      	ldr	r3, [sp, #16]
 8003ad6:	4403      	add	r3, r0
 8003ad8:	4480      	add	r8, r0
 8003ada:	4405      	add	r5, r0
 8003adc:	9304      	str	r3, [sp, #16]
 8003ade:	f1b8 0f00 	cmp.w	r8, #0
 8003ae2:	dd05      	ble.n	8003af0 <_dtoa_r+0x838>
 8003ae4:	4659      	mov	r1, fp
 8003ae6:	4642      	mov	r2, r8
 8003ae8:	4620      	mov	r0, r4
 8003aea:	f000 fc71 	bl	80043d0 <__lshift>
 8003aee:	4683      	mov	fp, r0
 8003af0:	9b04      	ldr	r3, [sp, #16]
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	dd05      	ble.n	8003b02 <_dtoa_r+0x84a>
 8003af6:	4631      	mov	r1, r6
 8003af8:	461a      	mov	r2, r3
 8003afa:	4620      	mov	r0, r4
 8003afc:	f000 fc68 	bl	80043d0 <__lshift>
 8003b00:	4606      	mov	r6, r0
 8003b02:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d069      	beq.n	8003bdc <_dtoa_r+0x924>
 8003b08:	4631      	mov	r1, r6
 8003b0a:	4658      	mov	r0, fp
 8003b0c:	f000 fccc 	bl	80044a8 <__mcmp>
 8003b10:	2800      	cmp	r0, #0
 8003b12:	da63      	bge.n	8003bdc <_dtoa_r+0x924>
 8003b14:	2300      	movs	r3, #0
 8003b16:	4659      	mov	r1, fp
 8003b18:	220a      	movs	r2, #10
 8003b1a:	4620      	mov	r0, r4
 8003b1c:	f000 faa8 	bl	8004070 <__multadd>
 8003b20:	9b08      	ldr	r3, [sp, #32]
 8003b22:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003b26:	4683      	mov	fp, r0
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	f000 818f 	beq.w	8003e4c <_dtoa_r+0xb94>
 8003b2e:	4639      	mov	r1, r7
 8003b30:	2300      	movs	r3, #0
 8003b32:	220a      	movs	r2, #10
 8003b34:	4620      	mov	r0, r4
 8003b36:	f000 fa9b 	bl	8004070 <__multadd>
 8003b3a:	f1b9 0f00 	cmp.w	r9, #0
 8003b3e:	4607      	mov	r7, r0
 8003b40:	f300 808e 	bgt.w	8003c60 <_dtoa_r+0x9a8>
 8003b44:	9b05      	ldr	r3, [sp, #20]
 8003b46:	2b02      	cmp	r3, #2
 8003b48:	dc50      	bgt.n	8003bec <_dtoa_r+0x934>
 8003b4a:	e089      	b.n	8003c60 <_dtoa_r+0x9a8>
 8003b4c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003b4e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8003b52:	e75d      	b.n	8003a10 <_dtoa_r+0x758>
 8003b54:	9b01      	ldr	r3, [sp, #4]
 8003b56:	1e5e      	subs	r6, r3, #1
 8003b58:	9b06      	ldr	r3, [sp, #24]
 8003b5a:	42b3      	cmp	r3, r6
 8003b5c:	bfbf      	itttt	lt
 8003b5e:	9b06      	ldrlt	r3, [sp, #24]
 8003b60:	9606      	strlt	r6, [sp, #24]
 8003b62:	1af2      	sublt	r2, r6, r3
 8003b64:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8003b66:	bfb6      	itet	lt
 8003b68:	189b      	addlt	r3, r3, r2
 8003b6a:	1b9e      	subge	r6, r3, r6
 8003b6c:	930d      	strlt	r3, [sp, #52]	; 0x34
 8003b6e:	9b01      	ldr	r3, [sp, #4]
 8003b70:	bfb8      	it	lt
 8003b72:	2600      	movlt	r6, #0
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	bfb5      	itete	lt
 8003b78:	eba8 0503 	sublt.w	r5, r8, r3
 8003b7c:	9b01      	ldrge	r3, [sp, #4]
 8003b7e:	2300      	movlt	r3, #0
 8003b80:	4645      	movge	r5, r8
 8003b82:	e747      	b.n	8003a14 <_dtoa_r+0x75c>
 8003b84:	9e06      	ldr	r6, [sp, #24]
 8003b86:	9f08      	ldr	r7, [sp, #32]
 8003b88:	4645      	mov	r5, r8
 8003b8a:	e74c      	b.n	8003a26 <_dtoa_r+0x76e>
 8003b8c:	9a06      	ldr	r2, [sp, #24]
 8003b8e:	e775      	b.n	8003a7c <_dtoa_r+0x7c4>
 8003b90:	9b05      	ldr	r3, [sp, #20]
 8003b92:	2b01      	cmp	r3, #1
 8003b94:	dc18      	bgt.n	8003bc8 <_dtoa_r+0x910>
 8003b96:	9b02      	ldr	r3, [sp, #8]
 8003b98:	b9b3      	cbnz	r3, 8003bc8 <_dtoa_r+0x910>
 8003b9a:	9b03      	ldr	r3, [sp, #12]
 8003b9c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003ba0:	b9a3      	cbnz	r3, 8003bcc <_dtoa_r+0x914>
 8003ba2:	9b03      	ldr	r3, [sp, #12]
 8003ba4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003ba8:	0d1b      	lsrs	r3, r3, #20
 8003baa:	051b      	lsls	r3, r3, #20
 8003bac:	b12b      	cbz	r3, 8003bba <_dtoa_r+0x902>
 8003bae:	9b04      	ldr	r3, [sp, #16]
 8003bb0:	3301      	adds	r3, #1
 8003bb2:	9304      	str	r3, [sp, #16]
 8003bb4:	f108 0801 	add.w	r8, r8, #1
 8003bb8:	2301      	movs	r3, #1
 8003bba:	9306      	str	r3, [sp, #24]
 8003bbc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	f47f af74 	bne.w	8003aac <_dtoa_r+0x7f4>
 8003bc4:	2001      	movs	r0, #1
 8003bc6:	e779      	b.n	8003abc <_dtoa_r+0x804>
 8003bc8:	2300      	movs	r3, #0
 8003bca:	e7f6      	b.n	8003bba <_dtoa_r+0x902>
 8003bcc:	9b02      	ldr	r3, [sp, #8]
 8003bce:	e7f4      	b.n	8003bba <_dtoa_r+0x902>
 8003bd0:	d085      	beq.n	8003ade <_dtoa_r+0x826>
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	301c      	adds	r0, #28
 8003bd6:	e77d      	b.n	8003ad4 <_dtoa_r+0x81c>
 8003bd8:	40240000 	.word	0x40240000
 8003bdc:	9b01      	ldr	r3, [sp, #4]
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	dc38      	bgt.n	8003c54 <_dtoa_r+0x99c>
 8003be2:	9b05      	ldr	r3, [sp, #20]
 8003be4:	2b02      	cmp	r3, #2
 8003be6:	dd35      	ble.n	8003c54 <_dtoa_r+0x99c>
 8003be8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8003bec:	f1b9 0f00 	cmp.w	r9, #0
 8003bf0:	d10d      	bne.n	8003c0e <_dtoa_r+0x956>
 8003bf2:	4631      	mov	r1, r6
 8003bf4:	464b      	mov	r3, r9
 8003bf6:	2205      	movs	r2, #5
 8003bf8:	4620      	mov	r0, r4
 8003bfa:	f000 fa39 	bl	8004070 <__multadd>
 8003bfe:	4601      	mov	r1, r0
 8003c00:	4606      	mov	r6, r0
 8003c02:	4658      	mov	r0, fp
 8003c04:	f000 fc50 	bl	80044a8 <__mcmp>
 8003c08:	2800      	cmp	r0, #0
 8003c0a:	f73f adbd 	bgt.w	8003788 <_dtoa_r+0x4d0>
 8003c0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003c10:	9d00      	ldr	r5, [sp, #0]
 8003c12:	ea6f 0a03 	mvn.w	sl, r3
 8003c16:	f04f 0800 	mov.w	r8, #0
 8003c1a:	4631      	mov	r1, r6
 8003c1c:	4620      	mov	r0, r4
 8003c1e:	f000 fa05 	bl	800402c <_Bfree>
 8003c22:	2f00      	cmp	r7, #0
 8003c24:	f43f aeb4 	beq.w	8003990 <_dtoa_r+0x6d8>
 8003c28:	f1b8 0f00 	cmp.w	r8, #0
 8003c2c:	d005      	beq.n	8003c3a <_dtoa_r+0x982>
 8003c2e:	45b8      	cmp	r8, r7
 8003c30:	d003      	beq.n	8003c3a <_dtoa_r+0x982>
 8003c32:	4641      	mov	r1, r8
 8003c34:	4620      	mov	r0, r4
 8003c36:	f000 f9f9 	bl	800402c <_Bfree>
 8003c3a:	4639      	mov	r1, r7
 8003c3c:	4620      	mov	r0, r4
 8003c3e:	f000 f9f5 	bl	800402c <_Bfree>
 8003c42:	e6a5      	b.n	8003990 <_dtoa_r+0x6d8>
 8003c44:	2600      	movs	r6, #0
 8003c46:	4637      	mov	r7, r6
 8003c48:	e7e1      	b.n	8003c0e <_dtoa_r+0x956>
 8003c4a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8003c4c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8003c50:	4637      	mov	r7, r6
 8003c52:	e599      	b.n	8003788 <_dtoa_r+0x4d0>
 8003c54:	9b08      	ldr	r3, [sp, #32]
 8003c56:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	f000 80fd 	beq.w	8003e5a <_dtoa_r+0xba2>
 8003c60:	2d00      	cmp	r5, #0
 8003c62:	dd05      	ble.n	8003c70 <_dtoa_r+0x9b8>
 8003c64:	4639      	mov	r1, r7
 8003c66:	462a      	mov	r2, r5
 8003c68:	4620      	mov	r0, r4
 8003c6a:	f000 fbb1 	bl	80043d0 <__lshift>
 8003c6e:	4607      	mov	r7, r0
 8003c70:	9b06      	ldr	r3, [sp, #24]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d05c      	beq.n	8003d30 <_dtoa_r+0xa78>
 8003c76:	6879      	ldr	r1, [r7, #4]
 8003c78:	4620      	mov	r0, r4
 8003c7a:	f000 f997 	bl	8003fac <_Balloc>
 8003c7e:	4605      	mov	r5, r0
 8003c80:	b928      	cbnz	r0, 8003c8e <_dtoa_r+0x9d6>
 8003c82:	4b80      	ldr	r3, [pc, #512]	; (8003e84 <_dtoa_r+0xbcc>)
 8003c84:	4602      	mov	r2, r0
 8003c86:	f240 21ea 	movw	r1, #746	; 0x2ea
 8003c8a:	f7ff bb2e 	b.w	80032ea <_dtoa_r+0x32>
 8003c8e:	693a      	ldr	r2, [r7, #16]
 8003c90:	3202      	adds	r2, #2
 8003c92:	0092      	lsls	r2, r2, #2
 8003c94:	f107 010c 	add.w	r1, r7, #12
 8003c98:	300c      	adds	r0, #12
 8003c9a:	f7fe faee 	bl	800227a <memcpy>
 8003c9e:	2201      	movs	r2, #1
 8003ca0:	4629      	mov	r1, r5
 8003ca2:	4620      	mov	r0, r4
 8003ca4:	f000 fb94 	bl	80043d0 <__lshift>
 8003ca8:	9b00      	ldr	r3, [sp, #0]
 8003caa:	3301      	adds	r3, #1
 8003cac:	9301      	str	r3, [sp, #4]
 8003cae:	9b00      	ldr	r3, [sp, #0]
 8003cb0:	444b      	add	r3, r9
 8003cb2:	9307      	str	r3, [sp, #28]
 8003cb4:	9b02      	ldr	r3, [sp, #8]
 8003cb6:	f003 0301 	and.w	r3, r3, #1
 8003cba:	46b8      	mov	r8, r7
 8003cbc:	9306      	str	r3, [sp, #24]
 8003cbe:	4607      	mov	r7, r0
 8003cc0:	9b01      	ldr	r3, [sp, #4]
 8003cc2:	4631      	mov	r1, r6
 8003cc4:	3b01      	subs	r3, #1
 8003cc6:	4658      	mov	r0, fp
 8003cc8:	9302      	str	r3, [sp, #8]
 8003cca:	f7ff fa69 	bl	80031a0 <quorem>
 8003cce:	4603      	mov	r3, r0
 8003cd0:	3330      	adds	r3, #48	; 0x30
 8003cd2:	9004      	str	r0, [sp, #16]
 8003cd4:	4641      	mov	r1, r8
 8003cd6:	4658      	mov	r0, fp
 8003cd8:	9308      	str	r3, [sp, #32]
 8003cda:	f000 fbe5 	bl	80044a8 <__mcmp>
 8003cde:	463a      	mov	r2, r7
 8003ce0:	4681      	mov	r9, r0
 8003ce2:	4631      	mov	r1, r6
 8003ce4:	4620      	mov	r0, r4
 8003ce6:	f000 fbfb 	bl	80044e0 <__mdiff>
 8003cea:	68c2      	ldr	r2, [r0, #12]
 8003cec:	9b08      	ldr	r3, [sp, #32]
 8003cee:	4605      	mov	r5, r0
 8003cf0:	bb02      	cbnz	r2, 8003d34 <_dtoa_r+0xa7c>
 8003cf2:	4601      	mov	r1, r0
 8003cf4:	4658      	mov	r0, fp
 8003cf6:	f000 fbd7 	bl	80044a8 <__mcmp>
 8003cfa:	9b08      	ldr	r3, [sp, #32]
 8003cfc:	4602      	mov	r2, r0
 8003cfe:	4629      	mov	r1, r5
 8003d00:	4620      	mov	r0, r4
 8003d02:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8003d06:	f000 f991 	bl	800402c <_Bfree>
 8003d0a:	9b05      	ldr	r3, [sp, #20]
 8003d0c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003d0e:	9d01      	ldr	r5, [sp, #4]
 8003d10:	ea43 0102 	orr.w	r1, r3, r2
 8003d14:	9b06      	ldr	r3, [sp, #24]
 8003d16:	430b      	orrs	r3, r1
 8003d18:	9b08      	ldr	r3, [sp, #32]
 8003d1a:	d10d      	bne.n	8003d38 <_dtoa_r+0xa80>
 8003d1c:	2b39      	cmp	r3, #57	; 0x39
 8003d1e:	d029      	beq.n	8003d74 <_dtoa_r+0xabc>
 8003d20:	f1b9 0f00 	cmp.w	r9, #0
 8003d24:	dd01      	ble.n	8003d2a <_dtoa_r+0xa72>
 8003d26:	9b04      	ldr	r3, [sp, #16]
 8003d28:	3331      	adds	r3, #49	; 0x31
 8003d2a:	9a02      	ldr	r2, [sp, #8]
 8003d2c:	7013      	strb	r3, [r2, #0]
 8003d2e:	e774      	b.n	8003c1a <_dtoa_r+0x962>
 8003d30:	4638      	mov	r0, r7
 8003d32:	e7b9      	b.n	8003ca8 <_dtoa_r+0x9f0>
 8003d34:	2201      	movs	r2, #1
 8003d36:	e7e2      	b.n	8003cfe <_dtoa_r+0xa46>
 8003d38:	f1b9 0f00 	cmp.w	r9, #0
 8003d3c:	db06      	blt.n	8003d4c <_dtoa_r+0xa94>
 8003d3e:	9905      	ldr	r1, [sp, #20]
 8003d40:	ea41 0909 	orr.w	r9, r1, r9
 8003d44:	9906      	ldr	r1, [sp, #24]
 8003d46:	ea59 0101 	orrs.w	r1, r9, r1
 8003d4a:	d120      	bne.n	8003d8e <_dtoa_r+0xad6>
 8003d4c:	2a00      	cmp	r2, #0
 8003d4e:	ddec      	ble.n	8003d2a <_dtoa_r+0xa72>
 8003d50:	4659      	mov	r1, fp
 8003d52:	2201      	movs	r2, #1
 8003d54:	4620      	mov	r0, r4
 8003d56:	9301      	str	r3, [sp, #4]
 8003d58:	f000 fb3a 	bl	80043d0 <__lshift>
 8003d5c:	4631      	mov	r1, r6
 8003d5e:	4683      	mov	fp, r0
 8003d60:	f000 fba2 	bl	80044a8 <__mcmp>
 8003d64:	2800      	cmp	r0, #0
 8003d66:	9b01      	ldr	r3, [sp, #4]
 8003d68:	dc02      	bgt.n	8003d70 <_dtoa_r+0xab8>
 8003d6a:	d1de      	bne.n	8003d2a <_dtoa_r+0xa72>
 8003d6c:	07da      	lsls	r2, r3, #31
 8003d6e:	d5dc      	bpl.n	8003d2a <_dtoa_r+0xa72>
 8003d70:	2b39      	cmp	r3, #57	; 0x39
 8003d72:	d1d8      	bne.n	8003d26 <_dtoa_r+0xa6e>
 8003d74:	9a02      	ldr	r2, [sp, #8]
 8003d76:	2339      	movs	r3, #57	; 0x39
 8003d78:	7013      	strb	r3, [r2, #0]
 8003d7a:	462b      	mov	r3, r5
 8003d7c:	461d      	mov	r5, r3
 8003d7e:	3b01      	subs	r3, #1
 8003d80:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8003d84:	2a39      	cmp	r2, #57	; 0x39
 8003d86:	d050      	beq.n	8003e2a <_dtoa_r+0xb72>
 8003d88:	3201      	adds	r2, #1
 8003d8a:	701a      	strb	r2, [r3, #0]
 8003d8c:	e745      	b.n	8003c1a <_dtoa_r+0x962>
 8003d8e:	2a00      	cmp	r2, #0
 8003d90:	dd03      	ble.n	8003d9a <_dtoa_r+0xae2>
 8003d92:	2b39      	cmp	r3, #57	; 0x39
 8003d94:	d0ee      	beq.n	8003d74 <_dtoa_r+0xabc>
 8003d96:	3301      	adds	r3, #1
 8003d98:	e7c7      	b.n	8003d2a <_dtoa_r+0xa72>
 8003d9a:	9a01      	ldr	r2, [sp, #4]
 8003d9c:	9907      	ldr	r1, [sp, #28]
 8003d9e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8003da2:	428a      	cmp	r2, r1
 8003da4:	d02a      	beq.n	8003dfc <_dtoa_r+0xb44>
 8003da6:	4659      	mov	r1, fp
 8003da8:	2300      	movs	r3, #0
 8003daa:	220a      	movs	r2, #10
 8003dac:	4620      	mov	r0, r4
 8003dae:	f000 f95f 	bl	8004070 <__multadd>
 8003db2:	45b8      	cmp	r8, r7
 8003db4:	4683      	mov	fp, r0
 8003db6:	f04f 0300 	mov.w	r3, #0
 8003dba:	f04f 020a 	mov.w	r2, #10
 8003dbe:	4641      	mov	r1, r8
 8003dc0:	4620      	mov	r0, r4
 8003dc2:	d107      	bne.n	8003dd4 <_dtoa_r+0xb1c>
 8003dc4:	f000 f954 	bl	8004070 <__multadd>
 8003dc8:	4680      	mov	r8, r0
 8003dca:	4607      	mov	r7, r0
 8003dcc:	9b01      	ldr	r3, [sp, #4]
 8003dce:	3301      	adds	r3, #1
 8003dd0:	9301      	str	r3, [sp, #4]
 8003dd2:	e775      	b.n	8003cc0 <_dtoa_r+0xa08>
 8003dd4:	f000 f94c 	bl	8004070 <__multadd>
 8003dd8:	4639      	mov	r1, r7
 8003dda:	4680      	mov	r8, r0
 8003ddc:	2300      	movs	r3, #0
 8003dde:	220a      	movs	r2, #10
 8003de0:	4620      	mov	r0, r4
 8003de2:	f000 f945 	bl	8004070 <__multadd>
 8003de6:	4607      	mov	r7, r0
 8003de8:	e7f0      	b.n	8003dcc <_dtoa_r+0xb14>
 8003dea:	f1b9 0f00 	cmp.w	r9, #0
 8003dee:	9a00      	ldr	r2, [sp, #0]
 8003df0:	bfcc      	ite	gt
 8003df2:	464d      	movgt	r5, r9
 8003df4:	2501      	movle	r5, #1
 8003df6:	4415      	add	r5, r2
 8003df8:	f04f 0800 	mov.w	r8, #0
 8003dfc:	4659      	mov	r1, fp
 8003dfe:	2201      	movs	r2, #1
 8003e00:	4620      	mov	r0, r4
 8003e02:	9301      	str	r3, [sp, #4]
 8003e04:	f000 fae4 	bl	80043d0 <__lshift>
 8003e08:	4631      	mov	r1, r6
 8003e0a:	4683      	mov	fp, r0
 8003e0c:	f000 fb4c 	bl	80044a8 <__mcmp>
 8003e10:	2800      	cmp	r0, #0
 8003e12:	dcb2      	bgt.n	8003d7a <_dtoa_r+0xac2>
 8003e14:	d102      	bne.n	8003e1c <_dtoa_r+0xb64>
 8003e16:	9b01      	ldr	r3, [sp, #4]
 8003e18:	07db      	lsls	r3, r3, #31
 8003e1a:	d4ae      	bmi.n	8003d7a <_dtoa_r+0xac2>
 8003e1c:	462b      	mov	r3, r5
 8003e1e:	461d      	mov	r5, r3
 8003e20:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8003e24:	2a30      	cmp	r2, #48	; 0x30
 8003e26:	d0fa      	beq.n	8003e1e <_dtoa_r+0xb66>
 8003e28:	e6f7      	b.n	8003c1a <_dtoa_r+0x962>
 8003e2a:	9a00      	ldr	r2, [sp, #0]
 8003e2c:	429a      	cmp	r2, r3
 8003e2e:	d1a5      	bne.n	8003d7c <_dtoa_r+0xac4>
 8003e30:	f10a 0a01 	add.w	sl, sl, #1
 8003e34:	2331      	movs	r3, #49	; 0x31
 8003e36:	e779      	b.n	8003d2c <_dtoa_r+0xa74>
 8003e38:	4b13      	ldr	r3, [pc, #76]	; (8003e88 <_dtoa_r+0xbd0>)
 8003e3a:	f7ff baaf 	b.w	800339c <_dtoa_r+0xe4>
 8003e3e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	f47f aa86 	bne.w	8003352 <_dtoa_r+0x9a>
 8003e46:	4b11      	ldr	r3, [pc, #68]	; (8003e8c <_dtoa_r+0xbd4>)
 8003e48:	f7ff baa8 	b.w	800339c <_dtoa_r+0xe4>
 8003e4c:	f1b9 0f00 	cmp.w	r9, #0
 8003e50:	dc03      	bgt.n	8003e5a <_dtoa_r+0xba2>
 8003e52:	9b05      	ldr	r3, [sp, #20]
 8003e54:	2b02      	cmp	r3, #2
 8003e56:	f73f aec9 	bgt.w	8003bec <_dtoa_r+0x934>
 8003e5a:	9d00      	ldr	r5, [sp, #0]
 8003e5c:	4631      	mov	r1, r6
 8003e5e:	4658      	mov	r0, fp
 8003e60:	f7ff f99e 	bl	80031a0 <quorem>
 8003e64:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8003e68:	f805 3b01 	strb.w	r3, [r5], #1
 8003e6c:	9a00      	ldr	r2, [sp, #0]
 8003e6e:	1aaa      	subs	r2, r5, r2
 8003e70:	4591      	cmp	r9, r2
 8003e72:	ddba      	ble.n	8003dea <_dtoa_r+0xb32>
 8003e74:	4659      	mov	r1, fp
 8003e76:	2300      	movs	r3, #0
 8003e78:	220a      	movs	r2, #10
 8003e7a:	4620      	mov	r0, r4
 8003e7c:	f000 f8f8 	bl	8004070 <__multadd>
 8003e80:	4683      	mov	fp, r0
 8003e82:	e7eb      	b.n	8003e5c <_dtoa_r+0xba4>
 8003e84:	08004caf 	.word	0x08004caf
 8003e88:	08004c08 	.word	0x08004c08
 8003e8c:	08004c2c 	.word	0x08004c2c

08003e90 <_localeconv_r>:
 8003e90:	4800      	ldr	r0, [pc, #0]	; (8003e94 <_localeconv_r+0x4>)
 8003e92:	4770      	bx	lr
 8003e94:	20000180 	.word	0x20000180

08003e98 <_lseek_r>:
 8003e98:	b538      	push	{r3, r4, r5, lr}
 8003e9a:	4d07      	ldr	r5, [pc, #28]	; (8003eb8 <_lseek_r+0x20>)
 8003e9c:	4604      	mov	r4, r0
 8003e9e:	4608      	mov	r0, r1
 8003ea0:	4611      	mov	r1, r2
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	602a      	str	r2, [r5, #0]
 8003ea6:	461a      	mov	r2, r3
 8003ea8:	f7fd fee2 	bl	8001c70 <_lseek>
 8003eac:	1c43      	adds	r3, r0, #1
 8003eae:	d102      	bne.n	8003eb6 <_lseek_r+0x1e>
 8003eb0:	682b      	ldr	r3, [r5, #0]
 8003eb2:	b103      	cbz	r3, 8003eb6 <_lseek_r+0x1e>
 8003eb4:	6023      	str	r3, [r4, #0]
 8003eb6:	bd38      	pop	{r3, r4, r5, pc}
 8003eb8:	20000338 	.word	0x20000338

08003ebc <__swhatbuf_r>:
 8003ebc:	b570      	push	{r4, r5, r6, lr}
 8003ebe:	460e      	mov	r6, r1
 8003ec0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003ec4:	2900      	cmp	r1, #0
 8003ec6:	b096      	sub	sp, #88	; 0x58
 8003ec8:	4614      	mov	r4, r2
 8003eca:	461d      	mov	r5, r3
 8003ecc:	da07      	bge.n	8003ede <__swhatbuf_r+0x22>
 8003ece:	2300      	movs	r3, #0
 8003ed0:	602b      	str	r3, [r5, #0]
 8003ed2:	89b3      	ldrh	r3, [r6, #12]
 8003ed4:	061a      	lsls	r2, r3, #24
 8003ed6:	d410      	bmi.n	8003efa <__swhatbuf_r+0x3e>
 8003ed8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003edc:	e00e      	b.n	8003efc <__swhatbuf_r+0x40>
 8003ede:	466a      	mov	r2, sp
 8003ee0:	f000 fd8c 	bl	80049fc <_fstat_r>
 8003ee4:	2800      	cmp	r0, #0
 8003ee6:	dbf2      	blt.n	8003ece <__swhatbuf_r+0x12>
 8003ee8:	9a01      	ldr	r2, [sp, #4]
 8003eea:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003eee:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8003ef2:	425a      	negs	r2, r3
 8003ef4:	415a      	adcs	r2, r3
 8003ef6:	602a      	str	r2, [r5, #0]
 8003ef8:	e7ee      	b.n	8003ed8 <__swhatbuf_r+0x1c>
 8003efa:	2340      	movs	r3, #64	; 0x40
 8003efc:	2000      	movs	r0, #0
 8003efe:	6023      	str	r3, [r4, #0]
 8003f00:	b016      	add	sp, #88	; 0x58
 8003f02:	bd70      	pop	{r4, r5, r6, pc}

08003f04 <__smakebuf_r>:
 8003f04:	898b      	ldrh	r3, [r1, #12]
 8003f06:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003f08:	079d      	lsls	r5, r3, #30
 8003f0a:	4606      	mov	r6, r0
 8003f0c:	460c      	mov	r4, r1
 8003f0e:	d507      	bpl.n	8003f20 <__smakebuf_r+0x1c>
 8003f10:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003f14:	6023      	str	r3, [r4, #0]
 8003f16:	6123      	str	r3, [r4, #16]
 8003f18:	2301      	movs	r3, #1
 8003f1a:	6163      	str	r3, [r4, #20]
 8003f1c:	b002      	add	sp, #8
 8003f1e:	bd70      	pop	{r4, r5, r6, pc}
 8003f20:	ab01      	add	r3, sp, #4
 8003f22:	466a      	mov	r2, sp
 8003f24:	f7ff ffca 	bl	8003ebc <__swhatbuf_r>
 8003f28:	9900      	ldr	r1, [sp, #0]
 8003f2a:	4605      	mov	r5, r0
 8003f2c:	4630      	mov	r0, r6
 8003f2e:	f7fe fa0b 	bl	8002348 <_malloc_r>
 8003f32:	b948      	cbnz	r0, 8003f48 <__smakebuf_r+0x44>
 8003f34:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003f38:	059a      	lsls	r2, r3, #22
 8003f3a:	d4ef      	bmi.n	8003f1c <__smakebuf_r+0x18>
 8003f3c:	f023 0303 	bic.w	r3, r3, #3
 8003f40:	f043 0302 	orr.w	r3, r3, #2
 8003f44:	81a3      	strh	r3, [r4, #12]
 8003f46:	e7e3      	b.n	8003f10 <__smakebuf_r+0xc>
 8003f48:	4b0d      	ldr	r3, [pc, #52]	; (8003f80 <__smakebuf_r+0x7c>)
 8003f4a:	62b3      	str	r3, [r6, #40]	; 0x28
 8003f4c:	89a3      	ldrh	r3, [r4, #12]
 8003f4e:	6020      	str	r0, [r4, #0]
 8003f50:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003f54:	81a3      	strh	r3, [r4, #12]
 8003f56:	9b00      	ldr	r3, [sp, #0]
 8003f58:	6163      	str	r3, [r4, #20]
 8003f5a:	9b01      	ldr	r3, [sp, #4]
 8003f5c:	6120      	str	r0, [r4, #16]
 8003f5e:	b15b      	cbz	r3, 8003f78 <__smakebuf_r+0x74>
 8003f60:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003f64:	4630      	mov	r0, r6
 8003f66:	f000 fd5b 	bl	8004a20 <_isatty_r>
 8003f6a:	b128      	cbz	r0, 8003f78 <__smakebuf_r+0x74>
 8003f6c:	89a3      	ldrh	r3, [r4, #12]
 8003f6e:	f023 0303 	bic.w	r3, r3, #3
 8003f72:	f043 0301 	orr.w	r3, r3, #1
 8003f76:	81a3      	strh	r3, [r4, #12]
 8003f78:	89a0      	ldrh	r0, [r4, #12]
 8003f7a:	4305      	orrs	r5, r0
 8003f7c:	81a5      	strh	r5, [r4, #12]
 8003f7e:	e7cd      	b.n	8003f1c <__smakebuf_r+0x18>
 8003f80:	08002089 	.word	0x08002089

08003f84 <malloc>:
 8003f84:	4b02      	ldr	r3, [pc, #8]	; (8003f90 <malloc+0xc>)
 8003f86:	4601      	mov	r1, r0
 8003f88:	6818      	ldr	r0, [r3, #0]
 8003f8a:	f7fe b9dd 	b.w	8002348 <_malloc_r>
 8003f8e:	bf00      	nop
 8003f90:	2000002c 	.word	0x2000002c

08003f94 <__malloc_lock>:
 8003f94:	4801      	ldr	r0, [pc, #4]	; (8003f9c <__malloc_lock+0x8>)
 8003f96:	f7fe b96e 	b.w	8002276 <__retarget_lock_acquire_recursive>
 8003f9a:	bf00      	nop
 8003f9c:	20000330 	.word	0x20000330

08003fa0 <__malloc_unlock>:
 8003fa0:	4801      	ldr	r0, [pc, #4]	; (8003fa8 <__malloc_unlock+0x8>)
 8003fa2:	f7fe b969 	b.w	8002278 <__retarget_lock_release_recursive>
 8003fa6:	bf00      	nop
 8003fa8:	20000330 	.word	0x20000330

08003fac <_Balloc>:
 8003fac:	b570      	push	{r4, r5, r6, lr}
 8003fae:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8003fb0:	4604      	mov	r4, r0
 8003fb2:	460d      	mov	r5, r1
 8003fb4:	b976      	cbnz	r6, 8003fd4 <_Balloc+0x28>
 8003fb6:	2010      	movs	r0, #16
 8003fb8:	f7ff ffe4 	bl	8003f84 <malloc>
 8003fbc:	4602      	mov	r2, r0
 8003fbe:	6260      	str	r0, [r4, #36]	; 0x24
 8003fc0:	b920      	cbnz	r0, 8003fcc <_Balloc+0x20>
 8003fc2:	4b18      	ldr	r3, [pc, #96]	; (8004024 <_Balloc+0x78>)
 8003fc4:	4818      	ldr	r0, [pc, #96]	; (8004028 <_Balloc+0x7c>)
 8003fc6:	2166      	movs	r1, #102	; 0x66
 8003fc8:	f000 fce8 	bl	800499c <__assert_func>
 8003fcc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8003fd0:	6006      	str	r6, [r0, #0]
 8003fd2:	60c6      	str	r6, [r0, #12]
 8003fd4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8003fd6:	68f3      	ldr	r3, [r6, #12]
 8003fd8:	b183      	cbz	r3, 8003ffc <_Balloc+0x50>
 8003fda:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003fdc:	68db      	ldr	r3, [r3, #12]
 8003fde:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8003fe2:	b9b8      	cbnz	r0, 8004014 <_Balloc+0x68>
 8003fe4:	2101      	movs	r1, #1
 8003fe6:	fa01 f605 	lsl.w	r6, r1, r5
 8003fea:	1d72      	adds	r2, r6, #5
 8003fec:	0092      	lsls	r2, r2, #2
 8003fee:	4620      	mov	r0, r4
 8003ff0:	f000 fb5a 	bl	80046a8 <_calloc_r>
 8003ff4:	b160      	cbz	r0, 8004010 <_Balloc+0x64>
 8003ff6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8003ffa:	e00e      	b.n	800401a <_Balloc+0x6e>
 8003ffc:	2221      	movs	r2, #33	; 0x21
 8003ffe:	2104      	movs	r1, #4
 8004000:	4620      	mov	r0, r4
 8004002:	f000 fb51 	bl	80046a8 <_calloc_r>
 8004006:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004008:	60f0      	str	r0, [r6, #12]
 800400a:	68db      	ldr	r3, [r3, #12]
 800400c:	2b00      	cmp	r3, #0
 800400e:	d1e4      	bne.n	8003fda <_Balloc+0x2e>
 8004010:	2000      	movs	r0, #0
 8004012:	bd70      	pop	{r4, r5, r6, pc}
 8004014:	6802      	ldr	r2, [r0, #0]
 8004016:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800401a:	2300      	movs	r3, #0
 800401c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004020:	e7f7      	b.n	8004012 <_Balloc+0x66>
 8004022:	bf00      	nop
 8004024:	08004c39 	.word	0x08004c39
 8004028:	08004cc0 	.word	0x08004cc0

0800402c <_Bfree>:
 800402c:	b570      	push	{r4, r5, r6, lr}
 800402e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004030:	4605      	mov	r5, r0
 8004032:	460c      	mov	r4, r1
 8004034:	b976      	cbnz	r6, 8004054 <_Bfree+0x28>
 8004036:	2010      	movs	r0, #16
 8004038:	f7ff ffa4 	bl	8003f84 <malloc>
 800403c:	4602      	mov	r2, r0
 800403e:	6268      	str	r0, [r5, #36]	; 0x24
 8004040:	b920      	cbnz	r0, 800404c <_Bfree+0x20>
 8004042:	4b09      	ldr	r3, [pc, #36]	; (8004068 <_Bfree+0x3c>)
 8004044:	4809      	ldr	r0, [pc, #36]	; (800406c <_Bfree+0x40>)
 8004046:	218a      	movs	r1, #138	; 0x8a
 8004048:	f000 fca8 	bl	800499c <__assert_func>
 800404c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004050:	6006      	str	r6, [r0, #0]
 8004052:	60c6      	str	r6, [r0, #12]
 8004054:	b13c      	cbz	r4, 8004066 <_Bfree+0x3a>
 8004056:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004058:	6862      	ldr	r2, [r4, #4]
 800405a:	68db      	ldr	r3, [r3, #12]
 800405c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004060:	6021      	str	r1, [r4, #0]
 8004062:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8004066:	bd70      	pop	{r4, r5, r6, pc}
 8004068:	08004c39 	.word	0x08004c39
 800406c:	08004cc0 	.word	0x08004cc0

08004070 <__multadd>:
 8004070:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004074:	690e      	ldr	r6, [r1, #16]
 8004076:	4607      	mov	r7, r0
 8004078:	4698      	mov	r8, r3
 800407a:	460c      	mov	r4, r1
 800407c:	f101 0014 	add.w	r0, r1, #20
 8004080:	2300      	movs	r3, #0
 8004082:	6805      	ldr	r5, [r0, #0]
 8004084:	b2a9      	uxth	r1, r5
 8004086:	fb02 8101 	mla	r1, r2, r1, r8
 800408a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800408e:	0c2d      	lsrs	r5, r5, #16
 8004090:	fb02 c505 	mla	r5, r2, r5, ip
 8004094:	b289      	uxth	r1, r1
 8004096:	3301      	adds	r3, #1
 8004098:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800409c:	429e      	cmp	r6, r3
 800409e:	f840 1b04 	str.w	r1, [r0], #4
 80040a2:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80040a6:	dcec      	bgt.n	8004082 <__multadd+0x12>
 80040a8:	f1b8 0f00 	cmp.w	r8, #0
 80040ac:	d022      	beq.n	80040f4 <__multadd+0x84>
 80040ae:	68a3      	ldr	r3, [r4, #8]
 80040b0:	42b3      	cmp	r3, r6
 80040b2:	dc19      	bgt.n	80040e8 <__multadd+0x78>
 80040b4:	6861      	ldr	r1, [r4, #4]
 80040b6:	4638      	mov	r0, r7
 80040b8:	3101      	adds	r1, #1
 80040ba:	f7ff ff77 	bl	8003fac <_Balloc>
 80040be:	4605      	mov	r5, r0
 80040c0:	b928      	cbnz	r0, 80040ce <__multadd+0x5e>
 80040c2:	4602      	mov	r2, r0
 80040c4:	4b0d      	ldr	r3, [pc, #52]	; (80040fc <__multadd+0x8c>)
 80040c6:	480e      	ldr	r0, [pc, #56]	; (8004100 <__multadd+0x90>)
 80040c8:	21b5      	movs	r1, #181	; 0xb5
 80040ca:	f000 fc67 	bl	800499c <__assert_func>
 80040ce:	6922      	ldr	r2, [r4, #16]
 80040d0:	3202      	adds	r2, #2
 80040d2:	f104 010c 	add.w	r1, r4, #12
 80040d6:	0092      	lsls	r2, r2, #2
 80040d8:	300c      	adds	r0, #12
 80040da:	f7fe f8ce 	bl	800227a <memcpy>
 80040de:	4621      	mov	r1, r4
 80040e0:	4638      	mov	r0, r7
 80040e2:	f7ff ffa3 	bl	800402c <_Bfree>
 80040e6:	462c      	mov	r4, r5
 80040e8:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80040ec:	3601      	adds	r6, #1
 80040ee:	f8c3 8014 	str.w	r8, [r3, #20]
 80040f2:	6126      	str	r6, [r4, #16]
 80040f4:	4620      	mov	r0, r4
 80040f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80040fa:	bf00      	nop
 80040fc:	08004caf 	.word	0x08004caf
 8004100:	08004cc0 	.word	0x08004cc0

08004104 <__hi0bits>:
 8004104:	0c03      	lsrs	r3, r0, #16
 8004106:	041b      	lsls	r3, r3, #16
 8004108:	b9d3      	cbnz	r3, 8004140 <__hi0bits+0x3c>
 800410a:	0400      	lsls	r0, r0, #16
 800410c:	2310      	movs	r3, #16
 800410e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8004112:	bf04      	itt	eq
 8004114:	0200      	lsleq	r0, r0, #8
 8004116:	3308      	addeq	r3, #8
 8004118:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800411c:	bf04      	itt	eq
 800411e:	0100      	lsleq	r0, r0, #4
 8004120:	3304      	addeq	r3, #4
 8004122:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8004126:	bf04      	itt	eq
 8004128:	0080      	lsleq	r0, r0, #2
 800412a:	3302      	addeq	r3, #2
 800412c:	2800      	cmp	r0, #0
 800412e:	db05      	blt.n	800413c <__hi0bits+0x38>
 8004130:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8004134:	f103 0301 	add.w	r3, r3, #1
 8004138:	bf08      	it	eq
 800413a:	2320      	moveq	r3, #32
 800413c:	4618      	mov	r0, r3
 800413e:	4770      	bx	lr
 8004140:	2300      	movs	r3, #0
 8004142:	e7e4      	b.n	800410e <__hi0bits+0xa>

08004144 <__lo0bits>:
 8004144:	6803      	ldr	r3, [r0, #0]
 8004146:	f013 0207 	ands.w	r2, r3, #7
 800414a:	4601      	mov	r1, r0
 800414c:	d00b      	beq.n	8004166 <__lo0bits+0x22>
 800414e:	07da      	lsls	r2, r3, #31
 8004150:	d424      	bmi.n	800419c <__lo0bits+0x58>
 8004152:	0798      	lsls	r0, r3, #30
 8004154:	bf49      	itett	mi
 8004156:	085b      	lsrmi	r3, r3, #1
 8004158:	089b      	lsrpl	r3, r3, #2
 800415a:	2001      	movmi	r0, #1
 800415c:	600b      	strmi	r3, [r1, #0]
 800415e:	bf5c      	itt	pl
 8004160:	600b      	strpl	r3, [r1, #0]
 8004162:	2002      	movpl	r0, #2
 8004164:	4770      	bx	lr
 8004166:	b298      	uxth	r0, r3
 8004168:	b9b0      	cbnz	r0, 8004198 <__lo0bits+0x54>
 800416a:	0c1b      	lsrs	r3, r3, #16
 800416c:	2010      	movs	r0, #16
 800416e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8004172:	bf04      	itt	eq
 8004174:	0a1b      	lsreq	r3, r3, #8
 8004176:	3008      	addeq	r0, #8
 8004178:	071a      	lsls	r2, r3, #28
 800417a:	bf04      	itt	eq
 800417c:	091b      	lsreq	r3, r3, #4
 800417e:	3004      	addeq	r0, #4
 8004180:	079a      	lsls	r2, r3, #30
 8004182:	bf04      	itt	eq
 8004184:	089b      	lsreq	r3, r3, #2
 8004186:	3002      	addeq	r0, #2
 8004188:	07da      	lsls	r2, r3, #31
 800418a:	d403      	bmi.n	8004194 <__lo0bits+0x50>
 800418c:	085b      	lsrs	r3, r3, #1
 800418e:	f100 0001 	add.w	r0, r0, #1
 8004192:	d005      	beq.n	80041a0 <__lo0bits+0x5c>
 8004194:	600b      	str	r3, [r1, #0]
 8004196:	4770      	bx	lr
 8004198:	4610      	mov	r0, r2
 800419a:	e7e8      	b.n	800416e <__lo0bits+0x2a>
 800419c:	2000      	movs	r0, #0
 800419e:	4770      	bx	lr
 80041a0:	2020      	movs	r0, #32
 80041a2:	4770      	bx	lr

080041a4 <__i2b>:
 80041a4:	b510      	push	{r4, lr}
 80041a6:	460c      	mov	r4, r1
 80041a8:	2101      	movs	r1, #1
 80041aa:	f7ff feff 	bl	8003fac <_Balloc>
 80041ae:	4602      	mov	r2, r0
 80041b0:	b928      	cbnz	r0, 80041be <__i2b+0x1a>
 80041b2:	4b05      	ldr	r3, [pc, #20]	; (80041c8 <__i2b+0x24>)
 80041b4:	4805      	ldr	r0, [pc, #20]	; (80041cc <__i2b+0x28>)
 80041b6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80041ba:	f000 fbef 	bl	800499c <__assert_func>
 80041be:	2301      	movs	r3, #1
 80041c0:	6144      	str	r4, [r0, #20]
 80041c2:	6103      	str	r3, [r0, #16]
 80041c4:	bd10      	pop	{r4, pc}
 80041c6:	bf00      	nop
 80041c8:	08004caf 	.word	0x08004caf
 80041cc:	08004cc0 	.word	0x08004cc0

080041d0 <__multiply>:
 80041d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041d4:	4614      	mov	r4, r2
 80041d6:	690a      	ldr	r2, [r1, #16]
 80041d8:	6923      	ldr	r3, [r4, #16]
 80041da:	429a      	cmp	r2, r3
 80041dc:	bfb8      	it	lt
 80041de:	460b      	movlt	r3, r1
 80041e0:	460d      	mov	r5, r1
 80041e2:	bfbc      	itt	lt
 80041e4:	4625      	movlt	r5, r4
 80041e6:	461c      	movlt	r4, r3
 80041e8:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80041ec:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80041f0:	68ab      	ldr	r3, [r5, #8]
 80041f2:	6869      	ldr	r1, [r5, #4]
 80041f4:	eb0a 0709 	add.w	r7, sl, r9
 80041f8:	42bb      	cmp	r3, r7
 80041fa:	b085      	sub	sp, #20
 80041fc:	bfb8      	it	lt
 80041fe:	3101      	addlt	r1, #1
 8004200:	f7ff fed4 	bl	8003fac <_Balloc>
 8004204:	b930      	cbnz	r0, 8004214 <__multiply+0x44>
 8004206:	4602      	mov	r2, r0
 8004208:	4b42      	ldr	r3, [pc, #264]	; (8004314 <__multiply+0x144>)
 800420a:	4843      	ldr	r0, [pc, #268]	; (8004318 <__multiply+0x148>)
 800420c:	f240 115d 	movw	r1, #349	; 0x15d
 8004210:	f000 fbc4 	bl	800499c <__assert_func>
 8004214:	f100 0614 	add.w	r6, r0, #20
 8004218:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800421c:	4633      	mov	r3, r6
 800421e:	2200      	movs	r2, #0
 8004220:	4543      	cmp	r3, r8
 8004222:	d31e      	bcc.n	8004262 <__multiply+0x92>
 8004224:	f105 0c14 	add.w	ip, r5, #20
 8004228:	f104 0314 	add.w	r3, r4, #20
 800422c:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8004230:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8004234:	9202      	str	r2, [sp, #8]
 8004236:	ebac 0205 	sub.w	r2, ip, r5
 800423a:	3a15      	subs	r2, #21
 800423c:	f022 0203 	bic.w	r2, r2, #3
 8004240:	3204      	adds	r2, #4
 8004242:	f105 0115 	add.w	r1, r5, #21
 8004246:	458c      	cmp	ip, r1
 8004248:	bf38      	it	cc
 800424a:	2204      	movcc	r2, #4
 800424c:	9201      	str	r2, [sp, #4]
 800424e:	9a02      	ldr	r2, [sp, #8]
 8004250:	9303      	str	r3, [sp, #12]
 8004252:	429a      	cmp	r2, r3
 8004254:	d808      	bhi.n	8004268 <__multiply+0x98>
 8004256:	2f00      	cmp	r7, #0
 8004258:	dc55      	bgt.n	8004306 <__multiply+0x136>
 800425a:	6107      	str	r7, [r0, #16]
 800425c:	b005      	add	sp, #20
 800425e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004262:	f843 2b04 	str.w	r2, [r3], #4
 8004266:	e7db      	b.n	8004220 <__multiply+0x50>
 8004268:	f8b3 a000 	ldrh.w	sl, [r3]
 800426c:	f1ba 0f00 	cmp.w	sl, #0
 8004270:	d020      	beq.n	80042b4 <__multiply+0xe4>
 8004272:	f105 0e14 	add.w	lr, r5, #20
 8004276:	46b1      	mov	r9, r6
 8004278:	2200      	movs	r2, #0
 800427a:	f85e 4b04 	ldr.w	r4, [lr], #4
 800427e:	f8d9 b000 	ldr.w	fp, [r9]
 8004282:	b2a1      	uxth	r1, r4
 8004284:	fa1f fb8b 	uxth.w	fp, fp
 8004288:	fb0a b101 	mla	r1, sl, r1, fp
 800428c:	4411      	add	r1, r2
 800428e:	f8d9 2000 	ldr.w	r2, [r9]
 8004292:	0c24      	lsrs	r4, r4, #16
 8004294:	0c12      	lsrs	r2, r2, #16
 8004296:	fb0a 2404 	mla	r4, sl, r4, r2
 800429a:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800429e:	b289      	uxth	r1, r1
 80042a0:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80042a4:	45f4      	cmp	ip, lr
 80042a6:	f849 1b04 	str.w	r1, [r9], #4
 80042aa:	ea4f 4214 	mov.w	r2, r4, lsr #16
 80042ae:	d8e4      	bhi.n	800427a <__multiply+0xaa>
 80042b0:	9901      	ldr	r1, [sp, #4]
 80042b2:	5072      	str	r2, [r6, r1]
 80042b4:	9a03      	ldr	r2, [sp, #12]
 80042b6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80042ba:	3304      	adds	r3, #4
 80042bc:	f1b9 0f00 	cmp.w	r9, #0
 80042c0:	d01f      	beq.n	8004302 <__multiply+0x132>
 80042c2:	6834      	ldr	r4, [r6, #0]
 80042c4:	f105 0114 	add.w	r1, r5, #20
 80042c8:	46b6      	mov	lr, r6
 80042ca:	f04f 0a00 	mov.w	sl, #0
 80042ce:	880a      	ldrh	r2, [r1, #0]
 80042d0:	f8be b002 	ldrh.w	fp, [lr, #2]
 80042d4:	fb09 b202 	mla	r2, r9, r2, fp
 80042d8:	4492      	add	sl, r2
 80042da:	b2a4      	uxth	r4, r4
 80042dc:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80042e0:	f84e 4b04 	str.w	r4, [lr], #4
 80042e4:	f851 4b04 	ldr.w	r4, [r1], #4
 80042e8:	f8be 2000 	ldrh.w	r2, [lr]
 80042ec:	0c24      	lsrs	r4, r4, #16
 80042ee:	fb09 2404 	mla	r4, r9, r4, r2
 80042f2:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80042f6:	458c      	cmp	ip, r1
 80042f8:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80042fc:	d8e7      	bhi.n	80042ce <__multiply+0xfe>
 80042fe:	9a01      	ldr	r2, [sp, #4]
 8004300:	50b4      	str	r4, [r6, r2]
 8004302:	3604      	adds	r6, #4
 8004304:	e7a3      	b.n	800424e <__multiply+0x7e>
 8004306:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800430a:	2b00      	cmp	r3, #0
 800430c:	d1a5      	bne.n	800425a <__multiply+0x8a>
 800430e:	3f01      	subs	r7, #1
 8004310:	e7a1      	b.n	8004256 <__multiply+0x86>
 8004312:	bf00      	nop
 8004314:	08004caf 	.word	0x08004caf
 8004318:	08004cc0 	.word	0x08004cc0

0800431c <__pow5mult>:
 800431c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004320:	4615      	mov	r5, r2
 8004322:	f012 0203 	ands.w	r2, r2, #3
 8004326:	4606      	mov	r6, r0
 8004328:	460f      	mov	r7, r1
 800432a:	d007      	beq.n	800433c <__pow5mult+0x20>
 800432c:	4c25      	ldr	r4, [pc, #148]	; (80043c4 <__pow5mult+0xa8>)
 800432e:	3a01      	subs	r2, #1
 8004330:	2300      	movs	r3, #0
 8004332:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8004336:	f7ff fe9b 	bl	8004070 <__multadd>
 800433a:	4607      	mov	r7, r0
 800433c:	10ad      	asrs	r5, r5, #2
 800433e:	d03d      	beq.n	80043bc <__pow5mult+0xa0>
 8004340:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8004342:	b97c      	cbnz	r4, 8004364 <__pow5mult+0x48>
 8004344:	2010      	movs	r0, #16
 8004346:	f7ff fe1d 	bl	8003f84 <malloc>
 800434a:	4602      	mov	r2, r0
 800434c:	6270      	str	r0, [r6, #36]	; 0x24
 800434e:	b928      	cbnz	r0, 800435c <__pow5mult+0x40>
 8004350:	4b1d      	ldr	r3, [pc, #116]	; (80043c8 <__pow5mult+0xac>)
 8004352:	481e      	ldr	r0, [pc, #120]	; (80043cc <__pow5mult+0xb0>)
 8004354:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8004358:	f000 fb20 	bl	800499c <__assert_func>
 800435c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004360:	6004      	str	r4, [r0, #0]
 8004362:	60c4      	str	r4, [r0, #12]
 8004364:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8004368:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800436c:	b94c      	cbnz	r4, 8004382 <__pow5mult+0x66>
 800436e:	f240 2171 	movw	r1, #625	; 0x271
 8004372:	4630      	mov	r0, r6
 8004374:	f7ff ff16 	bl	80041a4 <__i2b>
 8004378:	2300      	movs	r3, #0
 800437a:	f8c8 0008 	str.w	r0, [r8, #8]
 800437e:	4604      	mov	r4, r0
 8004380:	6003      	str	r3, [r0, #0]
 8004382:	f04f 0900 	mov.w	r9, #0
 8004386:	07eb      	lsls	r3, r5, #31
 8004388:	d50a      	bpl.n	80043a0 <__pow5mult+0x84>
 800438a:	4639      	mov	r1, r7
 800438c:	4622      	mov	r2, r4
 800438e:	4630      	mov	r0, r6
 8004390:	f7ff ff1e 	bl	80041d0 <__multiply>
 8004394:	4639      	mov	r1, r7
 8004396:	4680      	mov	r8, r0
 8004398:	4630      	mov	r0, r6
 800439a:	f7ff fe47 	bl	800402c <_Bfree>
 800439e:	4647      	mov	r7, r8
 80043a0:	106d      	asrs	r5, r5, #1
 80043a2:	d00b      	beq.n	80043bc <__pow5mult+0xa0>
 80043a4:	6820      	ldr	r0, [r4, #0]
 80043a6:	b938      	cbnz	r0, 80043b8 <__pow5mult+0x9c>
 80043a8:	4622      	mov	r2, r4
 80043aa:	4621      	mov	r1, r4
 80043ac:	4630      	mov	r0, r6
 80043ae:	f7ff ff0f 	bl	80041d0 <__multiply>
 80043b2:	6020      	str	r0, [r4, #0]
 80043b4:	f8c0 9000 	str.w	r9, [r0]
 80043b8:	4604      	mov	r4, r0
 80043ba:	e7e4      	b.n	8004386 <__pow5mult+0x6a>
 80043bc:	4638      	mov	r0, r7
 80043be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80043c2:	bf00      	nop
 80043c4:	08004e10 	.word	0x08004e10
 80043c8:	08004c39 	.word	0x08004c39
 80043cc:	08004cc0 	.word	0x08004cc0

080043d0 <__lshift>:
 80043d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80043d4:	460c      	mov	r4, r1
 80043d6:	6849      	ldr	r1, [r1, #4]
 80043d8:	6923      	ldr	r3, [r4, #16]
 80043da:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80043de:	68a3      	ldr	r3, [r4, #8]
 80043e0:	4607      	mov	r7, r0
 80043e2:	4691      	mov	r9, r2
 80043e4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80043e8:	f108 0601 	add.w	r6, r8, #1
 80043ec:	42b3      	cmp	r3, r6
 80043ee:	db0b      	blt.n	8004408 <__lshift+0x38>
 80043f0:	4638      	mov	r0, r7
 80043f2:	f7ff fddb 	bl	8003fac <_Balloc>
 80043f6:	4605      	mov	r5, r0
 80043f8:	b948      	cbnz	r0, 800440e <__lshift+0x3e>
 80043fa:	4602      	mov	r2, r0
 80043fc:	4b28      	ldr	r3, [pc, #160]	; (80044a0 <__lshift+0xd0>)
 80043fe:	4829      	ldr	r0, [pc, #164]	; (80044a4 <__lshift+0xd4>)
 8004400:	f240 11d9 	movw	r1, #473	; 0x1d9
 8004404:	f000 faca 	bl	800499c <__assert_func>
 8004408:	3101      	adds	r1, #1
 800440a:	005b      	lsls	r3, r3, #1
 800440c:	e7ee      	b.n	80043ec <__lshift+0x1c>
 800440e:	2300      	movs	r3, #0
 8004410:	f100 0114 	add.w	r1, r0, #20
 8004414:	f100 0210 	add.w	r2, r0, #16
 8004418:	4618      	mov	r0, r3
 800441a:	4553      	cmp	r3, sl
 800441c:	db33      	blt.n	8004486 <__lshift+0xb6>
 800441e:	6920      	ldr	r0, [r4, #16]
 8004420:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004424:	f104 0314 	add.w	r3, r4, #20
 8004428:	f019 091f 	ands.w	r9, r9, #31
 800442c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8004430:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8004434:	d02b      	beq.n	800448e <__lshift+0xbe>
 8004436:	f1c9 0e20 	rsb	lr, r9, #32
 800443a:	468a      	mov	sl, r1
 800443c:	2200      	movs	r2, #0
 800443e:	6818      	ldr	r0, [r3, #0]
 8004440:	fa00 f009 	lsl.w	r0, r0, r9
 8004444:	4302      	orrs	r2, r0
 8004446:	f84a 2b04 	str.w	r2, [sl], #4
 800444a:	f853 2b04 	ldr.w	r2, [r3], #4
 800444e:	459c      	cmp	ip, r3
 8004450:	fa22 f20e 	lsr.w	r2, r2, lr
 8004454:	d8f3      	bhi.n	800443e <__lshift+0x6e>
 8004456:	ebac 0304 	sub.w	r3, ip, r4
 800445a:	3b15      	subs	r3, #21
 800445c:	f023 0303 	bic.w	r3, r3, #3
 8004460:	3304      	adds	r3, #4
 8004462:	f104 0015 	add.w	r0, r4, #21
 8004466:	4584      	cmp	ip, r0
 8004468:	bf38      	it	cc
 800446a:	2304      	movcc	r3, #4
 800446c:	50ca      	str	r2, [r1, r3]
 800446e:	b10a      	cbz	r2, 8004474 <__lshift+0xa4>
 8004470:	f108 0602 	add.w	r6, r8, #2
 8004474:	3e01      	subs	r6, #1
 8004476:	4638      	mov	r0, r7
 8004478:	612e      	str	r6, [r5, #16]
 800447a:	4621      	mov	r1, r4
 800447c:	f7ff fdd6 	bl	800402c <_Bfree>
 8004480:	4628      	mov	r0, r5
 8004482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004486:	f842 0f04 	str.w	r0, [r2, #4]!
 800448a:	3301      	adds	r3, #1
 800448c:	e7c5      	b.n	800441a <__lshift+0x4a>
 800448e:	3904      	subs	r1, #4
 8004490:	f853 2b04 	ldr.w	r2, [r3], #4
 8004494:	f841 2f04 	str.w	r2, [r1, #4]!
 8004498:	459c      	cmp	ip, r3
 800449a:	d8f9      	bhi.n	8004490 <__lshift+0xc0>
 800449c:	e7ea      	b.n	8004474 <__lshift+0xa4>
 800449e:	bf00      	nop
 80044a0:	08004caf 	.word	0x08004caf
 80044a4:	08004cc0 	.word	0x08004cc0

080044a8 <__mcmp>:
 80044a8:	b530      	push	{r4, r5, lr}
 80044aa:	6902      	ldr	r2, [r0, #16]
 80044ac:	690c      	ldr	r4, [r1, #16]
 80044ae:	1b12      	subs	r2, r2, r4
 80044b0:	d10e      	bne.n	80044d0 <__mcmp+0x28>
 80044b2:	f100 0314 	add.w	r3, r0, #20
 80044b6:	3114      	adds	r1, #20
 80044b8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80044bc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80044c0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80044c4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80044c8:	42a5      	cmp	r5, r4
 80044ca:	d003      	beq.n	80044d4 <__mcmp+0x2c>
 80044cc:	d305      	bcc.n	80044da <__mcmp+0x32>
 80044ce:	2201      	movs	r2, #1
 80044d0:	4610      	mov	r0, r2
 80044d2:	bd30      	pop	{r4, r5, pc}
 80044d4:	4283      	cmp	r3, r0
 80044d6:	d3f3      	bcc.n	80044c0 <__mcmp+0x18>
 80044d8:	e7fa      	b.n	80044d0 <__mcmp+0x28>
 80044da:	f04f 32ff 	mov.w	r2, #4294967295
 80044de:	e7f7      	b.n	80044d0 <__mcmp+0x28>

080044e0 <__mdiff>:
 80044e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80044e4:	460c      	mov	r4, r1
 80044e6:	4606      	mov	r6, r0
 80044e8:	4611      	mov	r1, r2
 80044ea:	4620      	mov	r0, r4
 80044ec:	4617      	mov	r7, r2
 80044ee:	f7ff ffdb 	bl	80044a8 <__mcmp>
 80044f2:	1e05      	subs	r5, r0, #0
 80044f4:	d110      	bne.n	8004518 <__mdiff+0x38>
 80044f6:	4629      	mov	r1, r5
 80044f8:	4630      	mov	r0, r6
 80044fa:	f7ff fd57 	bl	8003fac <_Balloc>
 80044fe:	b930      	cbnz	r0, 800450e <__mdiff+0x2e>
 8004500:	4b39      	ldr	r3, [pc, #228]	; (80045e8 <__mdiff+0x108>)
 8004502:	4602      	mov	r2, r0
 8004504:	f240 2132 	movw	r1, #562	; 0x232
 8004508:	4838      	ldr	r0, [pc, #224]	; (80045ec <__mdiff+0x10c>)
 800450a:	f000 fa47 	bl	800499c <__assert_func>
 800450e:	2301      	movs	r3, #1
 8004510:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8004514:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004518:	bfa4      	itt	ge
 800451a:	463b      	movge	r3, r7
 800451c:	4627      	movge	r7, r4
 800451e:	4630      	mov	r0, r6
 8004520:	6879      	ldr	r1, [r7, #4]
 8004522:	bfa6      	itte	ge
 8004524:	461c      	movge	r4, r3
 8004526:	2500      	movge	r5, #0
 8004528:	2501      	movlt	r5, #1
 800452a:	f7ff fd3f 	bl	8003fac <_Balloc>
 800452e:	b920      	cbnz	r0, 800453a <__mdiff+0x5a>
 8004530:	4b2d      	ldr	r3, [pc, #180]	; (80045e8 <__mdiff+0x108>)
 8004532:	4602      	mov	r2, r0
 8004534:	f44f 7110 	mov.w	r1, #576	; 0x240
 8004538:	e7e6      	b.n	8004508 <__mdiff+0x28>
 800453a:	693e      	ldr	r6, [r7, #16]
 800453c:	60c5      	str	r5, [r0, #12]
 800453e:	6925      	ldr	r5, [r4, #16]
 8004540:	f107 0114 	add.w	r1, r7, #20
 8004544:	f104 0914 	add.w	r9, r4, #20
 8004548:	f100 0e14 	add.w	lr, r0, #20
 800454c:	f107 0210 	add.w	r2, r7, #16
 8004550:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8004554:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8004558:	46f2      	mov	sl, lr
 800455a:	2700      	movs	r7, #0
 800455c:	f859 3b04 	ldr.w	r3, [r9], #4
 8004560:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8004564:	fa1f f883 	uxth.w	r8, r3
 8004568:	fa17 f78b 	uxtah	r7, r7, fp
 800456c:	0c1b      	lsrs	r3, r3, #16
 800456e:	eba7 0808 	sub.w	r8, r7, r8
 8004572:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8004576:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800457a:	fa1f f888 	uxth.w	r8, r8
 800457e:	141f      	asrs	r7, r3, #16
 8004580:	454d      	cmp	r5, r9
 8004582:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8004586:	f84a 3b04 	str.w	r3, [sl], #4
 800458a:	d8e7      	bhi.n	800455c <__mdiff+0x7c>
 800458c:	1b2b      	subs	r3, r5, r4
 800458e:	3b15      	subs	r3, #21
 8004590:	f023 0303 	bic.w	r3, r3, #3
 8004594:	3304      	adds	r3, #4
 8004596:	3415      	adds	r4, #21
 8004598:	42a5      	cmp	r5, r4
 800459a:	bf38      	it	cc
 800459c:	2304      	movcc	r3, #4
 800459e:	4419      	add	r1, r3
 80045a0:	4473      	add	r3, lr
 80045a2:	469e      	mov	lr, r3
 80045a4:	460d      	mov	r5, r1
 80045a6:	4565      	cmp	r5, ip
 80045a8:	d30e      	bcc.n	80045c8 <__mdiff+0xe8>
 80045aa:	f10c 0203 	add.w	r2, ip, #3
 80045ae:	1a52      	subs	r2, r2, r1
 80045b0:	f022 0203 	bic.w	r2, r2, #3
 80045b4:	3903      	subs	r1, #3
 80045b6:	458c      	cmp	ip, r1
 80045b8:	bf38      	it	cc
 80045ba:	2200      	movcc	r2, #0
 80045bc:	441a      	add	r2, r3
 80045be:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80045c2:	b17b      	cbz	r3, 80045e4 <__mdiff+0x104>
 80045c4:	6106      	str	r6, [r0, #16]
 80045c6:	e7a5      	b.n	8004514 <__mdiff+0x34>
 80045c8:	f855 8b04 	ldr.w	r8, [r5], #4
 80045cc:	fa17 f488 	uxtah	r4, r7, r8
 80045d0:	1422      	asrs	r2, r4, #16
 80045d2:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 80045d6:	b2a4      	uxth	r4, r4
 80045d8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80045dc:	f84e 4b04 	str.w	r4, [lr], #4
 80045e0:	1417      	asrs	r7, r2, #16
 80045e2:	e7e0      	b.n	80045a6 <__mdiff+0xc6>
 80045e4:	3e01      	subs	r6, #1
 80045e6:	e7ea      	b.n	80045be <__mdiff+0xde>
 80045e8:	08004caf 	.word	0x08004caf
 80045ec:	08004cc0 	.word	0x08004cc0

080045f0 <__d2b>:
 80045f0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80045f4:	4689      	mov	r9, r1
 80045f6:	2101      	movs	r1, #1
 80045f8:	ec57 6b10 	vmov	r6, r7, d0
 80045fc:	4690      	mov	r8, r2
 80045fe:	f7ff fcd5 	bl	8003fac <_Balloc>
 8004602:	4604      	mov	r4, r0
 8004604:	b930      	cbnz	r0, 8004614 <__d2b+0x24>
 8004606:	4602      	mov	r2, r0
 8004608:	4b25      	ldr	r3, [pc, #148]	; (80046a0 <__d2b+0xb0>)
 800460a:	4826      	ldr	r0, [pc, #152]	; (80046a4 <__d2b+0xb4>)
 800460c:	f240 310a 	movw	r1, #778	; 0x30a
 8004610:	f000 f9c4 	bl	800499c <__assert_func>
 8004614:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8004618:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800461c:	bb35      	cbnz	r5, 800466c <__d2b+0x7c>
 800461e:	2e00      	cmp	r6, #0
 8004620:	9301      	str	r3, [sp, #4]
 8004622:	d028      	beq.n	8004676 <__d2b+0x86>
 8004624:	4668      	mov	r0, sp
 8004626:	9600      	str	r6, [sp, #0]
 8004628:	f7ff fd8c 	bl	8004144 <__lo0bits>
 800462c:	9900      	ldr	r1, [sp, #0]
 800462e:	b300      	cbz	r0, 8004672 <__d2b+0x82>
 8004630:	9a01      	ldr	r2, [sp, #4]
 8004632:	f1c0 0320 	rsb	r3, r0, #32
 8004636:	fa02 f303 	lsl.w	r3, r2, r3
 800463a:	430b      	orrs	r3, r1
 800463c:	40c2      	lsrs	r2, r0
 800463e:	6163      	str	r3, [r4, #20]
 8004640:	9201      	str	r2, [sp, #4]
 8004642:	9b01      	ldr	r3, [sp, #4]
 8004644:	61a3      	str	r3, [r4, #24]
 8004646:	2b00      	cmp	r3, #0
 8004648:	bf14      	ite	ne
 800464a:	2202      	movne	r2, #2
 800464c:	2201      	moveq	r2, #1
 800464e:	6122      	str	r2, [r4, #16]
 8004650:	b1d5      	cbz	r5, 8004688 <__d2b+0x98>
 8004652:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8004656:	4405      	add	r5, r0
 8004658:	f8c9 5000 	str.w	r5, [r9]
 800465c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8004660:	f8c8 0000 	str.w	r0, [r8]
 8004664:	4620      	mov	r0, r4
 8004666:	b003      	add	sp, #12
 8004668:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800466c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004670:	e7d5      	b.n	800461e <__d2b+0x2e>
 8004672:	6161      	str	r1, [r4, #20]
 8004674:	e7e5      	b.n	8004642 <__d2b+0x52>
 8004676:	a801      	add	r0, sp, #4
 8004678:	f7ff fd64 	bl	8004144 <__lo0bits>
 800467c:	9b01      	ldr	r3, [sp, #4]
 800467e:	6163      	str	r3, [r4, #20]
 8004680:	2201      	movs	r2, #1
 8004682:	6122      	str	r2, [r4, #16]
 8004684:	3020      	adds	r0, #32
 8004686:	e7e3      	b.n	8004650 <__d2b+0x60>
 8004688:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800468c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8004690:	f8c9 0000 	str.w	r0, [r9]
 8004694:	6918      	ldr	r0, [r3, #16]
 8004696:	f7ff fd35 	bl	8004104 <__hi0bits>
 800469a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800469e:	e7df      	b.n	8004660 <__d2b+0x70>
 80046a0:	08004caf 	.word	0x08004caf
 80046a4:	08004cc0 	.word	0x08004cc0

080046a8 <_calloc_r>:
 80046a8:	b513      	push	{r0, r1, r4, lr}
 80046aa:	434a      	muls	r2, r1
 80046ac:	4611      	mov	r1, r2
 80046ae:	9201      	str	r2, [sp, #4]
 80046b0:	f7fd fe4a 	bl	8002348 <_malloc_r>
 80046b4:	4604      	mov	r4, r0
 80046b6:	b118      	cbz	r0, 80046c0 <_calloc_r+0x18>
 80046b8:	9a01      	ldr	r2, [sp, #4]
 80046ba:	2100      	movs	r1, #0
 80046bc:	f7fd fdeb 	bl	8002296 <memset>
 80046c0:	4620      	mov	r0, r4
 80046c2:	b002      	add	sp, #8
 80046c4:	bd10      	pop	{r4, pc}

080046c6 <__sfputc_r>:
 80046c6:	6893      	ldr	r3, [r2, #8]
 80046c8:	3b01      	subs	r3, #1
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	b410      	push	{r4}
 80046ce:	6093      	str	r3, [r2, #8]
 80046d0:	da08      	bge.n	80046e4 <__sfputc_r+0x1e>
 80046d2:	6994      	ldr	r4, [r2, #24]
 80046d4:	42a3      	cmp	r3, r4
 80046d6:	db01      	blt.n	80046dc <__sfputc_r+0x16>
 80046d8:	290a      	cmp	r1, #10
 80046da:	d103      	bne.n	80046e4 <__sfputc_r+0x1e>
 80046dc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80046e0:	f7fe bc8e 	b.w	8003000 <__swbuf_r>
 80046e4:	6813      	ldr	r3, [r2, #0]
 80046e6:	1c58      	adds	r0, r3, #1
 80046e8:	6010      	str	r0, [r2, #0]
 80046ea:	7019      	strb	r1, [r3, #0]
 80046ec:	4608      	mov	r0, r1
 80046ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 80046f2:	4770      	bx	lr

080046f4 <__sfputs_r>:
 80046f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80046f6:	4606      	mov	r6, r0
 80046f8:	460f      	mov	r7, r1
 80046fa:	4614      	mov	r4, r2
 80046fc:	18d5      	adds	r5, r2, r3
 80046fe:	42ac      	cmp	r4, r5
 8004700:	d101      	bne.n	8004706 <__sfputs_r+0x12>
 8004702:	2000      	movs	r0, #0
 8004704:	e007      	b.n	8004716 <__sfputs_r+0x22>
 8004706:	f814 1b01 	ldrb.w	r1, [r4], #1
 800470a:	463a      	mov	r2, r7
 800470c:	4630      	mov	r0, r6
 800470e:	f7ff ffda 	bl	80046c6 <__sfputc_r>
 8004712:	1c43      	adds	r3, r0, #1
 8004714:	d1f3      	bne.n	80046fe <__sfputs_r+0xa>
 8004716:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004718 <_vfiprintf_r>:
 8004718:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800471c:	460d      	mov	r5, r1
 800471e:	b09d      	sub	sp, #116	; 0x74
 8004720:	4614      	mov	r4, r2
 8004722:	4698      	mov	r8, r3
 8004724:	4606      	mov	r6, r0
 8004726:	b118      	cbz	r0, 8004730 <_vfiprintf_r+0x18>
 8004728:	6983      	ldr	r3, [r0, #24]
 800472a:	b90b      	cbnz	r3, 8004730 <_vfiprintf_r+0x18>
 800472c:	f7fd fce0 	bl	80020f0 <__sinit>
 8004730:	4b89      	ldr	r3, [pc, #548]	; (8004958 <_vfiprintf_r+0x240>)
 8004732:	429d      	cmp	r5, r3
 8004734:	d11b      	bne.n	800476e <_vfiprintf_r+0x56>
 8004736:	6875      	ldr	r5, [r6, #4]
 8004738:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800473a:	07d9      	lsls	r1, r3, #31
 800473c:	d405      	bmi.n	800474a <_vfiprintf_r+0x32>
 800473e:	89ab      	ldrh	r3, [r5, #12]
 8004740:	059a      	lsls	r2, r3, #22
 8004742:	d402      	bmi.n	800474a <_vfiprintf_r+0x32>
 8004744:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004746:	f7fd fd96 	bl	8002276 <__retarget_lock_acquire_recursive>
 800474a:	89ab      	ldrh	r3, [r5, #12]
 800474c:	071b      	lsls	r3, r3, #28
 800474e:	d501      	bpl.n	8004754 <_vfiprintf_r+0x3c>
 8004750:	692b      	ldr	r3, [r5, #16]
 8004752:	b9eb      	cbnz	r3, 8004790 <_vfiprintf_r+0x78>
 8004754:	4629      	mov	r1, r5
 8004756:	4630      	mov	r0, r6
 8004758:	f7fe fca4 	bl	80030a4 <__swsetup_r>
 800475c:	b1c0      	cbz	r0, 8004790 <_vfiprintf_r+0x78>
 800475e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004760:	07dc      	lsls	r4, r3, #31
 8004762:	d50e      	bpl.n	8004782 <_vfiprintf_r+0x6a>
 8004764:	f04f 30ff 	mov.w	r0, #4294967295
 8004768:	b01d      	add	sp, #116	; 0x74
 800476a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800476e:	4b7b      	ldr	r3, [pc, #492]	; (800495c <_vfiprintf_r+0x244>)
 8004770:	429d      	cmp	r5, r3
 8004772:	d101      	bne.n	8004778 <_vfiprintf_r+0x60>
 8004774:	68b5      	ldr	r5, [r6, #8]
 8004776:	e7df      	b.n	8004738 <_vfiprintf_r+0x20>
 8004778:	4b79      	ldr	r3, [pc, #484]	; (8004960 <_vfiprintf_r+0x248>)
 800477a:	429d      	cmp	r5, r3
 800477c:	bf08      	it	eq
 800477e:	68f5      	ldreq	r5, [r6, #12]
 8004780:	e7da      	b.n	8004738 <_vfiprintf_r+0x20>
 8004782:	89ab      	ldrh	r3, [r5, #12]
 8004784:	0598      	lsls	r0, r3, #22
 8004786:	d4ed      	bmi.n	8004764 <_vfiprintf_r+0x4c>
 8004788:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800478a:	f7fd fd75 	bl	8002278 <__retarget_lock_release_recursive>
 800478e:	e7e9      	b.n	8004764 <_vfiprintf_r+0x4c>
 8004790:	2300      	movs	r3, #0
 8004792:	9309      	str	r3, [sp, #36]	; 0x24
 8004794:	2320      	movs	r3, #32
 8004796:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800479a:	f8cd 800c 	str.w	r8, [sp, #12]
 800479e:	2330      	movs	r3, #48	; 0x30
 80047a0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8004964 <_vfiprintf_r+0x24c>
 80047a4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80047a8:	f04f 0901 	mov.w	r9, #1
 80047ac:	4623      	mov	r3, r4
 80047ae:	469a      	mov	sl, r3
 80047b0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80047b4:	b10a      	cbz	r2, 80047ba <_vfiprintf_r+0xa2>
 80047b6:	2a25      	cmp	r2, #37	; 0x25
 80047b8:	d1f9      	bne.n	80047ae <_vfiprintf_r+0x96>
 80047ba:	ebba 0b04 	subs.w	fp, sl, r4
 80047be:	d00b      	beq.n	80047d8 <_vfiprintf_r+0xc0>
 80047c0:	465b      	mov	r3, fp
 80047c2:	4622      	mov	r2, r4
 80047c4:	4629      	mov	r1, r5
 80047c6:	4630      	mov	r0, r6
 80047c8:	f7ff ff94 	bl	80046f4 <__sfputs_r>
 80047cc:	3001      	adds	r0, #1
 80047ce:	f000 80aa 	beq.w	8004926 <_vfiprintf_r+0x20e>
 80047d2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80047d4:	445a      	add	r2, fp
 80047d6:	9209      	str	r2, [sp, #36]	; 0x24
 80047d8:	f89a 3000 	ldrb.w	r3, [sl]
 80047dc:	2b00      	cmp	r3, #0
 80047de:	f000 80a2 	beq.w	8004926 <_vfiprintf_r+0x20e>
 80047e2:	2300      	movs	r3, #0
 80047e4:	f04f 32ff 	mov.w	r2, #4294967295
 80047e8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80047ec:	f10a 0a01 	add.w	sl, sl, #1
 80047f0:	9304      	str	r3, [sp, #16]
 80047f2:	9307      	str	r3, [sp, #28]
 80047f4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80047f8:	931a      	str	r3, [sp, #104]	; 0x68
 80047fa:	4654      	mov	r4, sl
 80047fc:	2205      	movs	r2, #5
 80047fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004802:	4858      	ldr	r0, [pc, #352]	; (8004964 <_vfiprintf_r+0x24c>)
 8004804:	f7fb fcec 	bl	80001e0 <memchr>
 8004808:	9a04      	ldr	r2, [sp, #16]
 800480a:	b9d8      	cbnz	r0, 8004844 <_vfiprintf_r+0x12c>
 800480c:	06d1      	lsls	r1, r2, #27
 800480e:	bf44      	itt	mi
 8004810:	2320      	movmi	r3, #32
 8004812:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004816:	0713      	lsls	r3, r2, #28
 8004818:	bf44      	itt	mi
 800481a:	232b      	movmi	r3, #43	; 0x2b
 800481c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004820:	f89a 3000 	ldrb.w	r3, [sl]
 8004824:	2b2a      	cmp	r3, #42	; 0x2a
 8004826:	d015      	beq.n	8004854 <_vfiprintf_r+0x13c>
 8004828:	9a07      	ldr	r2, [sp, #28]
 800482a:	4654      	mov	r4, sl
 800482c:	2000      	movs	r0, #0
 800482e:	f04f 0c0a 	mov.w	ip, #10
 8004832:	4621      	mov	r1, r4
 8004834:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004838:	3b30      	subs	r3, #48	; 0x30
 800483a:	2b09      	cmp	r3, #9
 800483c:	d94e      	bls.n	80048dc <_vfiprintf_r+0x1c4>
 800483e:	b1b0      	cbz	r0, 800486e <_vfiprintf_r+0x156>
 8004840:	9207      	str	r2, [sp, #28]
 8004842:	e014      	b.n	800486e <_vfiprintf_r+0x156>
 8004844:	eba0 0308 	sub.w	r3, r0, r8
 8004848:	fa09 f303 	lsl.w	r3, r9, r3
 800484c:	4313      	orrs	r3, r2
 800484e:	9304      	str	r3, [sp, #16]
 8004850:	46a2      	mov	sl, r4
 8004852:	e7d2      	b.n	80047fa <_vfiprintf_r+0xe2>
 8004854:	9b03      	ldr	r3, [sp, #12]
 8004856:	1d19      	adds	r1, r3, #4
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	9103      	str	r1, [sp, #12]
 800485c:	2b00      	cmp	r3, #0
 800485e:	bfbb      	ittet	lt
 8004860:	425b      	neglt	r3, r3
 8004862:	f042 0202 	orrlt.w	r2, r2, #2
 8004866:	9307      	strge	r3, [sp, #28]
 8004868:	9307      	strlt	r3, [sp, #28]
 800486a:	bfb8      	it	lt
 800486c:	9204      	strlt	r2, [sp, #16]
 800486e:	7823      	ldrb	r3, [r4, #0]
 8004870:	2b2e      	cmp	r3, #46	; 0x2e
 8004872:	d10c      	bne.n	800488e <_vfiprintf_r+0x176>
 8004874:	7863      	ldrb	r3, [r4, #1]
 8004876:	2b2a      	cmp	r3, #42	; 0x2a
 8004878:	d135      	bne.n	80048e6 <_vfiprintf_r+0x1ce>
 800487a:	9b03      	ldr	r3, [sp, #12]
 800487c:	1d1a      	adds	r2, r3, #4
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	9203      	str	r2, [sp, #12]
 8004882:	2b00      	cmp	r3, #0
 8004884:	bfb8      	it	lt
 8004886:	f04f 33ff 	movlt.w	r3, #4294967295
 800488a:	3402      	adds	r4, #2
 800488c:	9305      	str	r3, [sp, #20]
 800488e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8004974 <_vfiprintf_r+0x25c>
 8004892:	7821      	ldrb	r1, [r4, #0]
 8004894:	2203      	movs	r2, #3
 8004896:	4650      	mov	r0, sl
 8004898:	f7fb fca2 	bl	80001e0 <memchr>
 800489c:	b140      	cbz	r0, 80048b0 <_vfiprintf_r+0x198>
 800489e:	2340      	movs	r3, #64	; 0x40
 80048a0:	eba0 000a 	sub.w	r0, r0, sl
 80048a4:	fa03 f000 	lsl.w	r0, r3, r0
 80048a8:	9b04      	ldr	r3, [sp, #16]
 80048aa:	4303      	orrs	r3, r0
 80048ac:	3401      	adds	r4, #1
 80048ae:	9304      	str	r3, [sp, #16]
 80048b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80048b4:	482c      	ldr	r0, [pc, #176]	; (8004968 <_vfiprintf_r+0x250>)
 80048b6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80048ba:	2206      	movs	r2, #6
 80048bc:	f7fb fc90 	bl	80001e0 <memchr>
 80048c0:	2800      	cmp	r0, #0
 80048c2:	d03f      	beq.n	8004944 <_vfiprintf_r+0x22c>
 80048c4:	4b29      	ldr	r3, [pc, #164]	; (800496c <_vfiprintf_r+0x254>)
 80048c6:	bb1b      	cbnz	r3, 8004910 <_vfiprintf_r+0x1f8>
 80048c8:	9b03      	ldr	r3, [sp, #12]
 80048ca:	3307      	adds	r3, #7
 80048cc:	f023 0307 	bic.w	r3, r3, #7
 80048d0:	3308      	adds	r3, #8
 80048d2:	9303      	str	r3, [sp, #12]
 80048d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80048d6:	443b      	add	r3, r7
 80048d8:	9309      	str	r3, [sp, #36]	; 0x24
 80048da:	e767      	b.n	80047ac <_vfiprintf_r+0x94>
 80048dc:	fb0c 3202 	mla	r2, ip, r2, r3
 80048e0:	460c      	mov	r4, r1
 80048e2:	2001      	movs	r0, #1
 80048e4:	e7a5      	b.n	8004832 <_vfiprintf_r+0x11a>
 80048e6:	2300      	movs	r3, #0
 80048e8:	3401      	adds	r4, #1
 80048ea:	9305      	str	r3, [sp, #20]
 80048ec:	4619      	mov	r1, r3
 80048ee:	f04f 0c0a 	mov.w	ip, #10
 80048f2:	4620      	mov	r0, r4
 80048f4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80048f8:	3a30      	subs	r2, #48	; 0x30
 80048fa:	2a09      	cmp	r2, #9
 80048fc:	d903      	bls.n	8004906 <_vfiprintf_r+0x1ee>
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d0c5      	beq.n	800488e <_vfiprintf_r+0x176>
 8004902:	9105      	str	r1, [sp, #20]
 8004904:	e7c3      	b.n	800488e <_vfiprintf_r+0x176>
 8004906:	fb0c 2101 	mla	r1, ip, r1, r2
 800490a:	4604      	mov	r4, r0
 800490c:	2301      	movs	r3, #1
 800490e:	e7f0      	b.n	80048f2 <_vfiprintf_r+0x1da>
 8004910:	ab03      	add	r3, sp, #12
 8004912:	9300      	str	r3, [sp, #0]
 8004914:	462a      	mov	r2, r5
 8004916:	4b16      	ldr	r3, [pc, #88]	; (8004970 <_vfiprintf_r+0x258>)
 8004918:	a904      	add	r1, sp, #16
 800491a:	4630      	mov	r0, r6
 800491c:	f7fd fe0e 	bl	800253c <_printf_float>
 8004920:	4607      	mov	r7, r0
 8004922:	1c78      	adds	r0, r7, #1
 8004924:	d1d6      	bne.n	80048d4 <_vfiprintf_r+0x1bc>
 8004926:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004928:	07d9      	lsls	r1, r3, #31
 800492a:	d405      	bmi.n	8004938 <_vfiprintf_r+0x220>
 800492c:	89ab      	ldrh	r3, [r5, #12]
 800492e:	059a      	lsls	r2, r3, #22
 8004930:	d402      	bmi.n	8004938 <_vfiprintf_r+0x220>
 8004932:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004934:	f7fd fca0 	bl	8002278 <__retarget_lock_release_recursive>
 8004938:	89ab      	ldrh	r3, [r5, #12]
 800493a:	065b      	lsls	r3, r3, #25
 800493c:	f53f af12 	bmi.w	8004764 <_vfiprintf_r+0x4c>
 8004940:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004942:	e711      	b.n	8004768 <_vfiprintf_r+0x50>
 8004944:	ab03      	add	r3, sp, #12
 8004946:	9300      	str	r3, [sp, #0]
 8004948:	462a      	mov	r2, r5
 800494a:	4b09      	ldr	r3, [pc, #36]	; (8004970 <_vfiprintf_r+0x258>)
 800494c:	a904      	add	r1, sp, #16
 800494e:	4630      	mov	r0, r6
 8004950:	f7fe f898 	bl	8002a84 <_printf_i>
 8004954:	e7e4      	b.n	8004920 <_vfiprintf_r+0x208>
 8004956:	bf00      	nop
 8004958:	08004bb4 	.word	0x08004bb4
 800495c:	08004bd4 	.word	0x08004bd4
 8004960:	08004b94 	.word	0x08004b94
 8004964:	08004e1c 	.word	0x08004e1c
 8004968:	08004e26 	.word	0x08004e26
 800496c:	0800253d 	.word	0x0800253d
 8004970:	080046f5 	.word	0x080046f5
 8004974:	08004e22 	.word	0x08004e22

08004978 <_read_r>:
 8004978:	b538      	push	{r3, r4, r5, lr}
 800497a:	4d07      	ldr	r5, [pc, #28]	; (8004998 <_read_r+0x20>)
 800497c:	4604      	mov	r4, r0
 800497e:	4608      	mov	r0, r1
 8004980:	4611      	mov	r1, r2
 8004982:	2200      	movs	r2, #0
 8004984:	602a      	str	r2, [r5, #0]
 8004986:	461a      	mov	r2, r3
 8004988:	f7fd f92e 	bl	8001be8 <_read>
 800498c:	1c43      	adds	r3, r0, #1
 800498e:	d102      	bne.n	8004996 <_read_r+0x1e>
 8004990:	682b      	ldr	r3, [r5, #0]
 8004992:	b103      	cbz	r3, 8004996 <_read_r+0x1e>
 8004994:	6023      	str	r3, [r4, #0]
 8004996:	bd38      	pop	{r3, r4, r5, pc}
 8004998:	20000338 	.word	0x20000338

0800499c <__assert_func>:
 800499c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800499e:	4614      	mov	r4, r2
 80049a0:	461a      	mov	r2, r3
 80049a2:	4b09      	ldr	r3, [pc, #36]	; (80049c8 <__assert_func+0x2c>)
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	4605      	mov	r5, r0
 80049a8:	68d8      	ldr	r0, [r3, #12]
 80049aa:	b14c      	cbz	r4, 80049c0 <__assert_func+0x24>
 80049ac:	4b07      	ldr	r3, [pc, #28]	; (80049cc <__assert_func+0x30>)
 80049ae:	9100      	str	r1, [sp, #0]
 80049b0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80049b4:	4906      	ldr	r1, [pc, #24]	; (80049d0 <__assert_func+0x34>)
 80049b6:	462b      	mov	r3, r5
 80049b8:	f000 f80e 	bl	80049d8 <fiprintf>
 80049bc:	f000 f85f 	bl	8004a7e <abort>
 80049c0:	4b04      	ldr	r3, [pc, #16]	; (80049d4 <__assert_func+0x38>)
 80049c2:	461c      	mov	r4, r3
 80049c4:	e7f3      	b.n	80049ae <__assert_func+0x12>
 80049c6:	bf00      	nop
 80049c8:	2000002c 	.word	0x2000002c
 80049cc:	08004e2d 	.word	0x08004e2d
 80049d0:	08004e3a 	.word	0x08004e3a
 80049d4:	08004e68 	.word	0x08004e68

080049d8 <fiprintf>:
 80049d8:	b40e      	push	{r1, r2, r3}
 80049da:	b503      	push	{r0, r1, lr}
 80049dc:	4601      	mov	r1, r0
 80049de:	ab03      	add	r3, sp, #12
 80049e0:	4805      	ldr	r0, [pc, #20]	; (80049f8 <fiprintf+0x20>)
 80049e2:	f853 2b04 	ldr.w	r2, [r3], #4
 80049e6:	6800      	ldr	r0, [r0, #0]
 80049e8:	9301      	str	r3, [sp, #4]
 80049ea:	f7ff fe95 	bl	8004718 <_vfiprintf_r>
 80049ee:	b002      	add	sp, #8
 80049f0:	f85d eb04 	ldr.w	lr, [sp], #4
 80049f4:	b003      	add	sp, #12
 80049f6:	4770      	bx	lr
 80049f8:	2000002c 	.word	0x2000002c

080049fc <_fstat_r>:
 80049fc:	b538      	push	{r3, r4, r5, lr}
 80049fe:	4d07      	ldr	r5, [pc, #28]	; (8004a1c <_fstat_r+0x20>)
 8004a00:	2300      	movs	r3, #0
 8004a02:	4604      	mov	r4, r0
 8004a04:	4608      	mov	r0, r1
 8004a06:	4611      	mov	r1, r2
 8004a08:	602b      	str	r3, [r5, #0]
 8004a0a:	f7fd f916 	bl	8001c3a <_fstat>
 8004a0e:	1c43      	adds	r3, r0, #1
 8004a10:	d102      	bne.n	8004a18 <_fstat_r+0x1c>
 8004a12:	682b      	ldr	r3, [r5, #0]
 8004a14:	b103      	cbz	r3, 8004a18 <_fstat_r+0x1c>
 8004a16:	6023      	str	r3, [r4, #0]
 8004a18:	bd38      	pop	{r3, r4, r5, pc}
 8004a1a:	bf00      	nop
 8004a1c:	20000338 	.word	0x20000338

08004a20 <_isatty_r>:
 8004a20:	b538      	push	{r3, r4, r5, lr}
 8004a22:	4d06      	ldr	r5, [pc, #24]	; (8004a3c <_isatty_r+0x1c>)
 8004a24:	2300      	movs	r3, #0
 8004a26:	4604      	mov	r4, r0
 8004a28:	4608      	mov	r0, r1
 8004a2a:	602b      	str	r3, [r5, #0]
 8004a2c:	f7fd f915 	bl	8001c5a <_isatty>
 8004a30:	1c43      	adds	r3, r0, #1
 8004a32:	d102      	bne.n	8004a3a <_isatty_r+0x1a>
 8004a34:	682b      	ldr	r3, [r5, #0]
 8004a36:	b103      	cbz	r3, 8004a3a <_isatty_r+0x1a>
 8004a38:	6023      	str	r3, [r4, #0]
 8004a3a:	bd38      	pop	{r3, r4, r5, pc}
 8004a3c:	20000338 	.word	0x20000338

08004a40 <__ascii_mbtowc>:
 8004a40:	b082      	sub	sp, #8
 8004a42:	b901      	cbnz	r1, 8004a46 <__ascii_mbtowc+0x6>
 8004a44:	a901      	add	r1, sp, #4
 8004a46:	b142      	cbz	r2, 8004a5a <__ascii_mbtowc+0x1a>
 8004a48:	b14b      	cbz	r3, 8004a5e <__ascii_mbtowc+0x1e>
 8004a4a:	7813      	ldrb	r3, [r2, #0]
 8004a4c:	600b      	str	r3, [r1, #0]
 8004a4e:	7812      	ldrb	r2, [r2, #0]
 8004a50:	1e10      	subs	r0, r2, #0
 8004a52:	bf18      	it	ne
 8004a54:	2001      	movne	r0, #1
 8004a56:	b002      	add	sp, #8
 8004a58:	4770      	bx	lr
 8004a5a:	4610      	mov	r0, r2
 8004a5c:	e7fb      	b.n	8004a56 <__ascii_mbtowc+0x16>
 8004a5e:	f06f 0001 	mvn.w	r0, #1
 8004a62:	e7f8      	b.n	8004a56 <__ascii_mbtowc+0x16>

08004a64 <__ascii_wctomb>:
 8004a64:	b149      	cbz	r1, 8004a7a <__ascii_wctomb+0x16>
 8004a66:	2aff      	cmp	r2, #255	; 0xff
 8004a68:	bf85      	ittet	hi
 8004a6a:	238a      	movhi	r3, #138	; 0x8a
 8004a6c:	6003      	strhi	r3, [r0, #0]
 8004a6e:	700a      	strbls	r2, [r1, #0]
 8004a70:	f04f 30ff 	movhi.w	r0, #4294967295
 8004a74:	bf98      	it	ls
 8004a76:	2001      	movls	r0, #1
 8004a78:	4770      	bx	lr
 8004a7a:	4608      	mov	r0, r1
 8004a7c:	4770      	bx	lr

08004a7e <abort>:
 8004a7e:	b508      	push	{r3, lr}
 8004a80:	2006      	movs	r0, #6
 8004a82:	f000 f82b 	bl	8004adc <raise>
 8004a86:	2001      	movs	r0, #1
 8004a88:	f7fd f8a4 	bl	8001bd4 <_exit>

08004a8c <_raise_r>:
 8004a8c:	291f      	cmp	r1, #31
 8004a8e:	b538      	push	{r3, r4, r5, lr}
 8004a90:	4604      	mov	r4, r0
 8004a92:	460d      	mov	r5, r1
 8004a94:	d904      	bls.n	8004aa0 <_raise_r+0x14>
 8004a96:	2316      	movs	r3, #22
 8004a98:	6003      	str	r3, [r0, #0]
 8004a9a:	f04f 30ff 	mov.w	r0, #4294967295
 8004a9e:	bd38      	pop	{r3, r4, r5, pc}
 8004aa0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8004aa2:	b112      	cbz	r2, 8004aaa <_raise_r+0x1e>
 8004aa4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8004aa8:	b94b      	cbnz	r3, 8004abe <_raise_r+0x32>
 8004aaa:	4620      	mov	r0, r4
 8004aac:	f000 f830 	bl	8004b10 <_getpid_r>
 8004ab0:	462a      	mov	r2, r5
 8004ab2:	4601      	mov	r1, r0
 8004ab4:	4620      	mov	r0, r4
 8004ab6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004aba:	f000 b817 	b.w	8004aec <_kill_r>
 8004abe:	2b01      	cmp	r3, #1
 8004ac0:	d00a      	beq.n	8004ad8 <_raise_r+0x4c>
 8004ac2:	1c59      	adds	r1, r3, #1
 8004ac4:	d103      	bne.n	8004ace <_raise_r+0x42>
 8004ac6:	2316      	movs	r3, #22
 8004ac8:	6003      	str	r3, [r0, #0]
 8004aca:	2001      	movs	r0, #1
 8004acc:	e7e7      	b.n	8004a9e <_raise_r+0x12>
 8004ace:	2400      	movs	r4, #0
 8004ad0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8004ad4:	4628      	mov	r0, r5
 8004ad6:	4798      	blx	r3
 8004ad8:	2000      	movs	r0, #0
 8004ada:	e7e0      	b.n	8004a9e <_raise_r+0x12>

08004adc <raise>:
 8004adc:	4b02      	ldr	r3, [pc, #8]	; (8004ae8 <raise+0xc>)
 8004ade:	4601      	mov	r1, r0
 8004ae0:	6818      	ldr	r0, [r3, #0]
 8004ae2:	f7ff bfd3 	b.w	8004a8c <_raise_r>
 8004ae6:	bf00      	nop
 8004ae8:	2000002c 	.word	0x2000002c

08004aec <_kill_r>:
 8004aec:	b538      	push	{r3, r4, r5, lr}
 8004aee:	4d07      	ldr	r5, [pc, #28]	; (8004b0c <_kill_r+0x20>)
 8004af0:	2300      	movs	r3, #0
 8004af2:	4604      	mov	r4, r0
 8004af4:	4608      	mov	r0, r1
 8004af6:	4611      	mov	r1, r2
 8004af8:	602b      	str	r3, [r5, #0]
 8004afa:	f7fd f85b 	bl	8001bb4 <_kill>
 8004afe:	1c43      	adds	r3, r0, #1
 8004b00:	d102      	bne.n	8004b08 <_kill_r+0x1c>
 8004b02:	682b      	ldr	r3, [r5, #0]
 8004b04:	b103      	cbz	r3, 8004b08 <_kill_r+0x1c>
 8004b06:	6023      	str	r3, [r4, #0]
 8004b08:	bd38      	pop	{r3, r4, r5, pc}
 8004b0a:	bf00      	nop
 8004b0c:	20000338 	.word	0x20000338

08004b10 <_getpid_r>:
 8004b10:	f7fd b848 	b.w	8001ba4 <_getpid>

08004b14 <_sbrk>:
 8004b14:	4b04      	ldr	r3, [pc, #16]	; (8004b28 <_sbrk+0x14>)
 8004b16:	6819      	ldr	r1, [r3, #0]
 8004b18:	4602      	mov	r2, r0
 8004b1a:	b909      	cbnz	r1, 8004b20 <_sbrk+0xc>
 8004b1c:	4903      	ldr	r1, [pc, #12]	; (8004b2c <_sbrk+0x18>)
 8004b1e:	6019      	str	r1, [r3, #0]
 8004b20:	6818      	ldr	r0, [r3, #0]
 8004b22:	4402      	add	r2, r0
 8004b24:	601a      	str	r2, [r3, #0]
 8004b26:	4770      	bx	lr
 8004b28:	20000324 	.word	0x20000324
 8004b2c:	20000340 	.word	0x20000340

08004b30 <_init>:
 8004b30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b32:	bf00      	nop
 8004b34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b36:	bc08      	pop	{r3}
 8004b38:	469e      	mov	lr, r3
 8004b3a:	4770      	bx	lr

08004b3c <_fini>:
 8004b3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b3e:	bf00      	nop
 8004b40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b42:	bc08      	pop	{r3}
 8004b44:	469e      	mov	lr, r3
 8004b46:	4770      	bx	lr
