INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shane/Desktop/Practicum/Programming/Project/CNPU3/CNPU3.sim/sim_1/impl/timing/CNPU_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shane/Desktop/Practicum/Programming/Project/CNPU3/CNPU3.srcs/sources_1/imports/MIN_SUM/cnp_dc47.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnp_dc22
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shane/Desktop/Practicum/Programming/Project/CNPU3/CNPU3.srcs/sources_1/imports/MIN_SUM/connect_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module connect_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shane/Desktop/Practicum/Programming/Project/CNPU3/CNPU3.srcs/sources_1/new/min_gen16_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module min_gen16_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shane/Desktop/Practicum/Programming/Project/CNPU3/CNPU3.srcs/sources_1/imports/MIN_SUM/min_gen2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module min_gen2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shane/Desktop/Practicum/Programming/Project/CNPU3/CNPU3.srcs/sources_1/new/min_gen22.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module min_gen22
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shane/Desktop/Practicum/Programming/Project/CNPU3/CNPU3.srcs/sources_1/imports/MIN_SUM/min_gen4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module min_gen4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shane/Desktop/Practicum/Programming/Project/CNPU3/CNPU3.srcs/sim_1/new/CNPU22_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNPU_tb
