// Seed: 2232855441
module module_0 (
    input id_0,
    input id_1
    , id_5,
    output logic id_2,
    input logic id_3,
    input logic id_4
);
  assign id_2 = 1;
endmodule
`define pp_5 0
`default_nettype wire `timescale 1ps / 1 ps
