<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>R600Packetizer.cpp source code [llvm/llvm/lib/Target/AMDGPU/R600Packetizer.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/R600Packetizer.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='R600Packetizer.cpp.html'>R600Packetizer.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===----- R600Packetizer.cpp - VLIW packetizer ---------------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// This pass implements instructions packetization for R600. It unsets isLast</i></td></tr>
<tr><th id="11">11</th><td><i>/// bit of instructions inside a bundle and substitutes src register with</i></td></tr>
<tr><th id="12">12</th><td><i>/// PreviousVector when applicable.</i></td></tr>
<tr><th id="13">13</th><td><i>//</i></td></tr>
<tr><th id="14">14</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="AMDGPU.h.html">"AMDGPU.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="AMDGPUSubtarget.h.html">"AMDGPUSubtarget.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="R600InstrInfo.h.html">"R600InstrInfo.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="MCTargetDesc/AMDGPUMCTargetDesc.h.html">"MCTargetDesc/AMDGPUMCTargetDesc.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/DFAPacketizer.h.html">"llvm/CodeGen/DFAPacketizer.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineDominators.h.html">"llvm/CodeGen/MachineDominators.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html">"llvm/CodeGen/MachineLoopInfo.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/Passes.h.html">"llvm/CodeGen/Passes.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/ScheduleDAG.h.html">"llvm/CodeGen/ScheduleDAG.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>"packets"</u></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><b>namespace</b> {</td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::R600Packetizer" title='(anonymous namespace)::R600Packetizer' data-ref="(anonymousnamespace)::R600Packetizer">R600Packetizer</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><b>public</b>:</td></tr>
<tr><th id="38">38</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::R600Packetizer::ID" title='(anonymous namespace)::R600Packetizer::ID' data-type='char' data-ref="(anonymousnamespace)::R600Packetizer::ID">ID</dfn>;</td></tr>
<tr><th id="39">39</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_114R600PacketizerC1Ev" title='(anonymous namespace)::R600Packetizer::R600Packetizer' data-type='void (anonymous namespace)::R600Packetizer::R600Packetizer()' data-ref="_ZN12_GLOBAL__N_114R600PacketizerC1Ev">R600Packetizer</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::R600Packetizer::ID" title='(anonymous namespace)::R600Packetizer::ID' data-use='a' data-ref="(anonymousnamespace)::R600Packetizer::ID">ID</a>) {}</td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_114R600Packetizer16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::R600Packetizer::getAnalysisUsage' data-type='void (anonymous namespace)::R600Packetizer::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_114R600Packetizer16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col1 decl" id="1AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="1AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="42">42</th><td>    <a class="local col1 ref" href="#1AU" title='AU' data-ref="1AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesCFGEv" title='llvm::AnalysisUsage::setPreservesCFG' data-ref="_ZN4llvm13AnalysisUsage15setPreservesCFGEv">setPreservesCFG</a>();</td></tr>
<tr><th id="43">43</th><td>    <a class="local col1 ref" href="#1AU" title='AU' data-ref="1AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="44">44</th><td>    <a class="local col1 ref" href="#1AU" title='AU' data-ref="1AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="45">45</th><td>    <a class="local col1 ref" href="#1AU" title='AU' data-ref="1AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a>&gt;();</td></tr>
<tr><th id="46">46</th><td>    <a class="local col1 ref" href="#1AU" title='AU' data-ref="1AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a>&gt;();</td></tr>
<tr><th id="47">47</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col1 ref" href="#1AU" title='AU' data-ref="1AU">AU</a></span>);</td></tr>
<tr><th id="48">48</th><td>  }</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_114R600Packetizer11getPassNameEv" title='(anonymous namespace)::R600Packetizer::getPassName' data-type='llvm::StringRef (anonymous namespace)::R600Packetizer::getPassName() const' data-ref="_ZNK12_GLOBAL__N_114R600Packetizer11getPassNameEv">getPassName</dfn>() <em>const</em> override { <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"R600 Packetizer"</q>; }</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_114R600Packetizer20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::R600Packetizer::runOnMachineFunction' data-type='bool (anonymous namespace)::R600Packetizer::runOnMachineFunction(llvm::MachineFunction &amp; Fn)' data-ref="_ZN12_GLOBAL__N_114R600Packetizer20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="2Fn" title='Fn' data-type='llvm::MachineFunction &amp;' data-ref="2Fn">Fn</dfn>) override;</td></tr>
<tr><th id="53">53</th><td>};</td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::R600PacketizerList" title='(anonymous namespace)::R600PacketizerList' data-ref="(anonymousnamespace)::R600PacketizerList">R600PacketizerList</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList" title='llvm::VLIWPacketizerList' data-ref="llvm::VLIWPacketizerList">VLIWPacketizerList</a> {</td></tr>
<tr><th id="56">56</th><td><b>private</b>:</td></tr>
<tr><th id="57">57</th><td>  <em>const</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::R600PacketizerList::TII" title='(anonymous namespace)::R600PacketizerList::TII' data-type='const llvm::R600InstrInfo *' data-ref="(anonymousnamespace)::R600PacketizerList::TII">TII</dfn>;</td></tr>
<tr><th id="58">58</th><td>  <em>const</em> <a class="type" href="R600RegisterInfo.h.html#llvm::R600RegisterInfo" title='llvm::R600RegisterInfo' data-ref="llvm::R600RegisterInfo">R600RegisterInfo</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::R600PacketizerList::TRI" title='(anonymous namespace)::R600PacketizerList::TRI' data-type='const llvm::R600RegisterInfo &amp;' data-ref="(anonymousnamespace)::R600PacketizerList::TRI">TRI</dfn>;</td></tr>
<tr><th id="59">59</th><td>  <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::R600PacketizerList::VLIW5" title='(anonymous namespace)::R600PacketizerList::VLIW5' data-type='bool' data-ref="(anonymousnamespace)::R600PacketizerList::VLIW5">VLIW5</dfn>;</td></tr>
<tr><th id="60">60</th><td>  <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::R600PacketizerList::ConsideredInstUsesAlreadyWrittenVectorElement" title='(anonymous namespace)::R600PacketizerList::ConsideredInstUsesAlreadyWrittenVectorElement' data-type='bool' data-ref="(anonymousnamespace)::R600PacketizerList::ConsideredInstUsesAlreadyWrittenVectorElement">ConsideredInstUsesAlreadyWrittenVectorElement</dfn>;</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td>  <em>unsigned</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_118R600PacketizerList7getSlotERKN4llvm12MachineInstrE" title='(anonymous namespace)::R600PacketizerList::getSlot' data-type='unsigned int (anonymous namespace)::R600PacketizerList::getSlot(const llvm::MachineInstr &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_118R600PacketizerList7getSlotERKN4llvm12MachineInstrE">getSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="3MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="63">63</th><td>    <b>return</b> <a class="tu member" href="#(anonymousnamespace)::R600PacketizerList::TRI" title='(anonymous namespace)::R600PacketizerList::TRI' data-use='m' data-ref="(anonymousnamespace)::R600PacketizerList::TRI">TRI</a>.<a class="ref" href="R600RegisterInfo.h.html#_ZNK4llvm16R600RegisterInfo12getHWRegChanEj" title='llvm::R600RegisterInfo::getHWRegChan' data-ref="_ZNK4llvm16R600RegisterInfo12getHWRegChanEj">getHWRegChan</a>(<a class="local col3 ref" href="#3MI" title='MI' data-ref="3MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="64">64</th><td>  }</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_118R600PacketizerList17getPreviousVectorEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">/// <span class="command">\returns</span> register to PV chan mapping for bundle/single instructions that</i></td></tr>
<tr><th id="67">67</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_118R600PacketizerList17getPreviousVectorEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">  /// immediately precedes I.</i></td></tr>
<tr><th id="68">68</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_118R600PacketizerList17getPreviousVectorEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::R600PacketizerList::getPreviousVector' data-type='DenseMap&lt;unsigned int, unsigned int&gt; (anonymous namespace)::R600PacketizerList::getPreviousVector(MachineBasicBlock::iterator I) const' data-ref="_ZNK12_GLOBAL__N_118R600PacketizerList17getPreviousVectorEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">getPreviousVector</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="4I" title='I' data-type='MachineBasicBlock::iterator' data-ref="4I">I</dfn>)</td></tr>
<tr><th id="69">69</th><td>      <em>const</em> {</td></tr>
<tr><th id="70">70</th><td>    <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm8DenseMapC1Ej" title='llvm::DenseMap::DenseMap&lt;KeyT, ValueT, KeyInfoT, BucketT&gt;' data-ref="_ZN4llvm8DenseMapC1Ej"></a><dfn class="local col5 decl" id="5Result" title='Result' data-type='DenseMap&lt;unsigned int, unsigned int&gt;' data-ref="5Result">Result</dfn>;</td></tr>
<tr><th id="71">71</th><td>    <a class="local col4 ref" href="#4I" title='I' data-ref="4I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEi" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEi">--</a>;</td></tr>
<tr><th id="72">72</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::R600PacketizerList::TII" title='(anonymous namespace)::R600PacketizerList::TII' data-use='r' data-ref="(anonymousnamespace)::R600PacketizerList::TII">TII</a>-&gt;<a class="ref" href="R600InstrInfo.h.html#_ZNK4llvm13R600InstrInfo10isALUInstrEj" title='llvm::R600InstrInfo::isALUInstr' data-ref="_ZNK4llvm13R600InstrInfo10isALUInstrEj">isALUInstr</a>(<a class="local col4 ref" href="#4I" title='I' data-ref="4I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) &amp;&amp; !<a class="local col4 ref" href="#4I" title='I' data-ref="4I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBundleEv" title='llvm::MachineInstr::isBundle' data-ref="_ZNK4llvm12MachineInstr8isBundleEv">isBundle</a>())</td></tr>
<tr><th id="73">73</th><td>      <b>return</b> <a class="local col5 ref" href="#5Result" title='Result' data-ref="5Result">Result</a>;</td></tr>
<tr><th id="74">74</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::instr_iterator" title='llvm::MachineBasicBlock::instr_iterator' data-type='Instructions::iterator' data-ref="llvm::MachineBasicBlock::instr_iterator">instr_iterator</a> <dfn class="local col6 decl" id="6BI" title='BI' data-type='MachineBasicBlock::instr_iterator' data-ref="6BI">BI</dfn> = <a class="local col4 ref" href="#4I" title='I' data-ref="4I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIterator16getInstrIteratorEv" title='llvm::MachineInstrBundleIterator::getInstrIterator' data-ref="_ZNK4llvm26MachineInstrBundleIterator16getInstrIteratorEv">getInstrIterator</a>();</td></tr>
<tr><th id="75">75</th><td>    <b>if</b> (<a class="local col4 ref" href="#4I" title='I' data-ref="4I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBundleEv" title='llvm::MachineInstr::isBundle' data-ref="_ZNK4llvm12MachineInstr8isBundleEv">isBundle</a>())</td></tr>
<tr><th id="76">76</th><td>      <a class="local col6 ref" href="#6BI" title='BI' data-ref="6BI">BI</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEi" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEi">++</a>;</td></tr>
<tr><th id="77">77</th><td>    <em>int</em> <dfn class="local col7 decl" id="7LastDstChan" title='LastDstChan' data-type='int' data-ref="7LastDstChan">LastDstChan</dfn> = -<var>1</var>;</td></tr>
<tr><th id="78">78</th><td>    <b>do</b> {</td></tr>
<tr><th id="79">79</th><td>      <em>bool</em> <dfn class="local col8 decl" id="8isTrans" title='isTrans' data-type='bool' data-ref="8isTrans">isTrans</dfn> = <b>false</b>;</td></tr>
<tr><th id="80">80</th><td>      <em>int</em> <dfn class="local col9 decl" id="9BISlot" title='BISlot' data-type='int' data-ref="9BISlot">BISlot</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_118R600PacketizerList7getSlotERKN4llvm12MachineInstrE" title='(anonymous namespace)::R600PacketizerList::getSlot' data-use='c' data-ref="_ZNK12_GLOBAL__N_118R600PacketizerList7getSlotERKN4llvm12MachineInstrE">getSlot</a>(<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col6 ref" href="#6BI" title='BI' data-ref="6BI">BI</a>);</td></tr>
<tr><th id="81">81</th><td>      <b>if</b> (<a class="local col7 ref" href="#7LastDstChan" title='LastDstChan' data-ref="7LastDstChan">LastDstChan</a> &gt;= <a class="local col9 ref" href="#9BISlot" title='BISlot' data-ref="9BISlot">BISlot</a>)</td></tr>
<tr><th id="82">82</th><td>        <a class="local col8 ref" href="#8isTrans" title='isTrans' data-ref="8isTrans">isTrans</a> = <b>true</b>;</td></tr>
<tr><th id="83">83</th><td>      <a class="local col7 ref" href="#7LastDstChan" title='LastDstChan' data-ref="7LastDstChan">LastDstChan</a> = <a class="local col9 ref" href="#9BISlot" title='BISlot' data-ref="9BISlot">BISlot</a>;</td></tr>
<tr><th id="84">84</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::R600PacketizerList::TII" title='(anonymous namespace)::R600PacketizerList::TII' data-use='r' data-ref="(anonymousnamespace)::R600PacketizerList::TII">TII</a>-&gt;<a class="ref" href="R600InstrInfo.h.html#_ZNK4llvm13R600InstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::R600InstrInfo::isPredicated' data-ref="_ZNK4llvm13R600InstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</a>(<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col6 ref" href="#6BI" title='BI' data-ref="6BI">BI</a>))</td></tr>
<tr><th id="85">85</th><td>        <b>continue</b>;</td></tr>
<tr><th id="86">86</th><td>      <em>int</em> <dfn class="local col0 decl" id="10OperandIdx" title='OperandIdx' data-type='int' data-ref="10OperandIdx">OperandIdx</dfn> = TII-&gt;getOperandIdx(BI-&gt;getOpcode(), R600::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::R600&apos;">OpName</span>::write);</td></tr>
<tr><th id="87">87</th><td>      <b>if</b> (<a class="local col0 ref" href="#10OperandIdx" title='OperandIdx' data-ref="10OperandIdx">OperandIdx</a> &gt; -<var>1</var> &amp;&amp; <a class="local col6 ref" href="#6BI" title='BI' data-ref="6BI">BI</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#10OperandIdx" title='OperandIdx' data-ref="10OperandIdx">OperandIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>0</var>)</td></tr>
<tr><th id="88">88</th><td>        <b>continue</b>;</td></tr>
<tr><th id="89">89</th><td>      <em>int</em> <dfn class="local col1 decl" id="11DstIdx" title='DstIdx' data-type='int' data-ref="11DstIdx">DstIdx</dfn> = TII-&gt;getOperandIdx(BI-&gt;getOpcode(), R600::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::R600&apos;">OpName</span>::dst);</td></tr>
<tr><th id="90">90</th><td>      <b>if</b> (<a class="local col1 ref" href="#11DstIdx" title='DstIdx' data-ref="11DstIdx">DstIdx</a> == -<var>1</var>) {</td></tr>
<tr><th id="91">91</th><td>        <b>continue</b>;</td></tr>
<tr><th id="92">92</th><td>      }</td></tr>
<tr><th id="93">93</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="12Dst" title='Dst' data-type='unsigned int' data-ref="12Dst">Dst</dfn> = <a class="local col6 ref" href="#6BI" title='BI' data-ref="6BI">BI</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#11DstIdx" title='DstIdx' data-ref="11DstIdx">DstIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="94">94</th><td>      <b>if</b> (<a class="local col8 ref" href="#8isTrans" title='isTrans' data-ref="8isTrans">isTrans</a> || <a class="tu member" href="#(anonymousnamespace)::R600PacketizerList::TII" title='(anonymous namespace)::R600PacketizerList::TII' data-use='r' data-ref="(anonymousnamespace)::R600PacketizerList::TII">TII</a>-&gt;<a class="ref" href="R600InstrInfo.h.html#_ZNK4llvm13R600InstrInfo11isTransOnlyERKNS_12MachineInstrE" title='llvm::R600InstrInfo::isTransOnly' data-ref="_ZNK4llvm13R600InstrInfo11isTransOnlyERKNS_12MachineInstrE">isTransOnly</a>(<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col6 ref" href="#6BI" title='BI' data-ref="6BI">BI</a>)) {</td></tr>
<tr><th id="95">95</th><td>        Result[Dst] = R600::<span class='error' title="no member named &apos;PS&apos; in namespace &apos;llvm::R600&apos;">PS</span>;</td></tr>
<tr><th id="96">96</th><td>        <b>continue</b>;</td></tr>
<tr><th id="97">97</th><td>      }</td></tr>
<tr><th id="98">98</th><td>      <b>if</b> (BI-&gt;getOpcode() == R600::<span class='error' title="no member named &apos;DOT4_r600&apos; in namespace &apos;llvm::R600&apos;">DOT4_r600</span> ||</td></tr>
<tr><th id="99">99</th><td>          BI-&gt;getOpcode() == R600::<span class='error' title="no member named &apos;DOT4_eg&apos; in namespace &apos;llvm::R600&apos;">DOT4_eg</span>) {</td></tr>
<tr><th id="100">100</th><td>        Result[Dst] = R600::<span class='error' title="no member named &apos;PV_X&apos; in namespace &apos;llvm::R600&apos;">PV_X</span>;</td></tr>
<tr><th id="101">101</th><td>        <b>continue</b>;</td></tr>
<tr><th id="102">102</th><td>      }</td></tr>
<tr><th id="103">103</th><td>      <b>if</b> (Dst == R600::<span class='error' title="no member named &apos;OQAP&apos; in namespace &apos;llvm::R600&apos;">OQAP</span>) {</td></tr>
<tr><th id="104">104</th><td>        <b>continue</b>;</td></tr>
<tr><th id="105">105</th><td>      }</td></tr>
<tr><th id="106">106</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="13PVReg" title='PVReg' data-type='unsigned int' data-ref="13PVReg">PVReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="107">107</th><td>      <b>switch</b> (<a class="tu member" href="#(anonymousnamespace)::R600PacketizerList::TRI" title='(anonymous namespace)::R600PacketizerList::TRI' data-use='m' data-ref="(anonymousnamespace)::R600PacketizerList::TRI">TRI</a>.<a class="ref" href="R600RegisterInfo.h.html#_ZNK4llvm16R600RegisterInfo12getHWRegChanEj" title='llvm::R600RegisterInfo::getHWRegChan' data-ref="_ZNK4llvm16R600RegisterInfo12getHWRegChanEj">getHWRegChan</a>(<a class="local col2 ref" href="#12Dst" title='Dst' data-ref="12Dst">Dst</a>)) {</td></tr>
<tr><th id="108">108</th><td>      <b>case</b> <var>0</var>:</td></tr>
<tr><th id="109">109</th><td>        PVReg = R600::<span class='error' title="no member named &apos;PV_X&apos; in namespace &apos;llvm::R600&apos;">PV_X</span>;</td></tr>
<tr><th id="110">110</th><td>        <b>break</b>;</td></tr>
<tr><th id="111">111</th><td>      <b>case</b> <var>1</var>:</td></tr>
<tr><th id="112">112</th><td>        PVReg = R600::<span class='error' title="no member named &apos;PV_Y&apos; in namespace &apos;llvm::R600&apos;">PV_Y</span>;</td></tr>
<tr><th id="113">113</th><td>        <b>break</b>;</td></tr>
<tr><th id="114">114</th><td>      <b>case</b> <var>2</var>:</td></tr>
<tr><th id="115">115</th><td>        PVReg = R600::<span class='error' title="no member named &apos;PV_Z&apos; in namespace &apos;llvm::R600&apos;">PV_Z</span>;</td></tr>
<tr><th id="116">116</th><td>        <b>break</b>;</td></tr>
<tr><th id="117">117</th><td>      <b>case</b> <var>3</var>:</td></tr>
<tr><th id="118">118</th><td>        PVReg = R600::<span class='error' title="no member named &apos;PV_W&apos; in namespace &apos;llvm::R600&apos;">PV_W</span>;</td></tr>
<tr><th id="119">119</th><td>        <b>break</b>;</td></tr>
<tr><th id="120">120</th><td>      <b>default</b>:</td></tr>
<tr><th id="121">121</th><td>        <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Invalid Chan&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/R600Packetizer.cpp&quot;, 121)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid Chan"</q>);</td></tr>
<tr><th id="122">122</th><td>      }</td></tr>
<tr><th id="123">123</th><td>      <a class="local col5 ref" href="#5Result" title='Result' data-ref="5Result">Result</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col2 ref" href="#12Dst" title='Dst' data-ref="12Dst">Dst</a>]</a> = <a class="local col3 ref" href="#13PVReg" title='PVReg' data-ref="13PVReg">PVReg</a>;</td></tr>
<tr><th id="124">124</th><td>    } <b>while</b> ((<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col6 ref" href="#6BI" title='BI' data-ref="6BI">BI</a>)<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17isBundledWithPredEv" title='llvm::MachineInstr::isBundledWithPred' data-ref="_ZNK4llvm12MachineInstr17isBundledWithPredEv">isBundledWithPred</a>());</td></tr>
<tr><th id="125">125</th><td>    <b>return</b> <a class="local col5 ref" href="#5Result" title='Result' data-ref="5Result">Result</a>;</td></tr>
<tr><th id="126">126</th><td>  }</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td>  <em>void</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_118R600PacketizerList12substitutePVERN4llvm12MachineInstrERKNS1_8DenseMapIjjNS1_12DenseMapInfoIjEENS1_6detail12DenseMapPairIjjEEEE" title='(anonymous namespace)::R600PacketizerList::substitutePV' data-type='void (anonymous namespace)::R600PacketizerList::substitutePV(llvm::MachineInstr &amp; MI, const DenseMap&lt;unsigned int, unsigned int&gt; &amp; PVs) const' data-ref="_ZNK12_GLOBAL__N_118R600PacketizerList12substitutePVERN4llvm12MachineInstrERKNS1_8DenseMapIjjNS1_12DenseMapInfoIjEENS1_6detail12DenseMapPairIjjEEEE">substitutePV</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="14MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="14MI">MI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; &amp;<dfn class="local col5 decl" id="15PVs" title='PVs' data-type='const DenseMap&lt;unsigned int, unsigned int&gt; &amp;' data-ref="15PVs">PVs</dfn>)</td></tr>
<tr><th id="129">129</th><td>      <em>const</em> {</td></tr>
<tr><th id="130">130</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="16Ops" title='Ops' data-type='unsigned int []' data-ref="16Ops">Ops</dfn>[] = {</td></tr>
<tr><th id="131">131</th><td>      R600::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::R600&apos;">OpName</span>::src0,</td></tr>
<tr><th id="132">132</th><td>      R600::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::R600&apos;">OpName</span>::src1,</td></tr>
<tr><th id="133">133</th><td>      R600::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::R600&apos;">OpName</span>::src2</td></tr>
<tr><th id="134">134</th><td>    };</td></tr>
<tr><th id="135">135</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="17i" title='i' data-type='unsigned int' data-ref="17i">i</dfn> = <var>0</var>; <a class="local col7 ref" href="#17i" title='i' data-ref="17i">i</a> &lt; <var>3</var>; <a class="local col7 ref" href="#17i" title='i' data-ref="17i">i</a>++) {</td></tr>
<tr><th id="136">136</th><td>      <em>int</em> <dfn class="local col8 decl" id="18OperandIdx" title='OperandIdx' data-type='int' data-ref="18OperandIdx">OperandIdx</dfn> = <a class="tu member" href="#(anonymousnamespace)::R600PacketizerList::TII" title='(anonymous namespace)::R600PacketizerList::TII' data-use='r' data-ref="(anonymousnamespace)::R600PacketizerList::TII">TII</a>-&gt;<a class="ref" href="R600InstrInfo.h.html#_ZNK4llvm13R600InstrInfo13getOperandIdxEjj" title='llvm::R600InstrInfo::getOperandIdx' data-ref="_ZNK4llvm13R600InstrInfo13getOperandIdxEjj">getOperandIdx</a>(<a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <a class="local col6 ref" href="#16Ops" title='Ops' data-ref="16Ops">Ops</a>[<a class="local col7 ref" href="#17i" title='i' data-ref="17i">i</a>]);</td></tr>
<tr><th id="137">137</th><td>      <b>if</b> (<a class="local col8 ref" href="#18OperandIdx" title='OperandIdx' data-ref="18OperandIdx">OperandIdx</a> &lt; <var>0</var>)</td></tr>
<tr><th id="138">138</th><td>        <b>continue</b>;</td></tr>
<tr><th id="139">139</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="19Src" title='Src' data-type='unsigned int' data-ref="19Src">Src</dfn> = <a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#18OperandIdx" title='OperandIdx' data-ref="18OperandIdx">OperandIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="140">140</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;::<a class="typedef" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{unsignedint,unsignedint,llvm::DenseMapInfo{unsignedint},llvm::detail::DenseMapPair{unsignedint,unsignedint}},unsigne8054208" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;unsigned int, unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, unsigned int&gt; &gt;, unsigned int, unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, unsigned int&gt; &gt;::const_iterator' data-type='DenseMapIterator&lt;unsigned int, unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, unsigned int&gt;, true&gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{unsignedint,unsignedint,llvm::DenseMapInfo{unsignedint},llvm::detail::DenseMapPair{unsignedint,unsignedint}},unsigne8054208">const_iterator</a> <dfn class="local col0 decl" id="20It" title='It' data-type='const DenseMap&lt;unsigned int, unsigned int&gt;::const_iterator' data-ref="20It">It</dfn> = <a class="local col5 ref" href="#15PVs" title='PVs' data-ref="15PVs">PVs</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col9 ref" href="#19Src" title='Src' data-ref="19Src">Src</a>);</td></tr>
<tr><th id="141">141</th><td>      <b>if</b> (<a class="local col0 ref" href="#20It" title='It' data-ref="20It">It</a> <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="local col5 ref" href="#15PVs" title='PVs' data-ref="15PVs">PVs</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZNK4llvm12DenseMapBase3endEv">end</a>())</td></tr>
<tr><th id="142">142</th><td>        <a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#18OperandIdx" title='OperandIdx' data-ref="18OperandIdx">OperandIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col0 ref" href="#20It" title='It' data-ref="20It">It</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>);</td></tr>
<tr><th id="143">143</th><td>    }</td></tr>
<tr><th id="144">144</th><td>  }</td></tr>
<tr><th id="145">145</th><td><b>public</b>:</td></tr>
<tr><th id="146">146</th><td>  <i  data-doc="_ZN12_GLOBAL__N_118R600PacketizerListC1ERN4llvm15MachineFunctionERKNS1_13R600SubtargetERNS1_15MachineLoopInfoE">// Ctor.</i></td></tr>
<tr><th id="147">147</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_118R600PacketizerListC1ERN4llvm15MachineFunctionERKNS1_13R600SubtargetERNS1_15MachineLoopInfoE" title='(anonymous namespace)::R600PacketizerList::R600PacketizerList' data-type='void (anonymous namespace)::R600PacketizerList::R600PacketizerList(llvm::MachineFunction &amp; MF, const llvm::R600Subtarget &amp; ST, llvm::MachineLoopInfo &amp; MLI)' data-ref="_ZN12_GLOBAL__N_118R600PacketizerListC1ERN4llvm15MachineFunctionERKNS1_13R600SubtargetERNS1_15MachineLoopInfoE">R600PacketizerList</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="21MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="21MF">MF</dfn>, <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::R600Subtarget" title='llvm::R600Subtarget' data-ref="llvm::R600Subtarget">R600Subtarget</a> &amp;<dfn class="local col2 decl" id="22ST" title='ST' data-type='const llvm::R600Subtarget &amp;' data-ref="22ST">ST</dfn>,</td></tr>
<tr><th id="148">148</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a> &amp;<dfn class="local col3 decl" id="23MLI" title='MLI' data-type='llvm::MachineLoopInfo &amp;' data-ref="23MLI">MLI</dfn>)</td></tr>
<tr><th id="149">149</th><td>      : <a class="type" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList" title='llvm::VLIWPacketizerList' data-ref="llvm::VLIWPacketizerList">VLIWPacketizerList</a><a class="ref" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#_ZN4llvm18VLIWPacketizerListC1ERNS_15MachineFunctionERNS_15MachineLoopInfoEPNS_9AAResultsE" title='llvm::VLIWPacketizerList::VLIWPacketizerList' data-ref="_ZN4llvm18VLIWPacketizerListC1ERNS_15MachineFunctionERNS_15MachineLoopInfoEPNS_9AAResultsE">(</a><a class="local col1 ref" href="#21MF" title='MF' data-ref="21MF">MF</a>, <a class="local col3 ref" href="#23MLI" title='MLI' data-ref="23MLI">MLI</a>, <b>nullptr</b>),</td></tr>
<tr><th id="150">150</th><td>        <a class="tu member" href="#(anonymousnamespace)::R600PacketizerList::TII" title='(anonymous namespace)::R600PacketizerList::TII' data-use='w' data-ref="(anonymousnamespace)::R600PacketizerList::TII">TII</a>(<a class="local col2 ref" href="#22ST" title='ST' data-ref="22ST">ST</a>.<a class="virtual ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm13R600Subtarget12getInstrInfoEv" title='llvm::R600Subtarget::getInstrInfo' data-ref="_ZNK4llvm13R600Subtarget12getInstrInfoEv">getInstrInfo</a>()),</td></tr>
<tr><th id="151">151</th><td>        <a class="tu member" href="#(anonymousnamespace)::R600PacketizerList::TRI" title='(anonymous namespace)::R600PacketizerList::TRI' data-use='w' data-ref="(anonymousnamespace)::R600PacketizerList::TRI">TRI</a>(<a class="tu member" href="#(anonymousnamespace)::R600PacketizerList::TII" title='(anonymous namespace)::R600PacketizerList::TII' data-use='r' data-ref="(anonymousnamespace)::R600PacketizerList::TII">TII</a>-&gt;<a class="ref" href="R600InstrInfo.h.html#_ZNK4llvm13R600InstrInfo15getRegisterInfoEv" title='llvm::R600InstrInfo::getRegisterInfo' data-ref="_ZNK4llvm13R600InstrInfo15getRegisterInfoEv">getRegisterInfo</a>()) {</td></tr>
<tr><th id="152">152</th><td>    <a class="tu member" href="#(anonymousnamespace)::R600PacketizerList::VLIW5" title='(anonymous namespace)::R600PacketizerList::VLIW5' data-use='w' data-ref="(anonymousnamespace)::R600PacketizerList::VLIW5">VLIW5</a> = !<a class="local col2 ref" href="#22ST" title='ST' data-ref="22ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm13R600Subtarget12hasCaymanISAEv" title='llvm::R600Subtarget::hasCaymanISA' data-ref="_ZNK4llvm13R600Subtarget12hasCaymanISAEv">hasCaymanISA</a>();</td></tr>
<tr><th id="153">153</th><td>  }</td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td>  <i  data-doc="_ZN12_GLOBAL__N_118R600PacketizerList19initPacketizerStateEv">// initPacketizerState - initialize some internal flags.</i></td></tr>
<tr><th id="156">156</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_118R600PacketizerList19initPacketizerStateEv" title='(anonymous namespace)::R600PacketizerList::initPacketizerState' data-type='void (anonymous namespace)::R600PacketizerList::initPacketizerState()' data-ref="_ZN12_GLOBAL__N_118R600PacketizerList19initPacketizerStateEv">initPacketizerState</dfn>() override {</td></tr>
<tr><th id="157">157</th><td>    <a class="tu member" href="#(anonymousnamespace)::R600PacketizerList::ConsideredInstUsesAlreadyWrittenVectorElement" title='(anonymous namespace)::R600PacketizerList::ConsideredInstUsesAlreadyWrittenVectorElement' data-use='w' data-ref="(anonymousnamespace)::R600PacketizerList::ConsideredInstUsesAlreadyWrittenVectorElement">ConsideredInstUsesAlreadyWrittenVectorElement</a> = <b>false</b>;</td></tr>
<tr><th id="158">158</th><td>  }</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td>  <i  data-doc="_ZN12_GLOBAL__N_118R600PacketizerList23ignorePseudoInstructionERKN4llvm12MachineInstrEPKNS1_17MachineBasicBlockE">// ignorePseudoInstruction - Ignore bundling of pseudo instructions.</i></td></tr>
<tr><th id="161">161</th><td>  <em>bool</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_118R600PacketizerList23ignorePseudoInstructionERKN4llvm12MachineInstrEPKNS1_17MachineBasicBlockE" title='(anonymous namespace)::R600PacketizerList::ignorePseudoInstruction' data-type='bool (anonymous namespace)::R600PacketizerList::ignorePseudoInstruction(const llvm::MachineInstr &amp; MI, const llvm::MachineBasicBlock * MBB)' data-ref="_ZN12_GLOBAL__N_118R600PacketizerList23ignorePseudoInstructionERKN4llvm12MachineInstrEPKNS1_17MachineBasicBlockE">ignorePseudoInstruction</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="24MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="24MI">MI</dfn>,</td></tr>
<tr><th id="162">162</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="25MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="25MBB">MBB</dfn>) override {</td></tr>
<tr><th id="163">163</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="164">164</th><td>  }</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td>  <i  data-doc="_ZN12_GLOBAL__N_118R600PacketizerList17isSoloInstructionERKN4llvm12MachineInstrE">// isSoloInstruction - return true if instruction MI can not be packetized</i></td></tr>
<tr><th id="167">167</th><td><i  data-doc="_ZN12_GLOBAL__N_118R600PacketizerList17isSoloInstructionERKN4llvm12MachineInstrE">  // with any other instruction, which means that MI itself is a packet.</i></td></tr>
<tr><th id="168">168</th><td>  <em>bool</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_118R600PacketizerList17isSoloInstructionERKN4llvm12MachineInstrE" title='(anonymous namespace)::R600PacketizerList::isSoloInstruction' data-type='bool (anonymous namespace)::R600PacketizerList::isSoloInstruction(const llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_118R600PacketizerList17isSoloInstructionERKN4llvm12MachineInstrE">isSoloInstruction</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="26MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="26MI">MI</dfn>) override {</td></tr>
<tr><th id="169">169</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::R600PacketizerList::TII" title='(anonymous namespace)::R600PacketizerList::TII' data-use='r' data-ref="(anonymousnamespace)::R600PacketizerList::TII">TII</a>-&gt;<a class="ref" href="R600InstrInfo.h.html#_ZNK4llvm13R600InstrInfo8isVectorERKNS_12MachineInstrE" title='llvm::R600InstrInfo::isVector' data-ref="_ZNK4llvm13R600InstrInfo8isVectorERKNS_12MachineInstrE">isVector</a>(<a class="local col6 ref" href="#26MI" title='MI' data-ref="26MI">MI</a>))</td></tr>
<tr><th id="170">170</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="171">171</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::R600PacketizerList::TII" title='(anonymous namespace)::R600PacketizerList::TII' data-use='r' data-ref="(anonymousnamespace)::R600PacketizerList::TII">TII</a>-&gt;<a class="ref" href="R600InstrInfo.h.html#_ZNK4llvm13R600InstrInfo10isALUInstrEj" title='llvm::R600InstrInfo::isALUInstr' data-ref="_ZNK4llvm13R600InstrInfo10isALUInstrEj">isALUInstr</a>(<a class="local col6 ref" href="#26MI" title='MI' data-ref="26MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()))</td></tr>
<tr><th id="172">172</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="173">173</th><td>    <b>if</b> (MI.getOpcode() == R600::<span class='error' title="no member named &apos;GROUP_BARRIER&apos; in namespace &apos;llvm::R600&apos;">GROUP_BARRIER</span>)</td></tr>
<tr><th id="174">174</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="175">175</th><td>    <i>// XXX: This can be removed once the packetizer properly handles all the</i></td></tr>
<tr><th id="176">176</th><td><i>    // LDS instruction group restrictions.</i></td></tr>
<tr><th id="177">177</th><td>    <b>return</b> <a class="tu member" href="#(anonymousnamespace)::R600PacketizerList::TII" title='(anonymous namespace)::R600PacketizerList::TII' data-use='r' data-ref="(anonymousnamespace)::R600PacketizerList::TII">TII</a>-&gt;<a class="ref" href="R600InstrInfo.h.html#_ZNK4llvm13R600InstrInfo10isLDSInstrEj" title='llvm::R600InstrInfo::isLDSInstr' data-ref="_ZNK4llvm13R600InstrInfo10isLDSInstrEj">isLDSInstr</a>(<a class="local col6 ref" href="#26MI" title='MI' data-ref="26MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="178">178</th><td>  }</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td>  <i  data-doc="_ZN12_GLOBAL__N_118R600PacketizerList26isLegalToPacketizeTogetherEPN4llvm5SUnitES3_">// isLegalToPacketizeTogether - Is it legal to packetize SUI and SUJ</i></td></tr>
<tr><th id="181">181</th><td><i  data-doc="_ZN12_GLOBAL__N_118R600PacketizerList26isLegalToPacketizeTogetherEPN4llvm5SUnitES3_">  // together.</i></td></tr>
<tr><th id="182">182</th><td>  <em>bool</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_118R600PacketizerList26isLegalToPacketizeTogetherEPN4llvm5SUnitES3_" title='(anonymous namespace)::R600PacketizerList::isLegalToPacketizeTogether' data-type='bool (anonymous namespace)::R600PacketizerList::isLegalToPacketizeTogether(llvm::SUnit * SUI, llvm::SUnit * SUJ)' data-ref="_ZN12_GLOBAL__N_118R600PacketizerList26isLegalToPacketizeTogetherEPN4llvm5SUnitES3_">isLegalToPacketizeTogether</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col7 decl" id="27SUI" title='SUI' data-type='llvm::SUnit *' data-ref="27SUI">SUI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="28SUJ" title='SUJ' data-type='llvm::SUnit *' data-ref="28SUJ">SUJ</dfn>) override {</td></tr>
<tr><th id="183">183</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="29MII" title='MII' data-type='llvm::MachineInstr *' data-ref="29MII">MII</dfn> = <a class="local col7 ref" href="#27SUI" title='SUI' data-ref="27SUI">SUI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>(), *<dfn class="local col0 decl" id="30MIJ" title='MIJ' data-type='llvm::MachineInstr *' data-ref="30MIJ">MIJ</dfn> = <a class="local col8 ref" href="#28SUJ" title='SUJ' data-ref="28SUJ">SUJ</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="184">184</th><td>    <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_118R600PacketizerList7getSlotERKN4llvm12MachineInstrE" title='(anonymous namespace)::R600PacketizerList::getSlot' data-use='c' data-ref="_ZNK12_GLOBAL__N_118R600PacketizerList7getSlotERKN4llvm12MachineInstrE">getSlot</a>(*<a class="local col9 ref" href="#29MII" title='MII' data-ref="29MII">MII</a>) == <a class="tu member" href="#_ZNK12_GLOBAL__N_118R600PacketizerList7getSlotERKN4llvm12MachineInstrE" title='(anonymous namespace)::R600PacketizerList::getSlot' data-use='c' data-ref="_ZNK12_GLOBAL__N_118R600PacketizerList7getSlotERKN4llvm12MachineInstrE">getSlot</a>(*<a class="local col0 ref" href="#30MIJ" title='MIJ' data-ref="30MIJ">MIJ</a>))</td></tr>
<tr><th id="185">185</th><td>      <a class="tu member" href="#(anonymousnamespace)::R600PacketizerList::ConsideredInstUsesAlreadyWrittenVectorElement" title='(anonymous namespace)::R600PacketizerList::ConsideredInstUsesAlreadyWrittenVectorElement' data-use='w' data-ref="(anonymousnamespace)::R600PacketizerList::ConsideredInstUsesAlreadyWrittenVectorElement">ConsideredInstUsesAlreadyWrittenVectorElement</a> = <b>true</b>;</td></tr>
<tr><th id="186">186</th><td>    <i>// Does MII and MIJ share the same pred_sel ?</i></td></tr>
<tr><th id="187">187</th><td>    <em>int</em> <dfn class="local col1 decl" id="31OpI" title='OpI' data-type='int' data-ref="31OpI">OpI</dfn> = TII-&gt;getOperandIdx(MII-&gt;getOpcode(), R600::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::R600&apos;">OpName</span>::pred_sel),</td></tr>
<tr><th id="188">188</th><td>        <dfn class="local col2 decl" id="32OpJ" title='OpJ' data-type='int' data-ref="32OpJ">OpJ</dfn> = TII-&gt;getOperandIdx(MIJ-&gt;getOpcode(), R600::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::R600&apos;">OpName</span>::pred_sel);</td></tr>
<tr><th id="189">189</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="33PredI" title='PredI' data-type='unsigned int' data-ref="33PredI">PredI</dfn> = (<a class="local col1 ref" href="#31OpI" title='OpI' data-ref="31OpI">OpI</a> &gt; -<var>1</var>)?<a class="local col9 ref" href="#29MII" title='MII' data-ref="29MII">MII</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#31OpI" title='OpI' data-ref="31OpI">OpI</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>():<var>0</var>,</td></tr>
<tr><th id="190">190</th><td>        <dfn class="local col4 decl" id="34PredJ" title='PredJ' data-type='unsigned int' data-ref="34PredJ">PredJ</dfn> = (<a class="local col2 ref" href="#32OpJ" title='OpJ' data-ref="32OpJ">OpJ</a> &gt; -<var>1</var>)?<a class="local col0 ref" href="#30MIJ" title='MIJ' data-ref="30MIJ">MIJ</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#32OpJ" title='OpJ' data-ref="32OpJ">OpJ</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>():<var>0</var>;</td></tr>
<tr><th id="191">191</th><td>    <b>if</b> (<a class="local col3 ref" href="#33PredI" title='PredI' data-ref="33PredI">PredI</a> != <a class="local col4 ref" href="#34PredJ" title='PredJ' data-ref="34PredJ">PredJ</a>)</td></tr>
<tr><th id="192">192</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="193">193</th><td>    <b>if</b> (<a class="local col8 ref" href="#28SUJ" title='SUJ' data-ref="28SUJ">SUJ</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit6isSuccEPKS0_" title='llvm::SUnit::isSucc' data-ref="_ZNK4llvm5SUnit6isSuccEPKS0_">isSucc</a>(<a class="local col7 ref" href="#27SUI" title='SUI' data-ref="27SUI">SUI</a>)) {</td></tr>
<tr><th id="194">194</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="35i" title='i' data-type='unsigned int' data-ref="35i">i</dfn> = <var>0</var>, <dfn class="local col6 decl" id="36e" title='e' data-type='unsigned int' data-ref="36e">e</dfn> = <a class="local col8 ref" href="#28SUJ" title='SUJ' data-ref="28SUJ">SUJ</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col5 ref" href="#35i" title='i' data-ref="35i">i</a> &lt; <a class="local col6 ref" href="#36e" title='e' data-ref="36e">e</a>; ++<a class="local col5 ref" href="#35i" title='i' data-ref="35i">i</a>) {</td></tr>
<tr><th id="195">195</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col7 decl" id="37Dep" title='Dep' data-type='const llvm::SDep &amp;' data-ref="37Dep">Dep</dfn> = <a class="local col8 ref" href="#28SUJ" title='SUJ' data-ref="28SUJ">SUJ</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col5 ref" href="#35i" title='i' data-ref="35i">i</a>]</a>;</td></tr>
<tr><th id="196">196</th><td>        <b>if</b> (<a class="local col7 ref" href="#37Dep" title='Dep' data-ref="37Dep">Dep</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>() != <a class="local col7 ref" href="#27SUI" title='SUI' data-ref="27SUI">SUI</a>)</td></tr>
<tr><th id="197">197</th><td>          <b>continue</b>;</td></tr>
<tr><th id="198">198</th><td>        <b>if</b> (<a class="local col7 ref" href="#37Dep" title='Dep' data-ref="37Dep">Dep</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() == <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Anti" title='llvm::SDep::Kind::Anti' data-ref="llvm::SDep::Kind::Anti">Anti</a>)</td></tr>
<tr><th id="199">199</th><td>          <b>continue</b>;</td></tr>
<tr><th id="200">200</th><td>        <b>if</b> (<a class="local col7 ref" href="#37Dep" title='Dep' data-ref="37Dep">Dep</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() == <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Output" title='llvm::SDep::Kind::Output' data-ref="llvm::SDep::Kind::Output">Output</a>)</td></tr>
<tr><th id="201">201</th><td>          <b>if</b> (<a class="local col9 ref" href="#29MII" title='MII' data-ref="29MII">MII</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() != <a class="local col0 ref" href="#30MIJ" title='MIJ' data-ref="30MIJ">MIJ</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="202">202</th><td>            <b>continue</b>;</td></tr>
<tr><th id="203">203</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="204">204</th><td>      }</td></tr>
<tr><th id="205">205</th><td>    }</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td>    <em>bool</em> <dfn class="local col8 decl" id="38ARDef" title='ARDef' data-type='bool' data-ref="38ARDef">ARDef</dfn> =</td></tr>
<tr><th id="208">208</th><td>        <a class="tu member" href="#(anonymousnamespace)::R600PacketizerList::TII" title='(anonymous namespace)::R600PacketizerList::TII' data-use='r' data-ref="(anonymousnamespace)::R600PacketizerList::TII">TII</a>-&gt;<a class="ref" href="R600InstrInfo.h.html#_ZNK4llvm13R600InstrInfo22definesAddressRegisterERNS_12MachineInstrE" title='llvm::R600InstrInfo::definesAddressRegister' data-ref="_ZNK4llvm13R600InstrInfo22definesAddressRegisterERNS_12MachineInstrE">definesAddressRegister</a>(<span class='refarg'>*<a class="local col9 ref" href="#29MII" title='MII' data-ref="29MII">MII</a></span>) || <a class="tu member" href="#(anonymousnamespace)::R600PacketizerList::TII" title='(anonymous namespace)::R600PacketizerList::TII' data-use='r' data-ref="(anonymousnamespace)::R600PacketizerList::TII">TII</a>-&gt;<a class="ref" href="R600InstrInfo.h.html#_ZNK4llvm13R600InstrInfo22definesAddressRegisterERNS_12MachineInstrE" title='llvm::R600InstrInfo::definesAddressRegister' data-ref="_ZNK4llvm13R600InstrInfo22definesAddressRegisterERNS_12MachineInstrE">definesAddressRegister</a>(<span class='refarg'>*<a class="local col0 ref" href="#30MIJ" title='MIJ' data-ref="30MIJ">MIJ</a></span>);</td></tr>
<tr><th id="209">209</th><td>    <em>bool</em> <dfn class="local col9 decl" id="39ARUse" title='ARUse' data-type='bool' data-ref="39ARUse">ARUse</dfn> =</td></tr>
<tr><th id="210">210</th><td>        <a class="tu member" href="#(anonymousnamespace)::R600PacketizerList::TII" title='(anonymous namespace)::R600PacketizerList::TII' data-use='r' data-ref="(anonymousnamespace)::R600PacketizerList::TII">TII</a>-&gt;<a class="ref" href="R600InstrInfo.h.html#_ZNK4llvm13R600InstrInfo19usesAddressRegisterERNS_12MachineInstrE" title='llvm::R600InstrInfo::usesAddressRegister' data-ref="_ZNK4llvm13R600InstrInfo19usesAddressRegisterERNS_12MachineInstrE">usesAddressRegister</a>(<span class='refarg'>*<a class="local col9 ref" href="#29MII" title='MII' data-ref="29MII">MII</a></span>) || <a class="tu member" href="#(anonymousnamespace)::R600PacketizerList::TII" title='(anonymous namespace)::R600PacketizerList::TII' data-use='r' data-ref="(anonymousnamespace)::R600PacketizerList::TII">TII</a>-&gt;<a class="ref" href="R600InstrInfo.h.html#_ZNK4llvm13R600InstrInfo19usesAddressRegisterERNS_12MachineInstrE" title='llvm::R600InstrInfo::usesAddressRegister' data-ref="_ZNK4llvm13R600InstrInfo19usesAddressRegisterERNS_12MachineInstrE">usesAddressRegister</a>(<span class='refarg'>*<a class="local col0 ref" href="#30MIJ" title='MIJ' data-ref="30MIJ">MIJ</a></span>);</td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td>    <b>return</b> !<a class="local col8 ref" href="#38ARDef" title='ARDef' data-ref="38ARDef">ARDef</a> || !<a class="local col9 ref" href="#39ARUse" title='ARUse' data-ref="39ARUse">ARUse</a>;</td></tr>
<tr><th id="213">213</th><td>  }</td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td>  <i  data-doc="_ZN12_GLOBAL__N_118R600PacketizerList26isLegalToPruneDependenciesEPN4llvm5SUnitES3_">// isLegalToPruneDependencies - Is it legal to prune dependece between SUI</i></td></tr>
<tr><th id="216">216</th><td><i  data-doc="_ZN12_GLOBAL__N_118R600PacketizerList26isLegalToPruneDependenciesEPN4llvm5SUnitES3_">  // and SUJ.</i></td></tr>
<tr><th id="217">217</th><td>  <em>bool</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_118R600PacketizerList26isLegalToPruneDependenciesEPN4llvm5SUnitES3_" title='(anonymous namespace)::R600PacketizerList::isLegalToPruneDependencies' data-type='bool (anonymous namespace)::R600PacketizerList::isLegalToPruneDependencies(llvm::SUnit * SUI, llvm::SUnit * SUJ)' data-ref="_ZN12_GLOBAL__N_118R600PacketizerList26isLegalToPruneDependenciesEPN4llvm5SUnitES3_">isLegalToPruneDependencies</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="40SUI" title='SUI' data-type='llvm::SUnit *' data-ref="40SUI">SUI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="41SUJ" title='SUJ' data-type='llvm::SUnit *' data-ref="41SUJ">SUJ</dfn>) override {</td></tr>
<tr><th id="218">218</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="219">219</th><td>  }</td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td>  <em>void</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_118R600PacketizerList12setIsLastBitEPN4llvm12MachineInstrEj" title='(anonymous namespace)::R600PacketizerList::setIsLastBit' data-type='void (anonymous namespace)::R600PacketizerList::setIsLastBit(llvm::MachineInstr * MI, unsigned int Bit) const' data-ref="_ZNK12_GLOBAL__N_118R600PacketizerList12setIsLastBitEPN4llvm12MachineInstrEj">setIsLastBit</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="42MI" title='MI' data-type='llvm::MachineInstr *' data-ref="42MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="43Bit" title='Bit' data-type='unsigned int' data-ref="43Bit">Bit</dfn>) <em>const</em> {</td></tr>
<tr><th id="222">222</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="44LastOp" title='LastOp' data-type='unsigned int' data-ref="44LastOp">LastOp</dfn> = TII-&gt;getOperandIdx(MI-&gt;getOpcode(), R600::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::R600&apos;">OpName</span>::last);</td></tr>
<tr><th id="223">223</th><td>    <a class="local col2 ref" href="#42MI" title='MI' data-ref="42MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#44LastOp" title='LastOp' data-ref="44LastOp">LastOp</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col3 ref" href="#43Bit" title='Bit' data-ref="43Bit">Bit</a>);</td></tr>
<tr><th id="224">224</th><td>  }</td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_118R600PacketizerList25isBundlableWithCurrentPMIERN4llvm12MachineInstrERKNS1_8DenseMapIjjNS1_12DenseMapInfoIjEENS1_6detail12DenseMapPa12601239" title='(anonymous namespace)::R600PacketizerList::isBundlableWithCurrentPMI' data-type='bool (anonymous namespace)::R600PacketizerList::isBundlableWithCurrentPMI(llvm::MachineInstr &amp; MI, const DenseMap&lt;unsigned int, unsigned int&gt; &amp; PV, std::vector&lt;R600InstrInfo::BankSwizzle&gt; &amp; BS, bool &amp; isTransSlot)' data-ref="_ZN12_GLOBAL__N_118R600PacketizerList25isBundlableWithCurrentPMIERN4llvm12MachineInstrERKNS1_8DenseMapIjjNS1_12DenseMapInfoIjEENS1_6detail12DenseMapPa12601239">isBundlableWithCurrentPMI</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="45MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="45MI">MI</dfn>,</td></tr>
<tr><th id="227">227</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; &amp;<dfn class="local col6 decl" id="46PV" title='PV' data-type='const DenseMap&lt;unsigned int, unsigned int&gt; &amp;' data-ref="46PV">PV</dfn>,</td></tr>
<tr><th id="228">228</th><td>                                 <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo::BankSwizzle" title='llvm::R600InstrInfo::BankSwizzle' data-ref="llvm::R600InstrInfo::BankSwizzle">BankSwizzle</a>&gt; &amp;<dfn class="local col7 decl" id="47BS" title='BS' data-type='std::vector&lt;R600InstrInfo::BankSwizzle&gt; &amp;' data-ref="47BS">BS</dfn>,</td></tr>
<tr><th id="229">229</th><td>                                 <em>bool</em> &amp;<dfn class="local col8 decl" id="48isTransSlot" title='isTransSlot' data-type='bool &amp;' data-ref="48isTransSlot">isTransSlot</dfn>) {</td></tr>
<tr><th id="230">230</th><td>    <a class="local col8 ref" href="#48isTransSlot" title='isTransSlot' data-ref="48isTransSlot">isTransSlot</a> = <a class="tu member" href="#(anonymousnamespace)::R600PacketizerList::TII" title='(anonymous namespace)::R600PacketizerList::TII' data-use='r' data-ref="(anonymousnamespace)::R600PacketizerList::TII">TII</a>-&gt;<a class="ref" href="R600InstrInfo.h.html#_ZNK4llvm13R600InstrInfo11isTransOnlyERKNS_12MachineInstrE" title='llvm::R600InstrInfo::isTransOnly' data-ref="_ZNK4llvm13R600InstrInfo11isTransOnlyERKNS_12MachineInstrE">isTransOnly</a>(<a class="local col5 ref" href="#45MI" title='MI' data-ref="45MI">MI</a>);</td></tr>
<tr><th id="231">231</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!isTransSlot || VLIW5) ? void (0) : __assert_fail (&quot;!isTransSlot || VLIW5&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/R600Packetizer.cpp&quot;, 231, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a> (!<a class="local col8 ref" href="#48isTransSlot" title='isTransSlot' data-ref="48isTransSlot">isTransSlot</a> || <a class="tu member" href="#(anonymousnamespace)::R600PacketizerList::VLIW5" title='(anonymous namespace)::R600PacketizerList::VLIW5' data-use='r' data-ref="(anonymousnamespace)::R600PacketizerList::VLIW5">VLIW5</a>);</td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td>    <i>// Is the dst reg sequence legal ?</i></td></tr>
<tr><th id="234">234</th><td>    <b>if</b> (!<a class="local col8 ref" href="#48isTransSlot" title='isTransSlot' data-ref="48isTransSlot">isTransSlot</a> &amp;&amp; !<a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList::CurrentPacketMIs" title='llvm::VLIWPacketizerList::CurrentPacketMIs' data-ref="llvm::VLIWPacketizerList::CurrentPacketMIs">CurrentPacketMIs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>()) {</td></tr>
<tr><th id="235">235</th><td>      <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_118R600PacketizerList7getSlotERKN4llvm12MachineInstrE" title='(anonymous namespace)::R600PacketizerList::getSlot' data-use='c' data-ref="_ZNK12_GLOBAL__N_118R600PacketizerList7getSlotERKN4llvm12MachineInstrE">getSlot</a>(<a class="local col5 ref" href="#45MI" title='MI' data-ref="45MI">MI</a>) &lt;= <a class="tu member" href="#_ZNK12_GLOBAL__N_118R600PacketizerList7getSlotERKN4llvm12MachineInstrE" title='(anonymous namespace)::R600PacketizerList::getSlot' data-use='c' data-ref="_ZNK12_GLOBAL__N_118R600PacketizerList7getSlotERKN4llvm12MachineInstrE">getSlot</a>(*<a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList::CurrentPacketMIs" title='llvm::VLIWPacketizerList::CurrentPacketMIs' data-ref="llvm::VLIWPacketizerList::CurrentPacketMIs">CurrentPacketMIs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4backEv" title='std::vector::back' data-ref="_ZNSt6vector4backEv">back</a>())) {</td></tr>
<tr><th id="236">236</th><td>        <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::R600PacketizerList::ConsideredInstUsesAlreadyWrittenVectorElement" title='(anonymous namespace)::R600PacketizerList::ConsideredInstUsesAlreadyWrittenVectorElement' data-use='r' data-ref="(anonymousnamespace)::R600PacketizerList::ConsideredInstUsesAlreadyWrittenVectorElement">ConsideredInstUsesAlreadyWrittenVectorElement</a> &amp;&amp;</td></tr>
<tr><th id="237">237</th><td>            !<a class="tu member" href="#(anonymousnamespace)::R600PacketizerList::TII" title='(anonymous namespace)::R600PacketizerList::TII' data-use='r' data-ref="(anonymousnamespace)::R600PacketizerList::TII">TII</a>-&gt;<a class="ref" href="R600InstrInfo.h.html#_ZNK4llvm13R600InstrInfo12isVectorOnlyERKNS_12MachineInstrE" title='llvm::R600InstrInfo::isVectorOnly' data-ref="_ZNK4llvm13R600InstrInfo12isVectorOnlyERKNS_12MachineInstrE">isVectorOnly</a>(<a class="local col5 ref" href="#45MI" title='MI' data-ref="45MI">MI</a>) &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::R600PacketizerList::VLIW5" title='(anonymous namespace)::R600PacketizerList::VLIW5' data-use='r' data-ref="(anonymousnamespace)::R600PacketizerList::VLIW5">VLIW5</a>) {</td></tr>
<tr><th id="238">238</th><td>          <a class="local col8 ref" href="#48isTransSlot" title='isTransSlot' data-ref="48isTransSlot">isTransSlot</a> = <b>true</b>;</td></tr>
<tr><th id="239">239</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;packets&quot;)) { { dbgs() &lt;&lt; &quot;Considering as Trans Inst :&quot;; MI.dump(); }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="240">240</th><td>            <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Considering as Trans Inst :"</q>;</td></tr>
<tr><th id="241">241</th><td>            <a class="local col5 ref" href="#45MI" title='MI' data-ref="45MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>();</td></tr>
<tr><th id="242">242</th><td>          });</td></tr>
<tr><th id="243">243</th><td>        }</td></tr>
<tr><th id="244">244</th><td>        <b>else</b></td></tr>
<tr><th id="245">245</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="246">246</th><td>      }</td></tr>
<tr><th id="247">247</th><td>    }</td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td>    <i>// Are the Constants limitations met ?</i></td></tr>
<tr><th id="250">250</th><td>    <a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList::CurrentPacketMIs" title='llvm::VLIWPacketizerList::CurrentPacketMIs' data-ref="llvm::VLIWPacketizerList::CurrentPacketMIs">CurrentPacketMIs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(&amp;<a class="local col5 ref" href="#45MI" title='MI' data-ref="45MI">MI</a>);</td></tr>
<tr><th id="251">251</th><td>    <b>if</b> (!TII-&gt;fitsConstReadLimitations(CurrentPacketMIs)) {</td></tr>
<tr><th id="252">252</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;packets&quot;)) { { dbgs() &lt;&lt; &quot;Couldn&apos;t pack :\n&quot;; MI.dump(); dbgs() &lt;&lt; &quot;with the following packets :\n&quot;; for (unsigned i = 0, e = CurrentPacketMIs.size() - 1; i &lt; e; i++) { CurrentPacketMIs[i]-&gt;dump(); dbgs() &lt;&lt; &quot;\n&quot;; } dbgs() &lt;&lt; &quot;because of Consts read limitations\n&quot;; }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="253">253</th><td>        <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Couldn't pack :\n"</q>;</td></tr>
<tr><th id="254">254</th><td>        <a class="local col5 ref" href="#45MI" title='MI' data-ref="45MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>();</td></tr>
<tr><th id="255">255</th><td>        <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"with the following packets :\n"</q>;</td></tr>
<tr><th id="256">256</th><td>        <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="49i" title='i' data-type='unsigned int' data-ref="49i">i</dfn> = <var>0</var>, <dfn class="local col0 decl" id="50e" title='e' data-type='unsigned int' data-ref="50e">e</dfn> = <a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList::CurrentPacketMIs" title='llvm::VLIWPacketizerList::CurrentPacketMIs' data-ref="llvm::VLIWPacketizerList::CurrentPacketMIs">CurrentPacketMIs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() - <var>1</var>; <a class="local col9 ref" href="#252" title='i' data-ref="49i">i</a> &lt; <a class="local col0 ref" href="#252" title='e' data-ref="50e">e</a>; <a class="local col9 ref" href="#252" title='i' data-ref="49i">i</a>++) {</td></tr>
<tr><th id="257">257</th><td>          <a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList::CurrentPacketMIs" title='llvm::VLIWPacketizerList::CurrentPacketMIs' data-ref="llvm::VLIWPacketizerList::CurrentPacketMIs">CurrentPacketMIs</a>[<a class="local col9 ref" href="#252" title='i' data-ref="49i">i</a>]-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>();</td></tr>
<tr><th id="258">258</th><td>          <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="259">259</th><td>        }</td></tr>
<tr><th id="260">260</th><td>        <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"because of Consts read limitations\n"</q>;</td></tr>
<tr><th id="261">261</th><td>      });</td></tr>
<tr><th id="262">262</th><td>      <a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList::CurrentPacketMIs" title='llvm::VLIWPacketizerList::CurrentPacketMIs' data-ref="llvm::VLIWPacketizerList::CurrentPacketMIs">CurrentPacketMIs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector8pop_backEv" title='std::vector::pop_back' data-ref="_ZNSt6vector8pop_backEv">pop_back</a>();</td></tr>
<tr><th id="263">263</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="264">264</th><td>    }</td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td>    <i>// Is there a BankSwizzle set that meet Read Port limitations ?</i></td></tr>
<tr><th id="267">267</th><td>    <b>if</b> (!TII-&gt;fitsReadPortLimitations(CurrentPacketMIs,</td></tr>
<tr><th id="268">268</th><td>            PV, BS, isTransSlot)) {</td></tr>
<tr><th id="269">269</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;packets&quot;)) { { dbgs() &lt;&lt; &quot;Couldn&apos;t pack :\n&quot;; MI.dump(); dbgs() &lt;&lt; &quot;with the following packets :\n&quot;; for (unsigned i = 0, e = CurrentPacketMIs.size() - 1; i &lt; e; i++) { CurrentPacketMIs[i]-&gt;dump(); dbgs() &lt;&lt; &quot;\n&quot;; } dbgs() &lt;&lt; &quot;because of Read port limitations\n&quot;; }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="270">270</th><td>        <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Couldn't pack :\n"</q>;</td></tr>
<tr><th id="271">271</th><td>        <a class="local col5 ref" href="#45MI" title='MI' data-ref="45MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>();</td></tr>
<tr><th id="272">272</th><td>        <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"with the following packets :\n"</q>;</td></tr>
<tr><th id="273">273</th><td>        <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="51i" title='i' data-type='unsigned int' data-ref="51i">i</dfn> = <var>0</var>, <dfn class="local col2 decl" id="52e" title='e' data-type='unsigned int' data-ref="52e">e</dfn> = <a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList::CurrentPacketMIs" title='llvm::VLIWPacketizerList::CurrentPacketMIs' data-ref="llvm::VLIWPacketizerList::CurrentPacketMIs">CurrentPacketMIs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() - <var>1</var>; <a class="local col1 ref" href="#269" title='i' data-ref="51i">i</a> &lt; <a class="local col2 ref" href="#269" title='e' data-ref="52e">e</a>; <a class="local col1 ref" href="#269" title='i' data-ref="51i">i</a>++) {</td></tr>
<tr><th id="274">274</th><td>          <a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList::CurrentPacketMIs" title='llvm::VLIWPacketizerList::CurrentPacketMIs' data-ref="llvm::VLIWPacketizerList::CurrentPacketMIs">CurrentPacketMIs</a>[<a class="local col1 ref" href="#269" title='i' data-ref="51i">i</a>]-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>();</td></tr>
<tr><th id="275">275</th><td>          <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="276">276</th><td>        }</td></tr>
<tr><th id="277">277</th><td>        <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"because of Read port limitations\n"</q>;</td></tr>
<tr><th id="278">278</th><td>      });</td></tr>
<tr><th id="279">279</th><td>      <a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList::CurrentPacketMIs" title='llvm::VLIWPacketizerList::CurrentPacketMIs' data-ref="llvm::VLIWPacketizerList::CurrentPacketMIs">CurrentPacketMIs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector8pop_backEv" title='std::vector::pop_back' data-ref="_ZNSt6vector8pop_backEv">pop_back</a>();</td></tr>
<tr><th id="280">280</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="281">281</th><td>    }</td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td>    <i>// We cannot read LDS source registers from the Trans slot.</i></td></tr>
<tr><th id="284">284</th><td>    <b>if</b> (<a class="local col8 ref" href="#48isTransSlot" title='isTransSlot' data-ref="48isTransSlot">isTransSlot</a> &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::R600PacketizerList::TII" title='(anonymous namespace)::R600PacketizerList::TII' data-use='r' data-ref="(anonymousnamespace)::R600PacketizerList::TII">TII</a>-&gt;<a class="ref" href="R600InstrInfo.h.html#_ZNK4llvm13R600InstrInfo14readsLDSSrcRegERKNS_12MachineInstrE" title='llvm::R600InstrInfo::readsLDSSrcReg' data-ref="_ZNK4llvm13R600InstrInfo14readsLDSSrcRegERKNS_12MachineInstrE">readsLDSSrcReg</a>(<a class="local col5 ref" href="#45MI" title='MI' data-ref="45MI">MI</a>))</td></tr>
<tr><th id="285">285</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td>    <a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList::CurrentPacketMIs" title='llvm::VLIWPacketizerList::CurrentPacketMIs' data-ref="llvm::VLIWPacketizerList::CurrentPacketMIs">CurrentPacketMIs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector8pop_backEv" title='std::vector::pop_back' data-ref="_ZNSt6vector8pop_backEv">pop_back</a>();</td></tr>
<tr><th id="288">288</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="289">289</th><td>  }</td></tr>
<tr><th id="290">290</th><td></td></tr>
<tr><th id="291">291</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_118R600PacketizerList11addToPacketERN4llvm12MachineInstrE" title='(anonymous namespace)::R600PacketizerList::addToPacket' data-type='MachineBasicBlock::iterator (anonymous namespace)::R600PacketizerList::addToPacket(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_118R600PacketizerList11addToPacketERN4llvm12MachineInstrE">addToPacket</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="53MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="53MI">MI</dfn>) override {</td></tr>
<tr><th id="292">292</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="54FirstInBundle" title='FirstInBundle' data-type='MachineBasicBlock::iterator' data-ref="54FirstInBundle">FirstInBundle</dfn> =</td></tr>
<tr><th id="293">293</th><td>        <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList::CurrentPacketMIs" title='llvm::VLIWPacketizerList::CurrentPacketMIs' data-ref="llvm::VLIWPacketizerList::CurrentPacketMIs">CurrentPacketMIs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>() ? &amp;<a class="local col3 ref" href="#53MI" title='MI' data-ref="53MI">MI</a> : <a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList::CurrentPacketMIs" title='llvm::VLIWPacketizerList::CurrentPacketMIs' data-ref="llvm::VLIWPacketizerList::CurrentPacketMIs">CurrentPacketMIs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5frontEv" title='std::vector::front' data-ref="_ZNSt6vector5frontEv">front</a>();</td></tr>
<tr><th id="294">294</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; &amp;<dfn class="local col5 decl" id="55PV" title='PV' data-type='const DenseMap&lt;unsigned int, unsigned int&gt; &amp;' data-ref="55PV">PV</dfn> =</td></tr>
<tr><th id="295">295</th><td>        <a class="tu member" href="#_ZNK12_GLOBAL__N_118R600PacketizerList17getPreviousVectorEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::R600PacketizerList::getPreviousVector' data-use='c' data-ref="_ZNK12_GLOBAL__N_118R600PacketizerList17getPreviousVectorEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">getPreviousVector</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#54FirstInBundle" title='FirstInBundle' data-ref="54FirstInBundle">FirstInBundle</a>);</td></tr>
<tr><th id="296">296</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a>::<a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo::BankSwizzle" title='llvm::R600InstrInfo::BankSwizzle' data-ref="llvm::R600InstrInfo::BankSwizzle">BankSwizzle</a>&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col6 decl" id="56BS" title='BS' data-type='std::vector&lt;R600InstrInfo::BankSwizzle&gt;' data-ref="56BS">BS</dfn>;</td></tr>
<tr><th id="297">297</th><td>    <em>bool</em> <dfn class="local col7 decl" id="57isTransSlot" title='isTransSlot' data-type='bool' data-ref="57isTransSlot">isTransSlot</dfn>;</td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td>    <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_118R600PacketizerList25isBundlableWithCurrentPMIERN4llvm12MachineInstrERKNS1_8DenseMapIjjNS1_12DenseMapInfoIjEENS1_6detail12DenseMapPa12601239" title='(anonymous namespace)::R600PacketizerList::isBundlableWithCurrentPMI' data-use='c' data-ref="_ZN12_GLOBAL__N_118R600PacketizerList25isBundlableWithCurrentPMIERN4llvm12MachineInstrERKNS1_8DenseMapIjjNS1_12DenseMapInfoIjEENS1_6detail12DenseMapPa12601239">isBundlableWithCurrentPMI</a>(<span class='refarg'><a class="local col3 ref" href="#53MI" title='MI' data-ref="53MI">MI</a></span>, <a class="local col5 ref" href="#55PV" title='PV' data-ref="55PV">PV</a>, <span class='refarg'><a class="local col6 ref" href="#56BS" title='BS' data-ref="56BS">BS</a></span>, <span class='refarg'><a class="local col7 ref" href="#57isTransSlot" title='isTransSlot' data-ref="57isTransSlot">isTransSlot</a></span>)) {</td></tr>
<tr><th id="300">300</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="58i" title='i' data-type='unsigned int' data-ref="58i">i</dfn> = <var>0</var>, <dfn class="local col9 decl" id="59e" title='e' data-type='unsigned int' data-ref="59e">e</dfn> = <a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList::CurrentPacketMIs" title='llvm::VLIWPacketizerList::CurrentPacketMIs' data-ref="llvm::VLIWPacketizerList::CurrentPacketMIs">CurrentPacketMIs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col8 ref" href="#58i" title='i' data-ref="58i">i</a> &lt; <a class="local col9 ref" href="#59e" title='e' data-ref="59e">e</a>; <a class="local col8 ref" href="#58i" title='i' data-ref="58i">i</a>++) {</td></tr>
<tr><th id="301">301</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="60MI" title='MI' data-type='llvm::MachineInstr *' data-ref="60MI">MI</dfn> = <a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList::CurrentPacketMIs" title='llvm::VLIWPacketizerList::CurrentPacketMIs' data-ref="llvm::VLIWPacketizerList::CurrentPacketMIs">CurrentPacketMIs</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#58i" title='i' data-ref="58i">i</a>]</a>;</td></tr>
<tr><th id="302">302</th><td>        <em>unsigned</em> <dfn class="local col1 decl" id="61Op" title='Op' data-type='unsigned int' data-ref="61Op">Op</dfn> = TII-&gt;getOperandIdx(MI-&gt;getOpcode(),</td></tr>
<tr><th id="303">303</th><td>            R600::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::R600&apos;">OpName</span>::bank_swizzle);</td></tr>
<tr><th id="304">304</th><td>        <a class="local col0 ref" href="#60MI" title='MI' data-ref="60MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#61Op" title='Op' data-ref="61Op">Op</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col6 ref" href="#56BS" title='BS' data-ref="56BS">BS</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#58i" title='i' data-ref="58i">i</a>]</a>);</td></tr>
<tr><th id="305">305</th><td>      }</td></tr>
<tr><th id="306">306</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="62Op" title='Op' data-type='unsigned int' data-ref="62Op">Op</dfn> =</td></tr>
<tr><th id="307">307</th><td>          TII-&gt;getOperandIdx(MI.getOpcode(), R600::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::R600&apos;">OpName</span>::bank_swizzle);</td></tr>
<tr><th id="308">308</th><td>      <a class="local col3 ref" href="#53MI" title='MI' data-ref="53MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#62Op" title='Op' data-ref="62Op">Op</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col6 ref" href="#56BS" title='BS' data-ref="56BS">BS</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4backEv" title='std::vector::back' data-ref="_ZNSt6vector4backEv">back</a>());</td></tr>
<tr><th id="309">309</th><td>      <b>if</b> (!<a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList::CurrentPacketMIs" title='llvm::VLIWPacketizerList::CurrentPacketMIs' data-ref="llvm::VLIWPacketizerList::CurrentPacketMIs">CurrentPacketMIs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>())</td></tr>
<tr><th id="310">310</th><td>        <a class="tu member" href="#_ZNK12_GLOBAL__N_118R600PacketizerList12setIsLastBitEPN4llvm12MachineInstrEj" title='(anonymous namespace)::R600PacketizerList::setIsLastBit' data-use='c' data-ref="_ZNK12_GLOBAL__N_118R600PacketizerList12setIsLastBitEPN4llvm12MachineInstrEj">setIsLastBit</a>(<a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList::CurrentPacketMIs" title='llvm::VLIWPacketizerList::CurrentPacketMIs' data-ref="llvm::VLIWPacketizerList::CurrentPacketMIs">CurrentPacketMIs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4backEv" title='std::vector::back' data-ref="_ZNSt6vector4backEv">back</a>(), <var>0</var>);</td></tr>
<tr><th id="311">311</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_118R600PacketizerList12substitutePVERN4llvm12MachineInstrERKNS1_8DenseMapIjjNS1_12DenseMapInfoIjEENS1_6detail12DenseMapPairIjjEEEE" title='(anonymous namespace)::R600PacketizerList::substitutePV' data-use='c' data-ref="_ZNK12_GLOBAL__N_118R600PacketizerList12substitutePVERN4llvm12MachineInstrERKNS1_8DenseMapIjjNS1_12DenseMapInfoIjEENS1_6detail12DenseMapPairIjjEEEE">substitutePV</a>(<span class='refarg'><a class="local col3 ref" href="#53MI" title='MI' data-ref="53MI">MI</a></span>, <a class="local col5 ref" href="#55PV" title='PV' data-ref="55PV">PV</a>);</td></tr>
<tr><th id="312">312</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="63It" title='It' data-type='MachineBasicBlock::iterator' data-ref="63It">It</dfn> = <a class="type" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList" title='llvm::VLIWPacketizerList' data-ref="llvm::VLIWPacketizerList">VLIWPacketizerList</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#_ZN4llvm18VLIWPacketizerList11addToPacketERNS_12MachineInstrE" title='llvm::VLIWPacketizerList::addToPacket' data-ref="_ZN4llvm18VLIWPacketizerList11addToPacketERNS_12MachineInstrE">addToPacket</a>(<span class='refarg'><a class="local col3 ref" href="#53MI" title='MI' data-ref="53MI">MI</a></span>);</td></tr>
<tr><th id="313">313</th><td>      <b>if</b> (<a class="local col7 ref" href="#57isTransSlot" title='isTransSlot' data-ref="57isTransSlot">isTransSlot</a>) {</td></tr>
<tr><th id="314">314</th><td>        <a class="virtual member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#_ZN4llvm18VLIWPacketizerList9endPacketEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::VLIWPacketizerList::endPacket' data-ref="_ZN4llvm18VLIWPacketizerList9endPacketEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">endPacket</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#63It" title='It' data-ref="63It">It</a>)<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>(), <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#63It" title='It' data-ref="63It">It</a>));</td></tr>
<tr><th id="315">315</th><td>      }</td></tr>
<tr><th id="316">316</th><td>      <b>return</b> <a class="local col3 ref" href="#63It" title='It' data-ref="63It">It</a>;</td></tr>
<tr><th id="317">317</th><td>    }</td></tr>
<tr><th id="318">318</th><td>    <a class="virtual member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#_ZN4llvm18VLIWPacketizerList9endPacketEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::VLIWPacketizerList::endPacket' data-ref="_ZN4llvm18VLIWPacketizerList9endPacketEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">endPacket</a>(<a class="local col3 ref" href="#53MI" title='MI' data-ref="53MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col3 ref" href="#53MI" title='MI' data-ref="53MI">MI</a>);</td></tr>
<tr><th id="319">319</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::R600PacketizerList::TII" title='(anonymous namespace)::R600PacketizerList::TII' data-use='r' data-ref="(anonymousnamespace)::R600PacketizerList::TII">TII</a>-&gt;<a class="ref" href="R600InstrInfo.h.html#_ZNK4llvm13R600InstrInfo11isTransOnlyERKNS_12MachineInstrE" title='llvm::R600InstrInfo::isTransOnly' data-ref="_ZNK4llvm13R600InstrInfo11isTransOnlyERKNS_12MachineInstrE">isTransOnly</a>(<a class="local col3 ref" href="#53MI" title='MI' data-ref="53MI">MI</a>))</td></tr>
<tr><th id="320">320</th><td>      <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col3 ref" href="#53MI" title='MI' data-ref="53MI">MI</a>;</td></tr>
<tr><th id="321">321</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList" title='llvm::VLIWPacketizerList' data-ref="llvm::VLIWPacketizerList">VLIWPacketizerList</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#_ZN4llvm18VLIWPacketizerList11addToPacketERNS_12MachineInstrE" title='llvm::VLIWPacketizerList::addToPacket' data-ref="_ZN4llvm18VLIWPacketizerList11addToPacketERNS_12MachineInstrE">addToPacket</a>(<span class='refarg'><a class="local col3 ref" href="#53MI" title='MI' data-ref="53MI">MI</a></span>);</td></tr>
<tr><th id="322">322</th><td>  }</td></tr>
<tr><th id="323">323</th><td>};</td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::R600Packetizer" title='(anonymous namespace)::R600Packetizer' data-ref="(anonymousnamespace)::R600Packetizer">R600Packetizer</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_114R600Packetizer20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::R600Packetizer::runOnMachineFunction' data-type='bool (anonymous namespace)::R600Packetizer::runOnMachineFunction(llvm::MachineFunction &amp; Fn)' data-ref="_ZN12_GLOBAL__N_114R600Packetizer20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="64Fn" title='Fn' data-type='llvm::MachineFunction &amp;' data-ref="64Fn">Fn</dfn>) {</td></tr>
<tr><th id="326">326</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::R600Subtarget" title='llvm::R600Subtarget' data-ref="llvm::R600Subtarget">R600Subtarget</a> &amp;<dfn class="local col5 decl" id="65ST" title='ST' data-type='const llvm::R600Subtarget &amp;' data-ref="65ST">ST</dfn> = <a class="local col4 ref" href="#64Fn" title='Fn' data-ref="64Fn">Fn</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::R600Subtarget" title='llvm::R600Subtarget' data-ref="llvm::R600Subtarget">R600Subtarget</a>&gt;();</td></tr>
<tr><th id="327">327</th><td>  <em>const</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a> *<dfn class="local col6 decl" id="66TII" title='TII' data-type='const llvm::R600InstrInfo *' data-ref="66TII">TII</dfn> = <a class="local col5 ref" href="#65ST" title='ST' data-ref="65ST">ST</a>.<a class="virtual ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm13R600Subtarget12getInstrInfoEv" title='llvm::R600Subtarget::getInstrInfo' data-ref="_ZNK4llvm13R600Subtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="328">328</th><td></td></tr>
<tr><th id="329">329</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a> &amp;<dfn class="local col7 decl" id="67MLI" title='MLI' data-type='llvm::MachineLoopInfo &amp;' data-ref="67MLI">MLI</dfn> = <a class="member" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a>&gt;();</td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td>  <i>// Instantiate the packetizer.</i></td></tr>
<tr><th id="332">332</th><td>  <a class="tu type" href="#(anonymousnamespace)::R600PacketizerList" title='(anonymous namespace)::R600PacketizerList' data-ref="(anonymousnamespace)::R600PacketizerList">R600PacketizerList</a> <dfn class="local col8 decl" id="68Packetizer" title='Packetizer' data-type='(anonymous namespace)::R600PacketizerList' data-ref="68Packetizer">Packetizer</dfn><a class="tu ref" href="#_ZN12_GLOBAL__N_118R600PacketizerListC1ERN4llvm15MachineFunctionERKNS1_13R600SubtargetERNS1_15MachineLoopInfoE" title='(anonymous namespace)::R600PacketizerList::R600PacketizerList' data-use='c' data-ref="_ZN12_GLOBAL__N_118R600PacketizerListC1ERN4llvm15MachineFunctionERKNS1_13R600SubtargetERNS1_15MachineLoopInfoE">(</a><a class="local col4 ref" href="#64Fn" title='Fn' data-ref="64Fn">Fn</a>, <a class="local col5 ref" href="#65ST" title='ST' data-ref="65ST">ST</a>, <a class="local col7 ref" href="#67MLI" title='MLI' data-ref="67MLI">MLI</a>);</td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td>  <i>// DFA state table should not be empty.</i></td></tr>
<tr><th id="335">335</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Packetizer.getResourceTracker() &amp;&amp; &quot;Empty DFA table!&quot;) ? void (0) : __assert_fail (&quot;Packetizer.getResourceTracker() &amp;&amp; \&quot;Empty DFA table!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/R600Packetizer.cpp&quot;, 335, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#68Packetizer" title='Packetizer' data-ref="68Packetizer">Packetizer</a>.<a class="ref" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#_ZN4llvm18VLIWPacketizerList18getResourceTrackerEv" title='llvm::VLIWPacketizerList::getResourceTracker' data-ref="_ZN4llvm18VLIWPacketizerList18getResourceTrackerEv">getResourceTracker</a>() &amp;&amp; <q>"Empty DFA table!"</q>);</td></tr>
<tr><th id="336">336</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Packetizer.getResourceTracker()-&gt;getInstrItins()) ? void (0) : __assert_fail (&quot;Packetizer.getResourceTracker()-&gt;getInstrItins()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/R600Packetizer.cpp&quot;, 336, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#68Packetizer" title='Packetizer' data-ref="68Packetizer">Packetizer</a>.<a class="ref" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#_ZN4llvm18VLIWPacketizerList18getResourceTrackerEv" title='llvm::VLIWPacketizerList::getResourceTracker' data-ref="_ZN4llvm18VLIWPacketizerList18getResourceTrackerEv">getResourceTracker</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#_ZNK4llvm13DFAPacketizer13getInstrItinsEv" title='llvm::DFAPacketizer::getInstrItins' data-ref="_ZNK4llvm13DFAPacketizer13getInstrItinsEv">getInstrItins</a>());</td></tr>
<tr><th id="337">337</th><td></td></tr>
<tr><th id="338">338</th><td>  <b>if</b> (<a class="local col8 ref" href="#68Packetizer" title='Packetizer' data-ref="68Packetizer">Packetizer</a>.<a class="ref" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#_ZN4llvm18VLIWPacketizerList18getResourceTrackerEv" title='llvm::VLIWPacketizerList::getResourceTracker' data-ref="_ZN4llvm18VLIWPacketizerList18getResourceTrackerEv">getResourceTracker</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#_ZNK4llvm13DFAPacketizer13getInstrItinsEv" title='llvm::DFAPacketizer::getInstrItins' data-ref="_ZNK4llvm13DFAPacketizer13getInstrItinsEv">getInstrItins</a>()-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData7isEmptyEv" title='llvm::InstrItineraryData::isEmpty' data-ref="_ZNK4llvm18InstrItineraryData7isEmptyEv">isEmpty</a>())</td></tr>
<tr><th id="339">339</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td>  <i>//</i></td></tr>
<tr><th id="342">342</th><td><i>  // Loop over all basic blocks and remove KILL pseudo-instructions</i></td></tr>
<tr><th id="343">343</th><td><i>  // These instructions confuse the dependence analysis. Consider:</i></td></tr>
<tr><th id="344">344</th><td><i>  // D0 = ...   (Insn 0)</i></td></tr>
<tr><th id="345">345</th><td><i>  // R0 = KILL R0, D0 (Insn 1)</i></td></tr>
<tr><th id="346">346</th><td><i>  // R0 = ... (Insn 2)</i></td></tr>
<tr><th id="347">347</th><td><i>  // Here, Insn 1 will result in the dependence graph not emitting an output</i></td></tr>
<tr><th id="348">348</th><td><i>  // dependence between Insn 0 and Insn 2. This can lead to incorrect</i></td></tr>
<tr><th id="349">349</th><td><i>  // packetization</i></td></tr>
<tr><th id="350">350</th><td><i>  //</i></td></tr>
<tr><th id="351">351</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator">iterator</a> <dfn class="local col9 decl" id="69MBB" title='MBB' data-type='MachineFunction::iterator' data-ref="69MBB">MBB</dfn> = <a class="local col4 ref" href="#64Fn" title='Fn' data-ref="64Fn">Fn</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction5beginEv" title='llvm::MachineFunction::begin' data-ref="_ZN4llvm15MachineFunction5beginEv">begin</a>(), <dfn class="local col0 decl" id="70MBBe" title='MBBe' data-type='MachineFunction::iterator' data-ref="70MBBe">MBBe</dfn> = <a class="local col4 ref" href="#64Fn" title='Fn' data-ref="64Fn">Fn</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction3endEv" title='llvm::MachineFunction::end' data-ref="_ZN4llvm15MachineFunction3endEv">end</a>();</td></tr>
<tr><th id="352">352</th><td>       <a class="local col9 ref" href="#69MBB" title='MBB' data-ref="69MBB">MBB</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col0 ref" href="#70MBBe" title='MBBe' data-ref="70MBBe">MBBe</a>; <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col9 ref" href="#69MBB" title='MBB' data-ref="69MBB">MBB</a>) {</td></tr>
<tr><th id="353">353</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="71End" title='End' data-type='MachineBasicBlock::iterator' data-ref="71End">End</dfn> = <a class="local col9 ref" href="#69MBB" title='MBB' data-ref="69MBB">MBB</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="354">354</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="72MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="72MI">MI</dfn> = <a class="local col9 ref" href="#69MBB" title='MBB' data-ref="69MBB">MBB</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="355">355</th><td>    <b>while</b> (<a class="local col2 ref" href="#72MI" title='MI' data-ref="72MI">MI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#71End" title='End' data-ref="71End">End</a>) {</td></tr>
<tr><th id="356">356</th><td>      <b>if</b> (MI-&gt;isKill() || MI-&gt;getOpcode() == R600::<span class='error' title="no member named &apos;IMPLICIT_DEF&apos; in namespace &apos;llvm::R600&apos;">IMPLICIT_DEF</span> ||</td></tr>
<tr><th id="357">357</th><td>          (MI-&gt;getOpcode() == R600::<span class='error' title="no member named &apos;CF_ALU&apos; in namespace &apos;llvm::R600&apos;">CF_ALU</span> &amp;&amp; !MI-&gt;getOperand(<var>8</var>).getImm())) {</td></tr>
<tr><th id="358">358</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="73DeleteMI" title='DeleteMI' data-type='MachineBasicBlock::iterator' data-ref="73DeleteMI">DeleteMI</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#72MI" title='MI' data-ref="72MI">MI</a>;</td></tr>
<tr><th id="359">359</th><td>        <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col2 ref" href="#72MI" title='MI' data-ref="72MI">MI</a>;</td></tr>
<tr><th id="360">360</th><td>        <a class="local col9 ref" href="#69MBB" title='MBB' data-ref="69MBB">MBB</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#73DeleteMI" title='DeleteMI' data-ref="73DeleteMI">DeleteMI</a>);</td></tr>
<tr><th id="361">361</th><td>        <a class="local col1 ref" href="#71End" title='End' data-ref="71End">End</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col9 ref" href="#69MBB" title='MBB' data-ref="69MBB">MBB</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="362">362</th><td>        <b>continue</b>;</td></tr>
<tr><th id="363">363</th><td>      }</td></tr>
<tr><th id="364">364</th><td>      <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col2 ref" href="#72MI" title='MI' data-ref="72MI">MI</a>;</td></tr>
<tr><th id="365">365</th><td>    }</td></tr>
<tr><th id="366">366</th><td>  }</td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td>  <i>// Loop over all of the basic blocks.</i></td></tr>
<tr><th id="369">369</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator">iterator</a> <dfn class="local col4 decl" id="74MBB" title='MBB' data-type='MachineFunction::iterator' data-ref="74MBB">MBB</dfn> = <a class="local col4 ref" href="#64Fn" title='Fn' data-ref="64Fn">Fn</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction5beginEv" title='llvm::MachineFunction::begin' data-ref="_ZN4llvm15MachineFunction5beginEv">begin</a>(), <dfn class="local col5 decl" id="75MBBe" title='MBBe' data-type='MachineFunction::iterator' data-ref="75MBBe">MBBe</dfn> = <a class="local col4 ref" href="#64Fn" title='Fn' data-ref="64Fn">Fn</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction3endEv" title='llvm::MachineFunction::end' data-ref="_ZN4llvm15MachineFunction3endEv">end</a>();</td></tr>
<tr><th id="370">370</th><td>       <a class="local col4 ref" href="#74MBB" title='MBB' data-ref="74MBB">MBB</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col5 ref" href="#75MBBe" title='MBBe' data-ref="75MBBe">MBBe</a>; <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col4 ref" href="#74MBB" title='MBB' data-ref="74MBB">MBB</a>) {</td></tr>
<tr><th id="371">371</th><td>    <i>// Find scheduling regions and schedule / packetize each region.</i></td></tr>
<tr><th id="372">372</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="76RemainingCount" title='RemainingCount' data-type='unsigned int' data-ref="76RemainingCount">RemainingCount</dfn> = <a class="local col4 ref" href="#74MBB" title='MBB' data-ref="74MBB">MBB</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock4sizeEv" title='llvm::MachineBasicBlock::size' data-ref="_ZNK4llvm17MachineBasicBlock4sizeEv">size</a>();</td></tr>
<tr><th id="373">373</th><td>    <b>for</b>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="77RegionEnd" title='RegionEnd' data-type='MachineBasicBlock::iterator' data-ref="77RegionEnd">RegionEnd</dfn> = <a class="local col4 ref" href="#74MBB" title='MBB' data-ref="74MBB">MBB</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="374">374</th><td>        <a class="local col7 ref" href="#77RegionEnd" title='RegionEnd' data-ref="77RegionEnd">RegionEnd</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col4 ref" href="#74MBB" title='MBB' data-ref="74MBB">MBB</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();) {</td></tr>
<tr><th id="375">375</th><td>      <i>// The next region starts above the previous region. Look backward in the</i></td></tr>
<tr><th id="376">376</th><td><i>      // instruction stream until we find the nearest boundary.</i></td></tr>
<tr><th id="377">377</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="78I" title='I' data-type='MachineBasicBlock::iterator' data-ref="78I">I</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#77RegionEnd" title='RegionEnd' data-ref="77RegionEnd">RegionEnd</a>;</td></tr>
<tr><th id="378">378</th><td>      <b>for</b>(;<a class="local col8 ref" href="#78I" title='I' data-ref="78I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col4 ref" href="#74MBB" title='MBB' data-ref="74MBB">MBB</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(); <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col8 ref" href="#78I" title='I' data-ref="78I">I</a>, --<a class="local col6 ref" href="#76RemainingCount" title='RemainingCount' data-ref="76RemainingCount">RemainingCount</a>) {</td></tr>
<tr><th id="379">379</th><td>        <b>if</b> (TII-&gt;<span class='error' title="no member named &apos;isSchedulingBoundary&apos; in &apos;llvm::R600InstrInfo&apos;">isSchedulingBoundary</span>(*std::prev(I), &amp;*MBB, Fn))</td></tr>
<tr><th id="380">380</th><td>          <b>break</b>;</td></tr>
<tr><th id="381">381</th><td>      }</td></tr>
<tr><th id="382">382</th><td>      <a class="local col8 ref" href="#78I" title='I' data-ref="78I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col4 ref" href="#74MBB" title='MBB' data-ref="74MBB">MBB</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="383">383</th><td></td></tr>
<tr><th id="384">384</th><td>      <i>// Skip empty scheduling regions.</i></td></tr>
<tr><th id="385">385</th><td>      <b>if</b> (<a class="local col8 ref" href="#78I" title='I' data-ref="78I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col7 ref" href="#77RegionEnd" title='RegionEnd' data-ref="77RegionEnd">RegionEnd</a>) {</td></tr>
<tr><th id="386">386</th><td>        <a class="local col7 ref" href="#77RegionEnd" title='RegionEnd' data-ref="77RegionEnd">RegionEnd</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#77RegionEnd" title='RegionEnd' data-ref="77RegionEnd">RegionEnd</a>);</td></tr>
<tr><th id="387">387</th><td>        --<a class="local col6 ref" href="#76RemainingCount" title='RemainingCount' data-ref="76RemainingCount">RemainingCount</a>;</td></tr>
<tr><th id="388">388</th><td>        <b>continue</b>;</td></tr>
<tr><th id="389">389</th><td>      }</td></tr>
<tr><th id="390">390</th><td>      <i>// Skip regions with one instruction.</i></td></tr>
<tr><th id="391">391</th><td>      <b>if</b> (<a class="local col8 ref" href="#78I" title='I' data-ref="78I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#77RegionEnd" title='RegionEnd' data-ref="77RegionEnd">RegionEnd</a>)) {</td></tr>
<tr><th id="392">392</th><td>        <a class="local col7 ref" href="#77RegionEnd" title='RegionEnd' data-ref="77RegionEnd">RegionEnd</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#77RegionEnd" title='RegionEnd' data-ref="77RegionEnd">RegionEnd</a>);</td></tr>
<tr><th id="393">393</th><td>        <b>continue</b>;</td></tr>
<tr><th id="394">394</th><td>      }</td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td>      <a class="local col8 ref" href="#68Packetizer" title='Packetizer' data-ref="68Packetizer">Packetizer</a>.<a class="ref" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#_ZN4llvm18VLIWPacketizerList12PacketizeMIsEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_" title='llvm::VLIWPacketizerList::PacketizeMIs' data-ref="_ZN4llvm18VLIWPacketizerList12PacketizeMIsEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_">PacketizeMIs</a>(&amp;<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col4 ref" href="#74MBB" title='MBB' data-ref="74MBB">MBB</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a>&amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#78I" title='I' data-ref="78I">I</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#77RegionEnd" title='RegionEnd' data-ref="77RegionEnd">RegionEnd</a>);</td></tr>
<tr><th id="397">397</th><td>      <a class="local col7 ref" href="#77RegionEnd" title='RegionEnd' data-ref="77RegionEnd">RegionEnd</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col8 ref" href="#78I" title='I' data-ref="78I">I</a>;</td></tr>
<tr><th id="398">398</th><td>    }</td></tr>
<tr><th id="399">399</th><td>  }</td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="402">402</th><td></td></tr>
<tr><th id="403">403</th><td>}</td></tr>
<tr><th id="404">404</th><td></td></tr>
<tr><th id="405">405</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#47" title="static void *initializeR600PacketizerPassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(R600Packetizer, DEBUG_TYPE,</td></tr>
<tr><th id="408">408</th><td>                     <q>"R600 Packetizer"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="409">409</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#54" title="PassInfo *PI = new PassInfo( &quot;R600 Packetizer&quot;, &quot;packets&quot;, &amp;R600Packetizer::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;R600Packetizer&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeR600PacketizerPassFlag; void llvm::initializeR600PacketizerPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeR600PacketizerPassFlag, initializeR600PacketizerPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="tu type" href="#(anonymousnamespace)::R600Packetizer" title='(anonymous namespace)::R600Packetizer' data-ref="(anonymousnamespace)::R600Packetizer">R600Packetizer</a>, <a class="macro" href="#31" title="&quot;packets&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>,</td></tr>
<tr><th id="410">410</th><td>                    <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"R600 Packetizer"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="411">411</th><td></td></tr>
<tr><th id="412">412</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::R600Packetizer" title='(anonymous namespace)::R600Packetizer' data-ref="(anonymousnamespace)::R600Packetizer">R600Packetizer</a>::<dfn class="tu decl def" id="(anonymousnamespace)::R600Packetizer::ID" title='(anonymous namespace)::R600Packetizer::ID' data-type='char' data-ref="(anonymousnamespace)::R600Packetizer::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="413">413</th><td></td></tr>
<tr><th id="414">414</th><td><em>char</em> &amp;<span class="namespace">llvm::</span><dfn class="decl def" id="llvm::R600PacketizerID" title='llvm::R600PacketizerID' data-ref="llvm::R600PacketizerID">R600PacketizerID</dfn> = <a class="tu type" href="#(anonymousnamespace)::R600Packetizer" title='(anonymous namespace)::R600Packetizer' data-ref="(anonymousnamespace)::R600Packetizer">R600Packetizer</a>::<a class="tu ref" href="#(anonymousnamespace)::R600Packetizer::ID" title='(anonymous namespace)::R600Packetizer::ID' data-ref="(anonymousnamespace)::R600Packetizer::ID">ID</a>;</td></tr>
<tr><th id="415">415</th><td></td></tr>
<tr><th id="416">416</th><td><span class="namespace">llvm::</span><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm20createR600PacketizerEv" title='llvm::createR600Packetizer' data-ref="_ZN4llvm20createR600PacketizerEv">createR600Packetizer</dfn>() {</td></tr>
<tr><th id="417">417</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::R600Packetizer" title='(anonymous namespace)::R600Packetizer' data-ref="(anonymousnamespace)::R600Packetizer">R600Packetizer</a><a class="tu ref" href="#_ZN12_GLOBAL__N_114R600PacketizerC1Ev" title='(anonymous namespace)::R600Packetizer::R600Packetizer' data-use='c' data-ref="_ZN12_GLOBAL__N_114R600PacketizerC1Ev">(</a>);</td></tr>
<tr><th id="418">418</th><td>}</td></tr>
<tr><th id="419">419</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
