#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Nov  7 14:28:48 2024
# Process ID: 10296
# Current directory: D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11208 D:\esisar\SOC\soc_git\SOC_AES_PROJECT\SOC_Interrupt_try\AES_Project\AES_Project.xpr
# Log file: D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/vivado.log
# Journal file: D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_External_Verilog_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_External_Verilog_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_External_Verilog_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_External_Verilog_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_External_Verilog_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_Custom_VHDL_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 997.699 ; gain = 276.914
update_compile_order -fileset sources_1
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_External_Verilog_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_External_Verilog_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_External_Verilog_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_External_Verilog_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_External_Verilog_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_Custom_VHDL_1.0'.
report_ip_status -name ip_status
upgrade_ip -vlnv inpg.fr:user:AES_Custom_VHDL:1.0 [get_ips  system_design_AES_Custom_VHDL_0_0] -log ip_upgrade.log
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- inpg.fr:user:AES_Custom_VHDL:1.0 - AES_Custom_VHDL_0
Successfully read diagram <system_design> from BD file <D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/system_design.bd>
Upgrading 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/system_design.bd'
INFO: [IP_Flow 19-1972] Upgraded system_design_AES_Custom_VHDL_0_0 from AES_Custom_VHDL_v1.0 1.0 to AES_Custom_VHDL_v1.0 1.0
Wrote  : <D:\esisar\SOC\soc_git\SOC_AES_PROJECT\SOC_Interrupt_try\AES_Project\AES_Project.srcs\sources_1\bd\system_design\system_design.bd> 
Wrote  : <D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/ui/bd_7f01d80e.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1194.094 ; gain = 31.918
export_ip_user_files -of_objects [get_ips system_design_AES_Custom_VHDL_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/system_design.bd]
Wrote  : <D:\esisar\SOC\soc_git\SOC_AES_PROJECT\SOC_Interrupt_try\AES_Project\AES_Project.srcs\sources_1\bd\system_design\system_design.bd> 
VHDL Output written to : D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/synth/system_design.vhd
VHDL Output written to : D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/sim/system_design.vhd
VHDL Output written to : D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/hdl/system_design_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AES_Custom_VHDL_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/ip/system_design_auto_pc_0/system_design_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/hw_handoff/system_design.hwh
Generated Block Design Tcl file D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/hw_handoff/system_design_bd.tcl
Generated Hardware Definition File D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/synth/system_design.hwdef
catch { config_ip_cache -export [get_ips -all system_design_AES_Custom_VHDL_0_0] }
catch { config_ip_cache -export [get_ips -all system_design_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_design_auto_pc_0, cache-ID = fe03d9064895f1fb; cache size = 11.376 MB.
export_ip_user_files -of_objects [get_files D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/system_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/system_design.bd]
launch_runs -jobs 12 system_design_AES_Custom_VHDL_0_0_synth_1
[Thu Nov  7 14:30:06 2024] Launched system_design_AES_Custom_VHDL_0_0_synth_1...
Run output will be captured here: D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.runs/system_design_AES_Custom_VHDL_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/system_design.bd] -directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.ip_user_files/sim_scripts -ip_user_files_dir D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.ip_user_files -ipstatic_source_dir D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.cache/compile_simlib/modelsim} {questa=D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.cache/compile_simlib/questa} {riviera=D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.cache/compile_simlib/riviera} {activehdl=D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::edit_ip_in_project -upgrade true -name AES_Custom_VHDL_v1_0_project -directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.tmp/AES_Custom_VHDL_v1_0_project d:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_Custom_VHDL_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/esisar/soc/soc_git/soc_aes_project/soc_interrupt_try/aes_project/aes_project.tmp/aes_custom_vhdl_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_External_Verilog_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_External_Verilog_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_External_Verilog_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_External_Verilog_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_External_Verilog_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_Custom_VHDL_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
current_project AES_Project
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Nov  7 14:31:09 2024] Launched synth_1...
Run output will be captured here: D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.runs/synth_1/runme.log
[Thu Nov  7 14:31:09 2024] Launched impl_1...
Run output will be captured here: D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1472.535 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1079 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.418 . Memory (MB): peak = 2161.461 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.420 . Memory (MB): peak = 2161.461 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2161.461 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2343.621 ; gain = 987.910
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
write_hw_platform -fixed -force  -file D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/system_design_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/system_design_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2019.2/data\embeddedsw) loading 0 seconds
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Vivado 12-4896] Successfully created Hardware Platform: D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/system_design_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2393.254 ; gain = 27.383
INFO: [Common 17-344] 'write_hw_platform' was cancelled
write_hw_platform -fixed -force  -include_bit -file D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/system_design_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/system_design_wrapper.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-4896] Successfully created Hardware Platform: D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/system_design_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2407.855 ; gain = 12.293
write_hw_platform -fixed -force  -include_bit -file D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/system_design_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/system_design_wrapper.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-4896] Successfully created Hardware Platform: D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/system_design_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2418.742 ; gain = 7.082
current_project AES_Custom_VHDL_v1_0_project
current_project AES_Project
open_bd_design {D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/system_design.bd}
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_External_Verilog_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_External_Verilog_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_External_Verilog_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_External_Verilog_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_External_Verilog_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_Custom_VHDL_1.0'.
report_ip_status -name ip_status
upgrade_ip -vlnv inpg.fr:user:AES_Custom_VHDL:1.0 [get_ips  system_design_AES_Custom_VHDL_0_0] -log ip_upgrade.log
Upgrading 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/system_design.bd'
INFO: [IP_Flow 19-1972] Upgraded system_design_AES_Custom_VHDL_0_0 from AES_Custom_VHDL_v1.0 1.0 to AES_Custom_VHDL_v1.0 1.0
Wrote  : <D:\esisar\SOC\soc_git\SOC_AES_PROJECT\SOC_Interrupt_try\AES_Project\AES_Project.srcs\sources_1\bd\system_design\system_design.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_design_AES_Custom_VHDL_0_0] -no_script -sync -force -quiet
current_project AES_Custom_VHDL_v1_0_project
current_project AES_Project
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_External_Verilog_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_External_Verilog_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_External_Verilog_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_External_Verilog_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_External_Verilog_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_Custom_VHDL_1.0'.
report_ip_status -name ip_status
current_project AES_Custom_VHDL_v1_0_project
current_project AES_Project
upgrade_ip -vlnv inpg.fr:user:AES_Custom_VHDL:1.0 [get_ips  system_design_AES_Custom_VHDL_0_0] -log ip_upgrade.log
Upgrading 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/system_design.bd'
INFO: [IP_Flow 19-1972] Upgraded system_design_AES_Custom_VHDL_0_0 from AES_Custom_VHDL_v1.0 1.0 to AES_Custom_VHDL_v1.0 1.0
Wrote  : <D:\esisar\SOC\soc_git\SOC_AES_PROJECT\SOC_Interrupt_try\AES_Project\AES_Project.srcs\sources_1\bd\system_design\system_design.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_design_AES_Custom_VHDL_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/system_design.bd]
Wrote  : <D:\esisar\SOC\soc_git\SOC_AES_PROJECT\SOC_Interrupt_try\AES_Project\AES_Project.srcs\sources_1\bd\system_design\system_design.bd> 
VHDL Output written to : D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/synth/system_design.vhd
VHDL Output written to : D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/sim/system_design.vhd
VHDL Output written to : D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/hdl/system_design_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AES_Custom_VHDL_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/ip/system_design_auto_pc_0/system_design_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/hw_handoff/system_design.hwh
Generated Block Design Tcl file D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/hw_handoff/system_design_bd.tcl
Generated Hardware Definition File D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/synth/system_design.hwdef
catch { config_ip_cache -export [get_ips -all system_design_AES_Custom_VHDL_0_0] }
catch { config_ip_cache -export [get_ips -all system_design_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_design_auto_pc_0, cache-ID = fe03d9064895f1fb; cache size = 16.107 MB.
export_ip_user_files -of_objects [get_files D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/system_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/system_design.bd]
launch_runs -jobs 12 system_design_AES_Custom_VHDL_0_0_synth_1
[Thu Nov  7 14:43:47 2024] Launched system_design_AES_Custom_VHDL_0_0_synth_1...
Run output will be captured here: D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.runs/system_design_AES_Custom_VHDL_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/system_design.bd] -directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.ip_user_files/sim_scripts -ip_user_files_dir D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.ip_user_files -ipstatic_source_dir D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.cache/compile_simlib/modelsim} {questa=D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.cache/compile_simlib/questa} {riviera=D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.cache/compile_simlib/riviera} {activehdl=D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Nov  7 14:44:05 2024] Launched system_design_AES_Custom_VHDL_0_0_synth_1, synth_1...
Run output will be captured here:
system_design_AES_Custom_VHDL_0_0_synth_1: D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.runs/system_design_AES_Custom_VHDL_0_0_synth_1/runme.log
synth_1: D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.runs/synth_1/runme.log
[Thu Nov  7 14:44:05 2024] Launched impl_1...
Run output will be captured here: D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.runs/impl_1/runme.log
write_hw_platform -fixed -force  -include_bit -file D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/system_design_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/system_design_wrapper.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
Command: write_bitstream -force D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/.Xil/Vivado-10296-ES2172/xsa/system_design_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/.Xil/Vivado-10296-ES2172/xsa/system_design_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3019.707 ; gain = 155.883
INFO: [Vivado 12-4896] Successfully created Hardware Platform: D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/system_design_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 3019.707 ; gain = 155.883
write_hw_platform -fixed -force  -include_bit -file D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/system_design_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/system_design_wrapper.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
Command: write_bitstream -force D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/.Xil/Vivado-10296-ES2172/xsa/system_design_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/.Xil/Vivado-10296-ES2172/xsa/system_design_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3053.473 ; gain = 33.766
INFO: [Vivado 12-4896] Successfully created Hardware Platform: D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/system_design_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3053.473 ; gain = 33.766
report_ip_status -name ip_status 
report_ip_status -name ip_status 
validate_bd_design -force
current_project AES_Custom_VHDL_v1_0_project
current_project AES_Project
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_External_Verilog_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_External_Verilog_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_External_Verilog_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_External_Verilog_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_External_Verilog_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_Custom_VHDL_1.0'.
report_ip_status -name ip_status
current_project AES_Custom_VHDL_v1_0_project
current_project AES_Project
upgrade_ip -vlnv inpg.fr:user:AES_Custom_VHDL:1.0 [get_ips  system_design_AES_Custom_VHDL_0_0] -log ip_upgrade.log
Upgrading 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/system_design.bd'
INFO: [IP_Flow 19-1972] Upgraded system_design_AES_Custom_VHDL_0_0 from AES_Custom_VHDL_v1.0 1.0 to AES_Custom_VHDL_v1.0 1.0
Wrote  : <D:\esisar\SOC\soc_git\SOC_AES_PROJECT\SOC_Interrupt_try\AES_Project\AES_Project.srcs\sources_1\bd\system_design\system_design.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_design_AES_Custom_VHDL_0_0] -no_script -sync -force -quiet
current_project AES_Custom_VHDL_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_Custom_VHDL_1.0/component.xml' ignored by IP packager.
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {d:\esisar\SOC\soc_git\SOC_AES_PROJECT\SOC_Interrupt_try\ip_repo\AES_Custom_VHDL_1.0\inpg.fr_user_AES_Custom_VHDL_1.0.zip} [ipx::current_core]
CRITICAL WARNING: [IP_Flow 19-5330] Component Referenced File 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/vhdl_core/computeColumn.vhd' is outside of Component Directory: cannot archive the component.
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_Custom_VHDL_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_Custom_VHDL_1.0'
upgrade_ip -vlnv inpg.fr:user:AES_Custom_VHDL:1.0 [get_ips  system_design_AES_Custom_VHDL_0_0] -log ip_upgrade.log
Upgrading 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/system_design.bd'
INFO: [IP_Flow 19-3422] Upgraded system_design_AES_Custom_VHDL_0_0 (AES_Custom_VHDL_v1.0 1.0) from revision 2 to revision 3
Wrote  : <D:\esisar\SOC\soc_git\SOC_AES_PROJECT\SOC_Interrupt_try\AES_Project\AES_Project.srcs\sources_1\bd\system_design\system_design.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_design_AES_Custom_VHDL_0_0] -no_script -sync -force -quiet
reset_target all [get_files  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/system_design.bd]
export_ip_user_files -of_objects  [get_files  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/system_design.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/system_design.bd]
ipx::edit_ip_in_project -upgrade true -name AES_Custom_VHDL_v1_0_project -directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.tmp/AES_Custom_VHDL_v1_0_project d:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_Custom_VHDL_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/esisar/soc/soc_git/soc_aes_project/soc_interrupt_try/aes_project/aes_project.tmp/aes_custom_vhdl_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_External_Verilog_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_External_Verilog_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_External_Verilog_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_External_Verilog_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_External_Verilog_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_Custom_VHDL_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
close_project
generate_target all [get_files  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/system_design.bd]
Wrote  : <D:\esisar\SOC\soc_git\SOC_AES_PROJECT\SOC_Interrupt_try\AES_Project\AES_Project.srcs\sources_1\bd\system_design\system_design.bd> 
VHDL Output written to : D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/synth/system_design.vhd
VHDL Output written to : D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/sim/system_design.vhd
VHDL Output written to : D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/hdl/system_design_wrapper.vhd
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AES_Custom_VHDL_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/ip/system_design_auto_pc_0/system_design_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/hw_handoff/system_design.hwh
Generated Block Design Tcl file D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/hw_handoff/system_design_bd.tcl
Generated Hardware Definition File D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/synth/system_design.hwdef
generate_target: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 3074.941 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all system_design_processing_system7_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_design_processing_system7_0_0, cache-ID = 99526f10e46eeb29; cache size = 20.857 MB.
catch { config_ip_cache -export [get_ips -all system_design_AES_Custom_VHDL_0_0] }
catch { config_ip_cache -export [get_ips -all system_design_rst_ps7_0_50M_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_design_rst_ps7_0_50M_0, cache-ID = 0ad560ce9c011fbf; cache size = 20.857 MB.
catch { config_ip_cache -export [get_ips -all system_design_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_design_auto_pc_0, cache-ID = fe03d9064895f1fb; cache size = 20.857 MB.
export_ip_user_files -of_objects [get_files D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/system_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/system_design.bd]
launch_runs -jobs 12 system_design_AES_Custom_VHDL_0_0_synth_1
[Thu Nov  7 15:04:48 2024] Launched system_design_AES_Custom_VHDL_0_0_synth_1...
Run output will be captured here: D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.runs/system_design_AES_Custom_VHDL_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/system_design.bd] -directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.ip_user_files/sim_scripts -ip_user_files_dir D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.ip_user_files -ipstatic_source_dir D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.cache/compile_simlib/modelsim} {questa=D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.cache/compile_simlib/questa} {riviera=D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.cache/compile_simlib/riviera} {activehdl=D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs system_design_AES_Custom_VHDL_0_0_synth_1]
report_ip_status -name ip_status 
reset_target all [get_files  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/system_design.bd]
export_ip_user_files -of_objects  [get_files  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/system_design.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/system_design.bd]
make_wrapper -files [get_files D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/system_design.bd] -top
INFO: [BD 41-1662] The design 'system_design.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\esisar\SOC\soc_git\SOC_AES_PROJECT\SOC_Interrupt_try\AES_Project\AES_Project.srcs\sources_1\bd\system_design\system_design.bd> 
VHDL Output written to : D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/synth/system_design.vhd
VHDL Output written to : D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/sim/system_design.vhd
VHDL Output written to : D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/hdl/system_design_wrapper.vhd
generate_target all [get_files  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/system_design.bd]
INFO: [BD 41-1662] The design 'system_design.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\esisar\SOC\soc_git\SOC_AES_PROJECT\SOC_Interrupt_try\AES_Project\AES_Project.srcs\sources_1\bd\system_design\system_design.bd> 
VHDL Output written to : D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/synth/system_design.vhd
VHDL Output written to : D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/sim/system_design.vhd
VHDL Output written to : D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/hdl/system_design_wrapper.vhd
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AES_Custom_VHDL_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/ip/system_design_auto_pc_0/system_design_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/hw_handoff/system_design.hwh
Generated Block Design Tcl file D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/hw_handoff/system_design_bd.tcl
Generated Hardware Definition File D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/synth/system_design.hwdef
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 3074.941 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all system_design_processing_system7_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_design_processing_system7_0_0, cache-ID = 99526f10e46eeb29; cache size = 25.607 MB.
catch { config_ip_cache -export [get_ips -all system_design_AES_Custom_VHDL_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_design_AES_Custom_VHDL_0_0, cache-ID = e881481c65d705f5; cache size = 25.607 MB.
catch { config_ip_cache -export [get_ips -all system_design_rst_ps7_0_50M_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_design_rst_ps7_0_50M_0, cache-ID = 0ad560ce9c011fbf; cache size = 25.607 MB.
catch { config_ip_cache -export [get_ips -all system_design_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_design_auto_pc_0, cache-ID = fe03d9064895f1fb; cache size = 25.607 MB.
export_ip_user_files -of_objects [get_files D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/system_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/system_design.bd]
export_simulation -of_objects [get_files D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/system_design.bd] -directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.ip_user_files/sim_scripts -ip_user_files_dir D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.ip_user_files -ipstatic_source_dir D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.cache/compile_simlib/modelsim} {questa=D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.cache/compile_simlib/questa} {riviera=D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.cache/compile_simlib/riviera} {activehdl=D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Nov  7 15:07:34 2024] Launched synth_1...
Run output will be captured here: D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.runs/synth_1/runme.log
[Thu Nov  7 15:07:34 2024] Launched impl_1...
Run output will be captured here: D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.runs/impl_1/runme.log
write_hw_platform -fixed -force  -file D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/system_design_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/system_design_wrapper.xsa ...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'write_hw_platform' was cancelled
write_hw_platform -fixed -force  -include_bit -file D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/system_design_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/system_design_wrapper.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-4896] Successfully created Hardware Platform: D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/system_design_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3074.941 ; gain = 0.000
ipx::edit_ip_in_project -upgrade true -name AES_Custom_VHDL_v1_0_project -directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.tmp/AES_Custom_VHDL_v1_0_project d:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_Custom_VHDL_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/esisar/soc/soc_git/soc_aes_project/soc_interrupt_try/aes_project/aes_project.tmp/aes_custom_vhdl_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_External_Verilog_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_External_Verilog_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_External_Verilog_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_External_Verilog_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_External_Verilog_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_Custom_VHDL_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'd:/esisar/soc/soc_git/soc_aes_project/soc_interrupt_try/aes_project/aes_project.tmp/aes_custom_vhdl_v1_0_project/AES_Custom_VHDL_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AES_Custom_VHDL_v1_0' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'd:/esisar/soc/soc_git/soc_aes_project/soc_interrupt_try/aes_project/aes_project.tmp/aes_custom_vhdl_v1_0_project/AES_Custom_VHDL_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AES_Custom_VHDL_v1_0_vhdl.prj"
ERROR: [XSIM 43-3268] Logical library name '"../../../../../../../ip_repo/AES_Custom_VHDL_1.0/hdl/AES_Custom_VHDL_v1_0_S00_AXI.vhd"' should not contain white space, new line, /, \, = or .
ERROR: [XSIM 43-3217] AES_Custom_VHDL_v1_0_vhdl.prj (line 2): Incorrect project file syntax. Correct syntax is one of: vhdl <worklib> <file>, verilog <worklib> <file> [<file> ...] [[-d <macro>] ...] [[-i <include>] ...], or NOSORT. Presence of NOSORT on a line of its own disables file order sorting.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.tmp/aes_custom_vhdl_v1_0_project/AES_Custom_VHDL_v1_0_project.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.tmp/aes_custom_vhdl_v1_0_project/AES_Custom_VHDL_v1_0_project.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  7 15:38:39 2024...
