$date
	Mon May  4 00:56:42 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module encoder8x3_tb $end
$var wire 3 ! n [2:0] $end
$var reg 8 " d [7:0] $end
$var reg 1 # ena $end
$scope module g $end
$var wire 8 $ d [7:0] $end
$var wire 1 # ena $end
$var reg 3 % n [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b0 $
1#
b0 "
b0 !
$end
#1
b1 "
b1 $
#2
b1 !
b1 %
b1x "
b1x $
#3
b10 !
b10 %
b1xx "
b1xx $
#4
b11 !
b11 %
b1xxx "
b1xxx $
#5
b100 !
b100 %
b1xxxx "
b1xxxx $
#6
b101 !
b101 %
b1xxxxx "
b1xxxxx $
#7
b110 !
b110 %
b1xxxxxx "
b1xxxxxx $
#8
b111 !
b111 %
b1xxxxxxx "
b1xxxxxxx $
#9
b0 !
b0 %
bx "
bx $
0#
