Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=Z:/Downloads/VHDL/sopc/ --output-directory=Z:/Downloads/VHDL/sopc/cpu/ --report-file=bsf:Z:/Downloads/VHDL/sopc/cpu.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C5Q208C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=Z:/Downloads/VHDL/sopc/cpu.qsys
Progress: Loading sopc/cpu.qsys
Progress: Reading input file
Progress: Adding CLK [clock_source 13.0]
Progress: Parameterizing module CLK
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 13.0.1]
Progress: Parameterizing module SDRAM
Progress: Adding EPCS [altera_avalon_epcs_flash_controller 13.0.1]
Progress: Parameterizing module EPCS
Progress: Adding SYSID [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module SYSID
Progress: Adding CPU [altera_nios2_qsys 13.0]
Progress: Parameterizing module CPU
Progress: Adding JTAG [altera_avalon_jtag_uart 13.0.1]
Progress: Parameterizing module JTAG
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: cpu.SYSID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: cpu.SYSID: Time stamp will be automatically updated when this component is generated.
Info: cpu.CPU: CPUID control register value is 0. Please manually assign CPUID if creating multiple Nios II system
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=Z:/Downloads/VHDL/sopc/ --output-directory=Z:/Downloads/VHDL/sopc/cpu/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:Z:/Downloads/VHDL/sopc/cpu.sopcinfo --report-file=html:Z:/Downloads/VHDL/sopc/cpu.html --report-file=qip:Z:/Downloads/VHDL/sopc/cpu/synthesis/cpu.qip --report-file=cmp:Z:/Downloads/VHDL/sopc/cpu.cmp --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C5Q208C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=Z:/Downloads/VHDL/sopc/cpu.qsys --language=VHDL
Progress: Loading sopc/cpu.qsys
Progress: Reading input file
Progress: Adding CLK [clock_source 13.0]
Progress: Parameterizing module CLK
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 13.0.1]
Progress: Parameterizing module SDRAM
Progress: Adding EPCS [altera_avalon_epcs_flash_controller 13.0.1]
Progress: Parameterizing module EPCS
Progress: Adding SYSID [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module SYSID
Progress: Adding CPU [altera_nios2_qsys 13.0]
Progress: Parameterizing module CPU
Progress: Adding JTAG [altera_avalon_jtag_uart 13.0.1]
Progress: Parameterizing module JTAG
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: cpu.SYSID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: cpu.SYSID: Time stamp will be automatically updated when this component is generated.
Info: cpu.CPU: CPUID control register value is 0. Please manually assign CPUID if creating multiple Nios II system
Info: cpu: Generating cpu "cpu" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 6 modules, 25 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 13 modules, 53 connections
Info: merlin_domain_transform: After transform: 27 modules, 142 connections
Info: merlin_router_transform: After transform: 34 modules, 170 connections
Info: merlin_traffic_limiter_transform: After transform: 35 modules, 175 connections
Info: merlin_burst_transform: After transform: 36 modules, 179 connections
Info: reset_adaptation_transform: After transform: 37 modules, 141 connections
Info: merlin_network_to_switch_transform: After transform: 50 modules, 171 connections
Info: merlin_width_transform: After transform: 52 modules, 177 connections
Info: limiter_update_transform: After transform: 52 modules, 178 connections
Info: merlin_mm_transform: After transform: 52 modules, 178 connections
Info: merlin_interrupt_mapper_transform: After transform: 53 modules, 181 connections
Warning: cpu: "No matching role found for EPCS:epcs_control_port:endofpacket (endofpacket)"
Warning: cpu: "No matching role found for EPCS:epcs_control_port:dataavailable (dataavailable)"
Warning: cpu: "No matching role found for EPCS:epcs_control_port:readyfordata (readyfordata)"
Info: SDRAM: Starting RTL generation for module 'cpu_SDRAM'
Info: SDRAM:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=cpu_SDRAM --dir=C:/Users/lyh/AppData/Local/Temp/alt7852_3012190792108523839.dir/0042_SDRAM_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/lyh/AppData/Local/Temp/alt7852_3012190792108523839.dir/0042_SDRAM_gen//cpu_SDRAM_component_configuration.pl  --do_build_sim=0  ]
Info: SDRAM: Done RTL generation for module 'cpu_SDRAM'
Info: SDRAM: "cpu" instantiated altera_avalon_new_sdram_controller "SDRAM"
Info: EPCS: Starting RTL generation for module 'cpu_EPCS'
Info: EPCS:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=cpu_EPCS --dir=C:/Users/lyh/AppData/Local/Temp/alt7852_3012190792108523839.dir/0043_EPCS_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/lyh/AppData/Local/Temp/alt7852_3012190792108523839.dir/0043_EPCS_gen//cpu_EPCS_component_configuration.pl  --do_build_sim=0  ]
Info: EPCS: Done RTL generation for module 'cpu_EPCS'
Info: EPCS: "cpu" instantiated altera_avalon_epcs_flash_controller "EPCS"
Info: SYSID: "cpu" instantiated altera_avalon_sysid_qsys "SYSID"
Info: CPU: Starting RTL generation for module 'cpu_CPU'
Info: CPU:   Generation command is [exec C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=cpu_CPU --dir=C:/Users/lyh/AppData/Local/Temp/alt7852_3012190792108523839.dir/0045_CPU_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/lyh/AppData/Local/Temp/alt7852_3012190792108523839.dir/0045_CPU_gen//cpu_CPU_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: CPU: # 2018.11.17 21:33:14 (*) Starting Nios II generation
Info: CPU: # 2018.11.17 21:33:14 (*)   Checking for plaintext license.
Info: CPU: # 2018.11.17 21:33:15 (*)   Plaintext license not found.
Info: CPU: # 2018.11.17 21:33:15 (*)   Checking for encrypted license (non-evaluation).
Info: CPU: # 2018.11.17 21:33:15 (*)   Encrypted license found.  SOF will not be time-limited.
Info: CPU: # 2018.11.17 21:33:15 (*)   Elaborating CPU configuration settings
Info: CPU: # 2018.11.17 21:33:15 (*)   Creating all objects for CPU
Info: CPU: # 2018.11.17 21:33:15 (*)     Testbench
Info: CPU: # 2018.11.17 21:33:15 (*)     Instruction decoding
Info: CPU: # 2018.11.17 21:33:15 (*)       Instruction fields
Info: CPU: # 2018.11.17 21:33:15 (*)       Instruction decodes
Info: CPU: # 2018.11.17 21:33:16 (*)       Signals for RTL simulation waveforms
Info: CPU: # 2018.11.17 21:33:16 (*)       Instruction controls
Info: CPU: # 2018.11.17 21:33:16 (*)     Pipeline frontend
Info: CPU: # 2018.11.17 21:33:16 (*)     Pipeline backend
Info: CPU: # 2018.11.17 21:33:18 (*)   Generating RTL from CPU objects
Info: CPU: # 2018.11.17 21:33:22 (*)   Creating encrypted RTL
Info: CPU: # 2018.11.17 21:33:23 (*) Done Nios II generation
Info: CPU: Done RTL generation for module 'cpu_CPU'
Info: CPU: "cpu" instantiated altera_nios2_qsys "CPU"
Info: JTAG: Starting RTL generation for module 'cpu_JTAG'
Info: JTAG:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=cpu_JTAG --dir=C:/Users/lyh/AppData/Local/Temp/alt7852_3012190792108523839.dir/0046_JTAG_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/lyh/AppData/Local/Temp/alt7852_3012190792108523839.dir/0046_JTAG_gen//cpu_JTAG_component_configuration.pl  --do_build_sim=0  ]
Info: JTAG: Done RTL generation for module 'cpu_JTAG'
Info: JTAG: "cpu" instantiated altera_avalon_jtag_uart "JTAG"
Info: CPU_instruction_master_translator: "cpu" instantiated altera_merlin_master_translator "CPU_instruction_master_translator"
Info: CPU_jtag_debug_module_translator: "cpu" instantiated altera_merlin_slave_translator "CPU_jtag_debug_module_translator"
Info: CPU_instruction_master_translator_avalon_universal_master_0_agent: "cpu" instantiated altera_merlin_master_agent "CPU_instruction_master_translator_avalon_universal_master_0_agent"
Info: CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent: "cpu" instantiated altera_merlin_slave_agent "CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "cpu" instantiated altera_avalon_sc_fifo "CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "cpu" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "cpu" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "cpu" instantiated altera_merlin_router "id_router"
Info: id_router_001: "cpu" instantiated altera_merlin_router "id_router_001"
Info: id_router_003: "cpu" instantiated altera_merlin_router "id_router_003"
Info: limiter: "cpu" instantiated altera_merlin_traffic_limiter "limiter"
Info: burst_adapter: "cpu" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: rst_controller: "cpu" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "cpu" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "cpu" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "cpu" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "cpu" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_003: "cpu" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_003"
Info: rsp_xbar_mux: "cpu" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file Z:/Downloads/VHDL/sopc/cpu/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "cpu" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file Z:/Downloads/VHDL/sopc/cpu/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "cpu" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file Z:/Downloads/VHDL/sopc/cpu/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file Z:/Downloads/VHDL/sopc/cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: irq_mapper: "cpu" instantiated altera_irq_mapper "irq_mapper"
Info: cpu: Done cpu" with 28 modules, 113 files, 2513003 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
