[04/22 19:30:27      0s] 
[04/22 19:30:27      0s] Cadence Innovus(TM) Implementation System.
[04/22 19:30:27      0s] Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
[04/22 19:30:27      0s] 
[04/22 19:30:27      0s] Version:	v17.12-s095_1, built Thu Nov 9 12:10:01 PST 2017
[04/22 19:30:27      0s] Options:	-no_gui 
[04/22 19:30:27      0s] Date:		Wed Apr 22 19:30:27 2020
[04/22 19:30:27      0s] Host:		ece-linlabsrv01.ece.gatech.edu (x86_64 w/Linux 3.10.0-1062.7.1.el7.x86_64) (14cores*112cpus*Intel(R) Xeon(R) Gold 5117 CPU @ 2.00GHz 19712KB)
[04/22 19:30:27      0s] OS:		Red Hat Enterprise Linux Server release 7.8 (Maipo)
[04/22 19:30:27      0s] 
[04/22 19:30:27      0s] License:
[04/22 19:30:27      0s] 		invs	Innovus Implementation System	17.1	checkout succeeded
[04/22 19:30:27      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[04/22 19:30:40     11s] @(#)CDS: Innovus v17.12-s095_1 (64bit) 11/09/2017 12:10 (Linux 2.6.18-194.el5)
[04/22 19:30:40     11s] @(#)CDS: NanoRoute 17.12-s095_1 NR171102-1913/17_12-UB (database version 2.30, 405.7.1) {superthreading v1.44}
[04/22 19:30:40     11s] @(#)CDS: AAE 17.12-s040 (64bit) 11/09/2017 (Linux 2.6.18-194.el5)
[04/22 19:30:40     11s] @(#)CDS: CTE 17.12-s036_1 () Nov  2 2017 09:33:40 ( )
[04/22 19:30:40     11s] @(#)CDS: SYNTECH 17.12-s012_1 () Oct 31 2017 04:30:11 ( )
[04/22 19:30:40     11s] @(#)CDS: CPE v17.12-s076
[04/22 19:30:40     11s] @(#)CDS: IQRC/TQRC 16.1.1-s220 (64bit) Fri Aug  4 09:53:48 PDT 2017 (Linux 2.6.18-194.el5)
[04/22 19:30:40     11s] @(#)CDS: OA 22.50-p063 Fri Feb  3 19:45:13 2017
[04/22 19:30:40     11s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[04/22 19:30:40     11s] @(#)CDS: RCDB 11.10
[04/22 19:30:40     11s] --- Running on ece-linlabsrv01.ece.gatech.edu (x86_64 w/Linux 3.10.0-1062.7.1.el7.x86_64) (14cores*112cpus*Intel(R) Xeon(R) Gold 5117 CPU @ 2.00GHz 19712KB) ---
[04/22 19:30:40     11s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_93273_ece-linlabsrv01.ece.gatech.edu_mwhite93_A9klOB.

[04/22 19:30:40     11s] Change the soft stacksize limit to 0.2%RAM (383 mbytes). Set global soft_stack_size_limit to change the value.
[04/22 19:30:40     12s] 
[04/22 19:30:40     12s] **INFO:  MMMC transition support version v31-84 
[04/22 19:30:40     12s] 
[04/22 19:30:40     12s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[04/22 19:30:40     12s] <CMD> suppressMessage ENCEXT-2799
[04/22 19:30:51     12s] <CMD> set init_verilog PRESENT_ENC_MAPPED.v
[04/22 19:30:51     12s] <CMD> set init_lef_file gscl45nm.lef
[04/22 19:30:51     12s] <CMD> set init_mmmc_file Default.view
[04/22 19:30:51     12s] <CMD> init_design
[04/22 19:30:51     12s] #% Begin Load MMMC data ... (date=04/22 19:30:51, mem=364.0M)
[04/22 19:30:51     12s] #% End Load MMMC data ... (date=04/22 19:30:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=364.1M, current mem=364.1M)
[04/22 19:30:51     12s] 
[04/22 19:30:51     12s] Loading LEF file gscl45nm.lef ...
[04/22 19:30:51     12s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_POLY', 
[04/22 19:30:51     12s] Set DBUPerIGU to M2 pitch 380.
[04/22 19:30:51     12s] 
[04/22 19:30:51     12s] viaInitial starts at Wed Apr 22 19:30:51 2020
viaInitial ends at Wed Apr 22 19:30:51 2020
Loading view definition file from Default.view
[04/22 19:30:51     12s] Reading gscl45nm_ls timing library '/nethome/mwhite93/Documents/6133/ece6133_timing_budgeting/innovus/gscl45nm.tlf' ...
[04/22 19:30:51     12s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X1' is not defined in the library. (File /nethome/mwhite93/Documents/6133/ece6133_timing_budgeting/innovus/gscl45nm.tlf)
[04/22 19:30:51     12s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X1' is not defined in the library. (File /nethome/mwhite93/Documents/6133/ece6133_timing_budgeting/innovus/gscl45nm.tlf)
[04/22 19:30:51     12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X1' is not defined in the library. (File /nethome/mwhite93/Documents/6133/ece6133_timing_budgeting/innovus/gscl45nm.tlf)
[04/22 19:30:51     12s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X2' is not defined in the library. (File /nethome/mwhite93/Documents/6133/ece6133_timing_budgeting/innovus/gscl45nm.tlf)
[04/22 19:30:51     12s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X2' is not defined in the library. (File /nethome/mwhite93/Documents/6133/ece6133_timing_budgeting/innovus/gscl45nm.tlf)
[04/22 19:30:51     12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X2' is not defined in the library. (File /nethome/mwhite93/Documents/6133/ece6133_timing_budgeting/innovus/gscl45nm.tlf)
[04/22 19:30:51     12s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI21X1' is not defined in the library. (File /nethome/mwhite93/Documents/6133/ece6133_timing_budgeting/innovus/gscl45nm.tlf)
[04/22 19:30:51     12s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI21X1' is not defined in the library. (File /nethome/mwhite93/Documents/6133/ece6133_timing_budgeting/innovus/gscl45nm.tlf)
[04/22 19:30:51     12s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI21X1' is not defined in the library. (File /nethome/mwhite93/Documents/6133/ece6133_timing_budgeting/innovus/gscl45nm.tlf)
[04/22 19:30:51     12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI21X1' is not defined in the library. (File /nethome/mwhite93/Documents/6133/ece6133_timing_budgeting/innovus/gscl45nm.tlf)
[04/22 19:30:51     12s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI22X1' is not defined in the library. (File /nethome/mwhite93/Documents/6133/ece6133_timing_budgeting/innovus/gscl45nm.tlf)
[04/22 19:30:51     12s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI22X1' is not defined in the library. (File /nethome/mwhite93/Documents/6133/ece6133_timing_budgeting/innovus/gscl45nm.tlf)
[04/22 19:30:51     12s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI22X1' is not defined in the library. (File /nethome/mwhite93/Documents/6133/ece6133_timing_budgeting/innovus/gscl45nm.tlf)
[04/22 19:30:51     12s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'D' of cell 'AOI22X1' is not defined in the library. (File /nethome/mwhite93/Documents/6133/ece6133_timing_budgeting/innovus/gscl45nm.tlf)
[04/22 19:30:51     12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI22X1' is not defined in the library. (File /nethome/mwhite93/Documents/6133/ece6133_timing_budgeting/innovus/gscl45nm.tlf)
[04/22 19:30:51     12s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX2' is not defined in the library. (File /nethome/mwhite93/Documents/6133/ece6133_timing_budgeting/innovus/gscl45nm.tlf)
[04/22 19:30:51     12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX2' is not defined in the library. (File /nethome/mwhite93/Documents/6133/ece6133_timing_budgeting/innovus/gscl45nm.tlf)
[04/22 19:30:51     12s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX4' is not defined in the library. (File /nethome/mwhite93/Documents/6133/ece6133_timing_budgeting/innovus/gscl45nm.tlf)
[04/22 19:30:51     12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX4' is not defined in the library. (File /nethome/mwhite93/Documents/6133/ece6133_timing_budgeting/innovus/gscl45nm.tlf)
[04/22 19:30:51     12s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'CLKBUF1' is not defined in the library. (File /nethome/mwhite93/Documents/6133/ece6133_timing_budgeting/innovus/gscl45nm.tlf)
[04/22 19:30:51     12s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[04/22 19:30:52     12s] Read 31 cells in library 'gscl45nm' 
[04/22 19:30:52     12s] *** End library_loading (cpu=0.00min, real=0.02min, mem=18.7M, fe_cpu=0.21min, fe_real=0.42min, fe_mem=459.1M) ***
[04/22 19:30:52     12s] #% Begin Load netlist data ... (date=04/22 19:30:52, mem=399.0M)
[04/22 19:30:52     12s] *** Begin netlist parsing (mem=459.1M) ***
[04/22 19:30:52     12s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[04/22 19:30:52     12s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[04/22 19:30:52     12s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'XNOR2X1' is defined in LEF but not in the timing library.
[04/22 19:30:52     12s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'XNOR2X1' is defined in LEF but not in the timing library.
[04/22 19:30:52     12s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'TBUFX2' is defined in LEF but not in the timing library.
[04/22 19:30:52     12s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'TBUFX2' is defined in LEF but not in the timing library.
[04/22 19:30:52     12s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'TBUFX1' is defined in LEF but not in the timing library.
[04/22 19:30:52     12s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'TBUFX1' is defined in LEF but not in the timing library.
[04/22 19:30:52     12s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'OR2X2' is defined in LEF but not in the timing library.
[04/22 19:30:52     12s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'OR2X2' is defined in LEF but not in the timing library.
[04/22 19:30:52     12s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'OR2X1' is defined in LEF but not in the timing library.
[04/22 19:30:52     12s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'OR2X1' is defined in LEF but not in the timing library.
[04/22 19:30:52     12s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'OAI21X1' is defined in LEF but not in the timing library.
[04/22 19:30:52     12s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'OAI21X1' is defined in LEF but not in the timing library.
[04/22 19:30:52     12s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'NOR3X1' is defined in LEF but not in the timing library.
[04/22 19:30:52     12s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'NOR3X1' is defined in LEF but not in the timing library.
[04/22 19:30:52     12s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'NOR2X1' is defined in LEF but not in the timing library.
[04/22 19:30:52     12s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'NOR2X1' is defined in LEF but not in the timing library.
[04/22 19:30:52     12s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'NAND3X1' is defined in LEF but not in the timing library.
[04/22 19:30:52     12s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'NAND3X1' is defined in LEF but not in the timing library.
[04/22 19:30:52     12s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[04/22 19:30:52     12s] To increase the message display limit, refer to the product command reference manual.
[04/22 19:30:52     12s] Created 31 new cells from 1 timing libraries.
[04/22 19:30:52     12s] Reading netlist ...
[04/22 19:30:52     12s] Backslashed names will retain backslash and a trailing blank character.
[04/22 19:30:52     12s] Reading verilog netlist 'PRESENT_ENC_MAPPED.v'
[04/22 19:30:52     12s] 
[04/22 19:30:52     12s] *** Memory Usage v#1 (Current mem = 459.117M, initial mem = 187.902M) ***
[04/22 19:30:52     12s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=459.1M) ***
[04/22 19:30:52     12s] #% End Load netlist data ... (date=04/22 19:30:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=399.0M, current mem=378.1M)
[04/22 19:30:52     12s] Top level cell is PresentEnc.
[04/22 19:30:52     12s] Hooked 31 DB cells to tlib cells.
[04/22 19:30:52     12s] Starting recursive module instantiation check.
[04/22 19:30:52     12s] No recursion found.
[04/22 19:30:52     12s] Building hierarchical netlist for Cell PresentEnc ...
[04/22 19:30:52     12s] *** Netlist is unique.
[04/22 19:30:52     12s] Set DBUPerIGU to techSite CoreSite width 760.
[04/22 19:30:52     12s] ** info: there are 59 modules.
[04/22 19:30:52     12s] ** info: there are 1840 stdCell insts.
[04/22 19:30:52     12s] 
[04/22 19:30:52     12s] *** Memory Usage v#1 (Current mem = 498.793M, initial mem = 187.902M) ***
[04/22 19:30:52     12s] Horizontal Layer M1 offset = 190 (guessed)
[04/22 19:30:52     12s] Vertical Layer M2 offset = 190 (guessed)
[04/22 19:30:52     12s] Suggestion: specify LAYER OFFSET in LEF file
[04/22 19:30:52     12s] Reason: hard to extract LAYER OFFSET from standard cells
[04/22 19:30:52     12s] Generated pitch 1.68 in metal10 is different from 1.71 defined in technology file in preferred direction.
[04/22 19:30:52     12s] Generated pitch 0.84 in metal8 is different from 0.855 defined in technology file in preferred direction.
[04/22 19:30:52     12s] Generated pitch 0.95 in metal7 is different from 0.855 defined in technology file in preferred direction.
[04/22 19:30:52     12s] Generated pitch 0.28 in metal6 is different from 0.285 defined in technology file in preferred direction.
[04/22 19:30:52     12s] Generated pitch 0.28 in metal4 is different from 0.285 defined in technology file in preferred direction.
[04/22 19:30:52     12s] Set Default Net Delay as 1000 ps.
[04/22 19:30:52     12s] Set Default Net Load as 0.5 pF. 
[04/22 19:30:52     12s] Set Default Input Pin Transition as 0.1 ps.
[04/22 19:30:52     12s] Extraction setup Delayed 
[04/22 19:30:52     12s] *Info: initialize multi-corner CTS.
[04/22 19:30:52     12s] Reading timing constraints file 'constraints.sdc' ...
[04/22 19:30:52     12s] Current (total cpu=0:00:12.9, real=0:00:25.0, peak res=502.0M, current mem=502.0M)
[04/22 19:30:52     12s] ERROR (CTE-2): scripts aborted prematurely, turning off message_verbosity.
[04/22 19:30:52     12s] 
[04/22 19:30:52     12s] 
[04/22 19:30:52     12s] ERROR (CTE-27): Reading of timing constraints file aborted prematurely missing operand at _@_
[04/22 19:30:52     12s] in expression "10 *_@_"
[04/22 19:30:52     12s]     (parsing expression "10 *")
[04/22 19:30:52     12s]     invoked from within
[04/22 19:30:52     12s] "expr 10 * [load_of gscl45nm/INVX1/A]"
[04/22 19:30:52     12s]     invoked from within
[04/22 19:30:52     12s] "set_load [expr 10 * [load_of gscl45nm/INVX1/A]] [all_outputs]"
[04/22 19:30:52     12s]     (file "constraints.sdc" line 11)
[04/22 19:30:52     12s] ---
[04/22 19:30:52     12s]     invoked from within
[04/22 19:30:52     12s] "__source constraints.sdc"
[04/22 19:30:52     12s]     ("uplevel" body line 1)
[04/22 19:30:52     12s]     invoked from within
[04/22 19:30:52     12s] "uplevel #0 __source constraints.sdc"
[04/22 19:30:52     12s]     ("eval" body line 1)
[04/22 19:30:52     12s]     invoked from within
[04/22 19:30:52     12s] "eval "uplevel #0 $::syn2ambit::source_cmd $::syn2ambit::tcl_file_G"".
[04/22 19:30:52     12s] 
[04/22 19:30:52     12s] WARNING (CTE-25): Line: 11 of File constraints.sdc : Skipped unsupported command: load_of
[04/22 19:30:52     12s] 
[04/22 19:30:52     12s] 
[04/22 19:30:52     12s] Creating Cell Server ...(0, 1, 1, 1)
[04/22 19:30:52     12s] Summary for sequential cells identification: 
[04/22 19:30:52     12s]   Identified SBFF number: 3
[04/22 19:30:52     12s]   Identified MBFF number: 0
[04/22 19:30:52     12s]   Identified SB Latch number: 0
[04/22 19:30:52     12s]   Identified MB Latch number: 0
[04/22 19:30:52     12s]   Not identified SBFF number: 0
[04/22 19:30:52     12s]   Not identified MBFF number: 0
[04/22 19:30:52     12s]   Not identified SB Latch number: 0
[04/22 19:30:52     12s]   Not identified MB Latch number: 0
[04/22 19:30:52     12s]   Number of sequential cells which are not FFs: 1
[04/22 19:30:52     12s] Total number of combinational cells: 25
[04/22 19:30:52     12s] Total number of sequential cells: 4
[04/22 19:30:52     12s] Total number of tristate cells: 2
[04/22 19:30:52     12s] Total number of level shifter cells: 0
[04/22 19:30:52     12s] Total number of power gating cells: 0
[04/22 19:30:52     12s] Total number of isolation cells: 0
[04/22 19:30:52     12s] Total number of power switch cells: 0
[04/22 19:30:52     12s] Total number of pulse generator cells: 0
[04/22 19:30:52     12s] Total number of always on buffers: 0
[04/22 19:30:52     12s] Total number of retention cells: 0
[04/22 19:30:52     12s] List of usable buffers: BUFX2 BUFX4
[04/22 19:30:52     12s] Total number of usable buffers: 2
[04/22 19:30:52     12s] List of unusable buffers:
[04/22 19:30:52     12s] Total number of unusable buffers: 0
[04/22 19:30:52     12s] List of usable inverters: INVX2 INVX1 INVX4 INVX8
[04/22 19:30:52     12s] Total number of usable inverters: 4
[04/22 19:30:52     12s] List of unusable inverters:
[04/22 19:30:52     12s] Total number of unusable inverters: 0
[04/22 19:30:52     12s] List of identified usable delay cells: CLKBUF1 CLKBUF2 CLKBUF3
[04/22 19:30:52     12s] Total number of identified usable delay cells: 3
[04/22 19:30:52     12s] List of identified unusable delay cells:
[04/22 19:30:52     12s] Total number of identified unusable delay cells: 0
[04/22 19:30:52     12s] Creating Cell Server, finished. 
[04/22 19:30:52     12s] 
[04/22 19:30:52     12s] Deleting Cell Server ...
[04/22 19:30:52     12s] Patterns Extraction called explicitly through PreRoutePatternsIfNeeded call 
[04/22 19:30:52     12s] Extraction setup Started 
[04/22 19:30:52     12s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[04/22 19:30:52     12s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/22 19:30:52     12s] Type 'man IMPEXT-2773' for more detail.
[04/22 19:30:52     12s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/22 19:30:52     12s] Type 'man IMPEXT-2773' for more detail.
[04/22 19:30:52     12s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/22 19:30:52     12s] Type 'man IMPEXT-2773' for more detail.
[04/22 19:30:52     12s] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/22 19:30:52     12s] Type 'man IMPEXT-2773' for more detail.
[04/22 19:30:52     12s] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/22 19:30:52     12s] Type 'man IMPEXT-2773' for more detail.
[04/22 19:30:52     12s] **WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/22 19:30:52     12s] Type 'man IMPEXT-2773' for more detail.
[04/22 19:30:52     12s] **WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/22 19:30:52     12s] Type 'man IMPEXT-2773' for more detail.
[04/22 19:30:52     12s] **WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/22 19:30:52     12s] Type 'man IMPEXT-2773' for more detail.
[04/22 19:30:52     12s] **WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/22 19:30:52     12s] Type 'man IMPEXT-2773' for more detail.
[04/22 19:30:52     12s] **WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/22 19:30:52     12s] Type 'man IMPEXT-2773' for more detail.
[04/22 19:30:52     12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/22 19:30:52     12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/22 19:30:52     12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/22 19:30:52     12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/22 19:30:52     12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/22 19:30:52     12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/22 19:30:52     12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/22 19:30:52     12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/22 19:30:52     12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/22 19:30:52     12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/22 19:30:52     12s] Summary of Active RC-Corners : 
[04/22 19:30:52     12s]  
[04/22 19:30:52     12s]  Analysis View: present_enc_av
[04/22 19:30:52     12s]     RC-Corner Name        : default_rc_corner
[04/22 19:30:52     12s]     RC-Corner Index       : 0
[04/22 19:30:52     12s]     RC-Corner Temperature : 25 Celsius
[04/22 19:30:52     12s]     RC-Corner Cap Table   : ''
[04/22 19:30:52     12s]     RC-Corner PreRoute Res Factor         : 1
[04/22 19:30:52     12s]     RC-Corner PreRoute Cap Factor         : 1
[04/22 19:30:52     12s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/22 19:30:52     12s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/22 19:30:52     12s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/22 19:30:52     12s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[04/22 19:30:52     12s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[04/22 19:30:52     12s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/22 19:30:52     12s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/22 19:30:52     12s] 
[04/22 19:30:52     12s] *** Summary of all messages that are not suppressed in this session:
[04/22 19:30:52     12s] Severity  ID               Count  Summary                                  
[04/22 19:30:52     12s] WARNING   IMPLF-155            1  ViaRule only supports routing/cut layer,...
[04/22 19:30:52     12s] WARNING   IMPEXT-2766         10  The sheet resistance for layer %s is not...
[04/22 19:30:52     12s] WARNING   IMPEXT-2773         10  The via resistance between layers %s and...
[04/22 19:30:52     12s] WARNING   IMPVL-159           62  Pin '%s' of cell '%s' is defined in LEF ...
[04/22 19:30:52     12s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[04/22 19:30:52     12s] *** Message Summary: 103 warning(s), 0 error(s)
[04/22 19:30:52     12s] 
[04/22 19:30:52     12s] <CMD> floorPlan -r {1 [0.7 [0 0 0 0]]}
[04/22 19:30:52     12s] Horizontal Layer M1 offset = 190 (guessed)
[04/22 19:30:52     12s] Vertical Layer M2 offset = 190 (guessed)
[04/22 19:30:52     12s] Suggestion: specify LAYER OFFSET in LEF file
[04/22 19:30:52     12s] Reason: hard to extract LAYER OFFSET from standard cells
[04/22 19:30:52     12s] Generated pitch 1.68 in metal10 is different from 1.71 defined in technology file in preferred direction.
[04/22 19:30:52     12s] Generated pitch 0.84 in metal8 is different from 0.855 defined in technology file in preferred direction.
[04/22 19:30:52     12s] Generated pitch 0.95 in metal7 is different from 0.855 defined in technology file in preferred direction.
[04/22 19:30:52     12s] Generated pitch 0.28 in metal6 is different from 0.285 defined in technology file in preferred direction.
[04/22 19:30:52     12s] Generated pitch 0.28 in metal4 is different from 0.285 defined in technology file in preferred direction.
[04/22 19:30:52     12s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[04/22 19:30:52     12s] <CMD> createGuide regText 0 0 75 75
[04/22 19:30:52     12s] <CMD> createGuide regKey 0 0 75 75
[04/22 19:30:52     12s] <CMD> createGuide mux_80 0 0 75 75
[04/22 19:30:52     12s] <CMD> createGuide mux_64 0 0 75 75
[04/22 19:30:52     12s] <CMD> definePartition -hinst regText
[04/22 19:30:52     12s] Creating partition Reg_width64.
[04/22 19:30:52     12s] <CMD> definePartition -hinst regKey
[04/22 19:30:52     12s] Creating partition Reg_width80.
[04/22 19:30:52     12s] <CMD> definePartition -hinst mux_80
[04/22 19:30:52     12s] Creating partition AsyncMux_width80.
[04/22 19:30:52     12s] <CMD> definePartition -hinst mux_64
[04/22 19:30:52     12s] Creating partition AsyncMux_width64.
[04/22 19:30:52     12s] <CMD> place_design
[04/22 19:30:52     12s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 151, percentage of missing scan cell = 0.00% (0 / 151)
[04/22 19:30:52     13s] *** Starting placeDesign default flow ***
[04/22 19:30:52     13s] *** Start deleteBufferTree ***
[04/22 19:30:52     13s] Info: Detect buffers to remove automatically.
[04/22 19:30:52     13s] Analyzing netlist ...
[04/22 19:30:52     13s] Updating netlist
[04/22 19:30:52     13s] AAE DB initialization (MEM=668.887 CPU=0:00:00.1 REAL=0:00:00.0) 
[04/22 19:30:52     13s] siFlow : Timing analysis mode is single, using late cdB files
[04/22 19:30:52     13s] Start AAE Lib Loading. (MEM=668.887)
[04/22 19:30:53     13s] End AAE Lib Loading. (MEM=870.168 CPU=0:00:00.0 Real=0:00:00.0)
[04/22 19:30:53     13s] 
[04/22 19:30:53     13s] *summary: 408 instances (buffers/inverters) removed
[04/22 19:30:53     13s] *** Finish deleteBufferTree (0:00:00.3) ***
[04/22 19:30:53     13s] **INFO: Enable pre-place timing setting for timing analysis
[04/22 19:30:53     13s] Set Using Default Delay Limit as 101.
[04/22 19:30:53     13s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[04/22 19:30:53     13s] Set Default Net Delay as 0 ps.
[04/22 19:30:53     13s] Set Default Net Load as 0 pF. 
[04/22 19:30:53     13s] **INFO: Analyzing IO path groups for slack adjustment
[04/22 19:30:53     13s] Effort level <high> specified for reg2reg_tmp.93273 path_group
[04/22 19:30:53     13s] #################################################################################
[04/22 19:30:53     13s] # Design Stage: PreRoute
[04/22 19:30:53     13s] # Design Name: PresentEnc
[04/22 19:30:53     13s] # Design Mode: 90nm
[04/22 19:30:53     13s] # Analysis Mode: MMMC Non-OCV 
[04/22 19:30:53     13s] # Parasitics Mode: No SPEF/RCDB
[04/22 19:30:53     13s] # Signoff Settings: SI Off 
[04/22 19:30:53     13s] #################################################################################
[04/22 19:30:53     13s] Calculate delays in Single mode...
[04/22 19:30:53     13s] Topological Sorting (REAL = 0:00:00.0, MEM = 873.2M, InitMEM = 873.2M)
[04/22 19:30:53     13s] Start delay calculation (fullDC) (1 T). (MEM=873.184)
[04/22 19:30:53     13s] End AAE Lib Interpolated Model. (MEM=889.316 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/22 19:30:53     13s] First Iteration Infinite Tw... 
[04/22 19:30:53     13s] Total number of fetched objects 1579
[04/22 19:30:53     13s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/22 19:30:53     13s] End delay calculation. (MEM=929.48 CPU=0:00:00.1 REAL=0:00:00.0)
[04/22 19:30:53     13s] End delay calculation (fullDC). (MEM=832.109 CPU=0:00:00.4 REAL=0:00:00.0)
[04/22 19:30:53     13s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 832.1M) ***
[04/22 19:30:53     14s] **INFO: Disable pre-place timing setting for timing analysis
[04/22 19:30:53     14s] Set Using Default Delay Limit as 1000.
[04/22 19:30:53     14s] Set Default Net Delay as 1000 ps.
[04/22 19:30:53     14s] Set Default Net Load as 0.5 pF. 
[04/22 19:30:53     14s] **INFO: Pre-place timing setting for timing analysis already disabled
[04/22 19:30:53     14s] Deleted 0 physical inst  (cell - / prefix -).
[04/22 19:30:53     14s] Extracting standard cell pins and blockage ...... 
[04/22 19:30:53     14s] Pin and blockage extraction finished
[04/22 19:30:53     14s] Extracting macro/IO cell pins and blockage ...... 
[04/22 19:30:53     14s] Pin and blockage extraction finished
[04/22 19:30:53     14s] *** Starting "NanoPlace(TM) placement v#10 (mem=818.0M)" ...
[04/22 19:30:53     14s] total jobs 77
[04/22 19:30:53     14s] multi thread init TemplateIndex for each ta. thread num 1
[04/22 19:30:53     14s] Wait...
[04/22 19:30:53     14s] *** Build Buffered Sizing Timing Model
[04/22 19:30:53     14s] (cpu=0:00:00.0 mem=818.0M) ***
[04/22 19:30:53     14s] *** Build Virtual Sizing Timing Model
[04/22 19:30:53     14s] (cpu=0:00:00.0 mem=818.0M) ***
[04/22 19:30:53     14s] No user setting net weight.
[04/22 19:30:53     14s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[04/22 19:30:53     14s] Scan chains were not defined.
[04/22 19:30:53     14s] #std cell=1432 (0 fixed + 1432 movable) #block=0 (0 floating + 0 preplaced)
[04/22 19:30:53     14s] #ioInst=0 #net=1579 #term=4621 #term/net=2.93, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=212
[04/22 19:30:53     14s] stdCell: 1432 single + 0 double + 0 multi
[04/22 19:30:53     14s] Total standard cell length = 1.9553 (mm), area = 0.0048 (mm^2)
[04/22 19:30:53     14s] Core basic site is CoreSite
[04/22 19:30:53     14s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/22 19:30:53     14s] Estimated cell power/ground rail width = 0.308 um
[04/22 19:30:53     14s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/22 19:30:53     14s] Mark StBox On SiteArr starts
[04/22 19:30:53     14s] Mark StBox On SiteArr ends
[04/22 19:30:53     14s] spiAuditVddOnBottomForRows for llg="default" starts
[04/22 19:30:53     14s] spiAuditVddOnBottomForRows ends
[04/22 19:30:53     14s] 
[04/22 19:30:53     14s] Apply auto density screen in pre-place stage.
[04/22 19:30:53     14s] 
[04/22 19:30:53     14s] Skip auto density screen.
[04/22 19:30:53     14s] 
[04/22 19:30:53     14s] Average module density = 25.585.
[04/22 19:30:53     14s] Density for module 'mux_64' = 0.534.
[04/22 19:30:53     14s]        = stdcell_area 352 sites (330 um^2) / alloc_area 659 sites (619 um^2).
[04/22 19:30:53     14s] Density for module 'mux_80' = 0.534.
[04/22 19:30:53     14s]        = stdcell_area 440 sites (413 um^2) / alloc_area 824 sites (774 um^2).
[04/22 19:30:53     14s] Density for module 'regKey' = 0.534.
[04/22 19:30:53     14s]        = stdcell_area 1322 sites (1240 um^2) / alloc_area 2475 sites (2323 um^2).
[04/22 19:30:53     14s] Density for module 'regText' = 0.534.
[04/22 19:30:53     14s]        = stdcell_area 1058 sites (993 um^2) / alloc_area 1981 sites (1859 um^2).
[04/22 19:30:53     14s] Density for the rest of the design = 65.817.
[04/22 19:30:53     14s]        = stdcell_area 1974 sites (1853 um^2) / alloc_area 30 sites (28 um^2).
[04/22 19:30:53     14s] Density for the design = 0.862.
[04/22 19:30:53     14s]        = stdcell_area 5146 sites (4830 um^2) / alloc_area 5970 sites (5603 um^2).
[04/22 19:30:53     14s] Pin Density = 0.7740.
[04/22 19:30:53     14s]             = total # of pins 4621 / total area 5970.
[04/22 19:30:53     14s] 
[04/22 19:30:53     14s] 
[04/22 19:30:53     14s] 
[04/22 19:30:53     14s] Initial padding reaches pin density 0.667 for mux_64
[04/22 19:30:53     14s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 1.203
[04/22 19:30:53     14s] Initial padding increases density from 0.534 to 0.740 for mux_64
[04/22 19:30:53     14s] Initial padding reaches pin density 0.667 for mux_80
[04/22 19:30:53     14s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 1.504
[04/22 19:30:53     14s] Initial padding increases density from 0.534 to 0.740 for mux_80
[04/22 19:30:53     14s] Initial padding reaches pin density 0.667 for regKey
[04/22 19:30:53     14s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 1.097
[04/22 19:30:53     14s] Initial padding increases density from 0.534 to 0.741 for regKey
[04/22 19:30:53     14s] Initial padding reaches pin density 0.667 for regText
[04/22 19:30:53     14s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 0.195
[04/22 19:30:53     14s] Initial padding increases density from 0.534 to 0.742 for regText
[04/22 19:30:53     14s] 
[04/22 19:30:53     14s] === lastAutoLevel = 6 
[04/22 19:30:53     14s] [adp] 0:1:0:1
[04/22 19:30:53     14s] Clock gating cells determined by native netlist tracing.
[04/22 19:30:53     14s] Effort level <high> specified for reg2reg path_group
[04/22 19:30:54     14s] Iteration  1: Total net bbox = 3.448e-11 (2.53e-11 9.13e-12)
[04/22 19:30:54     14s]               Est.  stn bbox = 3.539e-11 (2.61e-11 9.31e-12)
[04/22 19:30:54     14s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 783.8M
[04/22 19:30:54     14s] Iteration  2: Total net bbox = 3.448e-11 (2.53e-11 9.13e-12)
[04/22 19:30:54     14s]               Est.  stn bbox = 3.539e-11 (2.61e-11 9.31e-12)
[04/22 19:30:54     14s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 784.8M
[04/22 19:30:54     14s] exp_mt_sequential is set from setPlaceMode option to 1
[04/22 19:30:54     14s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[04/22 19:30:54     14s] place_exp_mt_interval set to default 32
[04/22 19:30:54     14s] place_exp_mt_interval_bias (first half) set to default 0.750000
[04/22 19:30:54     14s] Iteration  3: Total net bbox = 2.683e+02 (2.67e+02 1.00e+00)
[04/22 19:30:54     14s]               Est.  stn bbox = 3.035e+02 (3.02e+02 1.29e+00)
[04/22 19:30:54     14s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 800.8M
[04/22 19:30:54     14s] Total number of setup views is 1.
[04/22 19:30:54     14s] Total number of active setup views is 1.
[04/22 19:30:54     14s] Active setup views:
[04/22 19:30:54     14s]     present_enc_av
[04/22 19:30:55     14s] Iteration  4: Total net bbox = 6.522e+03 (3.62e+03 2.90e+03)
[04/22 19:30:55     14s]               Est.  stn bbox = 7.541e+03 (4.14e+03 3.40e+03)
[04/22 19:30:55     14s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 800.8M
[04/22 19:30:56     15s] Iteration  5: Total net bbox = 8.140e+03 (4.89e+03 3.25e+03)
[04/22 19:30:56     15s]               Est.  stn bbox = 9.414e+03 (5.54e+03 3.88e+03)
[04/22 19:30:56     15s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 800.8M
[04/22 19:30:56     15s] Iteration  6: Total net bbox = 1.086e+04 (6.87e+03 4.00e+03)
[04/22 19:30:56     15s]               Est.  stn bbox = 1.231e+04 (7.61e+03 4.70e+03)
[04/22 19:30:56     15s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 801.8M
[04/22 19:30:57     16s] Iteration  7: Total net bbox = 1.212e+04 (7.70e+03 4.42e+03)
[04/22 19:30:57     16s]               Est.  stn bbox = 1.358e+04 (8.42e+03 5.16e+03)
[04/22 19:30:57     16s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 801.8M
[04/22 19:30:57     17s] Iteration  8: Total net bbox = 1.059e+04 (4.85e+03 5.74e+03)
[04/22 19:30:57     17s]               Est.  stn bbox = 1.194e+04 (5.49e+03 6.45e+03)
[04/22 19:30:57     17s]               cpu = 0:00:00.6 real = 0:00:00.0 mem = 801.8M
[04/22 19:30:57     17s] Starting Early Global Route rough congestion estimation: mem = 801.8M
[04/22 19:30:57     17s] (I)       Reading DB...
[04/22 19:30:57     17s] (I)       before initializing RouteDB syMemory usage = 802.8 MB
[04/22 19:30:57     17s] (I)       congestionReportName   : 
[04/22 19:30:57     17s] (I)       layerRangeFor2DCongestion : 
[04/22 19:30:57     17s] (I)       buildTerm2TermWires    : 1
[04/22 19:30:57     17s] (I)       doTrackAssignment      : 1
[04/22 19:30:57     17s] (I)       dumpBookshelfFiles     : 0
[04/22 19:30:57     17s] (I)       numThreads             : 1
[04/22 19:30:57     17s] (I)       bufferingAwareRouting  : false
[04/22 19:30:57     17s] [NR-eGR] honorMsvRouteConstraint: false
[04/22 19:30:57     17s] (I)       honorPin               : false
[04/22 19:30:57     17s] (I)       honorPinGuide          : true
[04/22 19:30:57     17s] (I)       honorPartition         : false
[04/22 19:30:57     17s] (I)       allowPartitionCrossover: false
[04/22 19:30:57     17s] (I)       honorSingleEntry       : true
[04/22 19:30:57     17s] (I)       honorSingleEntryStrong : true
[04/22 19:30:57     17s] (I)       handleViaSpacingRule   : false
[04/22 19:30:57     17s] (I)       handleEolSpacingRule   : false
[04/22 19:30:57     17s] (I)       PDConstraint           : none
[04/22 19:30:57     17s] (I)       expBetterNDRHandling   : false
[04/22 19:30:57     17s] [NR-eGR] honorClockSpecNDR      : 0
[04/22 19:30:57     17s] (I)       routingEffortLevel     : 3
[04/22 19:30:57     17s] (I)       effortLevel            : standard
[04/22 19:30:57     17s] [NR-eGR] minRouteLayer          : 2
[04/22 19:30:57     17s] [NR-eGR] maxRouteLayer          : 127
[04/22 19:30:57     17s] (I)       relaxedTopLayerCeiling : 127
[04/22 19:30:57     17s] (I)       relaxedBottomLayerFloor: 2
[04/22 19:30:57     17s] (I)       numRowsPerGCell        : 2
[04/22 19:30:57     17s] (I)       speedUpLargeDesign     : 0
[04/22 19:30:57     17s] (I)       multiThreadingTA       : 1
[04/22 19:30:57     17s] (I)       blkAwareLayerSwitching : 1
[04/22 19:30:57     17s] (I)       optimizationMode       : false
[04/22 19:30:57     17s] (I)       routeSecondPG          : false
[04/22 19:30:57     17s] (I)       scenicRatioForLayerRelax: 0.00
[04/22 19:30:57     17s] (I)       detourLimitForLayerRelax: 0.00
[04/22 19:30:57     17s] (I)       punchThroughDistance   : 500.00
[04/22 19:30:57     17s] (I)       scenicBound            : 1.15
[04/22 19:30:57     17s] (I)       maxScenicToAvoidBlk    : 100.00
[04/22 19:30:57     17s] (I)       source-to-sink ratio   : 0.00
[04/22 19:30:57     17s] (I)       targetCongestionRatioH : 1.00
[04/22 19:30:57     17s] (I)       targetCongestionRatioV : 1.00
[04/22 19:30:57     17s] (I)       layerCongestionRatio   : 0.70
[04/22 19:30:57     17s] (I)       m1CongestionRatio      : 0.10
[04/22 19:30:57     17s] (I)       m2m3CongestionRatio    : 0.70
[04/22 19:30:57     17s] (I)       localRouteEffort       : 1.00
[04/22 19:30:57     17s] (I)       numSitesBlockedByOneVia: 8.00
[04/22 19:30:57     17s] (I)       supplyScaleFactorH     : 1.00
[04/22 19:30:57     17s] (I)       supplyScaleFactorV     : 1.00
[04/22 19:30:57     17s] (I)       highlight3DOverflowFactor: 0.00
[04/22 19:30:57     17s] (I)       doubleCutViaModelingRatio: 0.00
[04/22 19:30:57     17s] (I)       routeVias              : 
[04/22 19:30:57     17s] (I)       readTROption           : true
[04/22 19:30:57     17s] (I)       extraSpacingFactor     : 1.00
[04/22 19:30:57     17s] [NR-eGR] numTracksPerClockWire  : 0
[04/22 19:30:57     17s] (I)       routeSelectedNetsOnly  : false
[04/22 19:30:57     17s] (I)       clkNetUseMaxDemand     : false
[04/22 19:30:57     17s] (I)       extraDemandForClocks   : 0
[04/22 19:30:57     17s] (I)       steinerRemoveLayers    : false
[04/22 19:30:57     17s] (I)       demoteLayerScenicScale : 1.00
[04/22 19:30:57     17s] (I)       nonpreferLayerCostScale : 100.00
[04/22 19:30:57     17s] (I)       similarTopologyRoutingFast : false
[04/22 19:30:57     17s] (I)       spanningTreeRefinement : false
[04/22 19:30:57     17s] (I)       spanningTreeRefinementAlpha : 0.50
[04/22 19:30:57     17s] (I)       starting read tracks
[04/22 19:30:57     17s] (I)       build grid graph
[04/22 19:30:57     17s] (I)       build grid graph start
[04/22 19:30:57     17s] [NR-eGR] Layer1 has no routable track
[04/22 19:30:57     17s] [NR-eGR] Layer2 has single uniform track structure
[04/22 19:30:57     17s] [NR-eGR] Layer3 has single uniform track structure
[04/22 19:30:57     17s] [NR-eGR] Layer4 has single uniform track structure
[04/22 19:30:57     17s] [NR-eGR] Layer5 has single uniform track structure
[04/22 19:30:57     17s] [NR-eGR] Layer6 has single uniform track structure
[04/22 19:30:57     17s] [NR-eGR] Layer7 has single uniform track structure
[04/22 19:30:57     17s] [NR-eGR] Layer8 has single uniform track structure
[04/22 19:30:57     17s] [NR-eGR] Layer9 has single uniform track structure
[04/22 19:30:57     17s] [NR-eGR] Layer10 has single uniform track structure
[04/22 19:30:57     17s] (I)       build grid graph end
[04/22 19:30:57     17s] (I)       numViaLayers=10
[04/22 19:30:57     17s] (I)       Reading via M2_M1_viaB for layer: 0 
[04/22 19:30:57     17s] (I)       Reading via M3_M2_viaB for layer: 1 
[04/22 19:30:57     17s] (I)       Reading via M4_M3_viaB for layer: 2 
[04/22 19:30:57     17s] (I)       Reading via M5_M4_via for layer: 3 
[04/22 19:30:57     17s] (I)       Reading via M6_M5_via for layer: 4 
[04/22 19:30:57     17s] (I)       Reading via M7_M6_via for layer: 5 
[04/22 19:30:57     17s] (I)       Reading via M8_M7_via for layer: 6 
[04/22 19:30:57     17s] (I)       Reading via M9_M8_via for layer: 7 
[04/22 19:30:57     17s] (I)       Reading via M10_M9_via for layer: 8 
[04/22 19:30:57     17s] (I)       end build via table
[04/22 19:30:57     17s] [NR-eGR] numRoutingBlks=0 numInstBlks=151 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[04/22 19:30:57     17s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[04/22 19:30:57     17s] (I)       readDataFromPlaceDB
[04/22 19:30:57     17s] (I)       Read net information..
[04/22 19:30:57     17s] [NR-eGR] Read numTotalNets=1435  numIgnoredNets=0
[04/22 19:30:57     17s] (I)       Read testcase time = 0.000 seconds
[04/22 19:30:57     17s] 
[04/22 19:30:57     17s] (I)       read default dcut vias
[04/22 19:30:57     17s] (I)       Reading via M2_M1_via for layer: 0 
[04/22 19:30:57     17s] (I)       Reading via M3_M2_via for layer: 1 
[04/22 19:30:57     17s] (I)       Reading via M4_M3_via for layer: 2 
[04/22 19:30:57     17s] (I)       Reading via M5_M4_via for layer: 3 
[04/22 19:30:57     17s] (I)       Reading via M6_M5_via for layer: 4 
[04/22 19:30:57     17s] (I)       Reading via M7_M6_via for layer: 5 
[04/22 19:30:57     17s] (I)       Reading via M8_M7_via for layer: 6 
[04/22 19:30:57     17s] (I)       Reading via M9_M8_via for layer: 7 
[04/22 19:30:57     17s] (I)       Reading via M10_M9_via for layer: 8 
[04/22 19:30:57     17s] (I)       build grid graph start
[04/22 19:30:57     17s] (I)       build grid graph end
[04/22 19:30:57     17s] (I)       Model blockage into capacity
[04/22 19:30:57     17s] (I)       Read numBlocks=604  numPreroutedWires=0  numCapScreens=0
[04/22 19:30:57     17s] (I)       blocked area on Layer1 : 0  (0.00%)
[04/22 19:30:57     17s] (I)       blocked area on Layer2 : 2923297250  (13.04%)
[04/22 19:30:57     17s] (I)       blocked area on Layer3 : 0  (0.00%)
[04/22 19:30:57     17s] (I)       blocked area on Layer4 : 0  (0.00%)
[04/22 19:30:57     17s] (I)       blocked area on Layer5 : 0  (0.00%)
[04/22 19:30:57     17s] (I)       blocked area on Layer6 : 0  (0.00%)
[04/22 19:30:57     17s] (I)       blocked area on Layer7 : 0  (0.00%)
[04/22 19:30:57     17s] (I)       blocked area on Layer8 : 0  (0.00%)
[04/22 19:30:57     17s] (I)       blocked area on Layer9 : 0  (0.00%)
[04/22 19:30:57     17s] (I)       blocked area on Layer10 : 0  (0.00%)
[04/22 19:30:57     17s] (I)       Modeling time = 0.000 seconds
[04/22 19:30:57     17s] 
[04/22 19:30:57     17s] (I)       Number of ignored nets = 0
[04/22 19:30:57     17s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/22 19:30:57     17s] (I)       Number of clock nets = 1.  Ignored: No
[04/22 19:30:57     17s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/22 19:30:57     17s] (I)       Number of special nets = 0.  Ignored: Yes
[04/22 19:30:57     17s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/22 19:30:57     17s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/22 19:30:57     17s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/22 19:30:57     17s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/22 19:30:57     17s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/22 19:30:57     17s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/22 19:30:57     17s] (I)       Before initializing earlyGlobalRoute syMemory usage = 802.8 MB
[04/22 19:30:57     17s] (I)       Ndr track 0 does not exist
[04/22 19:30:57     17s] (I)       Layer1  viaCost=200.00
[04/22 19:30:57     17s] (I)       Layer2  viaCost=200.00
[04/22 19:30:57     17s] (I)       Layer3  viaCost=200.00
[04/22 19:30:57     17s] (I)       Layer4  viaCost=100.00
[04/22 19:30:57     17s] (I)       Layer5  viaCost=100.00
[04/22 19:30:57     17s] (I)       Layer6  viaCost=100.00
[04/22 19:30:57     17s] (I)       Layer7  viaCost=100.00
[04/22 19:30:57     17s] (I)       Layer8  viaCost=100.00
[04/22 19:30:57     17s] (I)       Layer9  viaCost=100.00
[04/22 19:30:57     17s] (I)       ---------------------Grid Graph Info--------------------
[04/22 19:30:57     17s] (I)       routing area        :  (0, 0) - (151240, 148200)
[04/22 19:30:57     17s] (I)       core area           :  (0, 0) - (151240, 148200)
[04/22 19:30:57     17s] (I)       Site Width          :   760  (dbu)
[04/22 19:30:57     17s] (I)       Row Height          :  4940  (dbu)
[04/22 19:30:57     17s] (I)       GCell Width         :  9880  (dbu)
[04/22 19:30:57     17s] (I)       GCell Height        :  9880  (dbu)
[04/22 19:30:57     17s] (I)       grid                :    16    15    10
[04/22 19:30:57     17s] (I)       vertical capacity   :     0  9880     0  9880     0  9880     0  9880     0  9880
[04/22 19:30:57     17s] (I)       horizontal capacity :     0     0  9880     0  9880     0  9880     0  9880     0
[04/22 19:30:57     17s] (I)       Default wire width  :   130   140   140   280   280   280   800   800  1600  1600
[04/22 19:30:57     17s] (I)       Default wire space  :   130   150   140   280   280   280   800   800  1600  1600
[04/22 19:30:57     17s] (I)       Default pitch size  :   260   380   380   560   570   560  1900  1680  3420  3360
[04/22 19:30:57     17s] (I)       First Track Coord   :     0   190   190   750   760   750  2090  1870  3610  3550
[04/22 19:30:57     17s] (I)       Num tracks per GCell: 38.00 26.00 26.00 17.64 17.33 17.64  5.20  5.88  2.89  2.94
[04/22 19:30:57     17s] (I)       Total num of tracks :     0   398   390   269   259   269    77    89    43    44
[04/22 19:30:57     17s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/22 19:30:57     17s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/22 19:30:57     17s] (I)       --------------------------------------------------------
[04/22 19:30:57     17s] 
[04/22 19:30:57     17s] [NR-eGR] ============ Routing rule table ============
[04/22 19:30:57     17s] [NR-eGR] Rule id 0. Nets 1435 
[04/22 19:30:57     17s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/22 19:30:57     17s] [NR-eGR] Pitch:  L1=260  L2=380  L3=380  L4=560  L5=570  L6=560  L7=1900  L8=1680  L9=3420  L10=3360
[04/22 19:30:57     17s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/22 19:30:57     17s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/22 19:30:57     17s] [NR-eGR] ========================================
[04/22 19:30:57     17s] [NR-eGR] 
[04/22 19:30:57     17s] (I)       After initializing earlyGlobalRoute syMemory usage = 802.8 MB
[04/22 19:30:57     17s] (I)       Loading and dumping file time : 0.02 seconds
[04/22 19:30:57     17s] (I)       ============= Initialization =============
[04/22 19:30:57     17s] (I)       numLocalWires=1703  numGlobalNetBranches=484  numLocalNetBranches=369
[04/22 19:30:57     17s] (I)       totalPins=4265  totalGlobalPin=3059 (71.72%)
[04/22 19:30:57     17s] (I)       total 2D Cap : 27551 = (12304 H, 15247 V)
[04/22 19:30:57     17s] (I)       ============  Phase 1a Route ============
[04/22 19:30:57     17s] (I)       Phase 1a runs 0.00 seconds
[04/22 19:30:57     17s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[04/22 19:30:57     17s] (I)       Usage: 2595 = (1216 H, 1379 V) = (9.88% H, 9.04% V) = (6.007e+03um H, 6.812e+03um V)
[04/22 19:30:57     17s] (I)       
[04/22 19:30:57     17s] (I)       ============  Phase 1b Route ============
[04/22 19:30:57     17s] (I)       Usage: 2595 = (1216 H, 1379 V) = (9.88% H, 9.04% V) = (6.007e+03um H, 6.812e+03um V)
[04/22 19:30:57     17s] (I)       
[04/22 19:30:57     17s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[04/22 19:30:57     17s] 
[04/22 19:30:57     17s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[04/22 19:30:57     17s] Finished Early Global Route rough congestion estimation: mem = 802.8M
[04/22 19:30:57     17s] earlyGlobalRoute rough estimation gcell size 2 row height
[04/22 19:30:57     17s] Congestion driven padding in post-place stage.
[04/22 19:30:57     17s] Congestion driven padding increases utilization from 1.068 to 1.017
[04/22 19:30:57     17s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 802.8M
[04/22 19:30:57     17s] Global placement CDP skipped at cutLevel 7.
[04/22 19:30:57     17s] Iteration  9: Total net bbox = 2.860e+04 (1.51e+04 1.35e+04)
[04/22 19:30:57     17s]               Est.  stn bbox = 3.087e+04 (1.63e+04 1.46e+04)
[04/22 19:30:57     17s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 802.8M
[04/22 19:30:57     17s] Iteration 10: Total net bbox = 2.860e+04 (1.51e+04 1.35e+04)
[04/22 19:30:57     17s]               Est.  stn bbox = 3.087e+04 (1.63e+04 1.46e+04)
[04/22 19:30:57     17s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 802.8M
[04/22 19:30:57     17s] Iteration 11: Total net bbox = 2.860e+04 (1.51e+04 1.35e+04)
[04/22 19:30:57     17s]               Est.  stn bbox = 3.087e+04 (1.63e+04 1.46e+04)
[04/22 19:30:57     17s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 802.8M
[04/22 19:30:57     17s] *** cost = 2.860e+04 (1.51e+04 1.35e+04) (cpu for global=0:00:03.0) real=0:00:04.0***
[04/22 19:30:57     17s] Info: 0 clock gating cells identified, 0 (on average) moved 0/2
[04/22 19:30:57     17s] Solver runtime cpu: 0:00:02.9 real: 0:00:02.8
[04/22 19:30:57     17s] Core Placement runtime cpu: 0:00:03.0 real: 0:00:04.0
[04/22 19:30:57     17s] **WARN: (IMPSP-9517):	Partitions detected, skip scanReorder.
[04/22 19:30:57     17s] #spOpts: mergeVia=F 
[04/22 19:30:57     17s] Core basic site is CoreSite
[04/22 19:30:57     17s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/22 19:30:57     17s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/22 19:30:57     17s] Mark StBox On SiteArr starts
[04/22 19:30:57     17s] Mark StBox On SiteArr ends
[04/22 19:30:57     17s] 
[04/22 19:30:57     17s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=802.8MB).
[04/22 19:30:57     17s] *** Starting refinePlace (0:00:17.3 mem=802.8M) ***
[04/22 19:30:57     17s] Total net bbox length = 2.860e+04 (1.513e+04 1.347e+04) (ext = 1.773e+04)
[04/22 19:30:57     17s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/22 19:30:57     17s] Starting refinePlace ...
[04/22 19:30:57     17s] default core: bins with density >  0.75 =   50 % ( 6 / 12 )
[04/22 19:30:57     17s] Density distribution unevenness ratio = 26.529%
[04/22 19:30:57     17s]   Spread Effort: high, standalone mode, useDDP on.
[04/22 19:30:57     17s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=802.8MB) @(0:00:17.3 - 0:00:17.3).
[04/22 19:30:57     17s] Move report: preRPlace moves 1432 insts, mean move: 11.06 um, max move: 47.48 um
[04/22 19:30:57     17s] 	Max move on inst (regKey/reg_reg[21]): (42.61, 46.63) --> (20.14, 71.63)
[04/22 19:30:57     17s] 	Length: 11 sites, height: 1 rows, site name: CoreSite, cell type: DFFSR, constraint:Fence
[04/22 19:30:57     17s] 	Violation at original loc: Region/Fence Violation
[04/22 19:30:57     17s] wireLenOptFixPriorityInst 0 inst fixed
[04/22 19:30:57     17s] Placement tweakage begins.
[04/22 19:30:57     17s] wire length = 2.139e+04
[04/22 19:30:57     17s] wire length = 1.980e+04
[04/22 19:30:57     17s] Placement tweakage ends.
[04/22 19:30:57     17s] Move report: tweak moves 751 insts, mean move: 7.61 um, max move: 45.41 um
[04/22 19:30:57     17s] 	Max move on inst (mixer/s1/U16): (3.42, 17.29) --> (0.00, 59.28)
[04/22 19:30:57     17s] **WARN: (IMPSP-266):	Constraint box too small for instance 'regText/reg_reg[1]'.
[04/22 19:30:57     17s] **WARN: (IMPSP-266):	Constraint box too small for instance 'regText/reg_reg[0]'.
[04/22 19:30:57     17s] **WARN: (IMPSP-266):	Constraint box too small for instance 'regText/reg_reg[62]'.
[04/22 19:30:57     17s] **WARN: (IMPSP-266):	Constraint box too small for instance 'regKey/reg_reg[78]'.
[04/22 19:30:57     17s] **WARN: (IMPSP-266):	Constraint box too small for instance 'regKey/reg_reg[17]'.
[04/22 19:30:57     17s] **WARN: (IMPSP-266):	Constraint box too small for instance 'regText/reg_reg[63]'.
[04/22 19:30:57     17s] **WARN: (IMPSP-266):	Constraint box too small for instance 'regText/reg_reg[24]'.
[04/22 19:30:57     17s] **WARN: (IMPSP-266):	Constraint box too small for instance 'regKey/reg_reg[18]'.
[04/22 19:30:57     17s] **WARN: (IMPSP-266):	Constraint box too small for instance 'regText/reg_reg[16]'.
[04/22 19:30:57     17s] **WARN: (IMPSP-266):	Constraint box too small for instance 'regText/reg_reg[47]'.
[04/22 19:30:57     17s] **WARN: (IMPSP-266):	Constraint box too small for instance 'regKey/reg_reg[59]'.
[04/22 19:30:57     17s] **WARN: (IMPSP-266):	Constraint box too small for instance 'regKey/reg_reg[0]'.
[04/22 19:30:57     17s] **WARN: (IMPSP-266):	Constraint box too small for instance 'regKey/reg_reg[79]'.
[04/22 19:30:57     17s] **WARN: (IMPSP-266):	Constraint box too small for instance 'regKey/reg_reg[42]'.
[04/22 19:30:57     17s] **WARN: (IMPSP-266):	Constraint box too small for instance 'regText/reg_reg[48]'.
[04/22 19:30:57     17s] **WARN: (IMPSP-266):	Constraint box too small for instance 'regKey/reg_reg[16]'.
[04/22 19:30:57     17s] **WARN: (IMPSP-266):	Constraint box too small for instance 'regText/reg_reg[22]'.
[04/22 19:30:57     17s] **WARN: (IMPSP-266):	Constraint box too small for instance 'regText/reg_reg[54]'.
[04/22 19:30:57     17s] **WARN: (IMPSP-266):	Constraint box too small for instance 'regText/reg_reg[20]'.
[04/22 19:30:57     17s] **WARN: (IMPSP-266):	Constraint box too small for instance 'regText/reg_reg[26]'.
[04/22 19:30:57     17s] **WARN: (EMS-27):	Message (IMPSP-266) has exceeded the current message display limit of 20.
[04/22 19:30:57     17s] To increase the message display limit, refer to the product command reference manual.
[04/22 19:30:57     17s] **WARN: (IMPSP-2040):	Within search radius 316.160 um from center (2.280 41.990), there is no legal location for instance "regText/reg_reg[1]" ( cell: "DFFSR" ) due to "Other_Violations".
[04/22 19:30:57     17s] Most likely the library cell is bad or layout within that area has no legal location available.  Correct the design area or the layout of cell to resolve this error.
[04/22 19:30:57     17s] 
[04/22 19:30:57     17s] **WARN: (IMPSP-2040):	Within search radius 316.160 um from center (3.040 34.580), there is no legal location for instance "regText/reg_reg[0]" ( cell: "DFFSR" ) due to "Other_Violations".
[04/22 19:30:57     17s] Most likely the library cell is bad or layout within that area has no legal location available.  Correct the design area or the layout of cell to resolve this error.
[04/22 19:30:57     17s] 
[04/22 19:30:57     17s] **WARN: (IMPSP-2040):	Within search radius 316.160 um from center (4.560 37.050), there is no legal location for instance "regText/reg_reg[62]" ( cell: "DFFSR" ) due to "Other_Violations".
[04/22 19:30:57     17s] Most likely the library cell is bad or layout within that area has no legal location available.  Correct the design area or the layout of cell to resolve this error.
[04/22 19:30:57     17s] 
[04/22 19:30:57     17s] **WARN: (IMPSP-2040):	Within search radius 316.160 um from center (6.080 44.460), there is no legal location for instance "regKey/reg_reg[78]" ( cell: "DFFSR" ) due to "Other_Violations".
[04/22 19:30:57     17s] Most likely the library cell is bad or layout within that area has no legal location available.  Correct the design area or the layout of cell to resolve this error.
[04/22 19:30:57     17s] 
[04/22 19:30:57     17s] **WARN: (IMPSP-2040):	Within search radius 316.160 um from center (7.220 29.640), there is no legal location for instance "regKey/reg_reg[17]" ( cell: "DFFSR" ) due to "Other_Violations".
[04/22 19:30:57     17s] Most likely the library cell is bad or layout within that area has no legal location available.  Correct the design area or the layout of cell to resolve this error.
[04/22 19:30:57     17s] 
[04/22 19:30:57     17s] **WARN: (IMPSP-2040):	Within search radius 316.160 um from center (9.500 59.280), there is no legal location for instance "regText/reg_reg[63]" ( cell: "DFFSR" ) due to "Other_Violations".
[04/22 19:30:57     17s] Most likely the library cell is bad or layout within that area has no legal location available.  Correct the design area or the layout of cell to resolve this error.
[04/22 19:30:57     17s] 
[04/22 19:30:57     17s] **WARN: (IMPSP-2040):	Within search radius 316.160 um from center (9.880 37.050), there is no legal location for instance "regText/reg_reg[24]" ( cell: "DFFSR" ) due to "Other_Violations".
[04/22 19:30:57     17s] Most likely the library cell is bad or layout within that area has no legal location available.  Correct the design area or the layout of cell to resolve this error.
[04/22 19:30:57     17s] 
[04/22 19:30:57     17s] **WARN: (IMPSP-2040):	Within search radius 316.160 um from center (10.640 32.110), there is no legal location for instance "regKey/reg_reg[18]" ( cell: "DFFSR" ) due to "Other_Violations".
[04/22 19:30:57     17s] Most likely the library cell is bad or layout within that area has no legal location available.  Correct the design area or the layout of cell to resolve this error.
[04/22 19:30:57     17s] 
[04/22 19:30:57     17s] **WARN: (IMPSP-2040):	Within search radius 316.160 um from center (12.160 29.640), there is no legal location for instance "regText/reg_reg[16]" ( cell: "DFFSR" ) due to "Other_Violations".
[04/22 19:30:57     17s] Most likely the library cell is bad or layout within that area has no legal location available.  Correct the design area or the layout of cell to resolve this error.
[04/22 19:30:57     17s] 
[04/22 19:30:57     17s] **WARN: (IMPSP-2040):	Within search radius 316.160 um from center (12.920 61.750), there is no legal location for instance "regText/reg_reg[47]" ( cell: "DFFSR" ) due to "Other_Violations".
[04/22 19:30:57     17s] Most likely the library cell is bad or layout within that area has no legal location available.  Correct the design area or the layout of cell to resolve this error.
[04/22 19:30:57     17s] 
[04/22 19:30:57     17s] **WARN: (IMPSP-2040):	Within search radius 316.160 um from center (13.680 39.520), there is no legal location for instance "regKey/reg_reg[59]" ( cell: "DFFSR" ) due to "Other_Violations".
[04/22 19:30:57     17s] Most likely the library cell is bad or layout within that area has no legal location available.  Correct the design area or the layout of cell to resolve this error.
[04/22 19:30:57     17s] 
[04/22 19:30:57     17s] **WARN: (IMPSP-2040):	Within search radius 316.160 um from center (14.060 37.050), there is no legal location for instance "regKey/reg_reg[0]" ( cell: "DFFSR" ) due to "Other_Violations".
[04/22 19:30:57     17s] Most likely the library cell is bad or layout within that area has no legal location available.  Correct the design area or the layout of cell to resolve this error.
[04/22 19:30:57     17s] 
[04/22 19:30:57     17s] **WARN: (IMPSP-2040):	Within search radius 316.160 um from center (14.060 56.810), there is no legal location for instance "regKey/reg_reg[79]" ( cell: "DFFSR" ) due to "Other_Violations".
[04/22 19:30:57     17s] Most likely the library cell is bad or layout within that area has no legal location available.  Correct the design area or the layout of cell to resolve this error.
[04/22 19:30:57     17s] 
[04/22 19:30:57     17s] **WARN: (IMPSP-2040):	Within search radius 316.160 um from center (14.440 46.930), there is no legal location for instance "regKey/reg_reg[42]" ( cell: "DFFSR" ) due to "Other_Violations".
[04/22 19:30:57     17s] Most likely the library cell is bad or layout within that area has no legal location available.  Correct the design area or the layout of cell to resolve this error.
[04/22 19:30:57     17s] 
[04/22 19:30:57     17s] **WARN: (IMPSP-2040):	Within search radius 316.160 um from center (15.200 64.220), there is no legal location for instance "regText/reg_reg[48]" ( cell: "DFFSR" ) due to "Other_Violations".
[04/22 19:30:57     17s] Most likely the library cell is bad or layout within that area has no legal location available.  Correct the design area or the layout of cell to resolve this error.
[04/22 19:30:57     17s] 
[04/22 19:30:57     17s] **WARN: (IMPSP-2040):	Within search radius 316.160 um from center (15.580 14.820), there is no legal location for instance "regKey/reg_reg[16]" ( cell: "DFFSR" ) due to "Other_Violations".
[04/22 19:30:57     17s] Most likely the library cell is bad or layout within that area has no legal location available.  Correct the design area or the layout of cell to resolve this error.
[04/22 19:30:57     17s] 
[04/22 19:30:57     17s] **WARN: (IMPSP-2040):	Within search radius 316.160 um from center (15.580 19.760), there is no legal location for instance "regText/reg_reg[22]" ( cell: "DFFSR" ) due to "Other_Violations".
[04/22 19:30:57     17s] Most likely the library cell is bad or layout within that area has no legal location available.  Correct the design area or the layout of cell to resolve this error.
[04/22 19:30:57     17s] 
[04/22 19:30:57     17s] **WARN: (IMPSP-2040):	Within search radius 316.160 um from center (16.340 34.580), there is no legal location for instance "regText/reg_reg[54]" ( cell: "DFFSR" ) due to "Other_Violations".
[04/22 19:30:57     17s] Most likely the library cell is bad or layout within that area has no legal location available.  Correct the design area or the layout of cell to resolve this error.
[04/22 19:30:57     17s] 
[04/22 19:30:57     17s] **WARN: (IMPSP-2040):	Within search radius 316.160 um from center (16.720 17.290), there is no legal location for instance "regText/reg_reg[20]" ( cell: "DFFSR" ) due to "Other_Violations".
[04/22 19:30:57     17s] Most likely the library cell is bad or layout within that area has no legal location available.  Correct the design area or the layout of cell to resolve this error.
[04/22 19:30:57     17s] 
[04/22 19:30:58     17s] **WARN: (IMPSP-2040):	Within search radius 316.160 um from center (1.520 22.230), there is no legal location for instance "count/cnt_reg[4]" ( cell: "DFFSR" ) due to "Placement_Blockage_Violation".
[04/22 19:30:58     17s] Most likely the library cell is bad or layout within that area has no legal location available.  Correct the design area or the layout of cell to resolve this error.
[04/22 19:30:58     17s] 
[04/22 19:30:58     17s] **WARN: (EMS-27):	Message (IMPSP-2040) has exceeded the current message display limit of 20.
[04/22 19:30:58     17s] To increase the message display limit, refer to the product command reference manual.
[04/22 19:30:58     17s] Move report: legalization moves 123 insts, mean move: 0.19 um, max move: 0.19 um
[04/22 19:30:58     17s] 	Max move on inst (mux_64/U94): (62.89, 41.99) --> (62.70, 41.99)
[04/22 19:30:58     17s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=805.8MB) @(0:00:17.4 - 0:00:17.7).
[04/22 19:30:58     17s] **ERROR: (IMPSP-2021):	Could not legalize <1432> instances in the design. Check warning message IMPSP-270, IMPSP-452, IMPSP-2024, IMPSP-2039, IMPSP-2040, IMPSP-2042 or IMPSP-2020 in log file for more details.
Type 'man IMPSP-2021' for more detail.
[04/22 19:30:58     17s] Move report: Detail placement moves 1432 insts, mean move: 11.75 um, max move: 39.75 um
[04/22 19:30:58     17s] 	Max move on inst (regKey/reg_reg[76]): (32.79, 44.53) --> (20.14, 71.63)
[04/22 19:30:58     17s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 805.8MB
[04/22 19:30:58     17s] Statistics of distance of Instance movement in refine placement:
[04/22 19:30:58     17s]   maximum (X+Y) =        39.75 um
[04/22 19:30:58     17s]   inst (regKey/reg_reg[76]) with max move: (32.787, 44.5255) -> (20.14, 71.63)
[04/22 19:30:58     17s]   mean    (X+Y) =        11.75 um
[04/22 19:30:58     17s] Summary Report:
[04/22 19:30:58     17s] Instances move: 1432 (out of 1432 movable)
[04/22 19:30:58     17s] Instances flipped: 0
[04/22 19:30:58     17s] Mean displacement: 11.75 um
[04/22 19:30:58     17s] Max displacement: 39.75 um (Instance: regKey/reg_reg[76]) (32.787, 44.5255) -> (20.14, 71.63)
[04/22 19:30:58     17s] 	Length: 11 sites, height: 1 rows, site name: CoreSite, cell type: DFFSR, constraint:Fence
[04/22 19:30:58     17s] 	Violation at original loc: Region/Fence Violation
[04/22 19:30:58     17s] Total instances moved : 1432
[04/22 19:30:58     17s] Total net bbox length = 3.275e+04 (1.670e+04 1.605e+04) (ext = 1.630e+04)
[04/22 19:30:58     17s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 805.8MB
[04/22 19:30:58     17s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=805.8MB) @(0:00:17.3 - 0:00:17.7).
[04/22 19:30:58     17s] *** Finished refinePlace (0:00:17.7 mem=805.8M) ***
[04/22 19:30:58     17s] *** End of Placement (cpu=0:00:03.7, real=0:00:05.0, mem=805.8M) ***
[04/22 19:30:58     17s] #spOpts: mergeVia=F 
[04/22 19:30:58     17s] Core basic site is CoreSite
[04/22 19:30:58     17s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/22 19:30:58     17s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/22 19:30:58     17s] Mark StBox On SiteArr starts
[04/22 19:30:58     17s] Mark StBox On SiteArr ends
[04/22 19:30:58     17s] 
[04/22 19:30:58     17s] default core: bins with density >  0.75 = 66.7 % ( 8 / 12 )
[04/22 19:30:58     17s] Density distribution unevenness ratio = 10.560%
[04/22 19:30:58     17s] *** Free Virtual Timing Model ...(mem=805.8M)
[04/22 19:30:58     17s] Starting congestion repair ...
[04/22 19:30:58     17s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[04/22 19:30:58     17s] Starting Early Global Route congestion estimation: mem = 791.7M
[04/22 19:30:58     17s] (I)       Reading DB...
[04/22 19:30:58     17s] (I)       before initializing RouteDB syMemory usage = 791.7 MB
[04/22 19:30:58     17s] (I)       congestionReportName   : 
[04/22 19:30:58     17s] (I)       layerRangeFor2DCongestion : 
[04/22 19:30:58     17s] (I)       buildTerm2TermWires    : 1
[04/22 19:30:58     17s] (I)       doTrackAssignment      : 1
[04/22 19:30:58     17s] (I)       dumpBookshelfFiles     : 0
[04/22 19:30:58     17s] (I)       numThreads             : 1
[04/22 19:30:58     17s] (I)       bufferingAwareRouting  : false
[04/22 19:30:58     17s] [NR-eGR] honorMsvRouteConstraint: false
[04/22 19:30:58     17s] (I)       honorPin               : false
[04/22 19:30:58     17s] (I)       honorPinGuide          : true
[04/22 19:30:58     17s] (I)       honorPartition         : false
[04/22 19:30:58     17s] (I)       allowPartitionCrossover: false
[04/22 19:30:58     17s] (I)       honorSingleEntry       : true
[04/22 19:30:58     17s] (I)       honorSingleEntryStrong : true
[04/22 19:30:58     17s] (I)       handleViaSpacingRule   : false
[04/22 19:30:58     17s] (I)       handleEolSpacingRule   : false
[04/22 19:30:58     17s] (I)       PDConstraint           : none
[04/22 19:30:58     17s] (I)       expBetterNDRHandling   : false
[04/22 19:30:58     17s] [NR-eGR] honorClockSpecNDR      : 0
[04/22 19:30:58     17s] (I)       routingEffortLevel     : 3
[04/22 19:30:58     17s] (I)       effortLevel            : standard
[04/22 19:30:58     17s] [NR-eGR] minRouteLayer          : 2
[04/22 19:30:58     17s] [NR-eGR] maxRouteLayer          : 127
[04/22 19:30:58     17s] (I)       relaxedTopLayerCeiling : 127
[04/22 19:30:58     17s] (I)       relaxedBottomLayerFloor: 2
[04/22 19:30:58     17s] (I)       numRowsPerGCell        : 1
[04/22 19:30:58     17s] (I)       speedUpLargeDesign     : 0
[04/22 19:30:58     17s] (I)       multiThreadingTA       : 1
[04/22 19:30:58     17s] (I)       blkAwareLayerSwitching : 1
[04/22 19:30:58     17s] (I)       optimizationMode       : false
[04/22 19:30:58     17s] (I)       routeSecondPG          : false
[04/22 19:30:58     17s] (I)       scenicRatioForLayerRelax: 0.00
[04/22 19:30:58     17s] (I)       detourLimitForLayerRelax: 0.00
[04/22 19:30:58     17s] (I)       punchThroughDistance   : 500.00
[04/22 19:30:58     17s] (I)       scenicBound            : 1.15
[04/22 19:30:58     17s] (I)       maxScenicToAvoidBlk    : 100.00
[04/22 19:30:58     17s] (I)       source-to-sink ratio   : 0.00
[04/22 19:30:58     17s] (I)       targetCongestionRatioH : 1.00
[04/22 19:30:58     17s] (I)       targetCongestionRatioV : 1.00
[04/22 19:30:58     17s] (I)       layerCongestionRatio   : 0.70
[04/22 19:30:58     17s] (I)       m1CongestionRatio      : 0.10
[04/22 19:30:58     17s] (I)       m2m3CongestionRatio    : 0.70
[04/22 19:30:58     17s] (I)       localRouteEffort       : 1.00
[04/22 19:30:58     17s] (I)       numSitesBlockedByOneVia: 8.00
[04/22 19:30:58     17s] (I)       supplyScaleFactorH     : 1.00
[04/22 19:30:58     17s] (I)       supplyScaleFactorV     : 1.00
[04/22 19:30:58     17s] (I)       highlight3DOverflowFactor: 0.00
[04/22 19:30:58     17s] (I)       doubleCutViaModelingRatio: 0.00
[04/22 19:30:58     17s] (I)       routeVias              : 
[04/22 19:30:58     17s] (I)       readTROption           : true
[04/22 19:30:58     17s] (I)       extraSpacingFactor     : 1.00
[04/22 19:30:58     17s] [NR-eGR] numTracksPerClockWire  : 0
[04/22 19:30:58     17s] (I)       routeSelectedNetsOnly  : false
[04/22 19:30:58     17s] (I)       clkNetUseMaxDemand     : false
[04/22 19:30:58     17s] (I)       extraDemandForClocks   : 0
[04/22 19:30:58     17s] (I)       steinerRemoveLayers    : false
[04/22 19:30:58     17s] (I)       demoteLayerScenicScale : 1.00
[04/22 19:30:58     17s] (I)       nonpreferLayerCostScale : 100.00
[04/22 19:30:58     17s] (I)       similarTopologyRoutingFast : false
[04/22 19:30:58     17s] (I)       spanningTreeRefinement : false
[04/22 19:30:58     17s] (I)       spanningTreeRefinementAlpha : 0.50
[04/22 19:30:58     17s] (I)       starting read tracks
[04/22 19:30:58     17s] (I)       build grid graph
[04/22 19:30:58     17s] (I)       build grid graph start
[04/22 19:30:58     17s] [NR-eGR] Layer1 has no routable track
[04/22 19:30:58     17s] [NR-eGR] Layer2 has single uniform track structure
[04/22 19:30:58     17s] [NR-eGR] Layer3 has single uniform track structure
[04/22 19:30:58     17s] [NR-eGR] Layer4 has single uniform track structure
[04/22 19:30:58     17s] [NR-eGR] Layer5 has single uniform track structure
[04/22 19:30:58     17s] [NR-eGR] Layer6 has single uniform track structure
[04/22 19:30:58     17s] [NR-eGR] Layer7 has single uniform track structure
[04/22 19:30:58     17s] [NR-eGR] Layer8 has single uniform track structure
[04/22 19:30:58     17s] [NR-eGR] Layer9 has single uniform track structure
[04/22 19:30:58     17s] [NR-eGR] Layer10 has single uniform track structure
[04/22 19:30:58     17s] (I)       build grid graph end
[04/22 19:30:58     17s] (I)       numViaLayers=10
[04/22 19:30:58     17s] (I)       Reading via M2_M1_viaB for layer: 0 
[04/22 19:30:58     17s] (I)       Reading via M3_M2_viaB for layer: 1 
[04/22 19:30:58     17s] (I)       Reading via M4_M3_viaB for layer: 2 
[04/22 19:30:58     17s] (I)       Reading via M5_M4_via for layer: 3 
[04/22 19:30:58     17s] (I)       Reading via M6_M5_via for layer: 4 
[04/22 19:30:58     17s] (I)       Reading via M7_M6_via for layer: 5 
[04/22 19:30:58     17s] (I)       Reading via M8_M7_via for layer: 6 
[04/22 19:30:58     17s] (I)       Reading via M9_M8_via for layer: 7 
[04/22 19:30:58     17s] (I)       Reading via M10_M9_via for layer: 8 
[04/22 19:30:58     17s] (I)       end build via table
[04/22 19:30:58     17s] [NR-eGR] numRoutingBlks=0 numInstBlks=151 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[04/22 19:30:58     17s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[04/22 19:30:58     17s] (I)       readDataFromPlaceDB
[04/22 19:30:58     17s] (I)       Read net information..
[04/22 19:30:58     17s] [NR-eGR] Read numTotalNets=1435  numIgnoredNets=0
[04/22 19:30:58     17s] (I)       Read testcase time = 0.000 seconds
[04/22 19:30:58     17s] 
[04/22 19:30:58     17s] (I)       read default dcut vias
[04/22 19:30:58     17s] (I)       Reading via M2_M1_via for layer: 0 
[04/22 19:30:58     17s] (I)       Reading via M3_M2_via for layer: 1 
[04/22 19:30:58     17s] (I)       Reading via M4_M3_via for layer: 2 
[04/22 19:30:58     17s] (I)       Reading via M5_M4_via for layer: 3 
[04/22 19:30:58     17s] (I)       Reading via M6_M5_via for layer: 4 
[04/22 19:30:58     17s] (I)       Reading via M7_M6_via for layer: 5 
[04/22 19:30:58     17s] (I)       Reading via M8_M7_via for layer: 6 
[04/22 19:30:58     17s] (I)       Reading via M9_M8_via for layer: 7 
[04/22 19:30:58     17s] (I)       Reading via M10_M9_via for layer: 8 
[04/22 19:30:58     17s] (I)       build grid graph start
[04/22 19:30:58     17s] (I)       build grid graph end
[04/22 19:30:58     17s] (I)       Model blockage into capacity
[04/22 19:30:58     17s] (I)       Read numBlocks=604  numPreroutedWires=0  numCapScreens=0
[04/22 19:30:58     17s] (I)       blocked area on Layer1 : 0  (0.00%)
[04/22 19:30:58     17s] (I)       blocked area on Layer2 : 2885842000  (12.88%)
[04/22 19:30:58     17s] (I)       blocked area on Layer3 : 0  (0.00%)
[04/22 19:30:58     17s] (I)       blocked area on Layer4 : 0  (0.00%)
[04/22 19:30:58     17s] (I)       blocked area on Layer5 : 0  (0.00%)
[04/22 19:30:58     17s] (I)       blocked area on Layer6 : 0  (0.00%)
[04/22 19:30:58     17s] (I)       blocked area on Layer7 : 0  (0.00%)
[04/22 19:30:58     17s] (I)       blocked area on Layer8 : 0  (0.00%)
[04/22 19:30:58     17s] (I)       blocked area on Layer9 : 0  (0.00%)
[04/22 19:30:58     17s] (I)       blocked area on Layer10 : 0  (0.00%)
[04/22 19:30:58     17s] (I)       Modeling time = 0.000 seconds
[04/22 19:30:58     17s] 
[04/22 19:30:58     17s] (I)       Number of ignored nets = 0
[04/22 19:30:58     17s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/22 19:30:58     17s] (I)       Number of clock nets = 1.  Ignored: No
[04/22 19:30:58     17s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/22 19:30:58     17s] (I)       Number of special nets = 0.  Ignored: Yes
[04/22 19:30:58     17s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/22 19:30:58     17s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/22 19:30:58     17s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/22 19:30:58     17s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/22 19:30:58     17s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/22 19:30:58     17s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/22 19:30:58     17s] (I)       Before initializing earlyGlobalRoute syMemory usage = 791.7 MB
[04/22 19:30:58     17s] (I)       Ndr track 0 does not exist
[04/22 19:30:58     17s] (I)       Layer1  viaCost=200.00
[04/22 19:30:58     17s] (I)       Layer2  viaCost=200.00
[04/22 19:30:58     17s] (I)       Layer3  viaCost=200.00
[04/22 19:30:58     17s] (I)       Layer4  viaCost=100.00
[04/22 19:30:58     17s] (I)       Layer5  viaCost=100.00
[04/22 19:30:58     17s] (I)       Layer6  viaCost=100.00
[04/22 19:30:58     17s] (I)       Layer7  viaCost=100.00
[04/22 19:30:58     17s] (I)       Layer8  viaCost=100.00
[04/22 19:30:58     17s] (I)       Layer9  viaCost=100.00
[04/22 19:30:58     17s] (I)       ---------------------Grid Graph Info--------------------
[04/22 19:30:58     17s] (I)       routing area        :  (0, 0) - (151240, 148200)
[04/22 19:30:58     17s] (I)       core area           :  (0, 0) - (151240, 148200)
[04/22 19:30:58     17s] (I)       Site Width          :   760  (dbu)
[04/22 19:30:58     17s] (I)       Row Height          :  4940  (dbu)
[04/22 19:30:58     17s] (I)       GCell Width         :  4940  (dbu)
[04/22 19:30:58     17s] (I)       GCell Height        :  4940  (dbu)
[04/22 19:30:58     17s] (I)       grid                :    31    30    10
[04/22 19:30:58     17s] (I)       vertical capacity   :     0  4940     0  4940     0  4940     0  4940     0  4940
[04/22 19:30:58     17s] (I)       horizontal capacity :     0     0  4940     0  4940     0  4940     0  4940     0
[04/22 19:30:58     17s] (I)       Default wire width  :   130   140   140   280   280   280   800   800  1600  1600
[04/22 19:30:58     17s] (I)       Default wire space  :   130   150   140   280   280   280   800   800  1600  1600
[04/22 19:30:58     17s] (I)       Default pitch size  :   260   380   380   560   570   560  1900  1680  3420  3360
[04/22 19:30:58     17s] (I)       First Track Coord   :     0   190   190   750   760   750  2090  1870  3610  3550
[04/22 19:30:58     17s] (I)       Num tracks per GCell: 19.00 13.00 13.00  8.82  8.67  8.82  2.60  2.94  1.44  1.47
[04/22 19:30:58     17s] (I)       Total num of tracks :     0   398   390   269   259   269    77    89    43    44
[04/22 19:30:58     17s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/22 19:30:58     17s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/22 19:30:58     17s] (I)       --------------------------------------------------------
[04/22 19:30:58     17s] 
[04/22 19:30:58     17s] [NR-eGR] ============ Routing rule table ============
[04/22 19:30:58     17s] [NR-eGR] Rule id 0. Nets 1435 
[04/22 19:30:58     17s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/22 19:30:58     17s] [NR-eGR] Pitch:  L1=260  L2=380  L3=380  L4=560  L5=570  L6=560  L7=1900  L8=1680  L9=3420  L10=3360
[04/22 19:30:58     17s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/22 19:30:58     17s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/22 19:30:58     17s] [NR-eGR] ========================================
[04/22 19:30:58     17s] [NR-eGR] 
[04/22 19:30:58     17s] (I)       After initializing earlyGlobalRoute syMemory usage = 791.7 MB
[04/22 19:30:58     17s] (I)       Loading and dumping file time : 0.01 seconds
[04/22 19:30:58     17s] (I)       ============= Initialization =============
[04/22 19:30:58     17s] (I)       totalPins=4265  totalGlobalPin=4030 (94.49%)
[04/22 19:30:58     17s] (I)       total 2D Cap : 54635 = (23839 H, 30796 V)
[04/22 19:30:58     17s] [NR-eGR] Layer group 1: route 1435 net(s) in layer range [2, 10]
[04/22 19:30:58     17s] (I)       ============  Phase 1a Route ============
[04/22 19:30:58     17s] (I)       Phase 1a runs 0.00 seconds
[04/22 19:30:58     17s] (I)       Usage: 7667 = (3819 H, 3848 V) = (16.02% H, 12.50% V) = (9.433e+03um H, 9.505e+03um V)
[04/22 19:30:58     17s] (I)       
[04/22 19:30:58     17s] (I)       ============  Phase 1b Route ============
[04/22 19:30:58     17s] (I)       Usage: 7667 = (3819 H, 3848 V) = (16.02% H, 12.50% V) = (9.433e+03um H, 9.505e+03um V)
[04/22 19:30:58     17s] (I)       
[04/22 19:30:58     17s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.893749e+04um
[04/22 19:30:58     17s] (I)       ============  Phase 1c Route ============
[04/22 19:30:58     17s] (I)       Usage: 7667 = (3819 H, 3848 V) = (16.02% H, 12.50% V) = (9.433e+03um H, 9.505e+03um V)
[04/22 19:30:58     17s] (I)       
[04/22 19:30:58     17s] (I)       ============  Phase 1d Route ============
[04/22 19:30:58     17s] (I)       Usage: 7667 = (3819 H, 3848 V) = (16.02% H, 12.50% V) = (9.433e+03um H, 9.505e+03um V)
[04/22 19:30:58     17s] (I)       
[04/22 19:30:58     17s] (I)       ============  Phase 1e Route ============
[04/22 19:30:58     17s] (I)       Phase 1e runs 0.00 seconds
[04/22 19:30:58     17s] (I)       Usage: 7667 = (3819 H, 3848 V) = (16.02% H, 12.50% V) = (9.433e+03um H, 9.505e+03um V)
[04/22 19:30:58     17s] (I)       
[04/22 19:30:58     17s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.893749e+04um
[04/22 19:30:58     17s] [NR-eGR] 
[04/22 19:30:58     17s] (I)       ============  Phase 1l Route ============
[04/22 19:30:58     17s] (I)       Phase 1l runs 0.01 seconds
[04/22 19:30:58     17s] (I)       
[04/22 19:30:58     17s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[04/22 19:30:58     17s] [NR-eGR]                OverCon            
[04/22 19:30:58     17s] [NR-eGR]                 #Gcell     %Gcell
[04/22 19:30:58     17s] [NR-eGR] Layer              (0)    OverCon 
[04/22 19:30:58     17s] [NR-eGR] ------------------------------------
[04/22 19:30:58     17s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[04/22 19:30:58     17s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[04/22 19:30:58     17s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[04/22 19:30:58     17s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[04/22 19:30:58     17s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[04/22 19:30:58     17s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[04/22 19:30:58     17s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[04/22 19:30:58     17s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[04/22 19:30:58     17s] [NR-eGR] Layer9       0( 0.00%)   ( 0.00%) 
[04/22 19:30:58     17s] [NR-eGR] Layer10       0( 0.00%)   ( 0.00%) 
[04/22 19:30:58     17s] [NR-eGR] ------------------------------------
[04/22 19:30:58     17s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[04/22 19:30:58     17s] [NR-eGR] 
[04/22 19:30:58     17s] (I)       Total Global Routing Runtime: 0.01 seconds
[04/22 19:30:58     17s] (I)       total 2D Cap : 54848 = (23839 H, 31009 V)
[04/22 19:30:58     17s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[04/22 19:30:58     17s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[04/22 19:30:58     17s] Early Global Route congestion estimation runtime: 0.02 seconds, mem = 791.7M
[04/22 19:30:58     17s] [hotspot] +------------+---------------+---------------+
[04/22 19:30:58     17s] [hotspot] |            |   max hotspot | total hotspot |
[04/22 19:30:58     17s] [hotspot] +------------+---------------+---------------+
[04/22 19:30:58     17s] [hotspot] | normalized |          0.00 |          0.00 |
[04/22 19:30:58     17s] [hotspot] +------------+---------------+---------------+
[04/22 19:30:58     17s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/22 19:30:58     17s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/22 19:30:58     17s] Skipped repairing congestion.
[04/22 19:30:58     17s] Starting Early Global Route wiring: mem = 791.7M
[04/22 19:30:58     17s] (I)       ============= track Assignment ============
[04/22 19:30:58     17s] (I)       extract Global 3D Wires
[04/22 19:30:58     17s] (I)       Extract Global WL : time=0.00
[04/22 19:30:58     17s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[04/22 19:30:58     17s] (I)       Initialization real time=0.00 seconds
[04/22 19:30:58     17s] (I)       Run Multi-thread track assignment
[04/22 19:30:58     17s] (I)       merging nets...
[04/22 19:30:58     17s] (I)       merging nets done
[04/22 19:30:58     17s] (I)       Kernel real time=0.01 seconds
[04/22 19:30:58     17s] (I)       End Greedy Track Assignment
[04/22 19:30:58     17s] [NR-eGR] --------------------------------------------------------------------------
[04/22 19:30:58     17s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 4265
[04/22 19:30:58     17s] [NR-eGR] Layer2(metal2)(V) length: 5.596306e+03um, number of vias: 5774
[04/22 19:30:58     17s] [NR-eGR] Layer3(metal3)(H) length: 5.664061e+03um, number of vias: 1841
[04/22 19:30:58     17s] [NR-eGR] Layer4(metal4)(V) length: 4.391567e+03um, number of vias: 1656
[04/22 19:30:58     17s] [NR-eGR] Layer5(metal5)(H) length: 4.199529e+03um, number of vias: 44
[04/22 19:30:58     17s] [NR-eGR] Layer6(metal6)(V) length: 3.070400e+02um, number of vias: 16
[04/22 19:30:58     17s] [NR-eGR] Layer7(metal7)(H) length: 9.443000e+01um, number of vias: 2
[04/22 19:30:58     17s] [NR-eGR] Layer8(metal8)(V) length: 1.140000e+01um, number of vias: 2
[04/22 19:30:58     17s] [NR-eGR] Layer9(metal9)(H) length: 3.360000e+00um, number of vias: 0
[04/22 19:30:58     17s] [NR-eGR] Layer10(metal10)(V) length: 0.000000e+00um, number of vias: 0
[04/22 19:30:58     17s] [NR-eGR] Total length: 2.026769e+04um, number of vias: 13600
[04/22 19:30:58     17s] [NR-eGR] --------------------------------------------------------------------------
[04/22 19:30:58     17s] [NR-eGR] Total clock nets wire length: 7.884795e+02um 
[04/22 19:30:58     17s] [NR-eGR] --------------------------------------------------------------------------
[04/22 19:30:58     17s] Early Global Route wiring runtime: 0.02 seconds, mem = 791.7M
[04/22 19:30:58     17s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[04/22 19:30:58     17s] *** Finishing placeDesign default flow ***
[04/22 19:30:58     17s] **placeDesign ... cpu = 0: 0: 5, real = 0: 0: 6, mem = 783.9M **
[04/22 19:30:58     17s] 
[04/22 19:30:58     17s] *** Summary of all messages that are not suppressed in this session:
[04/22 19:30:58     17s] Severity  ID               Count  Summary                                  
[04/22 19:30:58     17s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[04/22 19:30:58     17s] WARNING   IMPSP-266          722  Constraint box too small for instance '%...
[04/22 19:30:58     17s] WARNING   IMPSP-9517           1  Partitions detected, skip scanReorder.   
[04/22 19:30:58     17s] ERROR     IMPSP-2021           1  Could not legalize <%d> instances in the...
[04/22 19:30:58     17s] WARNING   IMPSP-2040          38  Within search radius %.3f um from center...
[04/22 19:30:58     17s] *** Message Summary: 762 warning(s), 1 error(s)
[04/22 19:30:58     17s] 
[04/22 19:30:58     17s] <CMD> routeDesign -globalDetail
[04/22 19:30:58     17s] #% Begin routeDesign (date=04/22 19:30:58, mem=575.7M)
[04/22 19:30:58     17s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 549.95 (MB), peak = 575.73 (MB)
[04/22 19:30:58     17s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[04/22 19:30:58     17s] #default_rc_corner has no qx tech file defined
[04/22 19:30:58     17s] #No active RC corner or QRC tech file is missing.
[04/22 19:30:58     17s] #**INFO: setDesignMode -flowEffort standard
[04/22 19:30:58     17s] #**INFO: mulit-cut via swapping is disabled by user.
[04/22 19:30:58     17s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[04/22 19:30:58     17s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[04/22 19:30:58     17s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[04/22 19:30:58     17s] Core basic site is CoreSite
[04/22 19:30:58     17s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/22 19:30:58     17s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/22 19:30:58     17s] Mark StBox On SiteArr starts
[04/22 19:30:58     17s] Mark StBox On SiteArr ends
[04/22 19:30:58     17s] Begin checking placement ... (start mem=783.9M, init mem=783.9M)
[04/22 19:30:58     17s] Overlapping with other instance:	124
[04/22 19:30:58     17s] Orientation Violation:	719
[04/22 19:30:58     17s] *info: Placed = 1432          
[04/22 19:30:58     17s] *info: Unplaced = 0           
[04/22 19:30:58     17s] Placement Density:86.19%(4830/5603)
[04/22 19:30:58     17s] Placement Density (including fixed std cells):86.19%(4830/5603)
[04/22 19:30:58     17s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=783.9M)
[04/22 19:30:58     17s] #WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
[04/22 19:30:58     17s] #Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.
[04/22 19:30:58     17s] #**INFO: auto set of routeWithTimingDriven to true
[04/22 19:30:58     17s] #**INFO: auto set of routeWithSiDriven to true
[04/22 19:30:58     17s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[04/22 19:30:58     17s] 
[04/22 19:30:58     17s] changeUseClockNetStatus Option :  -noFixedNetWires 
[04/22 19:30:58     17s] *** Changed status on (0) nets in Clock.
[04/22 19:30:58     17s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=783.9M) ***
[04/22 19:30:58     17s] % Begin globalDetailRoute (date=04/22 19:30:58, mem=550.2M)
[04/22 19:30:58     17s] 
[04/22 19:30:58     17s] globalDetailRoute
[04/22 19:30:58     17s] 
[04/22 19:30:58     17s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[04/22 19:30:58     17s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[04/22 19:30:58     17s] #setNanoRouteMode -routeWithSiDriven true
[04/22 19:30:58     17s] #setNanoRouteMode -routeWithTimingDriven true
[04/22 19:30:58     17s] #Start globalDetailRoute on Wed Apr 22 19:30:58 2020
[04/22 19:30:58     17s] #
[04/22 19:30:58     17s] #Generating timing data, please wait...
[04/22 19:30:58     17s] #1579 total nets, 0 already routed, 0 will ignore in trialRoute
[04/22 19:30:58     18s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/22 19:30:58     18s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/22 19:30:58     18s] #Dump tif for version 2.1
[04/22 19:30:58     18s] End AAE Lib Interpolated Model. (MEM=807.852 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/22 19:30:58     18s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M2_M1_viaB' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[04/22 19:30:58     18s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M3_M2_viaB' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[04/22 19:30:58     18s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M4_M3_viaB' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[04/22 19:30:58     18s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M5_M4_via' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[04/22 19:30:58     18s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M6_M5_via' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[04/22 19:30:58     18s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M7_M6_via' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[04/22 19:30:58     18s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M8_M7_via' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[04/22 19:30:58     18s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M9_M8_via' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[04/22 19:30:58     18s] **WARN: (IMPESI-3014):	The RC network is incomplete for net clk. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 19:30:58     18s] **WARN: (IMPESI-3014):	The RC network is incomplete for net clk. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 19:30:59     18s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[63]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 19:30:59     18s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[60]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 19:30:59     18s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[59]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 19:30:59     18s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[58]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 19:30:59     18s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[56]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 19:30:59     18s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[55]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 19:30:59     18s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[54]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 19:30:59     18s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[52]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 19:30:59     18s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[51]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 19:30:59     18s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[50]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 19:30:59     18s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[48]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 19:30:59     18s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[47]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 19:30:59     18s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[46]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 19:30:59     18s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[44]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 19:30:59     18s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[43]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 19:30:59     18s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[42]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 19:30:59     18s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[40]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 19:30:59     18s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[39]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 19:30:59     18s] Total number of fetched objects 1579
[04/22 19:30:59     18s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/22 19:30:59     18s] End delay calculation. (MEM=884.094 CPU=0:00:00.7 REAL=0:00:01.0)
[04/22 19:30:59     19s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[04/22 19:30:59     19s] #Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 569.24 (MB), peak = 591.44 (MB)
[04/22 19:30:59     19s] #Done generating timing data.
[04/22 19:30:59     19s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[63] of net plaintext[63] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/22 19:30:59     19s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[62] of net plaintext[62] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/22 19:30:59     19s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[61] of net plaintext[61] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/22 19:30:59     19s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[60] of net plaintext[60] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/22 19:30:59     19s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[59] of net plaintext[59] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/22 19:30:59     19s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[58] of net plaintext[58] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/22 19:30:59     19s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[57] of net plaintext[57] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/22 19:30:59     19s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[56] of net plaintext[56] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/22 19:30:59     19s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[55] of net plaintext[55] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/22 19:30:59     19s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[54] of net plaintext[54] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/22 19:30:59     19s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[53] of net plaintext[53] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/22 19:30:59     19s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[52] of net plaintext[52] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/22 19:30:59     19s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[51] of net plaintext[51] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/22 19:30:59     19s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[50] of net plaintext[50] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/22 19:30:59     19s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[49] of net plaintext[49] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/22 19:30:59     19s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[48] of net plaintext[48] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/22 19:30:59     19s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[47] of net plaintext[47] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/22 19:30:59     19s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[46] of net plaintext[46] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/22 19:30:59     19s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[45] of net plaintext[45] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/22 19:30:59     19s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[44] of net plaintext[44] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/22 19:30:59     19s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[04/22 19:30:59     19s] #To increase the message display limit, refer to the product command reference manual.
[04/22 19:30:59     19s] ### Net info: total nets: 1790
[04/22 19:30:59     19s] ### Net info: dirty nets: 0
[04/22 19:30:59     19s] ### Net info: marked as disconnected nets: 0
[04/22 19:30:59     19s] ### Net info: fully routed nets: 0
[04/22 19:30:59     19s] ### Net info: trivial (single pin) nets: 0
[04/22 19:30:59     19s] ### Net info: unrouted nets: 1790
[04/22 19:30:59     19s] ### Net info: re-extraction nets: 0
[04/22 19:30:59     19s] ### Net info: ignored nets: 0
[04/22 19:30:59     19s] ### Net info: skip routing nets: 0
[04/22 19:30:59     19s] ### import route signature (0) =  100691253
[04/22 19:30:59     19s] ### import violation signature (0) = 1905142130
[04/22 19:30:59     19s] #WARNING (NRDB-976) The TRACK STEP 0.2800 for preferred direction tracks is smaller than the PITCH 0.2850 for LAYER metal4. This will cause routability problems for NanoRoute.
[04/22 19:30:59     19s] #WARNING (NRDB-976) The TRACK STEP 0.2800 for preferred direction tracks is smaller than the PITCH 0.2850 for LAYER metal6. This will cause routability problems for NanoRoute.
[04/22 19:30:59     19s] #WARNING (NRDB-976) The TRACK STEP 0.8400 for preferred direction tracks is smaller than the PITCH 0.8550 for LAYER metal8. This will cause routability problems for NanoRoute.
[04/22 19:30:59     19s] #WARNING (NRDB-976) The TRACK STEP 1.6800 for preferred direction tracks is smaller than the PITCH 1.7100 for LAYER metal10. This will cause routability problems for NanoRoute.
[04/22 19:30:59     19s] #Start reading timing information from file .timing_file_93273.tif.gz ...
[04/22 19:30:59     19s] #Read in timing information for 212 ports, 1432 instances from timing file .timing_file_93273.tif.gz.
[04/22 19:30:59     19s] #NanoRoute Version 17.12-s095_1 NR171102-1913/17_12-UB
[04/22 19:30:59     19s] #RTESIG:78da85ce3d0b83301804e0cefd152fd121856a737e24b816bab645daaea21035200a49fc
[04/22 19:30:59     19s] #       ff957615bdf51e8e0bc2cfad24061523899c28f20a742fa100914428905ea0aaa57a5fd9
[04/22 19:30:59     19s] #       31081fcf570a4982b819bdeeb43dd3ecb425a7bd376377fa13a9406d3d384dbc99a661d5
[04/22 19:30:59     19s] #       40a4621f2191c47ad3f58cb8f37669d65d8682bc9d37b732b51c8fc52fc4db61aafd3acc
[04/22 19:30:59     19s] #       91ed8ee5501be6f005c19e643d
[04/22 19:30:59     19s] #
[04/22 19:30:59     19s] #RTESIG:78da85ce3d0b83301804e0cefd152fd121856a737e24b816bab645daaea21035200a49fc
[04/22 19:30:59     19s] #       ff957615bdf51e8e0bc2cfad24061523899c28f20a742fa100914428905ea0aaa57a5fd9
[04/22 19:30:59     19s] #       31081fcf570a4982b819bdeeb43dd3ecb425a7bd376377fa13a9406d3d384dbc99a661d5
[04/22 19:30:59     19s] #       40a4621f2191c47ad3f58cb8f37669d65d8682bc9d37b732b51c8fc52fc4db61aafd3acc
[04/22 19:30:59     19s] #       91ed8ee5501be6f005c19e643d
[04/22 19:30:59     19s] #
[04/22 19:30:59     19s] #Start routing data preparation on Wed Apr 22 19:30:59 2020
[04/22 19:30:59     19s] #
[04/22 19:30:59     19s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.0650.
[04/22 19:30:59     19s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.0700.
[04/22 19:30:59     19s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.0650.
[04/22 19:30:59     19s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.0700.
[04/22 19:30:59     19s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.0700.
[04/22 19:30:59     19s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.0700.
[04/22 19:30:59     19s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.0700.
[04/22 19:30:59     19s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.0700.
[04/22 19:30:59     19s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.0700.
[04/22 19:30:59     19s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.1400.
[04/22 19:30:59     19s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.0700.
[04/22 19:30:59     19s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.1400.
[04/22 19:30:59     19s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.1400.
[04/22 19:30:59     19s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.1400.
[04/22 19:30:59     19s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.1400.
[04/22 19:30:59     19s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.1400.
[04/22 19:30:59     19s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.1400.
[04/22 19:30:59     19s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.1400.
[04/22 19:30:59     19s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.1400.
[04/22 19:30:59     19s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.1400.
[04/22 19:30:59     19s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.1400.
[04/22 19:30:59     19s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.4000.
[04/22 19:30:59     19s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.1400.
[04/22 19:30:59     19s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.4000.
[04/22 19:30:59     19s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.4000.
[04/22 19:30:59     19s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.4000.
[04/22 19:30:59     19s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.4000.
[04/22 19:30:59     19s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.4000.
[04/22 19:30:59     19s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.4000.
[04/22 19:30:59     19s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.8000.
[04/22 19:30:59     19s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.4000.
[04/22 19:30:59     19s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.8000.
[04/22 19:30:59     19s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.8000.
[04/22 19:30:59     19s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.8000.
[04/22 19:30:59     19s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.8000.
[04/22 19:30:59     19s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.8000.
[04/22 19:30:59     19s] #Minimum voltage of a net in the design = 0.000.
[04/22 19:30:59     19s] #Maximum voltage of a net in the design = 1.100.
[04/22 19:30:59     19s] #Voltage range [0.000 - 1.100] has 1790 nets.
[04/22 19:30:59     19s] # metal1       H   Track-Pitch = 0.1900    Line-2-Via Pitch = 0.1300
[04/22 19:30:59     19s] # metal2       V   Track-Pitch = 0.1900    Line-2-Via Pitch = 0.1450
[04/22 19:30:59     19s] # metal3       H   Track-Pitch = 0.1900    Line-2-Via Pitch = 0.1400
[04/22 19:30:59     19s] # metal4       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[04/22 19:30:59     19s] # metal5       H   Track-Pitch = 0.2850    Line-2-Via Pitch = 0.2800
[04/22 19:30:59     19s] # metal6       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[04/22 19:30:59     19s] # metal7       H   Track-Pitch = 0.9500    Line-2-Via Pitch = 0.8000
[04/22 19:30:59     19s] # metal8       V   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
[04/22 19:30:59     19s] # metal9       H   Track-Pitch = 1.7100    Line-2-Via Pitch = 1.6000
[04/22 19:30:59     19s] # metal10      V   Track-Pitch = 1.6800    Line-2-Via Pitch = 1.6000
[04/22 19:30:59     19s] #WARNING (NRDB-2111) Found overlapping instances regKey/U259 regKey/reg_reg[53]. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/22 19:30:59     19s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/22 19:30:59     19s] #WARNING (NRDB-2111) Found overlapping instances s_x_9/U34 s_x_9/U5. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/22 19:30:59     19s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/22 19:30:59     19s] #WARNING (NRDB-2111) Found overlapping instances s_x_5/U26 s_x_5/U29. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/22 19:30:59     19s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/22 19:30:59     19s] #WARNING (NRDB-2111) Found overlapping instances regText/U127 regText/reg_reg[37]. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/22 19:30:59     19s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/22 19:30:59     19s] #WARNING (NRDB-2111) Found overlapping instances regKey/U303 regKey/reg_reg[72]. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/22 19:30:59     19s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/22 19:30:59     19s] #WARNING (NRDB-2111) Found overlapping instances regText/U235 regText/U236. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/22 19:30:59     19s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/22 19:30:59     19s] #WARNING (NRDB-2111) Found overlapping instances mux_80/U99 mux_80/U100. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/22 19:30:59     19s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/22 19:30:59     19s] #WARNING (NRDB-2111) Found overlapping instances SM/U27 count/cnt_reg[2]. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/22 19:30:59     19s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/22 19:30:59     19s] #WARNING (NRDB-2111) Found overlapping instances s_x_8/U31 s_x_8/U5. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/22 19:30:59     19s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/22 19:30:59     19s] #WARNING (NRDB-2111) Found overlapping instances U249 s_x_14/U21. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/22 19:30:59     19s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/22 19:30:59     19s] #WARNING (NRDB-2111) Found overlapping instances SM/U31 count/cnt_reg[3]. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/22 19:30:59     19s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/22 19:30:59     19s] #WARNING (NRDB-2111) Found overlapping instances regKey/U89 regKey/reg_reg[11]. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/22 19:30:59     19s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/22 19:30:59     19s] #WARNING (NRDB-2111) Found overlapping instances s_x_14/U14 s_x_14/U37. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/22 19:30:59     19s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/22 19:30:59     19s] #WARNING (NRDB-2111) Found overlapping instances regText/U199 regText/U200. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/22 19:30:59     19s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/22 19:30:59     19s] #WARNING (NRDB-2111) Found overlapping instances mixer/s1/U12 mixer/s1/U34. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/22 19:30:59     19s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/22 19:30:59     19s] #WARNING (NRDB-2111) Found overlapping instances SM/U14 SM/U12. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/22 19:30:59     19s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/22 19:30:59     19s] #WARNING (NRDB-2111) Found overlapping instances SM/U13 SM/U4. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/22 19:30:59     19s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/22 19:30:59     19s] #WARNING (NRDB-2111) Found overlapping instances regText/U197 regText/U198. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/22 19:30:59     19s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/22 19:30:59     19s] #WARNING (NRDB-2111) Found overlapping instances U278 s_x_0/U31. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/22 19:30:59     19s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/22 19:30:59     19s] #WARNING (NRDB-2111) Found overlapping instances s_x_10/U11 s_x_10/U36. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/22 19:30:59     19s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/22 19:30:59     19s] #WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
[04/22 19:30:59     19s] #To increase the message display limit, refer to the product command reference manual.
[04/22 19:30:59     19s] #WARNING (NRDB-2110) Found 62 overlapping core instances, this may cause problems with pin access and increase routing run-time.
[04/22 19:30:59     19s] #Regenerating Ggrids automatically.
[04/22 19:30:59     19s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.1900.
[04/22 19:30:59     19s] #Using automatically generated G-grids.
[04/22 19:30:59     19s] #Done routing data preparation.
[04/22 19:30:59     19s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 566.32 (MB), peak = 599.38 (MB)
[04/22 19:30:59     19s] #Merging special wires...
[04/22 19:30:59     19s] #
[04/22 19:30:59     19s] #Finished routing data preparation on Wed Apr 22 19:30:59 2020
[04/22 19:30:59     19s] #
[04/22 19:30:59     19s] #Cpu time = 00:00:00
[04/22 19:30:59     19s] #Elapsed time = 00:00:00
[04/22 19:30:59     19s] #Increased memory = 6.86 (MB)
[04/22 19:30:59     19s] #Total memory = 566.52 (MB)
[04/22 19:30:59     19s] #Peak memory = 599.38 (MB)
[04/22 19:30:59     19s] #
[04/22 19:30:59     19s] #
[04/22 19:30:59     19s] #Start global routing on Wed Apr 22 19:30:59 2020
[04/22 19:30:59     19s] #
[04/22 19:30:59     19s] #Number of eco nets is 0
[04/22 19:30:59     19s] #
[04/22 19:30:59     19s] #Start global routing data preparation on Wed Apr 22 19:30:59 2020
[04/22 19:30:59     19s] #
[04/22 19:30:59     19s] #Start routing resource analysis on Wed Apr 22 19:30:59 2020
[04/22 19:30:59     19s] #
[04/22 19:30:59     19s] #Routing resource analysis is done on Wed Apr 22 19:30:59 2020
[04/22 19:30:59     19s] #
[04/22 19:30:59     19s] #  Resource Analysis:
[04/22 19:30:59     19s] #
[04/22 19:30:59     19s] #               Routing  #Avail      #Track     #Total     %Gcell
[04/22 19:30:59     19s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[04/22 19:30:59     19s] #  --------------------------------------------------------------
[04/22 19:30:59     19s] #  metal1         H         390           0         702    92.88%
[04/22 19:30:59     19s] #  metal2         V         398           0         702     0.00%
[04/22 19:30:59     19s] #  metal3         H         390           0         702     0.00%
[04/22 19:30:59     19s] #  metal4         V         264           0         702     0.00%
[04/22 19:30:59     19s] #  metal5         H         259           0         702     0.00%
[04/22 19:30:59     19s] #  metal6         V         264           0         702     0.00%
[04/22 19:30:59     19s] #  metal7         H          77           0         702     0.00%
[04/22 19:30:59     19s] #  metal8         V          89           0         702     0.00%
[04/22 19:30:59     19s] #  metal9         H          43           0         702     0.00%
[04/22 19:30:59     19s] #  metal10        V          44           0         702     3.70%
[04/22 19:30:59     19s] #  --------------------------------------------------------------
[04/22 19:30:59     19s] #  Total                   2218       0.00%        7020     9.66%
[04/22 19:30:59     19s] #
[04/22 19:30:59     19s] #
[04/22 19:30:59     19s] #
[04/22 19:30:59     19s] #
[04/22 19:30:59     19s] #Global routing data preparation is done on Wed Apr 22 19:30:59 2020
[04/22 19:30:59     19s] #
[04/22 19:30:59     19s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 566.98 (MB), peak = 599.38 (MB)
[04/22 19:30:59     19s] #
[04/22 19:30:59     19s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 567.00 (MB), peak = 599.38 (MB)
[04/22 19:30:59     19s] #
[04/22 19:30:59     19s] #start global routing iteration 1...
[04/22 19:31:00     19s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 572.65 (MB), peak = 599.38 (MB)
[04/22 19:31:00     19s] #
[04/22 19:31:00     19s] #start global routing iteration 2...
[04/22 19:31:00     19s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 573.49 (MB), peak = 599.38 (MB)
[04/22 19:31:00     19s] #
[04/22 19:31:00     19s] #
[04/22 19:31:00     19s] #Total number of trivial nets (e.g. < 2 pins) = 355 (skipped).
[04/22 19:31:00     19s] #Total number of routable nets = 1435.
[04/22 19:31:00     19s] #Total number of nets in the design = 1790.
[04/22 19:31:00     19s] #
[04/22 19:31:00     19s] #1435 routable nets have only global wires.
[04/22 19:31:00     19s] #
[04/22 19:31:00     19s] #Routed nets constraints summary:
[04/22 19:31:00     19s] #-----------------------------
[04/22 19:31:00     19s] #        Rules   Unconstrained  
[04/22 19:31:00     19s] #-----------------------------
[04/22 19:31:00     19s] #      Default            1435  
[04/22 19:31:00     19s] #-----------------------------
[04/22 19:31:00     19s] #        Total            1435  
[04/22 19:31:00     19s] #-----------------------------
[04/22 19:31:00     19s] #
[04/22 19:31:00     19s] #Routing constraints summary of the whole design:
[04/22 19:31:00     19s] #-----------------------------
[04/22 19:31:00     19s] #        Rules   Unconstrained  
[04/22 19:31:00     19s] #-----------------------------
[04/22 19:31:00     19s] #      Default            1435  
[04/22 19:31:00     19s] #-----------------------------
[04/22 19:31:00     19s] #        Total            1435  
[04/22 19:31:00     19s] #-----------------------------
[04/22 19:31:00     19s] #
[04/22 19:31:00     19s] #
[04/22 19:31:00     19s] #  Congestion Analysis: (blocked Gcells are excluded)
[04/22 19:31:00     19s] #
[04/22 19:31:00     19s] #                 OverCon          
[04/22 19:31:00     19s] #                  #Gcell    %Gcell
[04/22 19:31:00     19s] #     Layer           (1)   OverCon
[04/22 19:31:00     19s] #  --------------------------------
[04/22 19:31:00     19s] #  metal1        0(0.00%)   (0.00%)
[04/22 19:31:00     19s] #  metal2        0(0.00%)   (0.00%)
[04/22 19:31:00     19s] #  metal3        0(0.00%)   (0.00%)
[04/22 19:31:00     19s] #  metal4        0(0.00%)   (0.00%)
[04/22 19:31:00     19s] #  metal5        0(0.00%)   (0.00%)
[04/22 19:31:00     19s] #  metal6        0(0.00%)   (0.00%)
[04/22 19:31:00     19s] #  metal7        0(0.00%)   (0.00%)
[04/22 19:31:00     19s] #  metal8        0(0.00%)   (0.00%)
[04/22 19:31:00     19s] #  metal9        0(0.00%)   (0.00%)
[04/22 19:31:00     19s] #  metal10       0(0.00%)   (0.00%)
[04/22 19:31:00     19s] #  --------------------------------
[04/22 19:31:00     19s] #     Total      0(0.00%)   (0.00%)
[04/22 19:31:00     19s] #
[04/22 19:31:00     19s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[04/22 19:31:00     19s] #  Overflow after GR: 0.00% H + 0.00% V
[04/22 19:31:00     19s] #
[04/22 19:31:00     19s] [hotspot] +------------+---------------+---------------+
[04/22 19:31:00     19s] [hotspot] |            |   max hotspot | total hotspot |
[04/22 19:31:00     19s] [hotspot] +------------+---------------+---------------+
[04/22 19:31:00     19s] [hotspot] | normalized |          0.00 |          0.00 |
[04/22 19:31:00     19s] [hotspot] +------------+---------------+---------------+
[04/22 19:31:00     19s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/22 19:31:00     19s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/22 19:31:00     19s] #Complete Global Routing.
[04/22 19:31:00     19s] #Total wire length = 17831 um.
[04/22 19:31:00     19s] #Total half perimeter of net bounding box = 18108 um.
[04/22 19:31:00     19s] #Total wire length on LAYER metal1 = 0 um.
[04/22 19:31:00     19s] #Total wire length on LAYER metal2 = 6983 um.
[04/22 19:31:00     19s] #Total wire length on LAYER metal3 = 8767 um.
[04/22 19:31:00     19s] #Total wire length on LAYER metal4 = 1841 um.
[04/22 19:31:00     19s] #Total wire length on LAYER metal5 = 239 um.
[04/22 19:31:00     19s] #Total wire length on LAYER metal6 = 0 um.
[04/22 19:31:00     19s] #Total wire length on LAYER metal7 = 0 um.
[04/22 19:31:00     19s] #Total wire length on LAYER metal8 = 0 um.
[04/22 19:31:00     19s] #Total wire length on LAYER metal9 = 0 um.
[04/22 19:31:00     19s] #Total wire length on LAYER metal10 = 0 um.
[04/22 19:31:00     19s] #Total number of vias = 7390
[04/22 19:31:00     19s] #Up-Via Summary (total 7390):
[04/22 19:31:00     19s] #           
[04/22 19:31:00     19s] #-----------------------
[04/22 19:31:00     19s] # metal1           4090
[04/22 19:31:00     19s] # metal2           2960
[04/22 19:31:00     19s] # metal3            320
[04/22 19:31:00     19s] # metal4             20
[04/22 19:31:00     19s] #-----------------------
[04/22 19:31:00     19s] #                  7390 
[04/22 19:31:00     19s] #
[04/22 19:31:00     19s] #Max overcon = 0 track.
[04/22 19:31:00     19s] #Total overcon = 0.00%.
[04/22 19:31:00     19s] #Worst layer Gcell overcon rate = 0.00%.
[04/22 19:31:00     19s] #
[04/22 19:31:00     19s] #Global routing statistics:
[04/22 19:31:00     19s] #Cpu time = 00:00:00
[04/22 19:31:00     19s] #Elapsed time = 00:00:00
[04/22 19:31:00     19s] #Increased memory = 7.75 (MB)
[04/22 19:31:00     19s] #Total memory = 574.34 (MB)
[04/22 19:31:00     19s] #Peak memory = 599.38 (MB)
[04/22 19:31:00     19s] #
[04/22 19:31:00     19s] #Finished global routing on Wed Apr 22 19:31:00 2020
[04/22 19:31:00     19s] #
[04/22 19:31:00     19s] #
[04/22 19:31:00     19s] ### route signature (4) = 1640568957
[04/22 19:31:00     19s] ### violation signature (3) = 1905142130
[04/22 19:31:00     19s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 571.19 (MB), peak = 599.38 (MB)
[04/22 19:31:00     19s] #Start Track Assignment.
[04/22 19:31:00     19s] #Done with 2026 horizontal wires in 1 hboxes and 2059 vertical wires in 1 hboxes.
[04/22 19:31:00     19s] #Done with 553 horizontal wires in 1 hboxes and 510 vertical wires in 1 hboxes.
[04/22 19:31:00     19s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[04/22 19:31:00     19s] #
[04/22 19:31:00     19s] #Track assignment summary:
[04/22 19:31:00     19s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[04/22 19:31:00     19s] #------------------------------------------------------------------------
[04/22 19:31:00     19s] # metal1         0.00 	  0.00%  	  0.00% 	  0.00%
[04/22 19:31:00     19s] # metal2      7004.47 	  0.18%  	  0.00% 	  0.10%
[04/22 19:31:00     19s] # metal3      8735.98 	  0.14%  	  0.00% 	  0.00%
[04/22 19:31:00     19s] # metal4      1864.13 	  0.06%  	  0.00% 	  0.00%
[04/22 19:31:00     19s] # metal5       238.17 	  0.00%  	  0.00% 	  0.00%
[04/22 19:31:00     19s] # metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[04/22 19:31:00     19s] # metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[04/22 19:31:00     19s] # metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[04/22 19:31:00     19s] # metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[04/22 19:31:00     19s] # metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[04/22 19:31:00     19s] #------------------------------------------------------------------------
[04/22 19:31:00     19s] # All       17842.74  	  0.15% 	  0.00% 	  0.00%
[04/22 19:31:00     19s] #Complete Track Assignment.
[04/22 19:31:00     19s] #Total wire length = 19332 um.
[04/22 19:31:00     19s] #Total half perimeter of net bounding box = 18108 um.
[04/22 19:31:00     19s] #Total wire length on LAYER metal1 = 881 um.
[04/22 19:31:00     19s] #Total wire length on LAYER metal2 = 7035 um.
[04/22 19:31:00     19s] #Total wire length on LAYER metal3 = 9299 um.
[04/22 19:31:00     19s] #Total wire length on LAYER metal4 = 1877 um.
[04/22 19:31:00     19s] #Total wire length on LAYER metal5 = 240 um.
[04/22 19:31:00     19s] #Total wire length on LAYER metal6 = 0 um.
[04/22 19:31:00     19s] #Total wire length on LAYER metal7 = 0 um.
[04/22 19:31:00     19s] #Total wire length on LAYER metal8 = 0 um.
[04/22 19:31:00     19s] #Total wire length on LAYER metal9 = 0 um.
[04/22 19:31:00     19s] #Total wire length on LAYER metal10 = 0 um.
[04/22 19:31:00     19s] #Total number of vias = 7390
[04/22 19:31:00     19s] #Up-Via Summary (total 7390):
[04/22 19:31:00     19s] #           
[04/22 19:31:00     19s] #-----------------------
[04/22 19:31:00     19s] # metal1           4090
[04/22 19:31:00     19s] # metal2           2960
[04/22 19:31:00     19s] # metal3            320
[04/22 19:31:00     19s] # metal4             20
[04/22 19:31:00     19s] #-----------------------
[04/22 19:31:00     19s] #                  7390 
[04/22 19:31:00     19s] #
[04/22 19:31:00     19s] ### route signature (8) =  716269534
[04/22 19:31:00     19s] ### violation signature (7) = 1905142130
[04/22 19:31:00     19s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 572.67 (MB), peak = 599.38 (MB)
[04/22 19:31:00     19s] #
[04/22 19:31:00     19s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[04/22 19:31:00     19s] #Cpu time = 00:00:01
[04/22 19:31:00     19s] #Elapsed time = 00:00:01
[04/22 19:31:00     19s] #Increased memory = 13.10 (MB)
[04/22 19:31:00     19s] #Total memory = 572.68 (MB)
[04/22 19:31:00     19s] #Peak memory = 599.38 (MB)
[04/22 19:31:00     19s] ### max drc and si pitch = 5600 (  2.8000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 11200 (  5.6000 um)
[04/22 19:31:00     19s] #
[04/22 19:31:00     19s] #Start Detail Routing..
[04/22 19:31:00     19s] #start initial detail routing ...
[04/22 19:31:15     35s] #   number of violations = 56
[04/22 19:31:15     35s] #
[04/22 19:31:15     35s] #    By Layer and Type :
[04/22 19:31:15     35s] #	         MetSpc    Short     Loop   Totals
[04/22 19:31:15     35s] #	metal1        1       50        0       51
[04/22 19:31:15     35s] #	metal2        4        0        1        5
[04/22 19:31:15     35s] #	Totals        5       50        1       56
[04/22 19:31:15     35s] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 720.95 (MB), peak = 721.51 (MB)
[04/22 19:31:15     35s] #start 1st optimization iteration ...
[04/22 19:31:16     36s] #   number of violations = 4
[04/22 19:31:16     36s] #
[04/22 19:31:16     36s] #    By Layer and Type :
[04/22 19:31:16     36s] #	         MetSpc    Short   Totals
[04/22 19:31:16     36s] #	metal1        1        1        2
[04/22 19:31:16     36s] #	metal2        2        0        2
[04/22 19:31:16     36s] #	Totals        3        1        4
[04/22 19:31:16     36s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 720.79 (MB), peak = 721.51 (MB)
[04/22 19:31:16     36s] #start 2nd optimization iteration ...
[04/22 19:31:16     36s] #   number of violations = 1
[04/22 19:31:16     36s] #
[04/22 19:31:16     36s] #    By Layer and Type :
[04/22 19:31:16     36s] #	          Short   Totals
[04/22 19:31:16     36s] #	metal1        1        1
[04/22 19:31:16     36s] #	Totals        1        1
[04/22 19:31:16     36s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 720.79 (MB), peak = 721.51 (MB)
[04/22 19:31:16     36s] #start 3rd optimization iteration ...
[04/22 19:31:16     36s] #   number of violations = 1
[04/22 19:31:16     36s] #
[04/22 19:31:16     36s] #    By Layer and Type :
[04/22 19:31:16     36s] #	          Short   Totals
[04/22 19:31:16     36s] #	metal1        1        1
[04/22 19:31:16     36s] #	Totals        1        1
[04/22 19:31:16     36s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 720.79 (MB), peak = 721.51 (MB)
[04/22 19:31:16     36s] #start 4th optimization iteration ...
[04/22 19:31:16     36s] #   number of violations = 1
[04/22 19:31:16     36s] #
[04/22 19:31:16     36s] #    By Layer and Type :
[04/22 19:31:16     36s] #	          Short   Totals
[04/22 19:31:16     36s] #	metal1        1        1
[04/22 19:31:16     36s] #	Totals        1        1
[04/22 19:31:16     36s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 720.79 (MB), peak = 721.51 (MB)
[04/22 19:31:16     36s] #start 5th optimization iteration ...
[04/22 19:31:16     36s] #   number of violations = 1
[04/22 19:31:16     36s] #
[04/22 19:31:16     36s] #    By Layer and Type :
[04/22 19:31:16     36s] #	          Short   Totals
[04/22 19:31:16     36s] #	metal1        1        1
[04/22 19:31:16     36s] #	Totals        1        1
[04/22 19:31:16     36s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 720.79 (MB), peak = 721.51 (MB)
[04/22 19:31:16     36s] #start 6th optimization iteration ...
[04/22 19:31:17     36s] #   number of violations = 1
[04/22 19:31:17     36s] #
[04/22 19:31:17     36s] #    By Layer and Type :
[04/22 19:31:17     36s] #	          Short   Totals
[04/22 19:31:17     36s] #	metal1        1        1
[04/22 19:31:17     36s] #	Totals        1        1
[04/22 19:31:17     36s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 720.12 (MB), peak = 721.51 (MB)
[04/22 19:31:17     36s] #start 7th optimization iteration ...
[04/22 19:31:17     36s] #   number of violations = 1
[04/22 19:31:17     36s] #
[04/22 19:31:17     36s] #    By Layer and Type :
[04/22 19:31:17     36s] #	          Short   Totals
[04/22 19:31:17     36s] #	metal1        1        1
[04/22 19:31:17     36s] #	Totals        1        1
[04/22 19:31:17     36s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 720.60 (MB), peak = 721.51 (MB)
[04/22 19:31:17     36s] #start 8th optimization iteration ...
[04/22 19:31:17     36s] #   number of violations = 1
[04/22 19:31:17     36s] #
[04/22 19:31:17     36s] #    By Layer and Type :
[04/22 19:31:17     36s] #	          Short   Totals
[04/22 19:31:17     36s] #	metal1        1        1
[04/22 19:31:17     36s] #	Totals        1        1
[04/22 19:31:17     36s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 720.60 (MB), peak = 721.51 (MB)
[04/22 19:31:17     36s] #start 9th optimization iteration ...
[04/22 19:31:17     36s] #   number of violations = 1
[04/22 19:31:17     36s] #
[04/22 19:31:17     36s] #    By Layer and Type :
[04/22 19:31:17     36s] #	          Short   Totals
[04/22 19:31:17     36s] #	metal1        1        1
[04/22 19:31:17     36s] #	Totals        1        1
[04/22 19:31:17     36s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 720.60 (MB), peak = 721.51 (MB)
[04/22 19:31:17     36s] #start 10th optimization iteration ...
[04/22 19:31:17     36s] #   number of violations = 1
[04/22 19:31:17     36s] #
[04/22 19:31:17     36s] #    By Layer and Type :
[04/22 19:31:17     36s] #	          Short   Totals
[04/22 19:31:17     36s] #	metal1        1        1
[04/22 19:31:17     36s] #	Totals        1        1
[04/22 19:31:17     36s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 719.81 (MB), peak = 721.51 (MB)
[04/22 19:31:17     36s] #start 11th optimization iteration ...
[04/22 19:31:17     36s] #   number of violations = 1
[04/22 19:31:17     36s] #
[04/22 19:31:17     36s] #    By Layer and Type :
[04/22 19:31:17     36s] #	          Short   Totals
[04/22 19:31:17     36s] #	metal1        1        1
[04/22 19:31:17     36s] #	Totals        1        1
[04/22 19:31:17     36s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 720.75 (MB), peak = 721.51 (MB)
[04/22 19:31:17     36s] #start 12th optimization iteration ...
[04/22 19:31:17     36s] #   number of violations = 1
[04/22 19:31:17     36s] #
[04/22 19:31:17     36s] #    By Layer and Type :
[04/22 19:31:17     36s] #	          Short   Totals
[04/22 19:31:17     36s] #	metal1        1        1
[04/22 19:31:17     36s] #	Totals        1        1
[04/22 19:31:17     36s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 718.66 (MB), peak = 721.51 (MB)
[04/22 19:31:17     36s] #Complete Detail Routing.
[04/22 19:31:17     36s] #Total wire length = 19525 um.
[04/22 19:31:17     36s] #Total half perimeter of net bounding box = 18108 um.
[04/22 19:31:17     36s] #Total wire length on LAYER metal1 = 418 um.
[04/22 19:31:17     36s] #Total wire length on LAYER metal2 = 6960 um.
[04/22 19:31:17     36s] #Total wire length on LAYER metal3 = 8279 um.
[04/22 19:31:17     36s] #Total wire length on LAYER metal4 = 3365 um.
[04/22 19:31:17     36s] #Total wire length on LAYER metal5 = 503 um.
[04/22 19:31:17     36s] #Total wire length on LAYER metal6 = 0 um.
[04/22 19:31:17     36s] #Total wire length on LAYER metal7 = 0 um.
[04/22 19:31:17     36s] #Total wire length on LAYER metal8 = 0 um.
[04/22 19:31:17     36s] #Total wire length on LAYER metal9 = 0 um.
[04/22 19:31:17     36s] #Total wire length on LAYER metal10 = 0 um.
[04/22 19:31:17     36s] #Total number of vias = 8990
[04/22 19:31:17     36s] #Up-Via Summary (total 8990):
[04/22 19:31:17     36s] #           
[04/22 19:31:17     36s] #-----------------------
[04/22 19:31:17     36s] # metal1           4320
[04/22 19:31:17     36s] # metal2           3599
[04/22 19:31:17     36s] # metal3            975
[04/22 19:31:17     36s] # metal4             96
[04/22 19:31:17     36s] #-----------------------
[04/22 19:31:17     36s] #                  8990 
[04/22 19:31:17     36s] #
[04/22 19:31:17     36s] #Total number of DRC violations = 1
[04/22 19:31:17     36s] #Total number of overlapping instance violations = 1
[04/22 19:31:17     36s] #Total number of violations on LAYER metal1 = 1
[04/22 19:31:17     36s] #Total number of violations on LAYER metal2 = 0
[04/22 19:31:17     36s] #Total number of violations on LAYER metal3 = 0
[04/22 19:31:17     36s] #Total number of violations on LAYER metal4 = 0
[04/22 19:31:17     36s] #Total number of violations on LAYER metal5 = 0
[04/22 19:31:17     36s] #Total number of violations on LAYER metal6 = 0
[04/22 19:31:17     36s] #Total number of violations on LAYER metal7 = 0
[04/22 19:31:17     36s] #Total number of violations on LAYER metal8 = 0
[04/22 19:31:17     36s] #Total number of violations on LAYER metal9 = 0
[04/22 19:31:17     36s] #Total number of violations on LAYER metal10 = 0
[04/22 19:31:17     36s] ### route signature (37) = 1659053051
[04/22 19:31:17     36s] ### violation signature (36) =  258149193
[04/22 19:31:17     36s] #Cpu time = 00:00:17
[04/22 19:31:17     36s] #Elapsed time = 00:00:17
[04/22 19:31:17     36s] #Increased memory = 6.39 (MB)
[04/22 19:31:17     36s] #Total memory = 579.07 (MB)
[04/22 19:31:17     36s] #Peak memory = 721.51 (MB)
[04/22 19:31:17     36s] #
[04/22 19:31:17     36s] #Start Post Routing Optimization.
[04/22 19:31:17     37s] #start 1st post routing optimization iteration ...
[04/22 19:31:17     37s] #    number of DRC violations = 1
[04/22 19:31:17     37s] #
[04/22 19:31:17     37s] #    By Layer and Type :
[04/22 19:31:17     37s] #	          Short   Totals
[04/22 19:31:17     37s] #	metal1        1        1
[04/22 19:31:17     37s] #	Totals        1        1
[04/22 19:31:17     37s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 579.92 (MB), peak = 721.51 (MB)
[04/22 19:31:17     37s] #Complete Post Routing Optimization.
[04/22 19:31:17     37s] #Cpu time = 00:00:00
[04/22 19:31:17     37s] #Elapsed time = 00:00:00
[04/22 19:31:17     37s] #Increased memory = 0.84 (MB)
[04/22 19:31:17     37s] #Total memory = 579.92 (MB)
[04/22 19:31:17     37s] #Peak memory = 721.51 (MB)
[04/22 19:31:17     37s] #Total wire length = 19525 um.
[04/22 19:31:17     37s] #Total half perimeter of net bounding box = 18108 um.
[04/22 19:31:17     37s] #Total wire length on LAYER metal1 = 418 um.
[04/22 19:31:17     37s] #Total wire length on LAYER metal2 = 6960 um.
[04/22 19:31:17     37s] #Total wire length on LAYER metal3 = 8279 um.
[04/22 19:31:17     37s] #Total wire length on LAYER metal4 = 3365 um.
[04/22 19:31:17     37s] #Total wire length on LAYER metal5 = 503 um.
[04/22 19:31:17     37s] #Total wire length on LAYER metal6 = 0 um.
[04/22 19:31:17     37s] #Total wire length on LAYER metal7 = 0 um.
[04/22 19:31:17     37s] #Total wire length on LAYER metal8 = 0 um.
[04/22 19:31:17     37s] #Total wire length on LAYER metal9 = 0 um.
[04/22 19:31:17     37s] #Total wire length on LAYER metal10 = 0 um.
[04/22 19:31:17     37s] #Total number of vias = 8990
[04/22 19:31:17     37s] #Up-Via Summary (total 8990):
[04/22 19:31:17     37s] #           
[04/22 19:31:17     37s] #-----------------------
[04/22 19:31:17     37s] # metal1           4320
[04/22 19:31:17     37s] # metal2           3599
[04/22 19:31:17     37s] # metal3            975
[04/22 19:31:17     37s] # metal4             96
[04/22 19:31:17     37s] #-----------------------
[04/22 19:31:17     37s] #                  8990 
[04/22 19:31:17     37s] #
[04/22 19:31:17     37s] #Total number of DRC violations = 1
[04/22 19:31:17     37s] #Total number of overlapping instance violations = 1
[04/22 19:31:17     37s] #Total number of violations on LAYER metal1 = 1
[04/22 19:31:17     37s] #Total number of violations on LAYER metal2 = 0
[04/22 19:31:17     37s] #Total number of violations on LAYER metal3 = 0
[04/22 19:31:17     37s] #Total number of violations on LAYER metal4 = 0
[04/22 19:31:17     37s] #Total number of violations on LAYER metal5 = 0
[04/22 19:31:17     37s] #Total number of violations on LAYER metal6 = 0
[04/22 19:31:17     37s] #Total number of violations on LAYER metal7 = 0
[04/22 19:31:17     37s] #Total number of violations on LAYER metal8 = 0
[04/22 19:31:17     37s] #Total number of violations on LAYER metal9 = 0
[04/22 19:31:17     37s] #Total number of violations on LAYER metal10 = 0
[04/22 19:31:17     37s] ### max drc and si pitch = 5600 (  2.8000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 11200 (  5.6000 um)
[04/22 19:31:17     37s] #
[04/22 19:31:17     37s] #Start Post Route wire spreading..
[04/22 19:31:17     37s] ### max drc and si pitch = 5600 (  2.8000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 11200 (  5.6000 um)
[04/22 19:31:17     37s] #
[04/22 19:31:17     37s] #Start DRC checking..
[04/22 19:31:18     37s] #   number of violations = 1
[04/22 19:31:18     37s] #
[04/22 19:31:18     37s] #    By Layer and Type :
[04/22 19:31:18     37s] #	          Short   Totals
[04/22 19:31:18     37s] #	metal1        1        1
[04/22 19:31:18     37s] #	Totals        1        1
[04/22 19:31:18     37s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 630.59 (MB), peak = 721.51 (MB)
[04/22 19:31:18     37s] #CELL_VIEW PresentEnc,init has 1 DRC violations
[04/22 19:31:18     37s] #Total number of DRC violations = 1
[04/22 19:31:18     37s] #Total number of overlapping instance violations = 1
[04/22 19:31:18     37s] #Total number of violations on LAYER metal1 = 1
[04/22 19:31:18     37s] #Total number of violations on LAYER metal2 = 0
[04/22 19:31:18     37s] #Total number of violations on LAYER metal3 = 0
[04/22 19:31:18     37s] #Total number of violations on LAYER metal4 = 0
[04/22 19:31:18     37s] #Total number of violations on LAYER metal5 = 0
[04/22 19:31:18     37s] #Total number of violations on LAYER metal6 = 0
[04/22 19:31:18     37s] #Total number of violations on LAYER metal7 = 0
[04/22 19:31:18     37s] #Total number of violations on LAYER metal8 = 0
[04/22 19:31:18     37s] #Total number of violations on LAYER metal9 = 0
[04/22 19:31:18     37s] #Total number of violations on LAYER metal10 = 0
[04/22 19:31:18     37s] ### route signature (48) =  508513501
[04/22 19:31:18     37s] ### violation signature (47) =  258149193
[04/22 19:31:18     37s] #
[04/22 19:31:18     37s] #Start data preparation for wire spreading...
[04/22 19:31:18     37s] #
[04/22 19:31:18     37s] #Data preparation is done on Wed Apr 22 19:31:18 2020
[04/22 19:31:18     37s] #
[04/22 19:31:18     37s] #
[04/22 19:31:18     37s] #Start Post Route Wire Spread.
[04/22 19:31:18     37s] #Done with 631 horizontal wires in 1 hboxes and 545 vertical wires in 1 hboxes.
[04/22 19:31:18     37s] #Complete Post Route Wire Spread.
[04/22 19:31:18     37s] #
[04/22 19:31:18     37s] #Total wire length = 19872 um.
[04/22 19:31:18     37s] #Total half perimeter of net bounding box = 18108 um.
[04/22 19:31:18     37s] #Total wire length on LAYER metal1 = 418 um.
[04/22 19:31:18     37s] #Total wire length on LAYER metal2 = 7046 um.
[04/22 19:31:18     37s] #Total wire length on LAYER metal3 = 8465 um.
[04/22 19:31:18     37s] #Total wire length on LAYER metal4 = 3434 um.
[04/22 19:31:18     37s] #Total wire length on LAYER metal5 = 508 um.
[04/22 19:31:18     37s] #Total wire length on LAYER metal6 = 0 um.
[04/22 19:31:18     37s] #Total wire length on LAYER metal7 = 0 um.
[04/22 19:31:18     37s] #Total wire length on LAYER metal8 = 0 um.
[04/22 19:31:18     37s] #Total wire length on LAYER metal9 = 0 um.
[04/22 19:31:18     37s] #Total wire length on LAYER metal10 = 0 um.
[04/22 19:31:18     37s] #Total number of vias = 8990
[04/22 19:31:18     37s] #Up-Via Summary (total 8990):
[04/22 19:31:18     37s] #           
[04/22 19:31:18     37s] #-----------------------
[04/22 19:31:18     37s] # metal1           4320
[04/22 19:31:18     37s] # metal2           3599
[04/22 19:31:18     37s] # metal3            975
[04/22 19:31:18     37s] # metal4             96
[04/22 19:31:18     37s] #-----------------------
[04/22 19:31:18     37s] #                  8990 
[04/22 19:31:18     37s] #
[04/22 19:31:18     37s] ### route signature (51) = 1155760111
[04/22 19:31:18     37s] ### violation signature (50) =  258149193
[04/22 19:31:18     37s] ### max drc and si pitch = 5600 (  2.8000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 11200 (  5.6000 um)
[04/22 19:31:18     37s] #
[04/22 19:31:18     37s] #Start DRC checking..
[04/22 19:31:19     38s] #   number of violations = 1
[04/22 19:31:19     38s] #
[04/22 19:31:19     38s] #    By Layer and Type :
[04/22 19:31:19     38s] #	          Short   Totals
[04/22 19:31:19     38s] #	metal1        1        1
[04/22 19:31:19     38s] #	Totals        1        1
[04/22 19:31:19     38s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 628.64 (MB), peak = 721.51 (MB)
[04/22 19:31:19     38s] #CELL_VIEW PresentEnc,init has 1 DRC violations
[04/22 19:31:19     38s] #Total number of DRC violations = 1
[04/22 19:31:19     38s] #Total number of overlapping instance violations = 1
[04/22 19:31:19     38s] #Total number of violations on LAYER metal1 = 1
[04/22 19:31:19     38s] #Total number of violations on LAYER metal2 = 0
[04/22 19:31:19     38s] #Total number of violations on LAYER metal3 = 0
[04/22 19:31:19     38s] #Total number of violations on LAYER metal4 = 0
[04/22 19:31:19     38s] #Total number of violations on LAYER metal5 = 0
[04/22 19:31:19     38s] #Total number of violations on LAYER metal6 = 0
[04/22 19:31:19     38s] #Total number of violations on LAYER metal7 = 0
[04/22 19:31:19     38s] #Total number of violations on LAYER metal8 = 0
[04/22 19:31:19     38s] #Total number of violations on LAYER metal9 = 0
[04/22 19:31:19     38s] #Total number of violations on LAYER metal10 = 0
[04/22 19:31:19     38s] ### route signature (56) =   58639001
[04/22 19:31:19     38s] ### violation signature (55) =  258149193
[04/22 19:31:19     38s] #   number of violations = 1
[04/22 19:31:19     38s] #
[04/22 19:31:19     38s] #    By Layer and Type :
[04/22 19:31:19     38s] #	          Short   Totals
[04/22 19:31:19     38s] #	metal1        1        1
[04/22 19:31:19     38s] #	Totals        1        1
[04/22 19:31:19     38s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 578.88 (MB), peak = 721.51 (MB)
[04/22 19:31:19     38s] #CELL_VIEW PresentEnc,init has 1 DRC violations
[04/22 19:31:19     38s] #Total number of DRC violations = 1
[04/22 19:31:19     38s] #Total number of overlapping instance violations = 1
[04/22 19:31:19     38s] #Total number of violations on LAYER metal1 = 1
[04/22 19:31:19     38s] #Total number of violations on LAYER metal2 = 0
[04/22 19:31:19     38s] #Total number of violations on LAYER metal3 = 0
[04/22 19:31:19     38s] #Total number of violations on LAYER metal4 = 0
[04/22 19:31:19     38s] #Total number of violations on LAYER metal5 = 0
[04/22 19:31:19     38s] #Total number of violations on LAYER metal6 = 0
[04/22 19:31:19     38s] #Total number of violations on LAYER metal7 = 0
[04/22 19:31:19     38s] #Total number of violations on LAYER metal8 = 0
[04/22 19:31:19     38s] #Total number of violations on LAYER metal9 = 0
[04/22 19:31:19     38s] #Total number of violations on LAYER metal10 = 0
[04/22 19:31:19     38s] #Post Route wire spread is done.
[04/22 19:31:19     38s] #Total wire length = 19872 um.
[04/22 19:31:19     38s] #Total half perimeter of net bounding box = 18108 um.
[04/22 19:31:19     38s] #Total wire length on LAYER metal1 = 418 um.
[04/22 19:31:19     38s] #Total wire length on LAYER metal2 = 7046 um.
[04/22 19:31:19     38s] #Total wire length on LAYER metal3 = 8465 um.
[04/22 19:31:19     38s] #Total wire length on LAYER metal4 = 3434 um.
[04/22 19:31:19     38s] #Total wire length on LAYER metal5 = 508 um.
[04/22 19:31:19     38s] #Total wire length on LAYER metal6 = 0 um.
[04/22 19:31:19     38s] #Total wire length on LAYER metal7 = 0 um.
[04/22 19:31:19     38s] #Total wire length on LAYER metal8 = 0 um.
[04/22 19:31:19     38s] #Total wire length on LAYER metal9 = 0 um.
[04/22 19:31:19     38s] #Total wire length on LAYER metal10 = 0 um.
[04/22 19:31:19     38s] #Total number of vias = 8990
[04/22 19:31:19     38s] #Up-Via Summary (total 8990):
[04/22 19:31:19     38s] #           
[04/22 19:31:19     38s] #-----------------------
[04/22 19:31:19     38s] # metal1           4320
[04/22 19:31:19     38s] # metal2           3599
[04/22 19:31:19     38s] # metal3            975
[04/22 19:31:19     38s] # metal4             96
[04/22 19:31:19     38s] #-----------------------
[04/22 19:31:19     38s] #                  8990 
[04/22 19:31:19     38s] #
[04/22 19:31:19     38s] ### route signature (58) =   58639001
[04/22 19:31:19     38s] ### violation signature (57) =  258149193
[04/22 19:31:19     38s] #detailRoute Statistics:
[04/22 19:31:19     38s] #Cpu time = 00:00:19
[04/22 19:31:19     38s] #Elapsed time = 00:00:19
[04/22 19:31:19     38s] #Increased memory = 4.07 (MB)
[04/22 19:31:19     38s] #Total memory = 576.76 (MB)
[04/22 19:31:19     38s] #Peak memory = 721.51 (MB)
[04/22 19:31:19     38s] ### export route signature (59) =   58639001
[04/22 19:31:19     38s] ### export violation signature (58) =  258149193
[04/22 19:31:19     38s] #
[04/22 19:31:19     38s] #globalDetailRoute statistics:
[04/22 19:31:19     38s] #Cpu time = 00:00:21
[04/22 19:31:19     38s] #Elapsed time = 00:00:21
[04/22 19:31:19     38s] #Increased memory = 36.37 (MB)
[04/22 19:31:19     38s] #Total memory = 586.61 (MB)
[04/22 19:31:19     38s] #Peak memory = 721.51 (MB)
[04/22 19:31:19     38s] #Number of warnings = 83
[04/22 19:31:19     38s] #Total number of warnings = 85
[04/22 19:31:19     38s] #Number of fails = 0
[04/22 19:31:19     38s] #Total number of fails = 0
[04/22 19:31:19     38s] #Complete globalDetailRoute on Wed Apr 22 19:31:19 2020
[04/22 19:31:19     38s] #
[04/22 19:31:19     38s] % End globalDetailRoute (date=04/22 19:31:19, total cpu=0:00:20.8, real=0:00:21.0, peak res=721.5M, current mem=721.5M)
[04/22 19:31:19     38s] #routeDesign: cpu time = 00:00:21, elapsed time = 00:00:21, memory = 586.65 (MB), peak = 721.51 (MB)
[04/22 19:31:19     38s] 
[04/22 19:31:19     38s] *** Summary of all messages that are not suppressed in this session:
[04/22 19:31:19     38s] Severity  ID               Count  Summary                                  
[04/22 19:31:19     38s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[04/22 19:31:19     38s] WARNING   IMPEXT-2882          8  Unable to find the resistance for via '%...
[04/22 19:31:19     38s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[04/22 19:31:19     38s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[04/22 19:31:19     38s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[04/22 19:31:19     38s] WARNING   IMPESI-3014         54  The RC network is incomplete for net %s....
[04/22 19:31:19     38s] *** Message Summary: 66 warning(s), 0 error(s)
[04/22 19:31:19     38s] 
[04/22 19:31:19     38s] ### 
[04/22 19:31:19     38s] ###   Scalability Statistics
[04/22 19:31:19     38s] ### 
[04/22 19:31:19     38s] ### --------------------------------+----------------+----------------+----------------+
[04/22 19:31:19     38s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[04/22 19:31:19     38s] ### --------------------------------+----------------+----------------+----------------+
[04/22 19:31:19     38s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[04/22 19:31:19     38s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[04/22 19:31:19     38s] ###   Timing Data Generation        |        00:00:01|        00:00:01|             0.9|
[04/22 19:31:19     38s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[04/22 19:31:19     38s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[04/22 19:31:19     38s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[04/22 19:31:19     38s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[04/22 19:31:19     38s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[04/22 19:31:19     38s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[04/22 19:31:19     38s] ###   Detail Routing                |        00:00:17|        00:00:17|             1.0|
[04/22 19:31:19     38s] ###   Entire Command                |        00:00:21|        00:00:21|             1.0|
[04/22 19:31:19     38s] ### --------------------------------+----------------+----------------+----------------+
[04/22 19:31:19     38s] ### 
[04/22 19:31:19     38s] #% End routeDesign (date=04/22 19:31:19, total cpu=0:00:20.9, real=0:00:21.0, peak res=721.5M, current mem=586.7M)
[04/22 19:31:19     38s] <CMD> assignPtnPin
[04/22 19:31:19     38s] #% Begin assignPtnPin (date=04/22 19:31:19, mem=586.7M)
[04/22 19:31:19     38s] Starting pin assignment...
[04/22 19:31:19     38s] The design is trial routed. Using routing cross-point as seed point for pin assignment.
[04/22 19:31:19     38s] 
[04/22 19:31:19     38s] There are 159 ptnToPtn 2-pin nets in the design.
[04/22 19:31:19     38s] There are 159 non-neighbor ptnToPtn 2-pin nets.
[04/22 19:31:19     38s] 
[04/22 19:31:19     38s] There are 281 topToPtn 2-pin nets in the design.
[04/22 19:31:19     38s] There are 122 unaligned topToPtn 2-pin nets.
[04/22 19:31:19     38s] There are 15 layer mismatch topToPtn 2-pin nets.
[04/22 19:31:19     38s] There are 144 non-neighbor topToPtn 2-pin nets.
[04/22 19:31:19     38s] 
[04/22 19:31:19     38s] There are 440 total 2-pin nets in the design.
[04/22 19:31:19     38s] There are 122 unaligned total 2-pin nets.
[04/22 19:31:19     38s] There are 15 layer mismatch total 2-pin nets.
[04/22 19:31:19     38s] There are 303 non-neighbor total 2-pin nets.
[04/22 19:31:19     38s] 
[04/22 19:31:19     38s] Completed pin assignment.
[04/22 19:31:19     38s] #% End assignPtnPin (date=04/22 19:31:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=592.5M, current mem=592.5M)
[04/22 19:31:19     38s] <CMD> setBudgetingMode -mergeClones true
[04/22 19:31:19     38s] <CMD> deriveTimingBudget -justify -ptn Present_Enc
[04/22 19:31:19     38s] #% Begin deriveTimingBudget (date=04/22 19:31:19, mem=592.5M)
[04/22 19:31:19     38s] This command "deriveTimingBudget -justify -ptn Present_Enc" required an extra checkout of license invs_hier.
[04/22 19:31:19     38s] Additional license(s) checked out: 1 'Innovus_Hier_Opt' license(s)
[04/22 19:31:19     38s] **ERROR: (IMPTB-87):	Cannot find the partition Present_Enc
#% End deriveTimingBudget (date=04/22 19:31:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=593.2M, current mem=593.2M)
[04/22 19:31:19     38s] 0
[04/22 19:32:36     39s] 
[04/22 19:32:36     39s] *** Memory Usage v#1 (Current mem = 858.945M, initial mem = 187.902M) ***
[04/22 19:32:36     39s] 
[04/22 19:32:36     39s] *** Summary of all messages that are not suppressed in this session:
[04/22 19:32:36     39s] Severity  ID               Count  Summary                                  
[04/22 19:32:36     39s] WARNING   IMPLF-155            1  ViaRule only supports routing/cut layer,...
[04/22 19:32:36     39s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[04/22 19:32:36     39s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[04/22 19:32:36     39s] WARNING   IMPEXT-2766         10  The sheet resistance for layer %s is not...
[04/22 19:32:36     39s] WARNING   IMPEXT-2773         10  The via resistance between layers %s and...
[04/22 19:32:36     39s] WARNING   IMPEXT-2882          8  Unable to find the resistance for via '%...
[04/22 19:32:36     39s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[04/22 19:32:36     39s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[04/22 19:32:36     39s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[04/22 19:32:36     39s] WARNING   IMPVL-159           62  Pin '%s' of cell '%s' is defined in LEF ...
[04/22 19:32:36     39s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[04/22 19:32:36     39s] WARNING   IMPESI-3014         54  The RC network is incomplete for net %s....
[04/22 19:32:36     39s] ERROR     IMPTB-87             1  Cannot find the partition %s             
[04/22 19:32:36     39s] WARNING   IMPSP-266          722  Constraint box too small for instance '%...
[04/22 19:32:36     39s] WARNING   IMPSP-9517           1  Partitions detected, skip scanReorder.   
[04/22 19:32:36     39s] ERROR     IMPSP-2021           1  Could not legalize <%d> instances in the...
[04/22 19:32:36     39s] WARNING   IMPSP-2040          38  Within search radius %.3f um from center...
[04/22 19:32:36     39s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[04/22 19:32:36     39s] *** Message Summary: 932 warning(s), 2 error(s)
[04/22 19:32:36     39s] 
[04/22 19:32:36     39s] --- Ending "Innovus" (totcpu=0:00:39.0, real=0:02:09, mem=858.9M) ---
