Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Thu Jun 30 15:24:57 2016
| Host         : DESKTOP-4KPN332 running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -file ./project_2_1024.rpt
| Design       : PRIORITY_ENCODER_SYNTH_TEST
| Device       : 7z010clg400-1
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+---------------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
|             Instance            |      Module      | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+---------------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
| PRIORITY_ENCODER_SYNTH_TEST     |            (top) |       1871 |       1871 |       0 |    0 | 2050 |      0 |      0 |            0 |
|   (PRIORITY_ENCODER_SYNTH_TEST) |            (top) |          1 |          1 |       0 |    0 | 1025 |      0 |      0 |            0 |
|   U                             | PRIORITY_ENCODER |       1870 |       1870 |       0 |    0 | 1025 |      0 |      0 |            0 |
+---------------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Thu Jun 30 15:25:08 2016
| Host         : DESKTOP-4KPN332 running 64-bit major release  (build 9200)
| Command      : report_timing -setup -file ./project_2_1024.rpt -append
| Design       : PRIORITY_ENCODER_SYNTH_TEST
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.356ns  (required time - arrival time)
  Source:                 I_REG_reg[301]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U/MODE_2.Q_reg[897]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.393ns  (logic 1.770ns (21.090%)  route 6.623ns (78.910%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.377ns = ( 14.377 - 10.000 ) 
    Source Clock Delay      (SCD):    4.967ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        1.744     4.967    CLK_IBUF_BUFG
    SLICE_X36Y16         FDCE                                         r  I_REG_reg[301]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDCE (Prop_fdce_C_Q)         0.419     5.386 f  I_REG_reg[301]/Q
                         net (fo=5, routed)           0.946     6.332    U/Q[301]
    SLICE_X35Y16         LUT2 (Prop_lut2_I1_O)        0.327     6.659 f  U/MODE_2.Q[303]_i_5/O
                         net (fo=2, routed)           0.826     7.486    U/MODE_2.Q[303]_i_5_n_0
    SLICE_X35Y16         LUT6 (Prop_lut6_I3_O)        0.332     7.818 f  U/MODE_2.Q[319]_i_6/O
                         net (fo=2, routed)           0.817     8.635    U/MODE_2.Q[319]_i_6_n_0
    SLICE_X33Y16         LUT6 (Prop_lut6_I0_O)        0.124     8.759 f  U/MODE_2.Q[387]_i_3/O
                         net (fo=6, routed)           1.026     9.785    U/MODE_2.Q[387]_i_3_n_0
    SLICE_X25Y20         LUT4 (Prop_lut4_I3_O)        0.118     9.903 f  U/MODE_2.Q[957]_i_5/O
                         net (fo=19, routed)          1.236    11.138    U/MODE_2.Q[957]_i_5_n_0
    SLICE_X25Y27         LUT6 (Prop_lut6_I1_O)        0.326    11.464 f  U/MODE_2.Q[957]_i_4/O
                         net (fo=62, routed)          1.202    12.667    U/MODE_2.Q[957]_i_4_n_0
    SLICE_X26Y36         LUT3 (Prop_lut3_I2_O)        0.124    12.791 r  U/MODE_2.Q[897]_i_1/O
                         net (fo=1, routed)           0.569    13.360    U/result305_out
    SLICE_X27Y36         FDCE                                         r  U/MODE_2.Q_reg[897]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912    10.912 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.792    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.883 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        1.494    14.377    U/CLK
    SLICE_X27Y36         FDCE                                         r  U/MODE_2.Q_reg[897]/C
                         clock pessimism              0.455    14.832    
                         clock uncertainty           -0.035    14.797    
    SLICE_X27Y36         FDCE (Setup_fdce_C_D)       -0.081    14.716    U/MODE_2.Q_reg[897]
  -------------------------------------------------------------------
                         required time                         14.716    
                         arrival time                         -13.360    
  -------------------------------------------------------------------
                         slack                                  1.356    




