{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1431805414360 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1431805414360 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 16 16:43:34 2015 " "Processing started: Sat May 16 16:43:34 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1431805414360 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1431805414360 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off chave -c chave " "Command: quartus_map --read_settings_files=on --write_settings_files=off chave -c chave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1431805414360 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1431805415292 ""}
{ "Warning" "WSGN_SEARCH_FILE" "chave.vhd 2 1 " "Using design file chave.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 chave-chave_behav " "Found design unit 1: chave-chave_behav" {  } { { "chave.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/Memórias RAM e ROM/RAM/Projeto/chave.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431805416540 ""} { "Info" "ISGN_ENTITY_NAME" "1 chave " "Found entity 1: chave" {  } { { "chave.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/Memórias RAM e ROM/RAM/Projeto/chave.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431805416540 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1431805416540 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "chave " "Elaborating entity \"chave\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1431805416587 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "output chave.vhd(17) " "VHDL Signal Declaration warning at chave.vhd(17): used implicit default value for signal \"output\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "chave.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/Memórias RAM e ROM/RAM/Projeto/chave.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1431805416587 "|chave"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sig_ram_clock chave.vhd(41) " "VHDL Signal Declaration warning at chave.vhd(41): used implicit default value for signal \"sig_ram_clock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "chave.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/Memórias RAM e ROM/RAM/Projeto/chave.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1431805416587 "|chave"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_ram_dataout chave.vhd(45) " "Verilog HDL or VHDL warning at chave.vhd(45): object \"sig_ram_dataout\" assigned a value but never read" {  } { { "chave.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/Memórias RAM e ROM/RAM/Projeto/chave.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1431805416587 "|chave"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sig_ram_datain chave.vhd(74) " "VHDL Process Statement warning at chave.vhd(74): inferring latch(es) for signal or variable \"sig_ram_datain\", which holds its previous value in one or more paths through the process" {  } { { "chave.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/Memórias RAM e ROM/RAM/Projeto/chave.vhd" 74 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1431805416587 "|chave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_ram_datain\[0\] chave.vhd(74) " "Inferred latch for \"sig_ram_datain\[0\]\" at chave.vhd(74)" {  } { { "chave.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/Memórias RAM e ROM/RAM/Projeto/chave.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431805416587 "|chave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_ram_datain\[1\] chave.vhd(74) " "Inferred latch for \"sig_ram_datain\[1\]\" at chave.vhd(74)" {  } { { "chave.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/Memórias RAM e ROM/RAM/Projeto/chave.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431805416587 "|chave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_ram_datain\[2\] chave.vhd(74) " "Inferred latch for \"sig_ram_datain\[2\]\" at chave.vhd(74)" {  } { { "chave.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/Memórias RAM e ROM/RAM/Projeto/chave.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431805416587 "|chave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_ram_datain\[3\] chave.vhd(74) " "Inferred latch for \"sig_ram_datain\[3\]\" at chave.vhd(74)" {  } { { "chave.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/Memórias RAM e ROM/RAM/Projeto/chave.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431805416587 "|chave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_ram_datain\[4\] chave.vhd(74) " "Inferred latch for \"sig_ram_datain\[4\]\" at chave.vhd(74)" {  } { { "chave.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/Memórias RAM e ROM/RAM/Projeto/chave.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431805416587 "|chave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_ram_datain\[5\] chave.vhd(74) " "Inferred latch for \"sig_ram_datain\[5\]\" at chave.vhd(74)" {  } { { "chave.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/Memórias RAM e ROM/RAM/Projeto/chave.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431805416587 "|chave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_ram_datain\[6\] chave.vhd(74) " "Inferred latch for \"sig_ram_datain\[6\]\" at chave.vhd(74)" {  } { { "chave.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/Memórias RAM e ROM/RAM/Projeto/chave.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431805416587 "|chave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_ram_datain\[7\] chave.vhd(74) " "Inferred latch for \"sig_ram_datain\[7\]\" at chave.vhd(74)" {  } { { "chave.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/Memórias RAM e ROM/RAM/Projeto/chave.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431805416587 "|chave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_ram_datain\[8\] chave.vhd(74) " "Inferred latch for \"sig_ram_datain\[8\]\" at chave.vhd(74)" {  } { { "chave.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/Memórias RAM e ROM/RAM/Projeto/chave.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431805416587 "|chave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_ram_datain\[9\] chave.vhd(74) " "Inferred latch for \"sig_ram_datain\[9\]\" at chave.vhd(74)" {  } { { "chave.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/Memórias RAM e ROM/RAM/Projeto/chave.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431805416587 "|chave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_ram_datain\[10\] chave.vhd(74) " "Inferred latch for \"sig_ram_datain\[10\]\" at chave.vhd(74)" {  } { { "chave.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/Memórias RAM e ROM/RAM/Projeto/chave.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431805416587 "|chave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_ram_datain\[11\] chave.vhd(74) " "Inferred latch for \"sig_ram_datain\[11\]\" at chave.vhd(74)" {  } { { "chave.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/Memórias RAM e ROM/RAM/Projeto/chave.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431805416587 "|chave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_ram_datain\[12\] chave.vhd(74) " "Inferred latch for \"sig_ram_datain\[12\]\" at chave.vhd(74)" {  } { { "chave.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/Memórias RAM e ROM/RAM/Projeto/chave.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431805416587 "|chave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_ram_datain\[13\] chave.vhd(74) " "Inferred latch for \"sig_ram_datain\[13\]\" at chave.vhd(74)" {  } { { "chave.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/Memórias RAM e ROM/RAM/Projeto/chave.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431805416587 "|chave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_ram_datain\[14\] chave.vhd(74) " "Inferred latch for \"sig_ram_datain\[14\]\" at chave.vhd(74)" {  } { { "chave.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/Memórias RAM e ROM/RAM/Projeto/chave.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431805416587 "|chave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_ram_datain\[15\] chave.vhd(74) " "Inferred latch for \"sig_ram_datain\[15\]\" at chave.vhd(74)" {  } { { "chave.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/Memórias RAM e ROM/RAM/Projeto/chave.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431805416587 "|chave"}
{ "Warning" "WSGN_SEARCH_FILE" "ram.vhd 2 1 " "Using design file ram.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-ram_arch " "Found design unit 1: ram-ram_arch" {  } { { "ram.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/Memórias RAM e ROM/RAM/Projeto/ram.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431805416837 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/Memórias RAM e ROM/RAM/Projeto/ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431805416837 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1431805416837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:map_Ram " "Elaborating entity \"ram\" for hierarchy \"ram:map_Ram\"" {  } { { "chave.vhd" "map_Ram" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/Memórias RAM e ROM/RAM/Projeto/chave.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431805416852 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output GND " "Pin \"output\" is stuck at GND" {  } { { "chave.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/Memórias RAM e ROM/RAM/Projeto/chave.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1431805418038 "|chave|output"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1431805418038 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1431805418054 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1431805418475 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431805418475 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input " "No output dependent on input pin \"input\"" {  } { { "chave.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/Memórias RAM e ROM/RAM/Projeto/chave.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431805418631 "|chave|input"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "chave.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/Memórias RAM e ROM/RAM/Projeto/chave.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431805418631 "|chave|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "chave.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/Memórias RAM e ROM/RAM/Projeto/chave.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431805418631 "|chave|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1431805418631 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4 " "Implemented 4 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1431805418631 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1431805418631 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1431805418631 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "389 " "Peak virtual memory: 389 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1431805418818 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 16 16:43:38 2015 " "Processing ended: Sat May 16 16:43:38 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1431805418818 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1431805418818 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1431805418818 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1431805418818 ""}
