#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Wed May 17 17:44:23 2023
# Process ID: 6536
# Current directory: D:/Git/cuhk-ceng3430/Project/ceng3430_proj_renderer3d
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19236 D:\Git\cuhk-ceng3430\Project\ceng3430_proj_renderer3d\ceng3430_proj_renderer3d.xpr
# Log file: D:/Git/cuhk-ceng3430/Project/ceng3430_proj_renderer3d/vivado.log
# Journal file: D:/Git/cuhk-ceng3430/Project/ceng3430_proj_renderer3d\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Git/cuhk-ceng3430/Project/ceng3430_proj_renderer3d/ceng3430_proj_renderer3d.xpr
create_peripheral xilinx.com user object_renderer_controller 1.0 -dir D:/Git/cuhk-ceng3430/Project/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:object_renderer_controller:1.0]
set_property VALUE 128 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core xilinx.com:user:object_renderer_controller:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:object_renderer_controller:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:object_renderer_controller:1.0]
set_property  ip_repo_paths  D:/Git/cuhk-ceng3430/Project/ip_repo/object_renderer_controller_1.0 [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_object_renderer_controller_v1_0 -directory D:/Git/cuhk-ceng3430/Project/ip_repo d:/Git/cuhk-ceng3430/Project/ip_repo/object_renderer_controller_1.0/component.xml
current_project ceng3430_proj_renderer3d
current_project edit_object_renderer_controller_v1_0
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/Git/cuhk-ceng3430/Project/ip_repo/object_renderer_controller_1.0
create_bd_design "design_1"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
validate_bd_design
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property is_enabled false [get_files  D:/Git/cuhk-ceng3430/Project/srcs/vga/vga_controller.vhd]
reset_run synth_1
set_property is_enabled false [get_files  D:/Git/cuhk-ceng3430/Project/srcs/renderer3D.vhd]
make_wrapper -files [get_files D:/Git/cuhk-ceng3430/Project/ceng3430_proj_renderer3d/ceng3430_proj_renderer3d.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse D:/Git/cuhk-ceng3430/Project/ceng3430_proj_renderer3d/ceng3430_proj_renderer3d.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
file mkdir D:/Git/cuhk-ceng3430/Project/ceng3430_proj_renderer3d/ceng3430_proj_renderer3d.sdk
file copy -force D:/Git/cuhk-ceng3430/Project/ceng3430_proj_renderer3d/ceng3430_proj_renderer3d.runs/impl_1/design_1_wrapper.sysdef D:/Git/cuhk-ceng3430/Project/ceng3430_proj_renderer3d/ceng3430_proj_renderer3d.sdk/design_1_wrapper.hdf

launch_sdk -workspace D:/Git/cuhk-ceng3430/Project/ceng3430_proj_renderer3d/ceng3430_proj_renderer3d.sdk -hwspec D:/Git/cuhk-ceng3430/Project/ceng3430_proj_renderer3d/ceng3430_proj_renderer3d.sdk/design_1_wrapper.hdf
file copy -force D:/Git/cuhk-ceng3430/Project/ceng3430_proj_renderer3d/ceng3430_proj_renderer3d.runs/impl_1/design_1_wrapper.sysdef D:/Git/cuhk-ceng3430/Project/ceng3430_proj_renderer3d/ceng3430_proj_renderer3d.sdk/design_1_wrapper.hdf

remove_files  D:/Git/cuhk-ceng3430/Project/ceng3430_proj_renderer3d/ceng3430_proj_renderer3d.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
remove_files  D:/Git/cuhk-ceng3430/Project/ceng3430_proj_renderer3d/ceng3430_proj_renderer3d.srcs/sources_1/bd/design_1/design_1.bd
file delete -force D:/Git/cuhk-ceng3430/Project/ceng3430_proj_renderer3d/ceng3430_proj_renderer3d.srcs/sources_1/bd/design_1
