# 1 "arch/arm/boot/dts/sun8i-h3-bananapi-m2-plus.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/sun8i-h3-bananapi-m2-plus.dts"
# 43 "arch/arm/boot/dts/sun8i-h3-bananapi-m2-plus.dts"
/dts-v1/;
# 1 "arch/arm/boot/dts/sun8i-h3.dtsi" 1
# 43 "arch/arm/boot/dts/sun8i-h3.dtsi"
# 1 "arch/arm/boot/dts/skeleton.dtsi" 1
# 11 "arch/arm/boot/dts/skeleton.dtsi"
/ {
 #address-cells = <1>;
 #size-cells = <1>;
 chosen { };
 aliases { };
 memory { device_type = "memory"; reg = <0 0>; };
};
# 44 "arch/arm/boot/dts/sun8i-h3.dtsi" 2

# 1 "./arch/arm/boot/dts/include/dt-bindings/clock/sun8i-h3-ccu.h" 1
# 46 "arch/arm/boot/dts/sun8i-h3.dtsi" 2
# 1 "./arch/arm/boot/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 1







# 1 "./arch/arm/boot/dts/include/dt-bindings/interrupt-controller/irq.h" 1
# 9 "./arch/arm/boot/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 2
# 47 "arch/arm/boot/dts/sun8i-h3.dtsi" 2
# 1 "./arch/arm/boot/dts/include/dt-bindings/pinctrl/sun4i-a10.h" 1
# 48 "arch/arm/boot/dts/sun8i-h3.dtsi" 2
# 1 "./arch/arm/boot/dts/include/dt-bindings/reset/sun8i-h3-ccu.h" 1
# 49 "arch/arm/boot/dts/sun8i-h3.dtsi" 2

/ {
 interrupt-parent = <&gic>;

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu@0 {
   compatible = "arm,cortex-a7";
   device_type = "cpu";
   reg = <0>;
  };

  cpu@1 {
   compatible = "arm,cortex-a7";
   device_type = "cpu";
   reg = <1>;
  };

  cpu@2 {
   compatible = "arm,cortex-a7";
   device_type = "cpu";
   reg = <2>;
  };

  cpu@3 {
   compatible = "arm,cortex-a7";
   device_type = "cpu";
   reg = <3>;
  };
 };

 timer {
  compatible = "arm,armv7-timer";
  interrupts = <1 13 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 14 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 11 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 10 ((((1 << (4)) - 1) << 8) | 8)>;
 };

 clocks {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  osc24M: osc24M_clk {
   #clock-cells = <0>;
   compatible = "fixed-clock";
   clock-frequency = <24000000>;
   clock-output-names = "osc24M";
  };

  osc32k: osc32k_clk {
   #clock-cells = <0>;
   compatible = "fixed-clock";
   clock-frequency = <32768>;
   clock-output-names = "osc32k";
  };

  apb0: apb0_clk {
   compatible = "fixed-factor-clock";
   #clock-cells = <0>;
   clock-div = <1>;
   clock-mult = <1>;
   clocks = <&osc24M>;
   clock-output-names = "apb0";
  };

  apb0_gates: clk@01f01428 {
   compatible = "allwinner,sun8i-h3-apb0-gates-clk",
         "allwinner,sun4i-a10-gates-clk";
   reg = <0x01f01428 0x4>;
   #clock-cells = <1>;
   clocks = <&apb0>;
   clock-indices = <0>, <1>;
   clock-output-names = "apb0_pio", "apb0_ir";
  };

  ir_clk: ir_clk@01f01454 {
   compatible = "allwinner,sun4i-a10-mod0-clk";
   reg = <0x01f01454 0x4>;
   #clock-cells = <0>;
   clocks = <&osc32k>, <&osc24M>;
   clock-output-names = "ir";
  };
 };

 soc {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  dma: dma-controller@01c02000 {
   compatible = "allwinner,sun8i-h3-dma";
   reg = <0x01c02000 0x1000>;
   interrupts = <0 50 4>;
   clocks = <&ccu 21>;
   resets = <&ccu 6>;
   #dma-cells = <1>;
  };

  mmc0: mmc@01c0f000 {
   compatible = "allwinner,sun7i-a20-mmc";
   reg = <0x01c0f000 0x1000>;
   clocks = <&ccu 22>,
     <&ccu 71>,
     <&ccu 73>,
     <&ccu 72>;
   clock-names = "ahb",
          "mmc",
          "output",
          "sample";
   resets = <&ccu 7>;
   reset-names = "ahb";
   interrupts = <0 60 4>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  mmc1: mmc@01c10000 {
   compatible = "allwinner,sun7i-a20-mmc";
   reg = <0x01c10000 0x1000>;
   clocks = <&ccu 23>,
     <&ccu 74>,
     <&ccu 76>,
     <&ccu 75>;
   clock-names = "ahb",
          "mmc",
          "output",
          "sample";
   resets = <&ccu 8>;
   reset-names = "ahb";
   interrupts = <0 61 4>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  mmc2: mmc@01c11000 {
   compatible = "allwinner,sun7i-a20-mmc";
   reg = <0x01c11000 0x1000>;
   clocks = <&ccu 24>,
     <&ccu 77>,
     <&ccu 79>,
     <&ccu 78>;
   clock-names = "ahb",
          "mmc",
          "output",
          "sample";
   resets = <&ccu 9>;
   reset-names = "ahb";
   interrupts = <0 62 4>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  usbphy: phy@01c19400 {
   compatible = "allwinner,sun8i-h3-usb-phy";
   reg = <0x01c19400 0x2c>,
         <0x01c1a800 0x4>,
         <0x01c1b800 0x4>,
         <0x01c1c800 0x4>,
         <0x01c1d800 0x4>;
   reg-names = "phy_ctrl",
        "pmu0",
        "pmu1",
        "pmu2",
        "pmu3";
   clocks = <&ccu 88>,
     <&ccu 89>,
     <&ccu 90>,
     <&ccu 91>;
   clock-names = "usb0_phy",
          "usb1_phy",
          "usb2_phy",
          "usb3_phy";
   resets = <&ccu 0>,
     <&ccu 1>,
     <&ccu 2>,
     <&ccu 3>;
   reset-names = "usb0_reset",
          "usb1_reset",
          "usb2_reset",
          "usb3_reset";
   status = "disabled";
   #phy-cells = <1>;
  };

  ehci1: usb@01c1b000 {
   compatible = "allwinner,sun8i-h3-ehci", "generic-ehci";
   reg = <0x01c1b000 0x100>;
   interrupts = <0 74 4>;
   clocks = <&ccu 34>, <&ccu 38>;
   resets = <&ccu 19>, <&ccu 23>;
   phys = <&usbphy 1>;
   phy-names = "usb";
   status = "disabled";
  };

  ohci1: usb@01c1b400 {
   compatible = "allwinner,sun8i-h3-ohci", "generic-ohci";
   reg = <0x01c1b400 0x100>;
   interrupts = <0 75 4>;
   clocks = <&ccu 34>, <&ccu 38>,
     <&ccu 93>;
   resets = <&ccu 19>, <&ccu 23>;
   phys = <&usbphy 1>;
   phy-names = "usb";
   status = "disabled";
  };

  ehci2: usb@01c1c000 {
   compatible = "allwinner,sun8i-h3-ehci", "generic-ehci";
   reg = <0x01c1c000 0x100>;
   interrupts = <0 76 4>;
   clocks = <&ccu 35>, <&ccu 39>;
   resets = <&ccu 20>, <&ccu 24>;
   phys = <&usbphy 2>;
   phy-names = "usb";
   status = "disabled";
  };

  ohci2: usb@01c1c400 {
   compatible = "allwinner,sun8i-h3-ohci", "generic-ohci";
   reg = <0x01c1c400 0x100>;
   interrupts = <0 77 4>;
   clocks = <&ccu 35>, <&ccu 39>,
     <&ccu 94>;
   resets = <&ccu 20>, <&ccu 24>;
   phys = <&usbphy 2>;
   phy-names = "usb";
   status = "disabled";
  };

  ehci3: usb@01c1d000 {
   compatible = "allwinner,sun8i-h3-ehci", "generic-ehci";
   reg = <0x01c1d000 0x100>;
   interrupts = <0 78 4>;
   clocks = <&ccu 36>, <&ccu 40>;
   resets = <&ccu 21>, <&ccu 25>;
   phys = <&usbphy 3>;
   phy-names = "usb";
   status = "disabled";
  };

  ohci3: usb@01c1d400 {
   compatible = "allwinner,sun8i-h3-ohci", "generic-ohci";
   reg = <0x01c1d400 0x100>;
   interrupts = <0 79 4>;
   clocks = <&ccu 36>, <&ccu 40>,
     <&ccu 95>;
   resets = <&ccu 21>, <&ccu 25>;
   phys = <&usbphy 3>;
   phy-names = "usb";
   status = "disabled";
  };

  ccu: clock@01c20000 {
   compatible = "allwinner,sun8i-h3-ccu";
   reg = <0x01c20000 0x400>;
   clocks = <&osc24M>, <&osc32k>;
   clock-names = "hosc", "losc";
   #clock-cells = <1>;
   #reset-cells = <1>;
  };

  pio: pinctrl@01c20800 {
   compatible = "allwinner,sun8i-h3-pinctrl";
   reg = <0x01c20800 0x400>;
   interrupts = <0 11 4>,
         <0 17 4>;
   clocks = <&ccu 54>, <&osc24M>, <&osc32k>;
   clock-names = "apb", "hosc", "losc";
   gpio-controller;
   #gpio-cells = <3>;
   interrupt-controller;
   #interrupt-cells = <3>;

   i2c0_pins: i2c0 {
    allwinner,pins = "PA11", "PA12";
    allwinner,function = "i2c0";
    allwinner,drive = <0>;
    allwinner,pull = <0>;
   };

   i2c1_pins: i2c1 {
    allwinner,pins = "PA18", "PA19";
    allwinner,function = "i2c1";
    allwinner,drive = <0>;
    allwinner,pull = <0>;
   };

   i2c2_pins: i2c2 {
    allwinner,pins = "PE12", "PE13";
    allwinner,function = "i2c2";
    allwinner,drive = <0>;
    allwinner,pull = <0>;
   };

   mmc0_pins_a: mmc0@0 {
    allwinner,pins = "PF0", "PF1", "PF2", "PF3",
       "PF4", "PF5";
    allwinner,function = "mmc0";
    allwinner,drive = <2>;
    allwinner,pull = <0>;
   };

   mmc0_cd_pin: mmc0_cd_pin@0 {
    allwinner,pins = "PF6";
    allwinner,function = "gpio_in";
    allwinner,drive = <0>;
    allwinner,pull = <1>;
   };

   mmc1_pins_a: mmc1@0 {
    allwinner,pins = "PG0", "PG1", "PG2", "PG3",
       "PG4", "PG5";
    allwinner,function = "mmc1";
    allwinner,drive = <2>;
    allwinner,pull = <0>;
   };

   mmc2_8bit_pins: mmc2_8bit {
    allwinner,pins = "PC5", "PC6", "PC8",
       "PC9", "PC10", "PC11",
       "PC12", "PC13", "PC14",
       "PC15", "PC16";
    allwinner,function = "mmc2";
    allwinner,drive = <2>;
    allwinner,pull = <0>;
   };

   spi0_pins: spi0 {
    allwinner,pins = "PC0", "PC1", "PC2", "PC3";
    allwinner,function = "spi0";
    allwinner,drive = <0>;
    allwinner,pull = <0>;
   };

   spi1_pins: spi1 {
    allwinner,pins = "PA15", "PA16", "PA14", "PA13";
    allwinner,function = "spi1";
    allwinner,drive = <0>;
    allwinner,pull = <0>;
   };

   uart0_pins_a: uart0@0 {
    allwinner,pins = "PA4", "PA5";
    allwinner,function = "uart0";
    allwinner,drive = <0>;
    allwinner,pull = <0>;
   };

   uart1_pins: uart1 {
    allwinner,pins = "PG6", "PG7";
    allwinner,function = "uart1";
    allwinner,drive = <0>;
    allwinner,pull = <0>;
   };

   uart1_rts_cts_pins: uart1_rts_cts {
    allwinner,pins = "PG8", "PG9";
    allwinner,function = "uart1";
    allwinner,drive = <0>;
    allwinner,pull = <0>;
   };

   uart2_pins: uart2 {
    allwinner,pins = "PA0", "PA1";
    allwinner,function = "uart2";
    allwinner,drive = <0>;
    allwinner,pull = <0>;
   };

   uart3_pins: uart3 {
    allwinner,pins = "PA13", "PA14";
    allwinner,function = "uart3";
    allwinner,drive = <0>;
    allwinner,pull = <0>;
   };
  };

  timer@01c20c00 {
   compatible = "allwinner,sun4i-a10-timer";
   reg = <0x01c20c00 0xa0>;
   interrupts = <0 18 4>,
         <0 19 4>;
   clocks = <&osc24M>;
  };

  spi0: spi@01c68000 {
   compatible = "allwinner,sun8i-h3-spi";
   reg = <0x01c68000 0x1000>;
   interrupts = <0 65 4>;
   clocks = <&ccu 30>, <&ccu 82>;
   clock-names = "ahb", "mod";
   dmas = <&dma 23>, <&dma 23>;
   dma-names = "rx", "tx";
   pinctrl-names = "default";
   pinctrl-0 = <&spi0_pins>;
   resets = <&ccu 15>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  spi1: spi@01c69000 {
   compatible = "allwinner,sun8i-h3-spi";
   reg = <0x01c69000 0x1000>;
   interrupts = <0 66 4>;
   clocks = <&ccu 31>, <&ccu 83>;
   clock-names = "ahb", "mod";
   dmas = <&dma 24>, <&dma 24>;
   dma-names = "rx", "tx";
   pinctrl-names = "default";
   pinctrl-0 = <&spi1_pins>;
   resets = <&ccu 16>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  wdt0: watchdog@01c20ca0 {
   compatible = "allwinner,sun6i-a31-wdt";
   reg = <0x01c20ca0 0x20>;
   interrupts = <0 25 4>;
  };

  pwm: pwm@01c21400 {
   compatible = "allwinner,sun8i-h3-pwm";
   reg = <0x01c21400 0x8>;
   clocks = <&osc24M>;
   #pwm-cells = <3>;
   status = "disabled";
  };

  uart0: serial@01c28000 {
   compatible = "snps,dw-apb-uart";
   reg = <0x01c28000 0x400>;
   interrupts = <0 0 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&ccu 62>;
   resets = <&ccu 49>;
   dmas = <&dma 6>, <&dma 6>;
   dma-names = "rx", "tx";
   status = "disabled";
  };

  uart1: serial@01c28400 {
   compatible = "snps,dw-apb-uart";
   reg = <0x01c28400 0x400>;
   interrupts = <0 1 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&ccu 63>;
   resets = <&ccu 50>;
   dmas = <&dma 7>, <&dma 7>;
   dma-names = "rx", "tx";
   status = "disabled";
  };

  uart2: serial@01c28800 {
   compatible = "snps,dw-apb-uart";
   reg = <0x01c28800 0x400>;
   interrupts = <0 2 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&ccu 64>;
   resets = <&ccu 51>;
   dmas = <&dma 8>, <&dma 8>;
   dma-names = "rx", "tx";
   status = "disabled";
  };

  uart3: serial@01c28c00 {
   compatible = "snps,dw-apb-uart";
   reg = <0x01c28c00 0x400>;
   interrupts = <0 3 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&ccu 65>;
   resets = <&ccu 52>;
   dmas = <&dma 9>, <&dma 9>;
   dma-names = "rx", "tx";
   status = "disabled";
  };

  i2c0: i2c@01c2ac00 {
   compatible = "allwinner,sun6i-a31-i2c";
   reg = <0x01c2ac00 0x400>;
   interrupts = <0 6 4>;
   clocks = <&ccu 59>;
   resets = <&ccu 46>;
   pinctrl-names = "default";
   pinctrl-0 = <&i2c0_pins>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  i2c1: i2c@01c2b000 {
   compatible = "allwinner,sun6i-a31-i2c";
   reg = <0x01c2b000 0x400>;
   interrupts = <0 7 4>;
   clocks = <&ccu 60>;
   resets = <&ccu 47>;
   pinctrl-names = "default";
   pinctrl-0 = <&i2c1_pins>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  i2c2: i2c@01c2b400 {
   compatible = "allwinner,sun6i-a31-i2c";
   reg = <0x01c2b000 0x400>;
   interrupts = <0 8 4>;
   clocks = <&ccu 61>;
   resets = <&ccu 48>;
   pinctrl-names = "default";
   pinctrl-0 = <&i2c2_pins>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  gic: interrupt-controller@01c81000 {
   compatible = "arm,cortex-a7-gic", "arm,cortex-a15-gic";
   reg = <0x01c81000 0x1000>,
         <0x01c82000 0x1000>,
         <0x01c84000 0x2000>,
         <0x01c86000 0x2000>;
   interrupt-controller;
   #interrupt-cells = <3>;
   interrupts = <1 9 ((((1 << (4)) - 1) << 8) | 4)>;
  };

  rtc: rtc@01f00000 {
   compatible = "allwinner,sun6i-a31-rtc";
   reg = <0x01f00000 0x54>;
   interrupts = <0 40 4>,
         <0 41 4>;
  };

  apb0_reset: reset@01f014b0 {
   reg = <0x01f014b0 0x4>;
   compatible = "allwinner,sun6i-a31-clock-reset";
   #reset-cells = <1>;
  };

  ir: ir@01f02000 {
   compatible = "allwinner,sun5i-a13-ir";
   clocks = <&apb0_gates 1>, <&ir_clk>;
   clock-names = "apb", "ir";
   resets = <&apb0_reset 1>;
   interrupts = <0 37 4>;
   reg = <0x01f02000 0x40>;
   status = "disabled";
  };

  r_pio: pinctrl@01f02c00 {
   compatible = "allwinner,sun8i-h3-r-pinctrl";
   reg = <0x01f02c00 0x400>;
   interrupts = <0 45 4>;
   clocks = <&apb0_gates 0>, <&osc24M>, <&osc32k>;
   clock-names = "apb", "hosc", "losc";
   resets = <&apb0_reset 0>;
   gpio-controller;
   #gpio-cells = <3>;
   interrupt-controller;
   #interrupt-cells = <3>;

   ir_pins_a: ir@0 {
    allwinner,pins = "PL11";
    allwinner,function = "s_cir_rx";
    allwinner,drive = <0>;
    allwinner,pull = <0>;
   };
  };
 };
};
# 45 "arch/arm/boot/dts/sun8i-h3-bananapi-m2-plus.dts" 2
# 1 "arch/arm/boot/dts/sunxi-common-regulators.dtsi" 1
# 45 "arch/arm/boot/dts/sunxi-common-regulators.dtsi"
# 1 "./arch/arm/boot/dts/include/dt-bindings/gpio/gpio.h" 1
# 46 "arch/arm/boot/dts/sunxi-common-regulators.dtsi" 2


&pio {
 ahci_pwr_pin_a: ahci_pwr_pin@0 {
  allwinner,pins = "PB8";
  allwinner,function = "gpio_out";
  allwinner,drive = <0>;
  allwinner,pull = <0>;
 };

 usb0_vbus_pin_a: usb0_vbus_pin@0 {
  allwinner,pins = "PB9";
  allwinner,function = "gpio_out";
  allwinner,drive = <0>;
  allwinner,pull = <0>;
 };

 usb1_vbus_pin_a: usb1_vbus_pin@0 {
  allwinner,pins = "PH6";
  allwinner,function = "gpio_out";
  allwinner,drive = <0>;
  allwinner,pull = <0>;
 };

 usb2_vbus_pin_a: usb2_vbus_pin@0 {
  allwinner,pins = "PH3";
  allwinner,function = "gpio_out";
  allwinner,drive = <0>;
  allwinner,pull = <0>;
 };
};

/ {
 reg_ahci_5v: ahci-5v {
  compatible = "regulator-fixed";
  pinctrl-names = "default";
  pinctrl-0 = <&ahci_pwr_pin_a>;
  regulator-name = "ahci-5v";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  regulator-boot-on;
  enable-active-high;
  gpio = <&pio 1 8 0>;
  status = "disabled";
 };

 reg_usb0_vbus: usb0-vbus {
  compatible = "regulator-fixed";
  pinctrl-names = "default";
  pinctrl-0 = <&usb0_vbus_pin_a>;
  regulator-name = "usb0-vbus";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  enable-active-high;
  gpio = <&pio 1 9 0>;
  status = "disabled";
 };

 reg_usb1_vbus: usb1-vbus {
  compatible = "regulator-fixed";
  pinctrl-names = "default";
  pinctrl-0 = <&usb1_vbus_pin_a>;
  regulator-name = "usb1-vbus";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  regulator-boot-on;
  enable-active-high;
  gpio = <&pio 7 6 0>;
  status = "disabled";
 };

 reg_usb2_vbus: usb2-vbus {
  compatible = "regulator-fixed";
  pinctrl-names = "default";
  pinctrl-0 = <&usb2_vbus_pin_a>;
  regulator-name = "usb2-vbus";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  regulator-boot-on;
  enable-active-high;
  gpio = <&pio 7 3 0>;
  status = "disabled";
 };

 reg_vcc3v0: vcc3v0 {
  compatible = "regulator-fixed";
  regulator-name = "vcc3v0";
  regulator-min-microvolt = <3000000>;
  regulator-max-microvolt = <3000000>;
 };

 reg_vcc3v3: vcc3v3 {
  compatible = "regulator-fixed";
  regulator-name = "vcc3v3";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
 };

 reg_vcc5v0: vcc5v0 {
  compatible = "regulator-fixed";
  regulator-name = "vcc5v0";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
 };
};
# 46 "arch/arm/boot/dts/sun8i-h3-bananapi-m2-plus.dts" 2


# 1 "./arch/arm/boot/dts/include/dt-bindings/input/input.h" 1
# 12 "./arch/arm/boot/dts/include/dt-bindings/input/input.h"
# 1 "./arch/arm/boot/dts/include/dt-bindings/input/linux-event-codes.h" 1
# 13 "./arch/arm/boot/dts/include/dt-bindings/input/input.h" 2
# 49 "arch/arm/boot/dts/sun8i-h3-bananapi-m2-plus.dts" 2


/ {
 model = "Banana Pi BPI-M2-Plus";
 compatible = "sinovoip,bpi-m2-plus", "allwinner,sun8i-h3";

 aliases {
  serial0 = &uart0;
  serial1 = &uart1;
 };

 chosen {
  stdout-path = "serial0:115200n8";
 };

 leds {
  compatible = "gpio-leds";
  pinctrl-names = "default";
  pinctrl-0 = <&pwr_led_bpi_m2p>;

  pwr_led {
   label = "bananapi-m2-plus:red:pwr";
   gpios = <&r_pio 0 10 0>;
   default-state = "on";
  };
 };

 gpio_keys {
  compatible = "gpio-keys";
  pinctrl-names = "default";
  pinctrl-0 = <&sw_r_bpi_m2p>;

  sw4 {
   label = "power";
   linux,code = <0x100>;
   gpios = <&r_pio 0 3 1>;
  };
 };

 wifi_pwrseq: wifi_pwrseq {
  compatible = "mmc-pwrseq-simple";
  pinctrl-names = "default";
  pinctrl-0 = <&wifi_en_bpi_m2p>;
  reset-gpios = <&r_pio 0 7 1>;
 };
};

&ehci1 {
 status = "okay";
};

&ehci2 {
 status = "okay";
};

&ir {
 pinctrl-names = "default";
 pinctrl-0 = <&ir_pins_a>;
 status = "okay";
};

&mmc0 {
 pinctrl-names = "default";
 pinctrl-0 = <&mmc0_pins_a>, <&mmc0_cd_pin>;
 vmmc-supply = <&reg_vcc3v3>;
 bus-width = <4>;
 cd-gpios = <&pio 5 6 0>;
 cd-inverted;
 status = "okay";
};

&mmc1 {
 pinctrl-names = "default";
 pinctrl-0 = <&mmc1_pins_a>;
 vmmc-supply = <&reg_vcc3v3>;
 vqmmc-supply = <&reg_vcc3v3>;
 mmc-pwrseq = <&wifi_pwrseq>;
 bus-width = <4>;
 non-removable;
 status = "okay";

 brcmf: bcrmf@1 {
  reg = <1>;
  compatible = "brcm,bcm4329-fmac";
  interrupt-parent = <&pio>;
  interrupts = <6 10 8>;
  interrupt-names = "host-wake";
 };
};

&mmc2 {
 pinctrl-names = "default";
 pinctrl-0 = <&mmc2_8bit_pins>;
 vmmc-supply = <&reg_vcc3v3>;
 vqmmc-supply = <&reg_vcc3v3>;
 bus-width = <8>;
 non-removable;
 status = "okay";
};

&ohci1 {
 status = "okay";
};

&ohci2 {
 status = "okay";
};

&r_pio {
 pwr_led_bpi_m2p: led_pins@0 {
  allwinner,pins = "PL10";
  allwinner,function = "gpio_out";
  allwinner,drive = <0>;
  allwinner,pull = <0>;
 };

 sw_r_bpi_m2p: key_pins@0 {
  allwinner,pins = "PL3";
  allwinner,function = "gpio_in";
  allwinner,drive = <0>;
  allwinner,pull = <0>;
 };

 wifi_en_bpi_m2p: wifi_en_pin {
  allwinner,pins = "PL7";
  allwinner,function = "gpio_out";
  allwinner,drive = <0>;
  allwinner,pull = <0>;
 };
};

&uart0 {
 pinctrl-names = "default";
 pinctrl-0 = <&uart0_pins_a>;
 status = "okay";
};

&uart1 {
 pinctrl-names = "default";
 pinctrl-0 = <&uart1_pins>, <&uart1_rts_cts_pins>;
 status = "okay";
};

&usbphy {

 status = "okay";
};
