<?xml version='1.0' encoding='utf-8'?>
<!DOCTYPE register_page SYSTEM "registers.dtd">
<!-- Copyright (c) 2010-2018 Arm Limited or its affiliates. All rights reserved. -->
<!-- This document is Non-Confidential. This document may only be used and distributed in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to. -->
<?xml-stylesheet href="one_register.xsl" type="text/xsl" ?>






<register_page>
  <registers>
    <register is_register="True" is_internal="False" is_banked="False" is_optional="False" is_stub_entry="False">
      <reg_short_name>MPAMF_PRI_IDR</reg_short_name>
      <reg_long_name>MPAM Priority Partitioning Identification Register</reg_long_name>
        <reg_condition otherwise="RES0">when MPAMF_IDR.HAS_PRI_PART == 1</reg_condition>
      
  <reg_address
      external_access="False"
    mem_map_access="True"
      power_domain="Any"
  >
    <reg_component>MPAM</reg_component>
    <reg_frame>MPAMF_BASE_s</reg_frame>
    <reg_offset><hexnumber>0x0048</hexnumber></reg_offset>
    <reg_instance>MPAMF_PRI_IDR_s</reg_instance>
    <reg_access>
        
        <reg_access_state>
            <reg_access_type>RO</reg_access_type>
        </reg_access_state>
    </reg_access>
</reg_address>
  <reg_address
      external_access="False"
    mem_map_access="True"
      power_domain="Any"
  >
    <reg_component>MPAM</reg_component>
    <reg_frame>MPAMF_BASE_ns</reg_frame>
    <reg_offset><hexnumber>0x0048</hexnumber></reg_offset>
    <reg_instance>MPAMF_PRI_IDR_ns</reg_instance>
    <reg_access>
        
        <reg_access_state>
            <reg_access_type>RO</reg_access_type>
        </reg_access_state>
    </reg_access>
</reg_address>

          <reg_reset_value>

      </reg_reset_value>
      <reg_mappings>
      </reg_mappings>
      <reg_purpose>
        
    
      <purpose_text>
        <para>Indicates which MPAM priority partitioning features are present on this MSC. MPAMF_PRI_IDR_s indicates priority partitioning features accessed from the Secure MPAM feature page. MPAMF_PRI_IDR_ns indicates priority partitioning features accessed from the Non-secure MPAM feature page.</para>
      </purpose_text>

      </reg_purpose>
      <reg_groups>
          <reg_group>Memory Partitioning and Monitoring registers</reg_group>
      </reg_groups>
      <reg_configuration>
        

      </reg_configuration>
      <reg_attributes>
          <attributes_text>
            <para>MPAMF_PRI_IDR is a 32-bit register.</para>
          </attributes_text>
      </reg_attributes>
      <reg_fieldsets>
        





  <fields length="32">
    <text_before_fields>
      
  

    </text_before_fields>
    
        <field
           id="0_31_26"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
           rwtype="RES0"
        >
          <field_name>0</field_name>
          <field_msb>31</field_msb>
          <field_lsb>26</field_lsb>
          <field_description order="before">
            <para>Reserved, <arm-defined-word>RES0</arm-defined-word>.</para>
          </field_description>
            <field_values>
            </field_values>
      </field>
        <field
           id="DSPRI_WD_25_20"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
        >
          <field_name>DSPRI_WD</field_name>
          <field_msb>25</field_msb>
          <field_lsb>20</field_lsb>
          <field_description order="before">
          
  <para>Number of implemented bits in the downstream priority field (DSPRI) of <register_link state="ext" id="ext-mpamcfg_pri.xml">MPAMCFG_PRI</register_link>.</para>
<para>If HAS_DSPRI == 1, this field must contain a value from 1 to 32, inclusive.</para>
<para>If HAS_DSPRI == 0, this field must be 0.</para>

          </field_description>
            <field_values>
            </field_values>
          <field_description order="after">
            
  

          </field_description>
          <field_resets>
  
  
</field_resets>
      </field>
        <field
           id="0_19_18"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
           rwtype="RES0"
        >
          <field_name>0</field_name>
          <field_msb>19</field_msb>
          <field_lsb>18</field_lsb>
          <field_description order="before">
            <para>Reserved, <arm-defined-word>RES0</arm-defined-word>.</para>
          </field_description>
            <field_values>
            </field_values>
      </field>
        <field
           id="DSPRI_0_IS_LOW_17_17"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
        >
          <field_name>DSPRI_0_IS_LOW</field_name>
          <field_msb>17</field_msb>
          <field_lsb>17</field_lsb>
          <field_description order="before">
          
  <para>Indicates whether 0 in <register_link state="ext" id="ext-mpamcfg_pri.xml">MPAMCFG_PRI</register_link>.DSPRI is the lowest or the highest priority.</para>

          </field_description>
            <field_values>
                  <field_value_instance>
        <field_value>0b0</field_value>
        <field_value_description>
  <para>In the <register_link state="ext" id="ext-mpamcfg_pri.xml">MPAMCFG_PRI</register_link>.DSPRI field, a value of 0 means the highest priority.</para>
</field_value_description>
    </field_value_instance>
                  <field_value_instance>
        <field_value>0b1</field_value>
        <field_value_description>
  <para>In the <register_link state="ext" id="ext-mpamcfg_pri.xml">MPAMCFG_PRI</register_link>.DSPRI field, a value of 0 means the lowest priority.</para>
</field_value_description>
    </field_value_instance>
            </field_values>
          <field_description order="after">
            
  

          </field_description>
          <field_resets>
  
  
</field_resets>
      </field>
        <field
           id="HAS_DSPRI_16_16"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
        >
          <field_name>HAS_DSPRI</field_name>
          <field_msb>16</field_msb>
          <field_lsb>16</field_lsb>
          <field_description order="before">
          
  <para>Indicates that this MSC implements the DSPRI field in the <register_link state="ext" id="ext-mpamcfg_pri.xml">MPAMCFG_PRI</register_link> register.</para>

          </field_description>
            <field_values>
                  <field_value_instance>
        <field_value>0b0</field_value>
        <field_value_description>
  <para>This MSC supports priority partitioning, but does not implement a downstream priority (DSPRI) field in the <register_link state="ext" id="ext-mpamcfg_pri.xml">MPAMCFG_PRI</register_link> register.</para>
</field_value_description>
    </field_value_instance>
                  <field_value_instance>
        <field_value>0b1</field_value>
        <field_value_description>
  <para>This MSC supports downstream priority partitioning and implements the downstream priority (DSPRI) field in the <register_link state="ext" id="ext-mpamcfg_pri.xml">MPAMCFG_PRI</register_link> register.</para>
</field_value_description>
    </field_value_instance>
            </field_values>
          <field_description order="after">
            
  

          </field_description>
          <field_resets>
  
  
</field_resets>
      </field>
        <field
           id="0_15_10"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
           rwtype="RES0"
        >
          <field_name>0</field_name>
          <field_msb>15</field_msb>
          <field_lsb>10</field_lsb>
          <field_description order="before">
            <para>Reserved, <arm-defined-word>RES0</arm-defined-word>.</para>
          </field_description>
            <field_values>
            </field_values>
      </field>
        <field
           id="INTPRI_WD_9_4"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
        >
          <field_name>INTPRI_WD</field_name>
          <field_msb>9</field_msb>
          <field_lsb>4</field_lsb>
          <field_description order="before">
          
  <para>Number of implemented bits in the internal priority field (INTPRI) in the <register_link state="ext" id="ext-mpamcfg_pri.xml">MPAMCFG_PRI</register_link> register.</para>
<para>If HAS_INTPRI == 1, this field must contain a value from 1 to 32, inclusive.</para>
<para>If HAS_INTPRI == 0, this field must be 0.</para>

          </field_description>
            <field_values>
            </field_values>
          <field_description order="after">
            
  

          </field_description>
          <field_resets>
  
  
</field_resets>
      </field>
        <field
           id="0_3_2"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
           rwtype="RES0"
        >
          <field_name>0</field_name>
          <field_msb>3</field_msb>
          <field_lsb>2</field_lsb>
          <field_description order="before">
            <para>Reserved, <arm-defined-word>RES0</arm-defined-word>.</para>
          </field_description>
            <field_values>
            </field_values>
      </field>
        <field
           id="INTPRI_0_IS_LOW_1_1"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
        >
          <field_name>INTPRI_0_IS_LOW</field_name>
          <field_msb>1</field_msb>
          <field_lsb>1</field_lsb>
          <field_description order="before">
          
  <para>Indicates whether 0 in <register_link state="ext" id="ext-mpamcfg_pri.xml">MPAMCFG_PRI</register_link>.INTPRI is the lowest or the highest priority.</para>

          </field_description>
            <field_values>
                  <field_value_instance>
        <field_value>0b0</field_value>
        <field_value_description>
  <para>In the <register_link state="ext" id="ext-mpamcfg_pri.xml">MPAMCFG_PRI</register_link>.INTPRI field, a value of 0 means the highest priority.</para>
</field_value_description>
    </field_value_instance>
                  <field_value_instance>
        <field_value>0b1</field_value>
        <field_value_description>
  <para>In the <register_link state="ext" id="ext-mpamcfg_pri.xml">MPAMCFG_PRI</register_link>.INTPRI field, a value of 0 means the lowest priority.</para>
</field_value_description>
    </field_value_instance>
            </field_values>
          <field_description order="after">
            
  

          </field_description>
          <field_resets>
  
  
</field_resets>
      </field>
        <field
           id="HAS_INTPRI_0_0"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
        >
          <field_name>HAS_INTPRI</field_name>
          <field_msb>0</field_msb>
          <field_lsb>0</field_lsb>
          <field_description order="before">
          
  <para>Indicates that this MSC implements the INTPRI field in the <register_link state="ext" id="ext-mpamcfg_pri.xml">MPAMCFG_PRI</register_link> register.</para>

          </field_description>
            <field_values>
                  <field_value_instance>
        <field_value>0b0</field_value>
        <field_value_description>
  <para>This MSC supports priority partitioning, but does not implement the internal priority (INTPRI) field in the <register_link state="ext" id="ext-mpamcfg_pri.xml">MPAMCFG_PRI</register_link> register.</para>
</field_value_description>
    </field_value_instance>
                  <field_value_instance>
        <field_value>0b1</field_value>
        <field_value_description>
  <para>This MSC supports internal priority partitioning and implements the internal priority (INTPRI) field in the <register_link state="ext" id="ext-mpamcfg_pri.xml">MPAMCFG_PRI</register_link> register.</para>
</field_value_description>
    </field_value_instance>
            </field_values>
          <field_description order="after">
            
  

          </field_description>
          <field_resets>
  
  
</field_resets>
      </field>
    <text_after_fields>
    
  

    </text_after_fields>
  </fields>
  <reg_fieldset length="32">
      
        <fieldat id="0_31_26" msb="31" lsb="26"/>
        <fieldat id="DSPRI_WD_25_20" msb="25" lsb="20"/>
        <fieldat id="0_19_18" msb="19" lsb="18"/>
        <fieldat id="DSPRI_0_IS_LOW_17_17" msb="17" lsb="17"/>
        <fieldat id="HAS_DSPRI_16_16" msb="16" lsb="16"/>
        <fieldat id="0_15_10" msb="15" lsb="10"/>
        <fieldat id="INTPRI_WD_9_4" msb="9" lsb="4"/>
        <fieldat id="0_3_2" msb="3" lsb="2"/>
        <fieldat id="INTPRI_0_IS_LOW_1_1" msb="1" lsb="1"/>
        <fieldat id="HAS_INTPRI_0_0" msb="0" lsb="0"/>
    </reg_fieldset>

      </reg_fieldsets>
      


<access_mechanisms>
  
    
      <access_permission_text>
        <para>This register is within the MPAM feature page memory frames. In a system that supports Secure and Non-secure memory maps, there must be both Secure and Non-secure MPAM feature pages.</para>

      </access_permission_text>
      <access_permission_text>
        <para>MPAMF_PRI_IDR is read-only.</para>

      </access_permission_text>
      <access_permission_text>
        <para>MPAMF_PRI_IDR must be readable from the Non-secure and Secure MPAM feature pages.</para>

      </access_permission_text>
      <access_permission_text>
        <para>MPAMF_PRI_IDR is permitted to have the same contents when read from either the Secure and Non-secure MPAM feature pages unless the register contents is different for Secure and Non-secure versions, when there must be separate registers in the Secure (MPAMF_PRI_IDR_s) and Non-secure (MPAMF_PRI_IDR_ns) MPAM feature pages.</para>
      </access_permission_text>


</access_mechanisms>

      <arch_variants>
      </arch_variants>
  </register>
</registers>

    <timestamp>13/12/2019 15:13; 391b5248b29fb2f001ef74792eaacbd6fc72f211</timestamp>
</register_page>