// Verilog netlist generated by RFSiP netlister
// Cadence Design Systems, Inc.

module Master (
Out,Vdd,GND,X,Th );
output  Out;
input  Vdd;
input  GND;
input [5:0] X;
input [4:0] Th;
wire net034;
wire net035;
wire net029;
wire Vdd;
wire net045;
wire net022;
wire [5:0] X;
wire net9;
wire net040;
wire net21;
wire net023;
wire net24;
wire [4:0] Th;
wire GND;
wire net27;
wire net028;
wire net30;
wire net10;
wire net3;
wire Out;
wire net048;
wire net057;

MIRROR_CARRYOUT_ONLY    
 I4  ( .Cin( net9 ), .Vdd( Vdd ), .X_i( net022 ), .GND( GND ), .Th_i( Th[4] ), .Out( net3 ) );

MIRROR_CARRYOUT_ONLY    
 I3  ( .Cin( net10 ), .Vdd( Vdd ), .X_i( net028 ), .GND( GND ), .Th_i( Th[3] ), .Out( net9 ) );

MIRROR_CARRYOUT_ONLY    
 I2  ( .Cin( net21 ), .Vdd( Vdd ), .X_i( net034 ), .GND( GND ), .Th_i( Th[2] ), .Out( net10 ) );

MIRROR_CARRYOUT_ONLY    
 I1  ( .Cin( net27 ), .Vdd( Vdd ), .X_i( net24 ), .GND( GND ), .Th_i( Th[1] ), .Out( net21 ) );

MIRROR_CARRYOUT_ONLY    
 I0  ( .Cin( net029 ), .Vdd( Vdd ), .X_i( net30 ), .GND( GND ), .Th_i( Th[0] ), .Out( net27 ) );

MUX    
 I16  ( .Vdd( Vdd ), .Sel( X[5] ), .In1( X[5] ), .In0( net029 ), .GND( GND ), .Out( net048 ) );

MUX    
 I9  ( .Vdd( Vdd ), .Sel( X[5] ), .In1( X[4] ), .In0( net023 ), .GND( GND ), .Out( net022 ) );

MUX    
 I8  ( .Vdd( Vdd ), .Sel( X[5] ), .In1( X[3] ), .In0( net057 ), .GND( GND ), .Out( net028 ) );

MUX    
 I7  ( .Vdd( Vdd ), .Sel( X[5] ), .In1( X[2] ), .In0( net035 ), .GND( GND ), .Out( net034 ) );

MUX    
 I6  ( .Vdd( Vdd ), .Sel( X[5] ), .In1( X[1] ), .In0( net040 ), .GND( GND ), .Out( net24 ) );

MUX    
 I5  ( .Vdd( Vdd ), .Sel( X[5] ), .In1( X[0] ), .In0( net045 ), .GND( GND ), .Out( net30 ) );

INV    
 I17  ( .Vdd( Vdd ), .In( X[5] ), .GND( GND ), .Out( net029 ) );

INV    
 I14  ( .Vdd( Vdd ), .In( X[4] ), .GND( GND ), .Out( net023 ) );

INV    
 I13  ( .Vdd( Vdd ), .In( X[3] ), .GND( GND ), .Out( net057 ) );

INV    
 I12  ( .Vdd( Vdd ), .In( X[2] ), .GND( GND ), .Out( net035 ) );

INV    
 I11  ( .Vdd( Vdd ), .In( X[1] ), .GND( GND ), .Out( net040 ) );

INV    
 I10  ( .Vdd( Vdd ), .In( X[0] ), .GND( GND ), .Out( net045 ) );

QAUSI_CLK_SUM_ONLY    
 I15  ( .Cin( net3 ), .Vdd( Vdd ), .A( net048 ), .B( GND ), .GND( GND ), .Sum( Out ) );

endmodule

