// Seed: 1393747314
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  tri id_7 = 1;
  always @(posedge id_6) begin
    disable id_8;
  end
endmodule
module module_1 (
    input  tri  id_0,
    input  wand id_1
    , id_5,
    input  wire id_2,
    output tri  id_3
);
  wire id_6;
  wire id_7;
  module_0(
      id_5, id_6, id_7, id_5, id_6, id_6
  );
  wire id_8;
endmodule
