<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>adwmcode.h source code [netbsd/sys/dev/ic/adwmcode.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="adw_carrier,adw_mcode "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/ic/adwmcode.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>ic</a>/<a href='adwmcode.h.html'>adwmcode.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*      $NetBSD: adwmcode.h,v 1.11 2005/12/11 12:21:25 christos Exp $        */</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Generic driver definitions and exported functions for the Advanced</i></td></tr>
<tr><th id="5">5</th><td><i> * Systems Inc. SCSI controllers</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Copyright (c) 1998, 1999, 2000 The NetBSD Foundation, Inc.</i></td></tr>
<tr><th id="8">8</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="9">9</th><td><i> *</i></td></tr>
<tr><th id="10">10</th><td><i> * Author: Baldassare Dante Profeta &lt;dante@mclink.it&gt;</i></td></tr>
<tr><th id="11">11</th><td><i> *</i></td></tr>
<tr><th id="12">12</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="13">13</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="14">14</th><td><i> * are met:</i></td></tr>
<tr><th id="15">15</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="16">16</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="17">17</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="18">18</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="19">19</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="20">20</th><td><i> * 3. All advertising materials mentioning features or use of this software</i></td></tr>
<tr><th id="21">21</th><td><i> *    must display the following acknowledgement:</i></td></tr>
<tr><th id="22">22</th><td><i> *      This product includes software developed by the NetBSD</i></td></tr>
<tr><th id="23">23</th><td><i> *      Foundation, Inc. and its contributors.</i></td></tr>
<tr><th id="24">24</th><td><i> * 4. Neither the name of The NetBSD Foundation nor the names of its</i></td></tr>
<tr><th id="25">25</th><td><i> *    contributors may be used to endorse or promote products derived</i></td></tr>
<tr><th id="26">26</th><td><i> *    from this software without specific prior written permission.</i></td></tr>
<tr><th id="27">27</th><td><i> *</i></td></tr>
<tr><th id="28">28</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS</i></td></tr>
<tr><th id="29">29</th><td><i> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="30">30</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="31">31</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS</i></td></tr>
<tr><th id="32">32</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="33">33</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="34">34</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="35">35</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="36">36</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="37">37</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="38">38</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="39">39</th><td><i> */</i></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><u>#<span data-ppcond="41">ifndef</span> <span class="macro" data-ref="_M/ADW_MCODE_H">ADW_MCODE_H</span></u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/ADW_MCODE_H" data-ref="_M/ADW_MCODE_H">ADW_MCODE_H</dfn></u></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><i>/******************************************************************************/</i></td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/ADW_MAX_CARRIER" data-ref="_M/ADW_MAX_CARRIER">ADW_MAX_CARRIER</dfn>	253	/* Max. number of host commands (253) */</u></td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><i>/*</i></td></tr>
<tr><th id="49">49</th><td><i> * ADW_CARRIER must be exactly 16 BYTES</i></td></tr>
<tr><th id="50">50</th><td><i> * Every adw_carrier structure _MUST_ always be aligned on a 16 bytes boundary</i></td></tr>
<tr><th id="51">51</th><td><i> */</i></td></tr>
<tr><th id="52">52</th><td><b>struct</b> <dfn class="type def" id="adw_carrier" title='adw_carrier' data-ref="adw_carrier" data-ref-filename="adw_carrier">adw_carrier</dfn> {</td></tr>
<tr><th id="53">53</th><td><i>/* ---------- the microcode wants the field below ---------- */</i></td></tr>
<tr><th id="54">54</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="adw_carrier::carr_id" title='adw_carrier::carr_id' data-ref="adw_carrier::carr_id" data-ref-filename="adw_carrier..carr_id">carr_id</dfn>;  <i>/* Carrier ID */</i></td></tr>
<tr><th id="55">55</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="adw_carrier::carr_ba" title='adw_carrier::carr_ba' data-ref="adw_carrier::carr_ba" data-ref-filename="adw_carrier..carr_ba">carr_ba</dfn>;  <i>/* Carrier Bus Address */</i></td></tr>
<tr><th id="56">56</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="adw_carrier::areq_ba" title='adw_carrier::areq_ba' data-ref="adw_carrier::areq_ba" data-ref-filename="adw_carrier..areq_ba">areq_ba</dfn>;  <i>/* ADW_SCSI_REQ_Q Bus Address */</i></td></tr>
<tr><th id="57">57</th><td>	<i>/*</i></td></tr>
<tr><th id="58">58</th><td><i>	 * next_ba [31:4]	Carrier Physical Next Pointer</i></td></tr>
<tr><th id="59">59</th><td><i>	 *</i></td></tr>
<tr><th id="60">60</th><td><i>	 * next_ba [3:1]	Reserved Bits</i></td></tr>
<tr><th id="61">61</th><td><i>	 * next_ba [0]		Done Flag set in Response Queue.</i></td></tr>
<tr><th id="62">62</th><td><i>	 */</i></td></tr>
<tr><th id="63">63</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="adw_carrier::next_ba" title='adw_carrier::next_ba' data-ref="adw_carrier::next_ba" data-ref-filename="adw_carrier..next_ba">next_ba</dfn>;  <i>/* see next_ba flags below */</i></td></tr>
<tr><th id="64">64</th><td><i>/* ----------                                     ---------- */</i></td></tr>
<tr><th id="65">65</th><td>};</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><b>typedef</b> <b>struct</b> <a class="type" href="#adw_carrier" title='adw_carrier' data-ref="adw_carrier" data-ref-filename="adw_carrier">adw_carrier</a> <dfn class="typedef" id="ADW_CARRIER" title='ADW_CARRIER' data-type='struct adw_carrier' data-ref="ADW_CARRIER" data-ref-filename="ADW_CARRIER">ADW_CARRIER</dfn>;</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><i>/*</i></td></tr>
<tr><th id="70">70</th><td><i> * next_ba flags</i></td></tr>
<tr><th id="71">71</th><td><i> */</i></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/ASC_RQ_DONE" data-ref="_M/ASC_RQ_DONE">ASC_RQ_DONE</dfn>		0x00000001</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/ASC_RQ_GOOD" data-ref="_M/ASC_RQ_GOOD">ASC_RQ_GOOD</dfn>		0x00000002</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/ASC_CQ_STOPPER" data-ref="_M/ASC_CQ_STOPPER">ASC_CQ_STOPPER</dfn>		0x00000000</u></td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><i>/*</i></td></tr>
<tr><th id="77">77</th><td><i> * Mask used to eliminate low 4 bits of carrier 'next_ba' field.</i></td></tr>
<tr><th id="78">78</th><td><i> */</i></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/ASC_NEXT_BA_MASK" data-ref="_M/ASC_NEXT_BA_MASK">ASC_NEXT_BA_MASK</dfn>	0xFFFFFFF0</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/ASC_GET_CARRP" data-ref="_M/ASC_GET_CARRP">ASC_GET_CARRP</dfn>(carrp)	htole32((le32toh(carrp)) &amp; ASC_NEXT_BA_MASK)</u></td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td><i>/*</i></td></tr>
<tr><th id="83">83</th><td><i> * Bus Address of a Carrier.</i></td></tr>
<tr><th id="84">84</th><td><i> * ba = base_ba + v_address - base_va</i></td></tr>
<tr><th id="85">85</th><td><i> */</i></td></tr>
<tr><th id="86">86</th><td><u>#define	<dfn class="macro" id="_M/ADW_CARRIER_BADDR" data-ref="_M/ADW_CARRIER_BADDR">ADW_CARRIER_BADDR</dfn>(dmamap, carriers, x)	\</u></td></tr>
<tr><th id="87">87</th><td><u>	htole32((dmamap)-&gt;dm_segs[0].ds_addr + ((u_long)x - (u_long)(carriers)))</u></td></tr>
<tr><th id="88">88</th><td><i>/*</i></td></tr>
<tr><th id="89">89</th><td><i> * Virtual Address of a Carrier.</i></td></tr>
<tr><th id="90">90</th><td><i> * va = base_va + bus_address - base_ba</i></td></tr>
<tr><th id="91">91</th><td><i> */</i></td></tr>
<tr><th id="92">92</th><td><u>#define	<dfn class="macro" id="_M/ADW_CARRIER_VADDR" data-ref="_M/ADW_CARRIER_VADDR">ADW_CARRIER_VADDR</dfn>(sc, x)	((ADW_CARRIER *) \</u></td></tr>
<tr><th id="93">93</th><td><u>			(((u_int8_t *)(sc)-&gt;sc_control-&gt;carriers) + \</u></td></tr>
<tr><th id="94">94</th><td><u>			le32toh((u_long)x) - \</u></td></tr>
<tr><th id="95">95</th><td><u>			(sc)-&gt;sc_dmamap_carrier-&gt;dm_segs[0].ds_addr))</u></td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td><i>/******************************************************************************/</i></td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><b>struct</b> <dfn class="type def" id="adw_mcode" title='adw_mcode' data-ref="adw_mcode" data-ref-filename="adw_mcode">adw_mcode</dfn> {</td></tr>
<tr><th id="100">100</th><td>	<em>const</em> <a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	* <em>const</em> <dfn class="decl field" id="adw_mcode::mcode_data" title='adw_mcode::mcode_data' data-ref="adw_mcode::mcode_data" data-ref-filename="adw_mcode..mcode_data">mcode_data</dfn>;</td></tr>
<tr><th id="101">101</th><td>	<em>const</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	 <dfn class="decl field" id="adw_mcode::mcode_chksum" title='adw_mcode::mcode_chksum' data-ref="adw_mcode::mcode_chksum" data-ref-filename="adw_mcode..mcode_chksum">mcode_chksum</dfn>;</td></tr>
<tr><th id="102">102</th><td>	<em>const</em> <a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	 <dfn class="decl field" id="adw_mcode::mcode_size" title='adw_mcode::mcode_size' data-ref="adw_mcode::mcode_size" data-ref-filename="adw_mcode..mcode_size">mcode_size</dfn>;</td></tr>
<tr><th id="103">103</th><td>};</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><i>/******************************************************************************/</i></td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td><i>/*</i></td></tr>
<tr><th id="109">109</th><td><i> * Fixed locations of microcode operating variables.</i></td></tr>
<tr><th id="110">110</th><td><i> */</i></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/ADW_MC_CODE_BEGIN_ADDR" data-ref="_M/ADW_MC_CODE_BEGIN_ADDR">ADW_MC_CODE_BEGIN_ADDR</dfn>		0x0028 /* microcode start address */</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/ADW_MC_CODE_END_ADDR" data-ref="_M/ADW_MC_CODE_END_ADDR">ADW_MC_CODE_END_ADDR</dfn>		0x002A /* microcode end address */</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/ADW_MC_CODE_CHK_SUM" data-ref="_M/ADW_MC_CODE_CHK_SUM">ADW_MC_CODE_CHK_SUM</dfn>		0x002C /* microcode code checksum */</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/ADW_MC_VERSION_DATE" data-ref="_M/ADW_MC_VERSION_DATE">ADW_MC_VERSION_DATE</dfn>		0x0038 /* microcode version */</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/ADW_MC_VERSION_NUM" data-ref="_M/ADW_MC_VERSION_NUM">ADW_MC_VERSION_NUM</dfn>		0x003A /* microcode number */</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/ADW_MC_BIOSMEM" data-ref="_M/ADW_MC_BIOSMEM">ADW_MC_BIOSMEM</dfn>			0x0040 /* BIOS RISC Memory Start */</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/ADW_MC_BIOSLEN" data-ref="_M/ADW_MC_BIOSLEN">ADW_MC_BIOSLEN</dfn>			0x0050 /* BIOS RISC Memory Length */</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/ADW_MC_BIOS_SIGNATURE" data-ref="_M/ADW_MC_BIOS_SIGNATURE">ADW_MC_BIOS_SIGNATURE</dfn>		0x0058 /* BIOS Signature 0x55AA */</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/ADW_MC_BIOS_VERSION" data-ref="_M/ADW_MC_BIOS_VERSION">ADW_MC_BIOS_VERSION</dfn>		0x005A /* BIOS Version (2 bytes) */</u></td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/ADW_MC_SDTR_SPEED1" data-ref="_M/ADW_MC_SDTR_SPEED1">ADW_MC_SDTR_SPEED1</dfn>		0x0090 /* SDTR Speed for TID 0-3 */</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/ADW_MC_SDTR_SPEED2" data-ref="_M/ADW_MC_SDTR_SPEED2">ADW_MC_SDTR_SPEED2</dfn>		0x0092 /* SDTR Speed for TID 4-7 */</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/ADW_MC_SDTR_SPEED3" data-ref="_M/ADW_MC_SDTR_SPEED3">ADW_MC_SDTR_SPEED3</dfn>		0x0094 /* SDTR Speed for TID 8-11 */</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/ADW_MC_SDTR_SPEED4" data-ref="_M/ADW_MC_SDTR_SPEED4">ADW_MC_SDTR_SPEED4</dfn>		0x0096 /* SDTR Speed for TID 12-15 */</u></td></tr>
<tr><th id="125">125</th><td>					<i>/*</i></td></tr>
<tr><th id="126">126</th><td><i>					 * 4-bit speed  SDTR speed name</i></td></tr>
<tr><th id="127">127</th><td><i>					 * ===========  ===============</i></td></tr>
<tr><th id="128">128</th><td><i>					 * 0000b (0x0)  SDTR disabled</i></td></tr>
<tr><th id="129">129</th><td><i>					 * 0001b (0x1)  5 MHz</i></td></tr>
<tr><th id="130">130</th><td><i>					 * 0010b (0x2)  10 MHz</i></td></tr>
<tr><th id="131">131</th><td><i>					 * 0011b (0x3)  20 MHz (Ultra)</i></td></tr>
<tr><th id="132">132</th><td><i>					 * 0100b (0x4)  40 MHz (LVD/Ultra2)</i></td></tr>
<tr><th id="133">133</th><td><i>					 * 0101b (0x5)  80 MHz (LVD2/Ultra3)</i></td></tr>
<tr><th id="134">134</th><td><i>					 * 0110b (0x6)  Undefined</i></td></tr>
<tr><th id="135">135</th><td><i>					 * ...</i></td></tr>
<tr><th id="136">136</th><td><i>					 * 1111b (0xF)  Undefined</i></td></tr>
<tr><th id="137">137</th><td><i>					 */</i></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/ADW_MC_CHIP_TYPE" data-ref="_M/ADW_MC_CHIP_TYPE">ADW_MC_CHIP_TYPE</dfn>		0x009A</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/ADW_MC_INTRB_CODE" data-ref="_M/ADW_MC_INTRB_CODE">ADW_MC_INTRB_CODE</dfn>		0x009B</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/ADW_MC_WDTR_ABLE" data-ref="_M/ADW_MC_WDTR_ABLE">ADW_MC_WDTR_ABLE</dfn>		0x009C</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/ADW_MC_SDTR_ABLE" data-ref="_M/ADW_MC_SDTR_ABLE">ADW_MC_SDTR_ABLE</dfn>		0x009E</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/ADW_MC_TAGQNG_ABLE" data-ref="_M/ADW_MC_TAGQNG_ABLE">ADW_MC_TAGQNG_ABLE</dfn>		0x00A0</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/ADW_MC_DISC_ENABLE" data-ref="_M/ADW_MC_DISC_ENABLE">ADW_MC_DISC_ENABLE</dfn>		0x00A2</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/ADW_MC_IDLE_CMD_STATUS" data-ref="_M/ADW_MC_IDLE_CMD_STATUS">ADW_MC_IDLE_CMD_STATUS</dfn>		0x00A4</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/ADW_MC_IDLE_CMD" data-ref="_M/ADW_MC_IDLE_CMD">ADW_MC_IDLE_CMD</dfn>			0x00A6</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/ADW_MC_IDLE_CMD_PARAMETER" data-ref="_M/ADW_MC_IDLE_CMD_PARAMETER">ADW_MC_IDLE_CMD_PARAMETER</dfn>	0x00A8</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/ADW_MC_DEFAULT_SCSI_CFG0" data-ref="_M/ADW_MC_DEFAULT_SCSI_CFG0">ADW_MC_DEFAULT_SCSI_CFG0</dfn>	0x00AC</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/ADW_MC_DEFAULT_SCSI_CFG1" data-ref="_M/ADW_MC_DEFAULT_SCSI_CFG1">ADW_MC_DEFAULT_SCSI_CFG1</dfn>	0x00AE</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/ADW_MC_DEFAULT_MEM_CFG" data-ref="_M/ADW_MC_DEFAULT_MEM_CFG">ADW_MC_DEFAULT_MEM_CFG</dfn>		0x00B0</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/ADW_MC_DEFAULT_SEL_MASK" data-ref="_M/ADW_MC_DEFAULT_SEL_MASK">ADW_MC_DEFAULT_SEL_MASK</dfn>		0x00B2</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/ADW_MC_SDTR_DONE" data-ref="_M/ADW_MC_SDTR_DONE">ADW_MC_SDTR_DONE</dfn> 		0x00B6</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/ADW_MC_NUMBER_OF_QUEUED_CMD" data-ref="_M/ADW_MC_NUMBER_OF_QUEUED_CMD">ADW_MC_NUMBER_OF_QUEUED_CMD</dfn>	0x00C0</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/ADW_MC_NUMBER_OF_MAX_CMD" data-ref="_M/ADW_MC_NUMBER_OF_MAX_CMD">ADW_MC_NUMBER_OF_MAX_CMD</dfn>	0x00D0</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/ADW_MC_DEVICE_HSHK_CFG_TABLE" data-ref="_M/ADW_MC_DEVICE_HSHK_CFG_TABLE">ADW_MC_DEVICE_HSHK_CFG_TABLE</dfn>	0x0100</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/ADW_MC_CONTROL_FLAG" data-ref="_M/ADW_MC_CONTROL_FLAG">ADW_MC_CONTROL_FLAG</dfn> 		0x0122 /* Microcode control flag. */</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/ADW_MC_WDTR_DONE" data-ref="_M/ADW_MC_WDTR_DONE">ADW_MC_WDTR_DONE</dfn> 		0x0124</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/ADW_MC_CAM_MODE_MASK" data-ref="_M/ADW_MC_CAM_MODE_MASK">ADW_MC_CAM_MODE_MASK</dfn>		0x015E /* CAM mode TID bitmask. */</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/ADW_MC_ICQ" data-ref="_M/ADW_MC_ICQ">ADW_MC_ICQ</dfn>			0x0160</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/ADW_MC_IRQ" data-ref="_M/ADW_MC_IRQ">ADW_MC_IRQ</dfn>			0x0164</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/ADW_MC_PPR_ABLE" data-ref="_M/ADW_MC_PPR_ABLE">ADW_MC_PPR_ABLE</dfn>			0x017A</u></td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td><i>/*</i></td></tr>
<tr><th id="164">164</th><td><i> * Microcode Control Flags</i></td></tr>
<tr><th id="165">165</th><td><i> *</i></td></tr>
<tr><th id="166">166</th><td><i> * Flags set by the Adw Library in RISC variable 'control_flag' (0x122)</i></td></tr>
<tr><th id="167">167</th><td><i> * and handled by the microcode.</i></td></tr>
<tr><th id="168">168</th><td><i> */</i></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/CONTROL_FLAG_IGNORE_PERR" data-ref="_M/CONTROL_FLAG_IGNORE_PERR">CONTROL_FLAG_IGNORE_PERR</dfn>	0x0001 /* Ignore DMA Parity Errors */</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/CONTROL_FLAG_ENABLE_AIPP" data-ref="_M/CONTROL_FLAG_ENABLE_AIPP">CONTROL_FLAG_ENABLE_AIPP</dfn>	0x0002 /* Enabled AIPP checking. */</u></td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td><i>/*</i></td></tr>
<tr><th id="174">174</th><td><i> * ADW_MC_DEVICE_HSHK_CFG_TABLE microcode table or HSHK_CFG register format</i></td></tr>
<tr><th id="175">175</th><td><i> */</i></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/HSHK_CFG_WIDE_XFR" data-ref="_M/HSHK_CFG_WIDE_XFR">HSHK_CFG_WIDE_XFR</dfn>	0x8000</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/HSHK_CFG_RATE" data-ref="_M/HSHK_CFG_RATE">HSHK_CFG_RATE</dfn>		0x0F00</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/HSHK_CFG_OFFSET" data-ref="_M/HSHK_CFG_OFFSET">HSHK_CFG_OFFSET</dfn>		0x001F</u></td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/ADW_DEF_MAX_HOST_QNG" data-ref="_M/ADW_DEF_MAX_HOST_QNG">ADW_DEF_MAX_HOST_QNG</dfn>	0xFD /* Max. number of host commands (253) */</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/ADW_DEF_MIN_HOST_QNG" data-ref="_M/ADW_DEF_MIN_HOST_QNG">ADW_DEF_MIN_HOST_QNG</dfn>	0x10 /* Min. number of host commands (16) */</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/ADW_DEF_MAX_DVC_QNG" data-ref="_M/ADW_DEF_MAX_DVC_QNG">ADW_DEF_MAX_DVC_QNG</dfn>	0x3F /* Max. number commands per device (63) */</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/ADW_DEF_MIN_DVC_QNG" data-ref="_M/ADW_DEF_MIN_DVC_QNG">ADW_DEF_MIN_DVC_QNG</dfn>	0x04 /* Min. number commands per device (4) */</u></td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/ADW_QC_DATA_CHECK" data-ref="_M/ADW_QC_DATA_CHECK">ADW_QC_DATA_CHECK</dfn>	0x01 /* Require ADW_QC_DATA_OUT set or clear. */</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/ADW_QC_DATA_OUT" data-ref="_M/ADW_QC_DATA_OUT">ADW_QC_DATA_OUT</dfn>		0x02 /* Data out DMA transfer. */</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/ADW_QC_START_MOTOR" data-ref="_M/ADW_QC_START_MOTOR">ADW_QC_START_MOTOR</dfn>	0x04 /* Send auto-start motor before request. */</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/ADW_QC_NO_OVERRUN" data-ref="_M/ADW_QC_NO_OVERRUN">ADW_QC_NO_OVERRUN</dfn>	0x08 /* Don't report overrun. */</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/ADW_QC_FREEZE_TIDQ" data-ref="_M/ADW_QC_FREEZE_TIDQ">ADW_QC_FREEZE_TIDQ</dfn>	0x10 /* Freeze TID queue after request.XXX TBD*/</u></td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/ADW_QSC_NO_DISC" data-ref="_M/ADW_QSC_NO_DISC">ADW_QSC_NO_DISC</dfn>		0x01 /* Don't allow disconnect for request. */</u></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/ADW_QSC_NO_TAGMSG" data-ref="_M/ADW_QSC_NO_TAGMSG">ADW_QSC_NO_TAGMSG</dfn>	0x02 /* Don't allow tag queuing for request. */</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/ADW_QSC_NO_SYNC" data-ref="_M/ADW_QSC_NO_SYNC">ADW_QSC_NO_SYNC</dfn>		0x04 /* Don't use Synch. transfer on request. */</u></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/ADW_QSC_NO_WIDE" data-ref="_M/ADW_QSC_NO_WIDE">ADW_QSC_NO_WIDE</dfn>		0x08 /* Don't use Wide transfer on request. */</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/ADW_QSC_REDO_DTR" data-ref="_M/ADW_QSC_REDO_DTR">ADW_QSC_REDO_DTR</dfn>	0x10 /* Renegotiate WDTR/SDTR before request. */</u></td></tr>
<tr><th id="196">196</th><td><i>/*</i></td></tr>
<tr><th id="197">197</th><td><i> * Note: If a Tag Message is to be sent and neither ADW_QSC_HEAD_TAG or</i></td></tr>
<tr><th id="198">198</th><td><i> * ADW_QSC_ORDERED_TAG is set, then a Simple Tag Message (0x20) is used.</i></td></tr>
<tr><th id="199">199</th><td><i> */</i></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/ADW_QSC_HEAD_TAG" data-ref="_M/ADW_QSC_HEAD_TAG">ADW_QSC_HEAD_TAG</dfn>	0x40 /* Use Head Tag Message (0x21). */</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/ADW_QSC_ORDERED_TAG" data-ref="_M/ADW_QSC_ORDERED_TAG">ADW_QSC_ORDERED_TAG</dfn>	0x80 /* Use Ordered Tag Message (0x22). */</u></td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td><i>/******************************************************************************/</i></td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td><a class="typedef" href="#ADW_CARRIER" title='ADW_CARRIER' data-type='struct adw_carrier' data-ref="ADW_CARRIER" data-ref-filename="ADW_CARRIER">ADW_CARRIER</a> *<dfn class="decl fn" id="AdwInitCarriers" title='AdwInitCarriers' data-ref="AdwInitCarriers" data-ref-filename="AdwInitCarriers">AdwInitCarriers</dfn>(<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dmamap_t" title='bus_dmamap_t' data-type='struct x86_bus_dmamap *' data-ref="bus_dmamap_t" data-ref-filename="bus_dmamap_t">bus_dmamap_t</a>, <a class="typedef" href="#ADW_CARRIER" title='ADW_CARRIER' data-type='struct adw_carrier' data-ref="ADW_CARRIER" data-ref-filename="ADW_CARRIER">ADW_CARRIER</a> *);</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td><b>extern</b> <em>const</em> <b>struct</b> <a class="type" href="#adw_mcode" title='adw_mcode' data-ref="adw_mcode" data-ref-filename="adw_mcode">adw_mcode</a> <dfn class="decl" id="adw_asc3550_mcode_data" title='adw_asc3550_mcode_data' data-ref="adw_asc3550_mcode_data" data-ref-filename="adw_asc3550_mcode_data">adw_asc3550_mcode_data</dfn>;</td></tr>
<tr><th id="209">209</th><td><b>extern</b> <em>const</em> <b>struct</b> <a class="type" href="#adw_mcode" title='adw_mcode' data-ref="adw_mcode" data-ref-filename="adw_mcode">adw_mcode</a> <dfn class="decl" id="adw_asc38C0800_mcode_data" title='adw_asc38C0800_mcode_data' data-ref="adw_asc38C0800_mcode_data" data-ref-filename="adw_asc38C0800_mcode_data">adw_asc38C0800_mcode_data</dfn>;</td></tr>
<tr><th id="210">210</th><td><b>extern</b> <em>const</em> <b>struct</b> <a class="type" href="#adw_mcode" title='adw_mcode' data-ref="adw_mcode" data-ref-filename="adw_mcode">adw_mcode</a> <dfn class="decl" id="adw_asc38C1600_mcode_data" title='adw_asc38C1600_mcode_data' data-ref="adw_asc38C1600_mcode_data" data-ref-filename="adw_asc38C1600_mcode_data">adw_asc38C1600_mcode_data</dfn>;</td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td><i>/******************************************************************************/</i></td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td><u>#<span data-ppcond="41">endif</span>	/* ADW_MCODE_H */</u></td></tr>
<tr><th id="215">215</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='adw.c.html'>netbsd/sys/dev/ic/adw.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
