
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.46

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: main_reg[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: shadow_reg[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ main_reg[0]$_SDFFE_PN0P_/CK (DFF_X1)
     3    3.63    0.01    0.09    0.09 ^ main_reg[0]$_SDFFE_PN0P_/Q (DFF_X1)
                                         main_reg[0] (net)
                  0.01    0.00    0.09 ^ _325_/B (MUX2_X2)
     1    1.73    0.01    0.03    0.12 ^ _325_/Z (MUX2_X2)
                                         _110_ (net)
                  0.01    0.00    0.12 ^ _326_/A2 (AND2_X2)
     1    1.14    0.01    0.03    0.15 ^ _326_/ZN (AND2_X2)
                                         _032_ (net)
                  0.01    0.00    0.15 ^ shadow_reg[0]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.15   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ shadow_reg[0]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.15   data arrival time
-----------------------------------------------------------------------------
                                  0.14   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: use_shadow_out (input port clocked by core_clock)
Endpoint: main_data_out[0] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.97    0.00    0.00    0.20 ^ use_shadow_out (in)
                                         use_shadow_out (net)
                  0.00    0.00    0.20 ^ _426_/A (BUF_X1)
     5    9.18    0.02    0.04    0.24 ^ _426_/Z (BUF_X1)
                                         _179_ (net)
                  0.02    0.00    0.24 ^ _427_/A (BUF_X2)
    10   19.20    0.02    0.05    0.28 ^ _427_/Z (BUF_X2)
                                         _180_ (net)
                  0.02    0.00    0.28 ^ _428_/S (MUX2_X1)
     1    0.00    0.01    0.06    0.34 v _428_/Z (MUX2_X1)
                                         main_data_out[0] (net)
                  0.01    0.00    0.34 v main_data_out[0] (out)
                                  0.34   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.34   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: use_shadow_out (input port clocked by core_clock)
Endpoint: main_data_out[0] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.97    0.00    0.00    0.20 ^ use_shadow_out (in)
                                         use_shadow_out (net)
                  0.00    0.00    0.20 ^ _426_/A (BUF_X1)
     5    9.18    0.02    0.04    0.24 ^ _426_/Z (BUF_X1)
                                         _179_ (net)
                  0.02    0.00    0.24 ^ _427_/A (BUF_X2)
    10   19.20    0.02    0.05    0.28 ^ _427_/Z (BUF_X2)
                                         _180_ (net)
                  0.02    0.00    0.28 ^ _428_/S (MUX2_X1)
     1    0.00    0.01    0.06    0.34 v _428_/Z (MUX2_X1)
                                         main_data_out[0] (net)
                  0.01    0.00    0.34 v main_data_out[0] (out)
                                  0.34   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.34   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.10e-04   1.16e-05   4.99e-06   4.27e-04  71.6%
Combinational          1.18e-04   4.25e-05   9.10e-06   1.69e-04  28.4%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.28e-04   5.41e-05   1.41e-05   5.96e-04 100.0%
                          88.6%       9.1%       2.4%
