<!DOCTYPE html>
<html>
<head>
<style>
table {
    font-family: arial, sans-serif;
    border-collapse: collapse;
    width: 100%;
}

td, th {

    border: 1px solid #dddddd;
    text-align: center;
    padding: 8px;
}

tr:nth-child(even) {
    background-color: #dddddd;
}
</style>
</head>
<body style="background-color:#f0f5f5">

<h3 style="text-align:center;"> This webpage contains All the papers published on Attacks & Mitigations related to Memory Systems</h3>

<table align="center"  style="width: 70%; height: 100%;">
  <tr>
    <th align="right">Year</th>
    <th align="right">Paper Title</th>    
  </tr>
<tr>
    <td>2018</td>
    <td><a href="https://ieeexplore.ieee.org/document/8416857
"  target="_blank">Nonblocking Memory Refresh</a></td>
</tr>

<tr>    
    <td>2018</td>
    <td><a href=https://ieeexplore.ieee.org/document/8416859  target="_blank">
	Mitigating Wordline Crosstalk Using Adaptive Trees of Counters
	</a>
    </td>
</tr>
	
<tr>
    <td>2018</td>    
    <td><a href=https://ieeexplore.ieee.org/document/8416860  target="_blank">
	Mobilizing the Micro-Ops: Exploiting Context Sensitive Decoding for Security and Energy Efficiency
	</a>
    </td>
</tr>

<tr>    
     <td>2018</td>
    <td><a href=https://ieeexplore.ieee.org/document/8416861  target="_blank">
	Hiding Intermittent Information Leakage with Architectural Support for Blinking
	</a>
    </td>
 </tr>

<tr>    
     <td>2018</td>
    <td><a href=https://ieeexplore.ieee.org/document/8327006  target="_blank">
	RCoal: Mitigating GPU Timing Attack via Subwarp-Based Randomized Coalescing Techniques
	</a>
    </td>
 </tr>
<tr>    
     <td>2018</td>
    <td><a href=https://ieeexplore.ieee.org/document/8327007 target="_blank">
	Are Coherence Protocol States Vulnerable to Information Leakage?
	</a>
    </td>
 </tr>
<tr>    
     <td>2018</td>
    <td><a href=https://ieeexplore.ieee.org/document/8327008 target="_blank">
Record-Replay Architecture as a General Security Framework
	</a>
    </td>
 </tr>
<tr>    
     <td>2018</td>
    <td><a href=https://ieeexplore.ieee.org/document/8327009 target="_blank">
	The DRAM Latency PUF: Quickly Evaluating Physical Unclonable Functions by Exploiting the Latency-Reliability Tradeoff in Modern Commodity DRAM Devices
	</a>
    </td>
 </tr>

<tr>    
     <td>2018</td>
    <td><a href=https://dl.acm.org/citation.cfm?doid=3173162.3173204 target="_blank">
	BranchScope: A New Side-Channel Attack on Directional Branch Predictor
	</a>
    </td>
 </tr>


<tr>    
     <td>2018</td>
    <td><a href=https://www.usenix.org/conference/usenixsecurity18/presentation/van-schaik target="_blank">
	Malicious Management Unit: Why Stopping Cache Attacks in Software is Harder Than You Think
	</a>
    </td>
 </tr>

<tr>    
     <td>2018</td>
    <td><a href=https://www.usenix.org/conference/usenixsecurity18/presentation/gras target="_blank">
	Translation Leak-aside Buffer: Defeating Cache Side-channel Protections with TLB Attacks
	</a>
    </td>
 </tr>

<tr>    
     <td>2018</td>
    <td><a href=https://www.usenix.org/conference/usenixsecurity18/presentation/lipp target="_blank">
	Meltdown: Reading Kernel Memory from User Space
	</a>
    </td>
 </tr>

<tr>    
     <td>2018</td>
    <td><a href=https://www.usenix.org/conference/usenixsecurity18/presentation/bulck target="_blank">
	Foreshadow: Extracting the Keys to the Intel SGX Kingdom with Transient Out-of-Order Execution
	</a>
    </td>
 </tr>

<tr>    
     <td>2018</td>
    <td><a href=https://ieeexplore.ieee.org/document/8418603 target="_blank">
	Racing in Hyperspace: Closing Hyper-Threading Side Channels on SGX with Contrived Data Races
	</a>
    </td>
 </tr>

<tr>    
     <td>2018</td>
    <td><a href= https://ieeexplore.ieee.org/document/8418604 target="_blank">
	Grand Pwning Unit: Accelerating Microarchitectural Attacks with the GPU
	</a>
    </td>
 </tr>


<tr>    
     <td>2018</td>
    <td><a href= https://ieeexplore.ieee.org/document/8418605 target="_blank">	
	SoK: Keylogging Side Channels
	</a>
    </td>
 </tr>

<tr>    
     <td>2018</td>
    <td><a href= https://ieeexplore.ieee.org/document/8418606 target="_blank">		
	FPGA-Based Remote Power Side-Channel Attacks
	</a>
    </td>
 </tr>

<tr>    
     <td>2018</td>
    <td><a href=https://ieeexplore.ieee.org/document/8418607 target="_blank">		
	Another Flip in the Wall of Rowhammer Defenses
	</a>
    </td>
 </tr>

<tr>    
     <td>2018</td>
    <td><a href=http://wp.internetsociety.org/ndss/wp-content/uploads/sites/25/2018/02/ndss2018_04B-1_Schwarz_paper.pdf  target="_blank">		
	KeyDrown: Eliminating Software-Based Keystroke Timing Side-Channel Attacks
	</a>
    </td>
 </tr>

<tr>    
     <td>2018</td>
    <td><a href= http://wp.internetsociety.org/ndss/wp-content/uploads/sites/25/2018/02/ndss2018_06A-3_Sullivan_paper.pdf  target="_blank">		
	Microarchitectural Minefields: 4K-Aliasing Covert Channel and Multi-Tenant Detection in IaaS Clouds
	</a>
    </td>
 </tr>

<tr>    
     <td>2018</td>
    <td><a href= http://wp.internetsociety.org/ndss/wp-content/uploads/sites/25/2018/02/ndss2018_06A-2_Ahmad_paper.pdf target="_blank">		
	OBLIVIATE : A Data Oblivious File System for Intel SGX
	</a>
    </td>
 </tr>

<tr>    
     <td>2018</td>
    <td><a href= https://link.springer.com/chapter/10.1007%2F978-3-319-99073-6_9 target="_blank">		
	Navigating the Samsung TrustZone and Cache-Attacks on the Keymaster Trustlet
	</a>
    </td>
 </tr>

<tr>    
     <td>2018</td>
    <td><a href= https://link.springer.com/chapter/10.1007%2F978-3-319-99073-6_10 target="_blank">		
	Combination of Hardware and Software: An Efficient AES Implementation Resistant to Side-Channel Attacks on All Programmable SoC
	</a>
    </td>
 </tr>

<tr>    
     <td>2018</td>
    <td><a href= https://link.springer.com/chapter/10.1007%2F978-3-319-99073-6_11 target="_blank">		
	How Secure Is Green IT? The Case of Software-Based Energy Side Channels
	</a>
    </td>
 </tr>

<tr>    
     <td>2018</td>
    <td><a href= https://dl.acm.org/citation.cfm?doid=3243734.3243736 target="_blank">		
	Unveiling Hardware-based Data Prefetcher, a Hidden Source of Information Leakage
	</a>
    </td>
 </tr>

<tr>    
     <td>2018</td>
    <td><a href= https://dl.acm.org/citation.cfm?doid=3243734.3243744 target="_blank">		
	Ohm's Law in Data Centers: A Voltage Side Channel for Timing Power Attacks
	</a>
    </td>
 </tr>

<tr>    
     <td>2018</td>
    <td><a href= https://dl.acm.org/citation.cfm?doid=3243734.3243802 target="_blank">		
	Screaming Channels: When Electromagnetic Side Channels Meet Radio Transceivers
	</a>
    </td>
 </tr>

<tr>    
     <td>2018</td>
    <td><a href= https://dl.acm.org/citation.cfm?doid=3243734.3243822 target="_blank">		
	Nemesis: Studying Microarchitectural Timing Leaks in Rudimentary CPU Interrupt Logic
	</a>
    </td>
 </tr>



<tr>    
     <td>2018</td>
    <td><a href= https://dl.acm.org/citation.cfm?doid=3195970.3196003 target="_blank">		
	Cache side-channel attacks and time-predictability in high-performance critical real-time systems
	</a>
    </td>
 </tr>

<tr>    
     <td>2018</td>
    <td><a href= https://dl.acm.org/citation.cfm?doid=3195970.3196058 target="_blank">		
	GPU obfuscation: attack and defense strategies
	</a>
    </td>
 </tr>
<tr>    
     <td>2018</td>
    <td><a href= https://dl.acm.org/citation.cfm?doid=3195970.3196065 target="_blank">		
	It's hammer time: how to attack (rowhammer-based) DRAM-PUFs
	</a>
    </td>
 </tr>







<tr>
	<td>2017</td>    
    <td><a href=https://dl.acm.org/citation.cfm?doid=3079856.3080232 target="_blank">
	InvisiMem: Smart Memory Defenses for Memory Bus Side Channel
	</a>
    </td>
 </tr>
<tr>    
	<td>2017</td>
    <td><a href=https://dl.acm.org/citation.cfm?doid=3079856.3080230 target="_blank">
	ObfusMem: A Low-Overhead Access Obfuscation for Trusted Memories
	</a>
    </td>
 </tr>
<tr>    
	<td>2017</td>
    <td><a href=https://dl.acm.org/citation.cfm?doid=3079856.3080223 target="_blank">
	EDDIE: EM-Based Detection of Deviations in Program Execution
	</a>
    </td>
 </tr>
<tr>    
	<td>2017</td>
    <td><a href=https://dl.acm.org/citation.cfm?doid=3079856.3080222 target="_blank">
	Secure Hierarchy-Aware Cache Replacement Policy (SHARP): Defending Against Cache-Based Side Channel Atacks
	</a>
    </td>
 </tr>
<tr>  
	<td>2017</td>  
    <td><a href=https://dl.acm.org/citation.cfm?doid=3079856.3080226 target="_blank">
	Lemonade from Lemons: Harnessing Device Wearout to Create Limited-Use Security Architectures
	</a>
    </td>
 </tr>
<tr>    
	<td>2017</td> 
    <td><a href=https://dl.acm.org/citation.cfm?doid=3123939.3123972 target="_blank">
	RHMD: evasion-resilient hardware malware detectors
	</a>
    </td>
 </tr>
<tr>    
	<td>2017</td> 
    <td><a href=https://dl.acm.org/citation.cfm?doid=3123939.3124546 target="_blank">
	How secure is your cache against side-channel attacks?
	</a>
    </td>
 </tr>
<tr>    
	<td>2017</td> 
    <td><a href=https://dl.acm.org/citation.cfm?doid=3123939.3124538 target="_blank">
	Constructing and characterizing covert channels on GPGPUs
	</a>
    </td>
 </tr>



 </table>

</body>
</html>
