
             Lattice Mapping Report File for Design Module 'top'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 4 -oc Commercial
     ContadorPrograma_ContadorPrograma.ngd -o
     ContadorPrograma_ContadorPrograma_map.ncd -pr
     ContadorPrograma_ContadorPrograma.prf -mp
     ContadorPrograma_ContadorPrograma.mrp -lpf
     C:/Users/andre/Documents/University/Noveno Semestre/Arquitectura de computa
     doras/Procesador/ContadorProgramaReal/ContadorPrograma/ContadorPrograma_Con
     tadorPrograma_synplify.lpf -lpf C:/Users/andre/Documents/University/Noveno
     Semestre/Arquitectura de
     computadoras/Procesador/ContadorProgramaReal/ContadorPrograma.lpf -c 0 -gui
     -msgset C:/Users/andre/Documents/University/Noveno Semestre/Arquitectura de
     computadoras/Procesador/ContadorProgramaReal/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.12.0.240.2
Mapped on:  06/29/23  14:07:41

Design Summary
--------------

   Number of registers:      8 out of  7209 (0%)
      PFU registers:            8 out of  6864 (0%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:         6 out of  3432 (0%)
      SLICEs as Logic/ROM:      6 out of  3432 (0%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:          5 out of  3432 (0%)
   Number of LUT4s:         11 out of  6864 (0%)
      Number used as logic LUTs:          1
      Number used as distributed RAM:     0
      Number used as ripple logic:       10
      Number used as shift registers:     0
   Number of PIO sites used: 20 + 4(JTAG) out of 115 (21%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:        1 out of 1 (100%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : No
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of

                                    Page 1




Design:  top                                           Date:  06/29/23  14:07:41

Design Summary (cont)
---------------------
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1
     Net clk_c: 5 loads, 0 rising, 5 falling (Driver: PIO clk )
   Number of Clock Enables:  1
     Net wpc_c: 5 loads, 5 LSLICEs
   Number of local set/reset loads for net reset_c merged into GSR:  8
   Number of LSRs:  0
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net selector_c_i: 9 loads
     Net wpc_c: 5 loads
     Net busSalida_c[0]: 2 loads
     Net busSalida_c[1]: 2 loads
     Net busSalida_c[2]: 2 loads
     Net busSalida_c[3]: 2 loads
     Net busSalida_c[4]: 2 loads
     Net busSalida_c[5]: 2 loads
     Net busSalida_c[6]: 2 loads
     Net busSalida_c[7]: 2 loads




   Number of warnings:  1
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: Using local reset signal 'reset_c' to infer global GSR net.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| busSalida[0]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| clk                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| busSalida[7]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| busSalida[6]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| busSalida[5]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| busSalida[4]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| busSalida[3]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| busSalida[2]        | OUTPUT    | LVCMOS25  |            |

                                    Page 2




Design:  top                                           Date:  06/29/23  14:07:41

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| busSalida[1]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| selector            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| busEntradaInfluido[7]| INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| busEntradaInfluido[6]| INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| busEntradaInfluido[5]| INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| busEntradaInfluido[4]| INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| busEntradaInfluido[3]| INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| busEntradaInfluido[2]| INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| busEntradaInfluido[1]| INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| busEntradaInfluido[0]| INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| reset               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| wpc                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block VCC undriven or does not drive anything - clipped.
Block GND undriven or does not drive anything - clipped.
Block cto1/VCC undriven or does not drive anything - clipped.
Signal cto1/CN was merged into signal clk_c
Signal cto1/GND undriven or does not drive anything - clipped.
Signal VCC undriven or does not drive anything - clipped.
Signal cto1/DOUT_s_0_S1[7] undriven or does not drive anything - clipped.
Signal cto1/DOUT_s_0_COUT[7] undriven or does not drive anything - clipped.
Signal cto1/DOUT_cry_0_S0[0] undriven or does not drive anything - clipped.
Signal cto1/N_1 undriven or does not drive anything - clipped.
Block cto1/DOUT_0_.CN was optimized away.
Block cto1/GND was optimized away.

     

GSR Usage
---------

GSR Component:
   The local reset signal 'reset_c' of the design has been inferred as Global
        Set Reset (GSR). The reset signal used for GSR control is 'reset_c'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.

                                    Page 3




Design:  top                                           Date:  06/29/23  14:07:41

GSR Usage (cont)
----------------
        

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 57 MB
        
















































                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights
     reserved.
