Analysis & Synthesis report for FM
Wed Nov 16 11:24:13 2022
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for NCO_FM:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 18. Source assignments for NCO_FM:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 19. Source assignments for NCO_150:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 20. Source assignments for NCO_150:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 21. Source assignments for NCO_Data:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 22. Source assignments for NCO_Data:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 23. Source assignments for fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo
 24. Source assignments for fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated
 25. Source assignments for fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|a_graycounter_cu6:rdptr_g1p
 26. Source assignments for fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|a_graycounter_8cc:wrptr_g1p
 27. Source assignments for fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram
 28. Source assignments for fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp
 29. Source assignments for fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10
 30. Source assignments for fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|dffpipe_dd9:ws_brp
 31. Source assignments for fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|dffpipe_dd9:ws_bwp
 32. Source assignments for fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp
 33. Source assignments for fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe14
 34. Source assignments for fifo_decimation:inst11|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 35. Source assignments for fifo_decimation:inst11|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 36. Source assignments for NCO_IQ:inst2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 37. Source assignments for NCO_IQ:inst2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 38. Source assignments for FM_FFT:inst34|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 39. Source assignments for FM_FFT:inst34|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 40. Source assignments for fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo
 41. Source assignments for fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated
 42. Source assignments for fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|a_graycounter_cu6:rdptr_g1p
 43. Source assignments for fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|a_graycounter_8cc:wrptr_g1p
 44. Source assignments for fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram
 45. Source assignments for fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp
 46. Source assignments for fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10
 47. Source assignments for fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|dffpipe_dd9:ws_brp
 48. Source assignments for fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|dffpipe_dd9:ws_bwp
 49. Source assignments for fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp
 50. Source assignments for fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe14
 51. Source assignments for fifo_decimation_2:inst20|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 52. Source assignments for fifo_decimation_2:inst20|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 53. Source assignments for fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo
 54. Source assignments for fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated
 55. Source assignments for fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|a_graycounter_bu6:rdptr_g1p
 56. Source assignments for fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|a_graycounter_7cc:wrptr_g1p
 57. Source assignments for fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram
 58. Source assignments for fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_snl:rs_dgwp
 59. Source assignments for fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_id9:dffpipe10
 60. Source assignments for fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|dffpipe_cd9:ws_brp
 61. Source assignments for fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|dffpipe_cd9:ws_bwp
 62. Source assignments for fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_1ol:ws_dgrp
 63. Source assignments for fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe14
 64. Source assignments for fifo_decimation_3:inst23|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 65. Source assignments for fifo_decimation_3:inst23|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 66. Source assignments for fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo
 67. Source assignments for fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated
 68. Source assignments for fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|a_graycounter_bu6:rdptr_g1p
 69. Source assignments for fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|a_graycounter_7cc:wrptr_g1p
 70. Source assignments for fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram
 71. Source assignments for fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_snl:rs_dgwp
 72. Source assignments for fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_id9:dffpipe10
 73. Source assignments for fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|dffpipe_cd9:ws_brp
 74. Source assignments for fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|dffpipe_cd9:ws_bwp
 75. Source assignments for fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_1ol:ws_dgrp
 76. Source assignments for fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe14
 77. Source assignments for fifo_decimation_4:inst43|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 78. Source assignments for fifo_decimation_4:inst43|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 79. Source assignments for sld_signaltap:Integral
 80. Parameter Settings for User Entity Instance: NCO_FM:inst|NCO_FM_NCO_FM:nco_fm
 81. Parameter Settings for User Entity Instance: NCO_FM:inst|altera_reset_controller:rst_controller
 82. Parameter Settings for User Entity Instance: NCO_FM:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 83. Parameter Settings for User Entity Instance: NCO_FM:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 84. Parameter Settings for User Entity Instance: NCO_150:inst1|NCO_150_NCO_150:nco_150
 85. Parameter Settings for User Entity Instance: NCO_150:inst1|altera_reset_controller:rst_controller
 86. Parameter Settings for User Entity Instance: NCO_150:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 87. Parameter Settings for User Entity Instance: NCO_150:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 88. Parameter Settings for User Entity Instance: NCO_Data:inst12|NCO_Data_NCO_Data:nco_data
 89. Parameter Settings for User Entity Instance: NCO_Data:inst12|altera_reset_controller:rst_controller
 90. Parameter Settings for User Entity Instance: NCO_Data:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 91. Parameter Settings for User Entity Instance: NCO_Data:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 92. Parameter Settings for User Entity Instance: fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo
 93. Parameter Settings for User Entity Instance: fifo_decimation:inst11|altera_reset_controller:rst_controller
 94. Parameter Settings for User Entity Instance: fifo_decimation:inst11|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 95. Parameter Settings for User Entity Instance: fifo_decimation:inst11|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 96. Parameter Settings for User Entity Instance: PLL:inst15|PLL_pll_0:pll_0|altera_pll:altera_pll_i
 97. Parameter Settings for User Entity Instance: NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq
 98. Parameter Settings for User Entity Instance: NCO_IQ:inst2|altera_reset_controller:rst_controller
 99. Parameter Settings for User Entity Instance: NCO_IQ:inst2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
100. Parameter Settings for User Entity Instance: NCO_IQ:inst2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
101. Parameter Settings for User Entity Instance: FM_FFT:inst34|altera_reset_controller:rst_controller
102. Parameter Settings for User Entity Instance: FM_FFT:inst34|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
103. Parameter Settings for User Entity Instance: FM_FFT:inst34|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
104. Parameter Settings for User Entity Instance: fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo
105. Parameter Settings for User Entity Instance: fifo_decimation_2:inst20|altera_reset_controller:rst_controller
106. Parameter Settings for User Entity Instance: fifo_decimation_2:inst20|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
107. Parameter Settings for User Entity Instance: fifo_decimation_2:inst20|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
108. Parameter Settings for User Entity Instance: fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo
109. Parameter Settings for User Entity Instance: fifo_decimation_3:inst23|altera_reset_controller:rst_controller
110. Parameter Settings for User Entity Instance: fifo_decimation_3:inst23|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
111. Parameter Settings for User Entity Instance: fifo_decimation_3:inst23|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
112. Parameter Settings for User Entity Instance: Integral:inst26
113. Parameter Settings for User Entity Instance: Decimation:inst42
114. Parameter Settings for User Entity Instance: fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo
115. Parameter Settings for User Entity Instance: fifo_decimation_4:inst43|altera_reset_controller:rst_controller
116. Parameter Settings for User Entity Instance: fifo_decimation_4:inst43|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
117. Parameter Settings for User Entity Instance: fifo_decimation_4:inst43|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
118. Parameter Settings for Inferred Entity Instance: sld_signaltap:Integral
119. Parameter Settings for Inferred Entity Instance: avg_inc:inst39|lpm_divide:Div0
120. dcfifo Parameter Settings by Entity Instance
121. Port Connectivity Checks: "fifo_decimation_4:inst43|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
122. Port Connectivity Checks: "fifo_decimation_4:inst43|altera_reset_controller:rst_controller"
123. Port Connectivity Checks: "fifo_decimation_3:inst23|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
124. Port Connectivity Checks: "fifo_decimation_3:inst23|altera_reset_controller:rst_controller"
125. Port Connectivity Checks: "fifo_decimation_2:inst20|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
126. Port Connectivity Checks: "fifo_decimation_2:inst20|altera_reset_controller:rst_controller"
127. Port Connectivity Checks: "FM_FFT:inst34|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
128. Port Connectivity Checks: "FM_FFT:inst34|altera_reset_controller:rst_controller"
129. Port Connectivity Checks: "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst"
130. Port Connectivity Checks: "NCO_IQ:inst2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
131. Port Connectivity Checks: "NCO_IQ:inst2|altera_reset_controller:rst_controller"
132. Port Connectivity Checks: "NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_aprid_dxx:ux0219"
133. Port Connectivity Checks: "NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_dxx:ux002"
134. Port Connectivity Checks: "PLL:inst15|PLL_pll_0:pll_0|altera_pll:altera_pll_i"
135. Port Connectivity Checks: "PLL:inst15|PLL_pll_0:pll_0"
136. Port Connectivity Checks: "fifo_decimation:inst11|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
137. Port Connectivity Checks: "fifo_decimation:inst11|altera_reset_controller:rst_controller"
138. Port Connectivity Checks: "NCO_Data:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
139. Port Connectivity Checks: "NCO_Data:inst12|altera_reset_controller:rst_controller"
140. Port Connectivity Checks: "NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_dxx:ux002"
141. Port Connectivity Checks: "NCO_150:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
142. Port Connectivity Checks: "NCO_150:inst1|altera_reset_controller:rst_controller"
143. Port Connectivity Checks: "NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_nco_aprid_dxx:ux0219"
144. Port Connectivity Checks: "NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_dxx:ux002"
145. Port Connectivity Checks: "NCO_FM:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
146. Port Connectivity Checks: "NCO_FM:inst|altera_reset_controller:rst_controller"
147. Port Connectivity Checks: "NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_aprid_dxx:ux0219"
148. Port Connectivity Checks: "NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_dxx:ux002"
149. SignalTap II Logic Analyzer Settings
150. Post-Synthesis Netlist Statistics for Top Partition
151. Post-Synthesis Netlist Statistics for Partition sld_signaltap:Integral
152. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
153. Elapsed Time Per Partition
154. Connections to In-System Debugging Instance "Integral"
155. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Nov 16 11:24:12 2022           ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Standard Edition ;
; Revision Name                   ; FM                                              ;
; Top-level Entity Name           ; Project_BDF                                     ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 15821                                           ;
; Total pins                      ; 3                                               ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 2,240,136                                       ;
; Total DSP Blocks                ; 84                                              ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC5C6F27C7     ;                    ;
; Top-level entity name                                                           ; Project_BDF        ; FM                 ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.45        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  15.4%      ;
;     Processor 3            ;  15.4%      ;
;     Processor 4            ;  14.6%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------+
; File Name with User-Entered Path                                             ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                      ; Library           ;
+------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Filters/HPF_FIR_2.vhd                                                        ; yes             ; User VHDL File                               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/HPF_FIR_2.vhd                                                        ;                   ;
; fifo_decimation_4/synthesis/fifo_decimation_4.vhd                            ; yes             ; User VHDL File                               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/fifo_decimation_4.vhd                            ; fifo_decimation_4 ;
; fifo_decimation_4/synthesis/submodules/altera_reset_controller.v             ; yes             ; User Verilog HDL File                        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/altera_reset_controller.v             ; fifo_decimation_4 ;
; fifo_decimation_4/synthesis/submodules/altera_reset_synchronizer.v           ; yes             ; User Verilog HDL File                        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/altera_reset_synchronizer.v           ; fifo_decimation_4 ;
; fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v ; yes             ; User Verilog HDL File                        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v ; fifo_decimation_4 ;
; Decimation.vhd                                                               ; yes             ; User VHDL File                               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Decimation.vhd                                                               ;                   ;
; avg_inc.vhd                                                                  ; yes             ; User VHDL File                               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/avg_inc.vhd                                                                  ;                   ;
; pow_selector.vhd                                                             ; yes             ; User VHDL File                               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/pow_selector.vhd                                                             ;                   ;
; FM_FFT/synthesis/FM_FFT.vhd                                                  ; yes             ; User VHDL File                               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd                                                  ; FM_FFT            ;
; FM_FFT/synthesis/submodules/altera_reset_controller.v                        ; yes             ; User Verilog HDL File                        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_reset_controller.v                        ; FM_FFT            ;
; FM_FFT/synthesis/submodules/altera_reset_synchronizer.v                      ; yes             ; User Verilog HDL File                        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_reset_synchronizer.v                      ; FM_FFT            ;
; FM_FFT/synthesis/submodules/FM_FFT_FM_FFT_opt_twr4.hex                       ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT_opt_twr4.hex                       ; FM_FFT            ;
; FM_FFT/synthesis/submodules/FM_FFT_FM_FFT_opt_twr5.hex                       ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT_opt_twr5.hex                       ; FM_FFT            ;
; FM_FFT/synthesis/submodules/FM_FFT_FM_FFT_opt_twr6.hex                       ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT_opt_twr6.hex                       ; FM_FFT            ;
; FM_FFT/synthesis/submodules/FM_FFT_FM_FFT_opt_twr1.hex                       ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT_opt_twr1.hex                       ; FM_FFT            ;
; FM_FFT/synthesis/submodules/FM_FFT_FM_FFT_opt_twr2.hex                       ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT_opt_twr2.hex                       ; FM_FFT            ;
; FM_FFT/synthesis/submodules/FM_FFT_FM_FFT_opt_twr3.hex                       ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT_opt_twr3.hex                       ; FM_FFT            ;
; FM_FFT/synthesis/submodules/auk_dspip_text_pkg.vhd                           ; yes             ; User VHDL File                               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_text_pkg.vhd                           ; FM_FFT            ;
; FM_FFT/synthesis/submodules/auk_dspip_math_pkg.vhd                           ; yes             ; User VHDL File                               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_math_pkg.vhd                           ; FM_FFT            ;
; FM_FFT/synthesis/submodules/auk_dspip_lib_pkg.vhd                            ; yes             ; User VHDL File                               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_lib_pkg.vhd                            ; FM_FFT            ;
; FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd        ; yes             ; Encrypted User VHDL File                     ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd        ; FM_FFT            ;
; FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd      ; yes             ; Encrypted User VHDL File                     ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd      ; FM_FFT            ;
; FM_FFT/synthesis/submodules/auk_dspip_roundsat.vhd                           ; yes             ; User VHDL File                               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_roundsat.vhd                           ; FM_FFT            ;
; FM_FFT/synthesis/submodules/apn_fft_mult_can.vhd                             ; yes             ; Encrypted User VHDL File                     ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/apn_fft_mult_can.vhd                             ; FM_FFT            ;
; FM_FFT/synthesis/submodules/hyper_opt_OFF_pkg.vhd                            ; yes             ; Encrypted User VHDL File                     ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/hyper_opt_OFF_pkg.vhd                            ; FM_FFT            ;
; FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd                     ; yes             ; Encrypted User VHDL File                     ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd                     ; FM_FFT            ;
; FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd                          ; yes             ; Encrypted User VHDL File                     ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd                          ; FM_FFT            ;
; FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd                   ; yes             ; Encrypted User VHDL File                     ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd                   ; FM_FFT            ;
; FM_FFT/synthesis/submodules/counter_module.sv                                ; yes             ; Encrypted User SystemVerilog HDL File        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/counter_module.sv                                ; FM_FFT            ;
; FM_FFT/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd                     ; yes             ; Encrypted User VHDL File                     ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd                     ; FM_FFT            ;
; FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd                      ; yes             ; Encrypted User VHDL File                     ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd                      ; FM_FFT            ;
; FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd                         ; yes             ; Encrypted User VHDL File                     ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd                         ; FM_FFT            ;
; FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd                        ; yes             ; Encrypted User VHDL File                     ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd                        ; FM_FFT            ;
; FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd                  ; yes             ; Encrypted User VHDL File                     ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd                  ; FM_FFT            ;
; FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd                         ; yes             ; Encrypted User VHDL File                     ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd                         ; FM_FFT            ;
; FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd                        ; yes             ; Encrypted User VHDL File                     ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd                        ; FM_FFT            ;
; FM_FFT/synthesis/submodules/auk_dspip_r22sdf_counter.vhd                     ; yes             ; Encrypted User VHDL File                     ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_counter.vhd                     ; FM_FFT            ;
; FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd                       ; yes             ; Encrypted User VHDL File                     ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd                       ; FM_FFT            ;
; FM_FFT/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd              ; yes             ; Encrypted User VHDL File                     ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd              ; FM_FFT            ;
; FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd                       ; yes             ; Encrypted User VHDL File                     ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd                       ; FM_FFT            ;
; FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd                    ; yes             ; Encrypted User VHDL File                     ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd                    ; FM_FFT            ;
; FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd                         ; yes             ; Encrypted User VHDL File                     ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd                         ; FM_FFT            ;
; FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd                       ; yes             ; Encrypted User VHDL File                     ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd                       ; FM_FFT            ;
; FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv                                 ; FM_FFT            ;
; window_mult.vhd                                                              ; yes             ; User VHDL File                               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/window_mult.vhd                                                              ;                   ;
; LPF_FIR_2_CLK.vhd                                                            ; yes             ; User VHDL File                               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/LPF_FIR_2_CLK.vhd                                                            ;                   ;
; Filters/LPF_FIR_2.vhd                                                        ; yes             ; User VHDL File                               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/LPF_FIR_2.vhd                                                        ;                   ;
; Filters/TESTCIC2.vhd                                                         ; yes             ; User VHDL File                               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/TESTCIC2.vhd                                                         ;                   ;
; Integral.vhd                                                                 ; yes             ; User VHDL File                               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Integral.vhd                                                                 ;                   ;
; Filters/CIC1.vhd                                                             ; yes             ; User VHDL File                               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/CIC1.vhd                                                             ;                   ;
; Filters/LPF_V2.vhd                                                           ; yes             ; User VHDL File                               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/LPF_V2.vhd                                                           ;                   ;
; reverse_bit.vhd                                                              ; yes             ; User VHDL File                               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/reverse_bit.vhd                                                              ;                   ;
; pow.vhd                                                                      ; yes             ; User VHDL File                               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/pow.vhd                                                                      ;                   ;
; FFT/synthesis/submodules/FFT_FFT_Comp.sv                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/FFT_FFT_Comp.sv                                     ; FFT               ;
; FFT_clk.vhd                                                                  ; yes             ; User VHDL File                               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_clk.vhd                                                                  ;                   ;
; FFT_Adapter.vhd                                                              ; yes             ; User VHDL File                               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_Adapter.vhd                                                              ;                   ;
; cic_clk.vhd                                                                  ; yes             ; User VHDL File                               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cic_clk.vhd                                                                  ;                   ;
; fifo_decimation_3/synthesis/fifo_decimation_3.vhd                            ; yes             ; User VHDL File                               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd                            ; fifo_decimation_3 ;
; fifo_decimation_3/synthesis/submodules/altera_reset_controller.v             ; yes             ; User Verilog HDL File                        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/altera_reset_controller.v             ; fifo_decimation_3 ;
; fifo_decimation_3/synthesis/submodules/altera_reset_synchronizer.v           ; yes             ; User Verilog HDL File                        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/altera_reset_synchronizer.v           ; fifo_decimation_3 ;
; fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v ; yes             ; User Verilog HDL File                        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v ; fifo_decimation_3 ;
; Clock_Divider_10.vhd                                                         ; yes             ; User VHDL File                               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Clock_Divider_10.vhd                                                         ;                   ;
; NCO_TEST/synthesis/submodules/NCO_TEST_nco_iq.v                              ; yes             ; User Verilog HDL File                        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/NCO_TEST_nco_iq.v                              ; NCO_TEST          ;
; data_adder.vhd                                                               ; yes             ; User VHDL File                               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/data_adder.vhd                                                               ;                   ;
; NCO_150/synthesis/NCO_150.vhd                                                ; yes             ; User VHDL File                               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/NCO_150.vhd                                                ; NCO_150           ;
; NCO_150/synthesis/submodules/altera_reset_controller.v                       ; yes             ; User Verilog HDL File                        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/altera_reset_controller.v                       ; NCO_150           ;
; NCO_150/synthesis/submodules/altera_reset_synchronizer.v                     ; yes             ; User Verilog HDL File                        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/altera_reset_synchronizer.v                     ; NCO_150           ;
; NCO_150/synthesis/submodules/asj_nco_aprid_dxx.v                             ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_nco_aprid_dxx.v                             ; NCO_150           ;
; NCO_150/synthesis/submodules/asj_nco_mob_rw.v                                ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_nco_mob_rw.v                                ; NCO_150           ;
; NCO_150/synthesis/submodules/asj_nco_isdr.v                                  ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_nco_isdr.v                                  ; NCO_150           ;
; NCO_150/synthesis/submodules/asj_dxx_g.v                                     ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_dxx_g.v                                     ; NCO_150           ;
; NCO_150/synthesis/submodules/asj_dxx.v                                       ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_dxx.v                                       ; NCO_150           ;
; NCO_150/synthesis/submodules/asj_gal.v                                       ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_gal.v                                       ; NCO_150           ;
; NCO_150/synthesis/submodules/asj_nco_as_m_cen.v                              ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_nco_as_m_cen.v                              ; NCO_150           ;
; NCO_150/synthesis/submodules/asj_altqmcpipe.v                                ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_altqmcpipe.v                                ; NCO_150           ;
; NCO_150/synthesis/submodules/NCO_150_NCO_150_sin.hex                         ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/NCO_150_NCO_150_sin.hex                         ; NCO_150           ;
; NCO_150/synthesis/submodules/NCO_150_NCO_150.v                               ; yes             ; User Verilog HDL File                        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/NCO_150_NCO_150.v                               ; NCO_150           ;
; fifo_decimation_2/synthesis/fifo_decimation_2.vhd                            ; yes             ; User VHDL File                               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd                            ; fifo_decimation_2 ;
; fifo_decimation_2/synthesis/submodules/altera_reset_controller.v             ; yes             ; User Verilog HDL File                        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/altera_reset_controller.v             ; fifo_decimation_2 ;
; fifo_decimation_2/synthesis/submodules/altera_reset_synchronizer.v           ; yes             ; User Verilog HDL File                        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/altera_reset_synchronizer.v           ; fifo_decimation_2 ;
; fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v ; yes             ; User Verilog HDL File                        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v ; fifo_decimation_2 ;
; Clock_Divider.vhd                                                            ; yes             ; User VHDL File                               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Clock_Divider.vhd                                                            ;                   ;
; cordic_v3.vhd                                                                ; yes             ; User VHDL File                               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic_v3.vhd                                                                ;                   ;
; fifo_decimation/synthesis/fifo_decimation.vhd                                ; yes             ; User VHDL File                               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd                                ; fifo_decimation   ;
; fifo_decimation/synthesis/submodules/altera_reset_controller.v               ; yes             ; User Verilog HDL File                        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/altera_reset_controller.v               ; fifo_decimation   ;
; fifo_decimation/synthesis/submodules/altera_reset_synchronizer.v             ; yes             ; User Verilog HDL File                        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/altera_reset_synchronizer.v             ; fifo_decimation   ;
; fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v       ; yes             ; User Verilog HDL File                        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v       ; fifo_decimation   ;
; PLL/synthesis/PLL.vhd                                                        ; yes             ; User VHDL File                               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/PLL/synthesis/PLL.vhd                                                        ; PLL               ;
; PLL/synthesis/submodules/PLL_pll_0.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/PLL/synthesis/submodules/PLL_pll_0.v                                         ; PLL               ;
; NCO_IQ/synthesis/NCO_IQ.vhd                                                  ; yes             ; User VHDL File                               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/NCO_IQ.vhd                                                  ; NCO_IQ            ;
; NCO_IQ/synthesis/submodules/altera_reset_controller.v                        ; yes             ; User Verilog HDL File                        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/altera_reset_controller.v                        ; NCO_IQ            ;
; NCO_IQ/synthesis/submodules/altera_reset_synchronizer.v                      ; yes             ; User Verilog HDL File                        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/altera_reset_synchronizer.v                      ; NCO_IQ            ;
; NCO_IQ/synthesis/submodules/asj_nco_aprid_dxx.v                              ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_aprid_dxx.v                              ; NCO_IQ            ;
; NCO_IQ/synthesis/submodules/asj_nco_mob_rw.v                                 ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_mob_rw.v                                 ; NCO_IQ            ;
; NCO_IQ/synthesis/submodules/asj_nco_isdr.v                                   ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_isdr.v                                   ; NCO_IQ            ;
; NCO_IQ/synthesis/submodules/asj_dxx_g.v                                      ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_dxx_g.v                                      ; NCO_IQ            ;
; NCO_IQ/synthesis/submodules/asj_dxx.v                                        ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_dxx.v                                        ; NCO_IQ            ;
; NCO_IQ/synthesis/submodules/asj_gal.v                                        ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_gal.v                                        ; NCO_IQ            ;
; NCO_IQ/synthesis/submodules/asj_nco_as_m_cen.v                               ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_as_m_cen.v                               ; NCO_IQ            ;
; NCO_IQ/synthesis/submodules/asj_altqmcpipe.v                                 ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_altqmcpipe.v                                 ; NCO_IQ            ;
; NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq_sin.hex                            ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq_sin.hex                            ; NCO_IQ            ;
; NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq_cos.hex                            ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq_cos.hex                            ; NCO_IQ            ;
; NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v                                  ; yes             ; User Verilog HDL File                        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v                                  ; NCO_IQ            ;
; NCO_Data/synthesis/NCO_Data.vhd                                              ; yes             ; User VHDL File                               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/NCO_Data.vhd                                              ; NCO_Data          ;
; NCO_Data/synthesis/submodules/altera_reset_controller.v                      ; yes             ; User Verilog HDL File                        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/altera_reset_controller.v                      ; NCO_Data          ;
; NCO_Data/synthesis/submodules/altera_reset_synchronizer.v                    ; yes             ; User Verilog HDL File                        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/altera_reset_synchronizer.v                    ; NCO_Data          ;
; NCO_Data/synthesis/submodules/asj_nco_mob_rw.v                               ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_nco_mob_rw.v                               ; NCO_Data          ;
; NCO_Data/synthesis/submodules/asj_nco_isdr.v                                 ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_nco_isdr.v                                 ; NCO_Data          ;
; NCO_Data/synthesis/submodules/asj_nco_apr_dxx.v                              ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_nco_apr_dxx.v                              ; NCO_Data          ;
; NCO_Data/synthesis/submodules/asj_dxx_g.v                                    ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_dxx_g.v                                    ; NCO_Data          ;
; NCO_Data/synthesis/submodules/asj_dxx.v                                      ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_dxx.v                                      ; NCO_Data          ;
; NCO_Data/synthesis/submodules/asj_gal.v                                      ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_gal.v                                      ; NCO_Data          ;
; NCO_Data/synthesis/submodules/asj_nco_as_m_cen.v                             ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_nco_as_m_cen.v                             ; NCO_Data          ;
; NCO_Data/synthesis/submodules/asj_altqmcpipe.v                               ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_altqmcpipe.v                               ; NCO_Data          ;
; NCO_Data/synthesis/submodules/NCO_Data_NCO_Data_sin.hex                      ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/NCO_Data_NCO_Data_sin.hex                      ; NCO_Data          ;
; NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v                            ; yes             ; User Verilog HDL File                        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v                            ; NCO_Data          ;
; NCO_FM/synthesis/NCO_FM.vhd                                                  ; yes             ; User VHDL File                               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/NCO_FM.vhd                                                  ; NCO_FM            ;
; NCO_FM/synthesis/submodules/altera_reset_controller.v                        ; yes             ; User Verilog HDL File                        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/altera_reset_controller.v                        ; NCO_FM            ;
; NCO_FM/synthesis/submodules/altera_reset_synchronizer.v                      ; yes             ; User Verilog HDL File                        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/altera_reset_synchronizer.v                      ; NCO_FM            ;
; NCO_FM/synthesis/submodules/asj_nco_fxx.v                                    ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_fxx.v                                    ; NCO_FM            ;
; NCO_FM/synthesis/submodules/asj_nco_aprid_dxx.v                              ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_aprid_dxx.v                              ; NCO_FM            ;
; NCO_FM/synthesis/submodules/asj_nco_mob_rw.v                                 ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_mob_rw.v                                 ; NCO_FM            ;
; NCO_FM/synthesis/submodules/asj_nco_isdr.v                                   ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_isdr.v                                   ; NCO_FM            ;
; NCO_FM/synthesis/submodules/asj_dxx_g.v                                      ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_dxx_g.v                                      ; NCO_FM            ;
; NCO_FM/synthesis/submodules/asj_dxx.v                                        ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_dxx.v                                        ; NCO_FM            ;
; NCO_FM/synthesis/submodules/asj_gal.v                                        ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_gal.v                                        ; NCO_FM            ;
; NCO_FM/synthesis/submodules/asj_nco_as_m_cen.v                               ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_as_m_cen.v                               ; NCO_FM            ;
; NCO_FM/synthesis/submodules/asj_altqmcpipe.v                                 ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_altqmcpipe.v                                 ; NCO_FM            ;
; NCO_FM/synthesis/submodules/NCO_FM_NCO_FM_sin.hex                            ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/NCO_FM_NCO_FM_sin.hex                            ; NCO_FM            ;
; NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v                                  ; yes             ; User Verilog HDL File                        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v                                  ; NCO_FM            ;
; Project_BDF.bdf                                                              ; yes             ; User Block Diagram/Schematic File            ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf                                                              ;                   ;
; FM_Data_ Adapter.vhd                                                         ; yes             ; User VHDL File                               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_Data_ Adapter.vhd                                                         ;                   ;
; output_files/Mul_FM_IQ.vhd                                                   ; yes             ; User VHDL File                               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/output_files/Mul_FM_IQ.vhd                                                   ;                   ;
; Phase_Frequency_Converter.vhd                                                ; yes             ; User VHDL File                               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Phase_Frequency_Converter.vhd                                                ;                   ;
; lpm_add_sub.tdf                                                              ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                 ;                   ;
; addcore.inc                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/addcore.inc                                                                     ;                   ;
; look_add.inc                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/look_add.inc                                                                    ;                   ;
; bypassff.inc                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/bypassff.inc                                                                    ;                   ;
; altshift.inc                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altshift.inc                                                                    ;                   ;
; alt_stratix_add_sub.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                         ;                   ;
; aglobal170.inc                                                               ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/aglobal170.inc                                                                  ;                   ;
; db/add_sub_n0h.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/add_sub_n0h.tdf                                                           ;                   ;
; db/add_sub_eth.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/add_sub_eth.tdf                                                           ;                   ;
; altsyncram.tdf                                                               ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                  ;                   ;
; stratix_ram_block.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                           ;                   ;
; lpm_mux.inc                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                     ;                   ;
; lpm_decode.inc                                                               ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                  ;                   ;
; a_rdenreg.inc                                                                ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                   ;                   ;
; altrom.inc                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altrom.inc                                                                      ;                   ;
; altram.inc                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altram.inc                                                                      ;                   ;
; altdpram.inc                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altdpram.inc                                                                    ;                   ;
; db/altsyncram_06g1.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_06g1.tdf                                                       ;                   ;
; db/mux_ahb.tdf                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/mux_ahb.tdf                                                               ;                   ;
; lpm_counter.tdf                                                              ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_counter.tdf                                                                 ;                   ;
; lpm_constant.inc                                                             ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_constant.inc                                                                ;                   ;
; lpm_add_sub.inc                                                              ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                 ;                   ;
; cmpconst.inc                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/cmpconst.inc                                                                    ;                   ;
; lpm_compare.inc                                                              ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_compare.inc                                                                 ;                   ;
; lpm_counter.inc                                                              ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_counter.inc                                                                 ;                   ;
; dffeea.inc                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/dffeea.inc                                                                      ;                   ;
; alt_counter_stratix.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                         ;                   ;
; db/cntr_rki.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_rki.tdf                                                              ;                   ;
; db/add_sub_gth.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/add_sub_gth.tdf                                                           ;                   ;
; db/altsyncram_qvf1.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_qvf1.tdf                                                       ;                   ;
; db/add_sub_ith.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/add_sub_ith.tdf                                                           ;                   ;
; db/altsyncram_2gg1.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_2gg1.tdf                                                       ;                   ;
; dcfifo.tdf                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf                                                                      ;                   ;
; a_graycounter.inc                                                            ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/a_graycounter.inc                                                               ;                   ;
; a_fefifo.inc                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/a_fefifo.inc                                                                    ;                   ;
; a_gray2bin.inc                                                               ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/a_gray2bin.inc                                                                  ;                   ;
; dffpipe.inc                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/dffpipe.inc                                                                     ;                   ;
; alt_sync_fifo.inc                                                            ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                               ;                   ;
; altsyncram_fifo.inc                                                          ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                             ;                   ;
; db/dcfifo_n7u1.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf                                                           ;                   ;
; db/a_gray2bin_d9b.tdf                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_gray2bin_d9b.tdf                                                        ;                   ;
; db/a_graycounter_cu6.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_graycounter_cu6.tdf                                                     ;                   ;
; db/a_graycounter_8cc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_graycounter_8cc.tdf                                                     ;                   ;
; db/altsyncram_s5d1.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf                                                       ;                   ;
; db/alt_synch_pipe_tnl.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/alt_synch_pipe_tnl.tdf                                                    ;                   ;
; db/dffpipe_ed9.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dffpipe_ed9.tdf                                                           ;                   ;
; db/dffpipe_dd9.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dffpipe_dd9.tdf                                                           ;                   ;
; db/alt_synch_pipe_unl.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/alt_synch_pipe_unl.tdf                                                    ;                   ;
; db/dffpipe_fd9.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dffpipe_fd9.tdf                                                           ;                   ;
; db/cmpr_uu5.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cmpr_uu5.tdf                                                              ;                   ;
; altera_pll.v                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v                                                                    ;                   ;
; db/altsyncram_e6g1.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_e6g1.tdf                                                       ;                   ;
; db/mux_5hb.tdf                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/mux_5hb.tdf                                                               ;                   ;
; db/altsyncram_96g1.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_96g1.tdf                                                       ;                   ;
; scfifo.tdf                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf                                                                      ;                   ;
; a_regfifo.inc                                                                ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/a_regfifo.inc                                                                   ;                   ;
; a_dpfifo.inc                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/a_dpfifo.inc                                                                    ;                   ;
; a_i2fifo.inc                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/a_i2fifo.inc                                                                    ;                   ;
; a_fffifo.inc                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/a_fffifo.inc                                                                    ;                   ;
; a_f2fifo.inc                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/a_f2fifo.inc                                                                    ;                   ;
; db/scfifo_vld1.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_vld1.tdf                                                           ;                   ;
; db/a_dpfifo_cv51.tdf                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf                                                         ;                   ;
; db/altsyncram_5en1.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_5en1.tdf                                                       ;                   ;
; db/cmpr_2l8.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cmpr_2l8.tdf                                                              ;                   ;
; db/cntr_d2b.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_d2b.tdf                                                              ;                   ;
; db/cntr_q27.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_q27.tdf                                                              ;                   ;
; db/cntr_e2b.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_e2b.tdf                                                              ;                   ;
; db/add_sub_57j.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/add_sub_57j.tdf                                                           ;                   ;
; db/altsyncram_lg04.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_lg04.tdf                                                       ;                   ;
; db/add_sub_67j.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/add_sub_67j.tdf                                                           ;                   ;
; db/altsyncram_cg04.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_cg04.tdf                                                       ;                   ;
; altera_mult_add.tdf                                                          ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add.tdf                                                             ;                   ;
; db/altera_mult_add_m6us.v                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_m6us.v                                                    ;                   ;
; altera_mult_add_rtl.v                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                           ;                   ;
; db/altera_mult_add_n6us.v                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_n6us.v                                                    ;                   ;
; db/add_sub_47j.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/add_sub_47j.tdf                                                           ;                   ;
; db/altsyncram_4g04.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_4g04.tdf                                                       ;                   ;
; db/add_sub_77j.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/add_sub_77j.tdf                                                           ;                   ;
; db/altsyncram_qa04.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_qa04.tdf                                                       ;                   ;
; db/altsyncram_pt34.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_pt34.tdf                                                       ;                   ;
; db/altera_mult_add_o6us.v                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_o6us.v                                                    ;                   ;
; db/altera_mult_add_p6us.v                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_p6us.v                                                    ;                   ;
; db/add_sub_t6j.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/add_sub_t6j.tdf                                                           ;                   ;
; db/altsyncram_la04.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_la04.tdf                                                       ;                   ;
; db/add_sub_u6j.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/add_sub_u6j.tdf                                                           ;                   ;
; db/altsyncram_ia04.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_ia04.tdf                                                       ;                   ;
; db/altsyncram_2s34.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_2s34.tdf                                                       ;                   ;
; db/add_sub_v6j.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/add_sub_v6j.tdf                                                           ;                   ;
; db/altsyncram_i704.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_i704.tdf                                                       ;                   ;
; db/add_sub_07j.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/add_sub_07j.tdf                                                           ;                   ;
; db/altsyncram_b704.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_b704.tdf                                                       ;                   ;
; db/altsyncram_tq34.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_tq34.tdf                                                       ;                   ;
; db/add_sub_17j.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/add_sub_17j.tdf                                                           ;                   ;
; db/altsyncram_g704.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_g704.tdf                                                       ;                   ;
; db/add_sub_27j.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/add_sub_27j.tdf                                                           ;                   ;
; db/altsyncram_6p34.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_6p34.tdf                                                       ;                   ;
; db/add_sub_87j.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/add_sub_87j.tdf                                                           ;                   ;
; db/add_sub_97j.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/add_sub_97j.tdf                                                           ;                   ;
; db/altsyncram_on34.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_on34.tdf                                                       ;                   ;
; db/altsyncram_hn34.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_hn34.tdf                                                       ;                   ;
; db/scfifo_ind1.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_ind1.tdf                                                           ;                   ;
; db/a_dpfifo_q061.tdf                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf                                                         ;                   ;
; db/altsyncram_vgn1.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_vgn1.tdf                                                       ;                   ;
; db/cmpr_4l8.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cmpr_4l8.tdf                                                              ;                   ;
; db/cntr_f2b.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_f2b.tdf                                                              ;                   ;
; db/cntr_s27.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_s27.tdf                                                              ;                   ;
; db/cntr_g2b.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_g2b.tdf                                                              ;                   ;
; db/dcfifo_o7u1.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf                                                           ;                   ;
; db/a_gray2bin_c9b.tdf                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_gray2bin_c9b.tdf                                                        ;                   ;
; db/a_graycounter_bu6.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_graycounter_bu6.tdf                                                     ;                   ;
; db/a_graycounter_7cc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_graycounter_7cc.tdf                                                     ;                   ;
; db/altsyncram_q5d1.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf                                                       ;                   ;
; db/alt_synch_pipe_snl.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/alt_synch_pipe_snl.tdf                                                    ;                   ;
; db/dffpipe_id9.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dffpipe_id9.tdf                                                           ;                   ;
; db/dffpipe_cd9.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dffpipe_cd9.tdf                                                           ;                   ;
; db/alt_synch_pipe_1ol.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/alt_synch_pipe_1ol.tdf                                                    ;                   ;
; db/dffpipe_jd9.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dffpipe_jd9.tdf                                                           ;                   ;
; db/cmpr_tu5.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cmpr_tu5.tdf                                                              ;                   ;
; sld_signaltap.vhd                                                            ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                                               ;                   ;
; sld_signaltap_impl.vhd                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                          ;                   ;
; sld_ela_control.vhd                                                          ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                                             ;                   ;
; lpm_shiftreg.tdf                                                             ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                ;                   ;
; sld_mbpmg.vhd                                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                   ;                   ;
; sld_ela_trigger_flow_mgr.vhd                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                    ;                   ;
; sld_buffer_manager.vhd                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                          ;                   ;
; db/altsyncram_ge84.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_ge84.tdf                                                       ;                   ;
; altdpram.tdf                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altdpram.tdf                                                                    ;                   ;
; memmodes.inc                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/others/maxplus2/memmodes.inc                                                                  ;                   ;
; a_hdffe.inc                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/a_hdffe.inc                                                                     ;                   ;
; alt_le_rden_reg.inc                                                          ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                             ;                   ;
; altsyncram.inc                                                               ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.inc                                                                  ;                   ;
; lpm_mux.tdf                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                                     ;                   ;
; muxlut.inc                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/muxlut.inc                                                                      ;                   ;
; db/mux_elc.tdf                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/mux_elc.tdf                                                               ;                   ;
; lpm_decode.tdf                                                               ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_decode.tdf                                                                  ;                   ;
; declut.inc                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/declut.inc                                                                      ;                   ;
; db/decode_vnf.tdf                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/decode_vnf.tdf                                                            ;                   ;
; db/cntr_3ci.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_3ci.tdf                                                              ;                   ;
; db/cmpr_g9c.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cmpr_g9c.tdf                                                              ;                   ;
; db/cntr_4vi.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_4vi.tdf                                                              ;                   ;
; db/cntr_09i.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_09i.tdf                                                              ;                   ;
; db/cmpr_c9c.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cmpr_c9c.tdf                                                              ;                   ;
; db/cntr_kri.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_kri.tdf                                                              ;                   ;
; db/cmpr_99c.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cmpr_99c.tdf                                                              ;                   ;
; sld_rom_sr.vhd                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                  ;                   ;
; sld_jtag_endpoint_adapter.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                   ;                   ;
; sld_jtag_endpoint_adapter_impl.sv                                            ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                               ;                   ;
; sld_hub.vhd                                                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                     ; altera_sld        ;
; db/ip/sldf2e8f864/alt_sld_fab.v                                              ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/alt_sld_fab.v                                              ; alt_sld_fab       ;
; db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab.v                       ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab.v                       ; alt_sld_fab       ;
; db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_ident.sv                ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_ident.sv                ; alt_sld_fab       ;
; db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_presplit.sv             ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_presplit.sv             ; alt_sld_fab       ;
; db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd           ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd           ; alt_sld_fab       ;
; db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_splitter.sv             ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_splitter.sv             ; alt_sld_fab       ;
; sld_jtag_hub.vhd                                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                ;                   ;
; lpm_divide.tdf                                                               ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_divide.tdf                                                                  ;                   ;
; abs_divider.inc                                                              ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/abs_divider.inc                                                                 ;                   ;
; sign_div_unsign.inc                                                          ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sign_div_unsign.inc                                                             ;                   ;
; db/lpm_divide_cpo.tdf                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/lpm_divide_cpo.tdf                                                        ;                   ;
; db/abs_divider_lbg.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/abs_divider_lbg.tdf                                                       ;                   ;
; db/alt_u_div_qve.tdf                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/alt_u_div_qve.tdf                                                         ;                   ;
; db/lpm_abs_ln9.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/lpm_abs_ln9.tdf                                                           ;                   ;
; db/lpm_abs_4p9.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/lpm_abs_4p9.tdf                                                           ;                   ;
+------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 10169     ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 10537     ;
;     -- 7 input functions                    ; 535       ;
;     -- 6 input functions                    ; 2200      ;
;     -- 5 input functions                    ; 843       ;
;     -- 4 input functions                    ; 723       ;
;     -- <=3 input functions                  ; 6236      ;
;                                             ;           ;
; Dedicated logic registers                   ; 15821     ;
;                                             ;           ;
; I/O pins                                    ; 3         ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 2240136   ;
;                                             ;           ;
; Total DSP Blocks                            ; 84        ;
;                                             ;           ;
; Total PLLs                                  ; 2         ;
;     -- PLLs                                 ; 2         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 12677     ;
; Total fan-out                               ; 121496    ;
; Average fan-out                             ; 4.41      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Entity Name                                              ; Library Name      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------------+
; |Project_BDF                                                                                                                            ; 10537 (1)           ; 15821 (0)                 ; 2240136           ; 84         ; 3    ; 0            ; |Project_BDF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Project_BDF                                              ; work              ;
;    |CIC1:inst32|                                                                                                                        ; 256 (256)           ; 587 (587)                 ; 0                 ; 17         ; 0    ; 0            ; |Project_BDF|CIC1:inst32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; CIC1                                                     ; work              ;
;    |Clock_Divider:inst14|                                                                                                               ; 41 (41)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|Clock_Divider:inst14                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Clock_Divider                                            ; work              ;
;    |Clock_Divider_10:inst10|                                                                                                            ; 41 (41)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|Clock_Divider_10:inst10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Clock_Divider_10                                         ; work              ;
;    |FFT_Adapter:inst35|                                                                                                                 ; 21 (21)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FFT_Adapter:inst35                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; FFT_Adapter                                              ; work              ;
;    |FFT_clk:inst21|                                                                                                                     ; 41 (41)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FFT_clk:inst21                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; FFT_clk                                                  ; work              ;
;    |FM_Data_Adapter:inst4|                                                                                                              ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_Data_Adapter:inst4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; FM_Data_Adapter                                          ; work              ;
;    |FM_FFT:inst34|                                                                                                                      ; 5331 (0)            ; 10277 (0)                 ; 365288            ; 16         ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; FM_FFT                                                   ; fm_fft            ;
;       |FM_FFT_FM_FFT:fm_fft|                                                                                                            ; 5331 (0)            ; 10274 (0)                 ; 365288            ; 16         ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; FM_FFT_FM_FFT                                            ; FM_FFT            ;
;          |auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|                                                                               ; 5331 (3)            ; 10274 (2)                 ; 365288            ; 16         ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; auk_dspip_r22sdf_top                                     ; fm_fft            ;
;             |auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|                                                                      ; 41 (14)             ; 165 (148)                 ; 432               ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; auk_dspip_avalon_streaming_block_sink                    ; fm_fft            ;
;                |scfifo:sink_FIFO|                                                                                                       ; 27 (0)              ; 17 (0)                    ; 432               ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO                                                                                                                                                                                                                                                                                                                                                                                                                                  ; scfifo                                                   ; work              ;
;                   |scfifo_vld1:auto_generated|                                                                                          ; 27 (1)              ; 17 (1)                    ; 432               ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                       ; scfifo_vld1                                              ; work              ;
;                      |a_dpfifo_cv51:dpfifo|                                                                                             ; 26 (15)             ; 16 (8)                    ; 432               ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo                                                                                                                                                                                                                                                                                                                                                                                  ; a_dpfifo_cv51                                            ; work              ;
;                         |altsyncram_5en1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)                     ; 432               ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram                                                                                                                                                                                                                                                                                                                                                          ; altsyncram_5en1                                          ; work              ;
;                         |cntr_d2b:rd_ptr_msb|                                                                                           ; 3 (3)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|cntr_d2b:rd_ptr_msb                                                                                                                                                                                                                                                                                                                                                              ; cntr_d2b                                                 ; work              ;
;                         |cntr_e2b:wr_ptr|                                                                                               ; 4 (4)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|cntr_e2b:wr_ptr                                                                                                                                                                                                                                                                                                                                                                  ; cntr_e2b                                                 ; work              ;
;                         |cntr_q27:usedw_counter|                                                                                        ; 4 (4)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|cntr_q27:usedw_counter                                                                                                                                                                                                                                                                                                                                                           ; cntr_q27                                                 ; work              ;
;             |auk_dspip_avalon_streaming_block_source:source_control_inst|                                                               ; 103 (18)            ; 39 (1)                    ; 1664              ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst                                                                                                                                                                                                                                                                                                                                                                                                                                            ; auk_dspip_avalon_streaming_block_source                  ; fm_fft            ;
;                |counter_module:data_count_inst|                                                                                         ; 49 (49)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|counter_module:data_count_inst                                                                                                                                                                                                                                                                                                                                                                                                             ; counter_module                                           ; FM_FFT            ;
;                |scfifo:source_FIFO|                                                                                                     ; 36 (0)              ; 24 (0)                    ; 1664              ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO                                                                                                                                                                                                                                                                                                                                                                                                                         ; scfifo                                                   ; work              ;
;                   |scfifo_ind1:auto_generated|                                                                                          ; 36 (0)              ; 24 (0)                    ; 1664              ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                              ; scfifo_ind1                                              ; work              ;
;                      |a_dpfifo_q061:dpfifo|                                                                                             ; 36 (19)             ; 24 (10)                   ; 1664              ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo                                                                                                                                                                                                                                                                                                                                                                         ; a_dpfifo_q061                                            ; work              ;
;                         |altsyncram_vgn1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)                     ; 1664              ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram                                                                                                                                                                                                                                                                                                                                                 ; altsyncram_vgn1                                          ; work              ;
;                         |cntr_f2b:rd_ptr_msb|                                                                                           ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|cntr_f2b:rd_ptr_msb                                                                                                                                                                                                                                                                                                                                                     ; cntr_f2b                                                 ; work              ;
;                         |cntr_g2b:wr_ptr|                                                                                               ; 6 (6)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|cntr_g2b:wr_ptr                                                                                                                                                                                                                                                                                                                                                         ; cntr_g2b                                                 ; work              ;
;                         |cntr_s27:usedw_counter|                                                                                        ; 6 (6)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|cntr_s27:usedw_counter                                                                                                                                                                                                                                                                                                                                                  ; cntr_s27                                                 ; work              ;
;             |auk_dspip_r22sdf_core:r22sdf_core_inst|                                                                                    ; 5184 (83)           ; 10068 (0)                 ; 363192            ; 16         ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; auk_dspip_r22sdf_core                                    ; fm_fft            ;
;                |auk_dspip_r22sdf_enable_control:ena_ctrl|                                                                               ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_enable_control:ena_ctrl                                                                                                                                                                                                                                                                                                                                                                                                                        ; auk_dspip_r22sdf_enable_control                          ; fm_fft            ;
;                |auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|                                                  ; 477 (13)            ; 614 (7)                   ; 188292            ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage                                                                                                                                                                                                                                                                                                                                                                                           ; auk_dspip_r22sdf_stage                                   ; fm_fft            ;
;                   |auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|                                                                              ; 200 (31)            ; 276 (157)                 ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                                                                                                                                                                                                                                                                                    ; auk_dspip_r22sdf_bfi                                     ; fm_fft            ;
;                      |auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|                                                                    ; 15 (0)              ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                                                                                                                                                                                                                      ; auk_dspip_r22sdf_addsub                                  ; fm_fft            ;
;                         |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                                  ; 15 (0)              ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                         ; lpm_add_sub                                              ; work              ;
;                            |add_sub_57j:auto_generated|                                                                                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_57j:auto_generated                                                                                                                                                                                                                              ; add_sub_57j                                              ; work              ;
;                      |auk_dspip_r22sdf_addsub:del_in_real_comp_inst|                                                                    ; 15 (0)              ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                                                                                                                                                                                                                      ; auk_dspip_r22sdf_addsub                                  ; fm_fft            ;
;                         |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                                  ; 15 (0)              ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                         ; lpm_add_sub                                              ; work              ;
;                            |add_sub_57j:auto_generated|                                                                                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_57j:auto_generated                                                                                                                                                                                                                              ; add_sub_57j                                              ; work              ;
;                      |auk_dspip_r22sdf_addsub:in_imag_comp_inst|                                                                        ; 16 (0)              ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                                                                                                                                                                                                                          ; auk_dspip_r22sdf_addsub                                  ; fm_fft            ;
;                         |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                                  ; 16 (0)              ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                             ; lpm_add_sub                                              ; work              ;
;                            |add_sub_57j:auto_generated|                                                                                 ; 16 (16)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_57j:auto_generated                                                                                                                                                                                                                                  ; add_sub_57j                                              ; work              ;
;                      |auk_dspip_r22sdf_addsub:in_real_comp_inst|                                                                        ; 16 (0)              ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                                                                                                                                                                                                                          ; auk_dspip_r22sdf_addsub                                  ; fm_fft            ;
;                         |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                                  ; 16 (0)              ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                             ; lpm_add_sub                                              ; work              ;
;                            |add_sub_57j:auto_generated|                                                                                 ; 16 (16)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_57j:auto_generated                                                                                                                                                                                                                                  ; add_sub_57j                                              ; work              ;
;                      |auk_dspip_r22sdf_bf_control:bf_control_inst|                                                                      ; 107 (69)            ; 59 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                                                                                                                                                                                                                        ; auk_dspip_r22sdf_bf_control                              ; fm_fft            ;
;                         |auk_dspip_r22sdf_counter:bf_counter_inst|                                                                      ; 38 (38)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                                                                                                                               ; auk_dspip_r22sdf_counter                                 ; fm_fft            ;
;                   |auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|                                                                           ; 192 (33)            ; 279 (169)                 ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst                                                                                                                                                                                                                                                                                                                                                 ; auk_dspip_r22sdf_bfii                                    ; fm_fft            ;
;                      |auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|                                                                    ; 17 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                                                                                                                                                                                                                   ; auk_dspip_r22sdf_addsub                                  ; fm_fft            ;
;                         |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                                  ; 17 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                      ; lpm_add_sub                                              ; work              ;
;                            |add_sub_67j:auto_generated|                                                                                 ; 17 (17)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_67j:auto_generated                                                                                                                                                                                                                           ; add_sub_67j                                              ; work              ;
;                      |auk_dspip_r22sdf_addsub:del_in_real_comp_inst|                                                                    ; 16 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                                                                                                                                                                                                                   ; auk_dspip_r22sdf_addsub                                  ; fm_fft            ;
;                         |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                                  ; 16 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                      ; lpm_add_sub                                              ; work              ;
;                            |add_sub_67j:auto_generated|                                                                                 ; 16 (16)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_67j:auto_generated                                                                                                                                                                                                                           ; add_sub_67j                                              ; work              ;
;                      |auk_dspip_r22sdf_addsub:in_imag_comp_inst|                                                                        ; 17 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                                                                                                                                                                                                                       ; auk_dspip_r22sdf_addsub                                  ; fm_fft            ;
;                         |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                                  ; 17 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                          ; lpm_add_sub                                              ; work              ;
;                            |add_sub_67j:auto_generated|                                                                                 ; 17 (17)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_67j:auto_generated                                                                                                                                                                                                                               ; add_sub_67j                                              ; work              ;
;                      |auk_dspip_r22sdf_addsub:in_real_comp_inst|                                                                        ; 17 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                                                                                                                                                                                                                       ; auk_dspip_r22sdf_addsub                                  ; fm_fft            ;
;                         |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                                  ; 17 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                          ; lpm_add_sub                                              ; work              ;
;                            |add_sub_67j:auto_generated|                                                                                 ; 17 (17)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_67j:auto_generated                                                                                                                                                                                                                               ; add_sub_67j                                              ; work              ;
;                      |auk_dspip_r22sdf_bf_control:bf_control_inst|                                                                      ; 92 (54)             ; 46 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                                                                                                                                                                                                                     ; auk_dspip_r22sdf_bf_control                              ; fm_fft            ;
;                         |auk_dspip_r22sdf_counter:bf_counter_inst|                                                                      ; 38 (38)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                                                                                                                            ; auk_dspip_r22sdf_counter                                 ; fm_fft            ;
;                   |auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|                                                                     ; 37 (2)              ; 27 (1)                    ; 122820            ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real                                                                                                                                                                                                                                                                                                                                           ; auk_dspip_r22sdf_delay                                   ; fm_fft            ;
;                      |altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|                                                            ; 0 (0)               ; 0 (0)                     ; 122820            ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                                                                                                                                                                                                                                     ; altera_fft_dual_port_ram                                 ; fm_fft            ;
;                         |altsyncram:\old_ram_gen:old_ram_component|                                                                     ; 0 (0)               ; 0 (0)                     ; 122820            ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                                                                                                           ; altsyncram                                               ; work              ;
;                            |altsyncram_lg04:auto_generated|                                                                             ; 0 (0)               ; 0 (0)                     ; 122820            ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_lg04:auto_generated                                                                                                                                                                                                            ; altsyncram_lg04                                          ; work              ;
;                      |counter_module:\gen_m4k_delay:move_rdptr_inst|                                                                    ; 17 (17)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                                                                                                                                                                                                                             ; counter_module                                           ; FM_FFT            ;
;                      |counter_module:\gen_m4k_delay:move_wrptr_inst|                                                                    ; 18 (18)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                                                                                                                                                                                                                             ; counter_module                                           ; FM_FFT            ;
;                   |auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|                                                                   ; 35 (2)              ; 25 (1)                    ; 65472             ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real                                                                                                                                                                                                                                                                                                                                         ; auk_dspip_r22sdf_delay                                   ; fm_fft            ;
;                      |altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|                                                            ; 0 (0)               ; 0 (0)                     ; 65472             ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                                                                                                                                                                                                                                   ; altera_fft_dual_port_ram                                 ; fm_fft            ;
;                         |altsyncram:\old_ram_gen:old_ram_component|                                                                     ; 0 (0)               ; 0 (0)                     ; 65472             ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                                                                                                         ; altsyncram                                               ; work              ;
;                            |altsyncram_cg04:auto_generated|                                                                             ; 0 (0)               ; 0 (0)                     ; 65472             ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_cg04:auto_generated                                                                                                                                                                                                          ; altsyncram_cg04                                          ; work              ;
;                      |counter_module:\gen_m4k_delay:move_rdptr_inst|                                                                    ; 16 (16)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                                                                                                                                                                                                                           ; counter_module                                           ; FM_FFT            ;
;                      |counter_module:\gen_m4k_delay:move_wrptr_inst|                                                                    ; 17 (17)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                                                                                                                                                                                                                           ; counter_module                                           ; FM_FFT            ;
;                |auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|                                                  ; 621 (15)            ; 1201 (7)                  ; 56172             ; 2          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage                                                                                                                                                                                                                                                                                                                                                                                           ; auk_dspip_r22sdf_stage                                   ; fm_fft            ;
;                   |auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|                                                                              ; 196 (36)            ; 302 (187)                 ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                                                                                                                                                                                                                                                                                    ; auk_dspip_r22sdf_bfi                                     ; fm_fft            ;
;                      |auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|                                                                    ; 18 (0)              ; 18 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                                                                                                                                                                                                                      ; auk_dspip_r22sdf_addsub                                  ; fm_fft            ;
;                         |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                                  ; 18 (0)              ; 18 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                         ; lpm_add_sub                                              ; work              ;
;                            |add_sub_47j:auto_generated|                                                                                 ; 18 (18)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_47j:auto_generated                                                                                                                                                                                                                              ; add_sub_47j                                              ; work              ;
;                      |auk_dspip_r22sdf_addsub:del_in_real_comp_inst|                                                                    ; 18 (0)              ; 18 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                                                                                                                                                                                                                      ; auk_dspip_r22sdf_addsub                                  ; fm_fft            ;
;                         |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                                  ; 18 (0)              ; 18 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                         ; lpm_add_sub                                              ; work              ;
;                            |add_sub_47j:auto_generated|                                                                                 ; 18 (18)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_47j:auto_generated                                                                                                                                                                                                                              ; add_sub_47j                                              ; work              ;
;                      |auk_dspip_r22sdf_addsub:in_imag_comp_inst|                                                                        ; 19 (0)              ; 18 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                                                                                                                                                                                                                          ; auk_dspip_r22sdf_addsub                                  ; fm_fft            ;
;                         |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                                  ; 19 (0)              ; 18 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                             ; lpm_add_sub                                              ; work              ;
;                            |add_sub_47j:auto_generated|                                                                                 ; 19 (19)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_47j:auto_generated                                                                                                                                                                                                                                  ; add_sub_47j                                              ; work              ;
;                      |auk_dspip_r22sdf_addsub:in_real_comp_inst|                                                                        ; 19 (0)              ; 18 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                                                                                                                                                                                                                          ; auk_dspip_r22sdf_addsub                                  ; fm_fft            ;
;                         |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                                  ; 19 (0)              ; 18 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                             ; lpm_add_sub                                              ; work              ;
;                            |add_sub_47j:auto_generated|                                                                                 ; 19 (19)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_47j:auto_generated                                                                                                                                                                                                                                  ; add_sub_47j                                              ; work              ;
;                      |auk_dspip_r22sdf_bf_control:bf_control_inst|                                                                      ; 86 (54)             ; 43 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                                                                                                                                                                                                                        ; auk_dspip_r22sdf_bf_control                              ; fm_fft            ;
;                         |auk_dspip_r22sdf_counter:bf_counter_inst|                                                                      ; 32 (32)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                                                                                                                               ; auk_dspip_r22sdf_counter                                 ; fm_fft            ;
;                   |auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|                                                                           ; 206 (39)            ; 320 (199)                 ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst                                                                                                                                                                                                                                                                                                                                                 ; auk_dspip_r22sdf_bfii                                    ; fm_fft            ;
;                      |auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|                                                                    ; 20 (0)              ; 19 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                                                                                                                                                                                                                   ; auk_dspip_r22sdf_addsub                                  ; fm_fft            ;
;                         |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                                  ; 20 (0)              ; 19 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                      ; lpm_add_sub                                              ; work              ;
;                            |add_sub_77j:auto_generated|                                                                                 ; 20 (20)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_77j:auto_generated                                                                                                                                                                                                                           ; add_sub_77j                                              ; work              ;
;                      |auk_dspip_r22sdf_addsub:del_in_real_comp_inst|                                                                    ; 19 (0)              ; 19 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                                                                                                                                                                                                                   ; auk_dspip_r22sdf_addsub                                  ; fm_fft            ;
;                         |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                                  ; 19 (0)              ; 19 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                      ; lpm_add_sub                                              ; work              ;
;                            |add_sub_77j:auto_generated|                                                                                 ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_77j:auto_generated                                                                                                                                                                                                                           ; add_sub_77j                                              ; work              ;
;                      |auk_dspip_r22sdf_addsub:in_imag_comp_inst|                                                                        ; 20 (0)              ; 19 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                                                                                                                                                                                                                       ; auk_dspip_r22sdf_addsub                                  ; fm_fft            ;
;                         |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                                  ; 20 (0)              ; 19 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                          ; lpm_add_sub                                              ; work              ;
;                            |add_sub_77j:auto_generated|                                                                                 ; 20 (20)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_77j:auto_generated                                                                                                                                                                                                                               ; add_sub_77j                                              ; work              ;
;                      |auk_dspip_r22sdf_addsub:in_real_comp_inst|                                                                        ; 20 (0)              ; 19 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                                                                                                                                                                                                                       ; auk_dspip_r22sdf_addsub                                  ; fm_fft            ;
;                         |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                                  ; 20 (0)              ; 19 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                          ; lpm_add_sub                                              ; work              ;
;                            |add_sub_77j:auto_generated|                                                                                 ; 20 (20)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_77j:auto_generated                                                                                                                                                                                                                               ; add_sub_77j                                              ; work              ;
;                      |auk_dspip_r22sdf_bf_control:bf_control_inst|                                                                      ; 88 (56)             ; 45 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                                                                                                                                                                                                                     ; auk_dspip_r22sdf_bf_control                              ; fm_fft            ;
;                         |auk_dspip_r22sdf_counter:bf_counter_inst|                                                                      ; 32 (32)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                                                                                                                            ; auk_dspip_r22sdf_counter                                 ; fm_fft            ;
;                   |auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|                                                                  ; 144 (0)             ; 528 (197)                 ; 0                 ; 2          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst                                                                                                                                                                                                                                                                                                                                        ; auk_dspip_r22sdf_cma                                     ; fm_fft            ;
;                      |altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|                                            ; 0 (0)               ; 102 (0)                   ; 0                 ; 1          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag                                                                                                                                                                                                                                                                  ; altera_fft_mult_add                                      ; fm_fft            ;
;                         |altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|                                                   ; 0 (0)               ; 102 (0)                   ; 0                 ; 1          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst                                                                                                                                                                                                      ; altera_fft_mult_add_new                                  ; fm_fft            ;
;                            |altera_mult_add:mult_add_inst|                                                                              ; 0 (0)               ; 102 (0)                   ; 0                 ; 1          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst                                                                                                                                                                        ; altera_mult_add                                          ; work              ;
;                               |altera_mult_add_n6us:auto_generated|                                                                     ; 0 (0)               ; 102 (0)                   ; 0                 ; 1          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated                                                                                                                                    ; altera_mult_add_n6us                                     ; work              ;
;                                  |altera_mult_add_rtl:altera_mult_add_rtl1|                                                             ; 0 (0)               ; 102 (0)                   ; 0                 ; 1          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                           ; altera_mult_add_rtl                                      ; work              ;
;                                     |ama_adder_function:final_adder_block|                                                              ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block                                                      ; ama_adder_function                                       ; work              ;
;                                     |ama_data_split_reg_ext_function:dataa_split|                                                       ; 0 (0)               ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split                                               ; ama_data_split_reg_ext_function                          ; work              ;
;                                        |ama_register_function:data_register_block_0|                                                    ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0   ; ama_register_function                                    ; work              ;
;                                        |ama_register_function:data_register_block_1|                                                    ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1   ; ama_register_function                                    ; work              ;
;                                     |ama_data_split_reg_ext_function:datab_split|                                                       ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split                                               ; ama_data_split_reg_ext_function                          ; work              ;
;                                        |ama_register_function:data_register_block_0|                                                    ; 0 (0)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0   ; ama_register_function                                    ; work              ;
;                                        |ama_register_function:data_register_block_1|                                                    ; 0 (0)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1   ; ama_register_function                                    ; work              ;
;                                     |ama_register_function:output_reg_block|                                                            ; 0 (0)               ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block                                                    ; ama_register_function                                    ; work              ;
;                      |altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|                                            ; 0 (0)               ; 102 (0)                   ; 0                 ; 1          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real                                                                                                                                                                                                                                                                  ; altera_fft_mult_add                                      ; fm_fft            ;
;                         |altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|                                                   ; 0 (0)               ; 102 (0)                   ; 0                 ; 1          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst                                                                                                                                                                                                      ; altera_fft_mult_add_new                                  ; fm_fft            ;
;                            |altera_mult_add:mult_add_inst|                                                                              ; 0 (0)               ; 102 (0)                   ; 0                 ; 1          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst                                                                                                                                                                        ; altera_mult_add                                          ; work              ;
;                               |altera_mult_add_m6us:auto_generated|                                                                     ; 0 (0)               ; 102 (0)                   ; 0                 ; 1          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated                                                                                                                                    ; altera_mult_add_m6us                                     ; work              ;
;                                  |altera_mult_add_rtl:altera_mult_add_rtl1|                                                             ; 0 (0)               ; 102 (0)                   ; 0                 ; 1          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                           ; altera_mult_add_rtl                                      ; work              ;
;                                     |ama_adder_function:final_adder_block|                                                              ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block                                                      ; ama_adder_function                                       ; work              ;
;                                     |ama_data_split_reg_ext_function:dataa_split|                                                       ; 0 (0)               ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split                                               ; ama_data_split_reg_ext_function                          ; work              ;
;                                        |ama_latency_function:data0_pipeline_reg_block|                                                  ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block ; ama_latency_function                                     ; work              ;
;                                        |ama_latency_function:data1_pipeline_reg_block|                                                  ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block ; ama_latency_function                                     ; work              ;
;                                     |ama_data_split_reg_ext_function:datab_split|                                                       ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split                                               ; ama_data_split_reg_ext_function                          ; work              ;
;                                        |ama_latency_function:data0_pipeline_reg_block|                                                  ; 0 (0)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block ; ama_latency_function                                     ; work              ;
;                                        |ama_latency_function:data1_pipeline_reg_block|                                                  ; 0 (0)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block ; ama_latency_function                                     ; work              ;
;                                     |ama_register_function:output_reg_block|                                                            ; 0 (0)               ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block                                                    ; ama_register_function                                    ; work              ;
;                      |auk_dspip_r22sdf_counter:bf_counter_inst|                                                                         ; 64 (64)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                                                                                                                                                               ; auk_dspip_r22sdf_counter                                 ; fm_fft            ;
;                      |auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_imag|                                                ; 40 (40)             ; 57 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_imag                                                                                                                                                                                                                                                                      ; auk_dspip_roundsat                                       ; fm_fft            ;
;                      |auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_real|                                                ; 40 (40)             ; 57 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_real                                                                                                                                                                                                                                                                      ; auk_dspip_roundsat                                       ; fm_fft            ;
;                   |auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|                                                                     ; 31 (2)              ; 23 (1)                    ; 36792             ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real                                                                                                                                                                                                                                                                                                                                           ; auk_dspip_r22sdf_delay                                   ; fm_fft            ;
;                      |altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|                                                            ; 0 (0)               ; 0 (0)                     ; 36792             ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                                                                                                                                                                                                                                     ; altera_fft_dual_port_ram                                 ; fm_fft            ;
;                         |altsyncram:\old_ram_gen:old_ram_component|                                                                     ; 0 (0)               ; 0 (0)                     ; 36792             ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                                                                                                           ; altsyncram                                               ; work              ;
;                            |altsyncram_4g04:auto_generated|                                                                             ; 0 (0)               ; 0 (0)                     ; 36792             ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4g04:auto_generated                                                                                                                                                                                                            ; altsyncram_4g04                                          ; work              ;
;                      |counter_module:\gen_m4k_delay:move_rdptr_inst|                                                                    ; 14 (14)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                                                                                                                                                                                                                             ; counter_module                                           ; FM_FFT            ;
;                      |counter_module:\gen_m4k_delay:move_wrptr_inst|                                                                    ; 15 (15)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                                                                                                                                                                                                                             ; counter_module                                           ; FM_FFT            ;
;                   |auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|                                                                   ; 29 (2)              ; 21 (1)                    ; 19380             ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real                                                                                                                                                                                                                                                                                                                                         ; auk_dspip_r22sdf_delay                                   ; fm_fft            ;
;                      |altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|                                                            ; 0 (0)               ; 0 (0)                     ; 19380             ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                                                                                                                                                                                                                                   ; altera_fft_dual_port_ram                                 ; fm_fft            ;
;                         |altsyncram:\old_ram_gen:old_ram_component|                                                                     ; 0 (0)               ; 0 (0)                     ; 19380             ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                                                                                                         ; altsyncram                                               ; work              ;
;                            |altsyncram_qa04:auto_generated|                                                                             ; 0 (0)               ; 0 (0)                     ; 19380             ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qa04:auto_generated                                                                                                                                                                                                          ; altsyncram_qa04                                          ; work              ;
;                      |counter_module:\gen_m4k_delay:move_rdptr_inst|                                                                    ; 13 (13)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                                                                                                                                                                                                                           ; counter_module                                           ; FM_FFT            ;
;                      |counter_module:\gen_m4k_delay:move_wrptr_inst|                                                                    ; 14 (14)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                                                                                                                                                                                                                           ; counter_module                                           ; FM_FFT            ;
;                |auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|                                                  ; 618 (16)            ; 1296 (7)                  ; 15452             ; 2          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage                                                                                                                                                                                                                                                                                                                                                                                           ; auk_dspip_r22sdf_stage                                   ; fm_fft            ;
;                   |auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|                                                                              ; 197 (40)            ; 330 (207)                 ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                                                                                                                                                                                                                                                                                    ; auk_dspip_r22sdf_bfi                                     ; fm_fft            ;
;                      |auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|                                                                    ; 20 (0)              ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                                                                                                                                                                                                                      ; auk_dspip_r22sdf_addsub                                  ; fm_fft            ;
;                         |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                                  ; 20 (0)              ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                         ; lpm_add_sub                                              ; work              ;
;                            |add_sub_t6j:auto_generated|                                                                                 ; 20 (20)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_t6j:auto_generated                                                                                                                                                                                                                              ; add_sub_t6j                                              ; work              ;
;                      |auk_dspip_r22sdf_addsub:del_in_real_comp_inst|                                                                    ; 20 (0)              ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                                                                                                                                                                                                                      ; auk_dspip_r22sdf_addsub                                  ; fm_fft            ;
;                         |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                                  ; 20 (0)              ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                         ; lpm_add_sub                                              ; work              ;
;                            |add_sub_t6j:auto_generated|                                                                                 ; 20 (20)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_t6j:auto_generated                                                                                                                                                                                                                              ; add_sub_t6j                                              ; work              ;
;                      |auk_dspip_r22sdf_addsub:in_imag_comp_inst|                                                                        ; 21 (0)              ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                                                                                                                                                                                                                          ; auk_dspip_r22sdf_addsub                                  ; fm_fft            ;
;                         |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                                  ; 21 (0)              ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                             ; lpm_add_sub                                              ; work              ;
;                            |add_sub_t6j:auto_generated|                                                                                 ; 21 (21)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_t6j:auto_generated                                                                                                                                                                                                                                  ; add_sub_t6j                                              ; work              ;
;                      |auk_dspip_r22sdf_addsub:in_real_comp_inst|                                                                        ; 21 (0)              ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                                                                                                                                                                                                                          ; auk_dspip_r22sdf_addsub                                  ; fm_fft            ;
;                         |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                                  ; 21 (0)              ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                             ; lpm_add_sub                                              ; work              ;
;                            |add_sub_t6j:auto_generated|                                                                                 ; 21 (21)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_t6j:auto_generated                                                                                                                                                                                                                                  ; add_sub_t6j                                              ; work              ;
;                      |auk_dspip_r22sdf_bf_control:bf_control_inst|                                                                      ; 75 (56)             ; 43 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                                                                                                                                                                                                                        ; auk_dspip_r22sdf_bf_control                              ; fm_fft            ;
;                         |auk_dspip_r22sdf_counter:bf_counter_inst|                                                                      ; 19 (19)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                                                                                                                               ; auk_dspip_r22sdf_counter                                 ; fm_fft            ;
;                   |auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|                                                                           ; 218 (43)            ; 347 (219)                 ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst                                                                                                                                                                                                                                                                                                                                                 ; auk_dspip_r22sdf_bfii                                    ; fm_fft            ;
;                      |auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|                                                                    ; 22 (0)              ; 21 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                                                                                                                                                                                                                   ; auk_dspip_r22sdf_addsub                                  ; fm_fft            ;
;                         |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                                  ; 22 (0)              ; 21 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                      ; lpm_add_sub                                              ; work              ;
;                            |add_sub_u6j:auto_generated|                                                                                 ; 22 (22)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_u6j:auto_generated                                                                                                                                                                                                                           ; add_sub_u6j                                              ; work              ;
;                      |auk_dspip_r22sdf_addsub:del_in_real_comp_inst|                                                                    ; 21 (0)              ; 21 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                                                                                                                                                                                                                   ; auk_dspip_r22sdf_addsub                                  ; fm_fft            ;
;                         |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                                  ; 21 (0)              ; 21 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                      ; lpm_add_sub                                              ; work              ;
;                            |add_sub_u6j:auto_generated|                                                                                 ; 21 (21)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_u6j:auto_generated                                                                                                                                                                                                                           ; add_sub_u6j                                              ; work              ;
;                      |auk_dspip_r22sdf_addsub:in_imag_comp_inst|                                                                        ; 22 (0)              ; 21 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                                                                                                                                                                                                                       ; auk_dspip_r22sdf_addsub                                  ; fm_fft            ;
;                         |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                                  ; 22 (0)              ; 21 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                          ; lpm_add_sub                                              ; work              ;
;                            |add_sub_u6j:auto_generated|                                                                                 ; 22 (22)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_u6j:auto_generated                                                                                                                                                                                                                               ; add_sub_u6j                                              ; work              ;
;                      |auk_dspip_r22sdf_addsub:in_real_comp_inst|                                                                        ; 22 (0)              ; 21 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                                                                                                                                                                                                                       ; auk_dspip_r22sdf_addsub                                  ; fm_fft            ;
;                         |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                                  ; 22 (0)              ; 21 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                          ; lpm_add_sub                                              ; work              ;
;                            |add_sub_u6j:auto_generated|                                                                                 ; 22 (22)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_u6j:auto_generated                                                                                                                                                                                                                               ; add_sub_u6j                                              ; work              ;
;                      |auk_dspip_r22sdf_bf_control:bf_control_inst|                                                                      ; 88 (60)             ; 44 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                                                                                                                                                                                                                     ; auk_dspip_r22sdf_bf_control                              ; fm_fft            ;
;                         |auk_dspip_r22sdf_counter:bf_counter_inst|                                                                      ; 28 (28)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                                                                                                                            ; auk_dspip_r22sdf_counter                                 ; fm_fft            ;
;                   |auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|                                                                  ; 135 (3)             ; 576 (219)                 ; 0                 ; 2          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst                                                                                                                                                                                                                                                                                                                                        ; auk_dspip_r22sdf_cma                                     ; fm_fft            ;
;                      |altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|                                            ; 0 (0)               ; 110 (0)                   ; 0                 ; 1          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag                                                                                                                                                                                                                                                                  ; altera_fft_mult_add                                      ; fm_fft            ;
;                         |altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|                                                   ; 0 (0)               ; 110 (0)                   ; 0                 ; 1          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst                                                                                                                                                                                                      ; altera_fft_mult_add_new                                  ; fm_fft            ;
;                            |altera_mult_add:mult_add_inst|                                                                              ; 0 (0)               ; 110 (0)                   ; 0                 ; 1          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst                                                                                                                                                                        ; altera_mult_add                                          ; work              ;
;                               |altera_mult_add_p6us:auto_generated|                                                                     ; 0 (0)               ; 110 (0)                   ; 0                 ; 1          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated                                                                                                                                    ; altera_mult_add_p6us                                     ; work              ;
;                                  |altera_mult_add_rtl:altera_mult_add_rtl1|                                                             ; 0 (0)               ; 110 (0)                   ; 0                 ; 1          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                           ; altera_mult_add_rtl                                      ; work              ;
;                                     |ama_adder_function:final_adder_block|                                                              ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block                                                      ; ama_adder_function                                       ; work              ;
;                                     |ama_data_split_reg_ext_function:dataa_split|                                                       ; 0 (0)               ; 38 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split                                               ; ama_data_split_reg_ext_function                          ; work              ;
;                                        |ama_register_function:data_register_block_0|                                                    ; 0 (0)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0   ; ama_register_function                                    ; work              ;
;                                        |ama_register_function:data_register_block_1|                                                    ; 0 (0)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1   ; ama_register_function                                    ; work              ;
;                                     |ama_data_split_reg_ext_function:datab_split|                                                       ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split                                               ; ama_data_split_reg_ext_function                          ; work              ;
;                                        |ama_register_function:data_register_block_0|                                                    ; 0 (0)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0   ; ama_register_function                                    ; work              ;
;                                        |ama_register_function:data_register_block_1|                                                    ; 0 (0)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1   ; ama_register_function                                    ; work              ;
;                                     |ama_register_function:output_reg_block|                                                            ; 0 (0)               ; 36 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block                                                    ; ama_register_function                                    ; work              ;
;                      |altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|                                            ; 0 (0)               ; 110 (0)                   ; 0                 ; 1          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real                                                                                                                                                                                                                                                                  ; altera_fft_mult_add                                      ; fm_fft            ;
;                         |altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|                                                   ; 0 (0)               ; 110 (0)                   ; 0                 ; 1          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst                                                                                                                                                                                                      ; altera_fft_mult_add_new                                  ; fm_fft            ;
;                            |altera_mult_add:mult_add_inst|                                                                              ; 0 (0)               ; 110 (0)                   ; 0                 ; 1          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst                                                                                                                                                                        ; altera_mult_add                                          ; work              ;
;                               |altera_mult_add_o6us:auto_generated|                                                                     ; 0 (0)               ; 110 (0)                   ; 0                 ; 1          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated                                                                                                                                    ; altera_mult_add_o6us                                     ; work              ;
;                                  |altera_mult_add_rtl:altera_mult_add_rtl1|                                                             ; 0 (0)               ; 110 (0)                   ; 0                 ; 1          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                           ; altera_mult_add_rtl                                      ; work              ;
;                                     |ama_adder_function:final_adder_block|                                                              ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block                                                      ; ama_adder_function                                       ; work              ;
;                                     |ama_data_split_reg_ext_function:dataa_split|                                                       ; 0 (0)               ; 38 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split                                               ; ama_data_split_reg_ext_function                          ; work              ;
;                                        |ama_latency_function:data0_pipeline_reg_block|                                                  ; 0 (0)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block ; ama_latency_function                                     ; work              ;
;                                        |ama_latency_function:data1_pipeline_reg_block|                                                  ; 0 (0)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block ; ama_latency_function                                     ; work              ;
;                                     |ama_data_split_reg_ext_function:datab_split|                                                       ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split                                               ; ama_data_split_reg_ext_function                          ; work              ;
;                                        |ama_latency_function:data0_pipeline_reg_block|                                                  ; 0 (0)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block ; ama_latency_function                                     ; work              ;
;                                        |ama_latency_function:data1_pipeline_reg_block|                                                  ; 0 (0)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block ; ama_latency_function                                     ; work              ;
;                                     |ama_register_function:output_reg_block|                                                            ; 0 (0)               ; 36 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block                                                    ; ama_register_function                                    ; work              ;
;                      |auk_dspip_r22sdf_counter:bf_counter_inst|                                                                         ; 44 (44)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                                                                                                                                                               ; auk_dspip_r22sdf_counter                                 ; fm_fft            ;
;                      |auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_imag|                                                ; 44 (44)             ; 63 (63)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_imag                                                                                                                                                                                                                                                                      ; auk_dspip_roundsat                                       ; fm_fft            ;
;                      |auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_real|                                                ; 44 (44)             ; 63 (63)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_real                                                                                                                                                                                                                                                                      ; auk_dspip_roundsat                                       ; fm_fft            ;
;                   |auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|                                                                     ; 27 (2)              ; 19 (1)                    ; 10160             ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real                                                                                                                                                                                                                                                                                                                                           ; auk_dspip_r22sdf_delay                                   ; fm_fft            ;
;                      |altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|                                                            ; 0 (0)               ; 0 (0)                     ; 10160             ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                                                                                                                                                                                                                                     ; altera_fft_dual_port_ram                                 ; fm_fft            ;
;                         |altsyncram:\old_ram_gen:old_ram_component|                                                                     ; 0 (0)               ; 0 (0)                     ; 10160             ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                                                                                                           ; altsyncram                                               ; work              ;
;                            |altsyncram_la04:auto_generated|                                                                             ; 0 (0)               ; 0 (0)                     ; 10160             ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_la04:auto_generated                                                                                                                                                                                                            ; altsyncram_la04                                          ; work              ;
;                      |counter_module:\gen_m4k_delay:move_rdptr_inst|                                                                    ; 12 (12)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                                                                                                                                                                                                                             ; counter_module                                           ; FM_FFT            ;
;                      |counter_module:\gen_m4k_delay:move_wrptr_inst|                                                                    ; 13 (13)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                                                                                                                                                                                                                             ; counter_module                                           ; FM_FFT            ;
;                   |auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|                                                                   ; 25 (2)              ; 17 (1)                    ; 5292              ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real                                                                                                                                                                                                                                                                                                                                         ; auk_dspip_r22sdf_delay                                   ; fm_fft            ;
;                      |altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|                                                            ; 0 (0)               ; 0 (0)                     ; 5292              ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                                                                                                                                                                                                                                   ; altera_fft_dual_port_ram                                 ; fm_fft            ;
;                         |altsyncram:\old_ram_gen:old_ram_component|                                                                     ; 0 (0)               ; 0 (0)                     ; 5292              ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                                                                                                         ; altsyncram                                               ; work              ;
;                            |altsyncram_ia04:auto_generated|                                                                             ; 0 (0)               ; 0 (0)                     ; 5292              ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ia04:auto_generated                                                                                                                                                                                                          ; altsyncram_ia04                                          ; work              ;
;                      |counter_module:\gen_m4k_delay:move_rdptr_inst|                                                                    ; 11 (11)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                                                                                                                                                                                                                           ; counter_module                                           ; FM_FFT            ;
;                      |counter_module:\gen_m4k_delay:move_wrptr_inst|                                                                    ; 12 (12)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                                                                                                                                                                                                                           ; counter_module                                           ; FM_FFT            ;
;                |auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|                                                  ; 717 (16)            ; 1415 (7)                  ; 4108              ; 3          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage                                                                                                                                                                                                                                                                                                                                                                                           ; auk_dspip_r22sdf_stage                                   ; fm_fft            ;
;                   |auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|                                                                              ; 213 (46)            ; 356 (227)                 ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                                                                                                                                                                                                                                                                                    ; auk_dspip_r22sdf_bfi                                     ; fm_fft            ;
;                      |auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|                                                                    ; 22 (0)              ; 22 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                                                                                                                                                                                                                      ; auk_dspip_r22sdf_addsub                                  ; fm_fft            ;
;                         |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                                  ; 22 (0)              ; 22 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                         ; lpm_add_sub                                              ; work              ;
;                            |add_sub_v6j:auto_generated|                                                                                 ; 22 (22)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_v6j:auto_generated                                                                                                                                                                                                                              ; add_sub_v6j                                              ; work              ;
;                      |auk_dspip_r22sdf_addsub:del_in_real_comp_inst|                                                                    ; 22 (0)              ; 22 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                                                                                                                                                                                                                      ; auk_dspip_r22sdf_addsub                                  ; fm_fft            ;
;                         |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                                  ; 22 (0)              ; 22 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                         ; lpm_add_sub                                              ; work              ;
;                            |add_sub_v6j:auto_generated|                                                                                 ; 22 (22)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_v6j:auto_generated                                                                                                                                                                                                                              ; add_sub_v6j                                              ; work              ;
;                      |auk_dspip_r22sdf_addsub:in_imag_comp_inst|                                                                        ; 23 (0)              ; 22 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                                                                                                                                                                                                                          ; auk_dspip_r22sdf_addsub                                  ; fm_fft            ;
;                         |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                                  ; 23 (0)              ; 22 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                             ; lpm_add_sub                                              ; work              ;
;                            |add_sub_v6j:auto_generated|                                                                                 ; 23 (23)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_v6j:auto_generated                                                                                                                                                                                                                                  ; add_sub_v6j                                              ; work              ;
;                      |auk_dspip_r22sdf_addsub:in_real_comp_inst|                                                                        ; 23 (0)              ; 22 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                                                                                                                                                                                                                          ; auk_dspip_r22sdf_addsub                                  ; fm_fft            ;
;                         |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                                  ; 23 (0)              ; 22 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                             ; lpm_add_sub                                              ; work              ;
;                            |add_sub_v6j:auto_generated|                                                                                 ; 23 (23)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_v6j:auto_generated                                                                                                                                                                                                                                  ; add_sub_v6j                                              ; work              ;
;                      |auk_dspip_r22sdf_bf_control:bf_control_inst|                                                                      ; 77 (57)             ; 41 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                                                                                                                                                                                                                        ; auk_dspip_r22sdf_bf_control                              ; fm_fft            ;
;                         |auk_dspip_r22sdf_counter:bf_counter_inst|                                                                      ; 20 (20)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                                                                                                                               ; auk_dspip_r22sdf_counter                                 ; fm_fft            ;
;                   |auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|                                                                           ; 226 (50)            ; 373 (239)                 ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst                                                                                                                                                                                                                                                                                                                                                 ; auk_dspip_r22sdf_bfii                                    ; fm_fft            ;
;                      |auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|                                                                    ; 24 (0)              ; 23 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                                                                                                                                                                                                                   ; auk_dspip_r22sdf_addsub                                  ; fm_fft            ;
;                         |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                                  ; 24 (0)              ; 23 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                      ; lpm_add_sub                                              ; work              ;
;                            |add_sub_07j:auto_generated|                                                                                 ; 24 (24)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_07j:auto_generated                                                                                                                                                                                                                           ; add_sub_07j                                              ; work              ;
;                      |auk_dspip_r22sdf_addsub:del_in_real_comp_inst|                                                                    ; 23 (0)              ; 23 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                                                                                                                                                                                                                   ; auk_dspip_r22sdf_addsub                                  ; fm_fft            ;
;                         |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                                  ; 23 (0)              ; 23 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                      ; lpm_add_sub                                              ; work              ;
;                            |add_sub_07j:auto_generated|                                                                                 ; 23 (23)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_07j:auto_generated                                                                                                                                                                                                                           ; add_sub_07j                                              ; work              ;
;                      |auk_dspip_r22sdf_addsub:in_imag_comp_inst|                                                                        ; 24 (0)              ; 23 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                                                                                                                                                                                                                       ; auk_dspip_r22sdf_addsub                                  ; fm_fft            ;
;                         |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                                  ; 24 (0)              ; 23 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                          ; lpm_add_sub                                              ; work              ;
;                            |add_sub_07j:auto_generated|                                                                                 ; 24 (24)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_07j:auto_generated                                                                                                                                                                                                                               ; add_sub_07j                                              ; work              ;
;                      |auk_dspip_r22sdf_addsub:in_real_comp_inst|                                                                        ; 24 (0)              ; 23 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                                                                                                                                                                                                                       ; auk_dspip_r22sdf_addsub                                  ; fm_fft            ;
;                         |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                                  ; 24 (0)              ; 23 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                          ; lpm_add_sub                                              ; work              ;
;                            |add_sub_07j:auto_generated|                                                                                 ; 24 (24)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_07j:auto_generated                                                                                                                                                                                                                               ; add_sub_07j                                              ; work              ;
;                      |auk_dspip_r22sdf_bf_control:bf_control_inst|                                                                      ; 81 (59)             ; 42 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                                                                                                                                                                                                                     ; auk_dspip_r22sdf_bf_control                              ; fm_fft            ;
;                         |auk_dspip_r22sdf_counter:bf_counter_inst|                                                                      ; 22 (22)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                                                                                                                            ; auk_dspip_r22sdf_counter                                 ; fm_fft            ;
;                   |auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|                                                                  ; 219 (3)             ; 651 (236)                 ; 0                 ; 3          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst                                                                                                                                                                                                                                                                                                                                        ; auk_dspip_r22sdf_cma                                     ; fm_fft            ;
;                      |apn_fft_mult_can:\NONA10_C_Mult_Archs:gen_da:gen_da2:gen_infr_3cpx|                                               ; 76 (76)             ; 268 (268)                 ; 0                 ; 3          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|apn_fft_mult_can:\NONA10_C_Mult_Archs:gen_da:gen_da2:gen_infr_3cpx                                                                                                                                                                                                                                                                     ; apn_fft_mult_can                                         ; fm_fft            ;
;                      |auk_dspip_r22sdf_counter:bf_counter_inst|                                                                         ; 44 (44)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                                                                                                                                                               ; auk_dspip_r22sdf_counter                                 ; fm_fft            ;
;                      |auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_da:round_imag|                                                        ; 48 (48)             ; 69 (69)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_da:round_imag                                                                                                                                                                                                                                                                              ; auk_dspip_roundsat                                       ; fm_fft            ;
;                      |auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_da:round_real|                                                        ; 48 (48)             ; 69 (69)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_da:round_real                                                                                                                                                                                                                                                                              ; auk_dspip_roundsat                                       ; fm_fft            ;
;                   |auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|                                                                     ; 22 (2)              ; 15 (1)                    ; 2728              ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real                                                                                                                                                                                                                                                                                                                                           ; auk_dspip_r22sdf_delay                                   ; fm_fft            ;
;                      |altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|                                                            ; 0 (0)               ; 0 (0)                     ; 2728              ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                                                                                                                                                                                                                                     ; altera_fft_dual_port_ram                                 ; fm_fft            ;
;                         |altsyncram:\old_ram_gen:old_ram_component|                                                                     ; 0 (0)               ; 0 (0)                     ; 2728              ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                                                                                                           ; altsyncram                                               ; work              ;
;                            |altsyncram_i704:auto_generated|                                                                             ; 0 (0)               ; 0 (0)                     ; 2728              ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_i704:auto_generated                                                                                                                                                                                                            ; altsyncram_i704                                          ; work              ;
;                      |counter_module:\gen_m4k_delay:move_rdptr_inst|                                                                    ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                                                                                                                                                                                                                             ; counter_module                                           ; FM_FFT            ;
;                      |counter_module:\gen_m4k_delay:move_wrptr_inst|                                                                    ; 11 (11)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                                                                                                                                                                                                                             ; counter_module                                           ; FM_FFT            ;
;                   |auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|                                                                   ; 21 (2)              ; 13 (1)                    ; 1380              ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real                                                                                                                                                                                                                                                                                                                                         ; auk_dspip_r22sdf_delay                                   ; fm_fft            ;
;                      |altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|                                                            ; 0 (0)               ; 0 (0)                     ; 1380              ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                                                                                                                                                                                                                                   ; altera_fft_dual_port_ram                                 ; fm_fft            ;
;                         |altsyncram:\old_ram_gen:old_ram_component|                                                                     ; 0 (0)               ; 0 (0)                     ; 1380              ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                                                                                                         ; altsyncram                                               ; work              ;
;                            |altsyncram_b704:auto_generated|                                                                             ; 0 (0)               ; 0 (0)                     ; 1380              ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_b704:auto_generated                                                                                                                                                                                                          ; altsyncram_b704                                          ; work              ;
;                      |counter_module:\gen_m4k_delay:move_rdptr_inst|                                                                    ; 9 (9)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                                                                                                                                                                                                                           ; counter_module                                           ; FM_FFT            ;
;                      |counter_module:\gen_m4k_delay:move_wrptr_inst|                                                                    ; 10 (10)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                                                                                                                                                                                                                           ; counter_module                                           ; FM_FFT            ;
;                |auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|                                                  ; 653 (14)            ; 1791 (7)                  ; 672               ; 3          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage                                                                                                                                                                                                                                                                                                                                                                                           ; auk_dspip_r22sdf_stage                                   ; fm_fft            ;
;                   |auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|                                                                              ; 217 (48)            ; 382 (247)                 ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                                                                                                                                                                                                                                                                                    ; auk_dspip_r22sdf_bfi                                     ; fm_fft            ;
;                      |auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|                                                                    ; 24 (0)              ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                                                                                                                                                                                                                      ; auk_dspip_r22sdf_addsub                                  ; fm_fft            ;
;                         |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                                  ; 24 (0)              ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                         ; lpm_add_sub                                              ; work              ;
;                            |add_sub_17j:auto_generated|                                                                                 ; 24 (24)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_17j:auto_generated                                                                                                                                                                                                                              ; add_sub_17j                                              ; work              ;
;                      |auk_dspip_r22sdf_addsub:del_in_real_comp_inst|                                                                    ; 24 (0)              ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                                                                                                                                                                                                                      ; auk_dspip_r22sdf_addsub                                  ; fm_fft            ;
;                         |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                                  ; 24 (0)              ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                         ; lpm_add_sub                                              ; work              ;
;                            |add_sub_17j:auto_generated|                                                                                 ; 24 (24)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_17j:auto_generated                                                                                                                                                                                                                              ; add_sub_17j                                              ; work              ;
;                      |auk_dspip_r22sdf_addsub:in_imag_comp_inst|                                                                        ; 25 (0)              ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                                                                                                                                                                                                                          ; auk_dspip_r22sdf_addsub                                  ; fm_fft            ;
;                         |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                                  ; 25 (0)              ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                             ; lpm_add_sub                                              ; work              ;
;                            |add_sub_17j:auto_generated|                                                                                 ; 25 (25)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_17j:auto_generated                                                                                                                                                                                                                                  ; add_sub_17j                                              ; work              ;
;                      |auk_dspip_r22sdf_addsub:in_real_comp_inst|                                                                        ; 25 (0)              ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                                                                                                                                                                                                                          ; auk_dspip_r22sdf_addsub                                  ; fm_fft            ;
;                         |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                                  ; 25 (0)              ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                             ; lpm_add_sub                                              ; work              ;
;                            |add_sub_17j:auto_generated|                                                                                 ; 25 (25)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_17j:auto_generated                                                                                                                                                                                                                                  ; add_sub_17j                                              ; work              ;
;                      |auk_dspip_r22sdf_bf_control:bf_control_inst|                                                                      ; 71 (57)             ; 39 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                                                                                                                                                                                                                        ; auk_dspip_r22sdf_bf_control                              ; fm_fft            ;
;                         |auk_dspip_r22sdf_counter:bf_counter_inst|                                                                      ; 14 (14)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                                                                                                                               ; auk_dspip_r22sdf_counter                                 ; fm_fft            ;
;                   |auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|                                                                           ; 179 (1)             ; 399 (259)                 ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst                                                                                                                                                                                                                                                                                                                                                 ; auk_dspip_r22sdf_bfii                                    ; fm_fft            ;
;                      |auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|                                                                    ; 26 (0)              ; 25 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                                                                                                                                                                                                                   ; auk_dspip_r22sdf_addsub                                  ; fm_fft            ;
;                         |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                                  ; 26 (0)              ; 25 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                      ; lpm_add_sub                                              ; work              ;
;                            |add_sub_27j:auto_generated|                                                                                 ; 26 (26)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_27j:auto_generated                                                                                                                                                                                                                           ; add_sub_27j                                              ; work              ;
;                      |auk_dspip_r22sdf_addsub:del_in_real_comp_inst|                                                                    ; 25 (0)              ; 25 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                                                                                                                                                                                                                   ; auk_dspip_r22sdf_addsub                                  ; fm_fft            ;
;                         |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                                  ; 25 (0)              ; 25 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                      ; lpm_add_sub                                              ; work              ;
;                            |add_sub_27j:auto_generated|                                                                                 ; 25 (25)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_27j:auto_generated                                                                                                                                                                                                                           ; add_sub_27j                                              ; work              ;
;                      |auk_dspip_r22sdf_addsub:in_imag_comp_inst|                                                                        ; 26 (0)              ; 25 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                                                                                                                                                                                                                       ; auk_dspip_r22sdf_addsub                                  ; fm_fft            ;
;                         |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                                  ; 26 (0)              ; 25 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                          ; lpm_add_sub                                              ; work              ;
;                            |add_sub_27j:auto_generated|                                                                                 ; 26 (26)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_27j:auto_generated                                                                                                                                                                                                                               ; add_sub_27j                                              ; work              ;
;                      |auk_dspip_r22sdf_addsub:in_real_comp_inst|                                                                        ; 26 (0)              ; 25 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                                                                                                                                                                                                                       ; auk_dspip_r22sdf_addsub                                  ; fm_fft            ;
;                         |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                                  ; 26 (0)              ; 25 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                          ; lpm_add_sub                                              ; work              ;
;                            |add_sub_27j:auto_generated|                                                                                 ; 26 (26)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_27j:auto_generated                                                                                                                                                                                                                               ; add_sub_27j                                              ; work              ;
;                      |auk_dspip_r22sdf_bf_control:bf_control_inst|                                                                      ; 75 (59)             ; 40 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                                                                                                                                                                                                                     ; auk_dspip_r22sdf_bf_control                              ; fm_fft            ;
;                         |auk_dspip_r22sdf_counter:bf_counter_inst|                                                                      ; 16 (16)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                                                                                                                            ; auk_dspip_r22sdf_counter                                 ; fm_fft            ;
;                   |auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|                                                                  ; 221 (3)             ; 691 (252)                 ; 0                 ; 3          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst                                                                                                                                                                                                                                                                                                                                        ; auk_dspip_r22sdf_cma                                     ; fm_fft            ;
;                      |apn_fft_mult_can:\NONA10_C_Mult_Archs:gen_da:gen_da2:gen_infr_3cpx|                                               ; 80 (80)             ; 282 (282)                 ; 0                 ; 3          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|apn_fft_mult_can:\NONA10_C_Mult_Archs:gen_da:gen_da2:gen_infr_3cpx                                                                                                                                                                                                                                                                     ; apn_fft_mult_can                                         ; fm_fft            ;
;                      |auk_dspip_r22sdf_counter:bf_counter_inst|                                                                         ; 34 (34)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                                                                                                                                                               ; auk_dspip_r22sdf_counter                                 ; fm_fft            ;
;                      |auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_da:round_imag|                                                        ; 52 (52)             ; 75 (75)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_da:round_imag                                                                                                                                                                                                                                                                              ; auk_dspip_roundsat                                       ; fm_fft            ;
;                      |auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_da:round_real|                                                        ; 52 (52)             ; 75 (75)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_da:round_real                                                                                                                                                                                                                                                                              ; auk_dspip_roundsat                                       ; fm_fft            ;
;                   |auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|                                                                     ; 21 (4)              ; 12 (2)                    ; 672               ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real                                                                                                                                                                                                                                                                                                                                           ; auk_dspip_r22sdf_delay                                   ; fm_fft            ;
;                      |altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|                                                            ; 0 (0)               ; 0 (0)                     ; 672               ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                                                                                                                                                                                                                                     ; altera_fft_dual_port_ram                                 ; fm_fft            ;
;                         |altsyncram:\old_ram_gen:old_ram_component|                                                                     ; 0 (0)               ; 0 (0)                     ; 672               ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                                                                                                           ; altsyncram                                               ; work              ;
;                            |altsyncram_g704:auto_generated|                                                                             ; 0 (0)               ; 0 (0)                     ; 672               ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g704:auto_generated                                                                                                                                                                                                            ; altsyncram_g704                                          ; work              ;
;                      |counter_module:\gen_m4k_delay:move_rdptr_inst|                                                                    ; 8 (8)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                                                                                                                                                                                                                             ; counter_module                                           ; FM_FFT            ;
;                      |counter_module:\gen_m4k_delay:move_wrptr_inst|                                                                    ; 9 (9)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                                                                                                                                                                                                                             ; counter_module                                           ; FM_FFT            ;
;                   |auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|                                                                   ; 1 (1)               ; 300 (300)                 ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real                                                                                                                                                                                                                                                                                                                                         ; auk_dspip_r22sdf_delay                                   ; fm_fft            ;
;                |auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|                                                  ; 697 (9)             ; 1862 (4)                  ; 0                 ; 3          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage                                                                                                                                                                                                                                                                                                                                                                                           ; auk_dspip_r22sdf_stage                                   ; fm_fft            ;
;                   |auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|                                                                              ; 232 (53)            ; 659 (519)                 ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                                                                                                                                                                                                                                                                                    ; auk_dspip_r22sdf_bfi                                     ; fm_fft            ;
;                      |auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|                                                                    ; 26 (0)              ; 26 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                                                                                                                                                                                                                      ; auk_dspip_r22sdf_addsub                                  ; fm_fft            ;
;                         |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                                  ; 26 (0)              ; 26 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                         ; lpm_add_sub                                              ; work              ;
;                            |add_sub_87j:auto_generated|                                                                                 ; 26 (26)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_87j:auto_generated                                                                                                                                                                                                                              ; add_sub_87j                                              ; work              ;
;                      |auk_dspip_r22sdf_addsub:del_in_real_comp_inst|                                                                    ; 26 (0)              ; 26 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                                                                                                                                                                                                                      ; auk_dspip_r22sdf_addsub                                  ; fm_fft            ;
;                         |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                                  ; 26 (0)              ; 26 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                         ; lpm_add_sub                                              ; work              ;
;                            |add_sub_87j:auto_generated|                                                                                 ; 26 (26)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_87j:auto_generated                                                                                                                                                                                                                              ; add_sub_87j                                              ; work              ;
;                      |auk_dspip_r22sdf_addsub:in_imag_comp_inst|                                                                        ; 27 (0)              ; 26 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                                                                                                                                                                                                                          ; auk_dspip_r22sdf_addsub                                  ; fm_fft            ;
;                         |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                                  ; 27 (0)              ; 26 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                             ; lpm_add_sub                                              ; work              ;
;                            |add_sub_87j:auto_generated|                                                                                 ; 27 (27)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_87j:auto_generated                                                                                                                                                                                                                                  ; add_sub_87j                                              ; work              ;
;                      |auk_dspip_r22sdf_addsub:in_real_comp_inst|                                                                        ; 27 (0)              ; 26 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                                                                                                                                                                                                                          ; auk_dspip_r22sdf_addsub                                  ; fm_fft            ;
;                         |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                                  ; 27 (0)              ; 26 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                             ; lpm_add_sub                                              ; work              ;
;                            |add_sub_87j:auto_generated|                                                                                 ; 27 (27)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_87j:auto_generated                                                                                                                                                                                                                                  ; add_sub_87j                                              ; work              ;
;                      |auk_dspip_r22sdf_bf_control:bf_control_inst|                                                                      ; 73 (58)             ; 36 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                                                                                                                                                                                                                        ; auk_dspip_r22sdf_bf_control                              ; fm_fft            ;
;                         |auk_dspip_r22sdf_counter:bf_counter_inst|                                                                      ; 15 (15)             ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                                                                                                                               ; auk_dspip_r22sdf_counter                                 ; fm_fft            ;
;                   |auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|                                                                           ; 236 (53)            ; 467 (325)                 ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst                                                                                                                                                                                                                                                                                                                                                 ; auk_dspip_r22sdf_bfii                                    ; fm_fft            ;
;                      |auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|                                                                    ; 28 (0)              ; 26 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                                                                                                                                                                                                                   ; auk_dspip_r22sdf_addsub                                  ; fm_fft            ;
;                         |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                                  ; 28 (0)              ; 26 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                      ; lpm_add_sub                                              ; work              ;
;                            |add_sub_97j:auto_generated|                                                                                 ; 28 (28)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_97j:auto_generated                                                                                                                                                                                                                           ; add_sub_97j                                              ; work              ;
;                      |auk_dspip_r22sdf_addsub:del_in_real_comp_inst|                                                                    ; 27 (0)              ; 26 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                                                                                                                                                                                                                   ; auk_dspip_r22sdf_addsub                                  ; fm_fft            ;
;                         |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                                  ; 27 (0)              ; 26 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                      ; lpm_add_sub                                              ; work              ;
;                            |add_sub_97j:auto_generated|                                                                                 ; 27 (27)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_97j:auto_generated                                                                                                                                                                                                                           ; add_sub_97j                                              ; work              ;
;                      |auk_dspip_r22sdf_addsub:in_imag_comp_inst|                                                                        ; 28 (0)              ; 26 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                                                                                                                                                                                                                       ; auk_dspip_r22sdf_addsub                                  ; fm_fft            ;
;                         |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                                  ; 28 (0)              ; 26 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                          ; lpm_add_sub                                              ; work              ;
;                            |add_sub_97j:auto_generated|                                                                                 ; 28 (28)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_97j:auto_generated                                                                                                                                                                                                                               ; add_sub_97j                                              ; work              ;
;                      |auk_dspip_r22sdf_addsub:in_real_comp_inst|                                                                        ; 28 (0)              ; 26 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                                                                                                                                                                                                                       ; auk_dspip_r22sdf_addsub                                  ; fm_fft            ;
;                         |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                                  ; 28 (0)              ; 26 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                          ; lpm_add_sub                                              ; work              ;
;                            |add_sub_97j:auto_generated|                                                                                 ; 28 (28)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_97j:auto_generated                                                                                                                                                                                                                               ; add_sub_97j                                              ; work              ;
;                      |auk_dspip_r22sdf_bf_control:bf_control_inst|                                                                      ; 72 (59)             ; 38 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                                                                                                                                                                                                                     ; auk_dspip_r22sdf_bf_control                              ; fm_fft            ;
;                         |auk_dspip_r22sdf_counter:bf_counter_inst|                                                                      ; 13 (13)             ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                                                                                                                            ; auk_dspip_r22sdf_counter                                 ; fm_fft            ;
;                   |auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|                                                                  ; 220 (0)             ; 732 (269)                 ; 0                 ; 3          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst                                                                                                                                                                                                                                                                                                                                        ; auk_dspip_r22sdf_cma                                     ; fm_fft            ;
;                      |apn_fft_mult_can:\NONA10_C_Mult_Archs:gen_da:gen_da2:gen_infr_3cpx|                                               ; 84 (84)             ; 296 (296)                 ; 0                 ; 3          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|apn_fft_mult_can:\NONA10_C_Mult_Archs:gen_da:gen_da2:gen_infr_3cpx                                                                                                                                                                                                                                                                     ; apn_fft_mult_can                                         ; fm_fft            ;
;                      |auk_dspip_r22sdf_counter:bf_counter_inst|                                                                         ; 24 (24)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                                                                                                                                                               ; auk_dspip_r22sdf_counter                                 ; fm_fft            ;
;                      |auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_da:round_imag|                                                        ; 56 (56)             ; 81 (81)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_da:round_imag                                                                                                                                                                                                                                                                              ; auk_dspip_roundsat                                       ; fm_fft            ;
;                      |auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_da:round_real|                                                        ; 56 (56)             ; 81 (81)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_da:round_real                                                                                                                                                                                                                                                                              ; auk_dspip_roundsat                                       ; fm_fft            ;
;                |auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|                                                  ; 391 (9)             ; 1106 (4)                  ; 0                 ; 3          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage                                                                                                                                                                                                                                                                                                                                                                                           ; auk_dspip_r22sdf_stage                                   ; fm_fft            ;
;                   |auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|                                                                              ; 172 (1)             ; 353 (217)                 ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                                                                                                                                                                                                                                                                                    ; auk_dspip_r22sdf_bfi                                     ; fm_fft            ;
;                      |auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|                                                                    ; 27 (0)              ; 26 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                                                                                                                                                                                                                      ; auk_dspip_r22sdf_addsub                                  ; fm_fft            ;
;                         |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                                  ; 27 (0)              ; 26 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                         ; lpm_add_sub                                              ; work              ;
;                            |add_sub_97j:auto_generated|                                                                                 ; 27 (27)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_97j:auto_generated                                                                                                                                                                                                                              ; add_sub_97j                                              ; work              ;
;                      |auk_dspip_r22sdf_addsub:del_in_real_comp_inst|                                                                    ; 27 (0)              ; 26 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                                                                                                                                                                                                                      ; auk_dspip_r22sdf_addsub                                  ; fm_fft            ;
;                         |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                                  ; 27 (0)              ; 26 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                         ; lpm_add_sub                                              ; work              ;
;                            |add_sub_97j:auto_generated|                                                                                 ; 27 (27)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_97j:auto_generated                                                                                                                                                                                                                              ; add_sub_97j                                              ; work              ;
;                      |auk_dspip_r22sdf_addsub:in_imag_comp_inst|                                                                        ; 28 (0)              ; 26 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                                                                                                                                                                                                                          ; auk_dspip_r22sdf_addsub                                  ; fm_fft            ;
;                         |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                                  ; 28 (0)              ; 26 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                             ; lpm_add_sub                                              ; work              ;
;                            |add_sub_97j:auto_generated|                                                                                 ; 28 (28)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_97j:auto_generated                                                                                                                                                                                                                                  ; add_sub_97j                                              ; work              ;
;                      |auk_dspip_r22sdf_addsub:in_real_comp_inst|                                                                        ; 28 (0)              ; 26 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                                                                                                                                                                                                                          ; auk_dspip_r22sdf_addsub                                  ; fm_fft            ;
;                         |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                                  ; 28 (0)              ; 26 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                             ; lpm_add_sub                                              ; work              ;
;                            |add_sub_97j:auto_generated|                                                                                 ; 28 (28)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_97j:auto_generated                                                                                                                                                                                                                                  ; add_sub_97j                                              ; work              ;
;                      |auk_dspip_r22sdf_bf_control:bf_control_inst|                                                                      ; 61 (55)             ; 32 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                                                                                                                                                                                                                        ; auk_dspip_r22sdf_bf_control                              ; fm_fft            ;
;                         |auk_dspip_r22sdf_counter:bf_counter_inst|                                                                      ; 6 (6)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                                                                                                                               ; auk_dspip_r22sdf_counter                                 ; fm_fft            ;
;                   |auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|                                                                  ; 210 (0)             ; 749 (275)                 ; 0                 ; 3          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst                                                                                                                                                                                                                                                                                                                                        ; auk_dspip_r22sdf_cma                                     ; fm_fft            ;
;                      |apn_fft_mult_can:\NONA10_C_Mult_Archs:gen_da:gen_da2:gen_infr_3cpx|                                               ; 86 (86)             ; 303 (303)                 ; 0                 ; 3          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|apn_fft_mult_can:\NONA10_C_Mult_Archs:gen_da:gen_da2:gen_infr_3cpx                                                                                                                                                                                                                                                                     ; apn_fft_mult_can                                         ; fm_fft            ;
;                      |auk_dspip_r22sdf_counter:bf_counter_inst|                                                                         ; 7 (7)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                                                                                                                                                               ; auk_dspip_r22sdf_counter                                 ; fm_fft            ;
;                      |auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_da:round_imag|                                                        ; 59 (59)             ; 84 (84)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_da:round_imag                                                                                                                                                                                                                                                                              ; auk_dspip_roundsat                                       ; fm_fft            ;
;                      |auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_da:round_real|                                                        ; 58 (58)             ; 84 (84)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_da:round_real                                                                                                                                                                                                                                                                              ; auk_dspip_roundsat                                       ; fm_fft            ;
;                |auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect|                             ; 4 (4)               ; 37 (37)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect                                                                                                                                                                                                                                                                                                                                                                      ; auk_dspip_r22sdf_stg_pipe                                ; fm_fft            ;
;                |auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect|                             ; 5 (5)               ; 43 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect                                                                                                                                                                                                                                                                                                                                                                      ; auk_dspip_r22sdf_stg_pipe                                ; fm_fft            ;
;                |auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect|                             ; 4 (4)               ; 48 (48)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect                                                                                                                                                                                                                                                                                                                                                                      ; auk_dspip_r22sdf_stg_pipe                                ; fm_fft            ;
;                |auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:3:gen_stg_connect:stg_connect|                             ; 3 (3)               ; 52 (52)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:3:gen_stg_connect:stg_connect                                                                                                                                                                                                                                                                                                                                                                      ; auk_dspip_r22sdf_stg_pipe                                ; fm_fft            ;
;                |auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:4:gen_stg_connect:stg_connect|                             ; 4 (4)               ; 56 (56)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:4:gen_stg_connect:stg_connect                                                                                                                                                                                                                                                                                                                                                                      ; auk_dspip_r22sdf_stg_pipe                                ; fm_fft            ;
;                |auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:5:gen_stg_connect:stg_connect|                             ; 5 (5)               ; 59 (59)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:5:gen_stg_connect:stg_connect                                                                                                                                                                                                                                                                                                                                                                      ; auk_dspip_r22sdf_stg_pipe                                ; fm_fft            ;
;                |auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|                                  ; 194 (141)           ; 102 (61)                  ; 73764             ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2                                                                                                                                                                                                                                                                                                                                                                           ; auk_dspip_r22sdf_twrom                                   ; fm_fft            ;
;                   |altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|                             ; 0 (0)               ; 0 (0)                     ; 36882             ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag                                                                                                                                                                                                                                                                                   ; altera_fft_single_port_rom                               ; fm_fft            ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0 (0)               ; 0 (0)                     ; 36882             ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                                                                                                         ; altsyncram                                               ; work              ;
;                         |altsyncram_pt34:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 36882             ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_pt34:auto_generated                                                                                                                                                                                                          ; altsyncram_pt34                                          ; work              ;
;                   |altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|                             ; 0 (0)               ; 0 (0)                     ; 36882             ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real                                                                                                                                                                                                                                                                                   ; altera_fft_single_port_rom                               ; fm_fft            ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0 (0)               ; 0 (0)                     ; 36882             ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                                                                                                         ; altsyncram                                               ; work              ;
;                         |altsyncram_pt34:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 36882             ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_pt34:auto_generated                                                                                                                                                                                                          ; altsyncram_pt34                                          ; work              ;
;                   |counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst|                             ; 16 (16)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst                                                                                                                                                                                                                                                                                   ; counter_module                                           ; FM_FFT            ;
;                   |counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst|                             ; 19 (19)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst                                                                                                                                                                                                                                                                                   ; counter_module                                           ; FM_FFT            ;
;                   |counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst|                             ; 18 (18)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst                                                                                                                                                                                                                                                                                   ; counter_module                                           ; FM_FFT            ;
;                |auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|                                  ; 177 (132)           ; 93 (58)                   ; 18468             ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2                                                                                                                                                                                                                                                                                                                                                                           ; auk_dspip_r22sdf_twrom                                   ; fm_fft            ;
;                   |altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|                             ; 0 (0)               ; 0 (0)                     ; 9234              ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag                                                                                                                                                                                                                                                                                   ; altera_fft_single_port_rom                               ; fm_fft            ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0 (0)               ; 0 (0)                     ; 9234              ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                                                                                                         ; altsyncram                                               ; work              ;
;                         |altsyncram_2s34:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 9234              ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2s34:auto_generated                                                                                                                                                                                                          ; altsyncram_2s34                                          ; work              ;
;                   |altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|                             ; 0 (0)               ; 0 (0)                     ; 9234              ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real                                                                                                                                                                                                                                                                                   ; altera_fft_single_port_rom                               ; fm_fft            ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0 (0)               ; 0 (0)                     ; 9234              ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                                                                                                         ; altsyncram                                               ; work              ;
;                         |altsyncram_2s34:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 9234              ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2s34:auto_generated                                                                                                                                                                                                          ; altsyncram_2s34                                          ; work              ;
;                   |counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst|                             ; 15 (15)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst                                                                                                                                                                                                                                                                                   ; counter_module                                           ; FM_FFT            ;
;                   |counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst|                             ; 15 (15)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst                                                                                                                                                                                                                                                                                   ; counter_module                                           ; FM_FFT            ;
;                   |counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst|                             ; 15 (15)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst                                                                                                                                                                                                                                                                                   ; counter_module                                           ; FM_FFT            ;
;                |auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|                                  ; 166 (128)           ; 85 (56)                   ; 4644              ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2                                                                                                                                                                                                                                                                                                                                                                           ; auk_dspip_r22sdf_twrom                                   ; fm_fft            ;
;                   |altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|                             ; 0 (0)               ; 0 (0)                     ; 2322              ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag                                                                                                                                                                                                                                                                                   ; altera_fft_single_port_rom                               ; fm_fft            ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0 (0)               ; 0 (0)                     ; 2322              ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                                                                                                         ; altsyncram                                               ; work              ;
;                         |altsyncram_tq34:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 2322              ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_tq34:auto_generated                                                                                                                                                                                                          ; altsyncram_tq34                                          ; work              ;
;                   |altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|                             ; 0 (0)               ; 0 (0)                     ; 2322              ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real                                                                                                                                                                                                                                                                                   ; altera_fft_single_port_rom                               ; fm_fft            ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0 (0)               ; 0 (0)                     ; 2322              ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                                                                                                         ; altsyncram                                               ; work              ;
;                         |altsyncram_tq34:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 2322              ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_tq34:auto_generated                                                                                                                                                                                                          ; altsyncram_tq34                                          ; work              ;
;                   |counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst|                             ; 12 (12)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst                                                                                                                                                                                                                                                                                   ; counter_module                                           ; FM_FFT            ;
;                   |counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst|                             ; 13 (13)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst                                                                                                                                                                                                                                                                                   ; counter_module                                           ; FM_FFT            ;
;                   |counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst|                             ; 13 (13)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst                                                                                                                                                                                                                                                                                   ; counter_module                                           ; FM_FFT            ;
;                |auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|                                  ; 138 (108)           ; 77 (54)                   ; 1188              ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2                                                                                                                                                                                                                                                                                                                                                                           ; auk_dspip_r22sdf_twrom                                   ; fm_fft            ;
;                   |altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|                             ; 0 (0)               ; 0 (0)                     ; 594               ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag                                                                                                                                                                                                                                                                                   ; altera_fft_single_port_rom                               ; fm_fft            ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0 (0)               ; 0 (0)                     ; 594               ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                                                                                                         ; altsyncram                                               ; work              ;
;                         |altsyncram_6p34:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 594               ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6p34:auto_generated                                                                                                                                                                                                          ; altsyncram_6p34                                          ; work              ;
;                   |altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|                             ; 0 (0)               ; 0 (0)                     ; 594               ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real                                                                                                                                                                                                                                                                                   ; altera_fft_single_port_rom                               ; fm_fft            ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0 (0)               ; 0 (0)                     ; 594               ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                                                                                                         ; altsyncram                                               ; work              ;
;                         |altsyncram_6p34:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 594               ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6p34:auto_generated                                                                                                                                                                                                          ; altsyncram_6p34                                          ; work              ;
;                   |counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst|                             ; 10 (10)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst                                                                                                                                                                                                                                                                                   ; counter_module                                           ; FM_FFT            ;
;                   |counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst|                             ; 10 (10)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst                                                                                                                                                                                                                                                                                   ; counter_module                                           ; FM_FFT            ;
;                   |counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst|                             ; 10 (10)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst                                                                                                                                                                                                                                                                                   ; counter_module                                           ; FM_FFT            ;
;                |auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|                                  ; 125 (101)           ; 69 (52)                   ; 324               ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2                                                                                                                                                                                                                                                                                                                                                                           ; auk_dspip_r22sdf_twrom                                   ; fm_fft            ;
;                   |altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|                             ; 0 (0)               ; 0 (0)                     ; 162               ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag                                                                                                                                                                                                                                                                                   ; altera_fft_single_port_rom                               ; fm_fft            ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0 (0)               ; 0 (0)                     ; 162               ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                                                                                                         ; altsyncram                                               ; work              ;
;                         |altsyncram_on34:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 162               ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_on34:auto_generated                                                                                                                                                                                                          ; altsyncram_on34                                          ; work              ;
;                   |altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|                             ; 0 (0)               ; 0 (0)                     ; 162               ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real                                                                                                                                                                                                                                                                                   ; altera_fft_single_port_rom                               ; fm_fft            ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0 (0)               ; 0 (0)                     ; 162               ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                                                                                                         ; altsyncram                                               ; work              ;
;                         |altsyncram_on34:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 162               ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_on34:auto_generated                                                                                                                                                                                                          ; altsyncram_on34                                          ; work              ;
;                   |counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst|                             ; 8 (8)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst                                                                                                                                                                                                                                                                                   ; counter_module                                           ; FM_FFT            ;
;                   |counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst|                             ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst                                                                                                                                                                                                                                                                                   ; counter_module                                           ; FM_FFT            ;
;                   |counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst|                             ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst                                                                                                                                                                                                                                                                                   ; counter_module                                           ; FM_FFT            ;
;                |auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|                                  ; 100 (87)            ; 61 (50)                   ; 108               ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2                                                                                                                                                                                                                                                                                                                                                                           ; auk_dspip_r22sdf_twrom                                   ; fm_fft            ;
;                   |altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|                             ; 0 (0)               ; 0 (0)                     ; 54                ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag                                                                                                                                                                                                                                                                                   ; altera_fft_single_port_rom                               ; fm_fft            ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0 (0)               ; 0 (0)                     ; 54                ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                                                                                                         ; altsyncram                                               ; work              ;
;                         |altsyncram_hn34:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 54                ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_hn34:auto_generated                                                                                                                                                                                                          ; altsyncram_hn34                                          ; work              ;
;                   |altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|                             ; 0 (0)               ; 0 (0)                     ; 54                ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real                                                                                                                                                                                                                                                                                   ; altera_fft_single_port_rom                               ; fm_fft            ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0 (0)               ; 0 (0)                     ; 54                ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                                                                                                         ; altsyncram                                               ; work              ;
;                         |altsyncram_hn34:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 54                ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_hn34:auto_generated                                                                                                                                                                                                          ; altsyncram_hn34                                          ; work              ;
;                   |counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst|                             ; 5 (5)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst                                                                                                                                                                                                                                                                                   ; counter_module                                           ; FM_FFT            ;
;                   |counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst|                             ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst                                                                                                                                                                                                                                                                                   ; counter_module                                           ; FM_FFT            ;
;                   |counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst|                             ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst                                                                                                                                                                                                                                                                                   ; counter_module                                           ; FM_FFT            ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_reset_controller                                  ; FM_FFT            ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_FFT:inst34|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_reset_synchronizer                                ; FM_FFT            ;
;    |HPF_FIR_2:inst44|                                                                                                                   ; 0 (0)               ; 168 (168)                 ; 0                 ; 6          ; 0    ; 0            ; |Project_BDF|HPF_FIR_2:inst44                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; HPF_FIR_2                                                ; work              ;
;    |Integral:inst26|                                                                                                                    ; 74 (74)             ; 69 (69)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|Integral:inst26                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Integral                                                 ; work              ;
;    |LPF_FIR_2:inst41|                                                                                                                   ; 177 (177)           ; 645 (645)                 ; 0                 ; 6          ; 0    ; 0            ; |Project_BDF|LPF_FIR_2:inst41                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LPF_FIR_2                                                ; work              ;
;    |LPF_FIR_2_CLK:inst27|                                                                                                               ; 41 (41)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|LPF_FIR_2_CLK:inst27                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LPF_FIR_2_CLK                                            ; work              ;
;    |LPF_V2:inst29|                                                                                                                      ; 0 (0)               ; 187 (187)                 ; 0                 ; 9          ; 0    ; 0            ; |Project_BDF|LPF_V2:inst29                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LPF_V2                                                   ; work              ;
;    |LPF_V2:inst30|                                                                                                                      ; 0 (0)               ; 187 (187)                 ; 0                 ; 9          ; 0    ; 0            ; |Project_BDF|LPF_V2:inst30                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LPF_V2                                                   ; work              ;
;    |Mul_FM_IQ:inst5|                                                                                                                    ; 0 (0)               ; 32 (32)                   ; 0                 ; 2          ; 0    ; 0            ; |Project_BDF|Mul_FM_IQ:inst5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Mul_FM_IQ                                                ; work              ;
;    |NCO_150:inst1|                                                                                                                      ; 33 (0)              ; 72 (0)                    ; 10240             ; 0          ; 0    ; 0            ; |Project_BDF|NCO_150:inst1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; NCO_150                                                  ; nco_150           ;
;       |NCO_150_NCO_150:nco_150|                                                                                                         ; 33 (0)              ; 69 (0)                    ; 10240             ; 0          ; 0    ; 0            ; |Project_BDF|NCO_150:inst1|NCO_150_NCO_150:nco_150                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; NCO_150_NCO_150                                          ; NCO_150           ;
;          |asj_altqmcpipe:ux000|                                                                                                         ; 11 (0)              ; 12 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_altqmcpipe:ux000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; asj_altqmcpipe                                           ; NCO_150           ;
;             |lpm_add_sub:acc|                                                                                                           ; 11 (0)              ; 11 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_altqmcpipe:ux000|lpm_add_sub:acc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; lpm_add_sub                                              ; work              ;
;                |add_sub_gth:auto_generated|                                                                                             ; 11 (11)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_gth:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; add_sub_gth                                              ; work              ;
;          |asj_dxx:ux002|                                                                                                                ; 11 (11)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_dxx:ux002                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; asj_dxx                                                  ; NCO_150           ;
;          |asj_dxx_g:ux001|                                                                                                              ; 11 (11)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_dxx_g:ux001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; asj_dxx_g                                                ; NCO_150           ;
;          |asj_gal:ux009|                                                                                                                ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_gal:ux009                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; asj_gal                                                  ; NCO_150           ;
;          |asj_nco_as_m_cen:ux0120|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 10240             ; 0          ; 0    ; 0            ; |Project_BDF|NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_nco_as_m_cen:ux0120                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; asj_nco_as_m_cen                                         ; NCO_150           ;
;             |altsyncram:altsyncram_component0|                                                                                          ; 0 (0)               ; 0 (0)                     ; 10240             ; 0          ; 0    ; 0            ; |Project_BDF|NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; altsyncram                                               ; work              ;
;                |altsyncram_qvf1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 10240             ; 0          ; 0    ; 0            ; |Project_BDF|NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_qvf1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; altsyncram_qvf1                                          ; work              ;
;          |asj_nco_mob_rw:ux122|                                                                                                         ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_nco_mob_rw:ux122                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; asj_nco_mob_rw                                           ; NCO_150           ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_150:inst1|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_reset_controller                                  ; NCO_150           ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_150:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_reset_synchronizer                                ; NCO_150           ;
;    |NCO_Data:inst12|                                                                                                                    ; 44 (0)              ; 79 (0)                    ; 10240             ; 0          ; 0    ; 0            ; |Project_BDF|NCO_Data:inst12                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; NCO_Data                                                 ; nco_data          ;
;       |NCO_Data_NCO_Data:nco_data|                                                                                                      ; 44 (0)              ; 76 (0)                    ; 10240             ; 0          ; 0    ; 0            ; |Project_BDF|NCO_Data:inst12|NCO_Data_NCO_Data:nco_data                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; NCO_Data_NCO_Data                                        ; NCO_Data          ;
;          |asj_altqmcpipe:ux000|                                                                                                         ; 15 (0)              ; 16 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_altqmcpipe:ux000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; asj_altqmcpipe                                           ; NCO_Data          ;
;             |lpm_add_sub:acc|                                                                                                           ; 15 (0)              ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_altqmcpipe:ux000|lpm_add_sub:acc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; lpm_add_sub                                              ; work              ;
;                |add_sub_ith:auto_generated|                                                                                             ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_ith:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; add_sub_ith                                              ; work              ;
;          |asj_dxx:ux002|                                                                                                                ; 15 (15)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_dxx:ux002                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; asj_dxx                                                  ; NCO_Data          ;
;          |asj_dxx_g:ux001|                                                                                                              ; 14 (14)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_dxx_g:ux001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; asj_dxx_g                                                ; NCO_Data          ;
;          |asj_gal:ux009|                                                                                                                ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_gal:ux009                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; asj_gal                                                  ; NCO_Data          ;
;          |asj_nco_as_m_cen:ux0120|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 10240             ; 0          ; 0    ; 0            ; |Project_BDF|NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_nco_as_m_cen:ux0120                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; asj_nco_as_m_cen                                         ; NCO_Data          ;
;             |altsyncram:altsyncram_component0|                                                                                          ; 0 (0)               ; 0 (0)                     ; 10240             ; 0          ; 0    ; 0            ; |Project_BDF|NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altsyncram                                               ; work              ;
;                |altsyncram_2gg1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 10240             ; 0          ; 0    ; 0            ; |Project_BDF|NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_2gg1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; altsyncram_2gg1                                          ; work              ;
;          |asj_nco_mob_rw:ux122|                                                                                                         ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_nco_mob_rw:ux122                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; asj_nco_mob_rw                                           ; NCO_Data          ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_Data:inst12|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_reset_controller                                  ; NCO_Data          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_Data:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; altera_reset_synchronizer                                ; NCO_Data          ;
;    |NCO_FM:inst|                                                                                                                        ; 113 (0)             ; 148 (0)                   ; 917504            ; 0          ; 0    ; 0            ; |Project_BDF|NCO_FM:inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; NCO_FM                                                   ; nco_fm            ;
;       |NCO_FM_NCO_FM:nco_fm|                                                                                                            ; 113 (0)             ; 145 (0)                   ; 917504            ; 0          ; 0    ; 0            ; |Project_BDF|NCO_FM:inst|NCO_FM_NCO_FM:nco_fm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; NCO_FM_NCO_FM                                            ; NCO_FM            ;
;          |asj_altqmcpipe:ux000|                                                                                                         ; 20 (0)              ; 39 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_altqmcpipe:ux000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; asj_altqmcpipe                                           ; NCO_FM            ;
;             |lpm_add_sub:acc|                                                                                                           ; 20 (0)              ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_altqmcpipe:ux000|lpm_add_sub:acc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; lpm_add_sub                                              ; work              ;
;                |add_sub_eth:auto_generated|                                                                                             ; 20 (20)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_eth:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; add_sub_eth                                              ; work              ;
;          |asj_dxx:ux002|                                                                                                                ; 20 (20)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_dxx:ux002                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; asj_dxx                                                  ; NCO_FM            ;
;          |asj_dxx_g:ux001|                                                                                                              ; 13 (13)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_dxx_g:ux001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; asj_dxx_g                                                ; NCO_FM            ;
;          |asj_gal:ux009|                                                                                                                ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_gal:ux009                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; asj_gal                                                  ; NCO_FM            ;
;          |asj_nco_as_m_cen:ux0120|                                                                                                      ; 0 (0)               ; 6 (0)                     ; 917504            ; 0          ; 0    ; 0            ; |Project_BDF|NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_as_m_cen:ux0120                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; asj_nco_as_m_cen                                         ; NCO_FM            ;
;             |altsyncram:altsyncram_component0|                                                                                          ; 0 (0)               ; 6 (0)                     ; 917504            ; 0          ; 0    ; 0            ; |Project_BDF|NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; altsyncram                                               ; work              ;
;                |altsyncram_06g1:auto_generated|                                                                                         ; 0 (0)               ; 6 (6)                     ; 917504            ; 0          ; 0    ; 0            ; |Project_BDF|NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_06g1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altsyncram_06g1                                          ; work              ;
;          |asj_nco_fxx:ux003|                                                                                                            ; 18 (0)              ; 19 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_fxx:ux003                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; asj_nco_fxx                                              ; NCO_FM            ;
;             |lpm_add_sub:acc|                                                                                                           ; 18 (0)              ; 19 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_fxx:ux003|lpm_add_sub:acc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                              ; work              ;
;                |add_sub_n0h:auto_generated|                                                                                             ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_n0h:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; add_sub_n0h                                              ; work              ;
;          |asj_nco_mob_rw:ux122|                                                                                                         ; 42 (42)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_mob_rw:ux122                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; asj_nco_mob_rw                                           ; NCO_FM            ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_FM:inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; altera_reset_controller                                  ; NCO_FM            ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_FM:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; altera_reset_synchronizer                                ; NCO_FM            ;
;    |NCO_IQ:inst2|                                                                                                                       ; 69 (0)              ; 127 (0)                   ; 917504            ; 0          ; 0    ; 0            ; |Project_BDF|NCO_IQ:inst2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; NCO_IQ                                                   ; nco_iq            ;
;       |NCO_IQ_nco_iq:nco_iq|                                                                                                            ; 69 (0)              ; 124 (0)                   ; 917504            ; 0          ; 0    ; 0            ; |Project_BDF|NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; NCO_IQ_nco_iq                                            ; NCO_IQ            ;
;          |asj_altqmcpipe:ux000|                                                                                                         ; 15 (0)              ; 30 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_altqmcpipe:ux000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; asj_altqmcpipe                                           ; NCO_IQ            ;
;             |lpm_add_sub:acc|                                                                                                           ; 15 (0)              ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_altqmcpipe:ux000|lpm_add_sub:acc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; lpm_add_sub                                              ; work              ;
;                |add_sub_ith:auto_generated|                                                                                             ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_ith:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; add_sub_ith                                              ; work              ;
;          |asj_dxx:ux002|                                                                                                                ; 15 (15)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_dxx:ux002                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; asj_dxx                                                  ; NCO_IQ            ;
;          |asj_dxx_g:ux001|                                                                                                              ; 11 (11)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_dxx_g:ux001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; asj_dxx_g                                                ; NCO_IQ            ;
;          |asj_gal:ux009|                                                                                                                ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_gal:ux009                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; asj_gal                                                  ; NCO_IQ            ;
;          |asj_nco_as_m_cen:ux0120|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 458752            ; 0          ; 0    ; 0            ; |Project_BDF|NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0120                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; asj_nco_as_m_cen                                         ; NCO_IQ            ;
;             |altsyncram:altsyncram_component0|                                                                                          ; 0 (0)               ; 0 (0)                     ; 458752            ; 0          ; 0    ; 0            ; |Project_BDF|NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; altsyncram                                               ; work              ;
;                |altsyncram_e6g1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 458752            ; 0          ; 0    ; 0            ; |Project_BDF|NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_e6g1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; altsyncram_e6g1                                          ; work              ;
;          |asj_nco_as_m_cen:ux0121|                                                                                                      ; 0 (0)               ; 4 (0)                     ; 458752            ; 0          ; 0    ; 0            ; |Project_BDF|NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0121                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; asj_nco_as_m_cen                                         ; NCO_IQ            ;
;             |altsyncram:altsyncram_component0|                                                                                          ; 0 (0)               ; 4 (0)                     ; 458752            ; 0          ; 0    ; 0            ; |Project_BDF|NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; altsyncram                                               ; work              ;
;                |altsyncram_96g1:auto_generated|                                                                                         ; 0 (0)               ; 4 (4)                     ; 458752            ; 0          ; 0    ; 0            ; |Project_BDF|NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_96g1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; altsyncram_96g1                                          ; work              ;
;          |asj_nco_mob_rw:ux122|                                                                                                         ; 14 (14)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_mob_rw:ux122                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; asj_nco_mob_rw                                           ; NCO_IQ            ;
;          |asj_nco_mob_rw:ux123|                                                                                                         ; 14 (14)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_mob_rw:ux123                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; asj_nco_mob_rw                                           ; NCO_IQ            ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_IQ:inst2|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                                  ; NCO_IQ            ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_IQ:inst2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                                ; NCO_IQ            ;
;    |PLL:inst15|                                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|PLL:inst15                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PLL                                                      ; pll               ;
;       |PLL_pll_0:pll_0|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|PLL:inst15|PLL_pll_0:pll_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PLL_pll_0                                                ; PLL               ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|PLL:inst15|PLL_pll_0:pll_0|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; altera_pll                                               ; work              ;
;    |Phase_Frequency_Converter:inst13|                                                                                                   ; 106 (106)           ; 57 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|Phase_Frequency_Converter:inst13                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Phase_Frequency_Converter                                ; work              ;
;    |TESTCIC2:inst33|                                                                                                                    ; 219 (219)           ; 281 (281)                 ; 0                 ; 12         ; 0    ; 0            ; |Project_BDF|TESTCIC2:inst33                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; TESTCIC2                                                 ; work              ;
;    |avg_inc:inst39|                                                                                                                     ; 581 (59)            ; 65 (65)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|avg_inc:inst39                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; avg_inc                                                  ; work              ;
;       |lpm_divide:Div0|                                                                                                                 ; 522 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|avg_inc:inst39|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; lpm_divide                                               ; work              ;
;          |lpm_divide_cpo:auto_generated|                                                                                                ; 522 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|avg_inc:inst39|lpm_divide:Div0|lpm_divide_cpo:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; lpm_divide_cpo                                           ; work              ;
;             |abs_divider_lbg:divider|                                                                                                   ; 522 (15)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|avg_inc:inst39|lpm_divide:Div0|lpm_divide_cpo:auto_generated|abs_divider_lbg:divider                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; abs_divider_lbg                                          ; work              ;
;                |alt_u_div_qve:divider|                                                                                                  ; 475 (475)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|avg_inc:inst39|lpm_divide:Div0|lpm_divide_cpo:auto_generated|abs_divider_lbg:divider|alt_u_div_qve:divider                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; alt_u_div_qve                                            ; work              ;
;                |lpm_abs_4p9:my_abs_num|                                                                                                 ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|avg_inc:inst39|lpm_divide:Div0|lpm_divide_cpo:auto_generated|abs_divider_lbg:divider|lpm_abs_4p9:my_abs_num                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; lpm_abs_4p9                                              ; work              ;
;    |cic_clk:inst24|                                                                                                                     ; 41 (41)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|cic_clk:inst24                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; cic_clk                                                  ; work              ;
;    |cordic_v3:inst18|                                                                                                                   ; 149 (149)           ; 214 (214)                 ; 0                 ; 4          ; 0    ; 0            ; |Project_BDF|cordic_v3:inst18                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; cordic_v3                                                ; work              ;
;    |data_adder:inst16|                                                                                                                  ; 32 (32)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|data_adder:inst16                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; data_adder                                               ; work              ;
;    |fifo_decimation:inst11|                                                                                                             ; 46 (0)              ; 69 (0)                    ; 608               ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation:inst11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; fifo_decimation                                          ; fifo_decimation   ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation:inst11|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; altera_reset_controller                                  ; fifo_decimation   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation:inst11|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_reset_synchronizer                                ; fifo_decimation   ;
;       |fifo_decimation_fifo_decimation:fifo_decimation|                                                                                 ; 46 (0)              ; 66 (0)                    ; 608               ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; fifo_decimation_fifo_decimation                          ; fifo_decimation   ;
;          |fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|                                                ; 46 (1)              ; 66 (0)                    ; 608               ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls                                                                                                                                                                                                                                                                                                                                                                                                                                     ; fifo_decimation_fifo_decimation_dcfifo_with_controls     ; fifo_decimation   ;
;             |fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|                                                                ; 45 (2)              ; 66 (0)                    ; 608               ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo                                                                                                                                                                                                                                                                                                                                                                          ; fifo_decimation_fifo_decimation_dual_clock_fifo          ; fifo_decimation   ;
;                |dcfifo:dual_clock_fifo|                                                                                                 ; 43 (0)              ; 66 (0)                    ; 608               ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo                                                                                                                                                                                                                                                                                                                                                   ; dcfifo                                                   ; work              ;
;                   |dcfifo_n7u1:auto_generated|                                                                                          ; 43 (11)             ; 66 (18)                   ; 608               ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated                                                                                                                                                                                                                                                                                                                        ; dcfifo_n7u1                                              ; work              ;
;                      |a_gray2bin_d9b:wrptr_g_gray2bin|                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|a_gray2bin_d9b:wrptr_g_gray2bin                                                                                                                                                                                                                                                                                        ; a_gray2bin_d9b                                           ; work              ;
;                      |a_gray2bin_d9b:ws_dgrp_gray2bin|                                                                                  ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|a_gray2bin_d9b:ws_dgrp_gray2bin                                                                                                                                                                                                                                                                                        ; a_gray2bin_d9b                                           ; work              ;
;                      |a_graycounter_8cc:wrptr_g1p|                                                                                      ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|a_graycounter_8cc:wrptr_g1p                                                                                                                                                                                                                                                                                            ; a_graycounter_8cc                                        ; work              ;
;                      |a_graycounter_cu6:rdptr_g1p|                                                                                      ; 10 (10)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|a_graycounter_cu6:rdptr_g1p                                                                                                                                                                                                                                                                                            ; a_graycounter_cu6                                        ; work              ;
;                      |alt_synch_pipe_tnl:rs_dgwp|                                                                                       ; 0 (0)               ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp                                                                                                                                                                                                                                                                                             ; alt_synch_pipe_tnl                                       ; work              ;
;                         |dffpipe_ed9:dffpipe10|                                                                                         ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10                                                                                                                                                                                                                                                                       ; dffpipe_ed9                                              ; work              ;
;                      |alt_synch_pipe_unl:ws_dgrp|                                                                                       ; 0 (0)               ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp                                                                                                                                                                                                                                                                                             ; alt_synch_pipe_unl                                       ; work              ;
;                         |dffpipe_fd9:dffpipe14|                                                                                         ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe14                                                                                                                                                                                                                                                                       ; dffpipe_fd9                                              ; work              ;
;                      |altsyncram_s5d1:fifo_ram|                                                                                         ; 0 (0)               ; 0 (0)                     ; 608               ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram                                                                                                                                                                                                                                                                                               ; altsyncram_s5d1                                          ; work              ;
;                      |cmpr_uu5:rdempty_eq_comp|                                                                                         ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|cmpr_uu5:rdempty_eq_comp                                                                                                                                                                                                                                                                                               ; cmpr_uu5                                                 ; work              ;
;                      |cmpr_uu5:wrfull_eq_comp|                                                                                          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|cmpr_uu5:wrfull_eq_comp                                                                                                                                                                                                                                                                                                ; cmpr_uu5                                                 ; work              ;
;                      |dffpipe_dd9:ws_brp|                                                                                               ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|dffpipe_dd9:ws_brp                                                                                                                                                                                                                                                                                                     ; dffpipe_dd9                                              ; work              ;
;                      |dffpipe_dd9:ws_bwp|                                                                                               ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|dffpipe_dd9:ws_bwp                                                                                                                                                                                                                                                                                                     ; dffpipe_dd9                                              ; work              ;
;    |fifo_decimation_2:inst20|                                                                                                           ; 48 (0)              ; 69 (0)                    ; 544               ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_2:inst20                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; fifo_decimation_2                                        ; fifo_decimation_2 ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_2:inst20|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                                  ; fifo_decimation_2 ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_2:inst20|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                                ; fifo_decimation_2 ;
;       |fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|                                                                           ; 48 (0)              ; 66 (0)                    ; 544               ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; fifo_decimation_2_fifo_decimation_2                      ; fifo_decimation_2 ;
;          |fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|                                            ; 48 (1)              ; 66 (0)                    ; 544               ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls                                                                                                                                                                                                                                                                                                                                                                                                                         ; fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls ; fifo_decimation_2 ;
;             |fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|                                                            ; 47 (4)              ; 66 (0)                    ; 544               ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo                                                                                                                                                                                                                                                                                                                                                          ; fifo_decimation_2_fifo_decimation_2_dual_clock_fifo      ; fifo_decimation_2 ;
;                |dcfifo:dual_clock_fifo|                                                                                                 ; 43 (0)              ; 66 (0)                    ; 544               ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo                                                                                                                                                                                                                                                                                                                                   ; dcfifo                                                   ; work              ;
;                   |dcfifo_n7u1:auto_generated|                                                                                          ; 43 (11)             ; 66 (18)                   ; 544               ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated                                                                                                                                                                                                                                                                                                        ; dcfifo_n7u1                                              ; work              ;
;                      |a_gray2bin_d9b:wrptr_g_gray2bin|                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|a_gray2bin_d9b:wrptr_g_gray2bin                                                                                                                                                                                                                                                                        ; a_gray2bin_d9b                                           ; work              ;
;                      |a_gray2bin_d9b:ws_dgrp_gray2bin|                                                                                  ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|a_gray2bin_d9b:ws_dgrp_gray2bin                                                                                                                                                                                                                                                                        ; a_gray2bin_d9b                                           ; work              ;
;                      |a_graycounter_8cc:wrptr_g1p|                                                                                      ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|a_graycounter_8cc:wrptr_g1p                                                                                                                                                                                                                                                                            ; a_graycounter_8cc                                        ; work              ;
;                      |a_graycounter_cu6:rdptr_g1p|                                                                                      ; 10 (10)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|a_graycounter_cu6:rdptr_g1p                                                                                                                                                                                                                                                                            ; a_graycounter_cu6                                        ; work              ;
;                      |alt_synch_pipe_tnl:rs_dgwp|                                                                                       ; 0 (0)               ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp                                                                                                                                                                                                                                                                             ; alt_synch_pipe_tnl                                       ; work              ;
;                         |dffpipe_ed9:dffpipe10|                                                                                         ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10                                                                                                                                                                                                                                                       ; dffpipe_ed9                                              ; work              ;
;                      |alt_synch_pipe_unl:ws_dgrp|                                                                                       ; 0 (0)               ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp                                                                                                                                                                                                                                                                             ; alt_synch_pipe_unl                                       ; work              ;
;                         |dffpipe_fd9:dffpipe14|                                                                                         ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe14                                                                                                                                                                                                                                                       ; dffpipe_fd9                                              ; work              ;
;                      |altsyncram_s5d1:fifo_ram|                                                                                         ; 0 (0)               ; 0 (0)                     ; 544               ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram                                                                                                                                                                                                                                                                               ; altsyncram_s5d1                                          ; work              ;
;                      |cmpr_uu5:rdempty_eq_comp|                                                                                         ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|cmpr_uu5:rdempty_eq_comp                                                                                                                                                                                                                                                                               ; cmpr_uu5                                                 ; work              ;
;                      |cmpr_uu5:wrfull_eq_comp|                                                                                          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|cmpr_uu5:wrfull_eq_comp                                                                                                                                                                                                                                                                                ; cmpr_uu5                                                 ; work              ;
;                      |dffpipe_dd9:ws_brp|                                                                                               ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|dffpipe_dd9:ws_brp                                                                                                                                                                                                                                                                                     ; dffpipe_dd9                                              ; work              ;
;                      |dffpipe_dd9:ws_bwp|                                                                                               ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|dffpipe_dd9:ws_bwp                                                                                                                                                                                                                                                                                     ; dffpipe_dd9                                              ; work              ;
;    |fifo_decimation_3:inst23|                                                                                                           ; 40 (0)              ; 58 (0)                    ; 288               ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_3:inst23                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; fifo_decimation_3                                        ; fifo_decimation_3 ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_3:inst23|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                                  ; fifo_decimation_3 ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_3:inst23|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                                ; fifo_decimation_3 ;
;       |fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|                                                                           ; 40 (0)              ; 55 (0)                    ; 288               ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; fifo_decimation_3_fifo_decimation_3                      ; fifo_decimation_3 ;
;          |fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|                                            ; 40 (1)              ; 55 (0)                    ; 288               ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls                                                                                                                                                                                                                                                                                                                                                                                                                         ; fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls ; fifo_decimation_3 ;
;             |fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|                                                            ; 39 (3)              ; 55 (0)                    ; 288               ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo                                                                                                                                                                                                                                                                                                                                                          ; fifo_decimation_3_fifo_decimation_3_dual_clock_fifo      ; fifo_decimation_3 ;
;                |dcfifo:dual_clock_fifo|                                                                                                 ; 36 (0)              ; 55 (0)                    ; 288               ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo                                                                                                                                                                                                                                                                                                                                   ; dcfifo                                                   ; work              ;
;                   |dcfifo_o7u1:auto_generated|                                                                                          ; 36 (10)             ; 55 (15)                   ; 288               ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated                                                                                                                                                                                                                                                                                                        ; dcfifo_o7u1                                              ; work              ;
;                      |a_gray2bin_c9b:wrptr_g_gray2bin|                                                                                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|a_gray2bin_c9b:wrptr_g_gray2bin                                                                                                                                                                                                                                                                        ; a_gray2bin_c9b                                           ; work              ;
;                      |a_gray2bin_c9b:ws_dgrp_gray2bin|                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|a_gray2bin_c9b:ws_dgrp_gray2bin                                                                                                                                                                                                                                                                        ; a_gray2bin_c9b                                           ; work              ;
;                      |a_graycounter_7cc:wrptr_g1p|                                                                                      ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|a_graycounter_7cc:wrptr_g1p                                                                                                                                                                                                                                                                            ; a_graycounter_7cc                                        ; work              ;
;                      |a_graycounter_bu6:rdptr_g1p|                                                                                      ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|a_graycounter_bu6:rdptr_g1p                                                                                                                                                                                                                                                                            ; a_graycounter_bu6                                        ; work              ;
;                      |alt_synch_pipe_1ol:ws_dgrp|                                                                                       ; 0 (0)               ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_1ol:ws_dgrp                                                                                                                                                                                                                                                                             ; alt_synch_pipe_1ol                                       ; work              ;
;                         |dffpipe_jd9:dffpipe14|                                                                                         ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe14                                                                                                                                                                                                                                                       ; dffpipe_jd9                                              ; work              ;
;                      |alt_synch_pipe_snl:rs_dgwp|                                                                                       ; 0 (0)               ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_snl:rs_dgwp                                                                                                                                                                                                                                                                             ; alt_synch_pipe_snl                                       ; work              ;
;                         |dffpipe_id9:dffpipe10|                                                                                         ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_id9:dffpipe10                                                                                                                                                                                                                                                       ; dffpipe_id9                                              ; work              ;
;                      |altsyncram_q5d1:fifo_ram|                                                                                         ; 0 (0)               ; 0 (0)                     ; 288               ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram                                                                                                                                                                                                                                                                               ; altsyncram_q5d1                                          ; work              ;
;                      |cmpr_tu5:rdempty_eq_comp|                                                                                         ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|cmpr_tu5:rdempty_eq_comp                                                                                                                                                                                                                                                                               ; cmpr_tu5                                                 ; work              ;
;                      |cmpr_tu5:wrfull_eq_comp|                                                                                          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|cmpr_tu5:wrfull_eq_comp                                                                                                                                                                                                                                                                                ; cmpr_tu5                                                 ; work              ;
;                      |dffpipe_cd9:ws_brp|                                                                                               ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|dffpipe_cd9:ws_brp                                                                                                                                                                                                                                                                                     ; dffpipe_cd9                                              ; work              ;
;                      |dffpipe_cd9:ws_bwp|                                                                                               ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|dffpipe_cd9:ws_bwp                                                                                                                                                                                                                                                                                     ; dffpipe_cd9                                              ; work              ;
;    |pow:inst36|                                                                                                                         ; 0 (0)               ; 52 (52)                   ; 0                 ; 2          ; 0    ; 0            ; |Project_BDF|pow:inst36                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; pow                                                      ; work              ;
;    |pow_selector:inst38|                                                                                                                ; 47 (47)             ; 77 (77)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|pow_selector:inst38                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; pow_selector                                             ; work              ;
;    |reverse_bit:inst37|                                                                                                                 ; 16 (16)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|reverse_bit:inst37                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; reverse_bit                                              ; work              ;
;    |sld_hub:auto_hub|                                                                                                                   ; 94 (1)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; sld_hub                                                  ; altera_sld        ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 93 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                                                                                                                                                                         ; alt_sld_fab_with_jtag_input                              ; altera_sld        ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 93 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_sld_fab                                              ; alt_sld_fab       ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 93 (1)              ; 91 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                                                                                                                                                  ; alt_sld_fab_alt_sld_fab                                  ; alt_sld_fab       ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 92 (0)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                                                                                                                                                      ; alt_sld_fab_alt_sld_fab_sldfabric                        ; alt_sld_fab       ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 92 (57)             ; 86 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                                                                                                                                         ; sld_jtag_hub                                             ; work              ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                 ; sld_rom_sr                                               ; work              ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                               ; sld_shadow_jsm                                           ; altera_sld        ;
;    |sld_signaltap:Integral|                                                                                                             ; 380 (2)             ; 1955 (280)                ; 17920             ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; sld_signaltap                                            ; work              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 378 (0)             ; 1675 (0)                  ; 17920             ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; sld_signaltap_impl                                       ; work              ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 378 (67)            ; 1675 (634)                ; 17920             ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap_implb                                      ; work              ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                                                                                                                                                                                                                                       ; altdpram                                                 ; work              ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                                                                                                                                                                                                                                   ; lpm_decode                                               ; work              ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                                                                                                                                                                                                                                                                         ; decode_vnf                                               ; work              ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 17920             ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altsyncram                                               ; work              ;
;                |altsyncram_ge84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 17920             ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ge84:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                       ; altsyncram_ge84                                          ; work              ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                                                                                                                                                                                                                                       ; lpm_shiftreg                                             ; work              ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                             ; work              ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                                                                                                                                                                                                                              ; serial_crc_16                                            ; work              ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 58 (58)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                                                                                                                                                                                                                           ; sld_buffer_manager                                       ; work              ;
;             |sld_ela_control:ela_control|                                                                                               ; 171 (1)             ; 716 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; sld_ela_control                                          ; work              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                                                                                                                                                                                                                                  ; lpm_shiftreg                                             ; work              ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 140 (0)             ; 700 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                                                                                                                                                                                                                                                                   ; sld_ela_basic_multi_level_trigger                        ; work              ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 420 (420)                 ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                             ; work              ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 140 (0)             ; 280 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                                                                                                                                                                                                                                                                    ; sld_mbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                              ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1                                                                                                                                                                                                                                                            ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1                                                                                                                                                                                                                                                            ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1                                                                                                                                                                                                                                                            ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1                                                                                                                                                                                                                                                            ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1                                                                                                                                                                                                                                                            ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1                                                                                                                                                                                                                                                            ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1                                                                                                                                                                                                                                                            ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1                                                                                                                                                                                                                                                            ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1                                                                                                                                                                                                                                                            ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1                                                                                                                                                                                                                                                            ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1                                                                                                                                                                                                                                                            ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1                                                                                                                                                                                                                                                            ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1                                                                                                                                                                                                                                                            ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1                                                                                                                                                                                                                                                            ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1                                                                                                                                                                                                                                                            ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1                                                                                                                                                                                                                                                            ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1                                                                                                                                                                                                                                                            ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1                                                                                                                                                                                                                                                            ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1                                                                                                                                                                                                                                                            ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1                                                                                                                                                                                                                                                            ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1                                                                                                                                                                                                                                                            ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1                                                                                                                                                                                                                                                            ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1                                                                                                                                                                                                                                                            ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1                                                                                                                                                                                                                                                            ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1                                                                                                                                                                                                                                                            ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1                                                                                                                                                                                                                                                            ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1                                                                                                                                                                                                                                                            ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1                                                                                                                                                                                                                                                            ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1                                                                                                                                                                                                                                                            ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1                                                                                                                                                                                                                                                            ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1                                                                                                                                                                                                                                                            ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1                                                                                                                                                                                                                                                            ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1                                                                                                                                                                                                                                                            ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1                                                                                                                                                                                                                                                            ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1                                                                                                                                                                                                                                                            ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1                                                                                                                                                                                                                                                            ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1                                                                                                                                                                                                                                                            ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1                                                                                                                                                                                                                                                            ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1                                                                                                                                                                                                                                                            ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1                                                                                                                                                                                                                                                            ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                                                                                                                                                                                                                                                              ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                                                                                                                                                                                                                                                              ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                                                                                                                                                                                                                                                              ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                                                                                                                                                                                                                                                              ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                                                                                                                                                                                                                                                              ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                                                                                                                                                                                                                                                              ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                                                                                                                                                                                                                                                              ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                                                                                                                                                                                                                                                              ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1                                                                                                                                                                                                                                                             ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                                                                                                                                                                                                                                                              ; sld_sbpmg                                                ; work              ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 30 (30)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                                                                                                                                                                                                                            ; sld_ela_trigger_flow_mgr                                 ; work              ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                                                                                                                                                                    ; lpm_shiftreg                                             ; work              ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 39 (11)             ; 190 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                                                                                                                                                                                                                                     ; sld_offload_buffer_mgr                                   ; work              ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 10 (0)              ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                                                                                                                                                                                                                           ; lpm_counter                                              ; work              ;
;                   |cntr_3ci:auto_generated|                                                                                             ; 10 (10)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_3ci:auto_generated                                                                                                                                                                                                                                                                                                                   ; cntr_3ci                                                 ; work              ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                                                                                                                                                                                                                                    ; lpm_counter                                              ; work              ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                                                                                                                                                                                                                                                                            ; cntr_4vi                                                 ; work              ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                                                                                                                                                                                                                          ; lpm_counter                                              ; work              ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                                                                                                                                                                                                                                                                                  ; cntr_09i                                                 ; work              ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                                                                                                                                                                                                                             ; lpm_counter                                              ; work              ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                                                                                                                                                                                                                                                                     ; cntr_kri                                                 ; work              ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                                                                                                                                                                                                                                    ; lpm_shiftreg                                             ; work              ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 140 (140)                 ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                                                                                                                                                                                                                                     ; lpm_shiftreg                                             ; work              ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                                                                                                                                                                                                                                  ; lpm_shiftreg                                             ; work              ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; sld_rom_sr                                               ; work              ;
;    |window_mult:inst28|                                                                                                                 ; 2455 (2455)         ; 27 (27)                   ; 0                 ; 1          ; 0    ; 0            ; |Project_BDF|window_mult:inst28                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; window_mult                                              ; work              ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------+
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram|ALTSYNCRAM                                                                                                                                                 ; AUTO ; Simple Dual Port ; 8            ; 54           ; 8            ; 54           ; 432    ; None                       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ALTSYNCRAM                                                                                                                                        ; AUTO ; Simple Dual Port ; 32           ; 52           ; 32           ; 52           ; 1664   ; None                       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_lg04:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 4094         ; 30           ; 4094         ; 30           ; 122820 ; None                       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_cg04:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2046         ; 32           ; 2046         ; 32           ; 65472  ; None                       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4g04:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 1022         ; 36           ; 1022         ; 36           ; 36792  ; None                       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qa04:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 510          ; 38           ; 510          ; 38           ; 19380  ; None                       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_la04:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 254          ; 40           ; 254          ; 40           ; 10160  ; None                       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ia04:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 126          ; 42           ; 126          ; 42           ; 5292   ; None                       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_i704:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 62           ; 44           ; 62           ; 44           ; 2728   ; None                       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_b704:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 30           ; 46           ; 30           ; 46           ; 1380   ; None                       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g704:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 14           ; 48           ; 14           ; 48           ; 672    ; None                       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_pt34:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 2049         ; 18           ; --           ; --           ; 36882  ; FM_FFT_FM_FFT_opt_twr1.hex ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_pt34:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 2049         ; 18           ; --           ; --           ; 36882  ; FM_FFT_FM_FFT_opt_twr1.hex ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2s34:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 513          ; 18           ; --           ; --           ; 9234   ; FM_FFT_FM_FFT_opt_twr2.hex ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2s34:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 513          ; 18           ; --           ; --           ; 9234   ; FM_FFT_FM_FFT_opt_twr2.hex ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_tq34:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 129          ; 18           ; --           ; --           ; 2322   ; FM_FFT_FM_FFT_opt_twr3.hex ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_tq34:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 129          ; 18           ; --           ; --           ; 2322   ; FM_FFT_FM_FFT_opt_twr3.hex ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6p34:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 33           ; 18           ; --           ; --           ; 594    ; FM_FFT_FM_FFT_opt_twr4.hex ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6p34:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 33           ; 18           ; --           ; --           ; 594    ; FM_FFT_FM_FFT_opt_twr4.hex ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_on34:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 9            ; 18           ; --           ; --           ; 162    ; FM_FFT_FM_FFT_opt_twr5.hex ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_on34:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 9            ; 18           ; --           ; --           ; 162    ; FM_FFT_FM_FFT_opt_twr5.hex ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_hn34:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 3            ; 18           ; --           ; --           ; 54     ; FM_FFT_FM_FFT_opt_twr6.hex ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_hn34:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 3            ; 18           ; --           ; --           ; 54     ; FM_FFT_FM_FFT_opt_twr6.hex ;
; NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_qvf1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                   ; AUTO ; ROM              ; 1024         ; 10           ; --           ; --           ; 10240  ; NCO_150_NCO_150_sin.hex    ;
; NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_2gg1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                              ; AUTO ; ROM              ; 1024         ; 10           ; --           ; --           ; 10240  ; NCO_Data_NCO_Data_sin.hex  ;
; NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_06g1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                        ; AUTO ; ROM              ; 65536        ; 14           ; --           ; --           ; 917504 ; NCO_FM_NCO_FM_sin.hex      ;
; NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_e6g1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                       ; AUTO ; ROM              ; 32768        ; 14           ; --           ; --           ; 458752 ; NCO_IQ_nco_iq_sin.hex      ;
; NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_96g1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                       ; AUTO ; ROM              ; 32768        ; 14           ; --           ; --           ; 458752 ; NCO_IQ_nco_iq_cos.hex      ;
; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ALTSYNCRAM                                                                                      ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                       ;
; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ALTSYNCRAM                                                                      ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                       ;
; fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ALTSYNCRAM                                                                      ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512    ; None                       ;
; sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ge84:auto_generated|ALTSYNCRAM                                                                                                                                                                                              ; AUTO ; Simple Dual Port ; 128          ; 140          ; 128          ; 140          ; 17920  ; None                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------+


+--------------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary           ;
+------------------------------------------+-------------+
; Statistic                                ; Number Used ;
+------------------------------------------+-------------+
; Two Independent 18x18                    ; 15          ;
; Independent 18x18 plus 36                ; 28          ;
; Sum of two 18x18                         ; 25          ;
; Independent 27x27                        ; 16          ;
; Total number of DSP blocks               ; 84          ;
;                                          ;             ;
; Fixed Point Signed Multiplier            ; 43          ;
; Fixed Point Mixed Sign Multiplier        ; 66          ;
; Fixed Point Dedicated Pre-Adder          ; 12          ;
; Fixed Point Dedicated Output Adder Chain ; 9           ;
+------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; Vendor ; IP Core Name            ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                                                                                  ; IP Include File        ;
+--------+-------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |Project_BDF|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                 ;                        ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |Project_BDF|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                             ;                        ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |Project_BDF|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                                                                                   ;                        ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |Project_BDF|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                 ;                        ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |Project_BDF|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                                                                                   ;                        ;
; N/A    ; Qsys                    ; 17.0    ; N/A          ; N/A          ; |Project_BDF|NCO_FM:inst                                                                                                                                                                                                                                                                                                                                                                         ; NCO_FM.qsys            ;
; Altera ; altera_nco_ii           ; 17.0    ; N/A          ; N/A          ; |Project_BDF|NCO_FM:inst|NCO_FM_NCO_FM:nco_fm                                                                                                                                                                                                                                                                                                                                                    ; NCO_FM.qsys            ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_altqmcpipe:ux000                                                                                                                                                                                                                                                                                                                               ;                        ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_dxx_g:ux001                                                                                                                                                                                                                                                                                                                                    ;                        ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_dxx:ux002                                                                                                                                                                                                                                                                                                                                      ;                        ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_fxx:ux003                                                                                                                                                                                                                                                                                                                                  ;                        ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_gal:ux009                                                                                                                                                                                                                                                                                                                                      ;                        ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_as_m_cen:ux0120                                                                                                                                                                                                                                                                                                                            ;                        ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_mob_rw:ux122                                                                                                                                                                                                                                                                                                                               ;                        ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_aprid_dxx:ux0219                                                                                                                                                                                                                                                                                                                           ;                        ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_isdr:ux710isdr                                                                                                                                                                                                                                                                                                                             ;                        ;
; Altera ; altera_reset_controller ; 17.0    ; N/A          ; N/A          ; |Project_BDF|NCO_FM:inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                  ; NCO_FM.qsys            ;
; N/A    ; Qsys                    ; 17.0    ; N/A          ; N/A          ; |Project_BDF|NCO_150:inst1                                                                                                                                                                                                                                                                                                                                                                       ; NCO_150.qsys           ;
; Altera ; altera_nco_ii           ; 17.0    ; N/A          ; N/A          ; |Project_BDF|NCO_150:inst1|NCO_150_NCO_150:nco_150                                                                                                                                                                                                                                                                                                                                               ; NCO_150.qsys           ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_altqmcpipe:ux000                                                                                                                                                                                                                                                                                                                          ;                        ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_dxx_g:ux001                                                                                                                                                                                                                                                                                                                               ;                        ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_dxx:ux002                                                                                                                                                                                                                                                                                                                                 ;                        ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_gal:ux009                                                                                                                                                                                                                                                                                                                                 ;                        ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_nco_as_m_cen:ux0120                                                                                                                                                                                                                                                                                                                       ;                        ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_nco_mob_rw:ux122                                                                                                                                                                                                                                                                                                                          ;                        ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_nco_aprid_dxx:ux0219                                                                                                                                                                                                                                                                                                                      ;                        ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_nco_isdr:ux710isdr                                                                                                                                                                                                                                                                                                                        ;                        ;
; Altera ; altera_reset_controller ; 17.0    ; N/A          ; N/A          ; |Project_BDF|NCO_150:inst1|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                ; NCO_150.qsys           ;
; N/A    ; Qsys                    ; 17.0    ; N/A          ; N/A          ; |Project_BDF|NCO_IQ:inst2                                                                                                                                                                                                                                                                                                                                                                        ; NCO_IQ.qsys            ;
; Altera ; altera_nco_ii           ; 17.0    ; N/A          ; N/A          ; |Project_BDF|NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq                                                                                                                                                                                                                                                                                                                                                   ; NCO_IQ.qsys            ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_altqmcpipe:ux000                                                                                                                                                                                                                                                                                                                              ;                        ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_dxx_g:ux001                                                                                                                                                                                                                                                                                                                                   ;                        ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_dxx:ux002                                                                                                                                                                                                                                                                                                                                     ;                        ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_gal:ux009                                                                                                                                                                                                                                                                                                                                     ;                        ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0120                                                                                                                                                                                                                                                                                                                           ;                        ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0121                                                                                                                                                                                                                                                                                                                           ;                        ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_mob_rw:ux122                                                                                                                                                                                                                                                                                                                              ;                        ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_mob_rw:ux123                                                                                                                                                                                                                                                                                                                              ;                        ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_aprid_dxx:ux0219                                                                                                                                                                                                                                                                                                                          ;                        ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_isdr:ux710isdr                                                                                                                                                                                                                                                                                                                            ;                        ;
; Altera ; altera_reset_controller ; 17.0    ; N/A          ; N/A          ; |Project_BDF|NCO_IQ:inst2|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                 ; NCO_IQ.qsys            ;
; N/A    ; Qsys                    ; 17.0    ; N/A          ; N/A          ; |Project_BDF|fifo_decimation:inst11                                                                                                                                                                                                                                                                                                                                                              ; fifo_decimation.qsys   ;
; Altera ; altera_avalon_fifo      ; 17.0    ; N/A          ; N/A          ; |Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation                                                                                                                                                                                                                                                                                                              ; fifo_decimation.qsys   ;
; Altera ; altera_reset_controller ; 17.0    ; N/A          ; N/A          ; |Project_BDF|fifo_decimation:inst11|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                       ; fifo_decimation.qsys   ;
; N/A    ; Qsys                    ; 17.0    ; N/A          ; N/A          ; |Project_BDF|NCO_Data:inst12                                                                                                                                                                                                                                                                                                                                                                     ; NCO_Data.qsys          ;
; Altera ; altera_nco_ii           ; 17.0    ; N/A          ; N/A          ; |Project_BDF|NCO_Data:inst12|NCO_Data_NCO_Data:nco_data                                                                                                                                                                                                                                                                                                                                          ; NCO_Data.qsys          ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_altqmcpipe:ux000                                                                                                                                                                                                                                                                                                                     ;                        ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_dxx_g:ux001                                                                                                                                                                                                                                                                                                                          ;                        ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_dxx:ux002                                                                                                                                                                                                                                                                                                                            ;                        ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_gal:ux009                                                                                                                                                                                                                                                                                                                            ;                        ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_nco_as_m_cen:ux0120                                                                                                                                                                                                                                                                                                                  ;                        ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_nco_mob_rw:ux122                                                                                                                                                                                                                                                                                                                     ;                        ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_nco_apr_dxx:ux0219                                                                                                                                                                                                                                                                                                                   ;                        ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_nco_isdr:ux710isdr                                                                                                                                                                                                                                                                                                                   ;                        ;
; Altera ; altera_reset_controller ; 17.0    ; N/A          ; N/A          ; |Project_BDF|NCO_Data:inst12|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                              ; NCO_Data.qsys          ;
; N/A    ; Qsys                    ; 17.0    ; N/A          ; N/A          ; |Project_BDF|PLL:inst15                                                                                                                                                                                                                                                                                                                                                                          ; PLL.qsys               ;
; Altera ; altera_pll              ; 17.0    ; N/A          ; N/A          ; |Project_BDF|PLL:inst15|PLL_pll_0:pll_0                                                                                                                                                                                                                                                                                                                                                          ; PLL.qsys               ;
; N/A    ; Qsys                    ; 17.0    ; N/A          ; N/A          ; |Project_BDF|fifo_decimation_2:inst20                                                                                                                                                                                                                                                                                                                                                            ; fifo_decimation_2.qsys ;
; Altera ; altera_avalon_fifo      ; 17.0    ; N/A          ; N/A          ; |Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2                                                                                                                                                                                                                                                                                                      ; fifo_decimation_2.qsys ;
; Altera ; altera_reset_controller ; 17.0    ; N/A          ; N/A          ; |Project_BDF|fifo_decimation_2:inst20|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                     ; fifo_decimation_2.qsys ;
; N/A    ; Qsys                    ; 17.0    ; N/A          ; N/A          ; |Project_BDF|fifo_decimation_3:inst23                                                                                                                                                                                                                                                                                                                                                            ; fifo_decimation_3.qsys ;
; Altera ; altera_avalon_fifo      ; 17.0    ; N/A          ; N/A          ; |Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3                                                                                                                                                                                                                                                                                                      ; fifo_decimation_3.qsys ;
; Altera ; altera_reset_controller ; 17.0    ; N/A          ; N/A          ; |Project_BDF|fifo_decimation_3:inst23|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                     ; fifo_decimation_3.qsys ;
; N/A    ; Qsys                    ; 17.0    ; N/A          ; N/A          ; |Project_BDF|FM_FFT:inst34                                                                                                                                                                                                                                                                                                                                                                       ; FM_FFT.qsys            ;
; Altera ; altera_fft_ii           ; 17.0    ; N/A          ; N/A          ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft                                                                                                                                                                                                                                                                                                                                                  ; FM_FFT.qsys            ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst                                                                                                                                                                                                                                                                                                   ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst                                                                                                                                                                                                                                                            ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect                                                                                                                                                                 ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage                                                                                                                                                                                      ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real                                                                                                                                      ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                        ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                        ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                                ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                                                                               ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                   ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                          ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                 ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                 ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                     ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                     ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real                                                                                                                                    ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                      ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                      ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                              ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst                                                                                                                                            ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                       ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                              ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                              ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                  ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                  ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect                                                                                                                                                                 ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2                                                                                                                                                                      ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst                                                                              ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst                                                                              ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst                                                                              ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst                                                                              ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag                                                                              ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real                                                                              ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage                                                                                                                                                                                      ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real                                                                                                                                      ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                        ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                        ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                                ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                                                                               ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                   ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                          ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                 ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                 ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                     ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                     ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real                                                                                                                                    ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                      ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                      ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                              ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst                                                                                                                                            ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                       ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                              ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                              ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                  ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                  ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst                                                                                                                                   ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag                                                             ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real                                                             ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                          ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect                                                                                                                                                                 ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2                                                                                                                                                                      ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst                                                                              ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst                                                                              ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst                                                                              ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst                                                                              ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag                                                                              ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real                                                                              ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage                                                                                                                                                                                      ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real                                                                                                                                      ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                        ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                        ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                                ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                                                                               ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                   ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                          ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                 ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                 ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                     ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                     ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real                                                                                                                                    ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                      ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                      ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                              ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst                                                                                                                                            ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                       ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                              ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                              ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                  ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                  ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst                                                                                                                                   ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag                                                             ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real                                                             ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                          ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:3:gen_stg_connect:stg_connect                                                                                                                                                                 ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2                                                                                                                                                                      ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst                                                                              ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst                                                                              ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst                                                                              ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst                                                                              ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag                                                                              ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real                                                                              ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage                                                                                                                                                                                      ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real                                                                                                                                      ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                        ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                        ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                                ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                                                                               ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                   ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                          ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                 ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                 ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                     ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                     ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real                                                                                                                                    ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                      ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                      ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                              ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst                                                                                                                                            ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                       ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                              ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                              ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                  ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                  ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst                                                                                                                                   ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|apn_fft_mult_can:\NONA10_C_Mult_Archs:gen_da:gen_da2:gen_infr_3cpx                                                                ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                          ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:4:gen_stg_connect:stg_connect                                                                                                                                                                 ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2                                                                                                                                                                      ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst                                                                              ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst                                                                              ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst                                                                              ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst                                                                              ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag                                                                              ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real                                                                              ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage                                                                                                                                                                                      ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real                                                                                                                                      ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                        ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                        ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                                ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                                                                               ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                   ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                          ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                 ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                 ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                     ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                     ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real                                                                                                                                    ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst                                                                                                                                            ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                       ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                              ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                              ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                  ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                  ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst                                                                                                                                   ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|apn_fft_mult_can:\NONA10_C_Mult_Archs:gen_da:gen_da2:gen_infr_3cpx                                                                ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                          ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:5:gen_stg_connect:stg_connect                                                                                                                                                                 ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2                                                                                                                                                                      ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst                                                                              ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst                                                                              ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst                                                                              ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst                                                                              ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag                                                                              ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real                                                                              ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage                                                                                                                                                                                      ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real                                                                                                                                      ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                                                                               ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                   ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                          ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                 ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                 ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                     ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                     ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real                                                                                                                                    ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst                                                                                                                                            ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                       ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                              ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                              ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                  ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                  ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst                                                                                                                                   ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|apn_fft_mult_can:\NONA10_C_Mult_Archs:gen_da:gen_da2:gen_infr_3cpx                                                                ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                          ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2                                                                                                                                                                      ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst                                                                              ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst                                                                              ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst                                                                              ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst                                                                              ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag                                                                              ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real                                                                              ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage                                                                                                                                                                                      ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real                                                                                                                                      ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                                                                               ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                   ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                          ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                 ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                 ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                     ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                     ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst                                                                                                                                   ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|apn_fft_mult_can:\NONA10_C_Mult_Archs:gen_da:gen_da2:gen_infr_3cpx                                                                ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                          ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_enable_control:ena_ctrl                                                                                                                                                                                                                   ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst                                                                                                                                                                                                                                              ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst                                                                                                                                                                                                                                       ;                        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|counter_module:data_count_inst                                                                                                                                                                                                        ;                        ;
; Altera ; altera_reset_controller ; 17.0    ; N/A          ; N/A          ; |Project_BDF|FM_FFT:inst34|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                ; FM_FFT.qsys            ;
; N/A    ; Qsys                    ; 17.0    ; N/A          ; N/A          ; |Project_BDF|fifo_decimation_4:inst43                                                                                                                                                                                                                                                                                                                                                            ; fifo_decimation_4.qsys ;
; Altera ; altera_avalon_fifo      ; 17.0    ; N/A          ; N/A          ; |Project_BDF|fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4                                                                                                                                                                                                                                                                                                      ; fifo_decimation_4.qsys ;
; Altera ; altera_reset_controller ; 17.0    ; N/A          ; N/A          ; |Project_BDF|fifo_decimation_4:inst43|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                     ; fifo_decimation_4.qsys ;
+--------+-------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                 ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; fifo_decimation_3:inst23|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; fifo_decimation_3:inst23|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe14|dffe16a[4]                 ; yes                                                              ; yes                                        ;
; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe14|dffe16a[5]                 ; yes                                                              ; yes                                        ;
; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe14|dffe16a[2]                 ; yes                                                              ; yes                                        ;
; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe14|dffe16a[3]                 ; yes                                                              ; yes                                        ;
; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe14|dffe16a[0]                 ; yes                                                              ; yes                                        ;
; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe14|dffe16a[1]                 ; yes                                                              ; yes                                        ;
; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10|dffe12a[4]                 ; yes                                                              ; yes                                        ;
; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10|dffe12a[5]                 ; yes                                                              ; yes                                        ;
; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10|dffe12a[2]                 ; yes                                                              ; yes                                        ;
; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10|dffe12a[3]                 ; yes                                                              ; yes                                        ;
; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10|dffe12a[0]                 ; yes                                                              ; yes                                        ;
; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10|dffe12a[1]                 ; yes                                                              ; yes                                        ;
; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe14|dffe15a[4]                 ; yes                                                              ; yes                                        ;
; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe14|dffe15a[5]                 ; yes                                                              ; yes                                        ;
; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe14|dffe15a[2]                 ; yes                                                              ; yes                                        ;
; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe14|dffe15a[3]                 ; yes                                                              ; yes                                        ;
; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe14|dffe15a[0]                 ; yes                                                              ; yes                                        ;
; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe14|dffe15a[1]                 ; yes                                                              ; yes                                        ;
; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10|dffe11a[4]                 ; yes                                                              ; yes                                        ;
; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10|dffe11a[5]                 ; yes                                                              ; yes                                        ;
; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10|dffe11a[2]                 ; yes                                                              ; yes                                        ;
; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10|dffe11a[3]                 ; yes                                                              ; yes                                        ;
; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10|dffe11a[0]                 ; yes                                                              ; yes                                        ;
; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10|dffe11a[1]                 ; yes                                                              ; yes                                        ;
; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe14|dffe16a[4] ; yes                                                              ; yes                                        ;
; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe14|dffe16a[5] ; yes                                                              ; yes                                        ;
; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe14|dffe16a[2] ; yes                                                              ; yes                                        ;
; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe14|dffe16a[3] ; yes                                                              ; yes                                        ;
; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe14|dffe16a[0] ; yes                                                              ; yes                                        ;
; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe14|dffe16a[1] ; yes                                                              ; yes                                        ;
; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10|dffe12a[4] ; yes                                                              ; yes                                        ;
; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10|dffe12a[5] ; yes                                                              ; yes                                        ;
; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10|dffe12a[2] ; yes                                                              ; yes                                        ;
; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10|dffe12a[3] ; yes                                                              ; yes                                        ;
; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10|dffe12a[0] ; yes                                                              ; yes                                        ;
; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10|dffe12a[1] ; yes                                                              ; yes                                        ;
; NCO_150:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe14|dffe15a[4] ; yes                                                              ; yes                                        ;
; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe14|dffe15a[5] ; yes                                                              ; yes                                        ;
; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe14|dffe15a[2] ; yes                                                              ; yes                                        ;
; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe14|dffe15a[3] ; yes                                                              ; yes                                        ;
; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe14|dffe15a[0] ; yes                                                              ; yes                                        ;
; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe14|dffe15a[1] ; yes                                                              ; yes                                        ;
; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10|dffe11a[4] ; yes                                                              ; yes                                        ;
; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10|dffe11a[5] ; yes                                                              ; yes                                        ;
; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10|dffe11a[2] ; yes                                                              ; yes                                        ;
; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10|dffe11a[3] ; yes                                                              ; yes                                        ;
; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10|dffe11a[0] ; yes                                                              ; yes                                        ;
; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10|dffe11a[1] ; yes                                                              ; yes                                        ;
; fifo_decimation_2:inst20|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; NCO_150:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; fifo_decimation_2:inst20|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe14|dffe16a[4] ; yes                                                              ; yes                                        ;
; fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe14|dffe16a[2] ; yes                                                              ; yes                                        ;
; fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe14|dffe16a[3] ; yes                                                              ; yes                                        ;
; fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe14|dffe16a[0] ; yes                                                              ; yes                                        ;
; fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe14|dffe16a[1] ; yes                                                              ; yes                                        ;
; fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_id9:dffpipe10|dffe12a[4] ; yes                                                              ; yes                                        ;
; fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_id9:dffpipe10|dffe12a[2] ; yes                                                              ; yes                                        ;
; fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_id9:dffpipe10|dffe12a[3] ; yes                                                              ; yes                                        ;
; fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_id9:dffpipe10|dffe12a[0] ; yes                                                              ; yes                                        ;
; fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_id9:dffpipe10|dffe12a[1] ; yes                                                              ; yes                                        ;
; fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe14|dffe15a[4] ; yes                                                              ; yes                                        ;
; fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe14|dffe15a[2] ; yes                                                              ; yes                                        ;
; fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe14|dffe15a[3] ; yes                                                              ; yes                                        ;
; fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe14|dffe15a[0] ; yes                                                              ; yes                                        ;
; fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe14|dffe15a[1] ; yes                                                              ; yes                                        ;
; fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_id9:dffpipe10|dffe11a[4] ; yes                                                              ; yes                                        ;
; fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_id9:dffpipe10|dffe11a[2] ; yes                                                              ; yes                                        ;
; fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_id9:dffpipe10|dffe11a[3] ; yes                                                              ; yes                                        ;
; fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_id9:dffpipe10|dffe11a[0] ; yes                                                              ; yes                                        ;
; fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_id9:dffpipe10|dffe11a[1] ; yes                                                              ; yes                                        ;
; NCO_IQ:inst2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; fifo_decimation:inst11|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; NCO_IQ:inst2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; fifo_decimation:inst11|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; NCO_FM:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; NCO_FM:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; NCO_Data:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; NCO_Data:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; FM_FFT:inst34|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; FM_FFT:inst34|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; Total number of protected registers is 84                                                                                                                                                                                                                                                                                                     ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Decimation:inst42|o_data[0..18]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; CIC1:inst32|output_register[4..17]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FFT_Adapter:inst35|flag                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FFT_Adapter:inst35|data[0..13,15..28]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_altqmcpipe:ux000|phi_int_arr_reg[1..14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_altqmcpipe:ux000|phi_int_arr_reg[1,4..12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; FM_Data_Adapter:inst4|nco_FM_data_in[11,13,16,17,20,21,24,25,28..30]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_altqmcpipe:ux000|phi_int_arr_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; fifo_decimation_4:inst43|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0,1]                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; fifo_decimation_4:inst43|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|delayed_wrptr_g[0..4]                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|rdptr_g[0..4]                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|wrptr_g[0..4]                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe14|dffe15a[0..4]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe14|dffe16a[0..4]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|dffpipe_cd9:ws_bwp|dffe13a[0..4]                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|dffpipe_cd9:ws_brp|dffe13a[0..4]                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_id9:dffpipe10|dffe11a[0..4]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_id9:dffpipe10|dffe12a[0..4]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|a_graycounter_7cc:wrptr_g1p|counter7a0                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|a_graycounter_7cc:wrptr_g1p|counter7a1                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|a_graycounter_7cc:wrptr_g1p|counter7a2                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|a_graycounter_7cc:wrptr_g1p|counter7a3                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|a_graycounter_7cc:wrptr_g1p|counter7a4                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|a_graycounter_7cc:wrptr_g1p|parity8                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|a_graycounter_bu6:rdptr_g1p|counter5a0                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|a_graycounter_bu6:rdptr_g1p|counter5a1                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|a_graycounter_bu6:rdptr_g1p|counter5a2                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|a_graycounter_bu6:rdptr_g1p|counter5a3                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|a_graycounter_bu6:rdptr_g1p|counter5a4                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|a_graycounter_bu6:rdptr_g1p|parity6                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Decimation:inst42|o_write_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Decimation:inst42|counter[0..4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_rki:auto_generated|counter_reg_bit[0..2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_rki:auto_generated|counter_reg_bit[0..2]                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_rki:auto_generated|counter_reg_bit[0..2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_rki:auto_generated|counter_reg_bit[0..2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FFT_Adapter:inst35|source_ready                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[14..27]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_blk_reg[0..12]                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_inverse_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[14..27,30..42,51,53]                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; pow_selector:inst38|nco_inc[0,1,14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|prev_blk[0..12]                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[46..50]                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[0..11]                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|dffpipe_cd9:ws_bwp|dffe13a[4]                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|dffpipe_cd9:ws_brp|dffe13a[4]                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|dffpipe_dd9:ws_bwp|dffe13a[5]                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|dffpipe_dd9:ws_brp|dffe13a[5]                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Phase_Frequency_Converter:inst13|stage_1[17..31]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|apn_fft_mult_can:\NONA10_C_Mult_Archs:gen_da:gen_da2:gen_infr_3cpx|m3_reg[43,44]                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|apn_fft_mult_can:\NONA10_C_Mult_Archs:gen_da:gen_da2:gen_infr_3cpx|m2_reg[43,44]                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|apn_fft_mult_can:\NONA10_C_Mult_Archs:gen_da:gen_da2:gen_infr_3cpx|m1_reg[43,44]                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|apn_fft_mult_can:\NONA10_C_Mult_Archs:gen_da:gen_da2:gen_infr_3cpx|m3_reg[42,43]                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|apn_fft_mult_can:\NONA10_C_Mult_Archs:gen_da:gen_da2:gen_infr_3cpx|m2_reg[42,43]                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|apn_fft_mult_can:\NONA10_C_Mult_Archs:gen_da:gen_da2:gen_infr_3cpx|m1_reg[42,43]                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|apn_fft_mult_can:\NONA10_C_Mult_Archs:gen_da:gen_da2:gen_infr_3cpx|m3_reg[40,41]                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|apn_fft_mult_can:\NONA10_C_Mult_Archs:gen_da:gen_da2:gen_infr_3cpx|m2_reg[40,41]                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|apn_fft_mult_can:\NONA10_C_Mult_Archs:gen_da:gen_da2:gen_infr_3cpx|m1_reg[40,41]                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|apn_fft_mult_can:\NONA10_C_Mult_Archs:gen_da:gen_da2:gen_infr_3cpx|m3_reg[38,39]                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|apn_fft_mult_can:\NONA10_C_Mult_Archs:gen_da:gen_da2:gen_infr_3cpx|m2_reg[38,39]                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|apn_fft_mult_can:\NONA10_C_Mult_Archs:gen_da:gen_da2:gen_infr_3cpx|m1_reg[38,39]                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[0..10]                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|dffpipe_dd9:ws_bwp|dffe13a[5]                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|dffpipe_dd9:ws_brp|dffe13a[5]                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_Data_Adapter:inst4|nco_FM_data_in[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged with FM_Data_Adapter:inst4|nco_FM_data_in[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; FM_Data_Adapter:inst4|nco_FM_data_in[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged with FM_Data_Adapter:inst4|nco_FM_data_in[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; FM_Data_Adapter:inst4|nco_FM_data_in[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged with FM_Data_Adapter:inst4|nco_FM_data_in[18]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; FM_Data_Adapter:inst4|nco_FM_data_in[18]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged with FM_Data_Adapter:inst4|nco_FM_data_in[19]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; FM_Data_Adapter:inst4|nco_FM_data_in[19]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged with FM_Data_Adapter:inst4|nco_FM_data_in[22]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; FM_Data_Adapter:inst4|nco_FM_data_in[22]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged with FM_Data_Adapter:inst4|nco_FM_data_in[23]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; FM_Data_Adapter:inst4|nco_FM_data_in[23]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged with FM_Data_Adapter:inst4|nco_FM_data_in[26]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; FM_Data_Adapter:inst4|nco_FM_data_in[26]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged with FM_Data_Adapter:inst4|nco_FM_data_in[27]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; FM_Data_Adapter:inst4|nco_FM_data_in[27]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged with cordic_v3:inst18|state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; cordic_v3:inst18|state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Merged with FFT_Adapter:inst35|data[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[12]                                                                                                                                                                                                                                                                                                              ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[11]                                                                                                                                                                                                                                                                                                           ;
; LPF_FIR_2:inst41|sumpipe1_1[33,34]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Merged with LPF_FIR_2:inst41|sumpipe1_1[35]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; LPF_FIR_2:inst41|sumpipe1_2[33,34]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Merged with LPF_FIR_2:inst41|sumpipe1_2[35]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; LPF_FIR_2:inst41|sumpipe1_3[33,34]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Merged with LPF_FIR_2:inst41|sumpipe1_3[35]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; LPF_FIR_2:inst41|sumpipe1_4[33,34]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Merged with LPF_FIR_2:inst41|sumpipe1_4[35]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; LPF_FIR_2:inst41|sumpipe1_5[33,34]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Merged with LPF_FIR_2:inst41|sumpipe1_5[35]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; LPF_FIR_2:inst41|sumpipe1_6[28..31]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Merged with LPF_FIR_2:inst41|sumpipe1_6[32]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; CIC1:inst32|ce_out_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Merged with CIC1:inst32|ring_count[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; window_mult:inst28|r_out[26]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Merged with window_mult:inst28|r_out[27]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; FFT_Adapter:inst35|data[41]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged with FFT_Adapter:inst35|data[42]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[2,3]                                                                                                                                                                                                                                                                                              ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[1]                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[2,4]                                                                                                                                                                                                                                                                                              ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[0]                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[5]                                                                                                                                                                                                                                                                                                ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[1]                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[3,5,7]                                                                                                                                                                                                                                                                                            ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[1]                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[6]                                                                                                                                                                                                                                                                                                ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[2]                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|\gen_m4k_delay:radix_2_reg                                                                                                                                                                                                                                                                                                                                      ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|\gen_m4k_delay:radix_2_reg                                                                                                                                                                                                                                                                                                                                      ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_m4k_delay:radix_2_reg                                                                                                                                                                                                                                                                                                                                    ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|\gen_m4k_delay:radix_2_reg                                                                                                                                                                                                                                                                                                                                      ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|\gen_m4k_delay:radix_2_reg                                                                                                                                                                                                                                                                                                                                      ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|\gen_m4k_delay:radix_2_reg                                                                                                                                                                                                                                                                                                                                      ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_m4k_delay:radix_2_reg                                                                                                                                                                                                                                                                                                                                    ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|\gen_m4k_delay:radix_2_reg                                                                                                                                                                                                                                                                                                                                      ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|\gen_m4k_delay:radix_2_reg                                                                                                                                                                                                                                                                                                                                      ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|\gen_m4k_delay:radix_2_reg                                                                                                                                                                                                                                                                                                                                      ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_m4k_delay:radix_2_reg                                                                                                                                                                                                                                                                                                                                    ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|\gen_m4k_delay:radix_2_reg                                                                                                                                                                                                                                                                                                                                      ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|\gen_m4k_delay:radix_2_reg                                                                                                                                                                                                                                                                                                                                      ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|\gen_m4k_delay:radix_2_reg                                                                                                                                                                                                                                                                                                                                      ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_m4k_delay:radix_2_reg                                                                                                                                                                                                                                                                                                                                    ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|\gen_m4k_delay:radix_2_reg                                                                                                                                                                                                                                                                                                                                      ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[2,4,6,8]                                                                                                                                                                                                                                                                                          ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[0]                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[7]                                                                                                                                                                                                                                                                                                ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[3]                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[4,8]                                                                                                                                                                                                                                                                                              ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[0]                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[3,5,7,9,11]                                                                                                                                                                                                                                                                                       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[1]                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[0]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[0]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[17]       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[17]       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[16]       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[16]       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[15]       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[15]       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[14]       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[14]       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[13]       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[13]       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[12]       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[12]       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[11]       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[11]       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[10]       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[10]       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[9]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[9]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[8]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[8]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[7]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[7]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[6]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[6]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[5]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[5]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[4]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[4]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[3]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[3]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[2]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[2]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[1]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[1]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[0]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[0]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[17]       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[17]       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[16]       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[16]       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[15]       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[15]       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[14]       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[14]       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[13]       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[13]       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[12]       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[12]       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[11]       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[11]       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[10]       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[10]       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[9]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[9]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[8]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[8]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[7]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[7]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[6]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[6]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[5]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[5]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[4]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[4]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[3]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[3]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[2]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[2]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[1]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[1]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[0]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[0]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[18]       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[18]       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[17]       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[17]       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[16]       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[16]       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[15]       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[15]       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[14]       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[14]       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[13]       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[13]       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[12]       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[12]       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[11]       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[11]       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[10]       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[10]       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[9]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[9]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[8]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[8]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[7]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[7]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[6]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[6]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[5]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[5]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[4]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[4]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[3]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[3]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[2]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[2]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[1]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[1]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[0]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[0]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[18]       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[18]       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[17]       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[17]       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[16]       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[16]       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[15]       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[15]       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[14]       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[14]       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[13]       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[13]       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[12]       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[12]       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[11]       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[11]       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[10]       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[10]       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[9]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[9]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[8]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[8]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[7]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[7]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[6]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[6]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[5]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[5]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[4]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[4]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[3]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[3]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[2]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[2]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[1]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[1]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][17] ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][17] ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][16] ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][16] ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][15] ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][15] ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][14] ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][14] ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][13] ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][13] ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][12] ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][12] ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][11] ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][11] ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][10] ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][10] ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][9]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][9]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][8]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][8]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][7]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][7]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][6]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][6]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][5]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][5]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][4]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][4]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][3]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][3]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][2]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][2]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][1]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][1]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][0]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][0]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][17] ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][17] ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][16] ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][16] ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][15] ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][15] ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][14] ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][14] ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][13] ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][13] ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][12] ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][12] ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][11] ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][11] ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][10] ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][10] ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][9]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][9]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][8]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][8]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][7]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][7]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][6]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][6]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][5]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][5]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][4]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][4]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][3]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][3]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][2]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][2]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][1]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][1]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][0]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][0]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][18] ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][18] ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][17] ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][17] ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][16] ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][16] ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][15] ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][15] ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][14] ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][14] ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][13] ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][13] ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][12] ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][12] ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][11] ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][11] ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][10] ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][10] ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][9]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][9]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][8]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][8]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][7]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][7]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][6]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][6]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][5]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][5]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][4]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][4]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][3]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][3]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][2]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][2]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][1]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][1]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][0]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][0]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][18] ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][18] ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][17] ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][17] ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][16] ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][16] ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][15] ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][15] ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][14] ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][14] ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][13] ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][13] ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][12] ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][12] ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][11] ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][11] ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][10] ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][10] ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][9]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][9]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][8]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][8]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][7]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][7]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][6]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][6]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][5]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][5]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][4]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][4]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][3]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][3]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][2]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][2]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][1]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][1]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][0]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][0]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[2,4,6,8,10,12]                                                                                                                                                                                                                                                                                    ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[0]                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[5,9,13]                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[1]                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[11]                                                                                                                                                                                                                                                                                               ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[3]                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[0]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[0]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[17]       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[17]       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[16]       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[16]       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[15]       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[15]       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[14]       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[14]       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[13]       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[13]       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[12]       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[12]       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[11]       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[11]       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[10]       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[10]       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[9]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[9]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[8]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[8]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[7]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[7]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[6]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[6]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[5]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[5]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[4]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[4]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[3]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[3]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[2]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[2]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[1]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[1]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[0]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[0]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[17]       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[17]       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[16]       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[16]       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[15]       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[15]       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[14]       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[14]       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[13]       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[13]       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[12]       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[12]       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[11]       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[11]       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[10]       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[10]       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[9]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[9]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[8]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[8]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[7]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[7]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[6]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[6]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[5]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[5]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[4]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[4]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[3]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[3]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[2]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[2]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[1]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[1]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[0]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[0]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[15]       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[15]       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[14]       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[14]       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[13]       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[13]       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[12]       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[12]       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[11]       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[11]       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[10]       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[10]       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[9]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[9]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[8]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[8]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[7]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[7]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[6]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[6]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[5]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[5]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[4]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[4]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[3]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[3]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[2]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[2]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[1]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[1]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[0]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[0]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[15]       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[15]       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[14]       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[14]       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[13]       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[13]       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[12]       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[12]       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[11]       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[11]       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[10]       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[10]       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[9]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[9]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[8]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[8]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[7]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[7]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[6]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[6]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[5]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[5]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[4]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[4]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[3]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[3]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[2]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[2]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[1]        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[1]        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][17] ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][17] ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][16] ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][16] ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][15] ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][15] ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][14] ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][14] ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][13] ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][13] ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][12] ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][12] ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][11] ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][11] ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][10] ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][10] ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][9]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][9]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][8]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][8]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][7]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][7]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][6]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][6]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][5]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][5]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][4]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][4]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][3]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][3]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][2]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][2]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][1]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][1]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][0]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][0]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][17] ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][17] ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][16] ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][16] ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][15] ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][15] ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][14] ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][14] ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][13] ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][13] ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][12] ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][12] ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][11] ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][11] ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][10] ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][10] ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][9]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][9]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][8]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][8]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][7]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][7]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][6]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][6]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][5]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][5]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][4]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][4]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][3]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][3]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][2]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][2]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][1]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][1]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][0]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][0]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][15] ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][15] ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][14] ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][14] ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][13] ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][13] ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][12] ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][12] ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][11] ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][11] ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][10] ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][10] ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][9]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][9]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][8]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][8]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][7]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][7]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][6]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][6]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][5]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][5]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][4]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][4]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][3]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][3]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][2]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][2]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][1]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][1]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][0]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][0]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][15] ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][15] ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][14] ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][14] ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][13] ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][13] ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][12] ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][12] ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][11] ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][11] ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][10] ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][10] ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][9]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][9]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][8]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][8]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][7]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][7]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][6]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][6]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][5]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][5]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][4]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][4]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][3]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][3]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][2]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][2]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][1]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][1]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][0]  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][0]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect|stg_control_next[2,4,6,10]                                                                                                                                                                                                                                                                                                                                                                 ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect|stg_control_next[0]                                                                                                                                                                                                                                                                                                                                                                        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect|stg_control_next[9]                                                                                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect|stg_control_next[1]                                                                                                                                                                                                                                                                                                                                                                        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect|stg_control_next[7,8]                                                                                                                                                                                                                                                                                                                                                                      ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect|stg_control_next[3]                                                                                                                                                                                                                                                                                                                                                                        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[45,52]                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[43]                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_e6g1:auto_generated|address_reg_a[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged with NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_96g1:auto_generated|address_reg_a[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_e6g1:auto_generated|address_reg_a[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged with NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_96g1:auto_generated|address_reg_a[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_e6g1:auto_generated|out_address_reg_a[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Merged with NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_96g1:auto_generated|out_address_reg_a[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_e6g1:auto_generated|out_address_reg_a[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Merged with NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_96g1:auto_generated|out_address_reg_a[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; cordic_v3:inst18|x[36..43]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged with cordic_v3:inst18|x[44]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; cordic_v3:inst18|y[36..43]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged with cordic_v3:inst18|y[44]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_altqmcpipe:ux000|phi_int_arr_reg[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged with NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_altqmcpipe:ux000|phi_int_arr_reg[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_gth:auto_generated|pipeline_dffe[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Merged with NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_gth:auto_generated|pipeline_dffe[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; data_adder:inst16|out_data[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged with data_adder:inst16|out_data[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FM_Data_Adapter:inst4|nco_FM_data_in[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Merged with FM_Data_Adapter:inst4|nco_FM_data_in[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_n0h:auto_generated|pipeline_dffe[18]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Merged with NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_n0h:auto_generated|pipeline_dffe[19]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|\gen_optimized_memory_delayed:cnt_w_k_sel                                                                                                                                                                                                                                                                                                                                                       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|\gen_optimized_memory_delayed:cnt_w_k_sel                                                                                                                                                                                                                                                                                                                                                       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[1]                                                                                                                                                                                                                                                                                                ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[0]                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[3]                                                                                                                                                                                                                                                                                                ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[0]                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[2]                                                                                                                                                                                                                                                                                                ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[0]                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_da:round_real|\conv_round_3:LSB                                                                                                                                                                                                                                                                                  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_da:round_real|\conv_round_3:datareg[17]                                                                                                                                                                                                                                                                          ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[9]                                                                                                                                                                                                                                                                                                ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[0]                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[5]                                                                                                                                                                                                                                                                                                ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[1]                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[6]                                                                                                                                                                                                                                                                                                ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[1]                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[7]                                                                                                                                                                                                                                                                                                ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[1]                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[3,7]                                                                                                                                                                                                                                                                                                             ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[8]                                                                                                                                                                                                                                                                                                               ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[0,2,4]                                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[6]                                                                                                                                                                                                                                                                                                               ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect|stg_control_next[5]                                                                                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect|stg_control_next[1]                                                                                                                                                                                                                                                                                                                                                                        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[3]                                                                                                                                                                                                                                                                                                ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[0]                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[2]                                                                                                                                                                                                                                                                                                ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[0]                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[3]                                                                                                                                                                                                                                                                                                            ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[7]                                                                                                                                                                                                                                                                                                            ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[0,2,4]                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[6]                                                                                                                                                                                                                                                                                                            ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[1]                                                                                                                                                                                                                                                                                                               ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[5]                                                                                                                                                                                                                                                                                                               ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect|stg_control_next[3]                                                                                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect|stg_control_next[0]                                                                                                                                                                                                                                                                                                                                                                        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_da:round_imag|\conv_round_3:LSB                                                                                                                                                                                                                                                                                  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_da:round_imag|\conv_round_3:datareg[17]                                                                                                                                                                                                                                                                          ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect|stg_control_next[2,4,6]                                                                                                                                                                                                                                                                                                                                                                    ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect|stg_control_next[0]                                                                                                                                                                                                                                                                                                                                                                        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect|stg_control_next[7]                                                                                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect|stg_control_next[3]                                                                                                                                                                                                                                                                                                                                                                        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[1]                                                                                                                                                                                                                                                                                                            ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[5]                                                                                                                                                                                                                                                                                                            ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[6]                                                                                                                                                                                                                                                                                                               ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[8]                                                                                                                                                                                                                                                                                                               ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[10]                                                                                                                                                                                                                                                                                               ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[0]                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[0,2,4]                                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[6]                                                                                                                                                                                                                                                                                                               ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect|stg_control_next[5]                                                                                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect|stg_control_next[1]                                                                                                                                                                                                                                                                                                                                                                        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[3]                                                                                                                                                                                                                                                                                                ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[0]                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[6]                                                                                                                                                                                                                                                                                                            ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[7]                                                                                                                                                                                                                                                                                                            ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|\gen_optimized_memory_delayed:cnt_w_k_sel                                                                                                                                                                                                                                                                                                                                                       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|\gen_optimized_memory_delayed:cnt_w_k_sel                                                                                                                                                                                                                                                                                                                                                       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[0,2]                                                                                                                                                                                                                                                                                                          ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[4]                                                                                                                                                                                                                                                                                                            ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[1]                                                                                                                                                                                                                                                                                                               ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[5]                                                                                                                                                                                                                                                                                                               ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect|stg_control_next[3]                                                                                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect|stg_control_next[0]                                                                                                                                                                                                                                                                                                                                                                        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect|stg_control_next[2,4]                                                                                                                                                                                                                                                                                                                                                                      ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect|stg_control_next[0]                                                                                                                                                                                                                                                                                                                                                                        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[1]                                                                                                                                                                                                                                                                                                            ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[5]                                                                                                                                                                                                                                                                                                            ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[3]                                                                                                                                                                                                                                                                                                               ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[6]                                                                                                                                                                                                                                                                                                               ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[0,2]                                                                                                                                                                                                                                                                                                             ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[4]                                                                                                                                                                                                                                                                                                               ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[3]                                                                                                                                                                                                                                                                                                            ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[4]                                                                                                                                                                                                                                                                                                            ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[0]                                                                                                                                                                                                                                                                                                            ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[2]                                                                                                                                                                                                                                                                                                            ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect|stg_control_next[3]                                                                                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect|stg_control_next[0]                                                                                                                                                                                                                                                                                                                                                                        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[3]                                                                                                                                                                                                                                                                                                               ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[4]                                                                                                                                                                                                                                                                                                               ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[2]                                                                                                                                                                                                                                                                                                            ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[3]                                                                                                                                                                                                                                                                                                            ;
; NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_altqmcpipe:ux000|phi_int_arr_reg[19]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Merged with NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_altqmcpipe:ux000|phi_int_arr_reg[18]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[13]                                                                                                                                                                                                                                                                                                       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[13]                                                                                                                                                                                                                                                                                                          ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[13]                                                                                                                                                                                                                                                                                                          ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[13]                                                                                                                                                                                                                                                                                                          ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[13]                                                                                                                                                                                                                                                                                                       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[13]                                                                                                                                                                                                                                                                                                          ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[13]                                                                                                                                                                                                                                                                                                          ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[13]                                                                                                                                                                                                                                                                                                          ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[13]                                                                                                                                                                                                                                                                                                       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[13]                                                                                                                                                                                                                                                                                                          ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[13]                                                                                                                                                                                                                                                                                                          ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[13]                                                                                                                                                                                                                                                                                                          ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[13]                                                                                                                                                                                                                                                                                                       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[13]                                                                                                                                                                                                                                                                                                          ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[13]                                                                                                                                                                                                                                                                                                          ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[13]                                                                                                                                                                                                                                                                                                          ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[13]                                                                                                                                                                                                                                                                                                       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[13]                                                                                                                                                                                                                                                                                                          ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[13]                                                                                                                                                                                                                                                                                                          ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[13]                                                                                                                                                                                                                                                                                                          ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[13]                                                                                                                                                                                                                                                                                                       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[13]                                                                                                                                                                                                                                                                                                          ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[13]                                                                                                                                                                                                                                                                                                          ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[13]                                                                                                                                                                                                                                                                                                          ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[12]                                                                                                                                                                                                                                                                                                       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[12]                                                                                                                                                                                                                                                                                                          ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[12]                                                                                                                                                                                                                                                                                                          ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[12]                                                                                                                                                                                                                                                                                                          ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[12]                                                                                                                                                                                                                                                                                                       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[12]                                                                                                                                                                                                                                                                                                          ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[12]                                                                                                                                                                                                                                                                                                          ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[12]                                                                                                                                                                                                                                                                                                          ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[12]                                                                                                                                                                                                                                                                                                       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[12]                                                                                                                                                                                                                                                                                                          ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[12]                                                                                                                                                                                                                                                                                                          ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[12]                                                                                                                                                                                                                                                                                                          ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[12]                                                                                                                                                                                                                                                                                                       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[12]                                                                                                                                                                                                                                                                                                          ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[12]                                                                                                                                                                                                                                                                                                          ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[12]                                                                                                                                                                                                                                                                                                          ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[12]                                                                                                                                                                                                                                                                                                       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[12]                                                                                                                                                                                                                                                                                                          ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[12]                                                                                                                                                                                                                                                                                                          ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[12]                                                                                                                                                                                                                                                                                                          ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[12]                                                                                                                                                                                                                                                                                                       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[12]                                                                                                                                                                                                                                                                                                          ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[12]                                                                                                                                                                                                                                                                                                          ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[12]                                                                                                                                                                                                                                                                                                          ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[11]                                                                                                                                                                                                                                                                                                       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[11]                                                                                                                                                                                                                                                                                                          ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[11]                                                                                                                                                                                                                                                                                                          ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[11]                                                                                                                                                                                                                                                                                                          ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[11]                                                                                                                                                                                                                                                                                                       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[11]                                                                                                                                                                                                                                                                                                          ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[11]                                                                                                                                                                                                                                                                                                          ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[11]                                                                                                                                                                                                                                                                                                          ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[11]                                                                                                                                                                                                                                                                                                       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[11]                                                                                                                                                                                                                                                                                                          ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[11]                                                                                                                                                                                                                                                                                                          ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[11]                                                                                                                                                                                                                                                                                                          ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[11]                                                                                                                                                                                                                                                                                                       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[11]                                                                                                                                                                                                                                                                                                          ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[11]                                                                                                                                                                                                                                                                                                          ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[11]                                                                                                                                                                                                                                                                                                          ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[11]                                                                                                                                                                                                                                                                                                       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[11]                                                                                                                                                                                                                                                                                                          ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[11]                                                                                                                                                                                                                                                                                                          ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[11]                                                                                                                                                                                                                                                                                                          ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[11]                                                                                                                                                                                                                                                                                                       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[11]                                                                                                                                                                                                                                                                                                          ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[11]                                                                                                                                                                                                                                                                                                          ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[11]                                                                                                                                                                                                                                                                                                          ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[10]                                                                                                                                                                                                                                                                                                       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[10]                                                                                                                                                                                                                                                                                                          ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[10]                                                                                                                                                                                                                                                                                                          ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[10]                                                                                                                                                                                                                                                                                                          ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[10]                                                                                                                                                                                                                                                                                                       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[10]                                                                                                                                                                                                                                                                                                          ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[10]                                                                                                                                                                                                                                                                                                          ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[10]                                                                                                                                                                                                                                                                                                          ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[10]                                                                                                                                                                                                                                                                                                       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[10]                                                                                                                                                                                                                                                                                                          ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[10]                                                                                                                                                                                                                                                                                                          ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[10]                                                                                                                                                                                                                                                                                                          ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[10]                                                                                                                                                                                                                                                                                                       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[10]                                                                                                                                                                                                                                                                                                          ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[10]                                                                                                                                                                                                                                                                                                          ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[10]                                                                                                                                                                                                                                                                                                          ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[10]                                                                                                                                                                                                                                                                                                       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[10]                                                                                                                                                                                                                                                                                                          ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[10]                                                                                                                                                                                                                                                                                                          ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[10]                                                                                                                                                                                                                                                                                                          ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[10]                                                                                                                                                                                                                                                                                                       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[10]                                                                                                                                                                                                                                                                                                          ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[10]                                                                                                                                                                                                                                                                                                          ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[10]                                                                                                                                                                                                                                                                                                          ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[9]                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[9]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[9]                                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[9]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[9]                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[9]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[9]                                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[9]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[9]                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[9]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[9]                                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[9]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[9]                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[9]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[9]                                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[9]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[9]                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[9]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[9]                                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[9]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[9]                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[9]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[9]                                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[9]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[8]                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[8]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[8]                                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[8]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[8]                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[8]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[8]                                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[8]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[8]                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[8]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[8]                                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[8]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[8]                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[8]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[8]                                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[8]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[8]                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[8]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[8]                                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[8]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[8]                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[8]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[8]                                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[8]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[7]                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[7]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[7]                                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[7]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[7]                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[7]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[7]                                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[7]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[7]                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[7]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[7]                                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[7]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[7]                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[7]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[7]                                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[7]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[7]                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[7]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[7]                                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[7]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[7]                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[7]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[7]                                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[7]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[6]                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[6]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[6]                                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[6]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[6]                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[6]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[6]                                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[6]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[6]                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[6]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[6]                                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[6]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[6]                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[6]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[6]                                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[6]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[6]                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[6]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[6]                                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[6]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[6]                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[6]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[6]                                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[6]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[5]                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[5]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[5]                                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[5]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[5]                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[5]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[5]                                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[5]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[5]                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[5]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[5]                                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[5]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[5]                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[5]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[5]                                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[5]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[5]                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[5]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[5]                                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[5]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[5]                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[5]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[5]                                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[5]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[4]                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[4]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[4]                                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[4]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[4]                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[4]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[4]                                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[4]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[4]                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[4]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[4]                                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[4]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[4]                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[4]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[4]                                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[4]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[4]                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[4]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[4]                                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[4]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[4]                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[4]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[4]                                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[4]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[3]                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[3]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[3]                                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[3]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[3]                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[3]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[3]                                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[3]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[3]                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[3]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[3]                                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[3]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[3]                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[3]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[3]                                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[3]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[3]                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[3]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[3]                                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[3]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[3]                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[3]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[3]                                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[3]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[2]                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[2]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[2]                                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[2]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[2]                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[2]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[2]                                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[2]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[2]                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[2]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[2]                                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[2]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[2]                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[2]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[2]                                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[2]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[2]                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[2]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[2]                                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[2]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[2]                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[2]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[2]                                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[2]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[1]                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[1]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[1]                                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[1]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[1]                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[1]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[1]                                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[1]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[1]                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[1]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[1]                                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[1]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[1]                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[1]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[1]                                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[1]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[1]                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[1]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[1]                                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[1]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[1]                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[1]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[1]                                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[1]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[0]                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[0]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[0]                                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[0]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[0]                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[0]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[0]                                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[0]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[0]                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[0]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[0]                                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[0]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[0]                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[0]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[0]                                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[0]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[0]                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[0]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[0]                                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[0]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[0]                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[0]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[0]                                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[0]                                                                                                                                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[0][26]                                                                                                                                                                                                                                                                                                                    ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[0][25]                                                                                                                                                                                                                                                                                                                    ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[4]                                                                                                                                                                                                                                                                                                               ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[1]                                                                                                                                                                                                                                                                                                               ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[6]                                                                                                                                                                                                                                                                                                               ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[5]                                                                                                                                                                                                                                                                                                               ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[8]                                                                                                                                                                                                                                                                                                               ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[5]                                                                                                                                                                                                                                                                                                               ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:4:gen_stg_connect:stg_connect|stg_control_next[1]                                                                                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:4:gen_stg_connect:stg_connect|stg_control_next[0]                                                                                                                                                                                                                                                                                                                                                                        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect|stg_control_next[1,5]                                                                                                                                                                                                                                                                                                                                                                      ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect|stg_control_next[0]                                                                                                                                                                                                                                                                                                                                                                        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect|stg_control_next[1]                                                                                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect|stg_control_next[0]                                                                                                                                                                                                                                                                                                                                                                        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect|stg_control_next[1]                                                                                                                                                                                                                                                                                                                                                                        ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect|stg_control_next[0]                                                                                                                                                                                                                                                                                                                                                                        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[1]                                                                                                                                                                                                                                                                                                            ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[0]                                                                                                                                                                                                                                                                                                            ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_da:round_real|\conv_round_3:datareg[17]                                                                                                                                                                                                                                                                          ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_da:round_real|\conv_round_3:LSB                                                                                                                                                                                                                                                                                  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[3]                                                                                                                                                                                                                                                                                                            ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[1]                                                                                                                                                                                                                                                                                                            ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[5]                                                                                                                                                                                                                                                                                                            ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[4]                                                                                                                                                                                                                                                                                                            ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[7]                                                                                                                                                                                                                                                                                                            ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[5]                                                                                                                                                                                                                                                                                                            ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[3][25]                                                                                                                                                                                                                                                                                                                    ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[3][24]                                                                                                                                                                                                                                                                                                                    ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[2][25]                                                                                                                                                                                                                                                                                                                    ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[2][24]                                                                                                                                                                                                                                                                                                                    ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[1][25]                                                                                                                                                                                                                                                                                                                    ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[1][24]                                                                                                                                                                                                                                                                                                                    ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[0][25]                                                                                                                                                                                                                                                                                                                    ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[0][24]                                                                                                                                                                                                                                                                                                                    ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_da:round_imag|\conv_round_3:datareg[17]                                                                                                                                                                                                                                                                          ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_da:round_imag|\conv_round_3:LSB                                                                                                                                                                                                                                                                                  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|\gen_optimized_memory_delayed:cnt_w_k_sel                                                                                                                                                                                                                                                                                                                                                       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|\gen_optimized_memory_delayed:cnt_w_k_sel                                                                                                                                                                                                                                                                                                                                                       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|\gen_optimized_memory_delayed:cnt_w_k_sel                                                                                                                                                                                                                                                                                                                                                       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|\gen_optimized_memory_delayed:cnt_w_k_sel                                                                                                                                                                                                                                                                                                                                                       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|\gen_optimized_memory_delayed:cnt_w_k_sel                                                                                                                                                                                                                                                                                                                                                       ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|\gen_optimized_memory_delayed:cnt_w_k_sel                                                                                                                                                                                                                                                                                                                                                       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[1]                                                                                                                                                                                                                                                                                                ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[0]                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[1,4]                                                                                                                                                                                                                                                                                              ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[0]                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_da:round_imag|\conv_round_3:datareg[17]                                                                                                                                                                                                                                                                          ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_da:round_imag|\conv_round_3:LSB                                                                                                                                                                                                                                                                                  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[1]                                                                                                                                                                                                                                                                                                ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[0]                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_imag|\conv_round_3:datareg[17]                                                                                                                                                                                                                                                                  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_imag|\conv_round_3:LSB                                                                                                                                                                                                                                                                          ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_real|\conv_round_3:datareg[17]                                                                                                                                                                                                                                                                  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_real|\conv_round_3:LSB                                                                                                                                                                                                                                                                          ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[1]                                                                                                                                                                                                                                                                                                ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[0]                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_real|\conv_round_3:datareg[17]                                                                                                                                                                                                                                                                  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_real|\conv_round_3:LSB                                                                                                                                                                                                                                                                          ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_imag|\conv_round_3:datareg[17]                                                                                                                                                                                                                                                                  ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_imag|\conv_round_3:LSB                                                                                                                                                                                                                                                                          ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[1]                                                                                                                                                                                                                                                                                                ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[0]                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:del_in_real_pl_d[1][26]                                                                                                                                                                                                                                                                                                                 ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:del_in_real_pl_d[1][25]                                                                                                                                                                                                                                                                                                                 ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:del_in_real_pl_d[0][26]                                                                                                                                                                                                                                                                                                                 ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:del_in_real_pl_d[0][25]                                                                                                                                                                                                                                                                                                                 ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:3:gen_stg_connect:stg_connect|stg_control_next[1..3]                                                                                                                                                                                                                                                                                                                                                                     ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:3:gen_stg_connect:stg_connect|stg_control_next[0]                                                                                                                                                                                                                                                                                                                                                                        ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[1,2]                                                                                                                                                                                                                                                                                                             ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[0]                                                                                                                                                                                                                                                                                                               ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[1][26]                                                                                                                                                                                                                                                                                                                 ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[1][25]                                                                                                                                                                                                                                                                                                                 ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[0][26]                                                                                                                                                                                                                                                                                                                 ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[0][25]                                                                                                                                                                                                                                                                                                                 ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_da:round_imag|\conv_round_3:datareg[17]                                                                                                                                                                                                                                                                          ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_da:round_imag|\conv_round_3:LSB                                                                                                                                                                                                                                                                                  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_da:round_real|\conv_round_3:datareg[17]                                                                                                                                                                                                                                                                          ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_da:round_real|\conv_round_3:LSB                                                                                                                                                                                                                                                                                  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_da:round_real|\conv_round_3:datareg[17]                                                                                                                                                                                                                                                                          ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_da:round_real|\conv_round_3:LSB                                                                                                                                                                                                                                                                                  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[0][26]                                                                                                                                                                                                                                                                                                                    ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[0][25]                                                                                                                                                                                                                                                                                                                    ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[1][25]                                                                                                                                                                                                                                                                                                                    ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[1][24]                                                                                                                                                                                                                                                                                                                    ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[0][25]                                                                                                                                                                                                                                                                                                                    ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[0][24]                                                                                                                                                                                                                                                                                                                    ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[3][25]                                                                                                                                                                                                                                                                                                                    ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[3][24]                                                                                                                                                                                                                                                                                                                    ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[2][25]                                                                                                                                                                                                                                                                                                                    ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[2][24]                                                                                                                                                                                                                                                                                                                    ;
; avg_inc:inst39|sum[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_gth:auto_generated|pipeline_dffe[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_dxx_g:ux001|dxxrv[0..2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|bfi_processing_cnt[2]                                                                                                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|bfi_processing_cnt[2]                                                                                                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|bfi_processing_cnt[2]                                                                                                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[7..12]                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[3..12]                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[11,12]                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_dxx_g:ux001|dxxrv[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[2..10]                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect|stg_control_next[0]                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[5]                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[5,8]                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[9]                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[11]                                                                                                                                                                                                                                                                                                           ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[10]                                                                                                                                                                                                                                                                                                              ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[10]                                                                                                                                                                                                                                                                                                              ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[9]                                                                                                                                                                                                                                                                                                            ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[1]                                                                                                                                                                                                                                                                                                                                            ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[0]                                                                                                                                                                                                                                                                                                                                            ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|bfi_processing_cnt[2]                                                                                                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[11,12]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; LPF_FIR_2:inst41|sumpipe2_1[34]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Merged with LPF_FIR_2:inst41|sumpipe2_1[35]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; LPF_FIR_2:inst41|sumpipe2_2[34]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Merged with LPF_FIR_2:inst41|sumpipe2_2[35]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; LPF_FIR_2:inst41|sumpipe2_3[34]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Merged with LPF_FIR_2:inst41|sumpipe2_3[35]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; LPF_FIR_2:inst41|sumpipe3_2[34]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Merged with LPF_FIR_2:inst41|sumpipe3_2[35]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|dffe_af                                                                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_enable_control:ena_ctrl|stall_d                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[2,3]                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[5..12]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[5..12]                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[9..12]                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[2..5]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[0]                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst|count[0]                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[9..12]                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[9..12]                                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[7..12]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[0]                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst|count[0]                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[1..12]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:5:gen_stg_connect:stg_connect|stg_control_next[3..12]                                                                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[3..12]                                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[3..12]                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[3..12]                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[0]                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst|count[0]                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[3..12]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[5..12]                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[5..12]                                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_dxx_g:ux001|dxxrv[0..2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[0]                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst|count[0]                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[0]                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst|count[0]                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[7..12]                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|angle[17..31]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[2..7]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[0]                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst|count[0]                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|bfi_processing_cnt[2]                                                                                                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[9..12]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[11,12]                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[11,12]                                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[12]                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:4:gen_stg_connect:stg_connect|stg_control_next[12]                                                                                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[12]                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[12]                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[11]                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:4:gen_stg_connect:stg_connect|stg_control_next[11]                                                                                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[11]                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[11]                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[10]                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:4:gen_stg_connect:stg_connect|stg_control_next[10]                                                                                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[10]                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[10]                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[9]                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:4:gen_stg_connect:stg_connect|stg_control_next[9]                                                                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[9]                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[9]                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[8]                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:4:gen_stg_connect:stg_connect|stg_control_next[8]                                                                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[8]                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[8]                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[7]                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:4:gen_stg_connect:stg_connect|stg_control_next[7]                                                                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[7]                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[7]                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[6]                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:4:gen_stg_connect:stg_connect|stg_control_next[6]                                                                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[6]                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[6]                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[5]                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:4:gen_stg_connect:stg_connect|stg_control_next[5]                                                                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[5]                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[5]                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[3,4]                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[12]                                                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:3:gen_stg_connect:stg_connect|stg_control_next[12]                                                                                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[12]                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[12]                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect|stg_control_next[12]                                                                                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[12]                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[12]                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[11]                                                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:3:gen_stg_connect:stg_connect|stg_control_next[11]                                                                                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[11]                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[11]                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect|stg_control_next[11]                                                                                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[11]                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[11]                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[10]                                                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:3:gen_stg_connect:stg_connect|stg_control_next[10]                                                                                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[10]                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[10]                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect|stg_control_next[10]                                                                                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[10]                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[10]                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[9]                                                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:3:gen_stg_connect:stg_connect|stg_control_next[9]                                                                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[9]                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[9]                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect|stg_control_next[9]                                                                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[9]                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[9]                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[8]                                                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:3:gen_stg_connect:stg_connect|stg_control_next[8]                                                                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[8]                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[8]                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[7]                                                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:3:gen_stg_connect:stg_connect|stg_control_next[7]                                                                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[7]                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[7]                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~12                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~13                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~14                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~15                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~16                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~17                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~18                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~19                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~20                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~21                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~22                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~23                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~24                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~25                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~26                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~27                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~28                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~29                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~30                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~31                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~33                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~34                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~35                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~36                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~37                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~38                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~39                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~40                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~41                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~42                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~43                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~44                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~45                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~46                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~47                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~48                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~49                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~51                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~52                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~53                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~54                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~55                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~56                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~57                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~58                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~59                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~60                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~61                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~62                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~63                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~64                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~65                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~66                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~67                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~68                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~69                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~70                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~71                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~72                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~73                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~74                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~75                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~76                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~77                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~78                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cordic_v3:inst18|ram_2i~79                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect|stg_control_next[12]                                                                                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[12]                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[12]                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect|stg_control_next[11]                                                                                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[11]                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[11]                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect|stg_control_next[0,8]                                                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[5]                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[4]                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect|stg_control_next[0]                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[1]                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[1]                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:3:gen_stg_connect:stg_connect|stg_control_next[0]                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[0]                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[0]                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:4:gen_stg_connect:stg_connect|stg_control_next[0]                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[0]                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[8]                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[1]                                                                                                                                                                                                                                                                                                                                            ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[0]                                                                                                                                                                                                                                                                                                                                            ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[1]                                                                                                                                                                                                                                                                                                                                            ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[0]                                                                                                                                                                                                                                                                                                                                            ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[0]                                                                                                                                                                                                                                                                                                                                            ; Merged with FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[1]                                                                                                                                                                                                                                                                                                                                            ;
; Total Number of Removed Registers = 1376                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Merged with sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Merged with sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Merged with sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Merged with sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Merged with sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Merged with sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Merged with sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Merged with sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged with sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged with sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged with sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged with sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged with sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged with sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged with sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Total Number of Removed Registers = 18                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                               ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[12]    ; Lost Fanouts              ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[11],    ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[10],    ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[9],     ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[8],     ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[7],     ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[6],     ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[5],     ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[4],     ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[3],     ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[2],     ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[1],     ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:5:gen_stg_connect:stg_connect|stg_control_next[12],                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:5:gen_stg_connect:stg_connect|stg_control_next[11],                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:5:gen_stg_connect:stg_connect|stg_control_next[10],                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:5:gen_stg_connect:stg_connect|stg_control_next[9],                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:5:gen_stg_connect:stg_connect|stg_control_next[8],                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:5:gen_stg_connect:stg_connect|stg_control_next[7],                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:5:gen_stg_connect:stg_connect|stg_control_next[6],                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:5:gen_stg_connect:stg_connect|stg_control_next[5],                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:5:gen_stg_connect:stg_connect|stg_control_next[4],                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:5:gen_stg_connect:stg_connect|stg_control_next[3],                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[12],                                        ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[11],                                        ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[10],                                        ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[9],                                         ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[8],                                         ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[7],                                         ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[6],                                         ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[5],                                         ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[4],                                         ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[3]                                          ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[12]    ; Lost Fanouts              ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[11],    ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[10],    ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[9],     ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[8],     ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[7],     ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[6],     ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[5],     ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[4],     ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[3],     ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:4:gen_stg_connect:stg_connect|stg_control_next[12],                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[12],                                        ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:4:gen_stg_connect:stg_connect|stg_control_next[11],                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[11],                                        ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:4:gen_stg_connect:stg_connect|stg_control_next[10],                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[10],                                        ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:4:gen_stg_connect:stg_connect|stg_control_next[9],                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[9],                                         ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:4:gen_stg_connect:stg_connect|stg_control_next[8],                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[8],                                         ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:4:gen_stg_connect:stg_connect|stg_control_next[7],                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[7],                                         ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:4:gen_stg_connect:stg_connect|stg_control_next[6],                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[6],                                         ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:4:gen_stg_connect:stg_connect|stg_control_next[5],                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[5]                                          ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[12] ; Lost Fanouts              ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[12],                                           ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect|stg_control_next[12],                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[12],                                        ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[12],                                           ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[11],                                           ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect|stg_control_next[11],                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[11],                                        ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[11],                                           ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[10],                                           ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect|stg_control_next[10],                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[10],                                        ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[10],                                           ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[9],                                            ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect|stg_control_next[9],                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[9],                                         ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[9],                                            ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[8],                                            ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect|stg_control_next[12],                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[12],                                        ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect|stg_control_next[11],                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[11]                                         ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[12]                                    ; Lost Fanouts              ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[11],                                    ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[10],                                    ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[9],                                     ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[8],                                     ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[7],                                     ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[6],                                     ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[5],                                     ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[12],                                                                        ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[11],                                                                        ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[10],                                                                        ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[9],                                                                         ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[8],                                                                         ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[7],                                                                         ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[6],                                                                         ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[5]                                                                          ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[12]    ; Lost Fanouts              ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:3:gen_stg_connect:stg_connect|stg_control_next[12],                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[12],                                        ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:3:gen_stg_connect:stg_connect|stg_control_next[11],                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[11],                                        ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:3:gen_stg_connect:stg_connect|stg_control_next[10],                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[10],                                        ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:3:gen_stg_connect:stg_connect|stg_control_next[9],                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[9],                                         ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:3:gen_stg_connect:stg_connect|stg_control_next[8],                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[8]                                          ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect|stg_control_next[0]                                                                                                     ; Stuck at GND              ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[5],                                            ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[4],                                         ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect|stg_control_next[0],                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[1],                                            ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[1],                                         ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:3:gen_stg_connect:stg_connect|stg_control_next[0],                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[0],                                            ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[0],                                         ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:4:gen_stg_connect:stg_connect|stg_control_next[0],                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[0]                                             ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[12] ; Lost Fanouts              ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[11], ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[10], ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[9],  ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[8],  ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[7],  ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[6],  ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[5],  ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[4],  ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[3]   ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[12]                                    ; Lost Fanouts              ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[11],                                    ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[10],                                    ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[9],                                     ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[8],                                     ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[7],                                     ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[6],                                     ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[5],                                     ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[4],                                     ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[3]                                      ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[0]                                            ; Stuck at GND              ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[0],                                         ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect|stg_control_next[0],                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[5],                                            ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[5],                                         ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[8],                                         ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[9],                                            ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[12],                                           ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[11]                                            ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[12]                                    ; Lost Fanouts              ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[11],                                    ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[10],                                    ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[9],                                     ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[12],                                                                        ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[11],                                                                        ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[10],                                                                        ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[9]                                                                          ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[11]                                           ; Stuck at GND              ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[10],                                        ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[9],                                         ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[8],                                         ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[7],                                         ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[6],                                         ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[5]                                          ;
; Decimation:inst42|o_data[0]                                                                                                                                                                                                                                                                                                                 ; Lost Fanouts              ; Decimation:inst42|counter[4], Decimation:inst42|counter[3],                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; Decimation:inst42|counter[2], Decimation:inst42|counter[1],                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; Decimation:inst42|counter[0]                                                                                                                                                                                                                                                                                                                 ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[12] ; Lost Fanouts              ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[12],                                           ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[11],                                           ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[10],                                           ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[9],                                            ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[8]                                             ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[12]                                    ; Lost Fanouts              ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[11],                                    ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[10],                                    ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[9],                                     ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[8],                                     ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[7]                                      ;
; FFT_Adapter:inst35|data[11]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_blk_reg[10],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[40],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|prev_blk[10],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[46]                                                                                                                                                                                    ;
; FFT_Adapter:inst35|data[9]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_blk_reg[8],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[38],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|prev_blk[8],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[47]                                                                                                                                                                                    ;
; FFT_Adapter:inst35|data[7]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_blk_reg[6],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[36],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|prev_blk[6],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[48]                                                                                                                                                                                    ;
; FFT_Adapter:inst35|data[5]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_blk_reg[4],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[34],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|prev_blk[4],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[49]                                                                                                                                                                                    ;
; FFT_Adapter:inst35|data[3]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_blk_reg[2],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[32],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|prev_blk[2],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[50]                                                                                                                                                                                    ;
; FFT_Adapter:inst35|data[2]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_blk_reg[1],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[31],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[51],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|prev_blk[1]                                                                                                                                                                                           ;
; FFT_Adapter:inst35|data[1]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_blk_reg[0],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[30],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|prev_blk[0]                                                                                                                                                                                           ;
; FFT_Adapter:inst35|data[13]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_blk_reg[12],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[42],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|prev_blk[12]                                                                                                                                                                                          ;
; FFT_Adapter:inst35|data[12]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_blk_reg[11],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[41],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|prev_blk[11]                                                                                                                                                                                          ;
; FFT_Adapter:inst35|data[10]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_blk_reg[9],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[39],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|prev_blk[9]                                                                                                                                                                                           ;
; FFT_Adapter:inst35|data[8]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_blk_reg[7],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[37],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|prev_blk[7]                                                                                                                                                                                           ;
; FFT_Adapter:inst35|data[6]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_blk_reg[5],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[35],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|prev_blk[5]                                                                                                                                                                                           ;
; FFT_Adapter:inst35|data[4]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_blk_reg[3],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[33],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|prev_blk[3]                                                                                                                                                                                           ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[12]    ; Lost Fanouts              ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[11],    ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[10],    ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[9]      ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[12]                                    ; Lost Fanouts              ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[11],                                    ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[12],                                                                        ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[11]                                                                         ;
; fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|delayed_wrptr_g[4]                                        ; Lost Fanouts              ; fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|wrptr_g[4],                                                ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|a_graycounter_7cc:wrptr_g1p|counter7a4                     ;
; fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|delayed_wrptr_g[3]                                        ; Lost Fanouts              ; fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|wrptr_g[3],                                                ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|a_graycounter_7cc:wrptr_g1p|counter7a3                     ;
; fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|delayed_wrptr_g[2]                                        ; Lost Fanouts              ; fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|wrptr_g[2],                                                ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|a_graycounter_7cc:wrptr_g1p|counter7a2                     ;
; fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|delayed_wrptr_g[1]                                        ; Lost Fanouts              ; fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|wrptr_g[1],                                                ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|a_graycounter_7cc:wrptr_g1p|counter7a1                     ;
; fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|delayed_wrptr_g[0]                                        ; Lost Fanouts              ; fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|wrptr_g[0],                                                ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|a_graycounter_7cc:wrptr_g1p|counter7a0                     ;
; FFT_Adapter:inst35|source_ready                                                                                                                                                                                                                                                                                                             ; Stuck at VCC              ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|dffe_af,                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_enable_control:ena_ctrl|stall_d                                                                                                                                                                    ;
; FFT_Adapter:inst35|data[28]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[27],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[27]                                                                                                                                                                                    ;
; FFT_Adapter:inst35|data[27]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[26],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[26]                                                                                                                                                                                    ;
; FFT_Adapter:inst35|data[26]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[25],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[25]                                                                                                                                                                                    ;
; FFT_Adapter:inst35|data[25]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[24],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[24]                                                                                                                                                                                    ;
; FFT_Adapter:inst35|data[24]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[23],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[23]                                                                                                                                                                                    ;
; FFT_Adapter:inst35|data[23]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[22],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[22]                                                                                                                                                                                    ;
; FFT_Adapter:inst35|data[22]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[21],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[21]                                                                                                                                                                                    ;
; FFT_Adapter:inst35|data[21]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[20],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[20]                                                                                                                                                                                    ;
; FFT_Adapter:inst35|data[20]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[19],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[19]                                                                                                                                                                                    ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[11]    ; Lost Fanouts              ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:3:gen_stg_connect:stg_connect|stg_control_next[7],                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                             ;                           ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[7]                                          ;
; FFT_Adapter:inst35|data[19]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[18],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[18]                                                                                                                                                                                    ;
; FFT_Adapter:inst35|data[18]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[17],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[17]                                                                                                                                                                                    ;
; FFT_Adapter:inst35|data[17]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[16],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[16]                                                                                                                                                                                    ;
; FFT_Adapter:inst35|data[16]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[15],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[15]                                                                                                                                                                                    ;
; FFT_Adapter:inst35|data[15]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[14],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[14]                                                                                                                                                                                    ;
; FFT_Adapter:inst35|data[0]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_inverse_reg,                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[53]                                                                                                                                                                                    ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[10] ; Lost Fanouts              ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[6]                                             ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[9]  ; Lost Fanouts              ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[5]                                             ;
; fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|rdptr_g[1]                                                ; Lost Fanouts              ; fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|a_graycounter_bu6:rdptr_g1p|counter5a1                     ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[11] ; Lost Fanouts              ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[7]                                             ;
; fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|rdptr_g[0]                                                ; Lost Fanouts              ; fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|a_graycounter_bu6:rdptr_g1p|counter5a0                     ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[12] ; Lost Fanouts              ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[11]  ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[12]    ; Lost Fanouts              ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[11]     ;
; fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|rdptr_g[4]                                                ; Lost Fanouts              ; fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|a_graycounter_bu6:rdptr_g1p|counter5a4                     ;
; fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|rdptr_g[3]                                                ; Lost Fanouts              ; fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|a_graycounter_bu6:rdptr_g1p|counter5a3                     ;
; fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|rdptr_g[2]                                                ; Lost Fanouts              ; fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|a_graycounter_bu6:rdptr_g1p|counter5a2                     ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[11] ; Lost Fanouts              ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[7]                                             ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect|stg_control_next[8]                                                                                                     ; Stuck at GND              ; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[8]                                                                          ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                              ;
; sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15]                                                                                                                                                                                        ; Stuck at GND              ; sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in ; sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 15821 ;
; Number of registers using Synchronous Clear  ; 7572  ;
; Number of registers using Synchronous Load   ; 1665  ;
; Number of registers using Asynchronous Clear ; 7043  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 12137 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; LPF_FIR_2_CLK:inst27|count[0]                                                                                                                                                                                                                                                                                                   ; 2       ;
; cic_clk:inst24|count[0]                                                                                                                                                                                                                                                                                                         ; 2       ;
; TESTCIC2:inst33|ring_count[0]                                                                                                                                                                                                                                                                                                   ; 37      ;
; FFT_clk:inst21|count[0]                                                                                                                                                                                                                                                                                                         ; 2       ;
; fifo_decimation_3:inst23|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                              ; 1       ;
; fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|a_graycounter_bu6:rdptr_g1p|counter5a0        ; 8       ;
; fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|a_graycounter_7cc:wrptr_g1p|counter7a0        ; 7       ;
; Clock_Divider:inst14|count[0]                                                                                                                                                                                                                                                                                                   ; 2       ;
; fifo_decimation_3:inst23|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                               ; 1       ;
; CIC1:inst32|ring_count[0]                                                                                                                                                                                                                                                                                                       ; 69      ;
; fifo_decimation_3:inst23|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                               ; 1       ;
; fifo_decimation_2:inst20|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                              ; 1       ;
; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|a_graycounter_cu6:rdptr_g1p|counter5a0        ; 7       ;
; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|a_graycounter_8cc:wrptr_g1p|counter7a0        ; 8       ;
; fifo_decimation_2:inst20|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                               ; 1       ;
; fifo_decimation_2:inst20|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                               ; 1       ;
; fifo_decimation:inst11|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                ; 1       ;
; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|a_graycounter_cu6:rdptr_g1p|counter5a0                        ; 7       ;
; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|a_graycounter_8cc:wrptr_g1p|counter7a0                        ; 8       ;
; fifo_decimation:inst11|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                 ; 1       ;
; fifo_decimation:inst11|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                 ; 1       ;
; NCO_IQ:inst2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                          ; 120     ;
; NCO_FM:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                           ; 139     ;
; NCO_IQ:inst2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                           ; 1       ;
; NCO_FM:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                            ; 1       ;
; NCO_IQ:inst2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                           ; 1       ;
; NCO_FM:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                            ; 1       ;
; avg_inc:inst39|sum[31]                                                                                                                                                                                                                                                                                                          ; 48      ;
; NCO_Data:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                       ; 76      ;
; NCO_150:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                         ; 69      ;
; NCO_Data:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                        ; 1       ;
; FM_FFT:inst34|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                         ; 9340    ;
; Clock_Divider_10:inst10|count[0]                                                                                                                                                                                                                                                                                                ; 2       ;
; NCO_150:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                          ; 1       ;
; NCO_Data:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                        ; 1       ;
; FM_FFT:inst34|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                          ; 1       ;
; NCO_150:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                          ; 1       ;
; FM_FFT:inst34|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                          ; 1       ;
; avg_inc:inst39|sum[0]                                                                                                                                                                                                                                                                                                           ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                           ; 1       ;
; sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                           ; 1       ;
; sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                           ; 1       ;
; sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                           ; 1       ;
; sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                           ; 1       ;
; sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                           ; 1       ;
; sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                           ; 1       ;
; sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                           ; 1       ;
; Total number of inverted registers = 49                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 34 bits   ; 68 LEs        ; 0 LEs                ; 68 LEs                 ; Yes        ; |Project_BDF|avg_inc:inst39|sum[3]                                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |Project_BDF|avg_inc:inst39|count[4]                                                                                                                                                                                                                                                                                                                                  ;
; 6:1                ; 17 bits   ; 68 LEs        ; 34 LEs               ; 34 LEs                 ; Yes        ; |Project_BDF|Phase_Frequency_Converter:inst13|holder[16]                                                                                                                                                                                                                                                                                                              ;
; 8:1                ; 11 bits   ; 55 LEs        ; 22 LEs               ; 33 LEs                 ; Yes        ; |Project_BDF|Phase_Frequency_Converter:inst13|o_omega[9]                                                                                                                                                                                                                                                                                                              ;
; 9:1                ; 6 bits    ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |Project_BDF|Phase_Frequency_Converter:inst13|o_omega[14]                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_gt_pipeline:del_in_imag_pl_d[1][2]                                                              ;
; 4:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|out_imag[14]                                                                                                    ;
; 3:1                ; 112 bits  ; 224 LEs       ; 0 LEs                ; 224 LEs                ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_small_mult:imag_result[16]                                                    ;
; 4:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_imag|dataout[3]                           ;
; 3:1                ; 166 bits  ; 332 LEs       ; 0 LEs                ; 332 LEs                ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_gt_pipeline:del_in_imag_pl_d[0][18]                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|processing_cnt[2]                                                                                                                                         ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst|count[1]                                                  ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst|count[3]                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst|count[1]                                                  ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst|count[3]                                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst|count[3]                                                  ;
; 5:1                ; 9 bits    ; 27 LEs        ; 0 LEs                ; 27 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst|count[1]                                                    ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst|count[4]                                                  ;
; 5:1                ; 11 bits   ; 33 LEs        ; 0 LEs                ; 33 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst|count[5]                                                    ;
; 3:1                ; 178 bits  ; 356 LEs       ; 0 LEs                ; 356 LEs                ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_gt_pipeline:del_in_real_pl_d[1][22]                                                                ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[5]                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|processing_cnt[1]                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|bfi_processing_cnt[1]                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|bfi_processing_cnt[2]                                                                                                                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst|count[3]                                                    ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst|count[0]                                                  ;
; 4:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst|count[10]                                                   ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst|count[0]                                                    ;
; 5:1                ; 12 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst|count[7]                                                  ;
; 5:1                ; 13 bits   ; 39 LEs        ; 0 LEs                ; 39 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst|count[0]                                                    ;
; 3:1                ; 190 bits  ; 380 LEs       ; 0 LEs                ; 380 LEs                ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|processing                                                                                                                                                ;
; 4:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|out_real[17]                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|processing_cnt[2]                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|bfi_processing_cnt[2]                                                                                                                                     ;
; 4:1                ; 44 bits   ; 88 LEs        ; 0 LEs                ; 88 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_gt_pipeline:in_real_pl_d[0][6]                                                                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst|count[2]                                                  ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst|count[2]                                                    ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst|count[1]                                                  ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst|count[1]                                                    ;
; 3:1                ; 264 bits  ; 528 LEs       ; 0 LEs                ; 528 LEs                ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_gt_pipeline:in_real_pl_d[1][0]                                                                     ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_da:round_real|dataout[0]                                   ;
; 3:1                ; 158 bits  ; 316 LEs       ; 0 LEs                ; 316 LEs                ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_da:in_imag_d[0]                                                               ;
; 4:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_gt_pipeline:in_imag_pl_d[0][13]                                                                    ;
; 4:1                ; 26 bits   ; 52 LEs        ; 0 LEs                ; 52 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:5:gen_stg_connect:stg_connect|stg_imag_next[14]                                                                                                                    ;
; 4:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:4:gen_stg_connect:stg_connect|stg_imag_next[14]                                                                                                                    ;
; 4:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:3:gen_stg_connect:stg_connect|stg_imag_next[15]                                                                                                                    ;
; 4:1                ; 21 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect|stg_imag_next[16]                                                                                                                    ;
; 4:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect|stg_imag_next[16]                                                                                                                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect|stg_imag_next[0]                                                                                                                     ;
; 5:1                ; 26 bits   ; 78 LEs        ; 52 LEs               ; 26 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|out_imag[11]                                                                                                    ;
; 3:1                ; 156 bits  ; 312 LEs       ; 0 LEs                ; 312 LEs                ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_gt_pipeline:in_real_pl_d[1][12]                                                                    ;
; 4:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_gt_pipeline:in_real_pl_d[0][13]                                                                    ;
; 4:1                ; 26 bits   ; 52 LEs        ; 0 LEs                ; 52 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:5:gen_stg_connect:stg_connect|stg_real_next[14]                                                                                                                    ;
; 4:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:4:gen_stg_connect:stg_connect|stg_real_next[14]                                                                                                                    ;
; 4:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:3:gen_stg_connect:stg_connect|stg_real_next[0]                                                                                                                     ;
; 4:1                ; 21 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect|stg_real_next[15]                                                                                                                    ;
; 4:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect|stg_real_next[15]                                                                                                                    ;
; 4:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect|stg_real_next[0]                                                                                                                     ;
; 5:1                ; 26 bits   ; 78 LEs        ; 52 LEs               ; 26 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|out_real[9]                                                                                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|out_sop                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[11]              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[4]               ;
; 4:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|out_imag[8]                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect|stg_control_next[8]                                                                                                                  ;
; 3:1                ; 275 bits  ; 550 LEs       ; 0 LEs                ; 550 LEs                ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_gt_pipeline:in_real_pl_d[1][0]                                                                     ;
; 4:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_real|dataout[0]                           ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[3]               ;
; 3:1                ; 122 bits  ; 244 LEs       ; 0 LEs                ; 244 LEs                ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|out_valid_d[1]                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|processing_cnt[1]                                                                                                                                         ;
; 4:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[7]                                                          ;
; 4:1                ; 52 bits   ; 104 LEs       ; 0 LEs                ; 104 LEs                ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:del_in_real_pl_d[1][16]                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:5:gen_stg_connect:stg_connect|stg_eop_next                                                                                                                         ;
; 4:1                ; 52 bits   ; 104 LEs       ; 0 LEs                ; 104 LEs                ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:in_imag_cmm_d[2]                                                                  ;
; 5:1                ; 52 bits   ; 156 LEs       ; 104 LEs              ; 52 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|out_real[0]                                                                                                        ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[5]                                                  ;
; 3:1                ; 123 bits  ; 246 LEs       ; 0 LEs                ; 246 LEs                ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_gt_pipeline:del_in_real_pl_d[1][2]                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[11]              ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[8]               ;
; 4:1                ; 38 bits   ; 76 LEs        ; 0 LEs                ; 76 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|out_imag[10]                                                                                                    ;
; 4:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[1]                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|processing_cnt[2]                                                                                                                                         ;
; 4:1                ; 36 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|out_real[1]                                                                                                        ;
; 4:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[9]                                                          ;
; 4:1                ; 36 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_gt_pipeline:in_real_pl_d[0][7]                                                                  ;
; 9:1                ; 14 bits   ; 84 LEs        ; 70 LEs               ; 14 LEs                 ; Yes        ; |Project_BDF|NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_mob_rw:ux122|data_out[9]                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 203 bits  ; 406 LEs       ; 0 LEs                ; 406 LEs                ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_gt_pipeline:del_in_real_pl_d[1][23]                                                             ;
; 4:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|out_real[1]                                                                                                     ;
; 4:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_da:round_imag|dataout[4]                                   ;
; 3:1                ; 104 bits  ; 208 LEs       ; 0 LEs                ; 208 LEs                ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|out_sop_d[8]                                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[12]                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[1]               ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[9]                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[7]               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|out_real[4]                                                                                                     ;
; 4:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|out_imag[7]                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|bfi_processing_cnt[1]                                                                                                                                     ;
; 4:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[0]                                                          ;
; 4:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[4]                                                             ;
; 4:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[8]                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect|stg_control_next[12]                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect|stg_valid_next                                                                                                                       ;
; 4:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_gt_pipeline:in_imag_pl_d[0][5]                                                                  ;
; 3:1                ; 212 bits  ; 424 LEs       ; 0 LEs                ; 424 LEs                ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_gt_pipeline:in_real_pl_d[1][0]                                                                     ;
; 4:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_da:round_real|dataout[0]                                   ;
; 4:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_da:round_imag|dataout[1]                                   ;
; 3:1                ; 118 bits  ; 236 LEs       ; 0 LEs                ; 236 LEs                ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|\NONA10_C_Mult_Archs:gen_small_mult:in_real_dd[7]                                                      ;
; 3:1                ; 45 bits   ; 90 LEs        ; 0 LEs                ; 90 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_imag|\conv_round_3:datareg[31]            ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |Project_BDF|reverse_bit:inst37|counter[10]                                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |Project_BDF|pow_selector:inst38|index_holder[6]                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|out_valid_q                                                                                                                                                                                                       ;
; 4:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|counter_module:data_count_inst|count[3]                                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|processing_cnt[2]                                                                                                                                         ;
; 4:1                ; 52 bits   ; 104 LEs       ; 104 LEs              ; 0 LEs                  ; No         ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|out_imag[2]                                                                                                                                                                                                                     ;
; 3:1                ; 71 bits   ; 142 LEs       ; 0 LEs                ; 142 LEs                ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_gt_pipeline:in_real_pl_d[1][1]                                                                  ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[5]                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[3]               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[2]                  ;
; 4:1                ; 48 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|out_real[3]                                                                                                        ;
; 4:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[11]                                                            ;
; 4:1                ; 48 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_gt_pipeline:in_imag_pl_d[0][3]                                                                  ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:3:gen_stg_connect:stg_connect|stg_control_next[11]                                                                                                                 ;
; 3:1                ; 126 bits  ; 252 LEs       ; 0 LEs                ; 252 LEs                ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_gt_pipeline:del_in_real_pl_d[1][14]                                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[9]               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[5]               ;
; 4:1                ; 42 bits   ; 84 LEs        ; 0 LEs                ; 84 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|out_real[0]                                                                                                     ;
; 4:1                ; 40 bits   ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|out_imag[8]                                                                                                        ;
; 4:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[7]                                                          ;
; 4:1                ; 40 bits   ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_gt_pipeline:in_real_pl_d[0][10]                                                                 ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[8]                                                  ;
; 3:1                ; 80 bits   ; 160 LEs       ; 0 LEs                ; 160 LEs                ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_gt_pipeline:del_in_real_pl_d[1][20]                                                                ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[10]                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[5]                  ;
; 4:1                ; 44 bits   ; 88 LEs        ; 0 LEs                ; 88 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|out_real[7]                                                                                                        ;
; 4:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[9]                                                             ;
; 5:1                ; 18 bits   ; 54 LEs        ; 36 LEs               ; 18 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|realtwid[9]                                                                                                                               ;
; 5:1                ; 18 bits   ; 54 LEs        ; 18 LEs               ; 36 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|imagtwid[11]                                                                                                                              ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst|count[3]                                          ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst|count[8]                                          ;
; 5:1                ; 9 bits    ; 27 LEs        ; 0 LEs                ; 27 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst|count[4]                                          ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|Mux7                                                                                                                                      ;
; 3:1                ; 168 bits  ; 336 LEs       ; 0 LEs                ; 336 LEs                ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:adder2_out_imag_d[1][19]                                                             ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[2][16]                                                              ;
; 4:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_da:round_imag|dataout[14]                                  ;
; 4:1                ; 50 bits   ; 100 LEs       ; 0 LEs                ; 100 LEs                ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[3][2]                                                               ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[6]                  ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[9]                                                  ;
; 3:1                ; 90 bits   ; 180 LEs       ; 0 LEs                ; 180 LEs                ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|out_valid                                                                                                          ;
; 4:1                ; 52 bits   ; 104 LEs       ; 0 LEs                ; 104 LEs                ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|out_imag[1]                                                                                                        ;
; 4:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[4]                                                             ;
; 4:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:5:gen_stg_connect:stg_connect|stg_control_next[2]                                                                                                                  ;
; 5:1                ; 18 bits   ; 54 LEs        ; 36 LEs               ; 18 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|realtwid[17]                                                                                                                              ;
; 5:1                ; 18 bits   ; 54 LEs        ; 18 LEs               ; 36 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|imagtwid[7]                                                                                                                               ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst|count[0]                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst|count[0]                                          ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst|count[2]                                          ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|processing                                                                                                                                                ;
; 3:1                ; 250 bits  ; 500 LEs       ; 0 LEs                ; 500 LEs                ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[4][14]                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|processing_cnt[2]                                                                                                                                         ;
; 4:1                ; 50 bits   ; 100 LEs       ; 0 LEs                ; 100 LEs                ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[1][13]                                                                     ;
; 4:1                ; 50 bits   ; 100 LEs       ; 0 LEs                ; 100 LEs                ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_gt_pipeline:del_in_real_pl_d[0][0]                                                              ;
; 3:1                ; 92 bits   ; 184 LEs       ; 0 LEs                ; 184 LEs                ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|out_valid_d[1]                                                                                         ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[12]                                                 ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[10]                 ;
; 4:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[7]                                                          ;
; 4:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[5]                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:5:gen_stg_connect:stg_connect|stg_sop_next                                                                                                                         ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:4:gen_stg_connect:stg_connect|stg_control_next[8]                                                                                                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:4:gen_stg_connect:stg_connect|stg_inverse_next                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect|stg_sop_next                                                                                                                         ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect|stg_control_next[8]                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect|stg_sop_next                                                                                                                         ;
; 5:1                ; 18 bits   ; 54 LEs        ; 36 LEs               ; 18 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|realtwid[17]                                                                                                                              ;
; 5:1                ; 18 bits   ; 54 LEs        ; 18 LEs               ; 36 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|imagtwid[16]                                                                                                                              ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst|count[4]                                          ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst|count[2]                                          ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst|count[1]                                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|Mux1                                                                                                                                      ;
; 3:1                ; 126 bits  ; 252 LEs       ; 0 LEs                ; 252 LEs                ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[0][10]                                                              ;
; 5:1                ; 28 bits   ; 84 LEs        ; 56 LEs               ; 28 LEs                 ; Yes        ; |Project_BDF|NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_mob_rw:ux123|data_out[1]                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_da:round_real|dataout[5]                                   ;
; 3:1                ; 216 bits  ; 432 LEs       ; 0 LEs                ; 432 LEs                ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_gt_pipeline:in_real_pl_d[1][0]                                                                     ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_real|dataout[0]                           ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_imag|dataout[0]                           ;
; 3:1                ; 33 bits   ; 66 LEs        ; 0 LEs                ; 66 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|\gen_optimized_memory_delayed:cnt_grp_d[0][0]                                                                                             ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[11]                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:3:gen_stg_connect:stg_connect|stg_sop_next                                                                                                                         ;
; 5:1                ; 18 bits   ; 54 LEs        ; 36 LEs               ; 18 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|realtwid[12]                                                                                                                              ;
; 5:1                ; 18 bits   ; 54 LEs        ; 36 LEs               ; 18 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|realtwid[17]                                                                                                                              ;
; 5:1                ; 18 bits   ; 54 LEs        ; 18 LEs               ; 36 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|imagtwid[11]                                                                                                                              ;
; 5:1                ; 14 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst|count[4]                                          ;
; 5:1                ; 14 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst|count[12]                                         ;
; 5:1                ; 13 bits   ; 39 LEs        ; 0 LEs                ; 39 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst|count[6]                                          ;
; 5:1                ; 18 bits   ; 54 LEs        ; 18 LEs               ; 36 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|imagtwid[14]                                                                                                                              ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst|count[4]                                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst|count[3]                                          ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst|count[2]                                          ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|Mux11                                                                                                                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|Mux5                                                                                                                                      ;
; 3:1                ; 208 bits  ; 416 LEs       ; 0 LEs                ; 416 LEs                ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:adder2_out_real_d[1][0]                                                              ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[2][8]                                                               ;
; 4:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_da:round_real|dataout[23]                                  ;
; 4:1                ; 50 bits   ; 100 LEs       ; 0 LEs                ; 100 LEs                ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[3][3]                                                               ;
; 3:1                ; 183 bits  ; 366 LEs       ; 0 LEs                ; 366 LEs                ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_gt_pipeline:in_imag_pl_d[1][0]                                                                     ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_da:round_imag|dataout[0]                                   ;
; 3:1                ; 74 bits   ; 148 LEs       ; 0 LEs                ; 148 LEs                ; Yes        ; |Project_BDF|cordic_v3:inst18|xt[38]                                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Project_BDF|cordic_v3:inst18|xt[5]                                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |Project_BDF|cordic_v3:inst18|angle[14]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Project_BDF|cordic_v3:inst18|angle[31]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 39 bits   ; 78 LEs        ; 0 LEs                ; 78 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|out_valid                                                                                                          ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[8]                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[12]                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[7]                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|bfi_processing_cnt[2]                                                                                                                                     ;
; 4:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[10]                                                            ;
; 5:1                ; 18 bits   ; 54 LEs        ; 36 LEs               ; 18 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|realtwid[11]                                                                                                                              ;
; 5:1                ; 18 bits   ; 54 LEs        ; 18 LEs               ; 36 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|imagtwid[16]                                                                                                                              ;
; 5:1                ; 12 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst|count[10]                                         ;
; 5:1                ; 12 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst|count[5]                                          ;
; 5:1                ; 11 bits   ; 33 LEs        ; 0 LEs                ; 33 LEs                 ; Yes        ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst|count[9]                                          ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |Project_BDF|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|Mux6                                                                                                                                      ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                            ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                                                                                                                                ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                              ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |Project_BDF|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Project_BDF|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Project_BDF|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Project_BDF|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Project_BDF|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |Project_BDF|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |Project_BDF|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for NCO_FM:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NCO_FM:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NCO_150:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NCO_150:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NCO_Data:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NCO_Data:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                                                                                                                ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                                                                                                                                 ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                                                                                                                                 ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                                                                                                                                                           ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|a_graycounter_cu6:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                                                                                                                                                                                                                              ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|a_graycounter_8cc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter7a0                                                                                                                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                                                                                                                                                                              ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|dffpipe_dd9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|dffpipe_dd9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe14 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation:inst11|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation:inst11|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for NCO_IQ:inst2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NCO_IQ:inst2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FM_FFT:inst34|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FM_FFT:inst34|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                                                                                                                                ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                                                                                                                                                 ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                                                                                                                                                 ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                                                                                                                                                                           ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|a_graycounter_cu6:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                                                                                                                                                                                                                                              ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|a_graycounter_8cc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter7a0                                                                                                                                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                                                                                                                                                                                              ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|dffpipe_dd9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|dffpipe_dd9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe14 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_2:inst20|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_2:inst20|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                             ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                                                                                                                                ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                                                                                                                                                 ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                                                                                                                                                 ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                                                                                                                                                                           ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|a_graycounter_bu6:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                                                                                                                                                                                                                                              ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|a_graycounter_7cc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter7a0                                                                                                                                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                                                                                                                                                                                              ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_snl:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_id9:dffpipe10 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|dffpipe_cd9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|dffpipe_cd9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_1ol:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe14 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_3:inst23|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_3:inst23|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                             ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                                                                                                                                ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                                                                                                                                                 ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                                                                                                                                                 ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                                                                                                                                                                           ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|a_graycounter_bu6:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                                                                                                                                                                                                                                              ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|a_graycounter_7cc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter7a0                                                                                                                                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                                                                                                                                                                                              ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_snl:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_id9:dffpipe10 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|dffpipe_cd9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|dffpipe_cd9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_1ol:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe14 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_4:inst43|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_4:inst43|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                             ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Source assignments for sld_signaltap:Integral ;
+-----------------+-------+------+--------------+
; Assignment      ; Value ; From ; To           ;
+-----------------+-------+------+--------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -            ;
+-----------------+-------+------+--------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_FM:inst|NCO_FM_NCO_FM:nco_fm ;
+----------------+-----------------------+--------------------------------------+
; Parameter Name ; Value                 ; Type                                 ;
+----------------+-----------------------+--------------------------------------+
; mpr            ; 14                    ; Signed Integer                       ;
; apr            ; 20                    ; Signed Integer                       ;
; apri           ; 16                    ; Signed Integer                       ;
; aprf           ; 11                    ; Signed Integer                       ;
; aprp           ; 16                    ; Signed Integer                       ;
; aprid          ; 21                    ; Signed Integer                       ;
; dpri           ; 4                     ; Signed Integer                       ;
; rdw            ; 14                    ; Signed Integer                       ;
; raw            ; 16                    ; Signed Integer                       ;
; rnw            ; 65536                 ; Signed Integer                       ;
; rsf            ; NCO_FM_NCO_FM_sin.hex ; String                               ;
; nc             ; 1                     ; Signed Integer                       ;
; log2nc         ; 0                     ; Signed Integer                       ;
; outselinit     ; -1                    ; Signed Integer                       ;
; paci0          ; 0                     ; Signed Integer                       ;
; paci1          ; 0                     ; Signed Integer                       ;
; paci2          ; 0                     ; Signed Integer                       ;
; paci3          ; 0                     ; Signed Integer                       ;
; paci4          ; 0                     ; Signed Integer                       ;
; paci5          ; 0                     ; Signed Integer                       ;
; paci6          ; 0                     ; Signed Integer                       ;
; paci7          ; 0                     ; Signed Integer                       ;
; hyper_pipeline ; 0                     ; Signed Integer                       ;
+----------------+-----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_FM:inst|altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                     ;
+---------------------------+----------+----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                           ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                           ;
+---------------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_FM:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_FM:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_150:inst1|NCO_150_NCO_150:nco_150 ;
+----------------+-------------------------+-----------------------------------------+
; Parameter Name ; Value                   ; Type                                    ;
+----------------+-------------------------+-----------------------------------------+
; mpr            ; 10                      ; Signed Integer                          ;
; apr            ; 13                      ; Signed Integer                          ;
; apri           ; 10                      ; Signed Integer                          ;
; aprf           ; 32                      ; Signed Integer                          ;
; aprp           ; 16                      ; Signed Integer                          ;
; aprid          ; 15                      ; Signed Integer                          ;
; dpri           ; 4                       ; Signed Integer                          ;
; rdw            ; 10                      ; Signed Integer                          ;
; raw            ; 10                      ; Signed Integer                          ;
; rnw            ; 1024                    ; Signed Integer                          ;
; rsf            ; NCO_150_NCO_150_sin.hex ; String                                  ;
; nc             ; 1                       ; Signed Integer                          ;
; log2nc         ; 0                       ; Signed Integer                          ;
; outselinit     ; -1                      ; Signed Integer                          ;
; paci0          ; 0                       ; Signed Integer                          ;
; paci1          ; 0                       ; Signed Integer                          ;
; paci2          ; 0                       ; Signed Integer                          ;
; paci3          ; 0                       ; Signed Integer                          ;
; paci4          ; 0                       ; Signed Integer                          ;
; paci5          ; 0                       ; Signed Integer                          ;
; paci6          ; 0                       ; Signed Integer                          ;
; paci7          ; 0                       ; Signed Integer                          ;
; hyper_pipeline ; 0                       ; Signed Integer                          ;
+----------------+-------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_150:inst1|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                       ;
+---------------------------+----------+------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                             ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                             ;
+---------------------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_150:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_150:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_Data:inst12|NCO_Data_NCO_Data:nco_data ;
+----------------+---------------------------+--------------------------------------------+
; Parameter Name ; Value                     ; Type                                       ;
+----------------+---------------------------+--------------------------------------------+
; mpr            ; 10                        ; Signed Integer                             ;
; apr            ; 15                        ; Signed Integer                             ;
; apri           ; 10                        ; Signed Integer                             ;
; aprf           ; 32                        ; Signed Integer                             ;
; aprp           ; 16                        ; Signed Integer                             ;
; aprid          ; 15                        ; Signed Integer                             ;
; dpri           ; 4                         ; Signed Integer                             ;
; rdw            ; 10                        ; Signed Integer                             ;
; raw            ; 10                        ; Signed Integer                             ;
; rnw            ; 1024                      ; Signed Integer                             ;
; rsf            ; NCO_Data_NCO_Data_sin.hex ; String                                     ;
; nc             ; 1                         ; Signed Integer                             ;
; log2nc         ; 0                         ; Signed Integer                             ;
; outselinit     ; -1                        ; Signed Integer                             ;
; paci0          ; 0                         ; Signed Integer                             ;
; paci1          ; 0                         ; Signed Integer                             ;
; paci2          ; 0                         ; Signed Integer                             ;
; paci3          ; 0                         ; Signed Integer                             ;
; paci4          ; 0                         ; Signed Integer                             ;
; paci5          ; 0                         ; Signed Integer                             ;
; paci6          ; 0                         ; Signed Integer                             ;
; paci7          ; 0                         ; Signed Integer                             ;
; hyper_pipeline ; 0                         ; Signed Integer                             ;
+----------------+---------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_Data:inst12|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                         ;
+---------------------------+----------+--------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                               ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                               ;
+---------------------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_Data:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_Data:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                                        ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                                                                                                                                                     ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                              ;
; LPM_WIDTH               ; 32          ; Signed Integer                                                                                                                                                                                                                              ;
; LPM_NUMWORDS            ; 32          ; Signed Integer                                                                                                                                                                                                                              ;
; LPM_WIDTHU              ; 5           ; Signed Integer                                                                                                                                                                                                                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                                                                                     ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                                                                     ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                                                                                                                                                     ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                                                                                                                                                     ;
; RDSYNC_DELAYPIPE        ; 3           ; Untyped                                                                                                                                                                                                                                     ;
; WRSYNC_DELAYPIPE        ; 3           ; Untyped                                                                                                                                                                                                                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                                                                                     ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                                                                                                                                                     ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                                                                                                                                                                     ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                                                                                                                                                                     ;
; CBXI_PARAMETER          ; dcfifo_n7u1 ; Untyped                                                                                                                                                                                                                                     ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_decimation:inst11|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                ;
+---------------------------+----------+---------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                      ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                              ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                      ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                      ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                      ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                      ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                      ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                      ;
+---------------------------+----------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_decimation:inst11|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_decimation:inst11|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:inst15|PLL_pll_0:pll_0|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+---------------------------------+
; Parameter Name                       ; Value                  ; Type                            ;
+--------------------------------------+------------------------+---------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                          ;
; fractional_vco_multiplier            ; false                  ; String                          ;
; pll_type                             ; General                ; String                          ;
; pll_subtype                          ; General                ; String                          ;
; number_of_clocks                     ; 2                      ; Signed Integer                  ;
; operation_mode                       ; direct                 ; String                          ;
; deserialization_factor               ; 4                      ; Signed Integer                  ;
; data_rate                            ; 0                      ; Signed Integer                  ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                  ;
; output_clock_frequency0              ; 100.000000 MHz         ; String                          ;
; phase_shift0                         ; 0 ps                   ; String                          ;
; duty_cycle0                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency1              ; 2.941176 MHz           ; String                          ;
; phase_shift1                         ; 0 ps                   ; String                          ;
; duty_cycle1                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency2              ; 0 MHz                  ; String                          ;
; phase_shift2                         ; 0 ps                   ; String                          ;
; duty_cycle2                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency3              ; 0 MHz                  ; String                          ;
; phase_shift3                         ; 0 ps                   ; String                          ;
; duty_cycle3                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency4              ; 0 MHz                  ; String                          ;
; phase_shift4                         ; 0 ps                   ; String                          ;
; duty_cycle4                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency5              ; 0 MHz                  ; String                          ;
; phase_shift5                         ; 0 ps                   ; String                          ;
; duty_cycle5                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency6              ; 0 MHz                  ; String                          ;
; phase_shift6                         ; 0 ps                   ; String                          ;
; duty_cycle6                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency7              ; 0 MHz                  ; String                          ;
; phase_shift7                         ; 0 ps                   ; String                          ;
; duty_cycle7                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency8              ; 0 MHz                  ; String                          ;
; phase_shift8                         ; 0 ps                   ; String                          ;
; duty_cycle8                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency9              ; 0 MHz                  ; String                          ;
; phase_shift9                         ; 0 ps                   ; String                          ;
; duty_cycle9                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency10             ; 0 MHz                  ; String                          ;
; phase_shift10                        ; 0 ps                   ; String                          ;
; duty_cycle10                         ; 50                     ; Signed Integer                  ;
; output_clock_frequency11             ; 0 MHz                  ; String                          ;
; phase_shift11                        ; 0 ps                   ; String                          ;
; duty_cycle11                         ; 50                     ; Signed Integer                  ;
; output_clock_frequency12             ; 0 MHz                  ; String                          ;
; phase_shift12                        ; 0 ps                   ; String                          ;
; duty_cycle12                         ; 50                     ; Signed Integer                  ;
; output_clock_frequency13             ; 0 MHz                  ; String                          ;
; phase_shift13                        ; 0 ps                   ; String                          ;
; duty_cycle13                         ; 50                     ; Signed Integer                  ;
; output_clock_frequency14             ; 0 MHz                  ; String                          ;
; phase_shift14                        ; 0 ps                   ; String                          ;
; duty_cycle14                         ; 50                     ; Signed Integer                  ;
; output_clock_frequency15             ; 0 MHz                  ; String                          ;
; phase_shift15                        ; 0 ps                   ; String                          ;
; duty_cycle15                         ; 50                     ; Signed Integer                  ;
; output_clock_frequency16             ; 0 MHz                  ; String                          ;
; phase_shift16                        ; 0 ps                   ; String                          ;
; duty_cycle16                         ; 50                     ; Signed Integer                  ;
; output_clock_frequency17             ; 0 MHz                  ; String                          ;
; phase_shift17                        ; 0 ps                   ; String                          ;
; duty_cycle17                         ; 50                     ; Signed Integer                  ;
; clock_name_0                         ;                        ; String                          ;
; clock_name_1                         ;                        ; String                          ;
; clock_name_2                         ;                        ; String                          ;
; clock_name_3                         ;                        ; String                          ;
; clock_name_4                         ;                        ; String                          ;
; clock_name_5                         ;                        ; String                          ;
; clock_name_6                         ;                        ; String                          ;
; clock_name_7                         ;                        ; String                          ;
; clock_name_8                         ;                        ; String                          ;
; clock_name_global_0                  ; false                  ; String                          ;
; clock_name_global_1                  ; false                  ; String                          ;
; clock_name_global_2                  ; false                  ; String                          ;
; clock_name_global_3                  ; false                  ; String                          ;
; clock_name_global_4                  ; false                  ; String                          ;
; clock_name_global_5                  ; false                  ; String                          ;
; clock_name_global_6                  ; false                  ; String                          ;
; clock_name_global_7                  ; false                  ; String                          ;
; clock_name_global_8                  ; false                  ; String                          ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                  ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                  ;
; m_cnt_bypass_en                      ; false                  ; String                          ;
; m_cnt_odd_div_duty_en                ; false                  ; String                          ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                  ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                  ;
; n_cnt_bypass_en                      ; false                  ; String                          ;
; n_cnt_odd_div_duty_en                ; false                  ; String                          ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en0                     ; false                  ; String                          ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                          ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en1                     ; false                  ; String                          ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                          ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en2                     ; false                  ; String                          ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                          ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en3                     ; false                  ; String                          ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                          ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en4                     ; false                  ; String                          ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                          ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en5                     ; false                  ; String                          ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                          ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en6                     ; false                  ; String                          ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                          ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en7                     ; false                  ; String                          ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                          ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en8                     ; false                  ; String                          ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                          ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en9                     ; false                  ; String                          ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                          ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en10                    ; false                  ; String                          ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                          ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en11                    ; false                  ; String                          ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                          ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en12                    ; false                  ; String                          ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                          ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en13                    ; false                  ; String                          ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                          ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en14                    ; false                  ; String                          ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                          ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en15                    ; false                  ; String                          ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                          ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en16                    ; false                  ; String                          ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                          ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en17                    ; false                  ; String                          ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                          ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                  ;
; pll_vco_div                          ; 1                      ; Signed Integer                  ;
; pll_slf_rst                          ; false                  ; String                          ;
; pll_bw_sel                           ; low                    ; String                          ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                          ;
; pll_cp_current                       ; 0                      ; Signed Integer                  ;
; pll_bwctrl                           ; 0                      ; Signed Integer                  ;
; pll_fractional_division              ; 1                      ; Signed Integer                  ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                  ;
; pll_dsm_out_sel                      ; 1st_order              ; String                          ;
; mimic_fbclk_type                     ; gclk                   ; String                          ;
; pll_fbclk_mux_1                      ; glb                    ; String                          ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                          ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                          ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                  ;
; refclk1_frequency                    ; 0 MHz                  ; String                          ;
; pll_clkin_0_src                      ; clk_0                  ; String                          ;
; pll_clkin_1_src                      ; clk_0                  ; String                          ;
; pll_clk_loss_sw_en                   ; false                  ; String                          ;
; pll_auto_clk_sw_en                   ; false                  ; String                          ;
; pll_manu_clk_sw_en                   ; false                  ; String                          ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                  ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                          ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                          ;
+--------------------------------------+------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq ;
+----------------+-----------------------+---------------------------------------+
; Parameter Name ; Value                 ; Type                                  ;
+----------------+-----------------------+---------------------------------------+
; mpr            ; 14                    ; Signed Integer                        ;
; apr            ; 15                    ; Signed Integer                        ;
; apri           ; 15                    ; Signed Integer                        ;
; aprf           ; 32                    ; Signed Integer                        ;
; aprp           ; 16                    ; Signed Integer                        ;
; aprid          ; 20                    ; Signed Integer                        ;
; dpri           ; 4                     ; Signed Integer                        ;
; rdw            ; 14                    ; Signed Integer                        ;
; raw            ; 15                    ; Signed Integer                        ;
; rnw            ; 32768                 ; Signed Integer                        ;
; rsf            ; NCO_IQ_nco_iq_sin.hex ; String                                ;
; rcf            ; NCO_IQ_nco_iq_cos.hex ; String                                ;
; nc             ; 1                     ; Signed Integer                        ;
; log2nc         ; 0                     ; Signed Integer                        ;
; outselinit     ; -1                    ; Signed Integer                        ;
; paci0          ; 0                     ; Signed Integer                        ;
; paci1          ; 0                     ; Signed Integer                        ;
; paci2          ; 0                     ; Signed Integer                        ;
; paci3          ; 0                     ; Signed Integer                        ;
; paci4          ; 0                     ; Signed Integer                        ;
; paci5          ; 0                     ; Signed Integer                        ;
; paci6          ; 0                     ; Signed Integer                        ;
; paci7          ; 0                     ; Signed Integer                        ;
; hyper_pipeline ; 0                     ; Signed Integer                        ;
+----------------+-----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_IQ:inst2|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                      ;
+---------------------------+----------+-----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                            ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                    ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                            ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                            ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                            ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                            ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                            ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                            ;
+---------------------------+----------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_IQ:inst2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_IQ:inst2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FM_FFT:inst34|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                       ;
+---------------------------+----------+------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                             ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                             ;
+---------------------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FM_FFT:inst34|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FM_FFT:inst34|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                                                        ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                                                                                                                                                                     ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                              ;
; LPM_WIDTH               ; 32          ; Signed Integer                                                                                                                                                                                                                                              ;
; LPM_NUMWORDS            ; 32          ; Signed Integer                                                                                                                                                                                                                                              ;
; LPM_WIDTHU              ; 5           ; Signed Integer                                                                                                                                                                                                                                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                                                                                                     ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                                                                                     ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                                                                                                                                                                     ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                                                                                                                                                                     ;
; RDSYNC_DELAYPIPE        ; 3           ; Untyped                                                                                                                                                                                                                                                     ;
; WRSYNC_DELAYPIPE        ; 3           ; Untyped                                                                                                                                                                                                                                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                                                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                                                                                                     ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                                                                                                                                                                     ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                                                                                                                                                                                     ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                                                                                                                                                                                     ;
; CBXI_PARAMETER          ; dcfifo_n7u1 ; Untyped                                                                                                                                                                                                                                                     ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_decimation_2:inst20|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                  ;
+---------------------------+----------+-----------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                        ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                        ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                        ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                        ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                        ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                        ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                        ;
+---------------------------+----------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_decimation_2:inst20|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_decimation_2:inst20|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                                                        ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                                                                                                                                                                     ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                              ;
; LPM_WIDTH               ; 32          ; Signed Integer                                                                                                                                                                                                                                              ;
; LPM_NUMWORDS            ; 16          ; Signed Integer                                                                                                                                                                                                                                              ;
; LPM_WIDTHU              ; 4           ; Signed Integer                                                                                                                                                                                                                                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                                                                                                     ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                                                                                     ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                                                                                                                                                                     ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                                                                                                                                                                     ;
; RDSYNC_DELAYPIPE        ; 3           ; Untyped                                                                                                                                                                                                                                                     ;
; WRSYNC_DELAYPIPE        ; 3           ; Untyped                                                                                                                                                                                                                                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                                                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                                                                                                     ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                                                                                                                                                                     ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                                                                                                                                                                                     ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                                                                                                                                                                                     ;
; CBXI_PARAMETER          ; dcfifo_o7u1 ; Untyped                                                                                                                                                                                                                                                     ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_decimation_3:inst23|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                  ;
+---------------------------+----------+-----------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                        ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                        ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                        ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                        ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                        ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                        ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                        ;
+---------------------------+----------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_decimation_3:inst23|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_decimation_3:inst23|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Integral:inst26 ;
+------------------+-------+-----------------------------------+
; Parameter Name   ; Value ; Type                              ;
+------------------+-------+-----------------------------------+
; data_vector_size ; 20    ; Signed Integer                    ;
+------------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Decimation:inst42 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; numofbits      ; 19    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                                                        ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                                                                                                                                                                     ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                              ;
; LPM_WIDTH               ; 32          ; Signed Integer                                                                                                                                                                                                                                              ;
; LPM_NUMWORDS            ; 16          ; Signed Integer                                                                                                                                                                                                                                              ;
; LPM_WIDTHU              ; 4           ; Signed Integer                                                                                                                                                                                                                                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                                                                                                     ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                                                                                     ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                                                                                                                                                                     ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                                                                                                                                                                     ;
; RDSYNC_DELAYPIPE        ; 3           ; Untyped                                                                                                                                                                                                                                                     ;
; WRSYNC_DELAYPIPE        ; 3           ; Untyped                                                                                                                                                                                                                                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                                                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                                                                                                     ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                                                                                                                                                                     ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                                                                                                                                                                                     ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                                                                                                                                                                                     ;
; CBXI_PARAMETER          ; dcfifo_o7u1 ; Untyped                                                                                                                                                                                                                                                     ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_decimation_4:inst43|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                  ;
+---------------------------+----------+-----------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                        ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                        ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                        ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                        ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                        ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                        ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                        ;
+---------------------------+----------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_decimation_4:inst43|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_decimation_4:inst43|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:Integral                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; sld_node_info                                   ; 805334542                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; sld_data_bits                                   ; 140                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_trigger_bits                                ; 140                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; sld_inversion_mask_length                       ; 441                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_storage_qualifier_bits                      ; 140                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: avg_inc:inst39|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                               ;
; LPM_WIDTHD             ; 6              ; Untyped                               ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                               ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_cpo ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                                                                                                                                                                        ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                                                                  ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                                                                                                                                      ;
; Entity Instance            ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo                 ;
;     -- FIFO Type           ; Dual Clock                                                                                                                                                                                                                                             ;
;     -- LPM_WIDTH           ; 32                                                                                                                                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 32                                                                                                                                                                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                     ;
; Entity Instance            ; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo ;
;     -- FIFO Type           ; Dual Clock                                                                                                                                                                                                                                             ;
;     -- LPM_WIDTH           ; 32                                                                                                                                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 32                                                                                                                                                                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                     ;
; Entity Instance            ; fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo ;
;     -- FIFO Type           ; Dual Clock                                                                                                                                                                                                                                             ;
;     -- LPM_WIDTH           ; 32                                                                                                                                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 16                                                                                                                                                                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                     ;
; Entity Instance            ; fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo ;
;     -- FIFO Type           ; Dual Clock                                                                                                                                                                                                                                             ;
;     -- LPM_WIDTH           ; 32                                                                                                                                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 16                                                                                                                                                                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                     ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fifo_decimation_4:inst43|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                      ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                 ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fifo_decimation_4:inst43|altera_reset_controller:rst_controller"                              ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fifo_decimation_3:inst23|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                      ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                 ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fifo_decimation_3:inst23|altera_reset_controller:rst_controller"                              ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fifo_decimation_2:inst20|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                      ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                 ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fifo_decimation_2:inst20|altera_reset_controller:rst_controller"                              ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FM_FFT:inst34|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                           ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                      ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FM_FFT:inst34|altera_reset_controller:rst_controller"                                         ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst" ;
+---------+-------+----------+----------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------+
; clk_ena ; Input ; Info     ; Stuck at VCC                                                                     ;
+---------+-------+----------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_IQ:inst2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                          ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                     ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_IQ:inst2|altera_reset_controller:rst_controller"                                          ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_aprid_dxx:ux0219"                                                                   ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                      ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; pcc_d ; Output ; Warning  ; Output or bidir port (21 bits) is wider than the port expression (20 bits) it drives; bit(s) "pcc_d[20..20]" have no fanouts ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_dxx:ux002"                                            ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; dxxpdo[4..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL:inst15|PLL_pll_0:pll_0|altera_pll:altera_pll_i"                                                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL:inst15|PLL_pll_0:pll_0"                                                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fifo_decimation:inst11|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                    ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                               ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fifo_decimation:inst11|altera_reset_controller:rst_controller"                                ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_Data:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                             ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                        ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_Data:inst12|altera_reset_controller:rst_controller"                                       ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_dxx:ux002"                                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; dxxpdo[4..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_150:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                           ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                      ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_150:inst1|altera_reset_controller:rst_controller"                                         ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_nco_aprid_dxx:ux0219"                                                               ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                      ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; pcc_d ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (15 bits) it drives; bit(s) "pcc_d[15..15]" have no fanouts ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_dxx:ux002"                                        ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; dxxpdo[4..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_FM:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                         ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                    ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_FM:inst|altera_reset_controller:rst_controller"                                           ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_aprid_dxx:ux0219"                                                                    ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                      ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; pcc_d ; Output ; Warning  ; Output or bidir port (22 bits) is wider than the port expression (21 bits) it drives; bit(s) "pcc_d[21..21]" have no fanouts ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_dxx:ux002"                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; dxxpdo[4..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                 ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 14             ; Integral      ; 140                 ; 140              ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 13775                       ;
;     CLR               ; 1646                        ;
;     CLR SCLR          ; 246                         ;
;     CLR SLD           ; 10                          ;
;     ENA               ; 555                         ;
;     ENA CLR           ; 3805                        ;
;     ENA CLR SCLR      ; 504                         ;
;     ENA CLR SCLR SLD  ; 7                           ;
;     ENA CLR SLD       ; 136                         ;
;     ENA SCLR          ; 5195                        ;
;     ENA SCLR SLD      ; 1222                        ;
;     ENA SLD           ; 25                          ;
;     SCLR              ; 297                         ;
;     SLD               ; 14                          ;
;     plain             ; 113                         ;
; arriav_lcell_comb     ; 10063                       ;
;     arith             ; 4342                        ;
;         0 data inputs ; 120                         ;
;         1 data inputs ; 1978                        ;
;         2 data inputs ; 1675                        ;
;         3 data inputs ; 370                         ;
;         4 data inputs ; 187                         ;
;         5 data inputs ; 12                          ;
;     extend            ; 535                         ;
;         7 data inputs ; 535                         ;
;     normal            ; 4791                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 42                          ;
;         2 data inputs ; 411                         ;
;         3 data inputs ; 1100                        ;
;         4 data inputs ; 494                         ;
;         5 data inputs ; 638                         ;
;         6 data inputs ; 2105                        ;
;     shared            ; 395                         ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 97                          ;
;         3 data inputs ; 288                         ;
; arriav_mac            ; 84                          ;
; boundary_port         ; 144                         ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 976                         ;
;                       ;                             ;
; Max LUT depth         ; 51.60                       ;
; Average LUT depth     ; 3.11                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:Integral ;
+-----------------------+------------------------------------------------+
; Type                  ; Count                                          ;
+-----------------------+------------------------------------------------+
; arriav_ff             ; 1955                                           ;
;     CLR               ; 6                                              ;
;     CLR SLD           ; 168                                            ;
;     ENA               ; 59                                             ;
;     ENA CLR           ; 455                                            ;
;     ENA CLR SCLR      ; 22                                             ;
;     ENA SCLR          ; 27                                             ;
;     ENA SCLR SLD      ; 33                                             ;
;     ENA SLD           ; 28                                             ;
;     SCLR SLD          ; 12                                             ;
;     plain             ; 1145                                           ;
; arriav_lcell_comb     ; 380                                            ;
;     arith             ; 77                                             ;
;         0 data inputs ; 4                                              ;
;         1 data inputs ; 72                                             ;
;         2 data inputs ; 1                                              ;
;     normal            ; 303                                            ;
;         0 data inputs ; 2                                              ;
;         1 data inputs ; 8                                              ;
;         2 data inputs ; 9                                              ;
;         3 data inputs ; 11                                             ;
;         4 data inputs ; 22                                             ;
;         5 data inputs ; 166                                            ;
;         6 data inputs ; 85                                             ;
; boundary_port         ; 784                                            ;
; stratixv_ram_block    ; 140                                            ;
;                       ;                                                ;
; Max LUT depth         ; 4.10                                           ;
; Average LUT depth     ; 0.84                                           ;
+-----------------------+------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 91                                       ;
;     CLR               ; 4                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 24                                       ;
;     ENA CLR SLD       ; 10                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 94                                       ;
;     normal            ; 94                                       ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 18                                       ;
;         3 data inputs ; 14                                       ;
;         4 data inputs ; 20                                       ;
;         5 data inputs ; 27                                       ;
;         6 data inputs ; 10                                       ;
; boundary_port         ; 107                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.34                                     ;
+-----------------------+------------------------------------------+


+---------------------------------------+
; Elapsed Time Per Partition            ;
+------------------------+--------------+
; Partition Name         ; Elapsed Time ;
+------------------------+--------------+
; Top                    ; 00:00:38     ;
; sld_signaltap:Integral ; 00:00:03     ;
; sld_hub:auto_hub       ; 00:00:00     ;
+------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "Integral"                                                                                                    ;
+---------------------------------+---------------+-----------+------------------------+-------------------+--------------------------------------+---------+
; Name                            ; Type          ; Status    ; Partition Name         ; Netlist Type Used ; Actual Connection                    ; Details ;
+---------------------------------+---------------+-----------+------------------------+-------------------+--------------------------------------+---------+
; FIR2_CLK                        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2_CLK:inst27|tmp             ; N/A     ;
; HPF_FIR_2:inst44|filter_out[0]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[0]  ; N/A     ;
; HPF_FIR_2:inst44|filter_out[0]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[0]  ; N/A     ;
; HPF_FIR_2:inst44|filter_out[10] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[10] ; N/A     ;
; HPF_FIR_2:inst44|filter_out[10] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[10] ; N/A     ;
; HPF_FIR_2:inst44|filter_out[11] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[11] ; N/A     ;
; HPF_FIR_2:inst44|filter_out[11] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[11] ; N/A     ;
; HPF_FIR_2:inst44|filter_out[12] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[12] ; N/A     ;
; HPF_FIR_2:inst44|filter_out[12] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[12] ; N/A     ;
; HPF_FIR_2:inst44|filter_out[13] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[13] ; N/A     ;
; HPF_FIR_2:inst44|filter_out[13] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[13] ; N/A     ;
; HPF_FIR_2:inst44|filter_out[14] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[14] ; N/A     ;
; HPF_FIR_2:inst44|filter_out[14] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[14] ; N/A     ;
; HPF_FIR_2:inst44|filter_out[15] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[15] ; N/A     ;
; HPF_FIR_2:inst44|filter_out[15] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[15] ; N/A     ;
; HPF_FIR_2:inst44|filter_out[16] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[16] ; N/A     ;
; HPF_FIR_2:inst44|filter_out[16] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[16] ; N/A     ;
; HPF_FIR_2:inst44|filter_out[17] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[17] ; N/A     ;
; HPF_FIR_2:inst44|filter_out[17] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[17] ; N/A     ;
; HPF_FIR_2:inst44|filter_out[18] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[18] ; N/A     ;
; HPF_FIR_2:inst44|filter_out[18] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[18] ; N/A     ;
; HPF_FIR_2:inst44|filter_out[19] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[19] ; N/A     ;
; HPF_FIR_2:inst44|filter_out[19] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[19] ; N/A     ;
; HPF_FIR_2:inst44|filter_out[1]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[1]  ; N/A     ;
; HPF_FIR_2:inst44|filter_out[1]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[1]  ; N/A     ;
; HPF_FIR_2:inst44|filter_out[20] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[20] ; N/A     ;
; HPF_FIR_2:inst44|filter_out[20] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[20] ; N/A     ;
; HPF_FIR_2:inst44|filter_out[21] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[21] ; N/A     ;
; HPF_FIR_2:inst44|filter_out[21] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[21] ; N/A     ;
; HPF_FIR_2:inst44|filter_out[22] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[22] ; N/A     ;
; HPF_FIR_2:inst44|filter_out[22] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[22] ; N/A     ;
; HPF_FIR_2:inst44|filter_out[23] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[23] ; N/A     ;
; HPF_FIR_2:inst44|filter_out[23] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[23] ; N/A     ;
; HPF_FIR_2:inst44|filter_out[24] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[24] ; N/A     ;
; HPF_FIR_2:inst44|filter_out[24] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[24] ; N/A     ;
; HPF_FIR_2:inst44|filter_out[25] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[25] ; N/A     ;
; HPF_FIR_2:inst44|filter_out[25] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[25] ; N/A     ;
; HPF_FIR_2:inst44|filter_out[26] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[26] ; N/A     ;
; HPF_FIR_2:inst44|filter_out[26] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[26] ; N/A     ;
; HPF_FIR_2:inst44|filter_out[27] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[27] ; N/A     ;
; HPF_FIR_2:inst44|filter_out[27] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[27] ; N/A     ;
; HPF_FIR_2:inst44|filter_out[28] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[28] ; N/A     ;
; HPF_FIR_2:inst44|filter_out[28] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[28] ; N/A     ;
; HPF_FIR_2:inst44|filter_out[29] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[29] ; N/A     ;
; HPF_FIR_2:inst44|filter_out[29] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[29] ; N/A     ;
; HPF_FIR_2:inst44|filter_out[2]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[2]  ; N/A     ;
; HPF_FIR_2:inst44|filter_out[2]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[2]  ; N/A     ;
; HPF_FIR_2:inst44|filter_out[30] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[30] ; N/A     ;
; HPF_FIR_2:inst44|filter_out[30] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[30] ; N/A     ;
; HPF_FIR_2:inst44|filter_out[31] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[31] ; N/A     ;
; HPF_FIR_2:inst44|filter_out[31] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[31] ; N/A     ;
; HPF_FIR_2:inst44|filter_out[32] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[32] ; N/A     ;
; HPF_FIR_2:inst44|filter_out[32] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[32] ; N/A     ;
; HPF_FIR_2:inst44|filter_out[33] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[33] ; N/A     ;
; HPF_FIR_2:inst44|filter_out[33] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[33] ; N/A     ;
; HPF_FIR_2:inst44|filter_out[34] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[34] ; N/A     ;
; HPF_FIR_2:inst44|filter_out[34] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[34] ; N/A     ;
; HPF_FIR_2:inst44|filter_out[3]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[3]  ; N/A     ;
; HPF_FIR_2:inst44|filter_out[3]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[3]  ; N/A     ;
; HPF_FIR_2:inst44|filter_out[4]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[4]  ; N/A     ;
; HPF_FIR_2:inst44|filter_out[4]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[4]  ; N/A     ;
; HPF_FIR_2:inst44|filter_out[5]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[5]  ; N/A     ;
; HPF_FIR_2:inst44|filter_out[5]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[5]  ; N/A     ;
; HPF_FIR_2:inst44|filter_out[6]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[6]  ; N/A     ;
; HPF_FIR_2:inst44|filter_out[6]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[6]  ; N/A     ;
; HPF_FIR_2:inst44|filter_out[7]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[7]  ; N/A     ;
; HPF_FIR_2:inst44|filter_out[7]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[7]  ; N/A     ;
; HPF_FIR_2:inst44|filter_out[8]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[8]  ; N/A     ;
; HPF_FIR_2:inst44|filter_out[8]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[8]  ; N/A     ;
; HPF_FIR_2:inst44|filter_out[9]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[9]  ; N/A     ;
; HPF_FIR_2:inst44|filter_out[9]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; HPF_FIR_2:inst44|output_register[9]  ; N/A     ;
; Integral:inst26|count[0]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|count[0]             ; N/A     ;
; Integral:inst26|count[0]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|count[0]             ; N/A     ;
; Integral:inst26|count[1]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|count[1]             ; N/A     ;
; Integral:inst26|count[1]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|count[1]             ; N/A     ;
; Integral:inst26|count[2]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|count[2]             ; N/A     ;
; Integral:inst26|count[2]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|count[2]             ; N/A     ;
; Integral:inst26|flag_150        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|flag_150             ; N/A     ;
; Integral:inst26|flag_150        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|flag_150             ; N/A     ;
; Integral:inst26|sum[0]          ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[0]               ; N/A     ;
; Integral:inst26|sum[0]          ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[0]               ; N/A     ;
; Integral:inst26|sum[10]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[10]              ; N/A     ;
; Integral:inst26|sum[10]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[10]              ; N/A     ;
; Integral:inst26|sum[11]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[11]              ; N/A     ;
; Integral:inst26|sum[11]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[11]              ; N/A     ;
; Integral:inst26|sum[12]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[12]              ; N/A     ;
; Integral:inst26|sum[12]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[12]              ; N/A     ;
; Integral:inst26|sum[13]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[13]              ; N/A     ;
; Integral:inst26|sum[13]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[13]              ; N/A     ;
; Integral:inst26|sum[14]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[14]              ; N/A     ;
; Integral:inst26|sum[14]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[14]              ; N/A     ;
; Integral:inst26|sum[15]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[15]              ; N/A     ;
; Integral:inst26|sum[15]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[15]              ; N/A     ;
; Integral:inst26|sum[16]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[16]              ; N/A     ;
; Integral:inst26|sum[16]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[16]              ; N/A     ;
; Integral:inst26|sum[17]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[17]              ; N/A     ;
; Integral:inst26|sum[17]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[17]              ; N/A     ;
; Integral:inst26|sum[18]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[18]              ; N/A     ;
; Integral:inst26|sum[18]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[18]              ; N/A     ;
; Integral:inst26|sum[19]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[19]              ; N/A     ;
; Integral:inst26|sum[19]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[19]              ; N/A     ;
; Integral:inst26|sum[1]          ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[1]               ; N/A     ;
; Integral:inst26|sum[1]          ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[1]               ; N/A     ;
; Integral:inst26|sum[20]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[20]              ; N/A     ;
; Integral:inst26|sum[20]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[20]              ; N/A     ;
; Integral:inst26|sum[21]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[21]              ; N/A     ;
; Integral:inst26|sum[21]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[21]              ; N/A     ;
; Integral:inst26|sum[22]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[22]              ; N/A     ;
; Integral:inst26|sum[22]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[22]              ; N/A     ;
; Integral:inst26|sum[23]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[23]              ; N/A     ;
; Integral:inst26|sum[23]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[23]              ; N/A     ;
; Integral:inst26|sum[24]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[24]              ; N/A     ;
; Integral:inst26|sum[24]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[24]              ; N/A     ;
; Integral:inst26|sum[25]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[25]              ; N/A     ;
; Integral:inst26|sum[25]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[25]              ; N/A     ;
; Integral:inst26|sum[26]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[26]              ; N/A     ;
; Integral:inst26|sum[26]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[26]              ; N/A     ;
; Integral:inst26|sum[27]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[27]              ; N/A     ;
; Integral:inst26|sum[27]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[27]              ; N/A     ;
; Integral:inst26|sum[28]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[28]              ; N/A     ;
; Integral:inst26|sum[28]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[28]              ; N/A     ;
; Integral:inst26|sum[29]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[29]              ; N/A     ;
; Integral:inst26|sum[29]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[29]              ; N/A     ;
; Integral:inst26|sum[2]          ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[2]               ; N/A     ;
; Integral:inst26|sum[2]          ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[2]               ; N/A     ;
; Integral:inst26|sum[30]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[30]              ; N/A     ;
; Integral:inst26|sum[30]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[30]              ; N/A     ;
; Integral:inst26|sum[31]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[31]              ; N/A     ;
; Integral:inst26|sum[31]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[31]              ; N/A     ;
; Integral:inst26|sum[3]          ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[3]               ; N/A     ;
; Integral:inst26|sum[3]          ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[3]               ; N/A     ;
; Integral:inst26|sum[4]          ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[4]               ; N/A     ;
; Integral:inst26|sum[4]          ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[4]               ; N/A     ;
; Integral:inst26|sum[5]          ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[5]               ; N/A     ;
; Integral:inst26|sum[5]          ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[5]               ; N/A     ;
; Integral:inst26|sum[6]          ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[6]               ; N/A     ;
; Integral:inst26|sum[6]          ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[6]               ; N/A     ;
; Integral:inst26|sum[7]          ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[7]               ; N/A     ;
; Integral:inst26|sum[7]          ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[7]               ; N/A     ;
; Integral:inst26|sum[8]          ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[8]               ; N/A     ;
; Integral:inst26|sum[8]          ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[8]               ; N/A     ;
; Integral:inst26|sum[9]          ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[9]               ; N/A     ;
; Integral:inst26|sum[9]          ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[9]               ; N/A     ;
; LPF_FIR_2:inst41|filter_out[0]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[0]  ; N/A     ;
; LPF_FIR_2:inst41|filter_out[0]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[0]  ; N/A     ;
; LPF_FIR_2:inst41|filter_out[10] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[10] ; N/A     ;
; LPF_FIR_2:inst41|filter_out[10] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[10] ; N/A     ;
; LPF_FIR_2:inst41|filter_out[11] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[11] ; N/A     ;
; LPF_FIR_2:inst41|filter_out[11] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[11] ; N/A     ;
; LPF_FIR_2:inst41|filter_out[12] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[12] ; N/A     ;
; LPF_FIR_2:inst41|filter_out[12] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[12] ; N/A     ;
; LPF_FIR_2:inst41|filter_out[13] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[13] ; N/A     ;
; LPF_FIR_2:inst41|filter_out[13] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[13] ; N/A     ;
; LPF_FIR_2:inst41|filter_out[14] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[14] ; N/A     ;
; LPF_FIR_2:inst41|filter_out[14] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[14] ; N/A     ;
; LPF_FIR_2:inst41|filter_out[15] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[15] ; N/A     ;
; LPF_FIR_2:inst41|filter_out[15] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[15] ; N/A     ;
; LPF_FIR_2:inst41|filter_out[16] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[16] ; N/A     ;
; LPF_FIR_2:inst41|filter_out[16] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[16] ; N/A     ;
; LPF_FIR_2:inst41|filter_out[17] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[17] ; N/A     ;
; LPF_FIR_2:inst41|filter_out[17] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[17] ; N/A     ;
; LPF_FIR_2:inst41|filter_out[18] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[18] ; N/A     ;
; LPF_FIR_2:inst41|filter_out[18] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[18] ; N/A     ;
; LPF_FIR_2:inst41|filter_out[19] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[19] ; N/A     ;
; LPF_FIR_2:inst41|filter_out[19] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[19] ; N/A     ;
; LPF_FIR_2:inst41|filter_out[1]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[1]  ; N/A     ;
; LPF_FIR_2:inst41|filter_out[1]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[1]  ; N/A     ;
; LPF_FIR_2:inst41|filter_out[20] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[20] ; N/A     ;
; LPF_FIR_2:inst41|filter_out[20] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[20] ; N/A     ;
; LPF_FIR_2:inst41|filter_out[21] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[21] ; N/A     ;
; LPF_FIR_2:inst41|filter_out[21] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[21] ; N/A     ;
; LPF_FIR_2:inst41|filter_out[22] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[22] ; N/A     ;
; LPF_FIR_2:inst41|filter_out[22] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[22] ; N/A     ;
; LPF_FIR_2:inst41|filter_out[23] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[23] ; N/A     ;
; LPF_FIR_2:inst41|filter_out[23] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[23] ; N/A     ;
; LPF_FIR_2:inst41|filter_out[24] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[24] ; N/A     ;
; LPF_FIR_2:inst41|filter_out[24] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[24] ; N/A     ;
; LPF_FIR_2:inst41|filter_out[25] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[25] ; N/A     ;
; LPF_FIR_2:inst41|filter_out[25] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[25] ; N/A     ;
; LPF_FIR_2:inst41|filter_out[26] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[26] ; N/A     ;
; LPF_FIR_2:inst41|filter_out[26] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[26] ; N/A     ;
; LPF_FIR_2:inst41|filter_out[27] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[27] ; N/A     ;
; LPF_FIR_2:inst41|filter_out[27] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[27] ; N/A     ;
; LPF_FIR_2:inst41|filter_out[28] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[28] ; N/A     ;
; LPF_FIR_2:inst41|filter_out[28] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[28] ; N/A     ;
; LPF_FIR_2:inst41|filter_out[29] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[29] ; N/A     ;
; LPF_FIR_2:inst41|filter_out[29] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[29] ; N/A     ;
; LPF_FIR_2:inst41|filter_out[2]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[2]  ; N/A     ;
; LPF_FIR_2:inst41|filter_out[2]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[2]  ; N/A     ;
; LPF_FIR_2:inst41|filter_out[30] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[30] ; N/A     ;
; LPF_FIR_2:inst41|filter_out[30] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[30] ; N/A     ;
; LPF_FIR_2:inst41|filter_out[31] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[31] ; N/A     ;
; LPF_FIR_2:inst41|filter_out[31] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[31] ; N/A     ;
; LPF_FIR_2:inst41|filter_out[32] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[32] ; N/A     ;
; LPF_FIR_2:inst41|filter_out[32] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[32] ; N/A     ;
; LPF_FIR_2:inst41|filter_out[33] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[33] ; N/A     ;
; LPF_FIR_2:inst41|filter_out[33] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[33] ; N/A     ;
; LPF_FIR_2:inst41|filter_out[34] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[34] ; N/A     ;
; LPF_FIR_2:inst41|filter_out[34] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[34] ; N/A     ;
; LPF_FIR_2:inst41|filter_out[35] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[35] ; N/A     ;
; LPF_FIR_2:inst41|filter_out[35] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[35] ; N/A     ;
; LPF_FIR_2:inst41|filter_out[3]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[3]  ; N/A     ;
; LPF_FIR_2:inst41|filter_out[3]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[3]  ; N/A     ;
; LPF_FIR_2:inst41|filter_out[4]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[4]  ; N/A     ;
; LPF_FIR_2:inst41|filter_out[4]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[4]  ; N/A     ;
; LPF_FIR_2:inst41|filter_out[5]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[5]  ; N/A     ;
; LPF_FIR_2:inst41|filter_out[5]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[5]  ; N/A     ;
; LPF_FIR_2:inst41|filter_out[6]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[6]  ; N/A     ;
; LPF_FIR_2:inst41|filter_out[6]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[6]  ; N/A     ;
; LPF_FIR_2:inst41|filter_out[7]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[7]  ; N/A     ;
; LPF_FIR_2:inst41|filter_out[7]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[7]  ; N/A     ;
; LPF_FIR_2:inst41|filter_out[8]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[8]  ; N/A     ;
; LPF_FIR_2:inst41|filter_out[8]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[8]  ; N/A     ;
; LPF_FIR_2:inst41|filter_out[9]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[9]  ; N/A     ;
; LPF_FIR_2:inst41|filter_out[9]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst41|output_register[9]  ; N/A     ;
; TESTCIC2:inst33|filter_out[0]   ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[0]   ; N/A     ;
; TESTCIC2:inst33|filter_out[0]   ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[0]   ; N/A     ;
; TESTCIC2:inst33|filter_out[10]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[10]  ; N/A     ;
; TESTCIC2:inst33|filter_out[10]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[10]  ; N/A     ;
; TESTCIC2:inst33|filter_out[11]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[11]  ; N/A     ;
; TESTCIC2:inst33|filter_out[11]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[11]  ; N/A     ;
; TESTCIC2:inst33|filter_out[12]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[12]  ; N/A     ;
; TESTCIC2:inst33|filter_out[12]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[12]  ; N/A     ;
; TESTCIC2:inst33|filter_out[13]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[13]  ; N/A     ;
; TESTCIC2:inst33|filter_out[13]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[13]  ; N/A     ;
; TESTCIC2:inst33|filter_out[14]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[14]  ; N/A     ;
; TESTCIC2:inst33|filter_out[14]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[14]  ; N/A     ;
; TESTCIC2:inst33|filter_out[15]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[15]  ; N/A     ;
; TESTCIC2:inst33|filter_out[15]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[15]  ; N/A     ;
; TESTCIC2:inst33|filter_out[16]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[16]  ; N/A     ;
; TESTCIC2:inst33|filter_out[16]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[16]  ; N/A     ;
; TESTCIC2:inst33|filter_out[17]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[17]  ; N/A     ;
; TESTCIC2:inst33|filter_out[17]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[17]  ; N/A     ;
; TESTCIC2:inst33|filter_out[18]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[18]  ; N/A     ;
; TESTCIC2:inst33|filter_out[18]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[18]  ; N/A     ;
; TESTCIC2:inst33|filter_out[19]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[19]  ; N/A     ;
; TESTCIC2:inst33|filter_out[19]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[19]  ; N/A     ;
; TESTCIC2:inst33|filter_out[1]   ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[1]   ; N/A     ;
; TESTCIC2:inst33|filter_out[1]   ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[1]   ; N/A     ;
; TESTCIC2:inst33|filter_out[20]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[20]  ; N/A     ;
; TESTCIC2:inst33|filter_out[20]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[20]  ; N/A     ;
; TESTCIC2:inst33|filter_out[21]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[21]  ; N/A     ;
; TESTCIC2:inst33|filter_out[21]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[21]  ; N/A     ;
; TESTCIC2:inst33|filter_out[22]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[22]  ; N/A     ;
; TESTCIC2:inst33|filter_out[22]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[22]  ; N/A     ;
; TESTCIC2:inst33|filter_out[23]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[23]  ; N/A     ;
; TESTCIC2:inst33|filter_out[23]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[23]  ; N/A     ;
; TESTCIC2:inst33|filter_out[24]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[24]  ; N/A     ;
; TESTCIC2:inst33|filter_out[24]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[24]  ; N/A     ;
; TESTCIC2:inst33|filter_out[25]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[25]  ; N/A     ;
; TESTCIC2:inst33|filter_out[25]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[25]  ; N/A     ;
; TESTCIC2:inst33|filter_out[26]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[26]  ; N/A     ;
; TESTCIC2:inst33|filter_out[26]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[26]  ; N/A     ;
; TESTCIC2:inst33|filter_out[27]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[27]  ; N/A     ;
; TESTCIC2:inst33|filter_out[27]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[27]  ; N/A     ;
; TESTCIC2:inst33|filter_out[28]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[28]  ; N/A     ;
; TESTCIC2:inst33|filter_out[28]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[28]  ; N/A     ;
; TESTCIC2:inst33|filter_out[29]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[29]  ; N/A     ;
; TESTCIC2:inst33|filter_out[29]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[29]  ; N/A     ;
; TESTCIC2:inst33|filter_out[2]   ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[2]   ; N/A     ;
; TESTCIC2:inst33|filter_out[2]   ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[2]   ; N/A     ;
; TESTCIC2:inst33|filter_out[30]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[30]  ; N/A     ;
; TESTCIC2:inst33|filter_out[30]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[30]  ; N/A     ;
; TESTCIC2:inst33|filter_out[31]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[31]  ; N/A     ;
; TESTCIC2:inst33|filter_out[31]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[31]  ; N/A     ;
; TESTCIC2:inst33|filter_out[32]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[32]  ; N/A     ;
; TESTCIC2:inst33|filter_out[32]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[32]  ; N/A     ;
; TESTCIC2:inst33|filter_out[3]   ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[3]   ; N/A     ;
; TESTCIC2:inst33|filter_out[3]   ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[3]   ; N/A     ;
; TESTCIC2:inst33|filter_out[4]   ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[4]   ; N/A     ;
; TESTCIC2:inst33|filter_out[4]   ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[4]   ; N/A     ;
; TESTCIC2:inst33|filter_out[5]   ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[5]   ; N/A     ;
; TESTCIC2:inst33|filter_out[5]   ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[5]   ; N/A     ;
; TESTCIC2:inst33|filter_out[6]   ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[6]   ; N/A     ;
; TESTCIC2:inst33|filter_out[6]   ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[6]   ; N/A     ;
; TESTCIC2:inst33|filter_out[7]   ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[7]   ; N/A     ;
; TESTCIC2:inst33|filter_out[7]   ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[7]   ; N/A     ;
; TESTCIC2:inst33|filter_out[8]   ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[8]   ; N/A     ;
; TESTCIC2:inst33|filter_out[8]   ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[8]   ; N/A     ;
; TESTCIC2:inst33|filter_out[9]   ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[9]   ; N/A     ;
; TESTCIC2:inst33|filter_out[9]   ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[9]   ; N/A     ;
; Integral|gnd                    ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~GND          ; N/A     ;
; Integral|gnd                    ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~GND          ; N/A     ;
; Integral|gnd                    ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~GND          ; N/A     ;
; Integral|gnd                    ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~GND          ; N/A     ;
; Integral|gnd                    ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~GND          ; N/A     ;
; Integral|gnd                    ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~GND          ; N/A     ;
; Integral|gnd                    ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~GND          ; N/A     ;
; Integral|gnd                    ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~GND          ; N/A     ;
; Integral|gnd                    ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~GND          ; N/A     ;
; Integral|gnd                    ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~GND          ; N/A     ;
; Integral|gnd                    ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~GND          ; N/A     ;
; Integral|gnd                    ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~GND          ; N/A     ;
; Integral|gnd                    ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~GND          ; N/A     ;
; Integral|gnd                    ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~GND          ; N/A     ;
; Integral|gnd                    ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~GND          ; N/A     ;
; Integral|gnd                    ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~GND          ; N/A     ;
; Integral|gnd                    ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~GND          ; N/A     ;
; Integral|gnd                    ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~GND          ; N/A     ;
; Integral|gnd                    ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~GND          ; N/A     ;
; Integral|gnd                    ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~GND          ; N/A     ;
; Integral|gnd                    ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~GND          ; N/A     ;
; Integral|gnd                    ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~GND          ; N/A     ;
; Integral|vcc                    ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~VCC          ; N/A     ;
; Integral|vcc                    ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~VCC          ; N/A     ;
; Integral|vcc                    ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~VCC          ; N/A     ;
; Integral|vcc                    ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~VCC          ; N/A     ;
; Integral|vcc                    ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~VCC          ; N/A     ;
; Integral|vcc                    ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~VCC          ; N/A     ;
; Integral|vcc                    ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~VCC          ; N/A     ;
; Integral|vcc                    ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~VCC          ; N/A     ;
; Integral|vcc                    ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~VCC          ; N/A     ;
; Integral|vcc                    ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~VCC          ; N/A     ;
+---------------------------------+---------------+-----------+------------------------+-------------------+--------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Processing started: Wed Nov 16 11:21:40 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FM -c FM
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file filters/hpf_fir_2.vhd
    Info (12022): Found design unit 1: HPF_FIR_2-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/HPF_FIR_2.vhd Line: 72
    Info (12023): Found entity 1: HPF_FIR_2 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/HPF_FIR_2.vhd Line: 58
Info (12021): Found 2 design units, including 1 entities, in source file fifo_decimation_4/synthesis/fifo_decimation_4.vhd
    Info (12022): Found design unit 1: fifo_decimation_4-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/fifo_decimation_4.vhd Line: 24
    Info (12023): Found entity 1: fifo_decimation_4 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/fifo_decimation_4.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file fifo_decimation_4/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fifo_decimation_4/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 3 design units, including 3 entities, in source file fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v
    Info (12023): Found entity 1: fifo_decimation_4_fifo_decimation_4_dual_clock_fifo File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v Line: 21
    Info (12023): Found entity 2: fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v Line: 93
    Info (12023): Found entity 3: fifo_decimation_4_fifo_decimation_4 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v Line: 153
Info (12021): Found 2 design units, including 1 entities, in source file decimation.vhd
    Info (12022): Found design unit 1: Decimation-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Decimation.vhd Line: 16
    Info (12023): Found entity 1: Decimation File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Decimation.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file filters/lpf_fir_2_update.vhd
    Info (12022): Found design unit 1: LPF_FIR_2_Update-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/LPF_FIR_2_Update.vhd Line: 72
    Info (12023): Found entity 1: LPF_FIR_2_Update File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/LPF_FIR_2_Update.vhd Line: 58
Info (12021): Found 2 design units, including 1 entities, in source file avg_inc.vhd
    Info (12022): Found design unit 1: avg_inc-bhv File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/avg_inc.vhd Line: 12
    Info (12023): Found entity 1: avg_inc File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/avg_inc.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file pow_selector.vhd
    Info (12022): Found design unit 1: pow_selector-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/pow_selector.vhd Line: 21
    Info (12023): Found entity 1: pow_selector File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/pow_selector.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file fm_fft/synthesis/fm_fft.vhd
    Info (12022): Found design unit 1: FM_FFT-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd Line: 28
    Info (12023): Found entity 1: FM_FFT File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file fm_fft/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fm_fft/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 2 design units, including 0 entities, in source file fm_fft/synthesis/submodules/auk_dspip_text_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_text_pkg (fm_fft) File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_text_pkg.vhd Line: 60
    Info (12022): Found design unit 2: auk_dspip_text_pkg-body File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_text_pkg.vhd Line: 76
Info (12021): Found 2 design units, including 0 entities, in source file fm_fft/synthesis/submodules/auk_dspip_math_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg (fm_fft) File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_math_pkg.vhd Line: 51
    Info (12022): Found design unit 2: auk_dspip_math_pkg-body File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_math_pkg.vhd Line: 128
Info (12021): Found 1 design units, including 0 entities, in source file fm_fft/synthesis/submodules/auk_dspip_lib_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg (fm_fft) File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_lib_pkg.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_block_sink-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd Line: 59
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_block_sink File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_block_source-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd Line: 47
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_block_source File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_roundsat.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat-beh File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_roundsat.vhd Line: 61
    Info (12023): Found entity 1: auk_dspip_roundsat File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_roundsat.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/apn_fft_mult_can.vhd
    Info (12022): Found design unit 1: apn_fft_mult_can-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/apn_fft_mult_can.vhd Line: 39
    Info (12023): Found entity 1: apn_fft_mult_can File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/apn_fft_mult_can.vhd Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file fm_fft/synthesis/submodules/apn_fft_mult_cpx_1825.v
    Info (12023): Found entity 1: apn_fft_mult_cpx_1825 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/apn_fft_mult_cpx_1825.v Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/apn_fft_mult_cpx.vhd
    Info (12022): Found design unit 1: apn_fft_mult_cpx-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/apn_fft_mult_cpx.vhd Line: 39
    Info (12023): Found entity 1: apn_fft_mult_cpx File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/apn_fft_mult_cpx.vhd Line: 21
Info (12021): Found 1 design units, including 0 entities, in source file fm_fft/synthesis/submodules/hyper_opt_off_pkg.vhd
    Info (12022): Found design unit 1: hyper_opt_pkg (fm_fft) File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/hyper_opt_OFF_pkg.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/altera_fft_dual_port_ram.vhd
    Info (12022): Found design unit 1: altera_fft_dual_port_ram-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 58
    Info (12023): Found entity 1: altera_fft_dual_port_ram File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/altera_fft_dual_port_rom.vhd
    Info (12022): Found design unit 1: altera_fft_dual_port_rom-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd Line: 43
    Info (12023): Found entity 1: altera_fft_dual_port_rom File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd Line: 23
Info (12021): Found 6 design units, including 3 entities, in source file fm_fft/synthesis/submodules/altera_fft_mult_add.vhd
    Info (12022): Found design unit 1: altera_fft_mult_add-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 42
    Info (12022): Found design unit 2: altera_fft_mult_add_new-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 158
    Info (12022): Found design unit 3: altera_fft_mult_add_old-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 414
    Info (12023): Found entity 1: altera_fft_mult_add File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 23
    Info (12023): Found entity 2: altera_fft_mult_add_new File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 139
    Info (12023): Found entity 3: altera_fft_mult_add_old File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 395
Info (12021): Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/altera_fft_single_port_rom.vhd
    Info (12022): Found design unit 1: altera_fft_single_port_rom-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 40
    Info (12023): Found entity 1: altera_fft_single_port_rom File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 23
Info (12021): Found 2 design units, including 0 entities, in source file fm_fft/synthesis/submodules/auk_fft_pkg.vhd
    Info (12022): Found design unit 1: auk_fft_pkg (fm_fft) File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_fft_pkg.vhd Line: 18
    Info (12022): Found design unit 2: auk_fft_pkg-body File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_fft_pkg.vhd Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file fm_fft/synthesis/submodules/hyper_pipeline_interface.v
    Info (12023): Found entity 1: hyper_pipeline_interface File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/hyper_pipeline_interface.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file fm_fft/synthesis/submodules/counter_module.sv
    Info (12023): Found entity 1: counter_module File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/counter_module.sv Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_lib_pkg (fm_fft) File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd
    Info (12022): Found design unit 1: auk_dspip_bit_reverse_addr_control-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd Line: 79
    Info (12023): Found entity 1: auk_dspip_bit_reverse_addr_control File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd Line: 62
Info (12021): Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd
    Info (12022): Found design unit 1: auk_dspip_bit_reverse_core-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_bit_reverse_core.vhd Line: 111
    Info (12023): Found entity 1: auk_dspip_bit_reverse_core File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_bit_reverse_core.vhd Line: 89
Info (12021): Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd
    Info (12022): Found design unit 1: auk_dspip_bit_reverse_reverse_carry_adder-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd Line: 89
    Info (12023): Found entity 1: auk_dspip_bit_reverse_reverse_carry_adder File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd Line: 77
Info (12021): Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_adder_fp-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd Line: 74
    Info (12023): Found entity 1: auk_dspip_r22sdf_adder_fp File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd Line: 55
Info (12021): Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_addsub-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 84
    Info (12023): Found entity 1: auk_dspip_r22sdf_addsub File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 63
Info (12021): Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_bfi-rtl2 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 149
    Info (12023): Found entity 1: auk_dspip_r22sdf_bfi File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 97
Info (12021): Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_bfii-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 120
    Info (12023): Found entity 1: auk_dspip_r22sdf_bfii File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 69
Info (12021): Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_bf_control-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd Line: 106
    Info (12023): Found entity 1: auk_dspip_r22sdf_bf_control File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd Line: 77
Info (12021): Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_cma-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 145
    Info (12023): Found entity 1: auk_dspip_r22sdf_cma File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 100
Info (12021): Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_cma_adder_fp-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd Line: 90
    Info (12023): Found entity 1: auk_dspip_r22sdf_cma_adder_fp File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd Line: 66
Info (12021): Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_cma_bfi_fp-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd Line: 128
    Info (12023): Found entity 1: auk_dspip_r22sdf_cma_bfi_fp File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd Line: 72
Info (12021): Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_cma_fp-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd Line: 64
    Info (12023): Found entity 1: auk_dspip_r22sdf_cma_fp File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_core-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 160
    Info (12023): Found entity 1: auk_dspip_r22sdf_core File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 116
Info (12021): Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_counter-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_counter.vhd Line: 105
    Info (12023): Found entity 1: auk_dspip_r22sdf_counter File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_counter.vhd Line: 80
Info (12021): Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_delay-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 92
    Info (12023): Found entity 1: auk_dspip_r22sdf_delay File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 71
Info (12021): Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_enable_control-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd Line: 90
    Info (12023): Found entity 1: auk_dspip_r22sdf_enable_control File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd Line: 65
Info (12021): Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_stage-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 182
    Info (12023): Found entity 1: auk_dspip_r22sdf_stage File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 131
Info (12021): Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_stg_out_pipe-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd Line: 97
    Info (12023): Found entity 1: auk_dspip_r22sdf_stg_out_pipe File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd Line: 62
Info (12021): Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_stg_pipe-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd Line: 103
    Info (12023): Found entity 1: auk_dspip_r22sdf_stg_pipe File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd Line: 59
Info (12021): Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_top-str File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd Line: 174
    Info (12023): Found entity 1: auk_dspip_r22sdf_top File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd Line: 130
Info (12021): Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_twrom-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 99
    Info (12023): Found entity 1: auk_dspip_r22sdf_twrom File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file fm_fft/synthesis/submodules/fm_fft_fm_fft.sv
    Info (12023): Found entity 1: FM_FFT_FM_FFT File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file window_mult.vhd
    Info (12022): Found design unit 1: window_mult-multiplication File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/window_mult.vhd Line: 13
    Info (12023): Found entity 1: window_mult File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/window_mult.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file lpf_fir_2_clk.vhd
    Info (12022): Found design unit 1: LPF_FIR_2_CLK-bhv File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/LPF_FIR_2_CLK.vhd Line: 10
    Info (12023): Found entity 1: LPF_FIR_2_CLK File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/LPF_FIR_2_CLK.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file filters/lpf_fir_2.vhd
    Info (12022): Found design unit 1: LPF_FIR_2-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/LPF_FIR_2.vhd Line: 75
    Info (12023): Found entity 1: LPF_FIR_2 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/LPF_FIR_2.vhd Line: 61
Info (12021): Found 2 design units, including 1 entities, in source file filters/testcic2.vhd
    Info (12022): Found design unit 1: TESTCIC2-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/TESTCIC2.vhd Line: 72
    Info (12023): Found entity 1: TESTCIC2 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/TESTCIC2.vhd Line: 57
Info (12021): Found 2 design units, including 1 entities, in source file filters/test_1_cic2.vhd
    Info (12022): Found design unit 1: TEST_1_CIC2-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/TEST_1_CIC2.vhd Line: 73
    Info (12023): Found entity 1: TEST_1_CIC2 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/TEST_1_CIC2.vhd Line: 58
Info (12021): Found 2 design units, including 1 entities, in source file integral.vhd
    Info (12022): Found design unit 1: Integral-bhv File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Integral.vhd Line: 19
    Info (12023): Found entity 1: Integral File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Integral.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file filters/cic1.vhd
    Info (12022): Found design unit 1: CIC1-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/CIC1.vhd Line: 74
    Info (12023): Found entity 1: CIC1 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/CIC1.vhd Line: 59
Info (12021): Found 2 design units, including 1 entities, in source file filters/lpf_v2.vhd
    Info (12022): Found design unit 1: LPF_V2-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/LPF_V2.vhd Line: 72
    Info (12023): Found entity 1: LPF_V2 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/LPF_V2.vhd Line: 58
Info (12021): Found 2 design units, including 1 entities, in source file filters/cic_fifo2.vhd
    Info (12022): Found design unit 1: CIC_FIFO2-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/CIC_FIFO2.vhd Line: 55
    Info (12023): Found entity 1: CIC_FIFO2 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/CIC_FIFO2.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file filters/cic_fifo.vhd
    Info (12022): Found design unit 1: CIC_FIFO-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/CIC_FIFO.vhd Line: 74
    Info (12023): Found entity 1: CIC_FIFO File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/CIC_FIFO.vhd Line: 59
Info (12021): Found 2 design units, including 1 entities, in source file freq_check.vhd
    Info (12022): Found design unit 1: Freq_Check-bhv File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Freq_Check.vhd Line: 16
    Info (12023): Found entity 1: Freq_Check File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Freq_Check.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file reverse_bit.vhd
    Info (12022): Found design unit 1: reverse_bit-indexmaker File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/reverse_bit.vhd Line: 14
    Info (12023): Found entity 1: reverse_bit File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/reverse_bit.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file pow.vhd
    Info (12022): Found design unit 1: pow-pow_mul File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/pow.vhd Line: 16
    Info (12023): Found entity 1: pow File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/pow.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/fft.vhd
    Info (12022): Found design unit 1: FFT-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/FFT.vhd Line: 28
    Info (12023): Found entity 1: FFT File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/FFT.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_text_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_text_pkg (fft) File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_text_pkg.vhd Line: 60
    Info (12022): Found design unit 2: auk_dspip_text_pkg-body File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_text_pkg.vhd Line: 76
Info (12021): Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_math_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg (fft) File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_math_pkg.vhd Line: 51
    Info (12022): Found design unit 2: auk_dspip_math_pkg-body File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_math_pkg.vhd Line: 128
Info (12021): Found 1 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_lib_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg (fft) File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_lib_pkg.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_block_sink-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd Line: 59
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_block_sink File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_block_source-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd Line: 47
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_block_source File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_roundsat.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat-beh File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_roundsat.vhd Line: 61
    Info (12023): Found entity 1: auk_dspip_roundsat File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_roundsat.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_can.vhd
    Info (12022): Found design unit 1: apn_fft_mult_can-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/apn_fft_mult_can.vhd Line: 39
    Info (12023): Found entity 1: apn_fft_mult_can File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/apn_fft_mult_can.vhd Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_cpx_1825.v
    Info (12023): Found entity 1: apn_fft_mult_cpx_1825 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/apn_fft_mult_cpx_1825.v Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_cpx.vhd
    Info (12022): Found design unit 1: apn_fft_mult_cpx-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/apn_fft_mult_cpx.vhd Line: 39
    Info (12023): Found entity 1: apn_fft_mult_cpx File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/apn_fft_mult_cpx.vhd Line: 21
Info (12021): Found 1 design units, including 0 entities, in source file fft/synthesis/submodules/hyper_opt_off_pkg.vhd
    Info (12022): Found design unit 1: hyper_opt_pkg (fft) File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/hyper_opt_OFF_pkg.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_dual_port_ram.vhd
    Info (12022): Found design unit 1: altera_fft_dual_port_ram-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 58
    Info (12023): Found entity 1: altera_fft_dual_port_ram File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_dual_port_rom.vhd
    Info (12022): Found design unit 1: altera_fft_dual_port_rom-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd Line: 43
    Info (12023): Found entity 1: altera_fft_dual_port_rom File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd Line: 23
Info (12021): Found 6 design units, including 3 entities, in source file fft/synthesis/submodules/altera_fft_mult_add.vhd
    Info (12022): Found design unit 1: altera_fft_mult_add-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 42
    Info (12022): Found design unit 2: altera_fft_mult_add_new-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 158
    Info (12022): Found design unit 3: altera_fft_mult_add_old-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 414
    Info (12023): Found entity 1: altera_fft_mult_add File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 23
    Info (12023): Found entity 2: altera_fft_mult_add_new File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 139
    Info (12023): Found entity 3: altera_fft_mult_add_old File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 395
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_single_port_rom.vhd
    Info (12022): Found design unit 1: altera_fft_single_port_rom-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 40
    Info (12023): Found entity 1: altera_fft_single_port_rom File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 23
Info (12021): Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_fft_pkg.vhd
    Info (12022): Found design unit 1: auk_fft_pkg (fft) File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_fft_pkg.vhd Line: 18
    Info (12022): Found design unit 2: auk_fft_pkg-body File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_fft_pkg.vhd Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/hyper_pipeline_interface.v
    Info (12023): Found entity 1: hyper_pipeline_interface File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/hyper_pipeline_interface.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/counter_module.sv
    Info (12023): Found entity 1: counter_module File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/counter_module.sv Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_lib_pkg (fft) File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd
    Info (12022): Found design unit 1: auk_dspip_bit_reverse_addr_control-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd Line: 79
    Info (12023): Found entity 1: auk_dspip_bit_reverse_addr_control File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd Line: 62
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd
    Info (12022): Found design unit 1: auk_dspip_bit_reverse_core-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_bit_reverse_core.vhd Line: 111
    Info (12023): Found entity 1: auk_dspip_bit_reverse_core File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_bit_reverse_core.vhd Line: 89
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd
    Info (12022): Found design unit 1: auk_dspip_bit_reverse_reverse_carry_adder-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd Line: 89
    Info (12023): Found entity 1: auk_dspip_bit_reverse_reverse_carry_adder File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd Line: 77
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_adder_fp-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd Line: 74
    Info (12023): Found entity 1: auk_dspip_r22sdf_adder_fp File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd Line: 55
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_addsub-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 84
    Info (12023): Found entity 1: auk_dspip_r22sdf_addsub File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 63
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_bfi-rtl2 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 149
    Info (12023): Found entity 1: auk_dspip_r22sdf_bfi File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 97
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_bfii-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 120
    Info (12023): Found entity 1: auk_dspip_r22sdf_bfii File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 69
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_bf_control-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd Line: 106
    Info (12023): Found entity 1: auk_dspip_r22sdf_bf_control File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd Line: 77
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_cma-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 145
    Info (12023): Found entity 1: auk_dspip_r22sdf_cma File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 100
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_cma_adder_fp-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd Line: 90
    Info (12023): Found entity 1: auk_dspip_r22sdf_cma_adder_fp File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd Line: 66
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_cma_bfi_fp-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd Line: 128
    Info (12023): Found entity 1: auk_dspip_r22sdf_cma_bfi_fp File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd Line: 72
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_cma_fp-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd Line: 64
    Info (12023): Found entity 1: auk_dspip_r22sdf_cma_fp File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_core-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 160
    Info (12023): Found entity 1: auk_dspip_r22sdf_core File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 116
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_counter-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_counter.vhd Line: 105
    Info (12023): Found entity 1: auk_dspip_r22sdf_counter File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_counter.vhd Line: 80
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_delay-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 92
    Info (12023): Found entity 1: auk_dspip_r22sdf_delay File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 71
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_enable_control-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd Line: 90
    Info (12023): Found entity 1: auk_dspip_r22sdf_enable_control File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd Line: 65
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_stage-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 182
    Info (12023): Found entity 1: auk_dspip_r22sdf_stage File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 131
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_stg_out_pipe-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd Line: 97
    Info (12023): Found entity 1: auk_dspip_r22sdf_stg_out_pipe File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd Line: 62
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_stg_pipe-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd Line: 103
    Info (12023): Found entity 1: auk_dspip_r22sdf_stg_pipe File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd Line: 59
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_top-str File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd Line: 174
    Info (12023): Found entity 1: auk_dspip_r22sdf_top File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd Line: 130
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_twrom-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 99
    Info (12023): Found entity 1: auk_dspip_r22sdf_twrom File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/fft_fft_comp.sv
    Info (12023): Found entity 1: FFT_FFT_Comp File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/FFT_FFT_Comp.sv Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file fft_clk.vhd
    Info (12022): Found design unit 1: FFT_clk-bhv File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_clk.vhd Line: 10
    Info (12023): Found entity 1: FFT_clk File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_clk.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file fft_adapter.vhd
    Info (12022): Found design unit 1: FFT_Adapter-fft_time File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_Adapter.vhd Line: 21
    Info (12023): Found entity 1: FFT_Adapter File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_Adapter.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file filters/iq_filter.vhd
    Info (12022): Found design unit 1: IQ_Filter-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/IQ_Filter.vhd Line: 73
    Info (12023): Found entity 1: IQ_Filter File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/IQ_Filter.vhd Line: 58
Info (12021): Found 2 design units, including 1 entities, in source file filters/cic2.vhd
    Info (12022): Found design unit 1: CIC2-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/cic2.vhd Line: 74
    Info (12023): Found entity 1: CIC2 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/cic2.vhd Line: 59
Info (12021): Found 2 design units, including 1 entities, in source file cic_clk.vhd
    Info (12022): Found design unit 1: cic_clk-bhv File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cic_clk.vhd Line: 10
    Info (12023): Found entity 1: cic_clk File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cic_clk.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file fifo_decimation_3/synthesis/fifo_decimation_3.vhd
    Info (12022): Found design unit 1: fifo_decimation_3-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd Line: 24
    Info (12023): Found entity 1: fifo_decimation_3 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file fifo_decimation_3/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fifo_decimation_3/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 3 design units, including 3 entities, in source file fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v
    Info (12023): Found entity 1: fifo_decimation_3_fifo_decimation_3_dual_clock_fifo File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v Line: 21
    Info (12023): Found entity 2: fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v Line: 93
    Info (12023): Found entity 3: fifo_decimation_3_fifo_decimation_3 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v Line: 153
Info (12021): Found 2 design units, including 1 entities, in source file filters/hciccomp2.vhd
    Info (12022): Found design unit 1: Hciccomp2-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/Hciccomp2.vhd Line: 73
    Info (12023): Found entity 1: Hciccomp2 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/Hciccomp2.vhd Line: 58
Info (12021): Found 2 design units, including 1 entities, in source file filters/hciccomp_v1.vhd
    Info (12022): Found design unit 1: Hciccomp_v1-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/Hciccomp_v1.vhd Line: 76
    Info (12023): Found entity 1: Hciccomp_v1 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/Hciccomp_v1.vhd Line: 61
Info (12021): Found 2 design units, including 1 entities, in source file clock_divider_10.vhd
    Info (12022): Found design unit 1: Clock_Divider_10-bhv File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Clock_Divider_10.vhd Line: 10
    Info (12023): Found entity 1: Clock_Divider_10 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Clock_Divider_10.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file nco_test/synthesis/nco_test.vhd
    Info (12022): Found design unit 1: NCO_TEST-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/NCO_TEST.vhd Line: 20
    Info (12023): Found entity 1: NCO_TEST File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/NCO_TEST.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_nco_aprid_dxx.v
    Info (12023): Found entity 1: asj_nco_aprid_dxx File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/asj_nco_aprid_dxx.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_nco_mob_rw.v
    Info (12023): Found entity 1: asj_nco_mob_rw File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/asj_nco_mob_rw.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_nco_isdr.v
    Info (12023): Found entity 1: asj_nco_isdr File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/asj_nco_isdr.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_dxx_g.v
    Info (12023): Found entity 1: asj_dxx_g File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/asj_dxx_g.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_dxx.v
    Info (12023): Found entity 1: asj_dxx File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/asj_dxx.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_gal.v
    Info (12023): Found entity 1: asj_gal File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/asj_gal.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_nco_as_m_cen.v
    Info (12023): Found entity 1: asj_nco_as_m_cen File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/asj_nco_as_m_cen.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_altqmcpipe.v
    Info (12023): Found entity 1: asj_altqmcpipe File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/asj_altqmcpipe.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/nco_test_nco_iq.v
    Info (12023): Found entity 1: NCO_TEST_nco_iq File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/NCO_TEST_nco_iq.v Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file data_adder.vhd
    Info (12022): Found design unit 1: data_adder-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/data_adder.vhd Line: 17
    Info (12023): Found entity 1: data_adder File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/data_adder.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file nco_150/synthesis/nco_150.vhd
    Info (12022): Found design unit 1: NCO_150-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/NCO_150.vhd Line: 20
    Info (12023): Found entity 1: NCO_150 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/NCO_150.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/asj_nco_aprid_dxx.v
    Info (12023): Found entity 1: asj_nco_aprid_dxx File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_nco_aprid_dxx.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/asj_nco_mob_rw.v
    Info (12023): Found entity 1: asj_nco_mob_rw File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_nco_mob_rw.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/asj_nco_isdr.v
    Info (12023): Found entity 1: asj_nco_isdr File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_nco_isdr.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/asj_dxx_g.v
    Info (12023): Found entity 1: asj_dxx_g File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_dxx_g.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/asj_dxx.v
    Info (12023): Found entity 1: asj_dxx File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_dxx.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/asj_gal.v
    Info (12023): Found entity 1: asj_gal File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_gal.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/asj_nco_as_m_cen.v
    Info (12023): Found entity 1: asj_nco_as_m_cen File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_nco_as_m_cen.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/asj_altqmcpipe.v
    Info (12023): Found entity 1: asj_altqmcpipe File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_altqmcpipe.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/nco_150_nco_150.v
    Info (12023): Found entity 1: NCO_150_NCO_150 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/NCO_150_NCO_150.v Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file phase_frequency_v2.vhd
    Info (12022): Found design unit 1: Phase_Frequency_v2-Converter File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Phase_Frequency_v2.vhd Line: 19
    Info (12023): Found entity 1: Phase_Frequency_v2 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Phase_Frequency_v2.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file filters/data_filter.vhd
    Info (12022): Found design unit 1: Data_Filter-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/Data_Filter.vhd Line: 72
    Info (12023): Found entity 1: Data_Filter File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/Data_Filter.vhd Line: 58
Info (12021): Found 2 design units, including 1 entities, in source file fifo_decimation_2/synthesis/fifo_decimation_2.vhd
    Info (12022): Found design unit 1: fifo_decimation_2-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd Line: 24
    Info (12023): Found entity 1: fifo_decimation_2 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file fifo_decimation_2/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fifo_decimation_2/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 3 design units, including 3 entities, in source file fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v
    Info (12023): Found entity 1: fifo_decimation_2_fifo_decimation_2_dual_clock_fifo File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v Line: 21
    Info (12023): Found entity 2: fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v Line: 93
    Info (12023): Found entity 3: fifo_decimation_2_fifo_decimation_2 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v Line: 153
Info (12021): Found 2 design units, including 1 entities, in source file clock_divider.vhd
    Info (12022): Found design unit 1: Clock_Divider-bhv File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Clock_Divider.vhd Line: 10
    Info (12023): Found entity 1: Clock_Divider File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Clock_Divider.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file cordic_v3.vhd
    Info (12022): Found design unit 1: cordic_v3-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic_v3.vhd Line: 18
    Info (12023): Found entity 1: cordic_v3 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic_v3.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file fifo_decimation/synthesis/fifo_decimation.vhd
    Info (12022): Found design unit 1: fifo_decimation-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd Line: 24
    Info (12023): Found entity 1: fifo_decimation File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file fifo_decimation/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fifo_decimation/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 3 design units, including 3 entities, in source file fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v
    Info (12023): Found entity 1: fifo_decimation_fifo_decimation_dual_clock_fifo File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v Line: 21
    Info (12023): Found entity 2: fifo_decimation_fifo_decimation_dcfifo_with_controls File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v Line: 93
    Info (12023): Found entity 3: fifo_decimation_fifo_decimation File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v Line: 153
Info (12021): Found 2 design units, including 1 entities, in source file pll/synthesis/pll.vhd
    Info (12022): Found design unit 1: PLL-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/PLL/synthesis/PLL.vhd Line: 18
    Info (12023): Found entity 1: PLL File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/PLL/synthesis/PLL.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file pll/synthesis/submodules/pll_pll_0.v
    Info (12023): Found entity 1: PLL_pll_0 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/PLL/synthesis/submodules/PLL_pll_0.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file filters/lowpassfilter_fir.vhd
    Info (12022): Found design unit 1: LowPassFilter_FIR-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/LowPassFilter_FIR.vhd Line: 75
    Info (12023): Found entity 1: LowPassFilter_FIR File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/LowPassFilter_FIR.vhd Line: 61
Info (12021): Found 2 design units, including 1 entities, in source file nco_iq/synthesis/nco_iq.vhd
    Info (12022): Found design unit 1: NCO_IQ-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/NCO_IQ.vhd Line: 20
    Info (12023): Found entity 1: NCO_IQ File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/NCO_IQ.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/asj_nco_aprid_dxx.v
    Info (12023): Found entity 1: asj_nco_aprid_dxx File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_aprid_dxx.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/asj_nco_mob_rw.v
    Info (12023): Found entity 1: asj_nco_mob_rw File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_mob_rw.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/asj_nco_isdr.v
    Info (12023): Found entity 1: asj_nco_isdr File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_isdr.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/asj_dxx_g.v
    Info (12023): Found entity 1: asj_dxx_g File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_dxx_g.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/asj_dxx.v
    Info (12023): Found entity 1: asj_dxx File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_dxx.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/asj_gal.v
    Info (12023): Found entity 1: asj_gal File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_gal.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/asj_nco_as_m_cen.v
    Info (12023): Found entity 1: asj_nco_as_m_cen File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_as_m_cen.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/asj_altqmcpipe.v
    Info (12023): Found entity 1: asj_altqmcpipe File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_altqmcpipe.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/nco_iq_nco_iq.v
    Info (12023): Found entity 1: NCO_IQ_nco_iq File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file nco_data/synthesis/nco_data.vhd
    Info (12022): Found design unit 1: NCO_Data-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/NCO_Data.vhd Line: 20
    Info (12023): Found entity 1: NCO_Data File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/NCO_Data.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/asj_nco_mob_rw.v
    Info (12023): Found entity 1: asj_nco_mob_rw File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_nco_mob_rw.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/asj_nco_isdr.v
    Info (12023): Found entity 1: asj_nco_isdr File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_nco_isdr.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/asj_nco_apr_dxx.v
    Info (12023): Found entity 1: asj_nco_apr_dxx File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_nco_apr_dxx.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/asj_dxx_g.v
    Info (12023): Found entity 1: asj_dxx_g File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_dxx_g.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/asj_dxx.v
    Info (12023): Found entity 1: asj_dxx File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_dxx.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/asj_gal.v
    Info (12023): Found entity 1: asj_gal File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_gal.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/asj_nco_as_m_cen.v
    Info (12023): Found entity 1: asj_nco_as_m_cen File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_nco_as_m_cen.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/asj_altqmcpipe.v
    Info (12023): Found entity 1: asj_altqmcpipe File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_altqmcpipe.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/nco_data_nco_data.v
    Info (12023): Found entity 1: NCO_Data_NCO_Data File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file nco_fm/synthesis/nco_fm.vhd
    Info (12022): Found design unit 1: NCO_FM-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/NCO_FM.vhd Line: 20
    Info (12023): Found entity 1: NCO_FM File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/NCO_FM.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/asj_nco_fxx.v
    Info (12023): Found entity 1: asj_nco_fxx File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_fxx.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/asj_nco_aprid_dxx.v
    Info (12023): Found entity 1: asj_nco_aprid_dxx File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_aprid_dxx.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/asj_nco_mob_rw.v
    Info (12023): Found entity 1: asj_nco_mob_rw File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_mob_rw.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/asj_nco_isdr.v
    Info (12023): Found entity 1: asj_nco_isdr File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_isdr.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/asj_dxx_g.v
    Info (12023): Found entity 1: asj_dxx_g File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_dxx_g.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/asj_dxx.v
    Info (12023): Found entity 1: asj_dxx File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_dxx.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/asj_gal.v
    Info (12023): Found entity 1: asj_gal File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_gal.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/asj_nco_as_m_cen.v
    Info (12023): Found entity 1: asj_nco_as_m_cen File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_as_m_cen.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/asj_altqmcpipe.v
    Info (12023): Found entity 1: asj_altqmcpipe File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_altqmcpipe.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/nco_fm_nco_fm.v
    Info (12023): Found entity 1: NCO_FM_NCO_FM File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file project_bdf.bdf
    Info (12023): Found entity 1: Project_BDF
Info (12021): Found 2 design units, including 1 entities, in source file fm_data_ adapter.vhd
    Info (12022): Found design unit 1: FM_Data_Adapter-Data File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_Data_ Adapter.vhd Line: 20
    Info (12023): Found entity 1: FM_Data_Adapter File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_Data_ Adapter.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file output_files/mul_fm_iq.vhd
    Info (12022): Found design unit 1: Mul_FM_IQ-Mul File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/output_files/Mul_FM_IQ.vhd Line: 17
    Info (12023): Found entity 1: Mul_FM_IQ File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/output_files/Mul_FM_IQ.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file cordic.vhd
    Info (12022): Found design unit 1: cordic-calc File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic.vhd Line: 16
    Info (12023): Found entity 1: cordic File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file one_mega.vhd
    Info (12022): Found design unit 1: one_mega-sec File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/one_mega.vhd Line: 10
    Info (12023): Found entity 1: one_mega File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/one_mega.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file cordic_v2.vhd
    Info (12022): Found design unit 1: cordic_v2-calc File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic_v2.vhd Line: 16
    Info (12023): Found entity 1: cordic_v2 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic_v2.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file phase_frequency_converter.vhd
    Info (12022): Found design unit 1: Phase_Frequency_Converter-Converter File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Phase_Frequency_Converter.vhd Line: 19
    Info (12023): Found entity 1: Phase_Frequency_Converter File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Phase_Frequency_Converter.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file f_arctan.vhd
    Info (12022): Found design unit 1: f_ARCTAN-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/f_ARCTAN.vhd Line: 36
    Info (12023): Found entity 1: f_ARCTAN File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/f_ARCTAN.vhd Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /users/elia yfrach/desktop/fft_bdf.bdf
    Info (12023): Found entity 1: FFT_BDF
Info (12127): Elaborating entity "Project_BDF" for the top level hierarchy
Warning (275085): Found inconsistent dimensions for element "read_fifo"
Warning (275085): Found inconsistent dimensions for element "read_fifo"
Warning (275085): Found inconsistent dimensions for element "read_fifo"
Warning (275085): Found inconsistent dimensions for element "read_fifo"
Warning (275085): Found inconsistent dimensions for element "read_fifo"
Warning (275080): Converted elements in bus name "read_fifo" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "read_fifo[31..0]" to "read_fifo31..0"
    Warning (275081): Converted element name(s) from "read_fifo[16..0]" to "read_fifo16..0"
    Warning (275081): Converted element name(s) from "read_fifo[17]" to "read_fifo17"
    Warning (275081): Converted element name(s) from "read_fifo[18]" to "read_fifo18"
Info (12128): Elaborating entity "NCO_FM" for hierarchy "NCO_FM:inst"
Info (12128): Elaborating entity "NCO_FM_NCO_FM" for hierarchy "NCO_FM:inst|NCO_FM_NCO_FM:nco_fm" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/NCO_FM.vhd Line: 106
Info (12128): Elaborating entity "asj_nco_fxx" for hierarchy "NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_fxx:ux003" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v Line: 232
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_fxx:ux003|lpm_add_sub:acc" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_fxx.v Line: 59
Info (12130): Elaborated megafunction instantiation "NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_fxx:ux003|lpm_add_sub:acc" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_fxx.v Line: 59
Info (12133): Instantiated megafunction "NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_fxx:ux003|lpm_add_sub:acc" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_fxx.v Line: 59
    Info (12134): Parameter "lpm_width" = "20"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_n0h.tdf
    Info (12023): Found entity 1: add_sub_n0h File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/add_sub_n0h.tdf Line: 23
Info (12128): Elaborating entity "add_sub_n0h" for hierarchy "NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_n0h:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "asj_altqmcpipe" for hierarchy "NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_altqmcpipe:ux000" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v Line: 242
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_altqmcpipe:ux000|lpm_add_sub:acc" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_altqmcpipe.v Line: 63
Info (12130): Elaborated megafunction instantiation "NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_altqmcpipe:ux000|lpm_add_sub:acc" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_altqmcpipe.v Line: 63
Info (12133): Instantiated megafunction "NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_altqmcpipe:ux000|lpm_add_sub:acc" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_altqmcpipe.v Line: 63
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "20"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_eth.tdf
    Info (12023): Found entity 1: add_sub_eth File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/add_sub_eth.tdf Line: 23
Info (12128): Elaborating entity "add_sub_eth" for hierarchy "NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_eth:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "asj_dxx_g" for hierarchy "NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_dxx_g:ux001" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v Line: 260
Info (12128): Elaborating entity "asj_dxx" for hierarchy "NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_dxx:ux002" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v Line: 269
Info (12128): Elaborating entity "asj_nco_aprid_dxx" for hierarchy "NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_aprid_dxx:ux0219" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v Line: 276
Info (12128): Elaborating entity "asj_gal" for hierarchy "NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_gal:ux009" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v Line: 286
Info (12128): Elaborating entity "asj_nco_as_m_cen" for hierarchy "NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_as_m_cen:ux0120" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v Line: 293
Info (12128): Elaborating entity "altsyncram" for hierarchy "NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_as_m_cen.v Line: 65
Info (12130): Elaborated megafunction instantiation "NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_as_m_cen.v Line: 65
Info (12133): Instantiated megafunction "NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_as_m_cen.v Line: 65
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "14"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "init_file" = "NCO_FM_NCO_FM_sin.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_06g1.tdf
    Info (12023): Found entity 1: altsyncram_06g1 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_06g1.tdf Line: 30
Info (12128): Elaborating entity "altsyncram_06g1" for hierarchy "NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_06g1:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf
    Info (12023): Found entity 1: mux_ahb File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/mux_ahb.tdf Line: 23
Info (12128): Elaborating entity "mux_ahb" for hierarchy "NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_06g1:auto_generated|mux_ahb:mux2" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_06g1.tdf Line: 40
Info (12128): Elaborating entity "asj_nco_mob_rw" for hierarchy "NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_mob_rw:ux122" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v Line: 306
Info (12128): Elaborating entity "asj_nco_isdr" for hierarchy "NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_isdr:ux710isdr" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v Line: 316
Info (12128): Elaborating entity "lpm_counter" for hierarchy "NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_isdr.v Line: 59
Info (12130): Elaborated megafunction instantiation "NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_isdr.v Line: 59
Info (12133): Instantiated megafunction "NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_isdr.v Line: 59
    Info (12134): Parameter "lpm_width" = "3"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_direction" = "UP"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rki.tdf
    Info (12023): Found entity 1: cntr_rki File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_rki.tdf Line: 26
Info (12128): Elaborating entity "cntr_rki" for hierarchy "NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_rki:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_counter.tdf Line: 259
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "NCO_FM:inst|altera_reset_controller:rst_controller" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/NCO_FM.vhd Line: 117
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "NCO_FM:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "NCO_FM:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "FM_Data_Adapter" for hierarchy "FM_Data_Adapter:inst4"
Info (12128): Elaborating entity "data_adder" for hierarchy "data_adder:inst16"
Info (12128): Elaborating entity "NCO_150" for hierarchy "NCO_150:inst1"
Info (12128): Elaborating entity "NCO_150_NCO_150" for hierarchy "NCO_150:inst1|NCO_150_NCO_150:nco_150" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/NCO_150.vhd Line: 105
Info (12128): Elaborating entity "asj_altqmcpipe" for hierarchy "NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_altqmcpipe:ux000" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/NCO_150_NCO_150.v Line: 208
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_altqmcpipe:ux000|lpm_add_sub:acc" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_altqmcpipe.v Line: 63
Info (12130): Elaborated megafunction instantiation "NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_altqmcpipe:ux000|lpm_add_sub:acc" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_altqmcpipe.v Line: 63
Info (12133): Instantiated megafunction "NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_altqmcpipe:ux000|lpm_add_sub:acc" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_altqmcpipe.v Line: 63
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "13"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_gth.tdf
    Info (12023): Found entity 1: add_sub_gth File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/add_sub_gth.tdf Line: 23
Info (12128): Elaborating entity "add_sub_gth" for hierarchy "NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_gth:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "asj_dxx_g" for hierarchy "NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_dxx_g:ux001" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/NCO_150_NCO_150.v Line: 226
Info (12128): Elaborating entity "asj_dxx" for hierarchy "NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_dxx:ux002" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/NCO_150_NCO_150.v Line: 235
Info (12128): Elaborating entity "asj_nco_aprid_dxx" for hierarchy "NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_nco_aprid_dxx:ux0219" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/NCO_150_NCO_150.v Line: 242
Info (12128): Elaborating entity "asj_gal" for hierarchy "NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_gal:ux009" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/NCO_150_NCO_150.v Line: 252
Info (12128): Elaborating entity "asj_nco_as_m_cen" for hierarchy "NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_nco_as_m_cen:ux0120" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/NCO_150_NCO_150.v Line: 259
Info (12128): Elaborating entity "altsyncram" for hierarchy "NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_nco_as_m_cen.v Line: 65
Info (12130): Elaborated megafunction instantiation "NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_nco_as_m_cen.v Line: 65
Info (12133): Instantiated megafunction "NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_nco_as_m_cen.v Line: 65
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "init_file" = "NCO_150_NCO_150_sin.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qvf1.tdf
    Info (12023): Found entity 1: altsyncram_qvf1 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_qvf1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qvf1" for hierarchy "NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_qvf1:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "asj_nco_mob_rw" for hierarchy "NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_nco_mob_rw:ux122" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/NCO_150_NCO_150.v Line: 272
Info (12128): Elaborating entity "asj_nco_isdr" for hierarchy "NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_nco_isdr:ux710isdr" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/NCO_150_NCO_150.v Line: 282
Info (12128): Elaborating entity "lpm_counter" for hierarchy "NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_nco_isdr.v Line: 59
Info (12130): Elaborated megafunction instantiation "NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_nco_isdr.v Line: 59
Info (12133): Instantiated megafunction "NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_nco_isdr.v Line: 59
    Info (12134): Parameter "lpm_width" = "3"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_direction" = "UP"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "NCO_150:inst1|altera_reset_controller:rst_controller" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/NCO_150.vhd Line: 115
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "NCO_150:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "NCO_150:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "Clock_Divider_10" for hierarchy "Clock_Divider_10:inst10"
Warning (10492): VHDL Process Statement warning at Clock_Divider_10.vhd(29): signal "tmp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Clock_Divider_10.vhd Line: 29
Info (12128): Elaborating entity "NCO_Data" for hierarchy "NCO_Data:inst12"
Info (12128): Elaborating entity "NCO_Data_NCO_Data" for hierarchy "NCO_Data:inst12|NCO_Data_NCO_Data:nco_data" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/NCO_Data.vhd Line: 105
Info (12128): Elaborating entity "asj_altqmcpipe" for hierarchy "NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_altqmcpipe:ux000" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v Line: 208
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_altqmcpipe:ux000|lpm_add_sub:acc" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_altqmcpipe.v Line: 63
Info (12130): Elaborated megafunction instantiation "NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_altqmcpipe:ux000|lpm_add_sub:acc" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_altqmcpipe.v Line: 63
Info (12133): Instantiated megafunction "NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_altqmcpipe:ux000|lpm_add_sub:acc" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_altqmcpipe.v Line: 63
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "15"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ith.tdf
    Info (12023): Found entity 1: add_sub_ith File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/add_sub_ith.tdf Line: 23
Info (12128): Elaborating entity "add_sub_ith" for hierarchy "NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_ith:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "asj_dxx_g" for hierarchy "NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_dxx_g:ux001" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v Line: 226
Info (12128): Elaborating entity "asj_dxx" for hierarchy "NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_dxx:ux002" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v Line: 235
Info (12128): Elaborating entity "asj_nco_apr_dxx" for hierarchy "NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_nco_apr_dxx:ux0219" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v Line: 242
Info (12128): Elaborating entity "asj_gal" for hierarchy "NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_gal:ux009" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v Line: 252
Info (12128): Elaborating entity "asj_nco_as_m_cen" for hierarchy "NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_nco_as_m_cen:ux0120" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v Line: 259
Info (12128): Elaborating entity "altsyncram" for hierarchy "NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_nco_as_m_cen.v Line: 65
Info (12130): Elaborated megafunction instantiation "NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_nco_as_m_cen.v Line: 65
Info (12133): Instantiated megafunction "NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_nco_as_m_cen.v Line: 65
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "init_file" = "NCO_Data_NCO_Data_sin.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2gg1.tdf
    Info (12023): Found entity 1: altsyncram_2gg1 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_2gg1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_2gg1" for hierarchy "NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_2gg1:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "asj_nco_mob_rw" for hierarchy "NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_nco_mob_rw:ux122" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v Line: 272
Info (12128): Elaborating entity "asj_nco_isdr" for hierarchy "NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_nco_isdr:ux710isdr" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v Line: 282
Info (12128): Elaborating entity "lpm_counter" for hierarchy "NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_nco_isdr.v Line: 59
Info (12130): Elaborated megafunction instantiation "NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_nco_isdr.v Line: 59
Info (12133): Instantiated megafunction "NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_nco_isdr.v Line: 59
    Info (12134): Parameter "lpm_width" = "3"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_direction" = "UP"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "NCO_Data:inst12|altera_reset_controller:rst_controller" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/NCO_Data.vhd Line: 115
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "NCO_Data:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "NCO_Data:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "fifo_decimation" for hierarchy "fifo_decimation:inst11"
Info (12128): Elaborating entity "fifo_decimation_fifo_decimation" for hierarchy "fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd Line: 112
Info (12128): Elaborating entity "fifo_decimation_fifo_decimation_dcfifo_with_controls" for hierarchy "fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v Line: 206
Info (12128): Elaborating entity "fifo_decimation_fifo_decimation_dual_clock_fifo" for hierarchy "fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v Line: 138
Info (12128): Elaborating entity "dcfifo" for hierarchy "fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v Line: 66
Info (12130): Elaborated megafunction instantiation "fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v Line: 66
Info (12133): Instantiated megafunction "fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v Line: 66
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "clocks_are_synchronized" = "FALSE"
    Info (12134): Parameter "intended_device_family" = "CYCLONEV"
    Info (12134): Parameter "lpm_hint" = "DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT"
    Info (12134): Parameter "lpm_numwords" = "32"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Warning (287001): Assertion warning: Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf Line: 142
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_n7u1.tdf
    Info (12023): Found entity 1: dcfifo_n7u1 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf Line: 41
Info (12128): Elaborating entity "dcfifo_n7u1" for hierarchy "fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_d9b.tdf
    Info (12023): Found entity 1: a_gray2bin_d9b File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_gray2bin_d9b.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_d9b" for hierarchy "fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|a_gray2bin_d9b:wrptr_g_gray2bin" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_cu6.tdf
    Info (12023): Found entity 1: a_graycounter_cu6 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_graycounter_cu6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_cu6" for hierarchy "fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|a_graycounter_cu6:rdptr_g1p" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_8cc.tdf
    Info (12023): Found entity 1: a_graycounter_8cc File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_graycounter_8cc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_8cc" for hierarchy "fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|a_graycounter_8cc:wrptr_g1p" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s5d1.tdf
    Info (12023): Found entity 1: altsyncram_s5d1 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_s5d1" for hierarchy "fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tnl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_tnl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/alt_synch_pipe_tnl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_tnl" for hierarchy "fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf
    Info (12023): Found entity 1: dffpipe_ed9 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dffpipe_ed9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_ed9" for hierarchy "fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/alt_synch_pipe_tnl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_dd9.tdf
    Info (12023): Found entity 1: dffpipe_dd9 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dffpipe_dd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_dd9" for hierarchy "fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|dffpipe_dd9:ws_brp" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_unl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_unl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/alt_synch_pipe_unl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_unl" for hierarchy "fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf
    Info (12023): Found entity 1: dffpipe_fd9 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dffpipe_fd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_fd9" for hierarchy "fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe14" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/alt_synch_pipe_unl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_uu5.tdf
    Info (12023): Found entity 1: cmpr_uu5 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cmpr_uu5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_uu5" for hierarchy "fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|cmpr_uu5:rdempty_eq_comp" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf Line: 73
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "fifo_decimation:inst11|altera_reset_controller:rst_controller" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd Line: 126
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "fifo_decimation:inst11|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "fifo_decimation:inst11|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:inst15"
Info (12128): Elaborating entity "PLL_pll_0" for hierarchy "PLL:inst15|PLL_pll_0:pll_0" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/PLL/synthesis/PLL.vhd Line: 33
Info (12128): Elaborating entity "altera_pll" for hierarchy "PLL:inst15|PLL_pll_0:pll_0|altera_pll:altera_pll_i" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/PLL/synthesis/submodules/PLL_pll_0.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "PLL:inst15|PLL_pll_0:pll_0|altera_pll:altera_pll_i" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/PLL/synthesis/submodules/PLL_pll_0.v Line: 88
Info (12133): Instantiated megafunction "PLL:inst15|PLL_pll_0:pll_0|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/PLL/synthesis/submodules/PLL_pll_0.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "2.941176 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "cordic_v3" for hierarchy "cordic_v3:inst18"
Warning (10541): VHDL Signal Declaration warning at cordic_v3.vhd(26): used implicit default value for signal "ram_2i" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic_v3.vhd Line: 26
Warning (10541): VHDL Signal Declaration warning at cordic_v3.vhd(33): used implicit default value for signal "ram_tan" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic_v3.vhd Line: 33
Info (12128): Elaborating entity "LPF_V2" for hierarchy "LPF_V2:inst29"
Info (12128): Elaborating entity "Mul_FM_IQ" for hierarchy "Mul_FM_IQ:inst5"
Info (12128): Elaborating entity "NCO_IQ" for hierarchy "NCO_IQ:inst2"
Info (12128): Elaborating entity "NCO_IQ_nco_iq" for hierarchy "NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/NCO_IQ.vhd Line: 107
Info (12128): Elaborating entity "asj_altqmcpipe" for hierarchy "NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_altqmcpipe:ux000" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v Line: 242
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_altqmcpipe:ux000|lpm_add_sub:acc" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_altqmcpipe.v Line: 63
Info (12130): Elaborated megafunction instantiation "NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_altqmcpipe:ux000|lpm_add_sub:acc" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_altqmcpipe.v Line: 63
Info (12133): Instantiated megafunction "NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_altqmcpipe:ux000|lpm_add_sub:acc" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_altqmcpipe.v Line: 63
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "15"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
Info (12128): Elaborating entity "asj_dxx_g" for hierarchy "NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_dxx_g:ux001" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v Line: 260
Info (12128): Elaborating entity "asj_dxx" for hierarchy "NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_dxx:ux002" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v Line: 269
Info (12128): Elaborating entity "asj_nco_aprid_dxx" for hierarchy "NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_aprid_dxx:ux0219" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v Line: 276
Info (12128): Elaborating entity "asj_gal" for hierarchy "NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_gal:ux009" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v Line: 286
Info (12128): Elaborating entity "asj_nco_as_m_cen" for hierarchy "NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0120" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v Line: 293
Info (12128): Elaborating entity "altsyncram" for hierarchy "NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_as_m_cen.v Line: 65
Info (12130): Elaborated megafunction instantiation "NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_as_m_cen.v Line: 65
Info (12133): Instantiated megafunction "NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_as_m_cen.v Line: 65
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "14"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "init_file" = "NCO_IQ_nco_iq_sin.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e6g1.tdf
    Info (12023): Found entity 1: altsyncram_e6g1 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_e6g1.tdf Line: 30
Info (12128): Elaborating entity "altsyncram_e6g1" for hierarchy "NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_e6g1:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf
    Info (12023): Found entity 1: mux_5hb File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/mux_5hb.tdf Line: 23
Info (12128): Elaborating entity "mux_5hb" for hierarchy "NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_e6g1:auto_generated|mux_5hb:mux2" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_e6g1.tdf Line: 40
Info (12128): Elaborating entity "asj_nco_as_m_cen" for hierarchy "NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0121" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v Line: 304
Info (12128): Elaborating entity "altsyncram" for hierarchy "NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_as_m_cen.v Line: 65
Info (12130): Elaborated megafunction instantiation "NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_as_m_cen.v Line: 65
Info (12133): Instantiated megafunction "NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_as_m_cen.v Line: 65
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "14"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "init_file" = "NCO_IQ_nco_iq_cos.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_96g1.tdf
    Info (12023): Found entity 1: altsyncram_96g1 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_96g1.tdf Line: 30
Info (12128): Elaborating entity "altsyncram_96g1" for hierarchy "NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_96g1:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "asj_nco_mob_rw" for hierarchy "NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_mob_rw:ux122" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v Line: 317
Info (12128): Elaborating entity "asj_nco_isdr" for hierarchy "NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_isdr:ux710isdr" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v Line: 336
Info (12128): Elaborating entity "lpm_counter" for hierarchy "NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_isdr.v Line: 59
Info (12130): Elaborated megafunction instantiation "NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_isdr.v Line: 59
Info (12133): Instantiated megafunction "NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_isdr.v Line: 59
    Info (12134): Parameter "lpm_width" = "3"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_direction" = "UP"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "NCO_IQ:inst2|altera_reset_controller:rst_controller" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/NCO_IQ.vhd Line: 118
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "NCO_IQ:inst2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "NCO_IQ:inst2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "avg_inc" for hierarchy "avg_inc:inst39"
Info (12128): Elaborating entity "pow_selector" for hierarchy "pow_selector:inst38"
Info (12128): Elaborating entity "FM_FFT" for hierarchy "FM_FFT:inst34"
Info (12128): Elaborating entity "FM_FFT_FM_FFT" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd Line: 128
Info (12128): Elaborating entity "auk_dspip_r22sdf_top" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv Line: 73
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_block_sink" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd Line: 299
Info (12128): Elaborating entity "scfifo" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd Line: 163
Info (12130): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd Line: 163
Info (12133): Instantiated megafunction "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd Line: 163
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "allow_rwcycle_when_full" = "OFF"
    Info (12134): Parameter "almost_empty_value" = "0"
    Info (12134): Parameter "almost_full_value" = "4"
    Info (12134): Parameter "lpm_numwords" = "7"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_width" = "54"
    Info (12134): Parameter "lpm_widthu" = "3"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "scfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_vld1.tdf
    Info (12023): Found entity 1: scfifo_vld1 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_vld1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_vld1" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_cv51.tdf
    Info (12023): Found entity 1: a_dpfifo_cv51 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_cv51" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_vld1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5en1.tdf
    Info (12023): Found entity 1: altsyncram_5en1 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_5en1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_5en1" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_2l8.tdf
    Info (12023): Found entity 1: cmpr_2l8 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cmpr_2l8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_2l8" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|cmpr_2l8:almost_full_comparer" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf Line: 53
Info (12128): Elaborating entity "cmpr_2l8" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|cmpr_2l8:two_comparison" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_d2b.tdf
    Info (12023): Found entity 1: cntr_d2b File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_d2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_d2b" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|cntr_d2b:rd_ptr_msb" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_q27.tdf
    Info (12023): Found entity 1: cntr_q27 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_q27.tdf Line: 26
Info (12128): Elaborating entity "cntr_q27" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|cntr_q27:usedw_counter" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_e2b.tdf
    Info (12023): Found entity 1: cntr_e2b File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_e2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_e2b" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|cntr_e2b:wr_ptr" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_cv51.tdf Line: 57
Info (12128): Elaborating entity "auk_dspip_r22sdf_core" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd Line: 416
Info (12128): Elaborating entity "auk_dspip_r22sdf_enable_control" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_enable_control:ena_ctrl" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 330
Info (12128): Elaborating entity "auk_dspip_r22sdf_stage" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 410
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfi" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 730
Info (12128): Elaborating entity "auk_dspip_r22sdf_addsub" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 477
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12130): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12133): Instantiated megafunction "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
    Info (12134): Parameter "LPM_WIDTH" = "15"
    Info (12134): Parameter "LPM_DIRECTION" = "UNUSED"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_57j.tdf
    Info (12023): Found entity 1: add_sub_57j File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/add_sub_57j.tdf Line: 26
Info (12128): Elaborating entity "add_sub_57j" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_57j:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 603
Info (12128): Elaborating entity "auk_dspip_r22sdf_counter" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd Line: 115
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 810
Info (12128): Elaborating entity "altera_fft_dual_port_ram" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 180
Info (12128): Elaborating entity "altsyncram" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 73
Info (12130): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 73
Info (12133): Instantiated megafunction "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 73
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "CLEAR0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4094"
    Info (12134): Parameter "numwords_b" = "4094"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "30"
    Info (12134): Parameter "width_b" = "30"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lg04.tdf
    Info (12023): Found entity 1: altsyncram_lg04 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_lg04.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_lg04" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_lg04:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "counter_module" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 266
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfii" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 866
Info (12128): Elaborating entity "auk_dspip_r22sdf_addsub" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 449
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12130): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12133): Instantiated megafunction "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
    Info (12134): Parameter "LPM_WIDTH" = "16"
    Info (12134): Parameter "LPM_DIRECTION" = "UNUSED"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_67j.tdf
    Info (12023): Found entity 1: add_sub_67j File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/add_sub_67j.tdf Line: 26
Info (12128): Elaborating entity "add_sub_67j" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_67j:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 572
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 915
Info (12128): Elaborating entity "altera_fft_dual_port_ram" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 180
Info (12128): Elaborating entity "altsyncram" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 73
Info (12130): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 73
Info (12133): Instantiated megafunction "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 73
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "CLEAR0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2046"
    Info (12134): Parameter "numwords_b" = "2046"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cg04.tdf
    Info (12023): Found entity 1: altsyncram_cg04 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_cg04.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_cg04" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_cg04:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "counter_module" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 266
Info (12128): Elaborating entity "auk_dspip_r22sdf_stg_pipe" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 490
Info (12128): Elaborating entity "auk_dspip_r22sdf_stage" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 410
Info (12128): Elaborating entity "auk_dspip_r22sdf_cma" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 593
Info (12128): Elaborating entity "altera_fft_mult_add" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1386
Info (12128): Elaborating entity "altera_fft_mult_add_new" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 91
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 160
Info (12130): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 160
Info (12133): Instantiated megafunction "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 160
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "AUTO"
    Info (12134): Parameter "dsp_block_balancing" = "AUTO"
    Info (12134): Parameter "selected_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altera_mult_add"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "input_register_a0" = "CLOCK0"
    Info (12134): Parameter "input_aclr_a0" = "ACLR0"
    Info (12134): Parameter "input_sclr_a0" = "NONE"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_register_a1" = "CLOCK0"
    Info (12134): Parameter "input_aclr_a1" = "ACLR0"
    Info (12134): Parameter "input_sclr_a1" = "NONE"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_register_a2" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_a2" = "NONE"
    Info (12134): Parameter "input_sclr_a2" = "NONE"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_sclr_a3" = "NONE"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "width_b" = "18"
    Info (12134): Parameter "input_register_b0" = "CLOCK0"
    Info (12134): Parameter "input_aclr_b0" = "ACLR0"
    Info (12134): Parameter "input_sclr_b0" = "NONE"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_register_b1" = "CLOCK0"
    Info (12134): Parameter "input_aclr_b1" = "ACLR0"
    Info (12134): Parameter "input_sclr_b1" = "NONE"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_register_b2" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_b2" = "NONE"
    Info (12134): Parameter "input_sclr_b2" = "NONE"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "input_sclr_b3" = "NONE"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "width_c" = "16"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_sclr_c0" = "NONE"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_sclr_c1" = "NONE"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_sclr_c2" = "NONE"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "input_sclr_c3" = "NONE"
    Info (12134): Parameter "width_result" = "35"
    Info (12134): Parameter "output_register" = "CLOCK0"
    Info (12134): Parameter "output_aclr" = "ACLR0"
    Info (12134): Parameter "output_sclr" = "NONE"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "SIGNED"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_aclr_a" = "NONE"
    Info (12134): Parameter "signed_sclr_a" = "NONE"
    Info (12134): Parameter "signed_pipeline_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "NONE"
    Info (12134): Parameter "signed_pipeline_sclr_a" = "NONE"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "representation_b" = "SIGNED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_aclr_b" = "NONE"
    Info (12134): Parameter "signed_sclr_b" = "NONE"
    Info (12134): Parameter "signed_pipeline_register_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "NONE"
    Info (12134): Parameter "signed_pipeline_sclr_b" = "NONE"
    Info (12134): Parameter "number_of_multipliers" = "2"
    Info (12134): Parameter "multiplier1_direction" = "SUB"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_register0" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_aclr0" = "NONE"
    Info (12134): Parameter "multiplier_sclr0" = "NONE"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_sclr1" = "NONE"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_sclr2" = "NONE"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "multiplier_sclr3" = "NONE"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "NONE"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "use_subnadd" = "NO"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_sclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_pipeline_sclr3" = "NONE"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub3_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "mult01_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_round_aclr" = "NONE"
    Info (12134): Parameter "mult01_round_sclr" = "NONE"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "mult23_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_round_aclr" = "NONE"
    Info (12134): Parameter "mult23_round_sclr" = "NONE"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_round_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_aclr" = "NONE"
    Info (12134): Parameter "output_round_sclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_round_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_sclr" = "NONE"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "mult01_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult01_saturation_sclr" = "NONE"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "mult23_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_sclr" = "NONE"
    Info (12134): Parameter "port_mult0_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_mult1_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_mult2_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_mult3_is_saturated" = "UNUSED"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "chainout_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "NONE"
    Info (12134): Parameter "chaionut_saturate_output_sclr" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "scanouta_sclr" = "NONE"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_adder_direction" = "ADD"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_aclr" = "NONE"
    Info (12134): Parameter "chainout_sclr" = "NONE"
    Info (12134): Parameter "port_negate" = "PORT_UNUSED"
    Info (12134): Parameter "negate_register" = "UNREGISTERED"
    Info (12134): Parameter "negate_aclr" = "NONE"
    Info (12134): Parameter "negate_sclr" = "NONE"
    Info (12134): Parameter "negate_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "negate_latency_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_sclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_chainout_output_aclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_sclr" = "NONE"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "rotate_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_aclr" = "NONE"
    Info (12134): Parameter "rotate_sclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "rotate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_output_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_sclr" = "NONE"
    Info (12134): Parameter "shift_right_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_aclr" = "NONE"
    Info (12134): Parameter "shift_right_sclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_sclr" = "NONE"
    Info (12134): Parameter "shift_right_output_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_output_aclr" = "NONE"
    Info (12134): Parameter "shift_right_outpur_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_output_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_sclr" = "NONE"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_sclr" = "NONE"
    Info (12134): Parameter "accum_sload_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_pipeline_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_pipeline_sclr" = "NONE"
    Info (12134): Parameter "loadconst_control_register" = "UNREGISTERED"
    Info (12134): Parameter "loadconst_control_aclr" = "NONE"
    Info (12134): Parameter "loadconst_control_sclr" = "NONE"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_sclr1" = "NONE"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "systolic_sclr3" = "NONE"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_sclr" = "NONE"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "latency" = "1"
    Info (12134): Parameter "input_a0_latency_clock" = "CLOCK0"
    Info (12134): Parameter "input_a0_latency_aclr" = "ACLR0"
    Info (12134): Parameter "input_a0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_clock" = "CLOCK0"
    Info (12134): Parameter "input_a1_latency_aclr" = "ACLR0"
    Info (12134): Parameter "input_a1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b0_latency_clock" = "CLOCK0"
    Info (12134): Parameter "input_b0_latency_aclr" = "ACLR0"
    Info (12134): Parameter "input_b0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_clock" = "CLOCK0"
    Info (12134): Parameter "input_b1_latency_aclr" = "ACLR0"
    Info (12134): Parameter "input_b1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_sclr" = "NONE"
    Info (12134): Parameter "signed_latency_clock_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_aclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_sclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_clock_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_sclr_b" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr3" = "NONE"
    Info (12134): Parameter "accum_sload_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_latency_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_sclr" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_m6us.v
    Info (12023): Found entity 1: altera_mult_add_m6us File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_m6us.v Line: 29
Info (12128): Elaborating entity "altera_mult_add_m6us" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 455
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_m6us.v Line: 117
Info (12130): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_m6us.v Line: 117
Info (12133): Instantiated megafunction "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_m6us.v Line: 117
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_latency_sclr" = "NONE"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_sclr" = "NONE"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_clock3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_sclr3" = "NONE"
    Info (12134): Parameter "chainout_aclr" = "NONE"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_adder_direction" = "ADD"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_sclr" = "NONE"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "chainout_sclr" = "NONE"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_sclr" = "NONE"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "AUTO"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_a0_latency_aclr" = "ACLR0"
    Info (12134): Parameter "input_a0_latency_clock" = "CLOCK0"
    Info (12134): Parameter "input_a0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_aclr" = "ACLR0"
    Info (12134): Parameter "input_a1_latency_clock" = "CLOCK0"
    Info (12134): Parameter "input_a1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_aclr_a0" = "ACLR0"
    Info (12134): Parameter "input_aclr_a1" = "ACLR0"
    Info (12134): Parameter "input_aclr_a2" = "NONE"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_aclr_b0" = "ACLR0"
    Info (12134): Parameter "input_aclr_b1" = "ACLR0"
    Info (12134): Parameter "input_aclr_b2" = "NONE"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "input_b0_latency_aclr" = "ACLR0"
    Info (12134): Parameter "input_b0_latency_clock" = "CLOCK0"
    Info (12134): Parameter "input_b0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_aclr" = "ACLR0"
    Info (12134): Parameter "input_b1_latency_clock" = "CLOCK0"
    Info (12134): Parameter "input_b1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_register_a0" = "CLOCK0"
    Info (12134): Parameter "input_register_a1" = "CLOCK0"
    Info (12134): Parameter "input_register_a2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "CLOCK0"
    Info (12134): Parameter "input_register_b1" = "CLOCK0"
    Info (12134): Parameter "input_register_b2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_sclr_a0" = "NONE"
    Info (12134): Parameter "input_sclr_a1" = "NONE"
    Info (12134): Parameter "input_sclr_a2" = "NONE"
    Info (12134): Parameter "input_sclr_a3" = "NONE"
    Info (12134): Parameter "input_sclr_b0" = "NONE"
    Info (12134): Parameter "input_sclr_b1" = "NONE"
    Info (12134): Parameter "input_sclr_b2" = "NONE"
    Info (12134): Parameter "input_sclr_b3" = "NONE"
    Info (12134): Parameter "input_sclr_c0" = "NONE"
    Info (12134): Parameter "input_sclr_c1" = "NONE"
    Info (12134): Parameter "input_sclr_c2" = "NONE"
    Info (12134): Parameter "input_sclr_c3" = "NONE"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "latency" = "1"
    Info (12134): Parameter "loadconst_control_aclr" = "NONE"
    Info (12134): Parameter "loadconst_control_register" = "UNREGISTERED"
    Info (12134): Parameter "loadconst_control_sclr" = "NONE"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "NONE"
    Info (12134): Parameter "mult01_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_round_sclr" = "NONE"
    Info (12134): Parameter "mult01_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult01_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_saturation_sclr" = "NONE"
    Info (12134): Parameter "mult23_round_aclr" = "NONE"
    Info (12134): Parameter "mult23_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_round_sclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_saturation_sclr" = "NONE"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "SUB"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "NONE"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "multiplier_register0" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_sclr0" = "NONE"
    Info (12134): Parameter "multiplier_sclr1" = "NONE"
    Info (12134): Parameter "multiplier_sclr2" = "NONE"
    Info (12134): Parameter "multiplier_sclr3" = "NONE"
    Info (12134): Parameter "negate_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "negate_latency_sclr" = "NONE"
    Info (12134): Parameter "negate_register" = "UNREGISTERED"
    Info (12134): Parameter "negate_sclr" = "NONE"
    Info (12134): Parameter "number_of_multipliers" = "2"
    Info (12134): Parameter "output_aclr" = "ACLR0"
    Info (12134): Parameter "output_register" = "CLOCK0"
    Info (12134): Parameter "output_round_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_round_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_sclr" = "NONE"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "output_sclr" = "NONE"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_negate" = "PORT_UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "SIGNED"
    Info (12134): Parameter "representation_b" = "SIGNED"
    Info (12134): Parameter "rotate_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_output_sclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "rotate_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_sclr" = "NONE"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_sclr" = "NONE"
    Info (12134): Parameter "selected_device_family" = "Cyclone V"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_output_sclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_pipeline_sclr" = "NONE"
    Info (12134): Parameter "shift_right_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_sclr" = "NONE"
    Info (12134): Parameter "signed_aclr_a" = "NONE"
    Info (12134): Parameter "signed_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_clock_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_clock_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_sclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_sclr_b" = "NONE"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_sclr_a" = "NONE"
    Info (12134): Parameter "signed_sclr_b" = "NONE"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "systolic_sclr1" = "NONE"
    Info (12134): Parameter "systolic_sclr3" = "NONE"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "use_subnadd" = "NO"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "18"
    Info (12134): Parameter "width_c" = "16"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "35"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_chainout_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_pipeline_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_sclr" = "NONE"
    Info (12134): Parameter "lpm_type" = "altera_mult_add_rtl"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12131): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block", which is child of megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12131): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split", which is child of megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12131): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_register_function" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_2" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2017
Info (12131): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_2", which is child of megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2017
Info (12128): Elaborating entity "ama_latency_function" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2052
Info (12131): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block", which is child of megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2052
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12131): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1069
Info (12131): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split", which is child of megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1069
Info (12128): Elaborating entity "ama_register_function" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12131): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_register_function" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2017
Info (12131): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2", which is child of megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2017
Info (12128): Elaborating entity "ama_latency_function" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2052
Info (12131): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block", which is child of megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2052
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12131): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12131): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split", which is child of megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12131): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block", which is child of megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12131): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0", which is child of megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12131): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12131): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12131): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block", which is child of megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_0" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2985
Info (12131): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_0", which is child of megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2985
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_b_ext_block_0" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3018
Info (12131): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_b_ext_block_0", which is child of megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3018
Info (12128): Elaborating entity "ama_register_function" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12131): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0", which is child of megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12131): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block", which is child of megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12131): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12131): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12131): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block", which is child of megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_m6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "altera_fft_mult_add" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1408
Info (12128): Elaborating entity "altera_fft_mult_add_new" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 91
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 160
Info (12130): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 160
Info (12133): Instantiated megafunction "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 160
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "AUTO"
    Info (12134): Parameter "dsp_block_balancing" = "AUTO"
    Info (12134): Parameter "selected_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altera_mult_add"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "input_register_a0" = "CLOCK0"
    Info (12134): Parameter "input_aclr_a0" = "ACLR0"
    Info (12134): Parameter "input_sclr_a0" = "NONE"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_register_a1" = "CLOCK0"
    Info (12134): Parameter "input_aclr_a1" = "ACLR0"
    Info (12134): Parameter "input_sclr_a1" = "NONE"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_register_a2" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_a2" = "NONE"
    Info (12134): Parameter "input_sclr_a2" = "NONE"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_sclr_a3" = "NONE"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "width_b" = "18"
    Info (12134): Parameter "input_register_b0" = "CLOCK0"
    Info (12134): Parameter "input_aclr_b0" = "ACLR0"
    Info (12134): Parameter "input_sclr_b0" = "NONE"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_register_b1" = "CLOCK0"
    Info (12134): Parameter "input_aclr_b1" = "ACLR0"
    Info (12134): Parameter "input_sclr_b1" = "NONE"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_register_b2" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_b2" = "NONE"
    Info (12134): Parameter "input_sclr_b2" = "NONE"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "input_sclr_b3" = "NONE"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "width_c" = "16"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_sclr_c0" = "NONE"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_sclr_c1" = "NONE"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_sclr_c2" = "NONE"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "input_sclr_c3" = "NONE"
    Info (12134): Parameter "width_result" = "35"
    Info (12134): Parameter "output_register" = "CLOCK0"
    Info (12134): Parameter "output_aclr" = "ACLR0"
    Info (12134): Parameter "output_sclr" = "NONE"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "SIGNED"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_aclr_a" = "NONE"
    Info (12134): Parameter "signed_sclr_a" = "NONE"
    Info (12134): Parameter "signed_pipeline_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "NONE"
    Info (12134): Parameter "signed_pipeline_sclr_a" = "NONE"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "representation_b" = "SIGNED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_aclr_b" = "NONE"
    Info (12134): Parameter "signed_sclr_b" = "NONE"
    Info (12134): Parameter "signed_pipeline_register_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "NONE"
    Info (12134): Parameter "signed_pipeline_sclr_b" = "NONE"
    Info (12134): Parameter "number_of_multipliers" = "2"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_register0" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_aclr0" = "NONE"
    Info (12134): Parameter "multiplier_sclr0" = "NONE"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_sclr1" = "NONE"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_sclr2" = "NONE"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "multiplier_sclr3" = "NONE"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "NONE"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "use_subnadd" = "NO"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_sclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_pipeline_sclr3" = "NONE"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub3_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "mult01_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_round_aclr" = "NONE"
    Info (12134): Parameter "mult01_round_sclr" = "NONE"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "mult23_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_round_aclr" = "NONE"
    Info (12134): Parameter "mult23_round_sclr" = "NONE"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_round_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_aclr" = "NONE"
    Info (12134): Parameter "output_round_sclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_round_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_sclr" = "NONE"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "mult01_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult01_saturation_sclr" = "NONE"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "mult23_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_sclr" = "NONE"
    Info (12134): Parameter "port_mult0_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_mult1_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_mult2_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_mult3_is_saturated" = "UNUSED"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "chainout_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "NONE"
    Info (12134): Parameter "chaionut_saturate_output_sclr" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "scanouta_sclr" = "NONE"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_adder_direction" = "ADD"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_aclr" = "NONE"
    Info (12134): Parameter "chainout_sclr" = "NONE"
    Info (12134): Parameter "port_negate" = "PORT_UNUSED"
    Info (12134): Parameter "negate_register" = "UNREGISTERED"
    Info (12134): Parameter "negate_aclr" = "NONE"
    Info (12134): Parameter "negate_sclr" = "NONE"
    Info (12134): Parameter "negate_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "negate_latency_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_sclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_chainout_output_aclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_sclr" = "NONE"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "rotate_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_aclr" = "NONE"
    Info (12134): Parameter "rotate_sclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "rotate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_output_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_sclr" = "NONE"
    Info (12134): Parameter "shift_right_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_aclr" = "NONE"
    Info (12134): Parameter "shift_right_sclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_sclr" = "NONE"
    Info (12134): Parameter "shift_right_output_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_output_aclr" = "NONE"
    Info (12134): Parameter "shift_right_outpur_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_output_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_sclr" = "NONE"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_sclr" = "NONE"
    Info (12134): Parameter "accum_sload_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_pipeline_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_pipeline_sclr" = "NONE"
    Info (12134): Parameter "loadconst_control_register" = "UNREGISTERED"
    Info (12134): Parameter "loadconst_control_aclr" = "NONE"
    Info (12134): Parameter "loadconst_control_sclr" = "NONE"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_sclr1" = "NONE"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "systolic_sclr3" = "NONE"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_sclr" = "NONE"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "latency" = "1"
    Info (12134): Parameter "input_a0_latency_clock" = "CLOCK0"
    Info (12134): Parameter "input_a0_latency_aclr" = "ACLR0"
    Info (12134): Parameter "input_a0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_clock" = "CLOCK0"
    Info (12134): Parameter "input_a1_latency_aclr" = "ACLR0"
    Info (12134): Parameter "input_a1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b0_latency_clock" = "CLOCK0"
    Info (12134): Parameter "input_b0_latency_aclr" = "ACLR0"
    Info (12134): Parameter "input_b0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_clock" = "CLOCK0"
    Info (12134): Parameter "input_b1_latency_aclr" = "ACLR0"
    Info (12134): Parameter "input_b1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_sclr" = "NONE"
    Info (12134): Parameter "signed_latency_clock_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_aclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_sclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_clock_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_sclr_b" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr3" = "NONE"
    Info (12134): Parameter "accum_sload_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_latency_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_sclr" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_n6us.v
    Info (12023): Found entity 1: altera_mult_add_n6us File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_n6us.v Line: 29
Info (12128): Elaborating entity "altera_mult_add_n6us" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 455
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_n6us.v Line: 117
Info (12130): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_n6us.v Line: 117
Info (12133): Instantiated megafunction "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_n6us.v Line: 117
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_latency_sclr" = "NONE"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_sclr" = "NONE"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_clock3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_sclr3" = "NONE"
    Info (12134): Parameter "chainout_aclr" = "NONE"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_adder_direction" = "ADD"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_sclr" = "NONE"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "chainout_sclr" = "NONE"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_sclr" = "NONE"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "AUTO"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_a0_latency_aclr" = "ACLR0"
    Info (12134): Parameter "input_a0_latency_clock" = "CLOCK0"
    Info (12134): Parameter "input_a0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_aclr" = "ACLR0"
    Info (12134): Parameter "input_a1_latency_clock" = "CLOCK0"
    Info (12134): Parameter "input_a1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_aclr_a0" = "ACLR0"
    Info (12134): Parameter "input_aclr_a1" = "ACLR0"
    Info (12134): Parameter "input_aclr_a2" = "NONE"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_aclr_b0" = "ACLR0"
    Info (12134): Parameter "input_aclr_b1" = "ACLR0"
    Info (12134): Parameter "input_aclr_b2" = "NONE"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "input_b0_latency_aclr" = "ACLR0"
    Info (12134): Parameter "input_b0_latency_clock" = "CLOCK0"
    Info (12134): Parameter "input_b0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_aclr" = "ACLR0"
    Info (12134): Parameter "input_b1_latency_clock" = "CLOCK0"
    Info (12134): Parameter "input_b1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_register_a0" = "CLOCK0"
    Info (12134): Parameter "input_register_a1" = "CLOCK0"
    Info (12134): Parameter "input_register_a2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "CLOCK0"
    Info (12134): Parameter "input_register_b1" = "CLOCK0"
    Info (12134): Parameter "input_register_b2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_sclr_a0" = "NONE"
    Info (12134): Parameter "input_sclr_a1" = "NONE"
    Info (12134): Parameter "input_sclr_a2" = "NONE"
    Info (12134): Parameter "input_sclr_a3" = "NONE"
    Info (12134): Parameter "input_sclr_b0" = "NONE"
    Info (12134): Parameter "input_sclr_b1" = "NONE"
    Info (12134): Parameter "input_sclr_b2" = "NONE"
    Info (12134): Parameter "input_sclr_b3" = "NONE"
    Info (12134): Parameter "input_sclr_c0" = "NONE"
    Info (12134): Parameter "input_sclr_c1" = "NONE"
    Info (12134): Parameter "input_sclr_c2" = "NONE"
    Info (12134): Parameter "input_sclr_c3" = "NONE"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "latency" = "1"
    Info (12134): Parameter "loadconst_control_aclr" = "NONE"
    Info (12134): Parameter "loadconst_control_register" = "UNREGISTERED"
    Info (12134): Parameter "loadconst_control_sclr" = "NONE"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "NONE"
    Info (12134): Parameter "mult01_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_round_sclr" = "NONE"
    Info (12134): Parameter "mult01_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult01_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_saturation_sclr" = "NONE"
    Info (12134): Parameter "mult23_round_aclr" = "NONE"
    Info (12134): Parameter "mult23_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_round_sclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_saturation_sclr" = "NONE"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "NONE"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "multiplier_register0" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_sclr0" = "NONE"
    Info (12134): Parameter "multiplier_sclr1" = "NONE"
    Info (12134): Parameter "multiplier_sclr2" = "NONE"
    Info (12134): Parameter "multiplier_sclr3" = "NONE"
    Info (12134): Parameter "negate_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "negate_latency_sclr" = "NONE"
    Info (12134): Parameter "negate_register" = "UNREGISTERED"
    Info (12134): Parameter "negate_sclr" = "NONE"
    Info (12134): Parameter "number_of_multipliers" = "2"
    Info (12134): Parameter "output_aclr" = "ACLR0"
    Info (12134): Parameter "output_register" = "CLOCK0"
    Info (12134): Parameter "output_round_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_round_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_sclr" = "NONE"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "output_sclr" = "NONE"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_negate" = "PORT_UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "SIGNED"
    Info (12134): Parameter "representation_b" = "SIGNED"
    Info (12134): Parameter "rotate_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_output_sclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "rotate_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_sclr" = "NONE"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_sclr" = "NONE"
    Info (12134): Parameter "selected_device_family" = "Cyclone V"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_output_sclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_pipeline_sclr" = "NONE"
    Info (12134): Parameter "shift_right_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_sclr" = "NONE"
    Info (12134): Parameter "signed_aclr_a" = "NONE"
    Info (12134): Parameter "signed_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_clock_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_clock_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_sclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_sclr_b" = "NONE"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_sclr_a" = "NONE"
    Info (12134): Parameter "signed_sclr_b" = "NONE"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "systolic_sclr1" = "NONE"
    Info (12134): Parameter "systolic_sclr3" = "NONE"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "use_subnadd" = "NO"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "18"
    Info (12134): Parameter "width_c" = "16"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "35"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_chainout_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_pipeline_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_sclr" = "NONE"
    Info (12134): Parameter "lpm_type" = "altera_mult_add_rtl"
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12131): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block", which is child of megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_n6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "auk_dspip_roundsat" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_real" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1439
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfi" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 730
Info (12128): Elaborating entity "auk_dspip_r22sdf_addsub" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 477
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12130): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12133): Instantiated megafunction "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
    Info (12134): Parameter "LPM_WIDTH" = "18"
    Info (12134): Parameter "LPM_DIRECTION" = "UNUSED"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_47j.tdf
    Info (12023): Found entity 1: add_sub_47j File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/add_sub_47j.tdf Line: 26
Info (12128): Elaborating entity "add_sub_47j" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_47j:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 603
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 810
Info (12128): Elaborating entity "altera_fft_dual_port_ram" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 180
Info (12128): Elaborating entity "altsyncram" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 73
Info (12130): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 73
Info (12133): Instantiated megafunction "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 73
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "CLEAR0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1022"
    Info (12134): Parameter "numwords_b" = "1022"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "36"
    Info (12134): Parameter "width_b" = "36"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4g04.tdf
    Info (12023): Found entity 1: altsyncram_4g04 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_4g04.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_4g04" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4g04:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "counter_module" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 266
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfii" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 866
Info (12128): Elaborating entity "auk_dspip_r22sdf_addsub" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 449
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12130): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12133): Instantiated megafunction "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
    Info (12134): Parameter "LPM_WIDTH" = "19"
    Info (12134): Parameter "LPM_DIRECTION" = "UNUSED"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_77j.tdf
    Info (12023): Found entity 1: add_sub_77j File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/add_sub_77j.tdf Line: 26
Info (12128): Elaborating entity "add_sub_77j" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_77j:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 572
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 915
Info (12128): Elaborating entity "altera_fft_dual_port_ram" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 180
Info (12128): Elaborating entity "altsyncram" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 73
Info (12130): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 73
Info (12133): Instantiated megafunction "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 73
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "CLEAR0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "510"
    Info (12134): Parameter "numwords_b" = "510"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "38"
    Info (12134): Parameter "width_b" = "38"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qa04.tdf
    Info (12023): Found entity 1: altsyncram_qa04 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_qa04.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qa04" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qa04:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "counter_module" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 266
Info (12128): Elaborating entity "auk_dspip_r22sdf_twrom" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 461
Info (12128): Elaborating entity "counter_module" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "counter_module" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "counter_module" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "counter_module" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 399
Info (12128): Elaborating entity "altsyncram" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 54
Info (12130): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 54
Info (12133): Instantiated megafunction "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 54
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "FM_FFT_FM_FFT_opt_twr1.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2049"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pt34.tdf
    Info (12023): Found entity 1: altsyncram_pt34 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_pt34.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_pt34" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_pt34:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "auk_dspip_r22sdf_stage" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 410
Info (12128): Elaborating entity "auk_dspip_r22sdf_cma" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 593
Info (12128): Elaborating entity "altera_fft_mult_add" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1386
Info (12128): Elaborating entity "altera_fft_mult_add_new" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 91
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 160
Info (12130): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 160
Info (12133): Instantiated megafunction "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 160
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "AUTO"
    Info (12134): Parameter "dsp_block_balancing" = "AUTO"
    Info (12134): Parameter "selected_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altera_mult_add"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "width_a" = "19"
    Info (12134): Parameter "input_register_a0" = "CLOCK0"
    Info (12134): Parameter "input_aclr_a0" = "ACLR0"
    Info (12134): Parameter "input_sclr_a0" = "NONE"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_register_a1" = "CLOCK0"
    Info (12134): Parameter "input_aclr_a1" = "ACLR0"
    Info (12134): Parameter "input_sclr_a1" = "NONE"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_register_a2" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_a2" = "NONE"
    Info (12134): Parameter "input_sclr_a2" = "NONE"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_sclr_a3" = "NONE"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "width_b" = "18"
    Info (12134): Parameter "input_register_b0" = "CLOCK0"
    Info (12134): Parameter "input_aclr_b0" = "ACLR0"
    Info (12134): Parameter "input_sclr_b0" = "NONE"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_register_b1" = "CLOCK0"
    Info (12134): Parameter "input_aclr_b1" = "ACLR0"
    Info (12134): Parameter "input_sclr_b1" = "NONE"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_register_b2" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_b2" = "NONE"
    Info (12134): Parameter "input_sclr_b2" = "NONE"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "input_sclr_b3" = "NONE"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "width_c" = "16"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_sclr_c0" = "NONE"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_sclr_c1" = "NONE"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_sclr_c2" = "NONE"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "input_sclr_c3" = "NONE"
    Info (12134): Parameter "width_result" = "38"
    Info (12134): Parameter "output_register" = "CLOCK0"
    Info (12134): Parameter "output_aclr" = "ACLR0"
    Info (12134): Parameter "output_sclr" = "NONE"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "SIGNED"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_aclr_a" = "NONE"
    Info (12134): Parameter "signed_sclr_a" = "NONE"
    Info (12134): Parameter "signed_pipeline_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "NONE"
    Info (12134): Parameter "signed_pipeline_sclr_a" = "NONE"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "representation_b" = "SIGNED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_aclr_b" = "NONE"
    Info (12134): Parameter "signed_sclr_b" = "NONE"
    Info (12134): Parameter "signed_pipeline_register_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "NONE"
    Info (12134): Parameter "signed_pipeline_sclr_b" = "NONE"
    Info (12134): Parameter "number_of_multipliers" = "2"
    Info (12134): Parameter "multiplier1_direction" = "SUB"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_register0" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_aclr0" = "NONE"
    Info (12134): Parameter "multiplier_sclr0" = "NONE"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_sclr1" = "NONE"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_sclr2" = "NONE"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "multiplier_sclr3" = "NONE"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "NONE"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "use_subnadd" = "NO"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_sclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_pipeline_sclr3" = "NONE"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub3_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "mult01_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_round_aclr" = "NONE"
    Info (12134): Parameter "mult01_round_sclr" = "NONE"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "mult23_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_round_aclr" = "NONE"
    Info (12134): Parameter "mult23_round_sclr" = "NONE"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_round_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_aclr" = "NONE"
    Info (12134): Parameter "output_round_sclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_round_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_sclr" = "NONE"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "mult01_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult01_saturation_sclr" = "NONE"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "mult23_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_sclr" = "NONE"
    Info (12134): Parameter "port_mult0_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_mult1_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_mult2_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_mult3_is_saturated" = "UNUSED"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "chainout_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "NONE"
    Info (12134): Parameter "chaionut_saturate_output_sclr" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "scanouta_sclr" = "NONE"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_adder_direction" = "ADD"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_aclr" = "NONE"
    Info (12134): Parameter "chainout_sclr" = "NONE"
    Info (12134): Parameter "port_negate" = "PORT_UNUSED"
    Info (12134): Parameter "negate_register" = "UNREGISTERED"
    Info (12134): Parameter "negate_aclr" = "NONE"
    Info (12134): Parameter "negate_sclr" = "NONE"
    Info (12134): Parameter "negate_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "negate_latency_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_sclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_chainout_output_aclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_sclr" = "NONE"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "rotate_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_aclr" = "NONE"
    Info (12134): Parameter "rotate_sclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "rotate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_output_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_sclr" = "NONE"
    Info (12134): Parameter "shift_right_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_aclr" = "NONE"
    Info (12134): Parameter "shift_right_sclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_sclr" = "NONE"
    Info (12134): Parameter "shift_right_output_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_output_aclr" = "NONE"
    Info (12134): Parameter "shift_right_outpur_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_output_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_sclr" = "NONE"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_sclr" = "NONE"
    Info (12134): Parameter "accum_sload_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_pipeline_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_pipeline_sclr" = "NONE"
    Info (12134): Parameter "loadconst_control_register" = "UNREGISTERED"
    Info (12134): Parameter "loadconst_control_aclr" = "NONE"
    Info (12134): Parameter "loadconst_control_sclr" = "NONE"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_sclr1" = "NONE"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "systolic_sclr3" = "NONE"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_sclr" = "NONE"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "latency" = "1"
    Info (12134): Parameter "input_a0_latency_clock" = "CLOCK0"
    Info (12134): Parameter "input_a0_latency_aclr" = "ACLR0"
    Info (12134): Parameter "input_a0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_clock" = "CLOCK0"
    Info (12134): Parameter "input_a1_latency_aclr" = "ACLR0"
    Info (12134): Parameter "input_a1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b0_latency_clock" = "CLOCK0"
    Info (12134): Parameter "input_b0_latency_aclr" = "ACLR0"
    Info (12134): Parameter "input_b0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_clock" = "CLOCK0"
    Info (12134): Parameter "input_b1_latency_aclr" = "ACLR0"
    Info (12134): Parameter "input_b1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_sclr" = "NONE"
    Info (12134): Parameter "signed_latency_clock_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_aclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_sclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_clock_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_sclr_b" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr3" = "NONE"
    Info (12134): Parameter "accum_sload_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_latency_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_sclr" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_o6us.v
    Info (12023): Found entity 1: altera_mult_add_o6us File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_o6us.v Line: 29
Info (12128): Elaborating entity "altera_mult_add_o6us" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 455
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_o6us.v Line: 117
Info (12130): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_o6us.v Line: 117
Info (12133): Instantiated megafunction "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_o6us.v Line: 117
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_latency_sclr" = "NONE"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_sclr" = "NONE"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_clock3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_sclr3" = "NONE"
    Info (12134): Parameter "chainout_aclr" = "NONE"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_adder_direction" = "ADD"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_sclr" = "NONE"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "chainout_sclr" = "NONE"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_sclr" = "NONE"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "AUTO"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_a0_latency_aclr" = "ACLR0"
    Info (12134): Parameter "input_a0_latency_clock" = "CLOCK0"
    Info (12134): Parameter "input_a0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_aclr" = "ACLR0"
    Info (12134): Parameter "input_a1_latency_clock" = "CLOCK0"
    Info (12134): Parameter "input_a1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_aclr_a0" = "ACLR0"
    Info (12134): Parameter "input_aclr_a1" = "ACLR0"
    Info (12134): Parameter "input_aclr_a2" = "NONE"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_aclr_b0" = "ACLR0"
    Info (12134): Parameter "input_aclr_b1" = "ACLR0"
    Info (12134): Parameter "input_aclr_b2" = "NONE"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "input_b0_latency_aclr" = "ACLR0"
    Info (12134): Parameter "input_b0_latency_clock" = "CLOCK0"
    Info (12134): Parameter "input_b0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_aclr" = "ACLR0"
    Info (12134): Parameter "input_b1_latency_clock" = "CLOCK0"
    Info (12134): Parameter "input_b1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_register_a0" = "CLOCK0"
    Info (12134): Parameter "input_register_a1" = "CLOCK0"
    Info (12134): Parameter "input_register_a2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "CLOCK0"
    Info (12134): Parameter "input_register_b1" = "CLOCK0"
    Info (12134): Parameter "input_register_b2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_sclr_a0" = "NONE"
    Info (12134): Parameter "input_sclr_a1" = "NONE"
    Info (12134): Parameter "input_sclr_a2" = "NONE"
    Info (12134): Parameter "input_sclr_a3" = "NONE"
    Info (12134): Parameter "input_sclr_b0" = "NONE"
    Info (12134): Parameter "input_sclr_b1" = "NONE"
    Info (12134): Parameter "input_sclr_b2" = "NONE"
    Info (12134): Parameter "input_sclr_b3" = "NONE"
    Info (12134): Parameter "input_sclr_c0" = "NONE"
    Info (12134): Parameter "input_sclr_c1" = "NONE"
    Info (12134): Parameter "input_sclr_c2" = "NONE"
    Info (12134): Parameter "input_sclr_c3" = "NONE"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "latency" = "1"
    Info (12134): Parameter "loadconst_control_aclr" = "NONE"
    Info (12134): Parameter "loadconst_control_register" = "UNREGISTERED"
    Info (12134): Parameter "loadconst_control_sclr" = "NONE"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "NONE"
    Info (12134): Parameter "mult01_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_round_sclr" = "NONE"
    Info (12134): Parameter "mult01_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult01_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_saturation_sclr" = "NONE"
    Info (12134): Parameter "mult23_round_aclr" = "NONE"
    Info (12134): Parameter "mult23_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_round_sclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_saturation_sclr" = "NONE"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "SUB"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "NONE"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "multiplier_register0" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_sclr0" = "NONE"
    Info (12134): Parameter "multiplier_sclr1" = "NONE"
    Info (12134): Parameter "multiplier_sclr2" = "NONE"
    Info (12134): Parameter "multiplier_sclr3" = "NONE"
    Info (12134): Parameter "negate_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "negate_latency_sclr" = "NONE"
    Info (12134): Parameter "negate_register" = "UNREGISTERED"
    Info (12134): Parameter "negate_sclr" = "NONE"
    Info (12134): Parameter "number_of_multipliers" = "2"
    Info (12134): Parameter "output_aclr" = "ACLR0"
    Info (12134): Parameter "output_register" = "CLOCK0"
    Info (12134): Parameter "output_round_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_round_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_sclr" = "NONE"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "output_sclr" = "NONE"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_negate" = "PORT_UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "SIGNED"
    Info (12134): Parameter "representation_b" = "SIGNED"
    Info (12134): Parameter "rotate_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_output_sclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "rotate_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_sclr" = "NONE"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_sclr" = "NONE"
    Info (12134): Parameter "selected_device_family" = "Cyclone V"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_output_sclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_pipeline_sclr" = "NONE"
    Info (12134): Parameter "shift_right_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_sclr" = "NONE"
    Info (12134): Parameter "signed_aclr_a" = "NONE"
    Info (12134): Parameter "signed_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_clock_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_clock_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_sclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_sclr_b" = "NONE"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_sclr_a" = "NONE"
    Info (12134): Parameter "signed_sclr_b" = "NONE"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "systolic_sclr1" = "NONE"
    Info (12134): Parameter "systolic_sclr3" = "NONE"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "use_subnadd" = "NO"
    Info (12134): Parameter "width_a" = "19"
    Info (12134): Parameter "width_b" = "18"
    Info (12134): Parameter "width_c" = "16"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "38"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_chainout_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_pipeline_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_sclr" = "NONE"
    Info (12134): Parameter "lpm_type" = "altera_mult_add_rtl"
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12131): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split", which is child of megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12131): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_register_function" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_2" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2017
Info (12131): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_2", which is child of megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2017
Info (12128): Elaborating entity "ama_latency_function" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2052
Info (12131): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block", which is child of megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2052
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12131): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12131): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block", which is child of megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12131): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0", which is child of megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12131): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12131): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block", which is child of megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_0" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2985
Info (12131): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_0", which is child of megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2985
Info (12128): Elaborating entity "ama_register_function" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12131): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0", which is child of megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12131): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block", which is child of megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12131): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12131): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12131): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block", which is child of megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_o6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "altera_fft_mult_add" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1408
Info (12128): Elaborating entity "altera_fft_mult_add_new" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 91
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 160
Info (12130): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 160
Info (12133): Instantiated megafunction "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 160
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "AUTO"
    Info (12134): Parameter "dsp_block_balancing" = "AUTO"
    Info (12134): Parameter "selected_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altera_mult_add"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "width_a" = "19"
    Info (12134): Parameter "input_register_a0" = "CLOCK0"
    Info (12134): Parameter "input_aclr_a0" = "ACLR0"
    Info (12134): Parameter "input_sclr_a0" = "NONE"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_register_a1" = "CLOCK0"
    Info (12134): Parameter "input_aclr_a1" = "ACLR0"
    Info (12134): Parameter "input_sclr_a1" = "NONE"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_register_a2" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_a2" = "NONE"
    Info (12134): Parameter "input_sclr_a2" = "NONE"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_sclr_a3" = "NONE"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "width_b" = "18"
    Info (12134): Parameter "input_register_b0" = "CLOCK0"
    Info (12134): Parameter "input_aclr_b0" = "ACLR0"
    Info (12134): Parameter "input_sclr_b0" = "NONE"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_register_b1" = "CLOCK0"
    Info (12134): Parameter "input_aclr_b1" = "ACLR0"
    Info (12134): Parameter "input_sclr_b1" = "NONE"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_register_b2" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_b2" = "NONE"
    Info (12134): Parameter "input_sclr_b2" = "NONE"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "input_sclr_b3" = "NONE"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "width_c" = "16"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_sclr_c0" = "NONE"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_sclr_c1" = "NONE"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_sclr_c2" = "NONE"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "input_sclr_c3" = "NONE"
    Info (12134): Parameter "width_result" = "38"
    Info (12134): Parameter "output_register" = "CLOCK0"
    Info (12134): Parameter "output_aclr" = "ACLR0"
    Info (12134): Parameter "output_sclr" = "NONE"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "SIGNED"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_aclr_a" = "NONE"
    Info (12134): Parameter "signed_sclr_a" = "NONE"
    Info (12134): Parameter "signed_pipeline_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "NONE"
    Info (12134): Parameter "signed_pipeline_sclr_a" = "NONE"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "representation_b" = "SIGNED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_aclr_b" = "NONE"
    Info (12134): Parameter "signed_sclr_b" = "NONE"
    Info (12134): Parameter "signed_pipeline_register_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "NONE"
    Info (12134): Parameter "signed_pipeline_sclr_b" = "NONE"
    Info (12134): Parameter "number_of_multipliers" = "2"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_register0" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_aclr0" = "NONE"
    Info (12134): Parameter "multiplier_sclr0" = "NONE"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_sclr1" = "NONE"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_sclr2" = "NONE"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "multiplier_sclr3" = "NONE"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "NONE"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "use_subnadd" = "NO"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_sclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_pipeline_sclr3" = "NONE"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub3_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "mult01_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_round_aclr" = "NONE"
    Info (12134): Parameter "mult01_round_sclr" = "NONE"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "mult23_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_round_aclr" = "NONE"
    Info (12134): Parameter "mult23_round_sclr" = "NONE"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_round_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_aclr" = "NONE"
    Info (12134): Parameter "output_round_sclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_round_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_sclr" = "NONE"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "mult01_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult01_saturation_sclr" = "NONE"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "mult23_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_sclr" = "NONE"
    Info (12134): Parameter "port_mult0_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_mult1_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_mult2_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_mult3_is_saturated" = "UNUSED"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "chainout_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "NONE"
    Info (12134): Parameter "chaionut_saturate_output_sclr" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "scanouta_sclr" = "NONE"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_adder_direction" = "ADD"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_aclr" = "NONE"
    Info (12134): Parameter "chainout_sclr" = "NONE"
    Info (12134): Parameter "port_negate" = "PORT_UNUSED"
    Info (12134): Parameter "negate_register" = "UNREGISTERED"
    Info (12134): Parameter "negate_aclr" = "NONE"
    Info (12134): Parameter "negate_sclr" = "NONE"
    Info (12134): Parameter "negate_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "negate_latency_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_sclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_chainout_output_aclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_sclr" = "NONE"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "rotate_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_aclr" = "NONE"
    Info (12134): Parameter "rotate_sclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "rotate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_output_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_sclr" = "NONE"
    Info (12134): Parameter "shift_right_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_aclr" = "NONE"
    Info (12134): Parameter "shift_right_sclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_sclr" = "NONE"
    Info (12134): Parameter "shift_right_output_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_output_aclr" = "NONE"
    Info (12134): Parameter "shift_right_outpur_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_output_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_sclr" = "NONE"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_sclr" = "NONE"
    Info (12134): Parameter "accum_sload_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_pipeline_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_pipeline_sclr" = "NONE"
    Info (12134): Parameter "loadconst_control_register" = "UNREGISTERED"
    Info (12134): Parameter "loadconst_control_aclr" = "NONE"
    Info (12134): Parameter "loadconst_control_sclr" = "NONE"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_sclr1" = "NONE"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "systolic_sclr3" = "NONE"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_sclr" = "NONE"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "latency" = "1"
    Info (12134): Parameter "input_a0_latency_clock" = "CLOCK0"
    Info (12134): Parameter "input_a0_latency_aclr" = "ACLR0"
    Info (12134): Parameter "input_a0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_clock" = "CLOCK0"
    Info (12134): Parameter "input_a1_latency_aclr" = "ACLR0"
    Info (12134): Parameter "input_a1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b0_latency_clock" = "CLOCK0"
    Info (12134): Parameter "input_b0_latency_aclr" = "ACLR0"
    Info (12134): Parameter "input_b0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_clock" = "CLOCK0"
    Info (12134): Parameter "input_b1_latency_aclr" = "ACLR0"
    Info (12134): Parameter "input_b1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_sclr" = "NONE"
    Info (12134): Parameter "signed_latency_clock_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_aclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_sclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_clock_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_sclr_b" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr3" = "NONE"
    Info (12134): Parameter "accum_sload_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_latency_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_sclr" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_p6us.v
    Info (12023): Found entity 1: altera_mult_add_p6us File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_p6us.v Line: 29
Info (12128): Elaborating entity "altera_mult_add_p6us" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 455
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_p6us.v Line: 117
Info (12130): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_p6us.v Line: 117
Info (12133): Instantiated megafunction "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altera_mult_add_p6us.v Line: 117
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_latency_sclr" = "NONE"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_sclr" = "NONE"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_clock3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_sclr3" = "NONE"
    Info (12134): Parameter "chainout_aclr" = "NONE"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_adder_direction" = "ADD"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_sclr" = "NONE"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "chainout_sclr" = "NONE"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_sclr" = "NONE"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "AUTO"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_a0_latency_aclr" = "ACLR0"
    Info (12134): Parameter "input_a0_latency_clock" = "CLOCK0"
    Info (12134): Parameter "input_a0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_aclr" = "ACLR0"
    Info (12134): Parameter "input_a1_latency_clock" = "CLOCK0"
    Info (12134): Parameter "input_a1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_aclr_a0" = "ACLR0"
    Info (12134): Parameter "input_aclr_a1" = "ACLR0"
    Info (12134): Parameter "input_aclr_a2" = "NONE"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_aclr_b0" = "ACLR0"
    Info (12134): Parameter "input_aclr_b1" = "ACLR0"
    Info (12134): Parameter "input_aclr_b2" = "NONE"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "input_b0_latency_aclr" = "ACLR0"
    Info (12134): Parameter "input_b0_latency_clock" = "CLOCK0"
    Info (12134): Parameter "input_b0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_aclr" = "ACLR0"
    Info (12134): Parameter "input_b1_latency_clock" = "CLOCK0"
    Info (12134): Parameter "input_b1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_register_a0" = "CLOCK0"
    Info (12134): Parameter "input_register_a1" = "CLOCK0"
    Info (12134): Parameter "input_register_a2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "CLOCK0"
    Info (12134): Parameter "input_register_b1" = "CLOCK0"
    Info (12134): Parameter "input_register_b2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_sclr_a0" = "NONE"
    Info (12134): Parameter "input_sclr_a1" = "NONE"
    Info (12134): Parameter "input_sclr_a2" = "NONE"
    Info (12134): Parameter "input_sclr_a3" = "NONE"
    Info (12134): Parameter "input_sclr_b0" = "NONE"
    Info (12134): Parameter "input_sclr_b1" = "NONE"
    Info (12134): Parameter "input_sclr_b2" = "NONE"
    Info (12134): Parameter "input_sclr_b3" = "NONE"
    Info (12134): Parameter "input_sclr_c0" = "NONE"
    Info (12134): Parameter "input_sclr_c1" = "NONE"
    Info (12134): Parameter "input_sclr_c2" = "NONE"
    Info (12134): Parameter "input_sclr_c3" = "NONE"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "latency" = "1"
    Info (12134): Parameter "loadconst_control_aclr" = "NONE"
    Info (12134): Parameter "loadconst_control_register" = "UNREGISTERED"
    Info (12134): Parameter "loadconst_control_sclr" = "NONE"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "NONE"
    Info (12134): Parameter "mult01_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_round_sclr" = "NONE"
    Info (12134): Parameter "mult01_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult01_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_saturation_sclr" = "NONE"
    Info (12134): Parameter "mult23_round_aclr" = "NONE"
    Info (12134): Parameter "mult23_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_round_sclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_saturation_sclr" = "NONE"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "NONE"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "multiplier_register0" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_sclr0" = "NONE"
    Info (12134): Parameter "multiplier_sclr1" = "NONE"
    Info (12134): Parameter "multiplier_sclr2" = "NONE"
    Info (12134): Parameter "multiplier_sclr3" = "NONE"
    Info (12134): Parameter "negate_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "negate_latency_sclr" = "NONE"
    Info (12134): Parameter "negate_register" = "UNREGISTERED"
    Info (12134): Parameter "negate_sclr" = "NONE"
    Info (12134): Parameter "number_of_multipliers" = "2"
    Info (12134): Parameter "output_aclr" = "ACLR0"
    Info (12134): Parameter "output_register" = "CLOCK0"
    Info (12134): Parameter "output_round_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_round_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_sclr" = "NONE"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "output_sclr" = "NONE"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_negate" = "PORT_UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "SIGNED"
    Info (12134): Parameter "representation_b" = "SIGNED"
    Info (12134): Parameter "rotate_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_output_sclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "rotate_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_sclr" = "NONE"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_sclr" = "NONE"
    Info (12134): Parameter "selected_device_family" = "Cyclone V"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_output_sclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_pipeline_sclr" = "NONE"
    Info (12134): Parameter "shift_right_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_sclr" = "NONE"
    Info (12134): Parameter "signed_aclr_a" = "NONE"
    Info (12134): Parameter "signed_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_clock_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_clock_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_sclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_sclr_b" = "NONE"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_sclr_a" = "NONE"
    Info (12134): Parameter "signed_sclr_b" = "NONE"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "systolic_sclr1" = "NONE"
    Info (12134): Parameter "systolic_sclr3" = "NONE"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "use_subnadd" = "NO"
    Info (12134): Parameter "width_a" = "19"
    Info (12134): Parameter "width_b" = "18"
    Info (12134): Parameter "width_c" = "16"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "38"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_chainout_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_pipeline_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_sclr" = "NONE"
    Info (12134): Parameter "lpm_type" = "altera_mult_add_rtl"
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12131): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block", which is child of megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_p6us:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "auk_dspip_roundsat" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_real" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1439
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfi" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 730
Info (12128): Elaborating entity "auk_dspip_r22sdf_addsub" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 477
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12130): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12133): Instantiated megafunction "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
    Info (12134): Parameter "LPM_WIDTH" = "20"
    Info (12134): Parameter "LPM_DIRECTION" = "UNUSED"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t6j.tdf
    Info (12023): Found entity 1: add_sub_t6j File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/add_sub_t6j.tdf Line: 26
Info (12128): Elaborating entity "add_sub_t6j" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_t6j:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 603
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 810
Info (12128): Elaborating entity "altera_fft_dual_port_ram" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 180
Info (12128): Elaborating entity "altsyncram" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 73
Info (12130): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 73
Info (12133): Instantiated megafunction "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 73
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "CLEAR0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "254"
    Info (12134): Parameter "numwords_b" = "254"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "40"
    Info (12134): Parameter "width_b" = "40"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_la04.tdf
    Info (12023): Found entity 1: altsyncram_la04 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_la04.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_la04" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_la04:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "counter_module" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 266
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfii" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 866
Info (12128): Elaborating entity "auk_dspip_r22sdf_addsub" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 449
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12130): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12133): Instantiated megafunction "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
    Info (12134): Parameter "LPM_WIDTH" = "21"
    Info (12134): Parameter "LPM_DIRECTION" = "UNUSED"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u6j.tdf
    Info (12023): Found entity 1: add_sub_u6j File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/add_sub_u6j.tdf Line: 26
Info (12128): Elaborating entity "add_sub_u6j" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_u6j:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 572
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 915
Info (12128): Elaborating entity "altera_fft_dual_port_ram" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 180
Info (12128): Elaborating entity "altsyncram" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 73
Info (12130): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 73
Info (12133): Instantiated megafunction "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 73
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "CLEAR0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "126"
    Info (12134): Parameter "numwords_b" = "126"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "42"
    Info (12134): Parameter "width_b" = "42"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ia04.tdf
    Info (12023): Found entity 1: altsyncram_ia04 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_ia04.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ia04" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ia04:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "counter_module" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 266
Info (12128): Elaborating entity "auk_dspip_r22sdf_twrom" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 461
Info (12128): Elaborating entity "counter_module" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "counter_module" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "counter_module" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 399
Info (12128): Elaborating entity "altsyncram" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 54
Info (12130): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 54
Info (12133): Instantiated megafunction "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 54
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "FM_FFT_FM_FFT_opt_twr2.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "513"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2s34.tdf
    Info (12023): Found entity 1: altsyncram_2s34 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_2s34.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_2s34" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2s34:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "auk_dspip_r22sdf_stage" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 410
Info (12128): Elaborating entity "auk_dspip_r22sdf_cma" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 593
Info (12128): Elaborating entity "apn_fft_mult_can" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|apn_fft_mult_can:\NONA10_C_Mult_Archs:gen_da:gen_da2:gen_infr_3cpx" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 2258
Info (12128): Elaborating entity "auk_dspip_roundsat" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_da:round_real" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 2289
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfi" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 730
Info (12128): Elaborating entity "auk_dspip_r22sdf_addsub" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 477
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12130): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12133): Instantiated megafunction "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
    Info (12134): Parameter "LPM_WIDTH" = "22"
    Info (12134): Parameter "LPM_DIRECTION" = "UNUSED"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_v6j.tdf
    Info (12023): Found entity 1: add_sub_v6j File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/add_sub_v6j.tdf Line: 26
Info (12128): Elaborating entity "add_sub_v6j" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_v6j:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 603
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 810
Info (12128): Elaborating entity "altera_fft_dual_port_ram" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 180
Info (12128): Elaborating entity "altsyncram" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 73
Info (12130): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 73
Info (12133): Instantiated megafunction "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 73
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "CLEAR0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "62"
    Info (12134): Parameter "numwords_b" = "62"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "44"
    Info (12134): Parameter "width_b" = "44"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i704.tdf
    Info (12023): Found entity 1: altsyncram_i704 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_i704.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_i704" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_i704:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "counter_module" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 266
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfii" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 866
Info (12128): Elaborating entity "auk_dspip_r22sdf_addsub" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 449
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12130): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12133): Instantiated megafunction "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
    Info (12134): Parameter "LPM_WIDTH" = "23"
    Info (12134): Parameter "LPM_DIRECTION" = "UNUSED"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_07j.tdf
    Info (12023): Found entity 1: add_sub_07j File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/add_sub_07j.tdf Line: 26
Info (12128): Elaborating entity "add_sub_07j" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_07j:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 572
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 915
Info (12128): Elaborating entity "altera_fft_dual_port_ram" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 180
Info (12128): Elaborating entity "altsyncram" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 73
Info (12130): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 73
Info (12133): Instantiated megafunction "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 73
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "CLEAR0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "30"
    Info (12134): Parameter "numwords_b" = "30"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "46"
    Info (12134): Parameter "width_b" = "46"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b704.tdf
    Info (12023): Found entity 1: altsyncram_b704 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_b704.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_b704" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_b704:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "counter_module" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 266
Info (12128): Elaborating entity "auk_dspip_r22sdf_twrom" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 461
Info (12128): Elaborating entity "counter_module" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "counter_module" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "counter_module" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 399
Info (12128): Elaborating entity "altsyncram" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 54
Info (12130): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 54
Info (12133): Instantiated megafunction "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 54
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "FM_FFT_FM_FFT_opt_twr3.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "129"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tq34.tdf
    Info (12023): Found entity 1: altsyncram_tq34 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_tq34.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_tq34" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_tq34:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "auk_dspip_r22sdf_stage" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 410
Info (12128): Elaborating entity "auk_dspip_r22sdf_cma" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 593
Info (12128): Elaborating entity "apn_fft_mult_can" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|apn_fft_mult_can:\NONA10_C_Mult_Archs:gen_da:gen_da2:gen_infr_3cpx" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 2258
Info (12128): Elaborating entity "auk_dspip_roundsat" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_da:round_real" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 2289
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfi" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 730
Info (12128): Elaborating entity "auk_dspip_r22sdf_addsub" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 477
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12130): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12133): Instantiated megafunction "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
    Info (12134): Parameter "LPM_WIDTH" = "24"
    Info (12134): Parameter "LPM_DIRECTION" = "UNUSED"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_17j.tdf
    Info (12023): Found entity 1: add_sub_17j File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/add_sub_17j.tdf Line: 26
Info (12128): Elaborating entity "add_sub_17j" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_17j:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 603
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 810
Info (12128): Elaborating entity "altera_fft_dual_port_ram" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 180
Info (12128): Elaborating entity "altsyncram" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 73
Info (12130): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 73
Info (12133): Instantiated megafunction "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 73
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "CLEAR0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "14"
    Info (12134): Parameter "numwords_b" = "14"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "48"
    Info (12134): Parameter "width_b" = "48"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g704.tdf
    Info (12023): Found entity 1: altsyncram_g704 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_g704.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_g704" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g704:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "counter_module" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 266
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfii" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 866
Info (12128): Elaborating entity "auk_dspip_r22sdf_addsub" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 449
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12130): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12133): Instantiated megafunction "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
    Info (12134): Parameter "LPM_WIDTH" = "25"
    Info (12134): Parameter "LPM_DIRECTION" = "UNUSED"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_27j.tdf
    Info (12023): Found entity 1: add_sub_27j File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/add_sub_27j.tdf Line: 26
Info (12128): Elaborating entity "add_sub_27j" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_27j:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 572
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 915
Info (12128): Elaborating entity "auk_dspip_r22sdf_twrom" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 461
Info (12128): Elaborating entity "counter_module" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "counter_module" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "counter_module" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 399
Info (12128): Elaborating entity "altsyncram" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 54
Info (12130): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 54
Info (12133): Instantiated megafunction "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 54
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "FM_FFT_FM_FFT_opt_twr4.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "33"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6p34.tdf
    Info (12023): Found entity 1: altsyncram_6p34 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_6p34.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_6p34" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6p34:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "auk_dspip_r22sdf_stage" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 410
Info (12128): Elaborating entity "auk_dspip_r22sdf_cma" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 593
Info (12128): Elaborating entity "apn_fft_mult_can" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|apn_fft_mult_can:\NONA10_C_Mult_Archs:gen_da:gen_da2:gen_infr_3cpx" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 2258
Info (12128): Elaborating entity "auk_dspip_roundsat" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_da:round_real" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 2289
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfi" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 730
Info (12128): Elaborating entity "auk_dspip_r22sdf_addsub" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 477
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12130): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12133): Instantiated megafunction "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
    Info (12134): Parameter "LPM_WIDTH" = "26"
    Info (12134): Parameter "LPM_DIRECTION" = "UNUSED"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_87j.tdf
    Info (12023): Found entity 1: add_sub_87j File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/add_sub_87j.tdf Line: 26
Info (12128): Elaborating entity "add_sub_87j" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_87j:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 603
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 810
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfii" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 866
Info (12128): Elaborating entity "auk_dspip_r22sdf_addsub" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 449
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12130): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12133): Instantiated megafunction "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
    Info (12134): Parameter "LPM_WIDTH" = "27"
    Info (12134): Parameter "LPM_DIRECTION" = "UNUSED"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_97j.tdf
    Info (12023): Found entity 1: add_sub_97j File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/add_sub_97j.tdf Line: 26
Info (12128): Elaborating entity "add_sub_97j" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_97j:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 572
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 915
Info (12128): Elaborating entity "auk_dspip_r22sdf_twrom" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 461
Info (12128): Elaborating entity "counter_module" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "counter_module" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "counter_module" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 399
Info (12128): Elaborating entity "altsyncram" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 54
Info (12130): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 54
Info (12133): Instantiated megafunction "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 54
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "FM_FFT_FM_FFT_opt_twr5.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "9"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_on34.tdf
    Info (12023): Found entity 1: altsyncram_on34 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_on34.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_on34" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_on34:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "auk_dspip_r22sdf_stage" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 410
Info (12128): Elaborating entity "auk_dspip_r22sdf_cma" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 593
Info (12128): Elaborating entity "apn_fft_mult_can" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|apn_fft_mult_can:\NONA10_C_Mult_Archs:gen_da:gen_da2:gen_infr_3cpx" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 2258
Info (12128): Elaborating entity "auk_dspip_roundsat" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_da:round_real" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 2289
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfi" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 730
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 603
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 810
Info (12128): Elaborating entity "auk_dspip_r22sdf_twrom" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 461
Info (12128): Elaborating entity "counter_module" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "counter_module" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "counter_module" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "counter_module" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 399
Info (12128): Elaborating entity "altsyncram" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 54
Info (12130): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 54
Info (12133): Instantiated megafunction "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 54
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "FM_FFT_FM_FFT_opt_twr6.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "3"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "2"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hn34.tdf
    Info (12023): Found entity 1: altsyncram_hn34 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_hn34.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_hn34" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_hn34:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_block_source" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd Line: 495
Info (12128): Elaborating entity "scfifo" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd Line: 139
Info (12130): Elaborated megafunction instantiation "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd Line: 139
Info (12133): Instantiated megafunction "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd Line: 139
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "allow_rwcycle_when_full" = "OFF"
    Info (12134): Parameter "almost_empty_value" = "0"
    Info (12134): Parameter "almost_full_value" = "9"
    Info (12134): Parameter "lpm_numwords" = "32"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_width" = "52"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "scfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_ind1.tdf
    Info (12023): Found entity 1: scfifo_ind1 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_ind1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_ind1" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q061.tdf
    Info (12023): Found entity 1: a_dpfifo_q061 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_q061" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/scfifo_ind1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vgn1.tdf
    Info (12023): Found entity 1: altsyncram_vgn1 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_vgn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_vgn1" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_4l8.tdf
    Info (12023): Found entity 1: cmpr_4l8 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cmpr_4l8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_4l8" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|cmpr_4l8:almost_full_comparer" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf Line: 53
Info (12128): Elaborating entity "cmpr_4l8" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|cmpr_4l8:two_comparison" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_f2b.tdf
    Info (12023): Found entity 1: cntr_f2b File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_f2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_f2b" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|cntr_f2b:rd_ptr_msb" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_s27.tdf
    Info (12023): Found entity 1: cntr_s27 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_s27.tdf Line: 26
Info (12128): Elaborating entity "cntr_s27" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|cntr_s27:usedw_counter" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g2b.tdf
    Info (12023): Found entity 1: cntr_g2b File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_g2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_g2b" for hierarchy "FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|cntr_g2b:wr_ptr" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_dpfifo_q061.tdf Line: 57
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "FM_FFT:inst34|altera_reset_controller:rst_controller" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd Line: 151
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "FM_FFT:inst34|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "FM_FFT:inst34|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "FFT_Adapter" for hierarchy "FFT_Adapter:inst35"
Warning (10631): VHDL Process Statement warning at FFT_Adapter.vhd(26): inferring latch(es) for signal or variable "image_sig", which holds its previous value in one or more paths through the process File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_Adapter.vhd Line: 26
Info (10041): Inferred latch for "image_sig[0]" at FFT_Adapter.vhd(26) File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_Adapter.vhd Line: 26
Info (10041): Inferred latch for "image_sig[1]" at FFT_Adapter.vhd(26) File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_Adapter.vhd Line: 26
Info (10041): Inferred latch for "image_sig[2]" at FFT_Adapter.vhd(26) File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_Adapter.vhd Line: 26
Info (10041): Inferred latch for "image_sig[3]" at FFT_Adapter.vhd(26) File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_Adapter.vhd Line: 26
Info (10041): Inferred latch for "image_sig[4]" at FFT_Adapter.vhd(26) File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_Adapter.vhd Line: 26
Info (10041): Inferred latch for "image_sig[5]" at FFT_Adapter.vhd(26) File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_Adapter.vhd Line: 26
Info (10041): Inferred latch for "image_sig[6]" at FFT_Adapter.vhd(26) File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_Adapter.vhd Line: 26
Info (10041): Inferred latch for "image_sig[7]" at FFT_Adapter.vhd(26) File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_Adapter.vhd Line: 26
Info (10041): Inferred latch for "image_sig[8]" at FFT_Adapter.vhd(26) File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_Adapter.vhd Line: 26
Info (10041): Inferred latch for "image_sig[9]" at FFT_Adapter.vhd(26) File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_Adapter.vhd Line: 26
Info (10041): Inferred latch for "image_sig[10]" at FFT_Adapter.vhd(26) File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_Adapter.vhd Line: 26
Info (10041): Inferred latch for "image_sig[11]" at FFT_Adapter.vhd(26) File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_Adapter.vhd Line: 26
Info (10041): Inferred latch for "image_sig[12]" at FFT_Adapter.vhd(26) File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_Adapter.vhd Line: 26
Info (10041): Inferred latch for "image_sig[13]" at FFT_Adapter.vhd(26) File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_Adapter.vhd Line: 26
Info (12128): Elaborating entity "window_mult" for hierarchy "window_mult:inst28"
Warning (10541): VHDL Signal Declaration warning at window_mult.vhd(18): used implicit default value for signal "ram_react" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/window_mult.vhd Line: 18
Info (12128): Elaborating entity "reverse_bit" for hierarchy "reverse_bit:inst37"
Warning (10492): VHDL Process Statement warning at reverse_bit.vhd(42): signal "r_index" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/reverse_bit.vhd Line: 42
Info (12128): Elaborating entity "pow" for hierarchy "pow:inst36"
Info (12128): Elaborating entity "Phase_Frequency_Converter" for hierarchy "Phase_Frequency_Converter:inst13"
Info (12128): Elaborating entity "Clock_Divider" for hierarchy "Clock_Divider:inst14"
Warning (10492): VHDL Process Statement warning at Clock_Divider.vhd(29): signal "tmp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Clock_Divider.vhd Line: 29
Info (12128): Elaborating entity "fifo_decimation_2" for hierarchy "fifo_decimation_2:inst20"
Info (12128): Elaborating entity "fifo_decimation_2_fifo_decimation_2" for hierarchy "fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd Line: 112
Info (12128): Elaborating entity "fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls" for hierarchy "fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v Line: 206
Info (12128): Elaborating entity "fifo_decimation_2_fifo_decimation_2_dual_clock_fifo" for hierarchy "fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v Line: 138
Info (12128): Elaborating entity "dcfifo" for hierarchy "fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v Line: 66
Info (12130): Elaborated megafunction instantiation "fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v Line: 66
Info (12133): Instantiated megafunction "fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v Line: 66
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "clocks_are_synchronized" = "FALSE"
    Info (12134): Parameter "intended_device_family" = "CYCLONEV"
    Info (12134): Parameter "lpm_hint" = "DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT"
    Info (12134): Parameter "lpm_numwords" = "32"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "fifo_decimation_2:inst20|altera_reset_controller:rst_controller" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd Line: 126
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "fifo_decimation_2:inst20|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "fifo_decimation_2:inst20|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "FFT_clk" for hierarchy "FFT_clk:inst21"
Warning (10492): VHDL Process Statement warning at FFT_clk.vhd(29): signal "tmp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_clk.vhd Line: 29
Info (12128): Elaborating entity "fifo_decimation_3" for hierarchy "fifo_decimation_3:inst23"
Info (12128): Elaborating entity "fifo_decimation_3_fifo_decimation_3" for hierarchy "fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd Line: 112
Info (12128): Elaborating entity "fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls" for hierarchy "fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v Line: 206
Info (12128): Elaborating entity "fifo_decimation_3_fifo_decimation_3_dual_clock_fifo" for hierarchy "fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v Line: 138
Info (12128): Elaborating entity "dcfifo" for hierarchy "fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v Line: 66
Info (12130): Elaborated megafunction instantiation "fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v Line: 66
Info (12133): Instantiated megafunction "fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v Line: 66
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "clocks_are_synchronized" = "FALSE"
    Info (12134): Parameter "intended_device_family" = "CYCLONEV"
    Info (12134): Parameter "lpm_hint" = "DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Warning (287001): Assertion warning: Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf Line: 142
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_o7u1.tdf
    Info (12023): Found entity 1: dcfifo_o7u1 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf Line: 41
Info (12128): Elaborating entity "dcfifo_o7u1" for hierarchy "fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_c9b.tdf
    Info (12023): Found entity 1: a_gray2bin_c9b File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_gray2bin_c9b.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_c9b" for hierarchy "fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|a_gray2bin_c9b:wrptr_g_gray2bin" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_bu6.tdf
    Info (12023): Found entity 1: a_graycounter_bu6 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_graycounter_bu6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_bu6" for hierarchy "fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|a_graycounter_bu6:rdptr_g1p" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_7cc.tdf
    Info (12023): Found entity 1: a_graycounter_7cc File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_graycounter_7cc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_7cc" for hierarchy "fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|a_graycounter_7cc:wrptr_g1p" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q5d1.tdf
    Info (12023): Found entity 1: altsyncram_q5d1 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_q5d1" for hierarchy "fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_snl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_snl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/alt_synch_pipe_snl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_snl" for hierarchy "fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_snl:rs_dgwp" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info (12023): Found entity 1: dffpipe_id9 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dffpipe_id9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_id9" for hierarchy "fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_id9:dffpipe10" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/alt_synch_pipe_snl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_cd9.tdf
    Info (12023): Found entity 1: dffpipe_cd9 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dffpipe_cd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_cd9" for hierarchy "fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|dffpipe_cd9:ws_brp" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_1ol File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/alt_synch_pipe_1ol.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_1ol" for hierarchy "fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_1ol:ws_dgrp" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf
    Info (12023): Found entity 1: dffpipe_jd9 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dffpipe_jd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_jd9" for hierarchy "fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe14" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/alt_synch_pipe_1ol.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tu5.tdf
    Info (12023): Found entity 1: cmpr_tu5 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cmpr_tu5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_tu5" for hierarchy "fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|cmpr_tu5:rdempty_eq_comp" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf Line: 73
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "fifo_decimation_3:inst23|altera_reset_controller:rst_controller" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd Line: 126
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "fifo_decimation_3:inst23|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "fifo_decimation_3:inst23|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "cic_clk" for hierarchy "cic_clk:inst24"
Warning (10492): VHDL Process Statement warning at cic_clk.vhd(29): signal "tmp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cic_clk.vhd Line: 29
Info (12128): Elaborating entity "CIC1" for hierarchy "CIC1:inst32"
Warning (10036): Verilog HDL or VHDL warning at CIC1.vhd(140): object "tapsum1" assigned a value but never read File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/CIC1.vhd Line: 140
Warning (10036): Verilog HDL or VHDL warning at CIC1.vhd(141): object "tapsum2" assigned a value but never read File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/CIC1.vhd Line: 141
Info (12128): Elaborating entity "Integral" for hierarchy "Integral:inst26"
Info (12128): Elaborating entity "HPF_FIR_2" for hierarchy "HPF_FIR_2:inst44"
Info (12128): Elaborating entity "LPF_FIR_2" for hierarchy "LPF_FIR_2:inst41"
Info (12128): Elaborating entity "LPF_FIR_2_CLK" for hierarchy "LPF_FIR_2_CLK:inst27"
Warning (10492): VHDL Process Statement warning at LPF_FIR_2_CLK.vhd(29): signal "tmp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/LPF_FIR_2_CLK.vhd Line: 29
Info (12128): Elaborating entity "TESTCIC2" for hierarchy "TESTCIC2:inst33"
Info (12128): Elaborating entity "Decimation" for hierarchy "Decimation:inst42"
Info (12128): Elaborating entity "fifo_decimation_4" for hierarchy "fifo_decimation_4:inst43"
Info (12128): Elaborating entity "fifo_decimation_4_fifo_decimation_4" for hierarchy "fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/fifo_decimation_4.vhd Line: 112
Info (12128): Elaborating entity "fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls" for hierarchy "fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v Line: 206
Info (12128): Elaborating entity "fifo_decimation_4_fifo_decimation_4_dual_clock_fifo" for hierarchy "fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v Line: 138
Info (12128): Elaborating entity "dcfifo" for hierarchy "fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v Line: 66
Info (12130): Elaborated megafunction instantiation "fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v Line: 66
Info (12133): Instantiated megafunction "fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v Line: 66
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "clocks_are_synchronized" = "FALSE"
    Info (12134): Parameter "intended_device_family" = "CYCLONEV"
    Info (12134): Parameter "lpm_hint" = "DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "fifo_decimation_4:inst43|altera_reset_controller:rst_controller" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/fifo_decimation_4.vhd Line: 126
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "fifo_decimation_4:inst43|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "fifo_decimation_4:inst43|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ge84.tdf
    Info (12023): Found entity 1: altsyncram_ge84 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_ge84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/mux_elc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3ci.tdf
    Info (12023): Found entity 1: cntr_3ci File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_3ci.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_g9c.tdf
    Info (12023): Found entity 1: cmpr_g9c File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cmpr_g9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_4vi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_09i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cmpr_c9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "Integral"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.11.16.11:22:58 Progress: Loading sldf2e8f864/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf2e8f864/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[0]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf Line: 42
        Warning (14320): Synthesized away node "fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[1]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf Line: 74
        Warning (14320): Synthesized away node "fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[2]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf Line: 106
        Warning (14320): Synthesized away node "fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[3]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf Line: 138
        Warning (14320): Synthesized away node "fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[4]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf Line: 170
        Warning (14320): Synthesized away node "fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[5]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf Line: 202
        Warning (14320): Synthesized away node "fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[6]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf Line: 234
        Warning (14320): Synthesized away node "fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[7]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf Line: 266
        Warning (14320): Synthesized away node "fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[8]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf Line: 298
        Warning (14320): Synthesized away node "fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[9]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf Line: 330
        Warning (14320): Synthesized away node "fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[10]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf Line: 362
        Warning (14320): Synthesized away node "fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[11]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf Line: 394
        Warning (14320): Synthesized away node "fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[12]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf Line: 426
        Warning (14320): Synthesized away node "fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[13]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf Line: 458
        Warning (14320): Synthesized away node "fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[14]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf Line: 490
        Warning (14320): Synthesized away node "fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[15]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf Line: 522
        Warning (14320): Synthesized away node "fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[16]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf Line: 554
        Warning (14320): Synthesized away node "fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[17]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf Line: 586
        Warning (14320): Synthesized away node "fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[18]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf Line: 618
        Warning (14320): Synthesized away node "fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[19]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf Line: 650
        Warning (14320): Synthesized away node "fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[20]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf Line: 682
        Warning (14320): Synthesized away node "fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[21]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf Line: 714
        Warning (14320): Synthesized away node "fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[22]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf Line: 746
        Warning (14320): Synthesized away node "fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[23]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf Line: 778
        Warning (14320): Synthesized away node "fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[24]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf Line: 810
        Warning (14320): Synthesized away node "fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[25]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf Line: 842
        Warning (14320): Synthesized away node "fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[26]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf Line: 874
        Warning (14320): Synthesized away node "fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[27]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf Line: 906
        Warning (14320): Synthesized away node "fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[28]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf Line: 938
        Warning (14320): Synthesized away node "fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[29]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf Line: 970
        Warning (14320): Synthesized away node "fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[30]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf Line: 1002
        Warning (14320): Synthesized away node "fifo_decimation_4:inst43|fifo_decimation_4_fifo_decimation_4:fifo_decimation_4|fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_4_fifo_decimation_4_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[31]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf Line: 1034
        Warning (14320): Synthesized away node "fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[0]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf Line: 42
        Warning (14320): Synthesized away node "fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[1]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf Line: 74
        Warning (14320): Synthesized away node "fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[2]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf Line: 106
        Warning (14320): Synthesized away node "fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[3]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf Line: 138
        Warning (14320): Synthesized away node "fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[4]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf Line: 170
        Warning (14320): Synthesized away node "fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[5]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf Line: 202
        Warning (14320): Synthesized away node "fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[6]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf Line: 234
        Warning (14320): Synthesized away node "fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[7]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf Line: 266
        Warning (14320): Synthesized away node "fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[8]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf Line: 298
        Warning (14320): Synthesized away node "fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[9]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf Line: 330
        Warning (14320): Synthesized away node "fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[10]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf Line: 362
        Warning (14320): Synthesized away node "fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[11]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf Line: 394
        Warning (14320): Synthesized away node "fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[12]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf Line: 426
        Warning (14320): Synthesized away node "fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[13]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf Line: 458
        Warning (14320): Synthesized away node "fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[17]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf Line: 586
        Warning (14320): Synthesized away node "fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[18]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf Line: 618
        Warning (14320): Synthesized away node "fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[19]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf Line: 650
        Warning (14320): Synthesized away node "fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[20]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf Line: 682
        Warning (14320): Synthesized away node "fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[21]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf Line: 714
        Warning (14320): Synthesized away node "fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[22]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf Line: 746
        Warning (14320): Synthesized away node "fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[23]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf Line: 778
        Warning (14320): Synthesized away node "fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[24]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf Line: 810
        Warning (14320): Synthesized away node "fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[25]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf Line: 842
        Warning (14320): Synthesized away node "fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[26]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf Line: 874
        Warning (14320): Synthesized away node "fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[27]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf Line: 906
        Warning (14320): Synthesized away node "fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[28]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf Line: 938
        Warning (14320): Synthesized away node "fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[29]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf Line: 970
        Warning (14320): Synthesized away node "fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[30]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf Line: 1002
        Warning (14320): Synthesized away node "fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[31]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf Line: 1034
        Warning (14320): Synthesized away node "fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[19]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf Line: 650
        Warning (14320): Synthesized away node "fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[20]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf Line: 682
        Warning (14320): Synthesized away node "fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[21]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf Line: 714
        Warning (14320): Synthesized away node "fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[22]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf Line: 746
        Warning (14320): Synthesized away node "fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[23]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf Line: 778
        Warning (14320): Synthesized away node "fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[24]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf Line: 810
        Warning (14320): Synthesized away node "fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[25]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf Line: 842
        Warning (14320): Synthesized away node "fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[26]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf Line: 874
        Warning (14320): Synthesized away node "fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[27]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf Line: 906
        Warning (14320): Synthesized away node "fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[28]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf Line: 938
        Warning (14320): Synthesized away node "fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[29]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf Line: 970
        Warning (14320): Synthesized away node "fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[30]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf Line: 1002
        Warning (14320): Synthesized away node "fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[31]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf Line: 1034
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276004): RAM logic "cordic_v3:inst18|ram_2i" is uninferred due to inappropriate RAM size File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic_v3.vhd Line: 26
    Info (276004): RAM logic "cordic_v3:inst18|ram_tan" is uninferred due to inappropriate RAM size File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic_v3.vhd Line: 33
Warning (20013): Ignored 19 assignments for entity "FFT" -- entity does not exist in design
Warning (20013): Ignored 33 assignments for entity "FFT_FFT_Comp" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "NCO_TEST" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "NCO_TEST_nco_iq" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "FFT" -- entity does not exist in design
Warning (20013): Ignored 33 assignments for entity "FFT_FFT_Comp" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "NCO_TEST" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "NCO_TEST_nco_iq" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "FFT" -- entity does not exist in design
Warning (20013): Ignored 33 assignments for entity "FFT_FFT_Comp" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "NCO_TEST" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "NCO_TEST_nco_iq" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "FFT" -- entity does not exist in design
Warning (20013): Ignored 33 assignments for entity "FFT_FFT_Comp" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "NCO_TEST" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "NCO_TEST_nco_iq" -- entity does not exist in design
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "avg_inc:inst39|Div0" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/avg_inc.vhd Line: 30
Info (12130): Elaborated megafunction instantiation "avg_inc:inst39|lpm_divide:Div0" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/avg_inc.vhd Line: 30
Info (12133): Instantiated megafunction "avg_inc:inst39|lpm_divide:Div0" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/avg_inc.vhd Line: 30
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_cpo.tdf
    Info (12023): Found entity 1: lpm_divide_cpo File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/lpm_divide_cpo.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_lbg.tdf
    Info (12023): Found entity 1: abs_divider_lbg File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/abs_divider_lbg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf
    Info (12023): Found entity 1: alt_u_div_qve File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/alt_u_div_qve.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_ln9.tdf
    Info (12023): Found entity 1: lpm_abs_ln9 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/lpm_abs_ln9.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf
    Info (12023): Found entity 1: lpm_abs_4p9 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/lpm_abs_4p9.tdf Line: 23
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register Phase_Frequency_Converter:inst13|stage_1[0] will power up to Low File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Phase_Frequency_Converter.vhd Line: 36
    Critical Warning (18010): Register Integral:inst26|sum[0] will power up to Low File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Integral.vhd Line: 30
    Critical Warning (18010): Register Integral:inst26|sum[31] will power up to Low File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Integral.vhd Line: 30
    Critical Warning (18010): Register Integral:inst26|holder[31] will power up to Low File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Integral.vhd Line: 30
    Critical Warning (18010): Register Integral:inst26|holder[0] will power up to Low File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Integral.vhd Line: 30
    Critical Warning (18010): Register cordic_v3:inst18|angle[0] will power up to Low File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic_v3.vhd Line: 63
Info (17049): 486 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 19 assignments for entity "FFT" -- entity does not exist in design
Warning (20013): Ignored 33 assignments for entity "FFT_FFT_Comp" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "NCO_TEST" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "NCO_TEST_nco_iq" -- entity does not exist in design
Info (35024): Successfully connected in-system debug instance "Integral" to all 313 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 15 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: OUTCLK port on the PLL is not properly connected on instance PLL:inst15|PLL_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll. The output clock port on the PLL must be connected. File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Info (21057): Implemented 23148 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 21938 logic cells
    Info (21064): Implemented 1116 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 84 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 130 warnings
    Info: Peak virtual memory: 5339 megabytes
    Info: Processing ended: Wed Nov 16 11:24:13 2022
    Info: Elapsed time: 00:02:33
    Info: Total CPU time (on all processors): 00:03:46


