

================================================================
== Vitis HLS Report for 'mm1'
================================================================
* Date:           Sun Sep  1 01:16:35 2024

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        version2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  3.041 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   390401|   390401|  1.300 ms|  1.300 ms|  390401|  390401|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                          |                               |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                 Instance                 |             Module            |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_mm1_Pipeline_l_j0_init_fu_490         |mm1_Pipeline_l_j0_init         |        6|        6|  19.980 ns|  19.980 ns|     6|     6|       no|
        |grp_mm1_Pipeline_l_S_k0_0_k0_l_j0_fu_549  |mm1_Pipeline_l_S_k0_0_k0_l_j0  |     1934|     1934|   6.440 us|   6.440 us|  1934|  1934|       no|
        |grp_mm1_Pipeline_l_j0_back_fu_721         |mm1_Pipeline_l_j0_back         |        6|        6|  19.980 ns|  19.980 ns|     6|     6|       no|
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_mm1_i0  |   390400|   390400|      1952|          -|          -|   200|        no|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       49|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|   140|    20578|    12681|    -|
|Memory               |        0|     -|     1760|     1815|    0|
|Multiplexer          |        -|     -|        -|     3792|    -|
|Register             |        -|     -|       46|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|   140|    22384|    18337|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     4|        2|        4|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     1|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+-------------------------------+---------+-----+-------+-------+-----+
    |                 Instance                 |             Module            | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +------------------------------------------+-------------------------------+---------+-----+-------+-------+-----+
    |grp_mm1_Pipeline_l_S_k0_0_k0_l_j0_fu_549  |mm1_Pipeline_l_S_k0_0_k0_l_j0  |        0|  140|  20548|  12491|    0|
    |grp_mm1_Pipeline_l_j0_back_fu_721         |mm1_Pipeline_l_j0_back         |        0|    0|     17|    109|    0|
    |grp_mm1_Pipeline_l_j0_init_fu_490         |mm1_Pipeline_l_j0_init         |        0|    0|     13|     81|    0|
    +------------------------------------------+-------------------------------+---------+-----+-------+-------+-----+
    |Total                                     |                               |        0|  140|  20578|  12681|    0|
    +------------------------------------------+-------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |v4_U     |mm1_v4_RAM_AUTO_1R1W  |        0|  32|  33|    0|     4|   32|     1|          128|
    |v4_1_U   |mm1_v4_RAM_AUTO_1R1W  |        0|  32|  33|    0|     4|   32|     1|          128|
    |v4_2_U   |mm1_v4_RAM_AUTO_1R1W  |        0|  32|  33|    0|     4|   32|     1|          128|
    |v4_3_U   |mm1_v4_RAM_AUTO_1R1W  |        0|  32|  33|    0|     4|   32|     1|          128|
    |v4_4_U   |mm1_v4_RAM_AUTO_1R1W  |        0|  32|  33|    0|     4|   32|     1|          128|
    |v4_5_U   |mm1_v4_RAM_AUTO_1R1W  |        0|  32|  33|    0|     4|   32|     1|          128|
    |v4_6_U   |mm1_v4_RAM_AUTO_1R1W  |        0|  32|  33|    0|     4|   32|     1|          128|
    |v4_7_U   |mm1_v4_RAM_AUTO_1R1W  |        0|  32|  33|    0|     4|   32|     1|          128|
    |v4_8_U   |mm1_v4_RAM_AUTO_1R1W  |        0|  32|  33|    0|     4|   32|     1|          128|
    |v4_9_U   |mm1_v4_RAM_AUTO_1R1W  |        0|  32|  33|    0|     4|   32|     1|          128|
    |v4_10_U  |mm1_v4_RAM_AUTO_1R1W  |        0|  32|  33|    0|     4|   32|     1|          128|
    |v4_11_U  |mm1_v4_RAM_AUTO_1R1W  |        0|  32|  33|    0|     4|   32|     1|          128|
    |v4_12_U  |mm1_v4_RAM_AUTO_1R1W  |        0|  32|  33|    0|     4|   32|     1|          128|
    |v4_13_U  |mm1_v4_RAM_AUTO_1R1W  |        0|  32|  33|    0|     4|   32|     1|          128|
    |v4_14_U  |mm1_v4_RAM_AUTO_1R1W  |        0|  32|  33|    0|     4|   32|     1|          128|
    |v4_15_U  |mm1_v4_RAM_AUTO_1R1W  |        0|  32|  33|    0|     4|   32|     1|          128|
    |v4_16_U  |mm1_v4_RAM_AUTO_1R1W  |        0|  32|  33|    0|     4|   32|     1|          128|
    |v4_17_U  |mm1_v4_RAM_AUTO_1R1W  |        0|  32|  33|    0|     4|   32|     1|          128|
    |v4_18_U  |mm1_v4_RAM_AUTO_1R1W  |        0|  32|  33|    0|     4|   32|     1|          128|
    |v4_19_U  |mm1_v4_RAM_AUTO_1R1W  |        0|  32|  33|    0|     4|   32|     1|          128|
    |v4_20_U  |mm1_v4_RAM_AUTO_1R1W  |        0|  32|  33|    0|     4|   32|     1|          128|
    |v4_21_U  |mm1_v4_RAM_AUTO_1R1W  |        0|  32|  33|    0|     4|   32|     1|          128|
    |v4_22_U  |mm1_v4_RAM_AUTO_1R1W  |        0|  32|  33|    0|     4|   32|     1|          128|
    |v4_23_U  |mm1_v4_RAM_AUTO_1R1W  |        0|  32|  33|    0|     4|   32|     1|          128|
    |v4_24_U  |mm1_v4_RAM_AUTO_1R1W  |        0|  32|  33|    0|     4|   32|     1|          128|
    |v4_25_U  |mm1_v4_RAM_AUTO_1R1W  |        0|  32|  33|    0|     4|   32|     1|          128|
    |v4_26_U  |mm1_v4_RAM_AUTO_1R1W  |        0|  32|  33|    0|     4|   32|     1|          128|
    |v4_27_U  |mm1_v4_RAM_AUTO_1R1W  |        0|  32|  33|    0|     4|   32|     1|          128|
    |v4_28_U  |mm1_v4_RAM_AUTO_1R1W  |        0|  32|  33|    0|     4|   32|     1|          128|
    |v4_29_U  |mm1_v4_RAM_AUTO_1R1W  |        0|  32|  33|    0|     4|   32|     1|          128|
    |v4_30_U  |mm1_v4_RAM_AUTO_1R1W  |        0|  32|  33|    0|     4|   32|     1|          128|
    |v4_31_U  |mm1_v4_RAM_AUTO_1R1W  |        0|  32|  33|    0|     4|   32|     1|          128|
    |v4_32_U  |mm1_v4_RAM_AUTO_1R1W  |        0|  32|  33|    0|     4|   32|     1|          128|
    |v4_33_U  |mm1_v4_RAM_AUTO_1R1W  |        0|  32|  33|    0|     4|   32|     1|          128|
    |v4_34_U  |mm1_v4_RAM_AUTO_1R1W  |        0|  32|  33|    0|     4|   32|     1|          128|
    |v4_35_U  |mm1_v4_RAM_AUTO_1R1W  |        0|  32|  33|    0|     4|   32|     1|          128|
    |v4_36_U  |mm1_v4_RAM_AUTO_1R1W  |        0|  32|  33|    0|     4|   32|     1|          128|
    |v4_37_U  |mm1_v4_RAM_AUTO_1R1W  |        0|  32|  33|    0|     4|   32|     1|          128|
    |v4_38_U  |mm1_v4_RAM_AUTO_1R1W  |        0|  32|  33|    0|     4|   32|     1|          128|
    |v4_39_U  |mm1_v4_RAM_AUTO_1R1W  |        0|  32|  33|    0|     4|   32|     1|          128|
    |v4_40_U  |mm1_v4_RAM_AUTO_1R1W  |        0|  32|  33|    0|     4|   32|     1|          128|
    |v4_41_U  |mm1_v4_RAM_AUTO_1R1W  |        0|  32|  33|    0|     4|   32|     1|          128|
    |v4_42_U  |mm1_v4_RAM_AUTO_1R1W  |        0|  32|  33|    0|     4|   32|     1|          128|
    |v4_43_U  |mm1_v4_RAM_AUTO_1R1W  |        0|  32|  33|    0|     4|   32|     1|          128|
    |v4_44_U  |mm1_v4_RAM_AUTO_1R1W  |        0|  32|  33|    0|     4|   32|     1|          128|
    |v4_45_U  |mm1_v4_RAM_AUTO_1R1W  |        0|  32|  33|    0|     4|   32|     1|          128|
    |v4_46_U  |mm1_v4_RAM_AUTO_1R1W  |        0|  32|  33|    0|     4|   32|     1|          128|
    |v4_47_U  |mm1_v4_RAM_AUTO_1R1W  |        0|  32|  33|    0|     4|   32|     1|          128|
    |v4_48_U  |mm1_v4_RAM_AUTO_1R1W  |        0|  32|  33|    0|     4|   32|     1|          128|
    |v4_49_U  |mm1_v4_RAM_AUTO_1R1W  |        0|  32|  33|    0|     4|   32|     1|          128|
    |v4_50_U  |mm1_v4_RAM_AUTO_1R1W  |        0|  32|  33|    0|     4|   32|     1|          128|
    |v4_51_U  |mm1_v4_RAM_AUTO_1R1W  |        0|  32|  33|    0|     4|   32|     1|          128|
    |v4_52_U  |mm1_v4_RAM_AUTO_1R1W  |        0|  32|  33|    0|     4|   32|     1|          128|
    |v4_53_U  |mm1_v4_RAM_AUTO_1R1W  |        0|  32|  33|    0|     4|   32|     1|          128|
    |v4_54_U  |mm1_v4_RAM_AUTO_1R1W  |        0|  32|  33|    0|     4|   32|     1|          128|
    +---------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total    |                      |        0|1760|1815|    0|   220| 1760|    55|         7040|
    +---------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln23_fu_905_p2   |         +|   0|  0|  15|           8|           1|
    |empty_12_fu_934_p2   |         -|   0|  0|  23|          16|          16|
    |icmp_ln23_fu_899_p2  |      icmp|   0|  0|  11|           8|           7|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  49|          32|          24|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  43|          8|    1|          8|
    |i0_fu_266       |   9|          2|    8|         16|
    |v4_10_address0  |  20|          4|    2|          8|
    |v4_10_ce0       |  20|          4|    1|          4|
    |v4_10_d0        |  14|          3|   32|         96|
    |v4_10_we0       |  14|          3|    1|          3|
    |v4_11_address0  |  20|          4|    2|          8|
    |v4_11_ce0       |  20|          4|    1|          4|
    |v4_11_d0        |  14|          3|   32|         96|
    |v4_11_we0       |  14|          3|    1|          3|
    |v4_12_address0  |  20|          4|    2|          8|
    |v4_12_ce0       |  20|          4|    1|          4|
    |v4_12_d0        |  14|          3|   32|         96|
    |v4_12_we0       |  14|          3|    1|          3|
    |v4_13_address0  |  20|          4|    2|          8|
    |v4_13_ce0       |  20|          4|    1|          4|
    |v4_13_d0        |  14|          3|   32|         96|
    |v4_13_we0       |  14|          3|    1|          3|
    |v4_14_address0  |  20|          4|    2|          8|
    |v4_14_ce0       |  20|          4|    1|          4|
    |v4_14_d0        |  14|          3|   32|         96|
    |v4_14_we0       |  14|          3|    1|          3|
    |v4_15_address0  |  20|          4|    2|          8|
    |v4_15_ce0       |  20|          4|    1|          4|
    |v4_15_d0        |  14|          3|   32|         96|
    |v4_15_we0       |  14|          3|    1|          3|
    |v4_16_address0  |  20|          4|    2|          8|
    |v4_16_ce0       |  20|          4|    1|          4|
    |v4_16_d0        |  14|          3|   32|         96|
    |v4_16_we0       |  14|          3|    1|          3|
    |v4_17_address0  |  20|          4|    2|          8|
    |v4_17_ce0       |  20|          4|    1|          4|
    |v4_17_d0        |  14|          3|   32|         96|
    |v4_17_we0       |  14|          3|    1|          3|
    |v4_18_address0  |  20|          4|    2|          8|
    |v4_18_ce0       |  20|          4|    1|          4|
    |v4_18_d0        |  14|          3|   32|         96|
    |v4_18_we0       |  14|          3|    1|          3|
    |v4_19_address0  |  20|          4|    2|          8|
    |v4_19_ce0       |  20|          4|    1|          4|
    |v4_19_d0        |  14|          3|   32|         96|
    |v4_19_we0       |  14|          3|    1|          3|
    |v4_1_address0   |  20|          4|    2|          8|
    |v4_1_ce0        |  20|          4|    1|          4|
    |v4_1_d0         |  14|          3|   32|         96|
    |v4_1_we0        |  14|          3|    1|          3|
    |v4_20_address0  |  20|          4|    2|          8|
    |v4_20_ce0       |  20|          4|    1|          4|
    |v4_20_d0        |  14|          3|   32|         96|
    |v4_20_we0       |  14|          3|    1|          3|
    |v4_21_address0  |  20|          4|    2|          8|
    |v4_21_ce0       |  20|          4|    1|          4|
    |v4_21_d0        |  14|          3|   32|         96|
    |v4_21_we0       |  14|          3|    1|          3|
    |v4_22_address0  |  20|          4|    2|          8|
    |v4_22_ce0       |  20|          4|    1|          4|
    |v4_22_d0        |  14|          3|   32|         96|
    |v4_22_we0       |  14|          3|    1|          3|
    |v4_23_address0  |  20|          4|    2|          8|
    |v4_23_ce0       |  20|          4|    1|          4|
    |v4_23_d0        |  14|          3|   32|         96|
    |v4_23_we0       |  14|          3|    1|          3|
    |v4_24_address0  |  20|          4|    2|          8|
    |v4_24_ce0       |  20|          4|    1|          4|
    |v4_24_d0        |  14|          3|   32|         96|
    |v4_24_we0       |  14|          3|    1|          3|
    |v4_25_address0  |  20|          4|    2|          8|
    |v4_25_ce0       |  20|          4|    1|          4|
    |v4_25_d0        |  14|          3|   32|         96|
    |v4_25_we0       |  14|          3|    1|          3|
    |v4_26_address0  |  20|          4|    2|          8|
    |v4_26_ce0       |  20|          4|    1|          4|
    |v4_26_d0        |  14|          3|   32|         96|
    |v4_26_we0       |  14|          3|    1|          3|
    |v4_27_address0  |  20|          4|    2|          8|
    |v4_27_ce0       |  20|          4|    1|          4|
    |v4_27_d0        |  14|          3|   32|         96|
    |v4_27_we0       |  14|          3|    1|          3|
    |v4_28_address0  |  20|          4|    2|          8|
    |v4_28_ce0       |  20|          4|    1|          4|
    |v4_28_d0        |  14|          3|   32|         96|
    |v4_28_we0       |  14|          3|    1|          3|
    |v4_29_address0  |  20|          4|    2|          8|
    |v4_29_ce0       |  20|          4|    1|          4|
    |v4_29_d0        |  14|          3|   32|         96|
    |v4_29_we0       |  14|          3|    1|          3|
    |v4_2_address0   |  20|          4|    2|          8|
    |v4_2_ce0        |  20|          4|    1|          4|
    |v4_2_d0         |  14|          3|   32|         96|
    |v4_2_we0        |  14|          3|    1|          3|
    |v4_30_address0  |  20|          4|    2|          8|
    |v4_30_ce0       |  20|          4|    1|          4|
    |v4_30_d0        |  14|          3|   32|         96|
    |v4_30_we0       |  14|          3|    1|          3|
    |v4_31_address0  |  20|          4|    2|          8|
    |v4_31_ce0       |  20|          4|    1|          4|
    |v4_31_d0        |  14|          3|   32|         96|
    |v4_31_we0       |  14|          3|    1|          3|
    |v4_32_address0  |  20|          4|    2|          8|
    |v4_32_ce0       |  20|          4|    1|          4|
    |v4_32_d0        |  14|          3|   32|         96|
    |v4_32_we0       |  14|          3|    1|          3|
    |v4_33_address0  |  20|          4|    2|          8|
    |v4_33_ce0       |  20|          4|    1|          4|
    |v4_33_d0        |  14|          3|   32|         96|
    |v4_33_we0       |  14|          3|    1|          3|
    |v4_34_address0  |  20|          4|    2|          8|
    |v4_34_ce0       |  20|          4|    1|          4|
    |v4_34_d0        |  14|          3|   32|         96|
    |v4_34_we0       |  14|          3|    1|          3|
    |v4_35_address0  |  20|          4|    2|          8|
    |v4_35_ce0       |  20|          4|    1|          4|
    |v4_35_d0        |  14|          3|   32|         96|
    |v4_35_we0       |  14|          3|    1|          3|
    |v4_36_address0  |  20|          4|    2|          8|
    |v4_36_ce0       |  20|          4|    1|          4|
    |v4_36_d0        |  14|          3|   32|         96|
    |v4_36_we0       |  14|          3|    1|          3|
    |v4_37_address0  |  20|          4|    2|          8|
    |v4_37_ce0       |  20|          4|    1|          4|
    |v4_37_d0        |  14|          3|   32|         96|
    |v4_37_we0       |  14|          3|    1|          3|
    |v4_38_address0  |  20|          4|    2|          8|
    |v4_38_ce0       |  20|          4|    1|          4|
    |v4_38_d0        |  14|          3|   32|         96|
    |v4_38_we0       |  14|          3|    1|          3|
    |v4_39_address0  |  20|          4|    2|          8|
    |v4_39_ce0       |  20|          4|    1|          4|
    |v4_39_d0        |  14|          3|   32|         96|
    |v4_39_we0       |  14|          3|    1|          3|
    |v4_3_address0   |  20|          4|    2|          8|
    |v4_3_ce0        |  20|          4|    1|          4|
    |v4_3_d0         |  14|          3|   32|         96|
    |v4_3_we0        |  14|          3|    1|          3|
    |v4_40_address0  |  20|          4|    2|          8|
    |v4_40_ce0       |  20|          4|    1|          4|
    |v4_40_d0        |  14|          3|   32|         96|
    |v4_40_we0       |  14|          3|    1|          3|
    |v4_41_address0  |  20|          4|    2|          8|
    |v4_41_ce0       |  20|          4|    1|          4|
    |v4_41_d0        |  14|          3|   32|         96|
    |v4_41_we0       |  14|          3|    1|          3|
    |v4_42_address0  |  20|          4|    2|          8|
    |v4_42_ce0       |  20|          4|    1|          4|
    |v4_42_d0        |  14|          3|   32|         96|
    |v4_42_we0       |  14|          3|    1|          3|
    |v4_43_address0  |  20|          4|    2|          8|
    |v4_43_ce0       |  20|          4|    1|          4|
    |v4_43_d0        |  14|          3|   32|         96|
    |v4_43_we0       |  14|          3|    1|          3|
    |v4_44_address0  |  20|          4|    2|          8|
    |v4_44_ce0       |  20|          4|    1|          4|
    |v4_44_d0        |  14|          3|   32|         96|
    |v4_44_we0       |  14|          3|    1|          3|
    |v4_45_address0  |  20|          4|    2|          8|
    |v4_45_ce0       |  20|          4|    1|          4|
    |v4_45_d0        |  14|          3|   32|         96|
    |v4_45_we0       |  14|          3|    1|          3|
    |v4_46_address0  |  20|          4|    2|          8|
    |v4_46_ce0       |  20|          4|    1|          4|
    |v4_46_d0        |  14|          3|   32|         96|
    |v4_46_we0       |  14|          3|    1|          3|
    |v4_47_address0  |  20|          4|    2|          8|
    |v4_47_ce0       |  20|          4|    1|          4|
    |v4_47_d0        |  14|          3|   32|         96|
    |v4_47_we0       |  14|          3|    1|          3|
    |v4_48_address0  |  20|          4|    2|          8|
    |v4_48_ce0       |  20|          4|    1|          4|
    |v4_48_d0        |  14|          3|   32|         96|
    |v4_48_we0       |  14|          3|    1|          3|
    |v4_49_address0  |  20|          4|    2|          8|
    |v4_49_ce0       |  20|          4|    1|          4|
    |v4_49_d0        |  14|          3|   32|         96|
    |v4_49_we0       |  14|          3|    1|          3|
    |v4_4_address0   |  20|          4|    2|          8|
    |v4_4_ce0        |  20|          4|    1|          4|
    |v4_4_d0         |  14|          3|   32|         96|
    |v4_4_we0        |  14|          3|    1|          3|
    |v4_50_address0  |  20|          4|    2|          8|
    |v4_50_ce0       |  20|          4|    1|          4|
    |v4_50_d0        |  14|          3|   32|         96|
    |v4_50_we0       |  14|          3|    1|          3|
    |v4_51_address0  |  20|          4|    2|          8|
    |v4_51_ce0       |  20|          4|    1|          4|
    |v4_51_d0        |  14|          3|   32|         96|
    |v4_51_we0       |  14|          3|    1|          3|
    |v4_52_address0  |  20|          4|    2|          8|
    |v4_52_ce0       |  20|          4|    1|          4|
    |v4_52_d0        |  14|          3|   32|         96|
    |v4_52_we0       |  14|          3|    1|          3|
    |v4_53_address0  |  20|          4|    2|          8|
    |v4_53_ce0       |  20|          4|    1|          4|
    |v4_53_d0        |  14|          3|   32|         96|
    |v4_53_we0       |  14|          3|    1|          3|
    |v4_54_address0  |  20|          4|    2|          8|
    |v4_54_ce0       |  20|          4|    1|          4|
    |v4_54_d0        |  14|          3|   32|         96|
    |v4_54_we0       |  14|          3|    1|          3|
    |v4_5_address0   |  20|          4|    2|          8|
    |v4_5_ce0        |  20|          4|    1|          4|
    |v4_5_d0         |  14|          3|   32|         96|
    |v4_5_we0        |  14|          3|    1|          3|
    |v4_6_address0   |  20|          4|    2|          8|
    |v4_6_ce0        |  20|          4|    1|          4|
    |v4_6_d0         |  14|          3|   32|         96|
    |v4_6_we0        |  14|          3|    1|          3|
    |v4_7_address0   |  20|          4|    2|          8|
    |v4_7_ce0        |  20|          4|    1|          4|
    |v4_7_d0         |  14|          3|   32|         96|
    |v4_7_we0        |  14|          3|    1|          3|
    |v4_8_address0   |  20|          4|    2|          8|
    |v4_8_ce0        |  20|          4|    1|          4|
    |v4_8_d0         |  14|          3|   32|         96|
    |v4_8_we0        |  14|          3|    1|          3|
    |v4_9_address0   |  20|          4|    2|          8|
    |v4_9_ce0        |  20|          4|    1|          4|
    |v4_9_d0         |  14|          3|   32|         96|
    |v4_9_we0        |  14|          3|    1|          3|
    |v4_address0     |  20|          4|    2|          8|
    |v4_ce0          |  20|          4|    1|          4|
    |v4_d0           |  14|          3|   32|         96|
    |v4_we0          |  14|          3|    1|          3|
    +----------------+----+-----------+-----+-----------+
    |Total           |3792|        780| 1989|       6129|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+----+----+-----+-----------+
    |                          Name                         | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                              |   7|   0|    7|          0|
    |empty_12_reg_966                                       |  12|   0|   16|          4|
    |grp_mm1_Pipeline_l_S_k0_0_k0_l_j0_fu_549_ap_start_reg  |   1|   0|    1|          0|
    |grp_mm1_Pipeline_l_j0_back_fu_721_ap_start_reg         |   1|   0|    1|          0|
    |grp_mm1_Pipeline_l_j0_init_fu_490_ap_start_reg         |   1|   0|    1|          0|
    |i0_1_reg_956                                           |   8|   0|    8|          0|
    |i0_fu_266                                              |   8|   0|    8|          0|
    |tmp_2_reg_971                                          |   8|   0|   10|          2|
    +-------------------------------------------------------+----+----+-----+-----------+
    |Total                                                  |  46|   0|   52|          6|
    +-------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|           mm1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|           mm1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|           mm1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|           mm1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|           mm1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|           mm1|  return value|
|v24_address0        |  out|   16|   ap_memory|           v24|         array|
|v24_ce0             |  out|    1|   ap_memory|           v24|         array|
|v24_q0              |   in|   32|   ap_memory|           v24|         array|
|v25_0_address0      |  out|   10|   ap_memory|         v25_0|         array|
|v25_0_ce0           |  out|    1|   ap_memory|         v25_0|         array|
|v25_0_q0            |   in|   32|   ap_memory|         v25_0|         array|
|v25_1_address0      |  out|   10|   ap_memory|         v25_1|         array|
|v25_1_ce0           |  out|    1|   ap_memory|         v25_1|         array|
|v25_1_q0            |   in|   32|   ap_memory|         v25_1|         array|
|v25_2_address0      |  out|   10|   ap_memory|         v25_2|         array|
|v25_2_ce0           |  out|    1|   ap_memory|         v25_2|         array|
|v25_2_q0            |   in|   32|   ap_memory|         v25_2|         array|
|v25_3_address0      |  out|   10|   ap_memory|         v25_3|         array|
|v25_3_ce0           |  out|    1|   ap_memory|         v25_3|         array|
|v25_3_q0            |   in|   32|   ap_memory|         v25_3|         array|
|v25_4_address0      |  out|   10|   ap_memory|         v25_4|         array|
|v25_4_ce0           |  out|    1|   ap_memory|         v25_4|         array|
|v25_4_q0            |   in|   32|   ap_memory|         v25_4|         array|
|v25_5_address0      |  out|   10|   ap_memory|         v25_5|         array|
|v25_5_ce0           |  out|    1|   ap_memory|         v25_5|         array|
|v25_5_q0            |   in|   32|   ap_memory|         v25_5|         array|
|v25_6_address0      |  out|   10|   ap_memory|         v25_6|         array|
|v25_6_ce0           |  out|    1|   ap_memory|         v25_6|         array|
|v25_6_q0            |   in|   32|   ap_memory|         v25_6|         array|
|v25_7_address0      |  out|   10|   ap_memory|         v25_7|         array|
|v25_7_ce0           |  out|    1|   ap_memory|         v25_7|         array|
|v25_7_q0            |   in|   32|   ap_memory|         v25_7|         array|
|v25_8_address0      |  out|   10|   ap_memory|         v25_8|         array|
|v25_8_ce0           |  out|    1|   ap_memory|         v25_8|         array|
|v25_8_q0            |   in|   32|   ap_memory|         v25_8|         array|
|v25_9_address0      |  out|   10|   ap_memory|         v25_9|         array|
|v25_9_ce0           |  out|    1|   ap_memory|         v25_9|         array|
|v25_9_q0            |   in|   32|   ap_memory|         v25_9|         array|
|v25_10_address0     |  out|   10|   ap_memory|        v25_10|         array|
|v25_10_ce0          |  out|    1|   ap_memory|        v25_10|         array|
|v25_10_q0           |   in|   32|   ap_memory|        v25_10|         array|
|v25_11_address0     |  out|   10|   ap_memory|        v25_11|         array|
|v25_11_ce0          |  out|    1|   ap_memory|        v25_11|         array|
|v25_11_q0           |   in|   32|   ap_memory|        v25_11|         array|
|v25_12_address0     |  out|   10|   ap_memory|        v25_12|         array|
|v25_12_ce0          |  out|    1|   ap_memory|        v25_12|         array|
|v25_12_q0           |   in|   32|   ap_memory|        v25_12|         array|
|v25_13_address0     |  out|   10|   ap_memory|        v25_13|         array|
|v25_13_ce0          |  out|    1|   ap_memory|        v25_13|         array|
|v25_13_q0           |   in|   32|   ap_memory|        v25_13|         array|
|v25_14_address0     |  out|   10|   ap_memory|        v25_14|         array|
|v25_14_ce0          |  out|    1|   ap_memory|        v25_14|         array|
|v25_14_q0           |   in|   32|   ap_memory|        v25_14|         array|
|v25_15_address0     |  out|   10|   ap_memory|        v25_15|         array|
|v25_15_ce0          |  out|    1|   ap_memory|        v25_15|         array|
|v25_15_q0           |   in|   32|   ap_memory|        v25_15|         array|
|v25_16_address0     |  out|   10|   ap_memory|        v25_16|         array|
|v25_16_ce0          |  out|    1|   ap_memory|        v25_16|         array|
|v25_16_q0           |   in|   32|   ap_memory|        v25_16|         array|
|v25_17_address0     |  out|   10|   ap_memory|        v25_17|         array|
|v25_17_ce0          |  out|    1|   ap_memory|        v25_17|         array|
|v25_17_q0           |   in|   32|   ap_memory|        v25_17|         array|
|v25_18_address0     |  out|   10|   ap_memory|        v25_18|         array|
|v25_18_ce0          |  out|    1|   ap_memory|        v25_18|         array|
|v25_18_q0           |   in|   32|   ap_memory|        v25_18|         array|
|v25_19_address0     |  out|   10|   ap_memory|        v25_19|         array|
|v25_19_ce0          |  out|    1|   ap_memory|        v25_19|         array|
|v25_19_q0           |   in|   32|   ap_memory|        v25_19|         array|
|v25_20_address0     |  out|   10|   ap_memory|        v25_20|         array|
|v25_20_ce0          |  out|    1|   ap_memory|        v25_20|         array|
|v25_20_q0           |   in|   32|   ap_memory|        v25_20|         array|
|v25_21_address0     |  out|   10|   ap_memory|        v25_21|         array|
|v25_21_ce0          |  out|    1|   ap_memory|        v25_21|         array|
|v25_21_q0           |   in|   32|   ap_memory|        v25_21|         array|
|v25_22_address0     |  out|   10|   ap_memory|        v25_22|         array|
|v25_22_ce0          |  out|    1|   ap_memory|        v25_22|         array|
|v25_22_q0           |   in|   32|   ap_memory|        v25_22|         array|
|v25_23_address0     |  out|   10|   ap_memory|        v25_23|         array|
|v25_23_ce0          |  out|    1|   ap_memory|        v25_23|         array|
|v25_23_q0           |   in|   32|   ap_memory|        v25_23|         array|
|v25_24_address0     |  out|   10|   ap_memory|        v25_24|         array|
|v25_24_ce0          |  out|    1|   ap_memory|        v25_24|         array|
|v25_24_q0           |   in|   32|   ap_memory|        v25_24|         array|
|v25_25_address0     |  out|   10|   ap_memory|        v25_25|         array|
|v25_25_ce0          |  out|    1|   ap_memory|        v25_25|         array|
|v25_25_q0           |   in|   32|   ap_memory|        v25_25|         array|
|v25_26_address0     |  out|   10|   ap_memory|        v25_26|         array|
|v25_26_ce0          |  out|    1|   ap_memory|        v25_26|         array|
|v25_26_q0           |   in|   32|   ap_memory|        v25_26|         array|
|v25_27_address0     |  out|   10|   ap_memory|        v25_27|         array|
|v25_27_ce0          |  out|    1|   ap_memory|        v25_27|         array|
|v25_27_q0           |   in|   32|   ap_memory|        v25_27|         array|
|v25_28_address0     |  out|   10|   ap_memory|        v25_28|         array|
|v25_28_ce0          |  out|    1|   ap_memory|        v25_28|         array|
|v25_28_q0           |   in|   32|   ap_memory|        v25_28|         array|
|v25_29_address0     |  out|   10|   ap_memory|        v25_29|         array|
|v25_29_ce0          |  out|    1|   ap_memory|        v25_29|         array|
|v25_29_q0           |   in|   32|   ap_memory|        v25_29|         array|
|v25_30_address0     |  out|   10|   ap_memory|        v25_30|         array|
|v25_30_ce0          |  out|    1|   ap_memory|        v25_30|         array|
|v25_30_q0           |   in|   32|   ap_memory|        v25_30|         array|
|v25_31_address0     |  out|   10|   ap_memory|        v25_31|         array|
|v25_31_ce0          |  out|    1|   ap_memory|        v25_31|         array|
|v25_31_q0           |   in|   32|   ap_memory|        v25_31|         array|
|v25_32_address0     |  out|   10|   ap_memory|        v25_32|         array|
|v25_32_ce0          |  out|    1|   ap_memory|        v25_32|         array|
|v25_32_q0           |   in|   32|   ap_memory|        v25_32|         array|
|v25_33_address0     |  out|   10|   ap_memory|        v25_33|         array|
|v25_33_ce0          |  out|    1|   ap_memory|        v25_33|         array|
|v25_33_q0           |   in|   32|   ap_memory|        v25_33|         array|
|v25_34_address0     |  out|   10|   ap_memory|        v25_34|         array|
|v25_34_ce0          |  out|    1|   ap_memory|        v25_34|         array|
|v25_34_q0           |   in|   32|   ap_memory|        v25_34|         array|
|v25_35_address0     |  out|   10|   ap_memory|        v25_35|         array|
|v25_35_ce0          |  out|    1|   ap_memory|        v25_35|         array|
|v25_35_q0           |   in|   32|   ap_memory|        v25_35|         array|
|v25_36_address0     |  out|   10|   ap_memory|        v25_36|         array|
|v25_36_ce0          |  out|    1|   ap_memory|        v25_36|         array|
|v25_36_q0           |   in|   32|   ap_memory|        v25_36|         array|
|v25_37_address0     |  out|   10|   ap_memory|        v25_37|         array|
|v25_37_ce0          |  out|    1|   ap_memory|        v25_37|         array|
|v25_37_q0           |   in|   32|   ap_memory|        v25_37|         array|
|v25_38_address0     |  out|   10|   ap_memory|        v25_38|         array|
|v25_38_ce0          |  out|    1|   ap_memory|        v25_38|         array|
|v25_38_q0           |   in|   32|   ap_memory|        v25_38|         array|
|v25_39_address0     |  out|   10|   ap_memory|        v25_39|         array|
|v25_39_ce0          |  out|    1|   ap_memory|        v25_39|         array|
|v25_39_q0           |   in|   32|   ap_memory|        v25_39|         array|
|v25_40_address0     |  out|   10|   ap_memory|        v25_40|         array|
|v25_40_ce0          |  out|    1|   ap_memory|        v25_40|         array|
|v25_40_q0           |   in|   32|   ap_memory|        v25_40|         array|
|v25_41_address0     |  out|   10|   ap_memory|        v25_41|         array|
|v25_41_ce0          |  out|    1|   ap_memory|        v25_41|         array|
|v25_41_q0           |   in|   32|   ap_memory|        v25_41|         array|
|v25_42_address0     |  out|   10|   ap_memory|        v25_42|         array|
|v25_42_ce0          |  out|    1|   ap_memory|        v25_42|         array|
|v25_42_q0           |   in|   32|   ap_memory|        v25_42|         array|
|v25_43_address0     |  out|   10|   ap_memory|        v25_43|         array|
|v25_43_ce0          |  out|    1|   ap_memory|        v25_43|         array|
|v25_43_q0           |   in|   32|   ap_memory|        v25_43|         array|
|v25_44_address0     |  out|   10|   ap_memory|        v25_44|         array|
|v25_44_ce0          |  out|    1|   ap_memory|        v25_44|         array|
|v25_44_q0           |   in|   32|   ap_memory|        v25_44|         array|
|v25_45_address0     |  out|   10|   ap_memory|        v25_45|         array|
|v25_45_ce0          |  out|    1|   ap_memory|        v25_45|         array|
|v25_45_q0           |   in|   32|   ap_memory|        v25_45|         array|
|v25_46_address0     |  out|   10|   ap_memory|        v25_46|         array|
|v25_46_ce0          |  out|    1|   ap_memory|        v25_46|         array|
|v25_46_q0           |   in|   32|   ap_memory|        v25_46|         array|
|v25_47_address0     |  out|   10|   ap_memory|        v25_47|         array|
|v25_47_ce0          |  out|    1|   ap_memory|        v25_47|         array|
|v25_47_q0           |   in|   32|   ap_memory|        v25_47|         array|
|v25_48_address0     |  out|   10|   ap_memory|        v25_48|         array|
|v25_48_ce0          |  out|    1|   ap_memory|        v25_48|         array|
|v25_48_q0           |   in|   32|   ap_memory|        v25_48|         array|
|v25_49_address0     |  out|   10|   ap_memory|        v25_49|         array|
|v25_49_ce0          |  out|    1|   ap_memory|        v25_49|         array|
|v25_49_q0           |   in|   32|   ap_memory|        v25_49|         array|
|v25_50_address0     |  out|   10|   ap_memory|        v25_50|         array|
|v25_50_ce0          |  out|    1|   ap_memory|        v25_50|         array|
|v25_50_q0           |   in|   32|   ap_memory|        v25_50|         array|
|v25_51_address0     |  out|   10|   ap_memory|        v25_51|         array|
|v25_51_ce0          |  out|    1|   ap_memory|        v25_51|         array|
|v25_51_q0           |   in|   32|   ap_memory|        v25_51|         array|
|v25_52_address0     |  out|   10|   ap_memory|        v25_52|         array|
|v25_52_ce0          |  out|    1|   ap_memory|        v25_52|         array|
|v25_52_q0           |   in|   32|   ap_memory|        v25_52|         array|
|v25_53_address0     |  out|   10|   ap_memory|        v25_53|         array|
|v25_53_ce0          |  out|    1|   ap_memory|        v25_53|         array|
|v25_53_q0           |   in|   32|   ap_memory|        v25_53|         array|
|v25_54_address0     |  out|   10|   ap_memory|        v25_54|         array|
|v25_54_ce0          |  out|    1|   ap_memory|        v25_54|         array|
|v25_54_q0           |   in|   32|   ap_memory|        v25_54|         array|
|out_AB_0_address0   |  out|   10|   ap_memory|      out_AB_0|         array|
|out_AB_0_ce0        |  out|    1|   ap_memory|      out_AB_0|         array|
|out_AB_0_we0        |  out|    1|   ap_memory|      out_AB_0|         array|
|out_AB_0_d0         |  out|   32|   ap_memory|      out_AB_0|         array|
|out_AB_1_address0   |  out|   10|   ap_memory|      out_AB_1|         array|
|out_AB_1_ce0        |  out|    1|   ap_memory|      out_AB_1|         array|
|out_AB_1_we0        |  out|    1|   ap_memory|      out_AB_1|         array|
|out_AB_1_d0         |  out|   32|   ap_memory|      out_AB_1|         array|
|out_AB_2_address0   |  out|   10|   ap_memory|      out_AB_2|         array|
|out_AB_2_ce0        |  out|    1|   ap_memory|      out_AB_2|         array|
|out_AB_2_we0        |  out|    1|   ap_memory|      out_AB_2|         array|
|out_AB_2_d0         |  out|   32|   ap_memory|      out_AB_2|         array|
|out_AB_3_address0   |  out|   10|   ap_memory|      out_AB_3|         array|
|out_AB_3_ce0        |  out|    1|   ap_memory|      out_AB_3|         array|
|out_AB_3_we0        |  out|    1|   ap_memory|      out_AB_3|         array|
|out_AB_3_d0         |  out|   32|   ap_memory|      out_AB_3|         array|
|out_AB_4_address0   |  out|   10|   ap_memory|      out_AB_4|         array|
|out_AB_4_ce0        |  out|    1|   ap_memory|      out_AB_4|         array|
|out_AB_4_we0        |  out|    1|   ap_memory|      out_AB_4|         array|
|out_AB_4_d0         |  out|   32|   ap_memory|      out_AB_4|         array|
|out_AB_5_address0   |  out|   10|   ap_memory|      out_AB_5|         array|
|out_AB_5_ce0        |  out|    1|   ap_memory|      out_AB_5|         array|
|out_AB_5_we0        |  out|    1|   ap_memory|      out_AB_5|         array|
|out_AB_5_d0         |  out|   32|   ap_memory|      out_AB_5|         array|
|out_AB_6_address0   |  out|   10|   ap_memory|      out_AB_6|         array|
|out_AB_6_ce0        |  out|    1|   ap_memory|      out_AB_6|         array|
|out_AB_6_we0        |  out|    1|   ap_memory|      out_AB_6|         array|
|out_AB_6_d0         |  out|   32|   ap_memory|      out_AB_6|         array|
|out_AB_7_address0   |  out|   10|   ap_memory|      out_AB_7|         array|
|out_AB_7_ce0        |  out|    1|   ap_memory|      out_AB_7|         array|
|out_AB_7_we0        |  out|    1|   ap_memory|      out_AB_7|         array|
|out_AB_7_d0         |  out|   32|   ap_memory|      out_AB_7|         array|
|out_AB_8_address0   |  out|   10|   ap_memory|      out_AB_8|         array|
|out_AB_8_ce0        |  out|    1|   ap_memory|      out_AB_8|         array|
|out_AB_8_we0        |  out|    1|   ap_memory|      out_AB_8|         array|
|out_AB_8_d0         |  out|   32|   ap_memory|      out_AB_8|         array|
|out_AB_9_address0   |  out|   10|   ap_memory|      out_AB_9|         array|
|out_AB_9_ce0        |  out|    1|   ap_memory|      out_AB_9|         array|
|out_AB_9_we0        |  out|    1|   ap_memory|      out_AB_9|         array|
|out_AB_9_d0         |  out|   32|   ap_memory|      out_AB_9|         array|
|out_AB_10_address0  |  out|   10|   ap_memory|     out_AB_10|         array|
|out_AB_10_ce0       |  out|    1|   ap_memory|     out_AB_10|         array|
|out_AB_10_we0       |  out|    1|   ap_memory|     out_AB_10|         array|
|out_AB_10_d0        |  out|   32|   ap_memory|     out_AB_10|         array|
|out_AB_11_address0  |  out|   10|   ap_memory|     out_AB_11|         array|
|out_AB_11_ce0       |  out|    1|   ap_memory|     out_AB_11|         array|
|out_AB_11_we0       |  out|    1|   ap_memory|     out_AB_11|         array|
|out_AB_11_d0        |  out|   32|   ap_memory|     out_AB_11|         array|
|out_AB_12_address0  |  out|   10|   ap_memory|     out_AB_12|         array|
|out_AB_12_ce0       |  out|    1|   ap_memory|     out_AB_12|         array|
|out_AB_12_we0       |  out|    1|   ap_memory|     out_AB_12|         array|
|out_AB_12_d0        |  out|   32|   ap_memory|     out_AB_12|         array|
|out_AB_13_address0  |  out|   10|   ap_memory|     out_AB_13|         array|
|out_AB_13_ce0       |  out|    1|   ap_memory|     out_AB_13|         array|
|out_AB_13_we0       |  out|    1|   ap_memory|     out_AB_13|         array|
|out_AB_13_d0        |  out|   32|   ap_memory|     out_AB_13|         array|
|out_AB_14_address0  |  out|   10|   ap_memory|     out_AB_14|         array|
|out_AB_14_ce0       |  out|    1|   ap_memory|     out_AB_14|         array|
|out_AB_14_we0       |  out|    1|   ap_memory|     out_AB_14|         array|
|out_AB_14_d0        |  out|   32|   ap_memory|     out_AB_14|         array|
|out_AB_15_address0  |  out|   10|   ap_memory|     out_AB_15|         array|
|out_AB_15_ce0       |  out|    1|   ap_memory|     out_AB_15|         array|
|out_AB_15_we0       |  out|    1|   ap_memory|     out_AB_15|         array|
|out_AB_15_d0        |  out|   32|   ap_memory|     out_AB_15|         array|
|out_AB_16_address0  |  out|   10|   ap_memory|     out_AB_16|         array|
|out_AB_16_ce0       |  out|    1|   ap_memory|     out_AB_16|         array|
|out_AB_16_we0       |  out|    1|   ap_memory|     out_AB_16|         array|
|out_AB_16_d0        |  out|   32|   ap_memory|     out_AB_16|         array|
|out_AB_17_address0  |  out|   10|   ap_memory|     out_AB_17|         array|
|out_AB_17_ce0       |  out|    1|   ap_memory|     out_AB_17|         array|
|out_AB_17_we0       |  out|    1|   ap_memory|     out_AB_17|         array|
|out_AB_17_d0        |  out|   32|   ap_memory|     out_AB_17|         array|
|out_AB_18_address0  |  out|   10|   ap_memory|     out_AB_18|         array|
|out_AB_18_ce0       |  out|    1|   ap_memory|     out_AB_18|         array|
|out_AB_18_we0       |  out|    1|   ap_memory|     out_AB_18|         array|
|out_AB_18_d0        |  out|   32|   ap_memory|     out_AB_18|         array|
|out_AB_19_address0  |  out|   10|   ap_memory|     out_AB_19|         array|
|out_AB_19_ce0       |  out|    1|   ap_memory|     out_AB_19|         array|
|out_AB_19_we0       |  out|    1|   ap_memory|     out_AB_19|         array|
|out_AB_19_d0        |  out|   32|   ap_memory|     out_AB_19|         array|
|out_AB_20_address0  |  out|   10|   ap_memory|     out_AB_20|         array|
|out_AB_20_ce0       |  out|    1|   ap_memory|     out_AB_20|         array|
|out_AB_20_we0       |  out|    1|   ap_memory|     out_AB_20|         array|
|out_AB_20_d0        |  out|   32|   ap_memory|     out_AB_20|         array|
|out_AB_21_address0  |  out|   10|   ap_memory|     out_AB_21|         array|
|out_AB_21_ce0       |  out|    1|   ap_memory|     out_AB_21|         array|
|out_AB_21_we0       |  out|    1|   ap_memory|     out_AB_21|         array|
|out_AB_21_d0        |  out|   32|   ap_memory|     out_AB_21|         array|
|out_AB_22_address0  |  out|   10|   ap_memory|     out_AB_22|         array|
|out_AB_22_ce0       |  out|    1|   ap_memory|     out_AB_22|         array|
|out_AB_22_we0       |  out|    1|   ap_memory|     out_AB_22|         array|
|out_AB_22_d0        |  out|   32|   ap_memory|     out_AB_22|         array|
|out_AB_23_address0  |  out|   10|   ap_memory|     out_AB_23|         array|
|out_AB_23_ce0       |  out|    1|   ap_memory|     out_AB_23|         array|
|out_AB_23_we0       |  out|    1|   ap_memory|     out_AB_23|         array|
|out_AB_23_d0        |  out|   32|   ap_memory|     out_AB_23|         array|
|out_AB_24_address0  |  out|   10|   ap_memory|     out_AB_24|         array|
|out_AB_24_ce0       |  out|    1|   ap_memory|     out_AB_24|         array|
|out_AB_24_we0       |  out|    1|   ap_memory|     out_AB_24|         array|
|out_AB_24_d0        |  out|   32|   ap_memory|     out_AB_24|         array|
|out_AB_25_address0  |  out|   10|   ap_memory|     out_AB_25|         array|
|out_AB_25_ce0       |  out|    1|   ap_memory|     out_AB_25|         array|
|out_AB_25_we0       |  out|    1|   ap_memory|     out_AB_25|         array|
|out_AB_25_d0        |  out|   32|   ap_memory|     out_AB_25|         array|
|out_AB_26_address0  |  out|   10|   ap_memory|     out_AB_26|         array|
|out_AB_26_ce0       |  out|    1|   ap_memory|     out_AB_26|         array|
|out_AB_26_we0       |  out|    1|   ap_memory|     out_AB_26|         array|
|out_AB_26_d0        |  out|   32|   ap_memory|     out_AB_26|         array|
|out_AB_27_address0  |  out|   10|   ap_memory|     out_AB_27|         array|
|out_AB_27_ce0       |  out|    1|   ap_memory|     out_AB_27|         array|
|out_AB_27_we0       |  out|    1|   ap_memory|     out_AB_27|         array|
|out_AB_27_d0        |  out|   32|   ap_memory|     out_AB_27|         array|
|out_AB_28_address0  |  out|   10|   ap_memory|     out_AB_28|         array|
|out_AB_28_ce0       |  out|    1|   ap_memory|     out_AB_28|         array|
|out_AB_28_we0       |  out|    1|   ap_memory|     out_AB_28|         array|
|out_AB_28_d0        |  out|   32|   ap_memory|     out_AB_28|         array|
|out_AB_29_address0  |  out|   10|   ap_memory|     out_AB_29|         array|
|out_AB_29_ce0       |  out|    1|   ap_memory|     out_AB_29|         array|
|out_AB_29_we0       |  out|    1|   ap_memory|     out_AB_29|         array|
|out_AB_29_d0        |  out|   32|   ap_memory|     out_AB_29|         array|
|out_AB_30_address0  |  out|   10|   ap_memory|     out_AB_30|         array|
|out_AB_30_ce0       |  out|    1|   ap_memory|     out_AB_30|         array|
|out_AB_30_we0       |  out|    1|   ap_memory|     out_AB_30|         array|
|out_AB_30_d0        |  out|   32|   ap_memory|     out_AB_30|         array|
|out_AB_31_address0  |  out|   10|   ap_memory|     out_AB_31|         array|
|out_AB_31_ce0       |  out|    1|   ap_memory|     out_AB_31|         array|
|out_AB_31_we0       |  out|    1|   ap_memory|     out_AB_31|         array|
|out_AB_31_d0        |  out|   32|   ap_memory|     out_AB_31|         array|
|out_AB_32_address0  |  out|   10|   ap_memory|     out_AB_32|         array|
|out_AB_32_ce0       |  out|    1|   ap_memory|     out_AB_32|         array|
|out_AB_32_we0       |  out|    1|   ap_memory|     out_AB_32|         array|
|out_AB_32_d0        |  out|   32|   ap_memory|     out_AB_32|         array|
|out_AB_33_address0  |  out|   10|   ap_memory|     out_AB_33|         array|
|out_AB_33_ce0       |  out|    1|   ap_memory|     out_AB_33|         array|
|out_AB_33_we0       |  out|    1|   ap_memory|     out_AB_33|         array|
|out_AB_33_d0        |  out|   32|   ap_memory|     out_AB_33|         array|
|out_AB_34_address0  |  out|   10|   ap_memory|     out_AB_34|         array|
|out_AB_34_ce0       |  out|    1|   ap_memory|     out_AB_34|         array|
|out_AB_34_we0       |  out|    1|   ap_memory|     out_AB_34|         array|
|out_AB_34_d0        |  out|   32|   ap_memory|     out_AB_34|         array|
|out_AB_35_address0  |  out|   10|   ap_memory|     out_AB_35|         array|
|out_AB_35_ce0       |  out|    1|   ap_memory|     out_AB_35|         array|
|out_AB_35_we0       |  out|    1|   ap_memory|     out_AB_35|         array|
|out_AB_35_d0        |  out|   32|   ap_memory|     out_AB_35|         array|
|out_AB_36_address0  |  out|   10|   ap_memory|     out_AB_36|         array|
|out_AB_36_ce0       |  out|    1|   ap_memory|     out_AB_36|         array|
|out_AB_36_we0       |  out|    1|   ap_memory|     out_AB_36|         array|
|out_AB_36_d0        |  out|   32|   ap_memory|     out_AB_36|         array|
|out_AB_37_address0  |  out|   10|   ap_memory|     out_AB_37|         array|
|out_AB_37_ce0       |  out|    1|   ap_memory|     out_AB_37|         array|
|out_AB_37_we0       |  out|    1|   ap_memory|     out_AB_37|         array|
|out_AB_37_d0        |  out|   32|   ap_memory|     out_AB_37|         array|
|out_AB_38_address0  |  out|   10|   ap_memory|     out_AB_38|         array|
|out_AB_38_ce0       |  out|    1|   ap_memory|     out_AB_38|         array|
|out_AB_38_we0       |  out|    1|   ap_memory|     out_AB_38|         array|
|out_AB_38_d0        |  out|   32|   ap_memory|     out_AB_38|         array|
|out_AB_39_address0  |  out|   10|   ap_memory|     out_AB_39|         array|
|out_AB_39_ce0       |  out|    1|   ap_memory|     out_AB_39|         array|
|out_AB_39_we0       |  out|    1|   ap_memory|     out_AB_39|         array|
|out_AB_39_d0        |  out|   32|   ap_memory|     out_AB_39|         array|
|out_AB_40_address0  |  out|   10|   ap_memory|     out_AB_40|         array|
|out_AB_40_ce0       |  out|    1|   ap_memory|     out_AB_40|         array|
|out_AB_40_we0       |  out|    1|   ap_memory|     out_AB_40|         array|
|out_AB_40_d0        |  out|   32|   ap_memory|     out_AB_40|         array|
|out_AB_41_address0  |  out|   10|   ap_memory|     out_AB_41|         array|
|out_AB_41_ce0       |  out|    1|   ap_memory|     out_AB_41|         array|
|out_AB_41_we0       |  out|    1|   ap_memory|     out_AB_41|         array|
|out_AB_41_d0        |  out|   32|   ap_memory|     out_AB_41|         array|
|out_AB_42_address0  |  out|   10|   ap_memory|     out_AB_42|         array|
|out_AB_42_ce0       |  out|    1|   ap_memory|     out_AB_42|         array|
|out_AB_42_we0       |  out|    1|   ap_memory|     out_AB_42|         array|
|out_AB_42_d0        |  out|   32|   ap_memory|     out_AB_42|         array|
|out_AB_43_address0  |  out|   10|   ap_memory|     out_AB_43|         array|
|out_AB_43_ce0       |  out|    1|   ap_memory|     out_AB_43|         array|
|out_AB_43_we0       |  out|    1|   ap_memory|     out_AB_43|         array|
|out_AB_43_d0        |  out|   32|   ap_memory|     out_AB_43|         array|
|out_AB_44_address0  |  out|   10|   ap_memory|     out_AB_44|         array|
|out_AB_44_ce0       |  out|    1|   ap_memory|     out_AB_44|         array|
|out_AB_44_we0       |  out|    1|   ap_memory|     out_AB_44|         array|
|out_AB_44_d0        |  out|   32|   ap_memory|     out_AB_44|         array|
|out_AB_45_address0  |  out|   10|   ap_memory|     out_AB_45|         array|
|out_AB_45_ce0       |  out|    1|   ap_memory|     out_AB_45|         array|
|out_AB_45_we0       |  out|    1|   ap_memory|     out_AB_45|         array|
|out_AB_45_d0        |  out|   32|   ap_memory|     out_AB_45|         array|
|out_AB_46_address0  |  out|   10|   ap_memory|     out_AB_46|         array|
|out_AB_46_ce0       |  out|    1|   ap_memory|     out_AB_46|         array|
|out_AB_46_we0       |  out|    1|   ap_memory|     out_AB_46|         array|
|out_AB_46_d0        |  out|   32|   ap_memory|     out_AB_46|         array|
|out_AB_47_address0  |  out|   10|   ap_memory|     out_AB_47|         array|
|out_AB_47_ce0       |  out|    1|   ap_memory|     out_AB_47|         array|
|out_AB_47_we0       |  out|    1|   ap_memory|     out_AB_47|         array|
|out_AB_47_d0        |  out|   32|   ap_memory|     out_AB_47|         array|
|out_AB_48_address0  |  out|   10|   ap_memory|     out_AB_48|         array|
|out_AB_48_ce0       |  out|    1|   ap_memory|     out_AB_48|         array|
|out_AB_48_we0       |  out|    1|   ap_memory|     out_AB_48|         array|
|out_AB_48_d0        |  out|   32|   ap_memory|     out_AB_48|         array|
|out_AB_49_address0  |  out|   10|   ap_memory|     out_AB_49|         array|
|out_AB_49_ce0       |  out|    1|   ap_memory|     out_AB_49|         array|
|out_AB_49_we0       |  out|    1|   ap_memory|     out_AB_49|         array|
|out_AB_49_d0        |  out|   32|   ap_memory|     out_AB_49|         array|
|out_AB_50_address0  |  out|   10|   ap_memory|     out_AB_50|         array|
|out_AB_50_ce0       |  out|    1|   ap_memory|     out_AB_50|         array|
|out_AB_50_we0       |  out|    1|   ap_memory|     out_AB_50|         array|
|out_AB_50_d0        |  out|   32|   ap_memory|     out_AB_50|         array|
|out_AB_51_address0  |  out|   10|   ap_memory|     out_AB_51|         array|
|out_AB_51_ce0       |  out|    1|   ap_memory|     out_AB_51|         array|
|out_AB_51_we0       |  out|    1|   ap_memory|     out_AB_51|         array|
|out_AB_51_d0        |  out|   32|   ap_memory|     out_AB_51|         array|
|out_AB_52_address0  |  out|   10|   ap_memory|     out_AB_52|         array|
|out_AB_52_ce0       |  out|    1|   ap_memory|     out_AB_52|         array|
|out_AB_52_we0       |  out|    1|   ap_memory|     out_AB_52|         array|
|out_AB_52_d0        |  out|   32|   ap_memory|     out_AB_52|         array|
|out_AB_53_address0  |  out|   10|   ap_memory|     out_AB_53|         array|
|out_AB_53_ce0       |  out|    1|   ap_memory|     out_AB_53|         array|
|out_AB_53_we0       |  out|    1|   ap_memory|     out_AB_53|         array|
|out_AB_53_d0        |  out|   32|   ap_memory|     out_AB_53|         array|
|out_AB_54_address0  |  out|   10|   ap_memory|     out_AB_54|         array|
|out_AB_54_ce0       |  out|    1|   ap_memory|     out_AB_54|         array|
|out_AB_54_we0       |  out|    1|   ap_memory|     out_AB_54|         array|
|out_AB_54_d0        |  out|   32|   ap_memory|     out_AB_54|         array|
+--------------------+-----+-----+------------+--------------+--------------+

