LIBRARY IEEE;
USE  IEEE.STD_LOGIC_1164.all;
USE  IEEE.STD_LOGIC_ARITH.all;
USE  IEEE.STD_LOGIC_UNSIGNED.all;

ENTITY CU IS
	PORT(
			sM2 : OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
			sM4 : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
			sM3 : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
			ULAOP : OUT STD_LOGIC_VECTOR(6 DOWNTO 0);
			FRIN : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
			LoadFR : OUT STD_LOGIC;
			sM6 : OUT STD_LOGIC;
			LoadMAR : OUT STD_LOGIC;
			LIDPC : OUT STD_LOGIC_VECTOR(2 DOWNTO 0);
			LIDSP : OUT STD_LOGIC_VECTOR(2 DOWNTO 0);
			INMEM : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
			LoadMBR : OUT STD_LOGIC;
			sM5 : OUT STD_LOGIC;
			sM1 : OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
			LoadREG : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
			RST : IN STD_LOGIC;
			CLK : IN STD_LOGIC;
			HALT_REQ : IN STD_LOGIC;
			HALT_ACK : OUT STD_LOGIC;
		);
END CU;

ARCHITECTURE main OF CU IS
BEGIN
END main;