# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39641 \
    name output_vectors_0 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_0 \
    op interface \
    ports { output_vectors_0_i { I 22 vector } output_vectors_0_o { O 22 vector } output_vectors_0_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39642 \
    name output_vectors_1 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_1 \
    op interface \
    ports { output_vectors_1_i { I 22 vector } output_vectors_1_o { O 22 vector } output_vectors_1_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39643 \
    name output_vectors_2 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_2 \
    op interface \
    ports { output_vectors_2_i { I 22 vector } output_vectors_2_o { O 22 vector } output_vectors_2_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39644 \
    name output_vectors_3 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_3 \
    op interface \
    ports { output_vectors_3_i { I 22 vector } output_vectors_3_o { O 22 vector } output_vectors_3_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39645 \
    name output_vectors_4 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_4 \
    op interface \
    ports { output_vectors_4_i { I 22 vector } output_vectors_4_o { O 22 vector } output_vectors_4_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39646 \
    name output_vectors_5 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_5 \
    op interface \
    ports { output_vectors_5_i { I 22 vector } output_vectors_5_o { O 22 vector } output_vectors_5_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39647 \
    name output_vectors_6 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_6 \
    op interface \
    ports { output_vectors_6_i { I 22 vector } output_vectors_6_o { O 22 vector } output_vectors_6_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39648 \
    name output_vectors_7 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_7 \
    op interface \
    ports { output_vectors_7_i { I 22 vector } output_vectors_7_o { O 22 vector } output_vectors_7_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39649 \
    name output_vectors_8 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_8 \
    op interface \
    ports { output_vectors_8_i { I 22 vector } output_vectors_8_o { O 22 vector } output_vectors_8_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39650 \
    name output_vectors_9 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_9 \
    op interface \
    ports { output_vectors_9_i { I 22 vector } output_vectors_9_o { O 22 vector } output_vectors_9_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39651 \
    name output_vectors_10 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_10 \
    op interface \
    ports { output_vectors_10_i { I 22 vector } output_vectors_10_o { O 22 vector } output_vectors_10_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39652 \
    name output_vectors_11 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_11 \
    op interface \
    ports { output_vectors_11_i { I 22 vector } output_vectors_11_o { O 22 vector } output_vectors_11_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39653 \
    name output_vectors_12 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_12 \
    op interface \
    ports { output_vectors_12_i { I 22 vector } output_vectors_12_o { O 22 vector } output_vectors_12_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39654 \
    name output_vectors_13 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_13 \
    op interface \
    ports { output_vectors_13_i { I 22 vector } output_vectors_13_o { O 22 vector } output_vectors_13_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39655 \
    name output_vectors_14 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_14 \
    op interface \
    ports { output_vectors_14_i { I 22 vector } output_vectors_14_o { O 22 vector } output_vectors_14_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39656 \
    name output_vectors_15 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_15 \
    op interface \
    ports { output_vectors_15_i { I 22 vector } output_vectors_15_o { O 22 vector } output_vectors_15_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39657 \
    name output_vectors_16 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_16 \
    op interface \
    ports { output_vectors_16_i { I 22 vector } output_vectors_16_o { O 22 vector } output_vectors_16_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39658 \
    name output_vectors_17 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_17 \
    op interface \
    ports { output_vectors_17_i { I 22 vector } output_vectors_17_o { O 22 vector } output_vectors_17_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39659 \
    name output_vectors_18 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_18 \
    op interface \
    ports { output_vectors_18_i { I 22 vector } output_vectors_18_o { O 22 vector } output_vectors_18_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39660 \
    name output_vectors_19 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_19 \
    op interface \
    ports { output_vectors_19_i { I 22 vector } output_vectors_19_o { O 22 vector } output_vectors_19_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39661 \
    name output_vectors_20 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_20 \
    op interface \
    ports { output_vectors_20_i { I 22 vector } output_vectors_20_o { O 22 vector } output_vectors_20_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39662 \
    name output_vectors_21 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_21 \
    op interface \
    ports { output_vectors_21_i { I 22 vector } output_vectors_21_o { O 22 vector } output_vectors_21_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39663 \
    name output_vectors_22 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_22 \
    op interface \
    ports { output_vectors_22_i { I 22 vector } output_vectors_22_o { O 22 vector } output_vectors_22_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39664 \
    name output_vectors_23 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_23 \
    op interface \
    ports { output_vectors_23_i { I 22 vector } output_vectors_23_o { O 22 vector } output_vectors_23_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39665 \
    name output_vectors_24 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_24 \
    op interface \
    ports { output_vectors_24_i { I 22 vector } output_vectors_24_o { O 22 vector } output_vectors_24_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39666 \
    name output_vectors_25 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_25 \
    op interface \
    ports { output_vectors_25_i { I 22 vector } output_vectors_25_o { O 22 vector } output_vectors_25_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39667 \
    name output_vectors_26 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_26 \
    op interface \
    ports { output_vectors_26_i { I 22 vector } output_vectors_26_o { O 22 vector } output_vectors_26_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39668 \
    name output_vectors_27 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_27 \
    op interface \
    ports { output_vectors_27_i { I 22 vector } output_vectors_27_o { O 22 vector } output_vectors_27_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39669 \
    name output_vectors_28 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_28 \
    op interface \
    ports { output_vectors_28_i { I 22 vector } output_vectors_28_o { O 22 vector } output_vectors_28_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39670 \
    name output_vectors_29 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_29 \
    op interface \
    ports { output_vectors_29_i { I 22 vector } output_vectors_29_o { O 22 vector } output_vectors_29_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39671 \
    name output_vectors_30 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_30 \
    op interface \
    ports { output_vectors_30_i { I 22 vector } output_vectors_30_o { O 22 vector } output_vectors_30_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39672 \
    name output_vectors_31 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_31 \
    op interface \
    ports { output_vectors_31_i { I 22 vector } output_vectors_31_o { O 22 vector } output_vectors_31_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39673 \
    name output_vectors_32 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_32 \
    op interface \
    ports { output_vectors_32_i { I 22 vector } output_vectors_32_o { O 22 vector } output_vectors_32_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39674 \
    name output_vectors_33 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_33 \
    op interface \
    ports { output_vectors_33_i { I 22 vector } output_vectors_33_o { O 22 vector } output_vectors_33_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39675 \
    name output_vectors_34 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_34 \
    op interface \
    ports { output_vectors_34_i { I 22 vector } output_vectors_34_o { O 22 vector } output_vectors_34_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39676 \
    name output_vectors_35 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_35 \
    op interface \
    ports { output_vectors_35_i { I 22 vector } output_vectors_35_o { O 22 vector } output_vectors_35_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39677 \
    name output_vectors_36 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_36 \
    op interface \
    ports { output_vectors_36_i { I 22 vector } output_vectors_36_o { O 22 vector } output_vectors_36_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39678 \
    name output_vectors_37 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_37 \
    op interface \
    ports { output_vectors_37_i { I 22 vector } output_vectors_37_o { O 22 vector } output_vectors_37_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39679 \
    name output_vectors_38 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_38 \
    op interface \
    ports { output_vectors_38_i { I 22 vector } output_vectors_38_o { O 22 vector } output_vectors_38_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39680 \
    name output_vectors_39 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_39 \
    op interface \
    ports { output_vectors_39_i { I 22 vector } output_vectors_39_o { O 22 vector } output_vectors_39_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39681 \
    name output_vectors_40 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_40 \
    op interface \
    ports { output_vectors_40_i { I 22 vector } output_vectors_40_o { O 22 vector } output_vectors_40_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39682 \
    name output_vectors_41 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_41 \
    op interface \
    ports { output_vectors_41_i { I 22 vector } output_vectors_41_o { O 22 vector } output_vectors_41_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39683 \
    name output_vectors_42 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_42 \
    op interface \
    ports { output_vectors_42_i { I 22 vector } output_vectors_42_o { O 22 vector } output_vectors_42_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39684 \
    name output_vectors_43 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_43 \
    op interface \
    ports { output_vectors_43_i { I 22 vector } output_vectors_43_o { O 22 vector } output_vectors_43_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39685 \
    name output_vectors_44 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_44 \
    op interface \
    ports { output_vectors_44_i { I 22 vector } output_vectors_44_o { O 22 vector } output_vectors_44_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39686 \
    name output_vectors_45 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_45 \
    op interface \
    ports { output_vectors_45_i { I 22 vector } output_vectors_45_o { O 22 vector } output_vectors_45_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39687 \
    name output_vectors_46 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_46 \
    op interface \
    ports { output_vectors_46_i { I 22 vector } output_vectors_46_o { O 22 vector } output_vectors_46_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39688 \
    name output_vectors_47 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_47 \
    op interface \
    ports { output_vectors_47_i { I 22 vector } output_vectors_47_o { O 22 vector } output_vectors_47_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39689 \
    name output_vectors_48 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_48 \
    op interface \
    ports { output_vectors_48_i { I 22 vector } output_vectors_48_o { O 22 vector } output_vectors_48_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39690 \
    name output_vectors_49 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_49 \
    op interface \
    ports { output_vectors_49_i { I 22 vector } output_vectors_49_o { O 22 vector } output_vectors_49_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39691 \
    name output_vectors_50 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_50 \
    op interface \
    ports { output_vectors_50_i { I 22 vector } output_vectors_50_o { O 22 vector } output_vectors_50_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39692 \
    name output_vectors_51 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_51 \
    op interface \
    ports { output_vectors_51_i { I 22 vector } output_vectors_51_o { O 22 vector } output_vectors_51_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39693 \
    name output_vectors_52 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_52 \
    op interface \
    ports { output_vectors_52_i { I 22 vector } output_vectors_52_o { O 22 vector } output_vectors_52_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39694 \
    name output_vectors_53 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_53 \
    op interface \
    ports { output_vectors_53_i { I 22 vector } output_vectors_53_o { O 22 vector } output_vectors_53_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39695 \
    name output_vectors_54 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_54 \
    op interface \
    ports { output_vectors_54_i { I 22 vector } output_vectors_54_o { O 22 vector } output_vectors_54_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39696 \
    name output_vectors_55 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_55 \
    op interface \
    ports { output_vectors_55_i { I 22 vector } output_vectors_55_o { O 22 vector } output_vectors_55_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39697 \
    name output_vectors_56 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_56 \
    op interface \
    ports { output_vectors_56_i { I 22 vector } output_vectors_56_o { O 22 vector } output_vectors_56_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39698 \
    name output_vectors_57 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_57 \
    op interface \
    ports { output_vectors_57_i { I 22 vector } output_vectors_57_o { O 22 vector } output_vectors_57_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39699 \
    name output_vectors_58 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_58 \
    op interface \
    ports { output_vectors_58_i { I 22 vector } output_vectors_58_o { O 22 vector } output_vectors_58_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39700 \
    name output_vectors_59 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_59 \
    op interface \
    ports { output_vectors_59_i { I 22 vector } output_vectors_59_o { O 22 vector } output_vectors_59_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39701 \
    name output_vectors_60 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_60 \
    op interface \
    ports { output_vectors_60_i { I 22 vector } output_vectors_60_o { O 22 vector } output_vectors_60_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39702 \
    name output_vectors_61 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_61 \
    op interface \
    ports { output_vectors_61_i { I 22 vector } output_vectors_61_o { O 22 vector } output_vectors_61_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39703 \
    name output_vectors_62 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_62 \
    op interface \
    ports { output_vectors_62_i { I 22 vector } output_vectors_62_o { O 22 vector } output_vectors_62_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39704 \
    name output_vectors_63 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_63 \
    op interface \
    ports { output_vectors_63_i { I 22 vector } output_vectors_63_o { O 22 vector } output_vectors_63_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39705 \
    name output_vectors_64 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_64 \
    op interface \
    ports { output_vectors_64_i { I 22 vector } output_vectors_64_o { O 22 vector } output_vectors_64_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39706 \
    name output_vectors_65 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_65 \
    op interface \
    ports { output_vectors_65_i { I 22 vector } output_vectors_65_o { O 22 vector } output_vectors_65_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39707 \
    name output_vectors_66 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_66 \
    op interface \
    ports { output_vectors_66_i { I 22 vector } output_vectors_66_o { O 22 vector } output_vectors_66_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39708 \
    name output_vectors_67 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_67 \
    op interface \
    ports { output_vectors_67_i { I 22 vector } output_vectors_67_o { O 22 vector } output_vectors_67_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39709 \
    name output_vectors_68 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_68 \
    op interface \
    ports { output_vectors_68_i { I 22 vector } output_vectors_68_o { O 22 vector } output_vectors_68_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39710 \
    name output_vectors_69 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_69 \
    op interface \
    ports { output_vectors_69_i { I 22 vector } output_vectors_69_o { O 22 vector } output_vectors_69_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39711 \
    name output_vectors_70 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_70 \
    op interface \
    ports { output_vectors_70_i { I 22 vector } output_vectors_70_o { O 22 vector } output_vectors_70_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39712 \
    name output_vectors_71 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_71 \
    op interface \
    ports { output_vectors_71_i { I 22 vector } output_vectors_71_o { O 22 vector } output_vectors_71_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39713 \
    name output_vectors_72 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_72 \
    op interface \
    ports { output_vectors_72_i { I 22 vector } output_vectors_72_o { O 22 vector } output_vectors_72_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39714 \
    name output_vectors_73 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_73 \
    op interface \
    ports { output_vectors_73_i { I 22 vector } output_vectors_73_o { O 22 vector } output_vectors_73_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39715 \
    name output_vectors_74 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_74 \
    op interface \
    ports { output_vectors_74_i { I 22 vector } output_vectors_74_o { O 22 vector } output_vectors_74_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39716 \
    name output_vectors_75 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_75 \
    op interface \
    ports { output_vectors_75_i { I 22 vector } output_vectors_75_o { O 22 vector } output_vectors_75_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39717 \
    name output_vectors_76 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_76 \
    op interface \
    ports { output_vectors_76_i { I 22 vector } output_vectors_76_o { O 22 vector } output_vectors_76_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39718 \
    name output_vectors_77 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_77 \
    op interface \
    ports { output_vectors_77_i { I 22 vector } output_vectors_77_o { O 22 vector } output_vectors_77_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39719 \
    name output_vectors_78 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_78 \
    op interface \
    ports { output_vectors_78_i { I 22 vector } output_vectors_78_o { O 22 vector } output_vectors_78_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39720 \
    name output_vectors_79 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_79 \
    op interface \
    ports { output_vectors_79_i { I 22 vector } output_vectors_79_o { O 22 vector } output_vectors_79_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39721 \
    name bias_0_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_0_0_val \
    op interface \
    ports { bias_0_0_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39722 \
    name bias_0_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_0_1_val \
    op interface \
    ports { bias_0_1_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39723 \
    name bias_0_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_0_2_val \
    op interface \
    ports { bias_0_2_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39724 \
    name bias_0_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_0_3_val \
    op interface \
    ports { bias_0_3_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39725 \
    name bias_1_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_1_0_val \
    op interface \
    ports { bias_1_0_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39726 \
    name bias_1_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_1_1_val \
    op interface \
    ports { bias_1_1_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39727 \
    name bias_1_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_1_2_val \
    op interface \
    ports { bias_1_2_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39728 \
    name bias_1_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_1_3_val \
    op interface \
    ports { bias_1_3_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39729 \
    name bias_2_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_2_0_val \
    op interface \
    ports { bias_2_0_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39730 \
    name bias_2_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_2_1_val \
    op interface \
    ports { bias_2_1_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39731 \
    name bias_2_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_2_2_val \
    op interface \
    ports { bias_2_2_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39732 \
    name bias_2_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_2_3_val \
    op interface \
    ports { bias_2_3_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39733 \
    name bias_3_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_3_0_val \
    op interface \
    ports { bias_3_0_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39734 \
    name bias_3_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_3_1_val \
    op interface \
    ports { bias_3_1_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39735 \
    name bias_3_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_3_2_val \
    op interface \
    ports { bias_3_2_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39736 \
    name bias_3_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_3_3_val \
    op interface \
    ports { bias_3_3_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39737 \
    name bias_4_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_4_0_val \
    op interface \
    ports { bias_4_0_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39738 \
    name bias_4_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_4_1_val \
    op interface \
    ports { bias_4_1_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39739 \
    name bias_4_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_4_2_val \
    op interface \
    ports { bias_4_2_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39740 \
    name bias_4_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_4_3_val \
    op interface \
    ports { bias_4_3_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39741 \
    name bias_5_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_5_0_val \
    op interface \
    ports { bias_5_0_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39742 \
    name bias_5_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_5_1_val \
    op interface \
    ports { bias_5_1_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39743 \
    name bias_5_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_5_2_val \
    op interface \
    ports { bias_5_2_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39744 \
    name bias_5_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_5_3_val \
    op interface \
    ports { bias_5_3_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39745 \
    name bias_6_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_6_0_val \
    op interface \
    ports { bias_6_0_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39746 \
    name bias_6_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_6_1_val \
    op interface \
    ports { bias_6_1_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39747 \
    name bias_6_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_6_2_val \
    op interface \
    ports { bias_6_2_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39748 \
    name bias_6_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_6_3_val \
    op interface \
    ports { bias_6_3_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39749 \
    name bias_7_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_7_0_val \
    op interface \
    ports { bias_7_0_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39750 \
    name bias_7_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_7_1_val \
    op interface \
    ports { bias_7_1_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39751 \
    name bias_7_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_7_2_val \
    op interface \
    ports { bias_7_2_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39752 \
    name bias_7_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_7_3_val \
    op interface \
    ports { bias_7_3_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39753 \
    name bias_8_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_8_0_val \
    op interface \
    ports { bias_8_0_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39754 \
    name bias_8_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_8_1_val \
    op interface \
    ports { bias_8_1_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39755 \
    name bias_8_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_8_2_val \
    op interface \
    ports { bias_8_2_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39756 \
    name bias_8_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_8_3_val \
    op interface \
    ports { bias_8_3_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39757 \
    name bias_9_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_9_0_val \
    op interface \
    ports { bias_9_0_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39758 \
    name bias_9_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_9_1_val \
    op interface \
    ports { bias_9_1_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39759 \
    name bias_9_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_9_2_val \
    op interface \
    ports { bias_9_2_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39760 \
    name bias_9_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_9_3_val \
    op interface \
    ports { bias_9_3_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39761 \
    name bias_10_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_10_0_val \
    op interface \
    ports { bias_10_0_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39762 \
    name bias_10_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_10_1_val \
    op interface \
    ports { bias_10_1_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39763 \
    name bias_10_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_10_2_val \
    op interface \
    ports { bias_10_2_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39764 \
    name bias_10_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_10_3_val \
    op interface \
    ports { bias_10_3_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39765 \
    name bias_11_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_11_0_val \
    op interface \
    ports { bias_11_0_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39766 \
    name bias_11_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_11_1_val \
    op interface \
    ports { bias_11_1_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39767 \
    name bias_11_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_11_2_val \
    op interface \
    ports { bias_11_2_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39768 \
    name bias_11_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_11_3_val \
    op interface \
    ports { bias_11_3_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39769 \
    name bias_12_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_12_0_val \
    op interface \
    ports { bias_12_0_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39770 \
    name bias_12_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_12_1_val \
    op interface \
    ports { bias_12_1_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39771 \
    name bias_12_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_12_2_val \
    op interface \
    ports { bias_12_2_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39772 \
    name bias_12_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_12_3_val \
    op interface \
    ports { bias_12_3_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39773 \
    name bias_13_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_13_0_val \
    op interface \
    ports { bias_13_0_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39774 \
    name bias_13_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_13_1_val \
    op interface \
    ports { bias_13_1_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39775 \
    name bias_13_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_13_2_val \
    op interface \
    ports { bias_13_2_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39776 \
    name bias_13_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_13_3_val \
    op interface \
    ports { bias_13_3_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39777 \
    name bias_14_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_14_0_val \
    op interface \
    ports { bias_14_0_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39778 \
    name bias_14_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_14_1_val \
    op interface \
    ports { bias_14_1_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39779 \
    name bias_14_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_14_2_val \
    op interface \
    ports { bias_14_2_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39780 \
    name bias_14_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_14_3_val \
    op interface \
    ports { bias_14_3_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39781 \
    name bias_15_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_15_0_val \
    op interface \
    ports { bias_15_0_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39782 \
    name bias_15_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_15_1_val \
    op interface \
    ports { bias_15_1_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39783 \
    name bias_15_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_15_2_val \
    op interface \
    ports { bias_15_2_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39784 \
    name bias_15_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_15_3_val \
    op interface \
    ports { bias_15_3_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39785 \
    name bias_16_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_16_0_val \
    op interface \
    ports { bias_16_0_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39786 \
    name bias_16_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_16_1_val \
    op interface \
    ports { bias_16_1_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39787 \
    name bias_16_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_16_2_val \
    op interface \
    ports { bias_16_2_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39788 \
    name bias_16_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_16_3_val \
    op interface \
    ports { bias_16_3_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39789 \
    name bias_17_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_17_0_val \
    op interface \
    ports { bias_17_0_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39790 \
    name bias_17_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_17_1_val \
    op interface \
    ports { bias_17_1_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39791 \
    name bias_17_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_17_2_val \
    op interface \
    ports { bias_17_2_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39792 \
    name bias_17_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_17_3_val \
    op interface \
    ports { bias_17_3_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39793 \
    name bias_18_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_18_0_val \
    op interface \
    ports { bias_18_0_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39794 \
    name bias_18_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_18_1_val \
    op interface \
    ports { bias_18_1_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39795 \
    name bias_18_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_18_2_val \
    op interface \
    ports { bias_18_2_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39796 \
    name bias_18_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_18_3_val \
    op interface \
    ports { bias_18_3_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39797 \
    name bias_19_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_19_0_val \
    op interface \
    ports { bias_19_0_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39798 \
    name bias_19_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_19_1_val \
    op interface \
    ports { bias_19_1_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39799 \
    name bias_19_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_19_2_val \
    op interface \
    ports { bias_19_2_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39800 \
    name bias_19_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_19_3_val \
    op interface \
    ports { bias_19_3_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39801 \
    name output_vectors_79_val259_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_79_val259_phi_out \
    op interface \
    ports { output_vectors_79_val259_phi_out { O 22 vector } output_vectors_79_val259_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39802 \
    name output_vectors_39_val254_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_39_val254_phi_out \
    op interface \
    ports { output_vectors_39_val254_phi_out { O 22 vector } output_vectors_39_val254_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39803 \
    name output_vectors_19_val250_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_19_val250_phi_out \
    op interface \
    ports { output_vectors_19_val250_phi_out { O 22 vector } output_vectors_19_val250_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39804 \
    name output_vectors_60_val246_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_60_val246_phi_out \
    op interface \
    ports { output_vectors_60_val246_phi_out { O 22 vector } output_vectors_60_val246_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39805 \
    name output_vectors_20_val241_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_20_val241_phi_out \
    op interface \
    ports { output_vectors_20_val241_phi_out { O 22 vector } output_vectors_20_val241_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39806 \
    name output_vectors_0_val237_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_0_val237_phi_out \
    op interface \
    ports { output_vectors_0_val237_phi_out { O 22 vector } output_vectors_0_val237_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39807 \
    name output_vectors_61_val233_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_61_val233_phi_out \
    op interface \
    ports { output_vectors_61_val233_phi_out { O 22 vector } output_vectors_61_val233_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39808 \
    name output_vectors_21_val228_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_21_val228_phi_out \
    op interface \
    ports { output_vectors_21_val228_phi_out { O 22 vector } output_vectors_21_val228_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39809 \
    name output_vectors_1_val224_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_1_val224_phi_out \
    op interface \
    ports { output_vectors_1_val224_phi_out { O 22 vector } output_vectors_1_val224_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39810 \
    name output_vectors_62_val220_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_62_val220_phi_out \
    op interface \
    ports { output_vectors_62_val220_phi_out { O 22 vector } output_vectors_62_val220_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39811 \
    name output_vectors_22_val215_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_22_val215_phi_out \
    op interface \
    ports { output_vectors_22_val215_phi_out { O 22 vector } output_vectors_22_val215_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39812 \
    name output_vectors_2_val211_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_2_val211_phi_out \
    op interface \
    ports { output_vectors_2_val211_phi_out { O 22 vector } output_vectors_2_val211_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39813 \
    name output_vectors_63_val207_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_63_val207_phi_out \
    op interface \
    ports { output_vectors_63_val207_phi_out { O 22 vector } output_vectors_63_val207_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39814 \
    name output_vectors_23_val202_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_23_val202_phi_out \
    op interface \
    ports { output_vectors_23_val202_phi_out { O 22 vector } output_vectors_23_val202_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39815 \
    name output_vectors_3_val198_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_3_val198_phi_out \
    op interface \
    ports { output_vectors_3_val198_phi_out { O 22 vector } output_vectors_3_val198_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39816 \
    name output_vectors_64_val194_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_64_val194_phi_out \
    op interface \
    ports { output_vectors_64_val194_phi_out { O 22 vector } output_vectors_64_val194_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39817 \
    name output_vectors_24_val189_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_24_val189_phi_out \
    op interface \
    ports { output_vectors_24_val189_phi_out { O 22 vector } output_vectors_24_val189_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39818 \
    name output_vectors_4_val185_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_4_val185_phi_out \
    op interface \
    ports { output_vectors_4_val185_phi_out { O 22 vector } output_vectors_4_val185_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39819 \
    name output_vectors_65_val181_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_65_val181_phi_out \
    op interface \
    ports { output_vectors_65_val181_phi_out { O 22 vector } output_vectors_65_val181_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39820 \
    name output_vectors_25_val176_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_25_val176_phi_out \
    op interface \
    ports { output_vectors_25_val176_phi_out { O 22 vector } output_vectors_25_val176_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39821 \
    name output_vectors_5_val172_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_5_val172_phi_out \
    op interface \
    ports { output_vectors_5_val172_phi_out { O 22 vector } output_vectors_5_val172_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39822 \
    name output_vectors_66_val168_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_66_val168_phi_out \
    op interface \
    ports { output_vectors_66_val168_phi_out { O 22 vector } output_vectors_66_val168_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39823 \
    name output_vectors_26_val163_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_26_val163_phi_out \
    op interface \
    ports { output_vectors_26_val163_phi_out { O 22 vector } output_vectors_26_val163_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39824 \
    name output_vectors_6_val159_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_6_val159_phi_out \
    op interface \
    ports { output_vectors_6_val159_phi_out { O 22 vector } output_vectors_6_val159_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39825 \
    name output_vectors_67_val155_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_67_val155_phi_out \
    op interface \
    ports { output_vectors_67_val155_phi_out { O 22 vector } output_vectors_67_val155_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39826 \
    name output_vectors_27_val150_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_27_val150_phi_out \
    op interface \
    ports { output_vectors_27_val150_phi_out { O 22 vector } output_vectors_27_val150_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39827 \
    name output_vectors_7_val146_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_7_val146_phi_out \
    op interface \
    ports { output_vectors_7_val146_phi_out { O 22 vector } output_vectors_7_val146_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39828 \
    name output_vectors_68_val142_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_68_val142_phi_out \
    op interface \
    ports { output_vectors_68_val142_phi_out { O 22 vector } output_vectors_68_val142_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39829 \
    name output_vectors_28_val137_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_28_val137_phi_out \
    op interface \
    ports { output_vectors_28_val137_phi_out { O 22 vector } output_vectors_28_val137_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39830 \
    name output_vectors_8_val133_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_8_val133_phi_out \
    op interface \
    ports { output_vectors_8_val133_phi_out { O 22 vector } output_vectors_8_val133_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39831 \
    name output_vectors_69_val129_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_69_val129_phi_out \
    op interface \
    ports { output_vectors_69_val129_phi_out { O 22 vector } output_vectors_69_val129_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39832 \
    name output_vectors_29_val124_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_29_val124_phi_out \
    op interface \
    ports { output_vectors_29_val124_phi_out { O 22 vector } output_vectors_29_val124_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39833 \
    name output_vectors_9_val120_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_9_val120_phi_out \
    op interface \
    ports { output_vectors_9_val120_phi_out { O 22 vector } output_vectors_9_val120_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39834 \
    name output_vectors_70_val116_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_70_val116_phi_out \
    op interface \
    ports { output_vectors_70_val116_phi_out { O 22 vector } output_vectors_70_val116_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39835 \
    name output_vectors_30_val111_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_30_val111_phi_out \
    op interface \
    ports { output_vectors_30_val111_phi_out { O 22 vector } output_vectors_30_val111_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39836 \
    name output_vectors_10_val107_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_10_val107_phi_out \
    op interface \
    ports { output_vectors_10_val107_phi_out { O 22 vector } output_vectors_10_val107_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39837 \
    name output_vectors_71_val103_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_71_val103_phi_out \
    op interface \
    ports { output_vectors_71_val103_phi_out { O 22 vector } output_vectors_71_val103_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39838 \
    name output_vectors_31_val98_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_31_val98_phi_out \
    op interface \
    ports { output_vectors_31_val98_phi_out { O 22 vector } output_vectors_31_val98_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39839 \
    name output_vectors_11_val94_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_11_val94_phi_out \
    op interface \
    ports { output_vectors_11_val94_phi_out { O 22 vector } output_vectors_11_val94_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39840 \
    name output_vectors_72_val90_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_72_val90_phi_out \
    op interface \
    ports { output_vectors_72_val90_phi_out { O 22 vector } output_vectors_72_val90_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39841 \
    name output_vectors_32_val85_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_32_val85_phi_out \
    op interface \
    ports { output_vectors_32_val85_phi_out { O 22 vector } output_vectors_32_val85_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39842 \
    name output_vectors_12_val81_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_12_val81_phi_out \
    op interface \
    ports { output_vectors_12_val81_phi_out { O 22 vector } output_vectors_12_val81_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39843 \
    name output_vectors_73_val77_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_73_val77_phi_out \
    op interface \
    ports { output_vectors_73_val77_phi_out { O 22 vector } output_vectors_73_val77_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39844 \
    name output_vectors_33_val72_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_33_val72_phi_out \
    op interface \
    ports { output_vectors_33_val72_phi_out { O 22 vector } output_vectors_33_val72_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39845 \
    name output_vectors_13_val68_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_13_val68_phi_out \
    op interface \
    ports { output_vectors_13_val68_phi_out { O 22 vector } output_vectors_13_val68_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39846 \
    name output_vectors_74_val64_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_74_val64_phi_out \
    op interface \
    ports { output_vectors_74_val64_phi_out { O 22 vector } output_vectors_74_val64_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39847 \
    name output_vectors_34_val59_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_34_val59_phi_out \
    op interface \
    ports { output_vectors_34_val59_phi_out { O 22 vector } output_vectors_34_val59_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39848 \
    name output_vectors_14_val55_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_14_val55_phi_out \
    op interface \
    ports { output_vectors_14_val55_phi_out { O 22 vector } output_vectors_14_val55_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39849 \
    name output_vectors_75_val51_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_75_val51_phi_out \
    op interface \
    ports { output_vectors_75_val51_phi_out { O 22 vector } output_vectors_75_val51_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39850 \
    name output_vectors_35_val46_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_35_val46_phi_out \
    op interface \
    ports { output_vectors_35_val46_phi_out { O 22 vector } output_vectors_35_val46_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39851 \
    name output_vectors_15_val42_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_15_val42_phi_out \
    op interface \
    ports { output_vectors_15_val42_phi_out { O 22 vector } output_vectors_15_val42_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39852 \
    name output_vectors_76_val38_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_76_val38_phi_out \
    op interface \
    ports { output_vectors_76_val38_phi_out { O 22 vector } output_vectors_76_val38_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39853 \
    name output_vectors_36_val33_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_36_val33_phi_out \
    op interface \
    ports { output_vectors_36_val33_phi_out { O 22 vector } output_vectors_36_val33_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39854 \
    name output_vectors_16_val29_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_16_val29_phi_out \
    op interface \
    ports { output_vectors_16_val29_phi_out { O 22 vector } output_vectors_16_val29_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39855 \
    name output_vectors_77_val25_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_77_val25_phi_out \
    op interface \
    ports { output_vectors_77_val25_phi_out { O 22 vector } output_vectors_77_val25_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39856 \
    name output_vectors_37_val20_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_37_val20_phi_out \
    op interface \
    ports { output_vectors_37_val20_phi_out { O 22 vector } output_vectors_37_val20_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39857 \
    name output_vectors_17_val16_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_17_val16_phi_out \
    op interface \
    ports { output_vectors_17_val16_phi_out { O 22 vector } output_vectors_17_val16_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39858 \
    name output_vectors_78_val12_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_78_val12_phi_out \
    op interface \
    ports { output_vectors_78_val12_phi_out { O 22 vector } output_vectors_78_val12_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39859 \
    name output_vectors_38_val7_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_38_val7_phi_out \
    op interface \
    ports { output_vectors_38_val7_phi_out { O 22 vector } output_vectors_38_val7_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39860 \
    name output_vectors_18_val3_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_18_val3_phi_out \
    op interface \
    ports { output_vectors_18_val3_phi_out { O 22 vector } output_vectors_18_val3_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39861 \
    name mux_case_5914898_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_5914898_phi_out \
    op interface \
    ports { mux_case_5914898_phi_out { O 22 vector } mux_case_5914898_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39862 \
    name mux_case_5814793_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_5814793_phi_out \
    op interface \
    ports { mux_case_5814793_phi_out { O 22 vector } mux_case_5814793_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39863 \
    name mux_case_5714688_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_5714688_phi_out \
    op interface \
    ports { mux_case_5714688_phi_out { O 22 vector } mux_case_5714688_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39864 \
    name mux_case_5614583_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_5614583_phi_out \
    op interface \
    ports { mux_case_5614583_phi_out { O 22 vector } mux_case_5614583_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39865 \
    name mux_case_5514478_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_5514478_phi_out \
    op interface \
    ports { mux_case_5514478_phi_out { O 22 vector } mux_case_5514478_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39866 \
    name mux_case_5414373_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_5414373_phi_out \
    op interface \
    ports { mux_case_5414373_phi_out { O 22 vector } mux_case_5414373_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39867 \
    name mux_case_5314268_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_5314268_phi_out \
    op interface \
    ports { mux_case_5314268_phi_out { O 22 vector } mux_case_5314268_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39868 \
    name mux_case_5214163_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_5214163_phi_out \
    op interface \
    ports { mux_case_5214163_phi_out { O 22 vector } mux_case_5214163_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39869 \
    name mux_case_5114058_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_5114058_phi_out \
    op interface \
    ports { mux_case_5114058_phi_out { O 22 vector } mux_case_5114058_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39870 \
    name mux_case_5013953_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_5013953_phi_out \
    op interface \
    ports { mux_case_5013953_phi_out { O 22 vector } mux_case_5013953_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39871 \
    name mux_case_4913848_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_4913848_phi_out \
    op interface \
    ports { mux_case_4913848_phi_out { O 22 vector } mux_case_4913848_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39872 \
    name mux_case_4813743_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_4813743_phi_out \
    op interface \
    ports { mux_case_4813743_phi_out { O 22 vector } mux_case_4813743_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39873 \
    name mux_case_4713638_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_4713638_phi_out \
    op interface \
    ports { mux_case_4713638_phi_out { O 22 vector } mux_case_4713638_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39874 \
    name mux_case_4613533_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_4613533_phi_out \
    op interface \
    ports { mux_case_4613533_phi_out { O 22 vector } mux_case_4613533_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39875 \
    name mux_case_4513428_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_4513428_phi_out \
    op interface \
    ports { mux_case_4513428_phi_out { O 22 vector } mux_case_4513428_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39876 \
    name mux_case_4413323_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_4413323_phi_out \
    op interface \
    ports { mux_case_4413323_phi_out { O 22 vector } mux_case_4413323_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39877 \
    name mux_case_4313218_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_4313218_phi_out \
    op interface \
    ports { mux_case_4313218_phi_out { O 22 vector } mux_case_4313218_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39878 \
    name mux_case_4213113_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_4213113_phi_out \
    op interface \
    ports { mux_case_4213113_phi_out { O 22 vector } mux_case_4213113_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39879 \
    name mux_case_411308_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_411308_phi_out \
    op interface \
    ports { mux_case_411308_phi_out { O 22 vector } mux_case_411308_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39880 \
    name mux_case_401293_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_401293_phi_out \
    op interface \
    ports { mux_case_401293_phi_out { O 22 vector } mux_case_401293_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName network_top_flow_control_loop_pipe_sequential_init_U
set CompName network_top_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix network_top_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


