

================================================================
== Vivado HLS Report for 'conv_2'
================================================================
* Date:           Sat May  4 16:46:44 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_type
* Solution:       W14_6_OPT1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    17.033|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  63889|  67761|  63889|  67761|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                                  |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop_Filter2_Loop  |  63888|  67760|  33 ~ 35 |          -|          -|  1936|    no    |
        | + W_Row_Loop                     |     27|     27|        10|          9|          1|     3|    yes   |
        +----------------------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 9, D = 10, States = { 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 13 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 3 
13 --> 14 
14 --> 15 17 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 19 [1/1] (1.76ns)   --->   "br label %1" [cnn_ap_type/conv_2.cpp:8]   --->   Operation 19 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 10.6>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i11 [ 0, %0 ], [ %add_ln8, %Filter2_Loop_end ]" [cnn_ap_type/conv_2.cpp:8]   --->   Operation 20 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %select_ln37_1, %Filter2_Loop_end ]" [cnn_ap_type/conv_2.cpp:37]   --->   Operation 21 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i9 [ 0, %0 ], [ %select_ln11, %Filter2_Loop_end ]" [cnn_ap_type/conv_2.cpp:11]   --->   Operation 22 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %0 ], [ %select_ln37_5, %Filter2_Loop_end ]" [cnn_ap_type/conv_2.cpp:37]   --->   Operation 23 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%f_0 = phi i5 [ 0, %0 ], [ %f, %Filter2_Loop_end ]"   --->   Operation 24 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.73ns)   --->   "%c = add i4 %c_0, 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 25 'add' 'c' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.73ns)   --->   "%add_ln26_2 = add i4 %c_0, 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 26 'add' 'add_ln26_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.88ns)   --->   "%icmp_ln8 = icmp eq i11 %indvar_flatten21, -112" [cnn_ap_type/conv_2.cpp:8]   --->   Operation 27 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.63ns)   --->   "%add_ln8 = add i11 %indvar_flatten21, 1" [cnn_ap_type/conv_2.cpp:8]   --->   Operation 28 'add' 'add_ln8' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %3, label %Filter2_Loop_begin" [cnn_ap_type/conv_2.cpp:8]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.73ns)   --->   "%r = add i4 %r_0, 1" [cnn_ap_type/conv_2.cpp:8]   --->   Operation 30 'add' 'r' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @Row_Loop_Col_Loop_Fi)"   --->   Operation 31 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1936, i64 1936, i64 1936)"   --->   Operation 32 'speclooptripcount' 'empty_61' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.66ns)   --->   "%icmp_ln11 = icmp eq i9 %indvar_flatten, 176" [cnn_ap_type/conv_2.cpp:11]   --->   Operation 33 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.02ns)   --->   "%select_ln37 = select i1 %icmp_ln11, i4 0, i4 %c_0" [cnn_ap_type/conv_2.cpp:37]   --->   Operation 34 'select' 'select_ln37' <Predicate = (!icmp_ln8)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.02ns)   --->   "%select_ln37_1 = select i1 %icmp_ln11, i4 %r, i4 %r_0" [cnn_ap_type/conv_2.cpp:37]   --->   Operation 35 'select' 'select_ln37_1' <Predicate = (!icmp_ln8)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i4 %select_ln37_1 to i8" [cnn_ap_type/conv_2.cpp:35]   --->   Operation 36 'zext' 'zext_ln203' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (3.36ns) (grouped into DSP with root node add_ln203)   --->   "%mul_ln203 = mul i8 %zext_ln203, 11" [cnn_ap_type/conv_2.cpp:35]   --->   Operation 37 'mul' 'mul_ln203' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln37_6)   --->   "%select_ln37_2 = select i1 %icmp_ln11, i4 1, i4 %c" [cnn_ap_type/conv_2.cpp:37]   --->   Operation 38 'select' 'select_ln37_2' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln37_7)   --->   "%select_ln37_3 = select i1 %icmp_ln11, i4 2, i4 %add_ln26_2" [cnn_ap_type/conv_2.cpp:37]   --->   Operation 39 'select' 'select_ln37_3' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node and_ln37)   --->   "%xor_ln37 = xor i1 %icmp_ln11, true" [cnn_ap_type/conv_2.cpp:37]   --->   Operation 40 'xor' 'xor_ln37' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.36ns)   --->   "%icmp_ln14 = icmp eq i5 %f_0, -16" [cnn_ap_type/conv_2.cpp:14]   --->   Operation 41 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37 = and i1 %icmp_ln14, %xor_ln37" [cnn_ap_type/conv_2.cpp:37]   --->   Operation 42 'and' 'and_ln37' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.73ns)   --->   "%add_ln26_3 = add i4 %select_ln37, 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 43 'add' 'add_ln26_3' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @Col_Loop_Filter2_Loo)"   --->   Operation 44 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln37_4)   --->   "%or_ln37 = or i1 %and_ln37, %icmp_ln11" [cnn_ap_type/conv_2.cpp:37]   --->   Operation 45 'or' 'or_ln37' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln37_4 = select i1 %or_ln37, i5 0, i5 %f_0" [cnn_ap_type/conv_2.cpp:37]   --->   Operation 46 'select' 'select_ln37_4' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.02ns)   --->   "%select_ln37_5 = select i1 %and_ln37, i4 %add_ln26_3, i4 %select_ln37" [cnn_ap_type/conv_2.cpp:37]   --->   Operation 47 'select' 'select_ln37_5' <Predicate = (!icmp_ln8)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i4 %select_ln37_5 to i8" [cnn_ap_type/conv_2.cpp:37]   --->   Operation 48 'zext' 'zext_ln37' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln203 = add i8 %zext_ln37, %mul_ln203" [cnn_ap_type/conv_2.cpp:35]   --->   Operation 49 'add' 'add_ln203' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_17_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln203, i4 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 50 'bitconcatenate' 'tmp_17_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.73ns)   --->   "%add_ln26_4 = add i4 %select_ln37, 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 51 'add' 'add_ln26_4' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln37_6 = select i1 %and_ln37, i4 %add_ln26_4, i4 %select_ln37_2" [cnn_ap_type/conv_2.cpp:37]   --->   Operation 52 'select' 'select_ln37_6' <Predicate = (!icmp_ln8)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln37_1 = zext i4 %select_ln37_6 to i8" [cnn_ap_type/conv_2.cpp:37]   --->   Operation 53 'zext' 'zext_ln37_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.73ns)   --->   "%add_ln26_5 = add i4 %select_ln37, 3" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 54 'add' 'add_ln26_5' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln37_7 = select i1 %and_ln37, i4 %add_ln26_5, i4 %select_ln37_3" [cnn_ap_type/conv_2.cpp:37]   --->   Operation 55 'select' 'select_ln37_7' <Predicate = (!icmp_ln8)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln37_2 = zext i4 %select_ln37_7 to i8" [cnn_ap_type/conv_2.cpp:37]   --->   Operation 56 'zext' 'zext_ln37_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3983) nounwind" [cnn_ap_type/conv_2.cpp:15]   --->   Operation 57 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3983)" [cnn_ap_type/conv_2.cpp:15]   --->   Operation 58 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i5 %select_ln37_4 to i64" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 59 'zext' 'zext_ln26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln203_10 = zext i5 %select_ln37_4 to i7" [cnn_ap_type/conv_2.cpp:35]   --->   Operation 60 'zext' 'zext_ln203_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln203_11 = zext i5 %select_ln37_4 to i12" [cnn_ap_type/conv_2.cpp:35]   --->   Operation 61 'zext' 'zext_ln203_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.54ns)   --->   "%add_ln203_6 = add i12 %zext_ln203_11, %tmp_17_cast" [cnn_ap_type/conv_2.cpp:35]   --->   Operation 62 'add' 'add_ln203_6' <Predicate = (!icmp_ln8)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln203_12 = zext i12 %add_ln203_6 to i64" [cnn_ap_type/conv_2.cpp:35]   --->   Operation 63 'zext' 'zext_ln203_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%conv_out_V_addr = getelementptr [1936 x i14]* %conv_out_V, i64 0, i64 %zext_ln203_12" [cnn_ap_type/conv_2.cpp:35]   --->   Operation 64 'getelementptr' 'conv_out_V_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (1.76ns)   --->   "br label %2" [cnn_ap_type/conv_2.cpp:18]   --->   Operation 65 'br' <Predicate = (!icmp_ln8)> <Delay = 1.76>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_type/conv_2.cpp:41]   --->   Operation 66 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 12.0>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i14 [ 0, %Filter2_Loop_begin ], [ %trunc_ln708_s, %W_Row_Loop ]" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 67 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %Filter2_Loop_begin ], [ %wr, %W_Row_Loop ]"   --->   Operation 68 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.95ns)   --->   "%icmp_ln18 = icmp eq i2 %wr_0, -1" [cnn_ap_type/conv_2.cpp:18]   --->   Operation 69 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 70 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.56ns)   --->   "%wr = add i2 %wr_0, 1" [cnn_ap_type/conv_2.cpp:18]   --->   Operation 71 'add' 'wr' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i, label %W_Row_Loop" [cnn_ap_type/conv_2.cpp:18]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i2 %wr_0 to i4" [cnn_ap_type/conv_2.cpp:18]   --->   Operation 73 'zext' 'zext_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_s = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %wr_0, i4 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 74 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i6 %tmp_s to i7" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 75 'zext' 'zext_ln1116' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (1.82ns)   --->   "%add_ln1116 = add i7 %zext_ln1116, %zext_ln203_10" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 76 'add' 'add_ln1116' <Predicate = (!icmp_ln18)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln1116_1 = zext i7 %add_ln1116 to i64" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 77 'zext' 'zext_ln1116_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%conv_2_weights_V_0_0_1 = getelementptr [48 x i8]* @conv_2_weights_V_0_0, i64 0, i64 %zext_ln1116_1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 78 'getelementptr' 'conv_2_weights_V_0_0_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%conv_2_weights_V_0_1_1 = getelementptr [48 x i9]* @conv_2_weights_V_0_1, i64 0, i64 %zext_ln1116_1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 79 'getelementptr' 'conv_2_weights_V_0_1_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%conv_2_weights_V_0_2_1 = getelementptr [48 x i8]* @conv_2_weights_V_0_2, i64 0, i64 %zext_ln1116_1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 80 'getelementptr' 'conv_2_weights_V_0_2_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%conv_2_weights_V_0_3_1 = getelementptr [48 x i9]* @conv_2_weights_V_0_3, i64 0, i64 %zext_ln1116_1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 81 'getelementptr' 'conv_2_weights_V_0_3_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%conv_2_weights_V_0_4_1 = getelementptr [48 x i9]* @conv_2_weights_V_0_4, i64 0, i64 %zext_ln1116_1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 82 'getelementptr' 'conv_2_weights_V_0_4_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%conv_2_weights_V_0_5_1 = getelementptr [48 x i9]* @conv_2_weights_V_0_5, i64 0, i64 %zext_ln1116_1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 83 'getelementptr' 'conv_2_weights_V_0_5_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%conv_2_weights_V_1_0_1 = getelementptr [48 x i8]* @conv_2_weights_V_1_0, i64 0, i64 %zext_ln1116_1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 84 'getelementptr' 'conv_2_weights_V_1_0_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%conv_2_weights_V_1_1_1 = getelementptr [48 x i9]* @conv_2_weights_V_1_1, i64 0, i64 %zext_ln1116_1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 85 'getelementptr' 'conv_2_weights_V_1_1_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%conv_2_weights_V_1_2_1 = getelementptr [48 x i8]* @conv_2_weights_V_1_2, i64 0, i64 %zext_ln1116_1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 86 'getelementptr' 'conv_2_weights_V_1_2_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%conv_2_weights_V_1_3_1 = getelementptr [48 x i8]* @conv_2_weights_V_1_3, i64 0, i64 %zext_ln1116_1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 87 'getelementptr' 'conv_2_weights_V_1_3_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%conv_2_weights_V_1_4_1 = getelementptr [48 x i10]* @conv_2_weights_V_1_4, i64 0, i64 %zext_ln1116_1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 88 'getelementptr' 'conv_2_weights_V_1_4_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%conv_2_weights_V_1_5_1 = getelementptr [48 x i8]* @conv_2_weights_V_1_5, i64 0, i64 %zext_ln1116_1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 89 'getelementptr' 'conv_2_weights_V_1_5_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%conv_2_weights_V_2_0_1 = getelementptr [48 x i8]* @conv_2_weights_V_2_0, i64 0, i64 %zext_ln1116_1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 90 'getelementptr' 'conv_2_weights_V_2_0_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%conv_2_weights_V_2_1_1 = getelementptr [48 x i9]* @conv_2_weights_V_2_1, i64 0, i64 %zext_ln1116_1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 91 'getelementptr' 'conv_2_weights_V_2_1_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%conv_2_weights_V_2_2_1 = getelementptr [48 x i8]* @conv_2_weights_V_2_2, i64 0, i64 %zext_ln1116_1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 92 'getelementptr' 'conv_2_weights_V_2_2_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%conv_2_weights_V_2_3_1 = getelementptr [48 x i9]* @conv_2_weights_V_2_3, i64 0, i64 %zext_ln1116_1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 93 'getelementptr' 'conv_2_weights_V_2_3_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%conv_2_weights_V_2_4_1 = getelementptr [48 x i9]* @conv_2_weights_V_2_4, i64 0, i64 %zext_ln1116_1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 94 'getelementptr' 'conv_2_weights_V_2_4_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%conv_2_weights_V_2_5_1 = getelementptr [48 x i9]* @conv_2_weights_V_2_5, i64 0, i64 %zext_ln1116_1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 95 'getelementptr' 'conv_2_weights_V_2_5_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (1.73ns)   --->   "%add_ln26 = add i4 %zext_ln18, %select_ln37_1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 96 'add' 'add_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i4 %add_ln26 to i8" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 97 'zext' 'zext_ln1117' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (3.49ns)   --->   "%mul_ln1117 = mul i8 %zext_ln1117, 13" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 98 'mul' 'mul_ln1117' <Predicate = (!icmp_ln18)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (1.91ns)   --->   "%add_ln1117 = add i8 %mul_ln1117, %zext_ln37" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 99 'add' 'add_ln1117' <Predicate = (!icmp_ln18)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln1117, i3 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 100 'bitconcatenate' 'p_shl4_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%tmp = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln1117, i1 false)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 101 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln1117_1 = zext i9 %tmp to i11" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 102 'zext' 'zext_ln1117_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (1.63ns)   --->   "%sub_ln1117 = sub i11 %p_shl4_cast, %zext_ln1117_1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 103 'sub' 'sub_ln1117' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln1117_2 = zext i11 %sub_ln1117 to i64" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 104 'zext' 'zext_ln1117_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%input_V_addr = getelementptr [1014 x i14]* %input_V, i64 0, i64 %zext_ln1117_2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 105 'getelementptr' 'input_V_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%or_ln1117 = or i11 %sub_ln1117, 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 106 'or' 'or_ln1117' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln1117_3 = zext i11 %or_ln1117 to i64" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 107 'zext' 'zext_ln1117_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%input_V_addr_1 = getelementptr [1014 x i14]* %input_V, i64 0, i64 %zext_ln1117_3" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 108 'getelementptr' 'input_V_addr_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (1.91ns)   --->   "%add_ln1117_5 = add i8 %mul_ln1117, %zext_ln37_1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 109 'add' 'add_ln1117_5' <Predicate = (!icmp_ln18)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (1.91ns)   --->   "%add_ln1117_10 = add i8 %mul_ln1117, %zext_ln37_2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 110 'add' 'add_ln1117_10' <Predicate = (!icmp_ln18)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [2/2] (3.25ns)   --->   "%conv_2_weights_V_0_0_2 = load i8* %conv_2_weights_V_0_0_1, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 111 'load' 'conv_2_weights_V_0_0_2' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 112 [2/2] (3.25ns)   --->   "%input_V_load = load i14* %input_V_addr, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 112 'load' 'input_V_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_3 : Operation 113 [2/2] (3.25ns)   --->   "%conv_2_weights_V_0_1_2 = load i9* %conv_2_weights_V_0_1_1, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 113 'load' 'conv_2_weights_V_0_1_2' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 114 [2/2] (3.25ns)   --->   "%input_V_load_1 = load i14* %input_V_addr_1, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 114 'load' 'input_V_load_1' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_3 : Operation 115 [2/2] (3.25ns)   --->   "%conv_2_weights_V_0_2_2 = load i8* %conv_2_weights_V_0_2_1, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 115 'load' 'conv_2_weights_V_0_2_2' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 116 [2/2] (3.25ns)   --->   "%conv_2_weights_V_0_3_2 = load i9* %conv_2_weights_V_0_3_1, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 116 'load' 'conv_2_weights_V_0_3_2' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 117 [2/2] (3.25ns)   --->   "%conv_2_weights_V_0_4_2 = load i9* %conv_2_weights_V_0_4_1, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 117 'load' 'conv_2_weights_V_0_4_2' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 118 [2/2] (3.25ns)   --->   "%conv_2_weights_V_0_5_2 = load i9* %conv_2_weights_V_0_5_1, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 118 'load' 'conv_2_weights_V_0_5_2' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 119 [2/2] (3.25ns)   --->   "%conv_2_weights_V_1_0_2 = load i8* %conv_2_weights_V_1_0_1, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 119 'load' 'conv_2_weights_V_1_0_2' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 120 [2/2] (3.25ns)   --->   "%conv_2_weights_V_1_1_2 = load i9* %conv_2_weights_V_1_1_1, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 120 'load' 'conv_2_weights_V_1_1_2' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 121 [2/2] (3.25ns)   --->   "%conv_2_weights_V_1_2_2 = load i8* %conv_2_weights_V_1_2_1, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 121 'load' 'conv_2_weights_V_1_2_2' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 122 [2/2] (3.25ns)   --->   "%conv_2_weights_V_1_3_2 = load i8* %conv_2_weights_V_1_3_1, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 122 'load' 'conv_2_weights_V_1_3_2' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 123 [2/2] (3.25ns)   --->   "%conv_2_weights_V_1_4_2 = load i10* %conv_2_weights_V_1_4_1, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 123 'load' 'conv_2_weights_V_1_4_2' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 124 [2/2] (3.25ns)   --->   "%conv_2_weights_V_1_5_2 = load i8* %conv_2_weights_V_1_5_1, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 124 'load' 'conv_2_weights_V_1_5_2' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 125 [2/2] (3.25ns)   --->   "%conv_2_weights_V_2_0_2 = load i8* %conv_2_weights_V_2_0_1, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 125 'load' 'conv_2_weights_V_2_0_2' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 126 [2/2] (3.25ns)   --->   "%conv_2_weights_V_2_1_2 = load i9* %conv_2_weights_V_2_1_1, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 126 'load' 'conv_2_weights_V_2_1_2' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 127 [2/2] (3.25ns)   --->   "%conv_2_weights_V_2_2_2 = load i8* %conv_2_weights_V_2_2_1, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 127 'load' 'conv_2_weights_V_2_2_2' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 128 [2/2] (3.25ns)   --->   "%conv_2_weights_V_2_3_2 = load i9* %conv_2_weights_V_2_3_1, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 128 'load' 'conv_2_weights_V_2_3_2' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 129 [2/2] (3.25ns)   --->   "%conv_2_weights_V_2_4_2 = load i9* %conv_2_weights_V_2_4_1, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 129 'load' 'conv_2_weights_V_2_4_2' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 130 [2/2] (3.25ns)   --->   "%conv_2_weights_V_2_5_2 = load i9* %conv_2_weights_V_2_5_1, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 130 'load' 'conv_2_weights_V_2_5_2' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>

State 4 <SV = 3> <Delay = 14.5>
ST_4 : Operation 131 [1/1] (1.63ns)   --->   "%add_ln1117_1 = add i11 %sub_ln1117, 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 131 'add' 'add_ln1117_1' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln1117_4 = zext i11 %add_ln1117_1 to i64" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 132 'zext' 'zext_ln1117_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%input_V_addr_2 = getelementptr [1014 x i14]* %input_V, i64 0, i64 %zext_ln1117_4" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 133 'getelementptr' 'input_V_addr_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (1.63ns)   --->   "%add_ln1117_2 = add i11 %sub_ln1117, 3" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 134 'add' 'add_ln1117_2' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln1117_5 = zext i11 %add_ln1117_2 to i64" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 135 'zext' 'zext_ln1117_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%input_V_addr_3 = getelementptr [1014 x i14]* %input_V, i64 0, i64 %zext_ln1117_5" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 136 'getelementptr' 'input_V_addr_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 137 [1/2] (3.25ns)   --->   "%conv_2_weights_V_0_0_2 = load i8* %conv_2_weights_V_0_0_1, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 137 'load' 'conv_2_weights_V_0_0_2' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln1117 = sext i8 %conv_2_weights_V_0_0_2 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 138 'sext' 'sext_ln1117' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 139 [1/2] (3.25ns)   --->   "%input_V_load = load i14* %input_V_addr, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 139 'load' 'input_V_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i14 %input_V_load to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 140 'sext' 'sext_ln1118' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i23 %sext_ln1118, %sext_ln1117" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 141 'mul' 'mul_ln1118' <Predicate = (!icmp_ln18)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i23 %mul_ln1118 to i28" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 142 'sext' 'sext_ln1118_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%shl_ln = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %p_Val2_s, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 143 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln728 = zext i22 %shl_ln to i29" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 144 'zext' 'zext_ln728' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i28 %sext_ln1118_1 to i29" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 145 'zext' 'zext_ln703' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (2.43ns)   --->   "%add_ln1192 = add nsw i29 %zext_ln703, %zext_ln728" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 146 'add' 'add_ln1192' <Predicate = (!icmp_ln18)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [1/2] (3.25ns)   --->   "%conv_2_weights_V_0_1_2 = load i9* %conv_2_weights_V_0_1_1, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 147 'load' 'conv_2_weights_V_0_1_2' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln1117_1 = sext i9 %conv_2_weights_V_0_1_2 to i24" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 148 'sext' 'sext_ln1117_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 149 [1/2] (3.25ns)   --->   "%input_V_load_1 = load i14* %input_V_addr_1, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 149 'load' 'input_V_load_1' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i14 %input_V_load_1 to i24" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 150 'sext' 'sext_ln1118_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_1 = mul i24 %sext_ln1118_2, %sext_ln1117_1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 151 'mul' 'mul_ln1118_1' <Predicate = (!icmp_ln18)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i24 %mul_ln1118_1 to i28" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 152 'sext' 'sext_ln1118_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_5 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 153 'partselect' 'tmp_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%shl_ln728_1 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_5, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 154 'bitconcatenate' 'shl_ln728_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln728_1 = zext i22 %shl_ln728_1 to i29" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 155 'zext' 'zext_ln728_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln703_2 = zext i28 %sext_ln1118_3 to i29" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 156 'zext' 'zext_ln703_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (2.43ns)   --->   "%add_ln1192_1 = add nsw i29 %zext_ln703_2, %zext_ln728_1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 157 'add' 'add_ln1192_1' <Predicate = (!icmp_ln18)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [1/2] (3.25ns)   --->   "%conv_2_weights_V_0_2_2 = load i8* %conv_2_weights_V_0_2_1, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 158 'load' 'conv_2_weights_V_0_2_2' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 159 [2/2] (3.25ns)   --->   "%input_V_load_2 = load i14* %input_V_addr_2, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 159 'load' 'input_V_load_2' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_8 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_1, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 160 'partselect' 'tmp_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 161 [1/2] (3.25ns)   --->   "%conv_2_weights_V_0_3_2 = load i9* %conv_2_weights_V_0_3_1, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 161 'load' 'conv_2_weights_V_0_3_2' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 162 [2/2] (3.25ns)   --->   "%input_V_load_3 = load i14* %input_V_addr_3, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 162 'load' 'input_V_load_3' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_4 : Operation 163 [1/2] (3.25ns)   --->   "%conv_2_weights_V_0_4_2 = load i9* %conv_2_weights_V_0_4_1, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 163 'load' 'conv_2_weights_V_0_4_2' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 164 [1/2] (3.25ns)   --->   "%conv_2_weights_V_0_5_2 = load i9* %conv_2_weights_V_0_5_1, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 164 'load' 'conv_2_weights_V_0_5_2' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 165 [1/2] (3.25ns)   --->   "%conv_2_weights_V_1_0_2 = load i8* %conv_2_weights_V_1_0_1, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 165 'load' 'conv_2_weights_V_1_0_2' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 166 [1/2] (3.25ns)   --->   "%conv_2_weights_V_1_1_2 = load i9* %conv_2_weights_V_1_1_1, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 166 'load' 'conv_2_weights_V_1_1_2' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 167 [1/2] (3.25ns)   --->   "%conv_2_weights_V_1_2_2 = load i8* %conv_2_weights_V_1_2_1, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 167 'load' 'conv_2_weights_V_1_2_2' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 168 [1/2] (3.25ns)   --->   "%conv_2_weights_V_1_3_2 = load i8* %conv_2_weights_V_1_3_1, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 168 'load' 'conv_2_weights_V_1_3_2' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 169 [1/2] (3.25ns)   --->   "%conv_2_weights_V_1_4_2 = load i10* %conv_2_weights_V_1_4_1, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 169 'load' 'conv_2_weights_V_1_4_2' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 170 [1/2] (3.25ns)   --->   "%conv_2_weights_V_1_5_2 = load i8* %conv_2_weights_V_1_5_1, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 170 'load' 'conv_2_weights_V_1_5_2' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 171 [1/2] (3.25ns)   --->   "%conv_2_weights_V_2_0_2 = load i8* %conv_2_weights_V_2_0_1, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 171 'load' 'conv_2_weights_V_2_0_2' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 172 [1/2] (3.25ns)   --->   "%conv_2_weights_V_2_1_2 = load i9* %conv_2_weights_V_2_1_1, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 172 'load' 'conv_2_weights_V_2_1_2' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 173 [1/2] (3.25ns)   --->   "%conv_2_weights_V_2_2_2 = load i8* %conv_2_weights_V_2_2_1, align 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 173 'load' 'conv_2_weights_V_2_2_2' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 174 [1/2] (3.25ns)   --->   "%conv_2_weights_V_2_3_2 = load i9* %conv_2_weights_V_2_3_1, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 174 'load' 'conv_2_weights_V_2_3_2' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 175 [1/2] (3.25ns)   --->   "%conv_2_weights_V_2_4_2 = load i9* %conv_2_weights_V_2_4_1, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 175 'load' 'conv_2_weights_V_2_4_2' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 176 [1/2] (3.25ns)   --->   "%conv_2_weights_V_2_5_2 = load i9* %conv_2_weights_V_2_5_1, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 176 'load' 'conv_2_weights_V_2_5_2' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>

State 5 <SV = 4> <Delay = 14.5>
ST_5 : Operation 177 [1/1] (1.63ns)   --->   "%add_ln1117_3 = add i11 %sub_ln1117, 4" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 177 'add' 'add_ln1117_3' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln1117_6 = zext i11 %add_ln1117_3 to i64" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 178 'zext' 'zext_ln1117_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%input_V_addr_4 = getelementptr [1014 x i14]* %input_V, i64 0, i64 %zext_ln1117_6" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 179 'getelementptr' 'input_V_addr_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (1.63ns)   --->   "%add_ln1117_4 = add i11 %sub_ln1117, 5" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 180 'add' 'add_ln1117_4' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln1117_7 = zext i11 %add_ln1117_4 to i64" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 181 'zext' 'zext_ln1117_7' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%input_V_addr_5 = getelementptr [1014 x i14]* %input_V, i64 0, i64 %zext_ln1117_7" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 182 'getelementptr' 'input_V_addr_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln1117_2 = sext i8 %conv_2_weights_V_0_2_2 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 183 'sext' 'sext_ln1117_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 184 [1/2] (3.25ns)   --->   "%input_V_load_2 = load i14* %input_V_addr_2, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 184 'load' 'input_V_load_2' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i14 %input_V_load_2 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 185 'sext' 'sext_ln1118_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_2 = mul i23 %sext_ln1118_4, %sext_ln1117_2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 186 'mul' 'mul_ln1118_2' <Predicate = (!icmp_ln18)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i23 %mul_ln1118_2 to i28" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 187 'sext' 'sext_ln1118_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%shl_ln728_2 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_8, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 188 'bitconcatenate' 'shl_ln728_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln728_2 = zext i22 %shl_ln728_2 to i29" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 189 'zext' 'zext_ln728_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln703_3 = zext i28 %sext_ln1118_5 to i29" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 190 'zext' 'zext_ln703_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (2.43ns)   --->   "%add_ln1192_2 = add nsw i29 %zext_ln703_3, %zext_ln728_2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 191 'add' 'add_ln1192_2' <Predicate = (!icmp_ln18)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln1117_3 = sext i9 %conv_2_weights_V_0_3_2 to i24" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 192 'sext' 'sext_ln1117_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 193 [1/2] (3.25ns)   --->   "%input_V_load_3 = load i14* %input_V_addr_3, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 193 'load' 'input_V_load_3' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i14 %input_V_load_3 to i24" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 194 'sext' 'sext_ln1118_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_3 = mul i24 %sext_ln1118_6, %sext_ln1117_3" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 195 'mul' 'mul_ln1118_3' <Predicate = (!icmp_ln18)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i24 %mul_ln1118_3 to i28" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 196 'sext' 'sext_ln1118_7' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_9 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_2, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 197 'partselect' 'tmp_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "%shl_ln728_3 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_9, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 198 'bitconcatenate' 'shl_ln728_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln728_3 = zext i22 %shl_ln728_3 to i29" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 199 'zext' 'zext_ln728_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln703_4 = zext i28 %sext_ln1118_7 to i29" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 200 'zext' 'zext_ln703_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 201 [1/1] (2.43ns)   --->   "%add_ln1192_3 = add nsw i29 %zext_ln703_4, %zext_ln728_3" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 201 'add' 'add_ln1192_3' <Predicate = (!icmp_ln18)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 202 [2/2] (3.25ns)   --->   "%input_V_load_4 = load i14* %input_V_addr_4, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 202 'load' 'input_V_load_4' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_10 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_3, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 203 'partselect' 'tmp_10' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 204 [2/2] (3.25ns)   --->   "%input_V_load_5 = load i14* %input_V_addr_5, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 204 'load' 'input_V_load_5' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>

State 6 <SV = 5> <Delay = 14.5>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln1117_5, i3 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 205 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_6 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln1117_5, i1 false)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 206 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln1117_8 = zext i9 %tmp_6 to i11" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 207 'zext' 'zext_ln1117_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 208 [1/1] (1.63ns)   --->   "%sub_ln1117_1 = sub i11 %p_shl2_cast, %zext_ln1117_8" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 208 'sub' 'sub_ln1117_1' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln1117_9 = zext i11 %sub_ln1117_1 to i64" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 209 'zext' 'zext_ln1117_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%input_V_addr_6 = getelementptr [1014 x i14]* %input_V, i64 0, i64 %zext_ln1117_9" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 210 'getelementptr' 'input_V_addr_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 211 [1/1] (0.00ns)   --->   "%or_ln1117_1 = or i11 %sub_ln1117_1, 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 211 'or' 'or_ln1117_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln1117_10 = zext i11 %or_ln1117_1 to i64" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 212 'zext' 'zext_ln1117_10' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "%input_V_addr_7 = getelementptr [1014 x i14]* %input_V, i64 0, i64 %zext_ln1117_10" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 213 'getelementptr' 'input_V_addr_7' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln1117_4 = sext i9 %conv_2_weights_V_0_4_2 to i24" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 214 'sext' 'sext_ln1117_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 215 [1/2] (3.25ns)   --->   "%input_V_load_4 = load i14* %input_V_addr_4, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 215 'load' 'input_V_load_4' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_6 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i14 %input_V_load_4 to i24" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 216 'sext' 'sext_ln1118_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 217 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_4 = mul i24 %sext_ln1118_8, %sext_ln1117_4" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 217 'mul' 'mul_ln1118_4' <Predicate = (!icmp_ln18)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i24 %mul_ln1118_4 to i28" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 218 'sext' 'sext_ln1118_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 219 [1/1] (0.00ns)   --->   "%shl_ln728_4 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_10, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 219 'bitconcatenate' 'shl_ln728_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln728_4 = zext i22 %shl_ln728_4 to i29" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 220 'zext' 'zext_ln728_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln703_5 = zext i28 %sext_ln1118_9 to i29" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 221 'zext' 'zext_ln703_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 222 [1/1] (2.43ns)   --->   "%add_ln1192_4 = add nsw i29 %zext_ln703_5, %zext_ln728_4" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 222 'add' 'add_ln1192_4' <Predicate = (!icmp_ln18)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln1117_5 = sext i9 %conv_2_weights_V_0_5_2 to i24" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 223 'sext' 'sext_ln1117_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 224 [1/2] (3.25ns)   --->   "%input_V_load_5 = load i14* %input_V_addr_5, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 224 'load' 'input_V_load_5' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_6 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i14 %input_V_load_5 to i24" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 225 'sext' 'sext_ln1118_10' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 226 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_5 = mul i24 %sext_ln1118_10, %sext_ln1117_5" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 226 'mul' 'mul_ln1118_5' <Predicate = (!icmp_ln18)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i24 %mul_ln1118_5 to i28" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 227 'sext' 'sext_ln1118_11' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_11 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_4, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 228 'partselect' 'tmp_11' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 229 [1/1] (0.00ns)   --->   "%shl_ln728_5 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_11, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 229 'bitconcatenate' 'shl_ln728_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln728_5 = zext i22 %shl_ln728_5 to i29" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 230 'zext' 'zext_ln728_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln703_6 = zext i28 %sext_ln1118_11 to i29" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 231 'zext' 'zext_ln703_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 232 [1/1] (2.43ns)   --->   "%add_ln1192_5 = add nsw i29 %zext_ln703_6, %zext_ln728_5" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 232 'add' 'add_ln1192_5' <Predicate = (!icmp_ln18)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 233 [2/2] (3.25ns)   --->   "%input_V_load_6 = load i14* %input_V_addr_6, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 233 'load' 'input_V_load_6' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_6 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_12 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_5, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 234 'partselect' 'tmp_12' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 235 [2/2] (3.25ns)   --->   "%input_V_load_7 = load i14* %input_V_addr_7, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 235 'load' 'input_V_load_7' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>

State 7 <SV = 6> <Delay = 14.5>
ST_7 : Operation 236 [1/1] (1.63ns)   --->   "%add_ln1117_6 = add i11 %sub_ln1117_1, 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 236 'add' 'add_ln1117_6' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln1117_11 = zext i11 %add_ln1117_6 to i64" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 237 'zext' 'zext_ln1117_11' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 238 [1/1] (0.00ns)   --->   "%input_V_addr_8 = getelementptr [1014 x i14]* %input_V, i64 0, i64 %zext_ln1117_11" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 238 'getelementptr' 'input_V_addr_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 239 [1/1] (1.63ns)   --->   "%add_ln1117_7 = add i11 %sub_ln1117_1, 3" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 239 'add' 'add_ln1117_7' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln1117_12 = zext i11 %add_ln1117_7 to i64" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 240 'zext' 'zext_ln1117_12' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 241 [1/1] (0.00ns)   --->   "%input_V_addr_9 = getelementptr [1014 x i14]* %input_V, i64 0, i64 %zext_ln1117_12" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 241 'getelementptr' 'input_V_addr_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln1117_6 = sext i8 %conv_2_weights_V_1_0_2 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 242 'sext' 'sext_ln1117_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 243 [1/2] (3.25ns)   --->   "%input_V_load_6 = load i14* %input_V_addr_6, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 243 'load' 'input_V_load_6' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_7 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i14 %input_V_load_6 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 244 'sext' 'sext_ln1118_12' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 245 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_6 = mul i23 %sext_ln1118_12, %sext_ln1117_6" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 245 'mul' 'mul_ln1118_6' <Predicate = (!icmp_ln18)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i23 %mul_ln1118_6 to i28" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 246 'sext' 'sext_ln1118_13' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 247 [1/1] (0.00ns)   --->   "%shl_ln728_6 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_12, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 247 'bitconcatenate' 'shl_ln728_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln728_6 = zext i22 %shl_ln728_6 to i29" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 248 'zext' 'zext_ln728_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln703_7 = zext i28 %sext_ln1118_13 to i29" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 249 'zext' 'zext_ln703_7' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 250 [1/1] (2.43ns)   --->   "%add_ln1192_6 = add nsw i29 %zext_ln703_7, %zext_ln728_6" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 250 'add' 'add_ln1192_6' <Predicate = (!icmp_ln18)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln1117_7 = sext i9 %conv_2_weights_V_1_1_2 to i24" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 251 'sext' 'sext_ln1117_7' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 252 [1/2] (3.25ns)   --->   "%input_V_load_7 = load i14* %input_V_addr_7, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 252 'load' 'input_V_load_7' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_7 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i14 %input_V_load_7 to i24" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 253 'sext' 'sext_ln1118_14' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 254 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_7 = mul i24 %sext_ln1118_14, %sext_ln1117_7" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 254 'mul' 'mul_ln1118_7' <Predicate = (!icmp_ln18)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i24 %mul_ln1118_7 to i28" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 255 'sext' 'sext_ln1118_15' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_13 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_6, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 256 'partselect' 'tmp_13' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 257 [1/1] (0.00ns)   --->   "%shl_ln728_7 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_13, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 257 'bitconcatenate' 'shl_ln728_7' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln728_7 = zext i22 %shl_ln728_7 to i29" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 258 'zext' 'zext_ln728_7' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln703_8 = zext i28 %sext_ln1118_15 to i29" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 259 'zext' 'zext_ln703_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 260 [1/1] (2.43ns)   --->   "%add_ln1192_7 = add nsw i29 %zext_ln703_8, %zext_ln728_7" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 260 'add' 'add_ln1192_7' <Predicate = (!icmp_ln18)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 261 [2/2] (3.25ns)   --->   "%input_V_load_8 = load i14* %input_V_addr_8, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 261 'load' 'input_V_load_8' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_7 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_14 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_7, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 262 'partselect' 'tmp_14' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 263 [2/2] (3.25ns)   --->   "%input_V_load_9 = load i14* %input_V_addr_9, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 263 'load' 'input_V_load_9' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>

State 8 <SV = 7> <Delay = 14.5>
ST_8 : Operation 264 [1/1] (1.63ns)   --->   "%add_ln1117_8 = add i11 %sub_ln1117_1, 4" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 264 'add' 'add_ln1117_8' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln1117_13 = zext i11 %add_ln1117_8 to i64" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 265 'zext' 'zext_ln1117_13' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 266 [1/1] (0.00ns)   --->   "%input_V_addr_10 = getelementptr [1014 x i14]* %input_V, i64 0, i64 %zext_ln1117_13" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 266 'getelementptr' 'input_V_addr_10' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 267 [1/1] (1.63ns)   --->   "%add_ln1117_9 = add i11 %sub_ln1117_1, 5" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 267 'add' 'add_ln1117_9' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln1117_14 = zext i11 %add_ln1117_9 to i64" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 268 'zext' 'zext_ln1117_14' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 269 [1/1] (0.00ns)   --->   "%input_V_addr_11 = getelementptr [1014 x i14]* %input_V, i64 0, i64 %zext_ln1117_14" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 269 'getelementptr' 'input_V_addr_11' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln1117_8 = sext i8 %conv_2_weights_V_1_2_2 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 270 'sext' 'sext_ln1117_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 271 [1/2] (3.25ns)   --->   "%input_V_load_8 = load i14* %input_V_addr_8, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 271 'load' 'input_V_load_8' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_8 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i14 %input_V_load_8 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 272 'sext' 'sext_ln1118_16' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 273 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_8 = mul i23 %sext_ln1118_16, %sext_ln1117_8" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 273 'mul' 'mul_ln1118_8' <Predicate = (!icmp_ln18)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i23 %mul_ln1118_8 to i28" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 274 'sext' 'sext_ln1118_17' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 275 [1/1] (0.00ns)   --->   "%shl_ln728_8 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_14, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 275 'bitconcatenate' 'shl_ln728_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln728_8 = zext i22 %shl_ln728_8 to i29" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 276 'zext' 'zext_ln728_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln703_9 = zext i28 %sext_ln1118_17 to i29" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 277 'zext' 'zext_ln703_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 278 [1/1] (2.43ns)   --->   "%add_ln1192_8 = add nsw i29 %zext_ln703_9, %zext_ln728_8" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 278 'add' 'add_ln1192_8' <Predicate = (!icmp_ln18)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln1117_9 = sext i8 %conv_2_weights_V_1_3_2 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 279 'sext' 'sext_ln1117_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 280 [1/2] (3.25ns)   --->   "%input_V_load_9 = load i14* %input_V_addr_9, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 280 'load' 'input_V_load_9' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_8 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln1118_18 = sext i14 %input_V_load_9 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 281 'sext' 'sext_ln1118_18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 282 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_9 = mul i23 %sext_ln1118_18, %sext_ln1117_9" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 282 'mul' 'mul_ln1118_9' <Predicate = (!icmp_ln18)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln1118_19 = sext i23 %mul_ln1118_9 to i28" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 283 'sext' 'sext_ln1118_19' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_15 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_8, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 284 'partselect' 'tmp_15' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 285 [1/1] (0.00ns)   --->   "%shl_ln728_9 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_15, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 285 'bitconcatenate' 'shl_ln728_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln728_9 = zext i22 %shl_ln728_9 to i29" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 286 'zext' 'zext_ln728_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln703_10 = zext i28 %sext_ln1118_19 to i29" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 287 'zext' 'zext_ln703_10' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 288 [1/1] (2.43ns)   --->   "%add_ln1192_9 = add nsw i29 %zext_ln703_10, %zext_ln728_9" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 288 'add' 'add_ln1192_9' <Predicate = (!icmp_ln18)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 289 [2/2] (3.25ns)   --->   "%input_V_load_10 = load i14* %input_V_addr_10, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 289 'load' 'input_V_load_10' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_8 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_16 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_9, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 290 'partselect' 'tmp_16' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 291 [2/2] (3.25ns)   --->   "%input_V_load_11 = load i14* %input_V_addr_11, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 291 'load' 'input_V_load_11' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>

State 9 <SV = 8> <Delay = 12.0>
ST_9 : Operation 292 [1/1] (0.00ns)   --->   "%p_shl_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln1117_10, i3 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 292 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_7 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln1117_10, i1 false)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 293 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln1117_15 = zext i9 %tmp_7 to i11" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 294 'zext' 'zext_ln1117_15' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 295 [1/1] (1.63ns)   --->   "%sub_ln1117_2 = sub i11 %p_shl_cast, %zext_ln1117_15" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 295 'sub' 'sub_ln1117_2' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln1117_16 = zext i11 %sub_ln1117_2 to i64" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 296 'zext' 'zext_ln1117_16' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 297 [1/1] (0.00ns)   --->   "%input_V_addr_12 = getelementptr [1014 x i14]* %input_V, i64 0, i64 %zext_ln1117_16" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 297 'getelementptr' 'input_V_addr_12' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 298 [1/1] (0.00ns)   --->   "%or_ln1117_2 = or i11 %sub_ln1117_2, 1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 298 'or' 'or_ln1117_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln1117_17 = zext i11 %or_ln1117_2 to i64" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 299 'zext' 'zext_ln1117_17' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 300 [1/1] (0.00ns)   --->   "%input_V_addr_13 = getelementptr [1014 x i14]* %input_V, i64 0, i64 %zext_ln1117_17" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 300 'getelementptr' 'input_V_addr_13' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 301 [1/1] (0.00ns)   --->   "%sext_ln1117_10 = sext i10 %conv_2_weights_V_1_4_2 to i25" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 301 'sext' 'sext_ln1117_10' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 302 [1/2] (3.25ns)   --->   "%input_V_load_10 = load i14* %input_V_addr_10, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 302 'load' 'input_V_load_10' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_9 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln1118_20 = sext i14 %input_V_load_10 to i25" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 303 'sext' 'sext_ln1118_20' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 304 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_10 = mul i25 %sext_ln1118_20, %sext_ln1117_10" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 304 'mul' 'mul_ln1118_10' <Predicate = (!icmp_ln18)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln1118_21 = sext i25 %mul_ln1118_10 to i28" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 305 'sext' 'sext_ln1118_21' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 306 [1/1] (0.00ns)   --->   "%shl_ln728_s = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_16, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 306 'bitconcatenate' 'shl_ln728_s' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln728_10 = zext i22 %shl_ln728_s to i29" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 307 'zext' 'zext_ln728_10' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln703_11 = zext i28 %sext_ln1118_21 to i29" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 308 'zext' 'zext_ln703_11' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 309 [1/1] (2.43ns)   --->   "%add_ln1192_10 = add nsw i29 %zext_ln703_11, %zext_ln728_10" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 309 'add' 'add_ln1192_10' <Predicate = (!icmp_ln18)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 310 [1/1] (0.00ns)   --->   "%sext_ln1117_11 = sext i8 %conv_2_weights_V_1_5_2 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 310 'sext' 'sext_ln1117_11' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 311 [1/2] (3.25ns)   --->   "%input_V_load_11 = load i14* %input_V_addr_11, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 311 'load' 'input_V_load_11' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_9 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln1118_22 = sext i14 %input_V_load_11 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 312 'sext' 'sext_ln1118_22' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 313 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_11 = mul i23 %sext_ln1118_22, %sext_ln1117_11" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 313 'mul' 'mul_ln1118_11' <Predicate = (!icmp_ln18)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_17 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_10, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 314 'partselect' 'tmp_17' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 315 [2/2] (3.25ns)   --->   "%input_V_load_12 = load i14* %input_V_addr_12, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 315 'load' 'input_V_load_12' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_9 : Operation 316 [2/2] (3.25ns)   --->   "%input_V_load_13 = load i14* %input_V_addr_13, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 316 'load' 'input_V_load_13' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>

State 10 <SV = 9> <Delay = 9.63>
ST_10 : Operation 317 [1/1] (1.63ns)   --->   "%add_ln1117_11 = add i11 %sub_ln1117_2, 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 317 'add' 'add_ln1117_11' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln1117_18 = zext i11 %add_ln1117_11 to i64" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 318 'zext' 'zext_ln1117_18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 319 [1/1] (0.00ns)   --->   "%input_V_addr_14 = getelementptr [1014 x i14]* %input_V, i64 0, i64 %zext_ln1117_18" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 319 'getelementptr' 'input_V_addr_14' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 320 [1/1] (1.63ns)   --->   "%add_ln1117_12 = add i11 %sub_ln1117_2, 3" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 320 'add' 'add_ln1117_12' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln1117_19 = zext i11 %add_ln1117_12 to i64" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 321 'zext' 'zext_ln1117_19' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 322 [1/1] (0.00ns)   --->   "%input_V_addr_15 = getelementptr [1014 x i14]* %input_V, i64 0, i64 %zext_ln1117_19" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 322 'getelementptr' 'input_V_addr_15' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 323 [1/1] (0.00ns)   --->   "%sext_ln1117_12 = sext i8 %conv_2_weights_V_2_0_2 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 323 'sext' 'sext_ln1117_12' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 324 [1/2] (3.25ns)   --->   "%input_V_load_12 = load i14* %input_V_addr_12, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 324 'load' 'input_V_load_12' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_10 : Operation 325 [1/1] (0.00ns)   --->   "%sext_ln1118_24 = sext i14 %input_V_load_12 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 325 'sext' 'sext_ln1118_24' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 326 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_12 = mul i23 %sext_ln1118_24, %sext_ln1117_12" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 326 'mul' 'mul_ln1118_12' <Predicate = (!icmp_ln18)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 327 [1/1] (0.00ns)   --->   "%sext_ln1117_13 = sext i9 %conv_2_weights_V_2_1_2 to i24" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 327 'sext' 'sext_ln1117_13' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 328 [1/2] (3.25ns)   --->   "%input_V_load_13 = load i14* %input_V_addr_13, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 328 'load' 'input_V_load_13' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_10 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln1118_26 = sext i14 %input_V_load_13 to i24" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 329 'sext' 'sext_ln1118_26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 330 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_13 = mul i24 %sext_ln1118_26, %sext_ln1117_13" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 330 'mul' 'mul_ln1118_13' <Predicate = (!icmp_ln18)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 331 [2/2] (3.25ns)   --->   "%input_V_load_14 = load i14* %input_V_addr_14, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 331 'load' 'input_V_load_14' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_10 : Operation 332 [2/2] (3.25ns)   --->   "%input_V_load_15 = load i14* %input_V_addr_15, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 332 'load' 'input_V_load_15' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>

State 11 <SV = 10> <Delay = 9.63>
ST_11 : Operation 333 [1/1] (1.63ns)   --->   "%add_ln1117_13 = add i11 %sub_ln1117_2, 4" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 333 'add' 'add_ln1117_13' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln1117_20 = zext i11 %add_ln1117_13 to i64" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 334 'zext' 'zext_ln1117_20' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_11 : Operation 335 [1/1] (0.00ns)   --->   "%input_V_addr_16 = getelementptr [1014 x i14]* %input_V, i64 0, i64 %zext_ln1117_20" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 335 'getelementptr' 'input_V_addr_16' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_11 : Operation 336 [1/1] (1.63ns)   --->   "%add_ln1117_14 = add i11 %sub_ln1117_2, 5" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 336 'add' 'add_ln1117_14' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln1117_21 = zext i11 %add_ln1117_14 to i64" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 337 'zext' 'zext_ln1117_21' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_11 : Operation 338 [1/1] (0.00ns)   --->   "%input_V_addr_17 = getelementptr [1014 x i14]* %input_V, i64 0, i64 %zext_ln1117_21" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 338 'getelementptr' 'input_V_addr_17' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_11 : Operation 339 [1/1] (0.00ns)   --->   "%sext_ln1117_14 = sext i8 %conv_2_weights_V_2_2_2 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 339 'sext' 'sext_ln1117_14' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_11 : Operation 340 [1/2] (3.25ns)   --->   "%input_V_load_14 = load i14* %input_V_addr_14, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 340 'load' 'input_V_load_14' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_11 : Operation 341 [1/1] (0.00ns)   --->   "%sext_ln1118_28 = sext i14 %input_V_load_14 to i23" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 341 'sext' 'sext_ln1118_28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_11 : Operation 342 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_14 = mul i23 %sext_ln1118_28, %sext_ln1117_14" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 342 'mul' 'mul_ln1118_14' <Predicate = (!icmp_ln18)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 343 [1/1] (0.00ns)   --->   "%sext_ln1117_15 = sext i9 %conv_2_weights_V_2_3_2 to i24" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 343 'sext' 'sext_ln1117_15' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_11 : Operation 344 [1/2] (3.25ns)   --->   "%input_V_load_15 = load i14* %input_V_addr_15, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 344 'load' 'input_V_load_15' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_11 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln1118_30 = sext i14 %input_V_load_15 to i24" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 345 'sext' 'sext_ln1118_30' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_11 : Operation 346 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_15 = mul i24 %sext_ln1118_30, %sext_ln1117_15" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 346 'mul' 'mul_ln1118_15' <Predicate = (!icmp_ln18)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 347 [2/2] (3.25ns)   --->   "%input_V_load_16 = load i14* %input_V_addr_16, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 347 'load' 'input_V_load_16' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_11 : Operation 348 [2/2] (3.25ns)   --->   "%input_V_load_17 = load i14* %input_V_addr_17, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 348 'load' 'input_V_load_17' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>

State 12 <SV = 11> <Delay = 17.0>
ST_12 : Operation 349 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4984) nounwind" [cnn_ap_type/conv_2.cpp:19]   --->   Operation 349 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4984)" [cnn_ap_type/conv_2.cpp:19]   --->   Operation 350 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 351 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str5985) nounwind" [cnn_ap_type/conv_2.cpp:20]   --->   Operation 351 'specpipeline' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 352 [1/1] (0.00ns)   --->   "%sext_ln1118_23 = sext i23 %mul_ln1118_11 to i28" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 352 'sext' 'sext_ln1118_23' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 353 [1/1] (0.00ns)   --->   "%shl_ln728_10 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_17, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 353 'bitconcatenate' 'shl_ln728_10' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln728_11 = zext i22 %shl_ln728_10 to i29" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 354 'zext' 'zext_ln728_11' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln703_12 = zext i28 %sext_ln1118_23 to i29" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 355 'zext' 'zext_ln703_12' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 356 [1/1] (2.43ns)   --->   "%add_ln1192_11 = add nsw i29 %zext_ln703_12, %zext_ln728_11" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 356 'add' 'add_ln1192_11' <Predicate = (!icmp_ln18)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 357 [1/1] (0.00ns)   --->   "%sext_ln1118_25 = sext i23 %mul_ln1118_12 to i28" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 357 'sext' 'sext_ln1118_25' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 358 [1/1] (0.00ns)   --->   "%tmp_18 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_11, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 358 'partselect' 'tmp_18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 359 [1/1] (0.00ns)   --->   "%shl_ln728_11 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_18, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 359 'bitconcatenate' 'shl_ln728_11' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln728_12 = zext i22 %shl_ln728_11 to i29" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 360 'zext' 'zext_ln728_12' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln703_13 = zext i28 %sext_ln1118_25 to i29" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 361 'zext' 'zext_ln703_13' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 362 [1/1] (2.43ns)   --->   "%add_ln1192_12 = add nsw i29 %zext_ln703_13, %zext_ln728_12" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 362 'add' 'add_ln1192_12' <Predicate = (!icmp_ln18)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 363 [1/1] (0.00ns)   --->   "%sext_ln1118_27 = sext i24 %mul_ln1118_13 to i28" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 363 'sext' 'sext_ln1118_27' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_19 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_12, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 364 'partselect' 'tmp_19' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 365 [1/1] (0.00ns)   --->   "%shl_ln728_12 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_19, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 365 'bitconcatenate' 'shl_ln728_12' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln728_13 = zext i22 %shl_ln728_12 to i29" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 366 'zext' 'zext_ln728_13' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln703_14 = zext i28 %sext_ln1118_27 to i29" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 367 'zext' 'zext_ln703_14' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 368 [1/1] (2.43ns)   --->   "%add_ln1192_13 = add nsw i29 %zext_ln703_14, %zext_ln728_13" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 368 'add' 'add_ln1192_13' <Predicate = (!icmp_ln18)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 369 [1/1] (0.00ns)   --->   "%sext_ln1118_29 = sext i23 %mul_ln1118_14 to i28" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 369 'sext' 'sext_ln1118_29' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_20 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_13, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 370 'partselect' 'tmp_20' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 371 [1/1] (0.00ns)   --->   "%shl_ln728_13 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_20, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 371 'bitconcatenate' 'shl_ln728_13' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln728_14 = zext i22 %shl_ln728_13 to i29" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 372 'zext' 'zext_ln728_14' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln703_15 = zext i28 %sext_ln1118_29 to i29" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 373 'zext' 'zext_ln703_15' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 374 [1/1] (2.43ns)   --->   "%add_ln1192_14 = add nsw i29 %zext_ln703_15, %zext_ln728_14" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 374 'add' 'add_ln1192_14' <Predicate = (!icmp_ln18)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 375 [1/1] (0.00ns)   --->   "%sext_ln1118_31 = sext i24 %mul_ln1118_15 to i28" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 375 'sext' 'sext_ln1118_31' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_21 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_14, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 376 'partselect' 'tmp_21' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 377 [1/1] (0.00ns)   --->   "%shl_ln728_14 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_21, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 377 'bitconcatenate' 'shl_ln728_14' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln728_15 = zext i22 %shl_ln728_14 to i29" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 378 'zext' 'zext_ln728_15' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln703_16 = zext i28 %sext_ln1118_31 to i29" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 379 'zext' 'zext_ln703_16' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 380 [1/1] (2.43ns)   --->   "%add_ln1192_15 = add nsw i29 %zext_ln703_16, %zext_ln728_15" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 380 'add' 'add_ln1192_15' <Predicate = (!icmp_ln18)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 381 [1/1] (0.00ns)   --->   "%sext_ln1117_16 = sext i9 %conv_2_weights_V_2_4_2 to i24" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 381 'sext' 'sext_ln1117_16' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 382 [1/2] (3.25ns)   --->   "%input_V_load_16 = load i14* %input_V_addr_16, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 382 'load' 'input_V_load_16' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_12 : Operation 383 [1/1] (0.00ns)   --->   "%sext_ln1118_32 = sext i14 %input_V_load_16 to i24" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 383 'sext' 'sext_ln1118_32' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 384 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_16 = mul i24 %sext_ln1118_32, %sext_ln1117_16" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 384 'mul' 'mul_ln1118_16' <Predicate = (!icmp_ln18)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 385 [1/1] (0.00ns)   --->   "%sext_ln1118_33 = sext i24 %mul_ln1118_16 to i28" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 385 'sext' 'sext_ln1118_33' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_22 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_15, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 386 'partselect' 'tmp_22' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 387 [1/1] (0.00ns)   --->   "%shl_ln728_15 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_22, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 387 'bitconcatenate' 'shl_ln728_15' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 388 [1/1] (0.00ns)   --->   "%zext_ln728_16 = zext i22 %shl_ln728_15 to i29" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 388 'zext' 'zext_ln728_16' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln703_17 = zext i28 %sext_ln1118_33 to i29" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 389 'zext' 'zext_ln703_17' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 390 [1/1] (2.43ns)   --->   "%add_ln1192_16 = add nsw i29 %zext_ln703_17, %zext_ln728_16" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 390 'add' 'add_ln1192_16' <Predicate = (!icmp_ln18)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 391 [1/1] (0.00ns)   --->   "%sext_ln1117_17 = sext i9 %conv_2_weights_V_2_5_2 to i24" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 391 'sext' 'sext_ln1117_17' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 392 [1/2] (3.25ns)   --->   "%input_V_load_17 = load i14* %input_V_addr_17, align 2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 392 'load' 'input_V_load_17' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_12 : Operation 393 [1/1] (0.00ns)   --->   "%sext_ln1118_34 = sext i14 %input_V_load_17 to i24" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 393 'sext' 'sext_ln1118_34' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 394 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_17 = mul i24 %sext_ln1118_34, %sext_ln1117_17" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 394 'mul' 'mul_ln1118_17' <Predicate = (!icmp_ln18)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 395 [1/1] (0.00ns)   --->   "%sext_ln1118_35 = sext i24 %mul_ln1118_17 to i28" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 395 'sext' 'sext_ln1118_35' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 396 [1/1] (0.00ns)   --->   "%tmp_23 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_16, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 396 'partselect' 'tmp_23' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 397 [1/1] (0.00ns)   --->   "%shl_ln728_16 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_23, i8 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 397 'bitconcatenate' 'shl_ln728_16' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln728_17 = zext i22 %shl_ln728_16 to i29" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 398 'zext' 'zext_ln728_17' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln703_18 = zext i28 %sext_ln1118_35 to i29" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 399 'zext' 'zext_ln703_18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 400 [1/1] (2.43ns)   --->   "%add_ln1192_17 = add nsw i29 %zext_ln703_18, %zext_ln728_17" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 400 'add' 'add_ln1192_17' <Predicate = (!icmp_ln18)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 401 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_17, i32 8, i32 21)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 401 'partselect' 'trunc_ln708_s' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 402 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4984, i32 %tmp_2)" [cnn_ap_type/conv_2.cpp:29]   --->   Operation 402 'specregionend' 'empty_59' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 403 [1/1] (0.00ns)   --->   "br label %2" [cnn_ap_type/conv_2.cpp:18]   --->   Operation 403 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 13 <SV = 3> <Delay = 3.25>
ST_13 : Operation 404 [1/1] (0.00ns)   --->   "%conv_2_bias_V_addr = getelementptr [16 x i8]* @conv_2_bias_V, i64 0, i64 %zext_ln26" [cnn_ap_type/conv_2.cpp:31]   --->   Operation 404 'getelementptr' 'conv_2_bias_V_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 405 [2/2] (3.25ns)   --->   "%p_Val2_15 = load i8* %conv_2_bias_V_addr, align 1" [cnn_ap_type/conv_2.cpp:31]   --->   Operation 405 'load' 'p_Val2_15' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>

State 14 <SV = 4> <Delay = 7.27>
ST_14 : Operation 406 [1/2] (3.25ns)   --->   "%p_Val2_15 = load i8* %conv_2_bias_V_addr, align 1" [cnn_ap_type/conv_2.cpp:31]   --->   Operation 406 'load' 'p_Val2_15' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_14 : Operation 407 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i8 %p_Val2_15 to i14" [cnn_ap_type/conv_2.cpp:31]   --->   Operation 407 'sext' 'sext_ln1265' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 408 [1/1] (1.81ns)   --->   "%tmp_V_4 = add i14 %sext_ln1265, %p_Val2_s" [cnn_ap_type/conv_2.cpp:31]   --->   Operation 408 'add' 'tmp_V_4' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 409 [1/1] (2.20ns)   --->   "%icmp_ln885 = icmp eq i14 %tmp_V_4, 0" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 409 'icmp' 'icmp_ln885' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 410 [1/1] (0.00ns)   --->   "br i1 %icmp_ln885, label %.critedge, label %_ifconv" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 410 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 5> <Delay = 14.4>
ST_15 : Operation 411 [1/1] (0.00ns)   --->   "%p_Result_24 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %tmp_V_4, i32 13)" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 411 'bitselect' 'p_Result_24' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 412 [1/1] (1.81ns)   --->   "%tmp_V = sub i14 0, %tmp_V_4" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 412 'sub' 'tmp_V' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 413 [1/1] (0.70ns)   --->   "%tmp_V_5 = select i1 %p_Result_24, i14 %tmp_V, i14 %tmp_V_4" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 413 'select' 'tmp_V_5' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 414 [1/1] (0.00ns)   --->   "%p_Result_s = call i14 @llvm.part.select.i14(i14 %tmp_V_5, i32 13, i32 0) nounwind" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 414 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 415 [1/1] (0.00ns)   --->   "%p_Result_25 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 -1, i14 %p_Result_s)" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 415 'bitconcatenate' 'p_Result_25' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 416 [1/1] (3.39ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_25, i1 true) nounwind" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 416 'cttz' 'l' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 417 [1/1] (2.55ns)   --->   "%sub_ln894 = sub nsw i32 14, %l" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 417 'sub' 'sub_ln894' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 418 [1/1] (0.00ns)   --->   "%trunc_ln894 = trunc i32 %sub_ln894 to i14" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 418 'trunc' 'trunc_ln894' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 419 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 -53, %sub_ln894" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 419 'add' 'lsb_index' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 420 [1/1] (0.00ns)   --->   "%tmp_25 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 420 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 421 [1/1] (2.47ns)   --->   "%icmp_ln897 = icmp sgt i31 %tmp_25, 0" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 421 'icmp' 'icmp_ln897' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 422 [1/1] (0.00ns)   --->   "%trunc_ln897 = trunc i32 %sub_ln894 to i4" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 422 'trunc' 'trunc_ln897' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 423 [1/1] (1.73ns)   --->   "%sub_ln897 = sub i4 4, %trunc_ln897" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 423 'sub' 'sub_ln897' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%zext_ln897 = zext i4 %sub_ln897 to i14" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 424 'zext' 'zext_ln897' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%lshr_ln897 = lshr i14 -1, %zext_ln897" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 425 'lshr' 'lshr_ln897' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%p_Result_21 = and i14 %tmp_V_5, %lshr_ln897" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 426 'and' 'p_Result_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 427 [1/1] (2.39ns) (out node of the LUT)   --->   "%icmp_ln897_1 = icmp ne i14 %p_Result_21, 0" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 427 'icmp' 'icmp_ln897_1' <Predicate = true> <Delay = 2.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln897, %icmp_ln897_1" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 428 'and' 'a' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 429 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln899 = xor i1 %tmp_26, true" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 430 'xor' 'xor_ln899' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 431 [1/1] (1.81ns)   --->   "%add_ln899 = add i14 -53, %trunc_ln894" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 431 'add' 'add_ln899' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_22 = call i1 @_ssdm_op_BitSelect.i1.i14.i14(i14 %tmp_V_5, i14 %add_ln899)" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 432 'bitselect' 'p_Result_22' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln899 = and i1 %p_Result_22, %xor_ln899" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 433 'and' 'and_ln899' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln899 = or i1 %and_ln899, %a" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 434 'or' 'or_ln899' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 435 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899)" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 435 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.97>
ST_15 : Operation 436 [1/1] (2.47ns)   --->   "%icmp_ln908 = icmp sgt i32 %lsb_index, 0" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 436 'icmp' 'icmp_ln908' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 437 [1/1] (0.00ns)   --->   "%trunc_ln893 = trunc i32 %l to i11" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 437 'trunc' 'trunc_ln893' <Predicate = true> <Delay = 0.00>

State 16 <SV = 6> <Delay = 16.8>
ST_16 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m = zext i14 %tmp_V_5 to i64" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 438 'zext' 'm' <Predicate = (!icmp_ln908)> <Delay = 0.00>
ST_16 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln907_1 = zext i14 %tmp_V_5 to i32" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 439 'zext' 'zext_ln907_1' <Predicate = (icmp_ln908)> <Delay = 0.00>
ST_16 : Operation 440 [1/1] (2.55ns)   --->   "%add_ln908 = add nsw i32 -54, %sub_ln894" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 440 'add' 'add_ln908' <Predicate = (icmp_ln908)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%lshr_ln908 = lshr i32 %zext_ln907_1, %add_ln908" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 441 'lshr' 'lshr_ln908' <Predicate = (icmp_ln908)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln908 = zext i32 %lshr_ln908 to i64" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 442 'zext' 'zext_ln908' <Predicate = (icmp_ln908)> <Delay = 0.00>
ST_16 : Operation 443 [1/1] (2.55ns)   --->   "%sub_ln908 = sub i32 54, %sub_ln894" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 443 'sub' 'sub_ln908' <Predicate = (!icmp_ln908)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln908_1 = zext i32 %sub_ln908 to i64" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 444 'zext' 'zext_ln908_1' <Predicate = (!icmp_ln908)> <Delay = 0.00>
ST_16 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%shl_ln908 = shl i64 %m, %zext_ln908_1" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 445 'shl' 'shl_ln908' <Predicate = (!icmp_ln908)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m_1 = select i1 %icmp_ln908, i64 %zext_ln908, i64 %shl_ln908" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 446 'select' 'm_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln911 = zext i32 %or_ln to i64" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 447 'zext' 'zext_ln911' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 448 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_2 = add i64 %zext_ln911, %m_1" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 448 'add' 'm_2' <Predicate = true> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 449 [1/1] (0.00ns)   --->   "%m_5 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_2, i32 1, i32 63)" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 449 'partselect' 'm_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 450 [1/1] (0.00ns)   --->   "%m_6 = zext i63 %m_5 to i64" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 450 'zext' 'm_6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 451 [1/1] (0.00ns)   --->   "%tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_2, i32 54)" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 451 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 452 [1/1] (0.69ns)   --->   "%select_ln915 = select i1 %tmp_27, i11 1023, i11 1022" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 452 'select' 'select_ln915' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 453 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915 = sub i11 6, %trunc_ln893" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 453 'sub' 'sub_ln915' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 454 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln915 = add i11 %sub_ln915, %select_ln915" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 454 'add' 'add_ln915' <Predicate = true> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 455 [1/1] (0.00ns)   --->   "%tmp_4 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %p_Result_24, i11 %add_ln915)" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 455 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 456 [1/1] (0.00ns)   --->   "%p_Result_26 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %m_6, i12 %tmp_4, i32 52, i32 63)" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 456 'partset' 'p_Result_26' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 457 [1/1] (0.00ns)   --->   "%bitcast_ln729 = bitcast i64 %p_Result_26 to double" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 457 'bitcast' 'bitcast_ln729' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 458 [1/1] (0.00ns)   --->   "%trunc_ln4 = call i52 @_ssdm_op_PartSelect.i52.i64.i32.i32(i64 %m_2, i32 1, i32 52)" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 458 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 459 [1/1] (1.88ns)   --->   "%icmp_ln924 = icmp ne i11 %add_ln915, -1" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 459 'icmp' 'icmp_ln924' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 460 [1/1] (2.89ns)   --->   "%icmp_ln924_1 = icmp eq i52 %trunc_ln4, 0" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 460 'icmp' 'icmp_ln924_1' <Predicate = true> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 461 [2/2] (5.46ns)   --->   "%tmp_3 = fcmp ogt double %bitcast_ln729, 0.000000e+00" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 461 'dcmp' 'tmp_3' <Predicate = true> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 7> <Delay = 8.20>
ST_17 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node and_ln924)   --->   "%or_ln924 = or i1 %icmp_ln924_1, %icmp_ln924" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 462 'or' 'or_ln924' <Predicate = (!icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 463 [1/2] (5.46ns)   --->   "%tmp_3 = fcmp ogt double %bitcast_ln729, 0.000000e+00" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 463 'dcmp' 'tmp_3' <Predicate = (!icmp_ln885)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 464 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln924 = and i1 %or_ln924, %tmp_3" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 464 'and' 'and_ln924' <Predicate = (!icmp_ln885)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 465 [1/1] (1.76ns)   --->   "br i1 %and_ln924, label %Filter2_Loop_end, label %.critedge" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 465 'br' <Predicate = (!icmp_ln885)> <Delay = 1.76>
ST_17 : Operation 466 [1/1] (1.76ns)   --->   "br label %Filter2_Loop_end"   --->   Operation 466 'br' <Predicate = (!and_ln924) | (icmp_ln885)> <Delay = 1.76>
ST_17 : Operation 467 [1/1] (1.78ns)   --->   "%f = add i5 %select_ln37_4, 1" [cnn_ap_type/conv_2.cpp:14]   --->   Operation 467 'add' 'f' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 468 [1/1] (1.82ns)   --->   "%add_ln11 = add i9 %indvar_flatten, 1" [cnn_ap_type/conv_2.cpp:11]   --->   Operation 468 'add' 'add_ln11' <Predicate = (!icmp_ln11)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 469 [1/1] (0.96ns)   --->   "%select_ln11 = select i1 %icmp_ln11, i9 1, i9 %add_ln11" [cnn_ap_type/conv_2.cpp:11]   --->   Operation 469 'select' 'select_ln11' <Predicate = true> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 18 <SV = 8> <Delay = 3.25>
ST_18 : Operation 470 [1/1] (0.00ns)   --->   "%storemerge = phi i14 [ 0, %.critedge ], [ %tmp_V_4, %_ifconv ]"   --->   Operation 470 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 471 [1/1] (3.25ns)   --->   "store i14 %storemerge, i14* %conv_out_V_addr, align 2" [cnn_ap_type/conv_2.cpp:35]   --->   Operation 471 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_18 : Operation 472 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3983, i32 %tmp_1)" [cnn_ap_type/conv_2.cpp:38]   --->   Operation 472 'specregionend' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 473 [1/1] (0.00ns)   --->   "br label %1" [cnn_ap_type/conv_2.cpp:14]   --->   Operation 473 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten21', cnn_ap_type/conv_2.cpp:8) with incoming values : ('add_ln8', cnn_ap_type/conv_2.cpp:8) [24]  (1.77 ns)

 <State 2>: 10.7ns
The critical path consists of the following:
	'phi' operation ('r_0', cnn_ap_type/conv_2.cpp:37) with incoming values : ('select_ln37_1', cnn_ap_type/conv_2.cpp:37) [25]  (0 ns)
	'add' operation ('r', cnn_ap_type/conv_2.cpp:8) [35]  (1.74 ns)
	'select' operation ('select_ln37_1', cnn_ap_type/conv_2.cpp:37) [40]  (1.02 ns)
	'mul' operation of DSP[54] ('mul_ln203', cnn_ap_type/conv_2.cpp:35) [42]  (3.36 ns)
	'add' operation of DSP[54] ('add_ln203', cnn_ap_type/conv_2.cpp:35) [54]  (3.02 ns)
	'add' operation ('add_ln203_6', cnn_ap_type/conv_2.cpp:35) [67]  (1.55 ns)

 <State 3>: 12ns
The critical path consists of the following:
	'phi' operation ('wr') with incoming values : ('wr', cnn_ap_type/conv_2.cpp:18) [73]  (0 ns)
	'add' operation ('add_ln26', cnn_ap_type/conv_2.cpp:26) [105]  (1.74 ns)
	'mul' operation ('mul_ln1117', cnn_ap_type/conv_2.cpp:26) [107]  (3.49 ns)
	'add' operation ('add_ln1117', cnn_ap_type/conv_2.cpp:26) [108]  (1.92 ns)
	'sub' operation ('sub_ln1117', cnn_ap_type/conv_2.cpp:26) [112]  (1.64 ns)
	'getelementptr' operation ('input_V_addr', cnn_ap_type/conv_2.cpp:26) [114]  (0 ns)
	'load' operation ('input_V_load', cnn_ap_type/conv_2.cpp:26) on array 'input_V' [176]  (3.25 ns)

 <State 4>: 14.5ns
The critical path consists of the following:
	'load' operation ('conv_2_weights_V_0_0_2', cnn_ap_type/conv_2.cpp:26) on array 'conv_2_weights_V_0_0' [174]  (3.25 ns)
	'mul' operation of DSP[178] ('mul_ln1118', cnn_ap_type/conv_2.cpp:26) [178]  (6.38 ns)
	'add' operation ('add_ln1192', cnn_ap_type/conv_2.cpp:26) [183]  (2.43 ns)
	'add' operation ('add_ln1192_1', cnn_ap_type/conv_2.cpp:26) [194]  (2.43 ns)

 <State 5>: 14.5ns
The critical path consists of the following:
	'load' operation ('input_V_load_2', cnn_ap_type/conv_2.cpp:26) on array 'input_V' [197]  (3.25 ns)
	'mul' operation of DSP[199] ('mul_ln1118_2', cnn_ap_type/conv_2.cpp:26) [199]  (6.38 ns)
	'add' operation ('add_ln1192_2', cnn_ap_type/conv_2.cpp:26) [205]  (2.43 ns)
	'add' operation ('add_ln1192_3', cnn_ap_type/conv_2.cpp:26) [216]  (2.43 ns)

 <State 6>: 14.5ns
The critical path consists of the following:
	'load' operation ('input_V_load_4', cnn_ap_type/conv_2.cpp:26) on array 'input_V' [219]  (3.25 ns)
	'mul' operation of DSP[221] ('mul_ln1118_4', cnn_ap_type/conv_2.cpp:26) [221]  (6.38 ns)
	'add' operation ('add_ln1192_4', cnn_ap_type/conv_2.cpp:26) [227]  (2.43 ns)
	'add' operation ('add_ln1192_5', cnn_ap_type/conv_2.cpp:26) [238]  (2.43 ns)

 <State 7>: 14.5ns
The critical path consists of the following:
	'load' operation ('input_V_load_6', cnn_ap_type/conv_2.cpp:26) on array 'input_V' [241]  (3.25 ns)
	'mul' operation of DSP[243] ('mul_ln1118_6', cnn_ap_type/conv_2.cpp:26) [243]  (6.38 ns)
	'add' operation ('add_ln1192_6', cnn_ap_type/conv_2.cpp:26) [249]  (2.43 ns)
	'add' operation ('add_ln1192_7', cnn_ap_type/conv_2.cpp:26) [260]  (2.43 ns)

 <State 8>: 14.5ns
The critical path consists of the following:
	'load' operation ('input_V_load_8', cnn_ap_type/conv_2.cpp:26) on array 'input_V' [263]  (3.25 ns)
	'mul' operation of DSP[265] ('mul_ln1118_8', cnn_ap_type/conv_2.cpp:26) [265]  (6.38 ns)
	'add' operation ('add_ln1192_8', cnn_ap_type/conv_2.cpp:26) [271]  (2.43 ns)
	'add' operation ('add_ln1192_9', cnn_ap_type/conv_2.cpp:26) [282]  (2.43 ns)

 <State 9>: 12.1ns
The critical path consists of the following:
	'load' operation ('input_V_load_10', cnn_ap_type/conv_2.cpp:26) on array 'input_V' [285]  (3.25 ns)
	'mul' operation of DSP[287] ('mul_ln1118_10', cnn_ap_type/conv_2.cpp:26) [287]  (6.38 ns)
	'add' operation ('add_ln1192_10', cnn_ap_type/conv_2.cpp:26) [293]  (2.43 ns)

 <State 10>: 9.63ns
The critical path consists of the following:
	'load' operation ('input_V_load_12', cnn_ap_type/conv_2.cpp:26) on array 'input_V' [307]  (3.25 ns)
	'mul' operation of DSP[309] ('mul_ln1118_12', cnn_ap_type/conv_2.cpp:26) [309]  (6.38 ns)

 <State 11>: 9.63ns
The critical path consists of the following:
	'load' operation ('input_V_load_14', cnn_ap_type/conv_2.cpp:26) on array 'input_V' [329]  (3.25 ns)
	'mul' operation of DSP[331] ('mul_ln1118_14', cnn_ap_type/conv_2.cpp:26) [331]  (6.38 ns)

 <State 12>: 17ns
The critical path consists of the following:
	'add' operation ('add_ln1192_11', cnn_ap_type/conv_2.cpp:26) [304]  (2.43 ns)
	'add' operation ('add_ln1192_12', cnn_ap_type/conv_2.cpp:26) [315]  (2.43 ns)
	'add' operation ('add_ln1192_13', cnn_ap_type/conv_2.cpp:26) [326]  (2.43 ns)
	'add' operation ('add_ln1192_14', cnn_ap_type/conv_2.cpp:26) [337]  (2.43 ns)
	'add' operation ('add_ln1192_15', cnn_ap_type/conv_2.cpp:26) [348]  (2.43 ns)
	'add' operation ('add_ln1192_16', cnn_ap_type/conv_2.cpp:26) [359]  (2.43 ns)
	'add' operation ('add_ln1192_17', cnn_ap_type/conv_2.cpp:26) [370]  (2.43 ns)

 <State 13>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('conv_2_bias_V_addr', cnn_ap_type/conv_2.cpp:31) [375]  (0 ns)
	'load' operation ('__Val2__', cnn_ap_type/conv_2.cpp:31) on array 'conv_2_bias_V' [376]  (3.25 ns)

 <State 14>: 7.28ns
The critical path consists of the following:
	'load' operation ('__Val2__', cnn_ap_type/conv_2.cpp:31) on array 'conv_2_bias_V' [376]  (3.25 ns)
	'add' operation ('tmp.V', cnn_ap_type/conv_2.cpp:31) [378]  (1.81 ns)
	'icmp' operation ('icmp_ln885', cnn_ap_type/conv_2.cpp:34) [379]  (2.21 ns)

 <State 15>: 14.5ns
The critical path consists of the following:
	'sub' operation ('tmp.V', cnn_ap_type/conv_2.cpp:34) [383]  (1.81 ns)
	'select' operation ('tmp.V', cnn_ap_type/conv_2.cpp:34) [384]  (0.702 ns)
	'cttz' operation ('l', cnn_ap_type/conv_2.cpp:34) [387]  (3.4 ns)
	'sub' operation ('sub_ln894', cnn_ap_type/conv_2.cpp:34) [388]  (2.55 ns)
	'add' operation ('lsb_index', cnn_ap_type/conv_2.cpp:34) [390]  (2.55 ns)
	'icmp' operation ('icmp_ln897', cnn_ap_type/conv_2.cpp:34) [392]  (2.47 ns)
	'and' operation ('a', cnn_ap_type/conv_2.cpp:34) [399]  (0 ns)
	'or' operation ('or_ln899', cnn_ap_type/conv_2.cpp:34) [405]  (0 ns)
	blocking operation 0.978 ns on control path)

 <State 16>: 16.9ns
The critical path consists of the following:
	'add' operation ('add_ln908', cnn_ap_type/conv_2.cpp:34) [410]  (2.55 ns)
	'lshr' operation ('lshr_ln908', cnn_ap_type/conv_2.cpp:34) [411]  (0 ns)
	'select' operation ('m', cnn_ap_type/conv_2.cpp:34) [416]  (0 ns)
	'add' operation ('m', cnn_ap_type/conv_2.cpp:34) [418]  (4.42 ns)
	'select' operation ('select_ln915', cnn_ap_type/conv_2.cpp:34) [422]  (0.692 ns)
	'add' operation ('add_ln915', cnn_ap_type/conv_2.cpp:34) [425]  (3.76 ns)
	'dcmp' operation ('tmp_3', cnn_ap_type/conv_2.cpp:34) [433]  (5.46 ns)

 <State 17>: 8.21ns
The critical path consists of the following:
	'dcmp' operation ('tmp_3', cnn_ap_type/conv_2.cpp:34) [433]  (5.46 ns)
	'and' operation ('and_ln924', cnn_ap_type/conv_2.cpp:34) [434]  (0.978 ns)
	multiplexor before 'phi' operation ('__Val2__') with incoming values : ('tmp.V', cnn_ap_type/conv_2.cpp:31) [439]  (1.77 ns)

 <State 18>: 3.25ns
The critical path consists of the following:
	'phi' operation ('__Val2__') with incoming values : ('tmp.V', cnn_ap_type/conv_2.cpp:31) [439]  (0 ns)
	'store' operation ('store_ln35', cnn_ap_type/conv_2.cpp:35) of variable '__Val2__' on array 'conv_out_V' [440]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
