// Seed: 1874736739
module module_0 ();
  supply1 id_1, id_2;
  assign id_1 = -1;
  assign module_1.id_4 = 0;
  genvar id_3;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    output uwire id_2,
    output uwire id_3,
    output tri id_4,
    output supply1 id_5,
    input tri id_6,
    input uwire id_7,
    input wor id_8,
    input supply0 id_9
);
  assign id_3 = -1;
  module_0 modCall_1 ();
  always begin : LABEL_0
    id_3 = id_8;
  end
  id_11(
      id_2, 1, -1'd0, (id_7), id_9
  );
endmodule
