{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus II " "Info: Running Quartus II Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 22 16:00:13 2013 " "Info: Processing started: Tue Oct 22 16:00:13 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Up-Down-Counter -c Up-Down-Counter --generate_symbol=\"C:\\Users\\localadmin\\Desktop\\FPGA-PMT\\VerilogBasics\\Up Down counter\\Double_SevenSeg.v\" " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Up-Down-Counter -c Up-Down-Counter --generate_symbol=\"C:\\Users\\localadmin\\Desktop\\FPGA-PMT\\VerilogBasics\\Up Down counter\\Double_SevenSeg.v\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"edge\";  expecting an identifier (\"edge\" is a reserved keyword ), or a number, or a system task, or \"(\", or \"\{\", or unary operator Double_SevenSeg.v(13) " "Error (10170): Verilog HDL syntax error at Double_SevenSeg.v(13) near text \"edge\";  expecting an identifier (\"edge\" is a reserved keyword ), or a number, or a system task, or \"(\", or \"\{\", or unary operator" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "sevenseg Double_SevenSeg.v(1) " "Error (10112): Ignored design unit \"sevenseg\" at Double_SevenSeg.v(1) due to previous errors" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0}
{ "Error" "EQEXE_ERROR_COUNT" "Create Symbol File 2 s 0 s Quartus II " "Error: Quartus II Create Symbol File was unsuccessful. 2 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "182 " "Info: Allocated 182 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 22 16:00:13 2013 " "Error: Processing ended: Tue Oct 22 16:00:13 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
