#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Nov 24 18:24:37 2017
# Process ID: 9904
# Current directory: C:/Users/hpoup/Desktop/space_invaders
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5524 C:\Users\hpoup\Desktop\space_invaders\space_invaders.xpr
# Log file: C:/Users/hpoup/Desktop/space_invaders/vivado.log
# Journal file: C:/Users/hpoup/Desktop/space_invaders\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/hpoup/Desktop/space_invaders/space_invaders.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 789.449 ; gain = 102.938
update_compile_order -fileset sources_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
"xvhdl -m64 --relax -prj top_module_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/charg_memoire.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity charg_memoire
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/gest_command.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gest_command
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/vga_160_100.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vga_160_100
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/top_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_module
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 1c9be8947fed48fbb9834cec896d2dd0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_module_behav xil_defaultlib.top_module -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal x_offset [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/charg_memoire.vhd:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.gest_command [gest_command_default]
Compiling architecture behavioral of entity xil_defaultlib.charg_memoire [charg_memoire_default]
Compiling architecture behavioral of entity xil_defaultlib.vga_160_100 [\vga_160_100(bit_per_pixel=6)\]
Compiling architecture behavioral of entity xil_defaultlib.top_module
Built simulation snapshot top_module_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/top_module_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/top_module_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Nov 24 18:32:14 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Nov 24 18:32:14 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 793.055 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_behav -key {Behavioral:sim_1:Functional:top_module} -tclbatch {top_module.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source top_module.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 828.355 ; gain = 35.301
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 828.355 ; gain = 35.301
add_force {/top_module/clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/top_module/reset} -radix hex {0 0ns}
run 200 ms
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 888.375 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
add_force {/top_module/reset} -radix hex {0 0ns}
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 888.375 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
add_force {/top_module/reset} -radix hex {1 0ns}
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 888.375 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 888.375 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
add_force {/top_module/right} -radix hex {1 0ns}
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:02:08 ; elapsed = 00:02:31 . Memory (MB): peak = 888.375 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top_module
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 888.375 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_module' [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/top_module.vhd:46]
INFO: [Synth 8-3491] module 'gest_command' declared at 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/gest_command.vhd:34' bound to instance 'commande' of component 'gest_command' [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/top_module.vhd:89]
INFO: [Synth 8-638] synthesizing module 'gest_command' [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/gest_command.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'gest_command' (1#1) [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/gest_command.vhd:42]
INFO: [Synth 8-3491] module 'charg_memoire' declared at 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/charg_memoire.vhd:34' bound to instance 'cm' of component 'charg_memoire' [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/top_module.vhd:98]
INFO: [Synth 8-638] synthesizing module 'charg_memoire' [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/charg_memoire.vhd:43]
WARNING: [Synth 8-614] signal 'offset_x' is read in the process but is not in the sensitivity list [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/charg_memoire.vhd:80]
WARNING: [Synth 8-614] signal 'x_abri' is read in the process but is not in the sensitivity list [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/charg_memoire.vhd:110]
WARNING: [Synth 8-614] signal 'y_abri' is read in the process but is not in the sensitivity list [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/charg_memoire.vhd:110]
WARNING: [Synth 8-6014] Unused sequential element s_green_reg was removed.  [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/charg_memoire.vhd:114]
WARNING: [Synth 8-6014] Unused sequential element s_blue_reg was removed.  [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/charg_memoire.vhd:115]
INFO: [Synth 8-256] done synthesizing module 'charg_memoire' (2#1) [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/charg_memoire.vhd:43]
	Parameter bit_per_pixel bound to: 6 - type: integer 
	Parameter grayscale bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'vga_160_100' declared at 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/vga_160_100.vhd:26' bound to instance 'vga' of component 'vga_160_100' [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/top_module.vhd:108]
INFO: [Synth 8-638] synthesizing module 'vga_160_100' [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/vga_160_100.vhd:43]
	Parameter bit_per_pixel bound to: 6 - type: integer 
	Parameter grayscale bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'vga_160_100' (3#1) [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/vga_160_100.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'top_module' (4#1) [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/top_module.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 891.430 ; gain = 3.055
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 891.430 ; gain = 3.055
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/constrs_1/new/contrainte.xdc]
Finished Parsing XDC File [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/constrs_1/new/contrainte.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:40 ; elapsed = 00:00:36 . Memory (MB): peak = 1199.719 ; gain = 311.344
15 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 1199.719 ; gain = 311.344
close [ open C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/gest_ennemis.vhd w ]
add_files C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/gest_ennemis.vhd
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1229.078 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 24 19:25:44 2017...
