-- File: C:\Users\HPz420\Documents\GitHub\Doug Gilliland\Design_A_CPU\CPU_Code\Part9-1_Test1.mif
-- Generated by pyAssemble_cpu_001.py
-- 
DEPTH = 138;
WIDTH = 16;
ADDRESS_RADIX = DEC;
DATA_RADIX = HEX;
CONTENT BEGIN
0: 4000 7002 7003 4000 700C 600D A0FF E005;
8: 600D A001 F021 600D A002 F02D 600D A004;
16: F03B 600D A008 F047 600D A010 F055 600D;
24: A020 F05F 600D A040 F069 600D A080 F073;
32: D000 4001 7002 4001 700C C084 3001 A0FF;
40: F024 610D A101 E000 D021 4002 7002 4080;
48: 4201 700C C084 3081 3201 A2FF F031 610D;
56: A102 E000 D02D 4003 7002 4001 700C C084;
64: 3021 A0FF F03E 610D A104 E000 D03B 4004;
72: 7002 4080 4201 700C 30A1 3201 C084 A2FF;
80: F04B 610D A108 E000 D047 4005 7002 4001;
88: 700C C084 3041 610D A110 E000 D058 4006;
96: 7002 4080 700C C084 30C1 610D A120 E000;
104: D062 4007 7002 4000 700C C084 B001 610D;
112: A140 E000 D06C 4008 7002 4055 700C C084;
120: 80FF 700C C084 50AA E080 40FF 700C C084;
128: 610D A180 E000 D073 47FB 7709 6708 A701;
136: F086 3008;
END;
