# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../AXI2TCM_sim_VHDL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../AXI2TCM_sim_VHDL.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../AXI2TCM_sim_VHDL.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_0/sim/design_1_axi_vip_0_0_pkg.sv" \
"../../../../AXI2TCM_sim_VHDL.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_0/sim/design_1_axi_vip_0_0.sv" \
"../../../../AXI2TCM_sim_VHDL.srcs/sim_1/new/tb_axi2tcm.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
