
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.132301                       # Number of seconds simulated
sim_ticks                                132301488500                       # Number of ticks simulated
final_tick                               132301488500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 523173                       # Simulator instruction rate (inst/s)
host_op_rate                                   544355                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              171858773                       # Simulator tick rate (ticks/s)
host_mem_usage                                 676364                       # Number of bytes of host memory used
host_seconds                                   769.83                       # Real time elapsed on the host
sim_insts                                   402752346                       # Number of instructions simulated
sim_ops                                     419059294                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 132301488500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           68288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           38272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher        98240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             204800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        68288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         68288                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst             1067                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              598                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher         1535                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3200                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             516154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             289279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher        742546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               1547980                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        516154                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           516154                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            516154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            289279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher       742546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              1547980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        3200                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3200                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 204800                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  204800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               71                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  132301410500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3200                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          551                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    368.551724                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   207.931082                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   377.594049                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          188     34.12%     34.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          120     21.78%     55.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           59     10.71%     66.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           31      5.63%     72.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           10      1.81%     74.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           15      2.72%     76.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      1.27%     78.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      1.45%     79.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          113     20.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          551                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                    136470382                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               196470382                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   16000000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     42646.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61396.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         1.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      1.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.53                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2641                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.53                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   41344190.78                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2106300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1104345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                12409320                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         181933440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             48669450                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             11811360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       353234700                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       285149280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      31404930000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            32301348195                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            244.149544                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         132163958785                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     24457000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      77500000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 130646784000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    742573232                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      35526465                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    774647803                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1884960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   986700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                10438680                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         167796720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             43571940                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             11041920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       346098870                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       244419360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      31433992260                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            32260231410                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            243.838763                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         132176528047                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     22902500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      71484000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 130781680750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    636505500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      29935203                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    758980547                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 132301488500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                67155700                       # Number of BP lookups
system.cpu.branchPred.condPredicted          54987369                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           5165235                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             50653827                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                44650110                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             88.147555                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 5455126                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             431312                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          226535                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             212856                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            13679                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          613                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 132301488500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 132301488500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 132301488500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 132301488500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    132301488500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        264602978                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            5101884                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      515114760                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    67155700                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           50318092                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     254180868                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                10394086                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  649                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           336                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles         1615                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 159115158                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1541                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          264482395                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.075593                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.044522                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 13075440      4.94%      4.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 95811537     36.23%     41.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 13639987      5.16%     46.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                141955431     53.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            264482395                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.253798                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.946746                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 12777629                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               9556966                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 233729340                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               3310380                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                5108080                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             41981092                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 93510                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              511871357                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts              21153304                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                5108080                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 29670197                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 4178577                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        2357114                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 220135952                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               3032475                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              490988030                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts              10121094                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                395987                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1105764                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    957                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  40052                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           682502168                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            2441826332                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        806710602                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             576946516                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                105555652                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             186383                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          62614                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5422528                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             43523007                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            41192895                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            511621                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           380401                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  480764793                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               63198                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 448228185                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           4722660                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        61768696                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    178562066                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved          31090                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     264482395                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.694737                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.986484                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            47825527     18.08%     18.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            37364539     14.13%     32.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           127554172     48.23%     80.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            51197331     19.36%     99.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              540821      0.20%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   5      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       264482395                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                66063753     82.77%     82.77% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     21      0.00%     82.77% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     82.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     82.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     82.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     82.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     82.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     82.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     82.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     82.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     82.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     82.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     82.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     82.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     82.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     82.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     82.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     82.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     82.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     82.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     82.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     82.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     82.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     82.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     82.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     82.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     82.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     82.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     82.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     82.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     82.77% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                6052742      7.58%     90.35% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               7701185      9.65%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               12      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             364917828     81.41%     81.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1655056      0.37%     81.78% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     81.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     81.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     81.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     81.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     81.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     81.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     81.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     81.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     81.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     81.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc         154681      0.03%     81.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             41648550      9.29%     91.11% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            39852054      8.89%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              448228185                       # Type of FU issued
system.cpu.iq.rate                           1.693965                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    79817713                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.178074                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1245479094                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         542597603                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    438620202                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  44                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              528045870                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      28                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           429482                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      6334345                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         3395                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          935                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      3490761                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       187242                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          2050                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                5108080                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 3961818                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   509                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           480828014                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              43523007                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             41192895                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              62614                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    422                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                    68                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            935                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        2611359                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      2668455                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              5279814                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             440095187                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              39852689                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           8132998                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            23                       # number of nop insts executed
system.cpu.iew.exec_refs                     78755763                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 51769551                       # Number of branches executed
system.cpu.iew.exec_stores                   38903074                       # Number of stores executed
system.cpu.iew.exec_rate                     1.663228                       # Inst execution rate
system.cpu.iew.wb_sent                      438806398                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     438620218                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 319079176                       # num instructions producing a value
system.cpu.iew.wb_consumers                 765532276                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.657654                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.416807                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        50722492                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           32108                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           5076272                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    255415837                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.640694                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.954635                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     84535141     33.10%     33.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     65233308     25.54%     58.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     62944878     24.64%     83.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      8960906      3.51%     86.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      3250819      1.27%     88.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5     16477789      6.45%     94.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       789322      0.31%     94.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      4864033      1.90%     96.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      8359641      3.27%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    255415837                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            402752346                       # Number of instructions committed
system.cpu.commit.committedOps              419059294                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       74890796                       # Number of memory references committed
system.cpu.commit.loads                      37188662                       # Number of loads committed
system.cpu.commit.membars                         584                       # Number of memory barriers committed
system.cpu.commit.branches                   48961033                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 376724609                       # Number of committed integer instructions.
system.cpu.commit.function_calls              3239996                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        342416928     81.71%     81.71% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1596889      0.38%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc       154681      0.04%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        37188662      8.87%     91.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       37702118      9.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         419059294                       # Class of committed instruction
system.cpu.commit.bw_lim_events               8359641                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    716806862                       # The number of ROB reads
system.cpu.rob.rob_writes                   948600835                       # The number of ROB writes
system.cpu.timesIdled                             941                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          120583                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   402752346                       # Number of Instructions Simulated
system.cpu.committedOps                     419059294                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.656987                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.656987                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.522101                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.522101                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                711703641                       # number of integer regfile reads
system.cpu.int_regfile_writes               310216847                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                1438649451                       # number of cc regfile reads
system.cpu.cc_regfile_writes                294866465                       # number of cc regfile writes
system.cpu.misc_regfile_reads                77699608                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  32092                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 132301488500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              6037                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1022.082201                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            60150652                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7061                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           8518.715763                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1049226000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1022.082201                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998127                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998127                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           99                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          543                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          303                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         120364865                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        120364865                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 132301488500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     38471620                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        38471620                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     21677865                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       21677865                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          584                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          584                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          583                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          583                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      60149485                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         60149485                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     60149485                       # number of overall hits
system.cpu.dcache.overall_hits::total        60149485                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         4751                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4751                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        23497                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        23497                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        28248                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          28248                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        28248                       # number of overall misses
system.cpu.dcache.overall_misses::total         28248                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    170180500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    170180500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    212110500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    212110500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data        77000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        77000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    382291000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    382291000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    382291000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    382291000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     38476371                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     38476371                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     21701362                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     21701362                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          586                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          586                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          583                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          583                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     60177733                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     60177733                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     60177733                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     60177733                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000123                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000123                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001083                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001083                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.003413                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.003413                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000469                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000469                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000469                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000469                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 35819.932646                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35819.932646                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data  9027.131123                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  9027.131123                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        38500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        38500                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13533.382894                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13533.382894                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 13533.382894                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13533.382894                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        21341                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            2184                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     9.771520                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         6037                       # number of writebacks
system.cpu.dcache.writebacks::total              6037                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         1428                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1428                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        19759                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        19759                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        21187                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        21187                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        21187                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        21187                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         3323                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3323                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         3738                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3738                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         7061                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7061                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         7061                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7061                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    119021000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    119021000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     43131000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     43131000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    162152000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    162152000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    162152000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    162152000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000086                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000086                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000172                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000172                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000117                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000117                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000117                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000117                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 35817.333735                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35817.333735                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 11538.523274                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11538.523274                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 22964.452627                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22964.452627                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 22964.452627                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22964.452627                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 132301488500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 132301488500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 132301488500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              2107                       # number of replacements
system.cpu.icache.tags.tagsinuse           449.443655                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           159112031                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2595                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          61314.848170                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   449.443655                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.877820                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.877820                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          127                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          167                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         318232891                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        318232891                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 132301488500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    159112031                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       159112031                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     159112031                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        159112031                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    159112031                       # number of overall hits
system.cpu.icache.overall_hits::total       159112031                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         3117                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3117                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         3117                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3117                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         3117                       # number of overall misses
system.cpu.icache.overall_misses::total          3117                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    153536972                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    153536972                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    153536972                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    153536972                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    153536972                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    153536972                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    159115148                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    159115148                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    159115148                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    159115148                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    159115148                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    159115148                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000020                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000020                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 49257.931344                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49257.931344                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 49257.931344                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49257.931344                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 49257.931344                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49257.931344                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        37987                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          181                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               444                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    85.556306                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    36.200000                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         2107                       # number of writebacks
system.cpu.icache.writebacks::total              2107                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          521                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          521                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          521                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          521                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          521                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          521                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         2596                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2596                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         2596                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2596                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         2596                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2596                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    124994979                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    124994979                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    124994979                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    124994979                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    124994979                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    124994979                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000016                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000016                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000016                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000016                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 48149.067411                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48149.067411                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 48149.067411                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48149.067411                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 48149.067411                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48149.067411                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 132301488500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 132301488500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 132301488500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued            18231                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               18231                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  2193                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 132301488500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   715.965146                       # Cycle average of tags in use
system.l2.tags.total_refs                        3781                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1321                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.862226                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      697.027436                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    18.937710                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.021272                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.000578                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.021850                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            26                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          1295                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          166                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          174                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          100                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          563                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          292                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000793                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.039520                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    148694                       # Number of tag accesses
system.l2.tags.data_accesses                   148694                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 132301488500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks         5028                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             5028                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         2739                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2739                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data               3615                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3615                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            1527                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1527                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data           2809                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2809                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  1527                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                  6424                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7951                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 1527                       # number of overall hits
system.l2.overall_hits::cpu.data                 6424                       # number of overall hits
system.l2.overall_hits::total                    7951                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              123                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 123                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1069                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1069                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          514                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             514                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1069                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 637                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1706                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1069                       # number of overall misses
system.l2.overall_misses::cpu.data                637                       # number of overall misses
system.l2.overall_misses::total                  1706                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     13573000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      13573000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    112368500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    112368500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     95667500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     95667500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     112368500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     109240500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        221609000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    112368500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    109240500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       221609000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks         5028                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         5028                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         2739                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2739                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           3738                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3738                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         2596                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2596                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data         3323                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          3323                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              2596                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              7061                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 9657                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             2596                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             7061                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                9657                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.032905                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.032905                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.411787                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.411787                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.154680                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.154680                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.411787                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.090214                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.176659                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.411787                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.090214                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.176659                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 110349.593496                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 110349.593496                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 105115.528531                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 105115.528531                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 186123.540856                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 186123.540856                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 105115.528531                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 171492.150706                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 129899.765533                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 105115.528531                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 171492.150706                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 129899.765533                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_hits::cpu.data            30                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               30                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            9                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data               39                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  40                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data              39                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 40                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher         3207                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           3207                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           93                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             93                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1068                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1068                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          505                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          505                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1068                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            598                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1666                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1068                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           598                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher         3207                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4873                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher     96728389                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     96728389                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     11816500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     11816500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    105901000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    105901000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     92073500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     92073500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    105901000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    103890000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    209791000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    105901000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    103890000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher     96728389                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    306519389                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.024880                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.024880                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.411402                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.411402                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.151971                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.151971                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.411402                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.084691                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.172517                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.411402                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.084691                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.504608                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 30161.642969                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 30161.642969                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 127059.139785                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 127059.139785                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 99158.239700                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 99158.239700                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 182323.762376                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 182323.762376                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 99158.239700                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 173729.096990                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 125924.969988                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 99158.239700                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 173729.096990                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 30161.642969                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 62901.577878                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          3200                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          383                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 132301488500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3107                       # Transaction distribution
system.membus.trans_dist::ReadExReq                93                       # Transaction distribution
system.membus.trans_dist::ReadExResp               93                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3107                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6400                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6400                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       204800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  204800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3200                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3200    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3200                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4717165                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           16799021                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        17801                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         8160                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests          377                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1672                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1672                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 132301488500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              5918                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         5028                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3116                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             3442                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3738                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3738                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2596                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         3323                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         7298                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        20159                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 27457                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       300928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       838272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1139200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            3442                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            13099                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.157646                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.364422                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  11034     84.24%     84.24% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2065     15.76%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              13099                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           17044500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3893498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          10596490                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
