<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="RV32I_pipelined_Descrambler_0_0_synth_1" LaunchDir="D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.runs/RV32I_pipelined_Descrambler_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="RV32I_pipelined_brach_logic_0_0_synth_1" LaunchDir="D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.runs/RV32I_pipelined_brach_logic_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="RV32I_pipelined_clk_wiz_0_0_synth_1" LaunchDir="D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.runs/RV32I_pipelined_clk_wiz_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="RV32I_pipelined_ALU_0_0_synth_1" LaunchDir="D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.runs/RV32I_pipelined_ALU_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="RV32I_pipelined_debounce_0_0_synth_1" LaunchDir="D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.runs/RV32I_pipelined_debounce_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="RV32I_pipelined_hazard_count_0_0_synth_1" LaunchDir="D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.runs/RV32I_pipelined_hazard_count_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="RV32I_pipelined_hazard_logic_0_0_synth_1" LaunchDir="D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.runs/RV32I_pipelined_hazard_logic_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="RV32I_pipelined_mux_output_0_0_synth_1" LaunchDir="D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.runs/RV32I_pipelined_mux_output_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="RV32I_pipelined_mux_reg_descr_alu_0_0_synth_1" LaunchDir="D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.runs/RV32I_pipelined_mux_reg_descr_alu_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="RV32I_pipelined_instruction_clear_0_0_synth_1" LaunchDir="D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.runs/RV32I_pipelined_instruction_clear_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="RV32I_pipelined_mux_reg_pc_alu_0_0_synth_1" LaunchDir="D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.runs/RV32I_pipelined_mux_reg_pc_alu_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="RV32I_pipelined_program_counter_1_0_synth_1" LaunchDir="D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.runs/RV32I_pipelined_program_counter_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="RV32I_pipelined_pc_logic_0_0_synth_1" LaunchDir="D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.runs/RV32I_pipelined_pc_logic_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="RV32I_pipelined_stage_MW_0_0_synth_1" LaunchDir="D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.runs/RV32I_pipelined_stage_MW_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="RV32I_pipelined_stage_EM_0_0_synth_1" LaunchDir="D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.runs/RV32I_pipelined_stage_EM_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="RV32I_pipelined_mux_reg_write_0_0_synth_1" LaunchDir="D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.runs/RV32I_pipelined_mux_reg_write_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="RV32I_pipelined_stage_DE_0_0_synth_1" LaunchDir="D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.runs/RV32I_pipelined_stage_DE_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="RV32I_pipelined_stage_FD_0_0_synth_1" LaunchDir="D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.runs/RV32I_pipelined_stage_FD_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="RV32I_pipelined_registers_0_0_synth_1" LaunchDir="D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.runs/RV32I_pipelined_registers_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="RV32I_pipelined_RV32I_0_0_synth_1" LaunchDir="D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.runs/RV32I_pipelined_RV32I_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="RV32I_pipelined_alu_signals_0_0_synth_1" LaunchDir="D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.runs/RV32I_pipelined_alu_signals_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="RV32I_pipelined_pc_shift_down_0_0_synth_1" LaunchDir="D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.runs/RV32I_pipelined_pc_shift_down_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="RV32I_pipelined_clock_div_1_0_synth_1" LaunchDir="D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.runs/RV32I_pipelined_clock_div_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="RV32I_pipelined_clock_div_0_0_synth_1" LaunchDir="D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.runs/RV32I_pipelined_clock_div_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="RV32I_pipelined_post_memory_logic_0_0_synth_1" LaunchDir="D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.runs/RV32I_pipelined_post_memory_logic_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="RV32I_pipelined_blk_mem_gen_1_0_synth_1" LaunchDir="D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.runs/RV32I_pipelined_blk_mem_gen_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="RV32I_pipelined_pre_memory_logic_0_0_synth_1" LaunchDir="D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.runs/RV32I_pipelined_pre_memory_logic_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="RV32I_pipelined_blk_mem_gen_0_0_synth_1" LaunchDir="D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.runs/RV32I_pipelined_blk_mem_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="RV32I_pipelined_terminal_tld_0_0_synth_1" LaunchDir="D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.runs/RV32I_pipelined_terminal_tld_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="RV32I_pipelined_Descrambler_0_0_synth_1"/>
		<Parent Id="RV32I_pipelined_brach_logic_0_0_synth_1"/>
		<Parent Id="RV32I_pipelined_clk_wiz_0_0_synth_1"/>
		<Parent Id="RV32I_pipelined_ALU_0_0_synth_1"/>
		<Parent Id="RV32I_pipelined_debounce_0_0_synth_1"/>
		<Parent Id="RV32I_pipelined_hazard_count_0_0_synth_1"/>
		<Parent Id="RV32I_pipelined_hazard_logic_0_0_synth_1"/>
		<Parent Id="RV32I_pipelined_mux_output_0_0_synth_1"/>
		<Parent Id="RV32I_pipelined_mux_reg_descr_alu_0_0_synth_1"/>
		<Parent Id="RV32I_pipelined_instruction_clear_0_0_synth_1"/>
		<Parent Id="RV32I_pipelined_mux_reg_pc_alu_0_0_synth_1"/>
		<Parent Id="RV32I_pipelined_program_counter_1_0_synth_1"/>
		<Parent Id="RV32I_pipelined_pc_logic_0_0_synth_1"/>
		<Parent Id="RV32I_pipelined_stage_MW_0_0_synth_1"/>
		<Parent Id="RV32I_pipelined_stage_EM_0_0_synth_1"/>
		<Parent Id="RV32I_pipelined_mux_reg_write_0_0_synth_1"/>
		<Parent Id="RV32I_pipelined_stage_DE_0_0_synth_1"/>
		<Parent Id="RV32I_pipelined_stage_FD_0_0_synth_1"/>
		<Parent Id="RV32I_pipelined_registers_0_0_synth_1"/>
		<Parent Id="RV32I_pipelined_RV32I_0_0_synth_1"/>
		<Parent Id="RV32I_pipelined_alu_signals_0_0_synth_1"/>
		<Parent Id="RV32I_pipelined_pc_shift_down_0_0_synth_1"/>
		<Parent Id="RV32I_pipelined_clock_div_1_0_synth_1"/>
		<Parent Id="RV32I_pipelined_clock_div_0_0_synth_1"/>
		<Parent Id="RV32I_pipelined_post_memory_logic_0_0_synth_1"/>
		<Parent Id="RV32I_pipelined_blk_mem_gen_1_0_synth_1"/>
		<Parent Id="RV32I_pipelined_pre_memory_logic_0_0_synth_1"/>
		<Parent Id="RV32I_pipelined_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="RV32I_pipelined_terminal_tld_0_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="RV32I_pipelined_Descrambler_0_0_synth_1"/>
		<Parent Id="RV32I_pipelined_brach_logic_0_0_synth_1"/>
		<Parent Id="RV32I_pipelined_clk_wiz_0_0_synth_1"/>
		<Parent Id="RV32I_pipelined_ALU_0_0_synth_1"/>
		<Parent Id="RV32I_pipelined_debounce_0_0_synth_1"/>
		<Parent Id="RV32I_pipelined_hazard_count_0_0_synth_1"/>
		<Parent Id="RV32I_pipelined_hazard_logic_0_0_synth_1"/>
		<Parent Id="RV32I_pipelined_mux_output_0_0_synth_1"/>
		<Parent Id="RV32I_pipelined_mux_reg_descr_alu_0_0_synth_1"/>
		<Parent Id="RV32I_pipelined_instruction_clear_0_0_synth_1"/>
		<Parent Id="RV32I_pipelined_mux_reg_pc_alu_0_0_synth_1"/>
		<Parent Id="RV32I_pipelined_program_counter_1_0_synth_1"/>
		<Parent Id="RV32I_pipelined_pc_logic_0_0_synth_1"/>
		<Parent Id="RV32I_pipelined_stage_MW_0_0_synth_1"/>
		<Parent Id="RV32I_pipelined_stage_EM_0_0_synth_1"/>
		<Parent Id="RV32I_pipelined_mux_reg_write_0_0_synth_1"/>
		<Parent Id="RV32I_pipelined_stage_DE_0_0_synth_1"/>
		<Parent Id="RV32I_pipelined_stage_FD_0_0_synth_1"/>
		<Parent Id="RV32I_pipelined_registers_0_0_synth_1"/>
		<Parent Id="RV32I_pipelined_RV32I_0_0_synth_1"/>
		<Parent Id="RV32I_pipelined_alu_signals_0_0_synth_1"/>
		<Parent Id="RV32I_pipelined_pc_shift_down_0_0_synth_1"/>
		<Parent Id="RV32I_pipelined_clock_div_1_0_synth_1"/>
		<Parent Id="RV32I_pipelined_clock_div_0_0_synth_1"/>
		<Parent Id="RV32I_pipelined_post_memory_logic_0_0_synth_1"/>
		<Parent Id="RV32I_pipelined_blk_mem_gen_1_0_synth_1"/>
		<Parent Id="RV32I_pipelined_pre_memory_logic_0_0_synth_1"/>
		<Parent Id="RV32I_pipelined_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="RV32I_pipelined_terminal_tld_0_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

