#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Nov 13 20:01:07 2024
# Process ID: 1288288
# Current directory: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/fpga-drive-aximm-pcie/Vivado/pz_7z030_pcie/pz_7z030_pcie.runs/impl_1
# Command line: vivado -log pz_7z030_pcie_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source pz_7z030_pcie_wrapper.tcl -notrace
# Log file: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/fpga-drive-aximm-pcie/Vivado/pz_7z030_pcie/pz_7z030_pcie.runs/impl_1/pz_7z030_pcie_wrapper.vdi
# Journal file: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/fpga-drive-aximm-pcie/Vivado/pz_7z030_pcie/pz_7z030_pcie.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source pz_7z030_pcie_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
Command: link_design -top pz_7z030_pcie_wrapper -part xc7z030sbg485-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z030sbg485-1
INFO: [Project 1-454] Reading design checkpoint '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/fpga-drive-aximm-pcie/Vivado/pz_7z030_pcie/pz_7z030_pcie.gen/sources_1/bd/pz_7z030_pcie/ip/pz_7z030_pcie_axi_pcie_0_0/pz_7z030_pcie_axi_pcie_0_0.dcp' for cell 'pz_7z030_pcie_i/axi_pcie_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/fpga-drive-aximm-pcie/Vivado/pz_7z030_pcie/pz_7z030_pcie.gen/sources_1/bd/pz_7z030_pcie/ip/pz_7z030_pcie_proc_sys_reset_0_0/pz_7z030_pcie_proc_sys_reset_0_0.dcp' for cell 'pz_7z030_pcie_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/fpga-drive-aximm-pcie/Vivado/pz_7z030_pcie/pz_7z030_pcie.gen/sources_1/bd/pz_7z030_pcie/ip/pz_7z030_pcie_processing_system7_0_0/pz_7z030_pcie_processing_system7_0_0.dcp' for cell 'pz_7z030_pcie_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/fpga-drive-aximm-pcie/Vivado/pz_7z030_pcie/pz_7z030_pcie.gen/sources_1/bd/pz_7z030_pcie/ip/pz_7z030_pcie_ref_clk_buf_0/pz_7z030_pcie_ref_clk_buf_0.dcp' for cell 'pz_7z030_pcie_i/ref_clk_buf'
INFO: [Project 1-454] Reading design checkpoint '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/fpga-drive-aximm-pcie/Vivado/pz_7z030_pcie/pz_7z030_pcie.gen/sources_1/bd/pz_7z030_pcie/ip/pz_7z030_pcie_rst_ps7_0_100M_0/pz_7z030_pcie_rst_ps7_0_100M_0.dcp' for cell 'pz_7z030_pcie_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/fpga-drive-aximm-pcie/Vivado/pz_7z030_pcie/pz_7z030_pcie.gen/sources_1/bd/pz_7z030_pcie/ip/pz_7z030_pcie_auto_cc_2/pz_7z030_pcie_auto_cc_2.dcp' for cell 'pz_7z030_pcie_i/mem_intercon/s00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/fpga-drive-aximm-pcie/Vivado/pz_7z030_pcie/pz_7z030_pcie.gen/sources_1/bd/pz_7z030_pcie/ip/pz_7z030_pcie_auto_pc_2/pz_7z030_pcie_auto_pc_2.dcp' for cell 'pz_7z030_pcie_i/mem_intercon/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/fpga-drive-aximm-pcie/Vivado/pz_7z030_pcie/pz_7z030_pcie.gen/sources_1/bd/pz_7z030_pcie/ip/pz_7z030_pcie_auto_cc_0/pz_7z030_pcie_auto_cc_0.dcp' for cell 'pz_7z030_pcie_i/periph_intercon_0/s00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/fpga-drive-aximm-pcie/Vivado/pz_7z030_pcie/pz_7z030_pcie.gen/sources_1/bd/pz_7z030_pcie/ip/pz_7z030_pcie_auto_pc_0/pz_7z030_pcie_auto_pc_0.dcp' for cell 'pz_7z030_pcie_i/periph_intercon_0/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/fpga-drive-aximm-pcie/Vivado/pz_7z030_pcie/pz_7z030_pcie.gen/sources_1/bd/pz_7z030_pcie/ip/pz_7z030_pcie_auto_cc_1/pz_7z030_pcie_auto_cc_1.dcp' for cell 'pz_7z030_pcie_i/periph_intercon_1/s00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/fpga-drive-aximm-pcie/Vivado/pz_7z030_pcie/pz_7z030_pcie.gen/sources_1/bd/pz_7z030_pcie/ip/pz_7z030_pcie_auto_pc_1/pz_7z030_pcie_auto_pc_1.dcp' for cell 'pz_7z030_pcie_i/periph_intercon_1/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/fpga-drive-aximm-pcie/Vivado/pz_7z030_pcie/pz_7z030_pcie.gen/sources_1/bd/pz_7z030_pcie/ip/pz_7z030_pcie_auto_us_0/pz_7z030_pcie_auto_us_0.dcp' for cell 'pz_7z030_pcie_i/periph_intercon_1/s00_couplers/auto_us'
Netlist sorting complete. Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2478.047 ; gain = 0.000 ; free physical = 6318 ; free virtual = 16216
INFO: [Netlist 29-17] Analyzing 1453 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/fpga-drive-aximm-pcie/Vivado/pz_7z030_pcie/pz_7z030_pcie.gen/sources_1/bd/pz_7z030_pcie/ip/pz_7z030_pcie_processing_system7_0_0/pz_7z030_pcie_processing_system7_0_0.xdc] for cell 'pz_7z030_pcie_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/fpga-drive-aximm-pcie/Vivado/pz_7z030_pcie/pz_7z030_pcie.gen/sources_1/bd/pz_7z030_pcie/ip/pz_7z030_pcie_processing_system7_0_0/pz_7z030_pcie_processing_system7_0_0.xdc] for cell 'pz_7z030_pcie_i/processing_system7_0/inst'
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/fpga-drive-aximm-pcie/Vivado/pz_7z030_pcie/pz_7z030_pcie.gen/sources_1/bd/pz_7z030_pcie/ip/pz_7z030_pcie_axi_pcie_0_0/pz_7z030_pcie_axi_pcie_0_0/source/axi_pcie_X0Y0.xdc] for cell 'pz_7z030_pcie_i/axi_pcie_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/fpga-drive-aximm-pcie/Vivado/pz_7z030_pcie/pz_7z030_pcie.gen/sources_1/bd/pz_7z030_pcie/ip/pz_7z030_pcie_axi_pcie_0_0/pz_7z030_pcie_axi_pcie_0_0/source/axi_pcie_X0Y0.xdc:115]
INFO: [Timing 38-2] Deriving generated clocks [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/fpga-drive-aximm-pcie/Vivado/pz_7z030_pcie/pz_7z030_pcie.gen/sources_1/bd/pz_7z030_pcie/ip/pz_7z030_pcie_axi_pcie_0_0/pz_7z030_pcie_axi_pcie_0_0/source/axi_pcie_X0Y0.xdc:115]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2835.043 ; gain = 301.039 ; free physical = 5866 ; free virtual = 15778
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/fpga-drive-aximm-pcie/Vivado/pz_7z030_pcie/pz_7z030_pcie.gen/sources_1/bd/pz_7z030_pcie/ip/pz_7z030_pcie_axi_pcie_0_0/pz_7z030_pcie_axi_pcie_0_0/source/axi_pcie_X0Y0.xdc] for cell 'pz_7z030_pcie_i/axi_pcie_0/inst'
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/fpga-drive-aximm-pcie/Vivado/pz_7z030_pcie/pz_7z030_pcie.gen/sources_1/bd/pz_7z030_pcie/ip/pz_7z030_pcie_ref_clk_buf_0/pz_7z030_pcie_ref_clk_buf_0_board.xdc] for cell 'pz_7z030_pcie_i/ref_clk_buf/U0'
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/fpga-drive-aximm-pcie/Vivado/pz_7z030_pcie/pz_7z030_pcie.gen/sources_1/bd/pz_7z030_pcie/ip/pz_7z030_pcie_ref_clk_buf_0/pz_7z030_pcie_ref_clk_buf_0_board.xdc] for cell 'pz_7z030_pcie_i/ref_clk_buf/U0'
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/fpga-drive-aximm-pcie/Vivado/pz_7z030_pcie/pz_7z030_pcie.gen/sources_1/bd/pz_7z030_pcie/ip/pz_7z030_pcie_proc_sys_reset_0_0/pz_7z030_pcie_proc_sys_reset_0_0_board.xdc] for cell 'pz_7z030_pcie_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/fpga-drive-aximm-pcie/Vivado/pz_7z030_pcie/pz_7z030_pcie.gen/sources_1/bd/pz_7z030_pcie/ip/pz_7z030_pcie_proc_sys_reset_0_0/pz_7z030_pcie_proc_sys_reset_0_0_board.xdc] for cell 'pz_7z030_pcie_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/fpga-drive-aximm-pcie/Vivado/pz_7z030_pcie/pz_7z030_pcie.gen/sources_1/bd/pz_7z030_pcie/ip/pz_7z030_pcie_proc_sys_reset_0_0/pz_7z030_pcie_proc_sys_reset_0_0.xdc] for cell 'pz_7z030_pcie_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/fpga-drive-aximm-pcie/Vivado/pz_7z030_pcie/pz_7z030_pcie.gen/sources_1/bd/pz_7z030_pcie/ip/pz_7z030_pcie_proc_sys_reset_0_0/pz_7z030_pcie_proc_sys_reset_0_0.xdc] for cell 'pz_7z030_pcie_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/fpga-drive-aximm-pcie/Vivado/pz_7z030_pcie/pz_7z030_pcie.gen/sources_1/bd/pz_7z030_pcie/ip/pz_7z030_pcie_rst_ps7_0_100M_0/pz_7z030_pcie_rst_ps7_0_100M_0_board.xdc] for cell 'pz_7z030_pcie_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/fpga-drive-aximm-pcie/Vivado/pz_7z030_pcie/pz_7z030_pcie.gen/sources_1/bd/pz_7z030_pcie/ip/pz_7z030_pcie_rst_ps7_0_100M_0/pz_7z030_pcie_rst_ps7_0_100M_0_board.xdc] for cell 'pz_7z030_pcie_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/fpga-drive-aximm-pcie/Vivado/pz_7z030_pcie/pz_7z030_pcie.gen/sources_1/bd/pz_7z030_pcie/ip/pz_7z030_pcie_rst_ps7_0_100M_0/pz_7z030_pcie_rst_ps7_0_100M_0.xdc] for cell 'pz_7z030_pcie_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/fpga-drive-aximm-pcie/Vivado/pz_7z030_pcie/pz_7z030_pcie.gen/sources_1/bd/pz_7z030_pcie/ip/pz_7z030_pcie_rst_ps7_0_100M_0/pz_7z030_pcie_rst_ps7_0_100M_0.xdc] for cell 'pz_7z030_pcie_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/fpga-drive-aximm-pcie/Vivado/src/constraints/pzfmc-7z015-7z030-1v8.xdc]
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/fpga-drive-aximm-pcie/Vivado/src/constraints/pzfmc-7z015-7z030-1v8.xdc]
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/fpga-drive-aximm-pcie/Vivado/pz_7z030_pcie/pz_7z030_pcie.gen/sources_1/bd/pz_7z030_pcie/ip/pz_7z030_pcie_axi_pcie_0_0/synth/pz_7z030_pcie_axi_pcie_0_0_late.xdc] for cell 'pz_7z030_pcie_i/axi_pcie_0/inst'
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/fpga-drive-aximm-pcie/Vivado/pz_7z030_pcie/pz_7z030_pcie.gen/sources_1/bd/pz_7z030_pcie/ip/pz_7z030_pcie_axi_pcie_0_0/synth/pz_7z030_pcie_axi_pcie_0_0_late.xdc] for cell 'pz_7z030_pcie_i/axi_pcie_0/inst'
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/fpga-drive-aximm-pcie/Vivado/pz_7z030_pcie/pz_7z030_pcie.gen/sources_1/bd/pz_7z030_pcie/ip/pz_7z030_pcie_auto_cc_0/pz_7z030_pcie_auto_cc_0_clocks.xdc] for cell 'pz_7z030_pcie_i/periph_intercon_0/s00_couplers/auto_cc/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/fpga-drive-aximm-pcie/Vivado/pz_7z030_pcie/pz_7z030_pcie.gen/sources_1/bd/pz_7z030_pcie/ip/pz_7z030_pcie_auto_cc_0/pz_7z030_pcie_auto_cc_0_clocks.xdc:16]
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/fpga-drive-aximm-pcie/Vivado/pz_7z030_pcie/pz_7z030_pcie.gen/sources_1/bd/pz_7z030_pcie/ip/pz_7z030_pcie_auto_cc_0/pz_7z030_pcie_auto_cc_0_clocks.xdc] for cell 'pz_7z030_pcie_i/periph_intercon_0/s00_couplers/auto_cc/inst'
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/fpga-drive-aximm-pcie/Vivado/pz_7z030_pcie/pz_7z030_pcie.gen/sources_1/bd/pz_7z030_pcie/ip/pz_7z030_pcie_auto_us_0/pz_7z030_pcie_auto_us_0_clocks.xdc] for cell 'pz_7z030_pcie_i/periph_intercon_1/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/fpga-drive-aximm-pcie/Vivado/pz_7z030_pcie/pz_7z030_pcie.gen/sources_1/bd/pz_7z030_pcie/ip/pz_7z030_pcie_auto_us_0/pz_7z030_pcie_auto_us_0_clocks.xdc] for cell 'pz_7z030_pcie_i/periph_intercon_1/s00_couplers/auto_us/inst'
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/fpga-drive-aximm-pcie/Vivado/pz_7z030_pcie/pz_7z030_pcie.gen/sources_1/bd/pz_7z030_pcie/ip/pz_7z030_pcie_auto_cc_1/pz_7z030_pcie_auto_cc_1_clocks.xdc] for cell 'pz_7z030_pcie_i/periph_intercon_1/s00_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/fpga-drive-aximm-pcie/Vivado/pz_7z030_pcie/pz_7z030_pcie.gen/sources_1/bd/pz_7z030_pcie/ip/pz_7z030_pcie_auto_cc_1/pz_7z030_pcie_auto_cc_1_clocks.xdc] for cell 'pz_7z030_pcie_i/periph_intercon_1/s00_couplers/auto_cc/inst'
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/fpga-drive-aximm-pcie/Vivado/pz_7z030_pcie/pz_7z030_pcie.gen/sources_1/bd/pz_7z030_pcie/ip/pz_7z030_pcie_auto_cc_2/pz_7z030_pcie_auto_cc_2_clocks.xdc] for cell 'pz_7z030_pcie_i/mem_intercon/s00_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/fpga-drive-aximm-pcie/Vivado/pz_7z030_pcie/pz_7z030_pcie.gen/sources_1/bd/pz_7z030_pcie/ip/pz_7z030_pcie_auto_cc_2/pz_7z030_pcie_auto_cc_2_clocks.xdc] for cell 'pz_7z030_pcie_i/mem_intercon/s00_couplers/auto_cc/inst'
INFO: [Project 1-1714] 106 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3035.141 ; gain = 0.000 ; free physical = 5872 ; free virtual = 15792
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 190 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 10 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 152 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 28 instances

26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 3035.141 ; gain = 557.164 ; free physical = 5872 ; free virtual = 15792
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3035.141 ; gain = 0.000 ; free physical = 5855 ; free virtual = 15775

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1ee9917fb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 3035.141 ; gain = 0.000 ; free physical = 5856 ; free virtual = 15776

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 12 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 8ad475b2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3035.141 ; gain = 0.000 ; free physical = 5708 ; free virtual = 15629
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 129 cells
INFO: [Opt 31-1021] In phase Retarget, 119 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 7 load pin(s).
Phase 2 Constant propagation | Checksum: 556a5740

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3035.141 ; gain = 0.000 ; free physical = 5708 ; free virtual = 15629
INFO: [Opt 31-389] Phase Constant propagation created 110 cells and removed 401 cells
INFO: [Opt 31-1021] In phase Constant propagation, 117 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1321dbf25

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3035.141 ; gain = 0.000 ; free physical = 5714 ; free virtual = 15635
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 637 cells
INFO: [Opt 31-1021] In phase Sweep, 546 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 138b45f0f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3035.141 ; gain = 0.000 ; free physical = 5714 ; free virtual = 15635
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 138b45f0f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3035.141 ; gain = 0.000 ; free physical = 5714 ; free virtual = 15635
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1321dbf25

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3035.141 ; gain = 0.000 ; free physical = 5714 ; free virtual = 15635
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 168 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |             129  |                                            119  |
|  Constant propagation         |             110  |             401  |                                            117  |
|  Sweep                        |               0  |             637  |                                            546  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            168  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3035.141 ; gain = 0.000 ; free physical = 5719 ; free virtual = 15639
Ending Logic Optimization Task | Checksum: 111ca2cdc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3035.141 ; gain = 0.000 ; free physical = 5719 ; free virtual = 15639

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 6 BRAM(s) out of a total of 17 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 5 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 6 Total Ports: 34
Ending PowerOpt Patch Enables Task | Checksum: 1181f9aaf

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3432.129 ; gain = 0.000 ; free physical = 5659 ; free virtual = 15585
Ending Power Optimization Task | Checksum: 1181f9aaf

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3432.129 ; gain = 396.988 ; free physical = 5684 ; free virtual = 15610

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1181f9aaf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3432.129 ; gain = 0.000 ; free physical = 5684 ; free virtual = 15610

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3432.129 ; gain = 0.000 ; free physical = 5685 ; free virtual = 15611
Ending Netlist Obfuscation Task | Checksum: 15e5b01ee

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3432.129 ; gain = 0.000 ; free physical = 5685 ; free virtual = 15611
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 3432.129 ; gain = 396.988 ; free physical = 5685 ; free virtual = 15611
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3432.129 ; gain = 0.000 ; free physical = 5693 ; free virtual = 15623
INFO: [Common 17-1381] The checkpoint '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/fpga-drive-aximm-pcie/Vivado/pz_7z030_pcie/pz_7z030_pcie.runs/impl_1/pz_7z030_pcie_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3432.129 ; gain = 0.000 ; free physical = 5699 ; free virtual = 15632
INFO: [runtcl-4] Executing : report_drc -file pz_7z030_pcie_wrapper_drc_opted.rpt -pb pz_7z030_pcie_wrapper_drc_opted.pb -rpx pz_7z030_pcie_wrapper_drc_opted.rpx
Command: report_drc -file pz_7z030_pcie_wrapper_drc_opted.rpt -pb pz_7z030_pcie_wrapper_drc_opted.pb -rpx pz_7z030_pcie_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/fpga-drive-aximm-pcie/Vivado/pz_7z030_pcie/pz_7z030_pcie.runs/impl_1/pz_7z030_pcie_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pz_7z030_pcie_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_write_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin pz_7z030_pcie_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_write_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN (net: pz_7z030_pcie_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_write_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (pz_7z030_pcie_i/mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pz_7z030_pcie_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_read_data_bram/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin pz_7z030_pcie_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_read_data_bram/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN (net: pz_7z030_pcie_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_read_data_bram/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb) which is driven by a register (pz_7z030_pcie_i/periph_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pz_7z030_pcie_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_read_data_bram/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin pz_7z030_pcie_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_read_data_bram/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN (net: pz_7z030_pcie_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_read_data_bram/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/enb) which is driven by a register (pz_7z030_pcie_i/periph_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pz_7z030_pcie_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_read_data_bram/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin pz_7z030_pcie_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_read_data_bram/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN (net: pz_7z030_pcie_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_read_data_bram/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/enb) which is driven by a register (pz_7z030_pcie_i/periph_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pz_7z030_pcie_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_read_data_bram/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin pz_7z030_pcie_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_read_data_bram/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN (net: pz_7z030_pcie_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_read_data_bram/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/enb) which is driven by a register (pz_7z030_pcie_i/periph_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 5 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3432.129 ; gain = 0.000 ; free physical = 5933 ; free virtual = 15865
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 65dadb28

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3432.129 ; gain = 0.000 ; free physical = 5941 ; free virtual = 15871
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3432.129 ; gain = 0.000 ; free physical = 6016 ; free virtual = 15943

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15217ea53

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3432.129 ; gain = 0.000 ; free physical = 6170 ; free virtual = 16101

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 127129caf

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 3432.129 ; gain = 0.000 ; free physical = 6134 ; free virtual = 16065

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 127129caf

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 3432.129 ; gain = 0.000 ; free physical = 6134 ; free virtual = 16065
Phase 1 Placer Initialization | Checksum: 127129caf

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 3432.129 ; gain = 0.000 ; free physical = 6134 ; free virtual = 16065

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18687fc2c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3432.129 ; gain = 0.000 ; free physical = 6115 ; free virtual = 16046

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 16b2a3336

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 3432.129 ; gain = 0.000 ; free physical = 6124 ; free virtual = 16056

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1eefdc66b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 3432.129 ; gain = 0.000 ; free physical = 6124 ; free virtual = 16056

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1032 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 454 nets or LUTs. Breaked 0 LUT, combined 454 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3432.129 ; gain = 0.000 ; free physical = 6128 ; free virtual = 16063

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            454  |                   454  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            454  |                   454  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1b9c1abc6

Time (s): cpu = 00:01:17 ; elapsed = 00:00:24 . Memory (MB): peak = 3432.129 ; gain = 0.000 ; free physical = 6129 ; free virtual = 16064
Phase 2.4 Global Placement Core | Checksum: 10e1b49eb

Time (s): cpu = 00:01:41 ; elapsed = 00:00:28 . Memory (MB): peak = 3432.129 ; gain = 0.000 ; free physical = 6122 ; free virtual = 16057
Phase 2 Global Placement | Checksum: 10e1b49eb

Time (s): cpu = 00:01:41 ; elapsed = 00:00:28 . Memory (MB): peak = 3432.129 ; gain = 0.000 ; free physical = 6129 ; free virtual = 16064

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 139c07011

Time (s): cpu = 00:01:45 ; elapsed = 00:00:29 . Memory (MB): peak = 3432.129 ; gain = 0.000 ; free physical = 6133 ; free virtual = 16068

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17c0c8b52

Time (s): cpu = 00:01:52 ; elapsed = 00:00:31 . Memory (MB): peak = 3432.129 ; gain = 0.000 ; free physical = 6117 ; free virtual = 16053

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1646025bb

Time (s): cpu = 00:01:53 ; elapsed = 00:00:32 . Memory (MB): peak = 3432.129 ; gain = 0.000 ; free physical = 6117 ; free virtual = 16053

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ceef1f81

Time (s): cpu = 00:01:53 ; elapsed = 00:00:32 . Memory (MB): peak = 3432.129 ; gain = 0.000 ; free physical = 6117 ; free virtual = 16053

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 192f209c4

Time (s): cpu = 00:02:00 ; elapsed = 00:00:33 . Memory (MB): peak = 3432.129 ; gain = 0.000 ; free physical = 6122 ; free virtual = 16058

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 226e5830a

Time (s): cpu = 00:02:07 ; elapsed = 00:00:40 . Memory (MB): peak = 3432.129 ; gain = 0.000 ; free physical = 6093 ; free virtual = 16030

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 249c41213

Time (s): cpu = 00:02:08 ; elapsed = 00:00:41 . Memory (MB): peak = 3432.129 ; gain = 0.000 ; free physical = 6092 ; free virtual = 16030

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1fccce715

Time (s): cpu = 00:02:09 ; elapsed = 00:00:41 . Memory (MB): peak = 3432.129 ; gain = 0.000 ; free physical = 6061 ; free virtual = 16000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 13ccadafb

Time (s): cpu = 00:02:20 ; elapsed = 00:00:44 . Memory (MB): peak = 3432.129 ; gain = 0.000 ; free physical = 6014 ; free virtual = 15957
Phase 3 Detail Placement | Checksum: 13ccadafb

Time (s): cpu = 00:02:20 ; elapsed = 00:00:44 . Memory (MB): peak = 3432.129 ; gain = 0.000 ; free physical = 6012 ; free virtual = 15959

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 112f1599a

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.028 | TNS=-0.053 |
Phase 1 Physical Synthesis Initialization | Checksum: 1bb8ec383

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3432.129 ; gain = 0.000 ; free physical = 5978 ; free virtual = 15980
INFO: [Place 46-33] Processed net pz_7z030_pcie_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net pz_7z030_pcie_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1dd70a0c0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3432.129 ; gain = 0.000 ; free physical = 5990 ; free virtual = 16001
Phase 4.1.1.1 BUFG Insertion | Checksum: 112f1599a

Time (s): cpu = 00:02:36 ; elapsed = 00:00:48 . Memory (MB): peak = 3432.129 ; gain = 0.000 ; free physical = 5988 ; free virtual = 16001

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.157. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 12200747f

Time (s): cpu = 00:02:39 ; elapsed = 00:00:52 . Memory (MB): peak = 3432.129 ; gain = 0.000 ; free physical = 5865 ; free virtual = 15897

Time (s): cpu = 00:02:39 ; elapsed = 00:00:52 . Memory (MB): peak = 3432.129 ; gain = 0.000 ; free physical = 5865 ; free virtual = 15897
Phase 4.1 Post Commit Optimization | Checksum: 12200747f

Time (s): cpu = 00:02:39 ; elapsed = 00:00:52 . Memory (MB): peak = 3432.129 ; gain = 0.000 ; free physical = 5842 ; free virtual = 15874

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12200747f

Time (s): cpu = 00:02:40 ; elapsed = 00:00:52 . Memory (MB): peak = 3432.129 ; gain = 0.000 ; free physical = 5842 ; free virtual = 15874

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 12200747f

Time (s): cpu = 00:02:40 ; elapsed = 00:00:52 . Memory (MB): peak = 3432.129 ; gain = 0.000 ; free physical = 5842 ; free virtual = 15874
Phase 4.3 Placer Reporting | Checksum: 12200747f

Time (s): cpu = 00:02:40 ; elapsed = 00:00:52 . Memory (MB): peak = 3432.129 ; gain = 0.000 ; free physical = 5842 ; free virtual = 15874

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3432.129 ; gain = 0.000 ; free physical = 5842 ; free virtual = 15874

Time (s): cpu = 00:02:40 ; elapsed = 00:00:52 . Memory (MB): peak = 3432.129 ; gain = 0.000 ; free physical = 5842 ; free virtual = 15874
Phase 4 Post Placement Optimization and Clean-Up | Checksum: ee3c00d4

Time (s): cpu = 00:02:40 ; elapsed = 00:00:53 . Memory (MB): peak = 3432.129 ; gain = 0.000 ; free physical = 5842 ; free virtual = 15874
Ending Placer Task | Checksum: 91b538f4

Time (s): cpu = 00:02:40 ; elapsed = 00:00:53 . Memory (MB): peak = 3432.129 ; gain = 0.000 ; free physical = 5842 ; free virtual = 15874
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:44 ; elapsed = 00:00:54 . Memory (MB): peak = 3432.129 ; gain = 0.000 ; free physical = 5874 ; free virtual = 15906
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3432.129 ; gain = 0.000 ; free physical = 5795 ; free virtual = 15877
INFO: [Common 17-1381] The checkpoint '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/fpga-drive-aximm-pcie/Vivado/pz_7z030_pcie/pz_7z030_pcie.runs/impl_1/pz_7z030_pcie_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3432.129 ; gain = 0.000 ; free physical = 5831 ; free virtual = 15875
INFO: [runtcl-4] Executing : report_io -file pz_7z030_pcie_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3432.129 ; gain = 0.000 ; free physical = 5835 ; free virtual = 15879
INFO: [runtcl-4] Executing : report_utilization -file pz_7z030_pcie_wrapper_utilization_placed.rpt -pb pz_7z030_pcie_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file pz_7z030_pcie_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3432.129 ; gain = 0.000 ; free physical = 5822 ; free virtual = 15867
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
103 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3432.129 ; gain = 0.000 ; free physical = 5749 ; free virtual = 15844
INFO: [Common 17-1381] The checkpoint '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/fpga-drive-aximm-pcie/Vivado/pz_7z030_pcie/pz_7z030_pcie.runs/impl_1/pz_7z030_pcie_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3432.129 ; gain = 0.000 ; free physical = 5813 ; free virtual = 15870
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 306bef82 ConstDB: 0 ShapeSum: 61494972 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 8a50544c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 3432.129 ; gain = 0.000 ; free physical = 5706 ; free virtual = 15764
Post Restoration Checksum: NetGraph: 3a8a9b1a NumContArr: 4fc5b932 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 8a50544c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 3432.129 ; gain = 0.000 ; free physical = 5708 ; free virtual = 15767

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 8a50544c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 3432.129 ; gain = 0.000 ; free physical = 5670 ; free virtual = 15729

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 8a50544c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 3432.129 ; gain = 0.000 ; free physical = 5670 ; free virtual = 15729
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: d6186556

Time (s): cpu = 00:00:43 ; elapsed = 00:00:25 . Memory (MB): peak = 3461.043 ; gain = 28.914 ; free physical = 5603 ; free virtual = 15662
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.195  | TNS=0.000  | WHS=-0.464 | THS=-751.913|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 126831820

Time (s): cpu = 00:00:55 ; elapsed = 00:00:28 . Memory (MB): peak = 3461.043 ; gain = 28.914 ; free physical = 5598 ; free virtual = 15658
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.195  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 11473cfc0

Time (s): cpu = 00:00:56 ; elapsed = 00:00:29 . Memory (MB): peak = 3477.043 ; gain = 44.914 ; free physical = 5598 ; free virtual = 15658
Phase 2 Router Initialization | Checksum: 2516b7f75

Time (s): cpu = 00:00:56 ; elapsed = 00:00:29 . Memory (MB): peak = 3477.043 ; gain = 44.914 ; free physical = 5598 ; free virtual = 15658

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 26881
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 26881
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2516b7f75

Time (s): cpu = 00:00:56 ; elapsed = 00:00:29 . Memory (MB): peak = 3477.043 ; gain = 44.914 ; free physical = 5595 ; free virtual = 15655
Phase 3 Initial Routing | Checksum: 1c1813fb3

Time (s): cpu = 00:01:11 ; elapsed = 00:00:33 . Memory (MB): peak = 3477.043 ; gain = 44.914 ; free physical = 5361 ; free virtual = 15442

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2172
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.314  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 23a4ba16c

Time (s): cpu = 00:01:33 ; elapsed = 00:00:44 . Memory (MB): peak = 3477.043 ; gain = 44.914 ; free physical = 5501 ; free virtual = 15591
Phase 4 Rip-up And Reroute | Checksum: 23a4ba16c

Time (s): cpu = 00:01:33 ; elapsed = 00:00:44 . Memory (MB): peak = 3477.043 ; gain = 44.914 ; free physical = 5501 ; free virtual = 15591

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1c211a25a

Time (s): cpu = 00:01:37 ; elapsed = 00:00:45 . Memory (MB): peak = 3477.043 ; gain = 44.914 ; free physical = 5505 ; free virtual = 15595
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.314  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1bdcf9d6f

Time (s): cpu = 00:01:37 ; elapsed = 00:00:45 . Memory (MB): peak = 3477.043 ; gain = 44.914 ; free physical = 5505 ; free virtual = 15595

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1bdcf9d6f

Time (s): cpu = 00:01:37 ; elapsed = 00:00:45 . Memory (MB): peak = 3477.043 ; gain = 44.914 ; free physical = 5505 ; free virtual = 15595
Phase 5 Delay and Skew Optimization | Checksum: 1bdcf9d6f

Time (s): cpu = 00:01:37 ; elapsed = 00:00:45 . Memory (MB): peak = 3477.043 ; gain = 44.914 ; free physical = 5505 ; free virtual = 15595

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1fdf6b6a0

Time (s): cpu = 00:01:42 ; elapsed = 00:00:46 . Memory (MB): peak = 3477.043 ; gain = 44.914 ; free physical = 5511 ; free virtual = 15601
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.314  | TNS=0.000  | WHS=0.029  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 19d4b467c

Time (s): cpu = 00:01:42 ; elapsed = 00:00:46 . Memory (MB): peak = 3477.043 ; gain = 44.914 ; free physical = 5511 ; free virtual = 15601
Phase 6 Post Hold Fix | Checksum: 19d4b467c

Time (s): cpu = 00:01:42 ; elapsed = 00:00:47 . Memory (MB): peak = 3477.043 ; gain = 44.914 ; free physical = 5511 ; free virtual = 15601

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.30185 %
  Global Horizontal Routing Utilization  = 4.70311 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1794d41c2

Time (s): cpu = 00:01:42 ; elapsed = 00:00:47 . Memory (MB): peak = 3477.043 ; gain = 44.914 ; free physical = 5511 ; free virtual = 15601

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1794d41c2

Time (s): cpu = 00:01:42 ; elapsed = 00:00:47 . Memory (MB): peak = 3477.043 ; gain = 44.914 ; free physical = 5511 ; free virtual = 15601

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 116f637a8

Time (s): cpu = 00:01:45 ; elapsed = 00:00:48 . Memory (MB): peak = 3509.059 ; gain = 76.930 ; free physical = 5524 ; free virtual = 15611

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.314  | TNS=0.000  | WHS=0.029  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 116f637a8

Time (s): cpu = 00:01:48 ; elapsed = 00:00:49 . Memory (MB): peak = 3509.059 ; gain = 76.930 ; free physical = 5525 ; free virtual = 15612
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:48 ; elapsed = 00:00:49 . Memory (MB): peak = 3509.059 ; gain = 76.930 ; free physical = 5573 ; free virtual = 15661

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
119 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:06 ; elapsed = 00:00:53 . Memory (MB): peak = 3509.059 ; gain = 76.930 ; free physical = 5573 ; free virtual = 15661
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3509.059 ; gain = 0.000 ; free physical = 5520 ; free virtual = 15667
INFO: [Common 17-1381] The checkpoint '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/fpga-drive-aximm-pcie/Vivado/pz_7z030_pcie/pz_7z030_pcie.runs/impl_1/pz_7z030_pcie_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3509.059 ; gain = 0.000 ; free physical = 5541 ; free virtual = 15651
INFO: [runtcl-4] Executing : report_drc -file pz_7z030_pcie_wrapper_drc_routed.rpt -pb pz_7z030_pcie_wrapper_drc_routed.pb -rpx pz_7z030_pcie_wrapper_drc_routed.rpx
Command: report_drc -file pz_7z030_pcie_wrapper_drc_routed.rpt -pb pz_7z030_pcie_wrapper_drc_routed.pb -rpx pz_7z030_pcie_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/fpga-drive-aximm-pcie/Vivado/pz_7z030_pcie/pz_7z030_pcie.runs/impl_1/pz_7z030_pcie_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file pz_7z030_pcie_wrapper_methodology_drc_routed.rpt -pb pz_7z030_pcie_wrapper_methodology_drc_routed.pb -rpx pz_7z030_pcie_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file pz_7z030_pcie_wrapper_methodology_drc_routed.rpt -pb pz_7z030_pcie_wrapper_methodology_drc_routed.pb -rpx pz_7z030_pcie_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/fpga-drive-aximm-pcie/Vivado/pz_7z030_pcie/pz_7z030_pcie.runs/impl_1/pz_7z030_pcie_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file pz_7z030_pcie_wrapper_power_routed.rpt -pb pz_7z030_pcie_wrapper_power_summary_routed.pb -rpx pz_7z030_pcie_wrapper_power_routed.rpx
Command: report_power -file pz_7z030_pcie_wrapper_power_routed.rpt -pb pz_7z030_pcie_wrapper_power_summary_routed.pb -rpx pz_7z030_pcie_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
131 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 3610.453 ; gain = 48.863 ; free physical = 5481 ; free virtual = 15607
INFO: [runtcl-4] Executing : report_route_status -file pz_7z030_pcie_wrapper_route_status.rpt -pb pz_7z030_pcie_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file pz_7z030_pcie_wrapper_timing_summary_routed.rpt -pb pz_7z030_pcie_wrapper_timing_summary_routed.pb -rpx pz_7z030_pcie_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file pz_7z030_pcie_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file pz_7z030_pcie_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file pz_7z030_pcie_wrapper_bus_skew_routed.rpt -pb pz_7z030_pcie_wrapper_bus_skew_routed.pb -rpx pz_7z030_pcie_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-208] The XPM instance: <pz_7z030_pcie_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_write_data_fifo2/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <pz_7z030_pcie_i/axi_pcie_0/inst>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <pz_7z030_pcie_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_write_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <pz_7z030_pcie_i/axi_pcie_0/inst>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <pz_7z030_pcie_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_write_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <pz_7z030_pcie_i/axi_pcie_0/inst>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <pz_7z030_pcie_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_read_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <pz_7z030_pcie_i/axi_pcie_0/inst>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force pz_7z030_pcie_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell pz_7z030_pcie_i/mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin pz_7z030_pcie_i/mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A2)+((~A2)*(~A4)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell pz_7z030_pcie_i/mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin pz_7z030_pcie_i/mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A5)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell pz_7z030_pcie_i/mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin pz_7z030_pcie_i/mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A2)+((~A2)*(~A6)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pz_7z030_pcie_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_write_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin pz_7z030_pcie_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_write_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN (net: pz_7z030_pcie_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_write_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (pz_7z030_pcie_i/mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pz_7z030_pcie_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_read_data_bram/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin pz_7z030_pcie_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_read_data_bram/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN (net: pz_7z030_pcie_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_read_data_bram/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb) which is driven by a register (pz_7z030_pcie_i/periph_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pz_7z030_pcie_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_read_data_bram/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin pz_7z030_pcie_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_read_data_bram/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN (net: pz_7z030_pcie_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_read_data_bram/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/enb) which is driven by a register (pz_7z030_pcie_i/periph_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pz_7z030_pcie_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_read_data_bram/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin pz_7z030_pcie_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_read_data_bram/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN (net: pz_7z030_pcie_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_read_data_bram/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/enb) which is driven by a register (pz_7z030_pcie_i/periph_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pz_7z030_pcie_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_read_data_bram/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin pz_7z030_pcie_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_read_data_bram/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN (net: pz_7z030_pcie_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_read_data_bram/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/enb) which is driven by a register (pz_7z030_pcie_i/periph_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 168 net(s) have no routable loads. The problem bus(es) and/or net(s) are pz_7z030_pcie_i/mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, pz_7z030_pcie_i/periph_intercon_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, pz_7z030_pcie_i/periph_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, pz_7z030_pcie_i/mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, pz_7z030_pcie_i/mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, pz_7z030_pcie_i/mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, pz_7z030_pcie_i/mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, pz_7z030_pcie_i/periph_intercon_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, pz_7z030_pcie_i/periph_intercon_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, pz_7z030_pcie_i/mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, pz_7z030_pcie_i/periph_intercon_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, pz_7z030_pcie_i/periph_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, pz_7z030_pcie_i/mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, pz_7z030_pcie_i/periph_intercon_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, pz_7z030_pcie_i/periph_intercon_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i... and (the first 15 of 96 listed).
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (pz_7z030_pcie_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_write_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (pz_7z030_pcie_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_write_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (pz_7z030_pcie_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_write_data_fifo2/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 9 Warnings, 3 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./pz_7z030_pcie_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [#UNDEF] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 3913.984 ; gain = 303.531 ; free physical = 5325 ; free virtual = 15470
INFO: [Common 17-206] Exiting Vivado at Wed Nov 13 20:04:50 2024...
