EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 1
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L Rectifier_Sim:VSIN V1
U 1 1 61CA6166
P 3125 3450
F 0 "V1" H 3255 3541 50  0000 L CNN
F 1 "VSIN" H 3255 3450 50  0000 L CNN
F 2 "" H 3125 3450 50  0001 C CNN
F 3 "~" H 3125 3450 50  0001 C CNN
F 4 "Y" H 3125 3450 50  0001 L CNN "Spice_Netlist_Enabled"
F 5 "V" H 3125 3450 50  0001 L CNN "Spice_Primitive"
F 6 "dc 0 ac 1 0 sin(0 10 60)" H 3255 3359 50  0000 L CNN "Spice_Model"
	1    3125 3450
	1    0    0    -1  
$EndComp
Wire Wire Line
	3125 3250 3125 3125
Wire Wire Line
	3125 3725 3125 3650
Text Notes 4000 3725 0    50   ~ 0
GND\n
Wire Wire Line
	3125 3725 3725 3725
$Comp
L pspice:0 #GND01
U 1 1 61CA40FB
P 3725 3850
F 0 "#GND01" H 3725 3750 50  0001 C CNN
F 1 "0" H 3725 3939 50  0000 C CNN
F 2 "" H 3725 3850 50  0001 C CNN
F 3 "~" H 3725 3850 50  0001 C CNN
	1    3725 3850
	1    0    0    -1  
$EndComp
Wire Wire Line
	3725 3850 3725 3725
Connection ~ 3725 3725
$Comp
L Rectifier_Sim:DIODE D1
U 1 1 61CA645E
P 3775 3100
F 0 "D1" H 3775 3407 50  0000 C CNN
F 1 "DIODE" H 3775 3316 50  0000 C CNN
F 2 "" H 3775 3100 50  0001 C CNN
F 3 "~" H 3775 3100 50  0001 C CNN
F 4 "Y" H 3775 3100 50  0001 L CNN "Spice_Netlist_Enabled"
F 5 "D" H 3775 3100 50  0001 L CNN "Spice_Primitive"
F 6 "DI_1N4002" H 3775 3225 50  0000 C CNN "Spice_Model"
F 7 "/home/olsport/Documents/SDR/PCB/L0005-Valve-Controller/sim/lib/diodes.LIB" H 3775 3100 50  0001 C CNN "Spice_Lib_File"
	1    3775 3100
	1    0    0    -1  
$EndComp
Wire Wire Line
	3125 3125 3625 3125
Wire Wire Line
	3625 3125 3625 3100
$Comp
L Rectifier_Sim:Resistor R2
U 1 1 61CAD556
P 5225 3100
F 0 "R2" V 5020 3100 50  0000 C CNN
F 1 "1k" V 5111 3100 50  0000 C CNN
F 2 "" V 5265 3090 50  0001 C CNN
F 3 "~" H 5225 3100 50  0001 C CNN
F 4 "R" H 5225 3100 50  0001 C CNN "Spice_Primitive"
F 5 "1k" H 5225 3100 50  0001 C CNN "Spice_Model"
F 6 "Y" H 5225 3100 50  0001 C CNN "Spice_Netlist_Enabled"
	1    5225 3100
	0    1    1    0   
$EndComp
$Comp
L Rectifier_Sim:C C2
U 1 1 61CAE90E
P 5400 3400
F 0 "C2" H 5515 3446 50  0000 L CNN
F 1 "1uF" H 5515 3355 50  0000 L CNN
F 2 "" H 5438 3250 50  0001 C CNN
F 3 "~" H 5400 3400 50  0001 C CNN
F 4 "C" H 5400 3400 50  0001 C CNN "Spice_Primitive"
F 5 "10u" H 5400 3400 50  0001 C CNN "Spice_Model"
F 6 "Y" H 5400 3400 50  0001 C CNN "Spice_Netlist_Enabled"
	1    5400 3400
	1    0    0    -1  
$EndComp
Wire Wire Line
	5375 3100 5400 3100
Wire Wire Line
	5400 3100 5400 3250
Wire Wire Line
	5400 3550 5400 3725
Wire Wire Line
	3925 3100 4525 3100
Wire Wire Line
	3725 3725 4525 3725
$Comp
L Rectifier_Sim:Resistor R1
U 1 1 61CB2AC4
P 4525 3425
F 0 "R1" H 4457 3379 50  0000 R CNN
F 1 "1k" H 4457 3470 50  0000 R CNN
F 2 "" V 4565 3415 50  0001 C CNN
F 3 "~" H 4525 3425 50  0001 C CNN
F 4 "R" H 4525 3425 50  0001 C CNN "Spice_Primitive"
F 5 "1k" H 4525 3425 50  0001 C CNN "Spice_Model"
F 6 "Y" H 4525 3425 50  0001 C CNN "Spice_Netlist_Enabled"
	1    4525 3425
	-1   0    0    1   
$EndComp
Wire Wire Line
	4525 3275 4525 3100
Connection ~ 4525 3100
Wire Wire Line
	4525 3100 5075 3100
Wire Wire Line
	4525 3575 4525 3725
Connection ~ 4525 3725
Wire Wire Line
	4525 3725 5400 3725
$EndSCHEMATC
