Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Oct 19 23:51:11 2023
| Host         : LAPTOP-VBC06TFA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_3 -file C:/Users/eleso/Desktop/timing.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (9)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (95)
6. checking no_output_delay (132)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: state_r_reg[0]/Q (HIGH)

ap_done_w_reg/G
ap_idle_w_reg/G
ap_start_w_reg/G

 There are 3 register/latch pins with no clock driven by root clock pin: state_r_reg[1]/Q (HIGH)

ap_done_w_reg/G
ap_idle_w_reg/G
ap_start_w_reg/G

 There are 3 register/latch pins with no clock driven by root clock pin: state_r_reg[2]/Q (HIGH)

ap_done_w_reg/G
ap_idle_w_reg/G
ap_start_w_reg/G


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

ap_done_w_reg/D
ap_idle_w_reg/D
ap_start_w_reg/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (95)
-------------------------------
 There are 95 input ports with no input delay specified. (HIGH)

araddr[0]
araddr[10]
araddr[11]
araddr[1]
araddr[2]
araddr[3]
araddr[4]
araddr[5]
araddr[6]
araddr[7]
araddr[8]
araddr[9]
arvalid
awaddr[0]
awaddr[10]
awaddr[11]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awaddr[8]
awaddr[9]
awvalid
axis_rst_n
data_Do[0]
data_Do[10]
data_Do[11]
data_Do[12]
data_Do[13]
data_Do[14]
data_Do[15]
data_Do[16]
data_Do[17]
data_Do[18]
data_Do[19]
data_Do[1]
data_Do[20]
data_Do[21]
data_Do[22]
data_Do[23]
data_Do[24]
data_Do[25]
data_Do[26]
data_Do[27]
data_Do[28]
data_Do[29]
data_Do[2]
data_Do[30]
data_Do[31]
data_Do[3]
data_Do[4]
data_Do[5]
data_Do[6]
data_Do[7]
data_Do[8]
data_Do[9]
rready
ss_tlast
ss_tvalid
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]
wdata[0]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (132)
---------------------------------
 There are 132 ports with no output delay specified. (HIGH)

data_A[10]
data_A[11]
data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_A[6]
data_A[7]
data_A[8]
data_A[9]
data_Di[0]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[1]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[2]
data_Di[30]
data_Di[31]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_EN
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rdata[0]
rdata[10]
rdata[11]
rdata[12]
rdata[13]
rdata[14]
rdata[15]
rdata[16]
rdata[17]
rdata[18]
rdata[19]
rdata[1]
rdata[20]
rdata[21]
rdata[22]
rdata[23]
rdata[24]
rdata[25]
rdata[26]
rdata[27]
rdata[28]
rdata[29]
rdata[2]
rdata[30]
rdata[31]
rdata[3]
rdata[4]
rdata[5]
rdata[6]
rdata[7]
rdata[8]
rdata[9]
rvalid
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tvalid
ss_tready
tap_A[0]
tap_A[10]
tap_A[11]
tap_A[1]
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_A[6]
tap_A[7]
tap_A[8]
tap_A[9]
tap_EN
tap_WE[0]
tap_WE[1]
tap_WE[2]
tap_WE[3]
wready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.111        0.000                      0                  116        0.144        0.000                      0                  116        4.500        0.000                       0                    66  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
axis_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            6.111        0.000                      0                  116        0.144        0.000                      0                  116        4.500        0.000                       0                    66  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        axis_clk                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.111ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.111ns  (required time - arrival time)
  Source:                 partial_sum_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partial_sum_r_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.753ns  (logic 2.638ns (70.290%)  route 1.115ns (29.710%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  partial_sum_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  partial_sum_r_reg[1]/Q
                         net (fo=3, unplaced)         0.488     3.422    sm_tdata_OBUF[1]
                                                                      r  partial_sum_r[3]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.717 r  partial_sum_r[3]_i_5/O
                         net (fo=1, unplaced)         0.000     3.717    partial_sum_r[3]_i_5_n_0
                                                                      r  partial_sum_r_reg[3]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.250 r  partial_sum_r_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.259    partial_sum_r_reg[3]_i_2_n_0
                                                                      r  partial_sum_r_reg[7]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.376 r  partial_sum_r_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.376    partial_sum_r_reg[7]_i_2_n_0
                                                                      r  partial_sum_r_reg[11]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.493 r  partial_sum_r_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.493    partial_sum_r_reg[11]_i_2_n_0
                                                                      r  partial_sum_r_reg[15]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.610 r  partial_sum_r_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.610    partial_sum_r_reg[15]_i_2_n_0
                                                                      r  partial_sum_r_reg[19]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.727 r  partial_sum_r_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.727    partial_sum_r_reg[19]_i_2_n_0
                                                                      r  partial_sum_r_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.844 r  partial_sum_r_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.844    partial_sum_r_reg[23]_i_2_n_0
                                                                      r  partial_sum_r_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.961 r  partial_sum_r_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.961    partial_sum_r_reg[27]_i_2_n_0
                                                                      r  partial_sum_r_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.292 r  partial_sum_r_reg[31]_i_2/O[3]
                         net (fo=1, unplaced)         0.618     5.910    partial_sum_w0[31]
                                                                      r  partial_sum_r[31]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.299     6.209 r  partial_sum_r[31]_i_1/O
                         net (fo=1, unplaced)         0.000     6.209    partial_sum_w[31]
                         FDCE                                         r  partial_sum_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  partial_sum_r_reg[31]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.044    12.320    partial_sum_r_reg[31]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -6.209    
  -------------------------------------------------------------------
                         slack                                  6.111    

Slack (MET) :             6.228ns  (required time - arrival time)
  Source:                 partial_sum_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partial_sum_r_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 2.521ns (69.334%)  route 1.115ns (30.666%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  partial_sum_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  partial_sum_r_reg[1]/Q
                         net (fo=3, unplaced)         0.488     3.422    sm_tdata_OBUF[1]
                                                                      r  partial_sum_r[3]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.717 r  partial_sum_r[3]_i_5/O
                         net (fo=1, unplaced)         0.000     3.717    partial_sum_r[3]_i_5_n_0
                                                                      r  partial_sum_r_reg[3]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.250 r  partial_sum_r_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.259    partial_sum_r_reg[3]_i_2_n_0
                                                                      r  partial_sum_r_reg[7]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.376 r  partial_sum_r_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.376    partial_sum_r_reg[7]_i_2_n_0
                                                                      r  partial_sum_r_reg[11]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.493 r  partial_sum_r_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.493    partial_sum_r_reg[11]_i_2_n_0
                                                                      r  partial_sum_r_reg[15]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.610 r  partial_sum_r_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.610    partial_sum_r_reg[15]_i_2_n_0
                                                                      r  partial_sum_r_reg[19]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.727 r  partial_sum_r_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.727    partial_sum_r_reg[19]_i_2_n_0
                                                                      r  partial_sum_r_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.844 r  partial_sum_r_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.844    partial_sum_r_reg[23]_i_2_n_0
                                                                      r  partial_sum_r_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.175 r  partial_sum_r_reg[27]_i_2/O[3]
                         net (fo=1, unplaced)         0.618     5.793    partial_sum_w0[27]
                                                                      r  partial_sum_r[27]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.299     6.092 r  partial_sum_r[27]_i_1/O
                         net (fo=1, unplaced)         0.000     6.092    partial_sum_w[27]
                         FDCE                                         r  partial_sum_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  partial_sum_r_reg[27]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.044    12.320    partial_sum_r_reg[27]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -6.092    
  -------------------------------------------------------------------
                         slack                                  6.228    

Slack (MET) :             6.345ns  (required time - arrival time)
  Source:                 partial_sum_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partial_sum_r_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.519ns  (logic 2.404ns (68.315%)  route 1.115ns (31.685%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  partial_sum_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  partial_sum_r_reg[1]/Q
                         net (fo=3, unplaced)         0.488     3.422    sm_tdata_OBUF[1]
                                                                      r  partial_sum_r[3]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.717 r  partial_sum_r[3]_i_5/O
                         net (fo=1, unplaced)         0.000     3.717    partial_sum_r[3]_i_5_n_0
                                                                      r  partial_sum_r_reg[3]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.250 r  partial_sum_r_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.259    partial_sum_r_reg[3]_i_2_n_0
                                                                      r  partial_sum_r_reg[7]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.376 r  partial_sum_r_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.376    partial_sum_r_reg[7]_i_2_n_0
                                                                      r  partial_sum_r_reg[11]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.493 r  partial_sum_r_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.493    partial_sum_r_reg[11]_i_2_n_0
                                                                      r  partial_sum_r_reg[15]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.610 r  partial_sum_r_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.610    partial_sum_r_reg[15]_i_2_n_0
                                                                      r  partial_sum_r_reg[19]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.727 r  partial_sum_r_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.727    partial_sum_r_reg[19]_i_2_n_0
                                                                      r  partial_sum_r_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.058 r  partial_sum_r_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.618     5.676    partial_sum_w0[23]
                                                                      r  partial_sum_r[23]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.299     5.975 r  partial_sum_r[23]_i_1/O
                         net (fo=1, unplaced)         0.000     5.975    partial_sum_w[23]
                         FDCE                                         r  partial_sum_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  partial_sum_r_reg[23]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.044    12.320    partial_sum_r_reg[23]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -5.975    
  -------------------------------------------------------------------
                         slack                                  6.345    

Slack (MET) :             6.358ns  (required time - arrival time)
  Source:                 partial_sum_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partial_sum_r_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 2.557ns (72.932%)  route 0.949ns (27.068%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  partial_sum_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  partial_sum_r_reg[1]/Q
                         net (fo=3, unplaced)         0.488     3.422    sm_tdata_OBUF[1]
                                                                      r  partial_sum_r[3]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.717 r  partial_sum_r[3]_i_5/O
                         net (fo=1, unplaced)         0.000     3.717    partial_sum_r[3]_i_5_n_0
                                                                      r  partial_sum_r_reg[3]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.250 r  partial_sum_r_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.259    partial_sum_r_reg[3]_i_2_n_0
                                                                      r  partial_sum_r_reg[7]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.376 r  partial_sum_r_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.376    partial_sum_r_reg[7]_i_2_n_0
                                                                      r  partial_sum_r_reg[11]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.493 r  partial_sum_r_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.493    partial_sum_r_reg[11]_i_2_n_0
                                                                      r  partial_sum_r_reg[15]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.610 r  partial_sum_r_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.610    partial_sum_r_reg[15]_i_2_n_0
                                                                      r  partial_sum_r_reg[19]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.727 r  partial_sum_r_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.727    partial_sum_r_reg[19]_i_2_n_0
                                                                      r  partial_sum_r_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.844 r  partial_sum_r_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.844    partial_sum_r_reg[23]_i_2_n_0
                                                                      r  partial_sum_r_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.961 r  partial_sum_r_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.961    partial_sum_r_reg[27]_i_2_n_0
                                                                      r  partial_sum_r_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.217 r  partial_sum_r_reg[31]_i_2/O[2]
                         net (fo=1, unplaced)         0.452     5.669    partial_sum_w0[30]
                                                                      r  partial_sum_r[30]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.293     5.962 r  partial_sum_r[30]_i_1/O
                         net (fo=1, unplaced)         0.000     5.962    partial_sum_w[30]
                         FDCE                                         r  partial_sum_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  partial_sum_r_reg[30]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.044    12.320    partial_sum_r_reg[30]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -5.962    
  -------------------------------------------------------------------
                         slack                                  6.358    

Slack (MET) :             6.404ns  (required time - arrival time)
  Source:                 partial_sum_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partial_sum_r_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.460ns  (logic 2.651ns (76.618%)  route 0.809ns (23.381%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  partial_sum_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  partial_sum_r_reg[1]/Q
                         net (fo=3, unplaced)         0.488     3.422    sm_tdata_OBUF[1]
                                                                      r  partial_sum_r[3]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.717 r  partial_sum_r[3]_i_5/O
                         net (fo=1, unplaced)         0.000     3.717    partial_sum_r[3]_i_5_n_0
                                                                      r  partial_sum_r_reg[3]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.250 r  partial_sum_r_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.259    partial_sum_r_reg[3]_i_2_n_0
                                                                      r  partial_sum_r_reg[7]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.376 r  partial_sum_r_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.376    partial_sum_r_reg[7]_i_2_n_0
                                                                      r  partial_sum_r_reg[11]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.493 r  partial_sum_r_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.493    partial_sum_r_reg[11]_i_2_n_0
                                                                      r  partial_sum_r_reg[15]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.610 r  partial_sum_r_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.610    partial_sum_r_reg[15]_i_2_n_0
                                                                      r  partial_sum_r_reg[19]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.727 r  partial_sum_r_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.727    partial_sum_r_reg[19]_i_2_n_0
                                                                      r  partial_sum_r_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.844 r  partial_sum_r_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.844    partial_sum_r_reg[23]_i_2_n_0
                                                                      r  partial_sum_r_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.961 r  partial_sum_r_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.961    partial_sum_r_reg[27]_i_2_n_0
                                                                      r  partial_sum_r_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.298 r  partial_sum_r_reg[31]_i_2/O[1]
                         net (fo=1, unplaced)         0.312     5.610    partial_sum_w0[29]
                                                                      r  partial_sum_r[29]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.306     5.916 r  partial_sum_r[29]_i_1/O
                         net (fo=1, unplaced)         0.000     5.916    partial_sum_w[29]
                         FDCE                                         r  partial_sum_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  partial_sum_r_reg[29]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.044    12.320    partial_sum_r_reg[29]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -5.916    
  -------------------------------------------------------------------
                         slack                                  6.404    

Slack (MET) :             6.462ns  (required time - arrival time)
  Source:                 partial_sum_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partial_sum_r_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 2.287ns (67.225%)  route 1.115ns (32.775%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  partial_sum_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  partial_sum_r_reg[1]/Q
                         net (fo=3, unplaced)         0.488     3.422    sm_tdata_OBUF[1]
                                                                      r  partial_sum_r[3]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.717 r  partial_sum_r[3]_i_5/O
                         net (fo=1, unplaced)         0.000     3.717    partial_sum_r[3]_i_5_n_0
                                                                      r  partial_sum_r_reg[3]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.250 r  partial_sum_r_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.259    partial_sum_r_reg[3]_i_2_n_0
                                                                      r  partial_sum_r_reg[7]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.376 r  partial_sum_r_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.376    partial_sum_r_reg[7]_i_2_n_0
                                                                      r  partial_sum_r_reg[11]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.493 r  partial_sum_r_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.493    partial_sum_r_reg[11]_i_2_n_0
                                                                      r  partial_sum_r_reg[15]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.610 r  partial_sum_r_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.610    partial_sum_r_reg[15]_i_2_n_0
                                                                      r  partial_sum_r_reg[19]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.941 r  partial_sum_r_reg[19]_i_2/O[3]
                         net (fo=1, unplaced)         0.618     5.559    partial_sum_w0[19]
                                                                      r  partial_sum_r[19]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.299     5.858 r  partial_sum_r[19]_i_1/O
                         net (fo=1, unplaced)         0.000     5.858    partial_sum_w[19]
                         FDCE                                         r  partial_sum_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  partial_sum_r_reg[19]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.044    12.320    partial_sum_r_reg[19]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -5.858    
  -------------------------------------------------------------------
                         slack                                  6.462    

Slack (MET) :             6.475ns  (required time - arrival time)
  Source:                 partial_sum_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partial_sum_r_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 2.440ns (71.998%)  route 0.949ns (28.002%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  partial_sum_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  partial_sum_r_reg[1]/Q
                         net (fo=3, unplaced)         0.488     3.422    sm_tdata_OBUF[1]
                                                                      r  partial_sum_r[3]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.717 r  partial_sum_r[3]_i_5/O
                         net (fo=1, unplaced)         0.000     3.717    partial_sum_r[3]_i_5_n_0
                                                                      r  partial_sum_r_reg[3]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.250 r  partial_sum_r_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.259    partial_sum_r_reg[3]_i_2_n_0
                                                                      r  partial_sum_r_reg[7]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.376 r  partial_sum_r_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.376    partial_sum_r_reg[7]_i_2_n_0
                                                                      r  partial_sum_r_reg[11]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.493 r  partial_sum_r_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.493    partial_sum_r_reg[11]_i_2_n_0
                                                                      r  partial_sum_r_reg[15]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.610 r  partial_sum_r_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.610    partial_sum_r_reg[15]_i_2_n_0
                                                                      r  partial_sum_r_reg[19]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.727 r  partial_sum_r_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.727    partial_sum_r_reg[19]_i_2_n_0
                                                                      r  partial_sum_r_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.844 r  partial_sum_r_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.844    partial_sum_r_reg[23]_i_2_n_0
                                                                      r  partial_sum_r_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.100 r  partial_sum_r_reg[27]_i_2/O[2]
                         net (fo=1, unplaced)         0.452     5.552    partial_sum_w0[26]
                                                                      r  partial_sum_r[26]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.293     5.845 r  partial_sum_r[26]_i_1/O
                         net (fo=1, unplaced)         0.000     5.845    partial_sum_w[26]
                         FDCE                                         r  partial_sum_r_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  partial_sum_r_reg[26]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.044    12.320    partial_sum_r_reg[26]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -5.845    
  -------------------------------------------------------------------
                         slack                                  6.475    

Slack (MET) :             6.521ns  (required time - arrival time)
  Source:                 partial_sum_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partial_sum_r_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.343ns  (logic 2.534ns (75.800%)  route 0.809ns (24.200%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  partial_sum_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  partial_sum_r_reg[1]/Q
                         net (fo=3, unplaced)         0.488     3.422    sm_tdata_OBUF[1]
                                                                      r  partial_sum_r[3]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.717 r  partial_sum_r[3]_i_5/O
                         net (fo=1, unplaced)         0.000     3.717    partial_sum_r[3]_i_5_n_0
                                                                      r  partial_sum_r_reg[3]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.250 r  partial_sum_r_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.259    partial_sum_r_reg[3]_i_2_n_0
                                                                      r  partial_sum_r_reg[7]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.376 r  partial_sum_r_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.376    partial_sum_r_reg[7]_i_2_n_0
                                                                      r  partial_sum_r_reg[11]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.493 r  partial_sum_r_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.493    partial_sum_r_reg[11]_i_2_n_0
                                                                      r  partial_sum_r_reg[15]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.610 r  partial_sum_r_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.610    partial_sum_r_reg[15]_i_2_n_0
                                                                      r  partial_sum_r_reg[19]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.727 r  partial_sum_r_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.727    partial_sum_r_reg[19]_i_2_n_0
                                                                      r  partial_sum_r_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.844 r  partial_sum_r_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.844    partial_sum_r_reg[23]_i_2_n_0
                                                                      r  partial_sum_r_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.181 r  partial_sum_r_reg[27]_i_2/O[1]
                         net (fo=1, unplaced)         0.312     5.493    partial_sum_w0[25]
                                                                      r  partial_sum_r[25]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.306     5.799 r  partial_sum_r[25]_i_1/O
                         net (fo=1, unplaced)         0.000     5.799    partial_sum_w[25]
                         FDCE                                         r  partial_sum_r_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  partial_sum_r_reg[25]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.044    12.320    partial_sum_r_reg[25]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -5.799    
  -------------------------------------------------------------------
                         slack                                  6.521    

Slack (MET) :             6.521ns  (required time - arrival time)
  Source:                 partial_sum_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partial_sum_r_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.343ns  (logic 2.535ns (75.830%)  route 0.808ns (24.170%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  partial_sum_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  partial_sum_r_reg[1]/Q
                         net (fo=3, unplaced)         0.488     3.422    sm_tdata_OBUF[1]
                                                                      r  partial_sum_r[3]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.717 r  partial_sum_r[3]_i_5/O
                         net (fo=1, unplaced)         0.000     3.717    partial_sum_r[3]_i_5_n_0
                                                                      r  partial_sum_r_reg[3]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.250 r  partial_sum_r_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.259    partial_sum_r_reg[3]_i_2_n_0
                                                                      r  partial_sum_r_reg[7]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.376 r  partial_sum_r_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.376    partial_sum_r_reg[7]_i_2_n_0
                                                                      r  partial_sum_r_reg[11]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.493 r  partial_sum_r_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.493    partial_sum_r_reg[11]_i_2_n_0
                                                                      r  partial_sum_r_reg[15]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.610 r  partial_sum_r_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.610    partial_sum_r_reg[15]_i_2_n_0
                                                                      r  partial_sum_r_reg[19]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.727 r  partial_sum_r_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.727    partial_sum_r_reg[19]_i_2_n_0
                                                                      r  partial_sum_r_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.844 r  partial_sum_r_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.844    partial_sum_r_reg[23]_i_2_n_0
                                                                      r  partial_sum_r_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.961 r  partial_sum_r_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.961    partial_sum_r_reg[27]_i_2_n_0
                                                                      r  partial_sum_r_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.193 r  partial_sum_r_reg[31]_i_2/O[0]
                         net (fo=1, unplaced)         0.311     5.504    partial_sum_w0[28]
                                                                      r  partial_sum_r[28]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.295     5.799 r  partial_sum_r[28]_i_1/O
                         net (fo=1, unplaced)         0.000     5.799    partial_sum_w[28]
                         FDCE                                         r  partial_sum_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  partial_sum_r_reg[28]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.044    12.320    partial_sum_r_reg[28]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -5.799    
  -------------------------------------------------------------------
                         slack                                  6.521    

Slack (MET) :             6.579ns  (required time - arrival time)
  Source:                 partial_sum_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partial_sum_r_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.285ns  (logic 2.170ns (66.058%)  route 1.115ns (33.942%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  partial_sum_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  partial_sum_r_reg[1]/Q
                         net (fo=3, unplaced)         0.488     3.422    sm_tdata_OBUF[1]
                                                                      r  partial_sum_r[3]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.717 r  partial_sum_r[3]_i_5/O
                         net (fo=1, unplaced)         0.000     3.717    partial_sum_r[3]_i_5_n_0
                                                                      r  partial_sum_r_reg[3]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.250 r  partial_sum_r_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.259    partial_sum_r_reg[3]_i_2_n_0
                                                                      r  partial_sum_r_reg[7]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.376 r  partial_sum_r_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.376    partial_sum_r_reg[7]_i_2_n_0
                                                                      r  partial_sum_r_reg[11]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.493 r  partial_sum_r_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.493    partial_sum_r_reg[11]_i_2_n_0
                                                                      r  partial_sum_r_reg[15]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.824 r  partial_sum_r_reg[15]_i_2/O[3]
                         net (fo=1, unplaced)         0.618     5.442    partial_sum_w0[15]
                                                                      r  partial_sum_r[15]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.299     5.741 r  partial_sum_r[15]_i_1/O
                         net (fo=1, unplaced)         0.000     5.741    partial_sum_w[15]
                         FDCE                                         r  partial_sum_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  partial_sum_r_reg[15]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.044    12.320    partial_sum_r_reg[15]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -5.741    
  -------------------------------------------------------------------
                         slack                                  6.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 data_addr_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_addr_r_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.245ns (63.161%)  route 0.143ns (36.839%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_addr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_addr_r_reg[4]/Q
                         net (fo=5, unplaced)         0.143     0.967    data_addr_r[4]
                                                                      r  data_addr_r[5]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.065 r  data_addr_r[5]_i_1/O
                         net (fo=1, unplaced)         0.000     1.065    data_addr_r[5]_i_1_n_0
                         FDCE                                         r  data_addr_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_addr_r_reg[5]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    data_addr_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 data_addr_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_addr_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.245ns (62.482%)  route 0.147ns (37.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_addr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_addr_r_reg[1]/Q
                         net (fo=8, unplaced)         0.147     0.972    data_addr_r[1]
                                                                      r  data_addr_r[2]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.070 r  data_addr_r[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.070    data_addr_r[2]_i_1_n_0
                         FDCE                                         r  data_addr_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_addr_r_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    data_addr_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 offset_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            offset_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.245ns (62.482%)  route 0.147ns (37.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  offset_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  offset_reg[4]/Q
                         net (fo=8, unplaced)         0.147     0.972    offset[4]
                                                                      r  offset[0]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.070 r  offset[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.070    offset[0]_i_1_n_0
                         FDCE                                         r  offset_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  offset_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    offset_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 offset_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            offset_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.245ns (62.482%)  route 0.147ns (37.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  offset_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  offset_reg[4]/Q
                         net (fo=8, unplaced)         0.147     0.972    offset[4]
                                                                      r  offset[3]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.070 r  offset[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.070    offset[3]_i_1_n_0
                         FDCE                                         r  offset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  offset_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    offset_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 data_addr_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_addr_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.248ns (63.172%)  route 0.145ns (36.828%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_addr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_addr_r_reg[3]/Q
                         net (fo=6, unplaced)         0.145     0.969    data_addr_r[3]
                                                                      r  data_addr_r[4]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.101     1.070 r  data_addr_r[4]_i_1/O
                         net (fo=1, unplaced)         0.000     1.070    data_addr_r[4]_i_1_n_0
                         FDCE                                         r  data_addr_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_addr_r_reg[4]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    data_addr_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 offset_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            offset_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.248ns (62.767%)  route 0.147ns (37.233%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  offset_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  offset_reg[4]/Q
                         net (fo=8, unplaced)         0.147     0.972    offset[4]
                                                                      r  offset[1]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.101     1.073 r  offset[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.073    offset[1]_i_1_n_0
                         FDCE                                         r  offset_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  offset_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    offset_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 calculate_cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculate_cnter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.245ns (61.950%)  route 0.150ns (38.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  calculate_cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  calculate_cnter_reg[1]/Q
                         net (fo=11, unplaced)        0.150     0.975    calculate_cnter[1]
                                                                      r  calculate_cnter[2]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.073 r  calculate_cnter[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.073    calculate_cnter[2]_i_1_n_0
                         FDCE                                         r  calculate_cnter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  calculate_cnter_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    calculate_cnter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 calculate_num_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculate_num_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.245ns (61.950%)  route 0.150ns (38.050%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  calculate_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  calculate_num_reg[1]/Q
                         net (fo=11, unplaced)        0.150     0.975    calculate_num[1]
                                                                      r  calculate_num[1]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.073 r  calculate_num[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.073    calculate_num[1]_i_1_n_0
                         FDCE                                         r  calculate_num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  calculate_num_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    calculate_num_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 offset_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            offset_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.245ns (61.950%)  route 0.150ns (38.050%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  offset_reg[1]/Q
                         net (fo=11, unplaced)        0.150     0.975    offset[1]
                                                                      r  offset[2]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.073 r  offset[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.073    offset[2]_i_1_n_0
                         FDCE                                         r  offset_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  offset_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    offset_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 calculate_num_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculate_num_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.245ns (61.818%)  route 0.151ns (38.182%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  calculate_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  calculate_num_reg[0]/Q
                         net (fo=12, unplaced)        0.151     0.976    calculate_num[0]
                                                                      f  calculate_num[0]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.074 r  calculate_num[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.074    calculate_num[0]_i_1_n_0
                         FDCE                                         r  calculate_num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  calculate_num_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    calculate_num_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845                axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                aps_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                aps_reg_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                aps_reg_r_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000                aps_reg_r_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                calculate_cnter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                calculate_cnter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                calculate_cnter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                calculate_cnter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                calculate_num_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                aps_r_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                aps_r_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                aps_reg_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                aps_reg_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                aps_reg_r_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                aps_reg_r_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500                aps_reg_r_reg[2]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500                aps_reg_r_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                calculate_cnter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                calculate_cnter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                aps_r_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                aps_r_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                aps_reg_r_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                aps_reg_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                aps_reg_r_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                aps_reg_r_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500                aps_reg_r_reg[2]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500                aps_reg_r_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                calculate_cnter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                calculate_cnter_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           130 Endpoints
Min Delay           130 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 araddr[8]
                            (input port)
  Destination:            tap_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.859ns  (logic 3.978ns (50.622%)  route 3.880ns (49.378%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[8] (IN)
                         net (fo=0)                   0.000     0.000    araddr[8]
                                                                      r  araddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[8]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[8]
                                                                      r  tap_EN_OBUF_inst_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  tap_EN_OBUF_inst_i_7/O
                         net (fo=2, unplaced)         1.122     3.017    tap_EN_OBUF_inst_i_7_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.141 f  tap_A_OBUF[11]_inst_i_5/O
                         net (fo=12, unplaced)        1.159     4.300    tap_A_OBUF[11]_inst_i_5_n_0
                                                                      f  tap_A_OBUF[10]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.424 r  tap_A_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.224    tap_A_OBUF[10]
                                                                      r  tap_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.859 r  tap_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.859    tap_A[10]
                                                                      r  tap_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[8]
                            (input port)
  Destination:            tap_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.859ns  (logic 3.978ns (50.622%)  route 3.880ns (49.378%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[8] (IN)
                         net (fo=0)                   0.000     0.000    araddr[8]
                                                                      r  araddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[8]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[8]
                                                                      r  tap_EN_OBUF_inst_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  tap_EN_OBUF_inst_i_7/O
                         net (fo=2, unplaced)         1.122     3.017    tap_EN_OBUF_inst_i_7_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.141 f  tap_A_OBUF[11]_inst_i_5/O
                         net (fo=12, unplaced)        1.159     4.300    tap_A_OBUF[11]_inst_i_5_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.424 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.224    tap_A_OBUF[11]
                                                                      r  tap_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.859 r  tap_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.859    tap_A[11]
                                                                      r  tap_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[8]
                            (input port)
  Destination:            tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.859ns  (logic 3.978ns (50.622%)  route 3.880ns (49.378%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[8] (IN)
                         net (fo=0)                   0.000     0.000    araddr[8]
                                                                      r  araddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[8]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[8]
                                                                      r  tap_EN_OBUF_inst_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  tap_EN_OBUF_inst_i_7/O
                         net (fo=2, unplaced)         1.122     3.017    tap_EN_OBUF_inst_i_7_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.141 f  tap_A_OBUF[11]_inst_i_5/O
                         net (fo=12, unplaced)        1.159     4.300    tap_A_OBUF[11]_inst_i_5_n_0
                                                                      f  tap_A_OBUF[5]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.424 r  tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.224    tap_A_OBUF[5]
                                                                      r  tap_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.859 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.859    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[8]
                            (input port)
  Destination:            tap_A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.859ns  (logic 3.978ns (50.622%)  route 3.880ns (49.378%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[8] (IN)
                         net (fo=0)                   0.000     0.000    araddr[8]
                                                                      r  araddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[8]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[8]
                                                                      r  tap_EN_OBUF_inst_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  tap_EN_OBUF_inst_i_7/O
                         net (fo=2, unplaced)         1.122     3.017    tap_EN_OBUF_inst_i_7_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.141 f  tap_A_OBUF[11]_inst_i_5/O
                         net (fo=12, unplaced)        1.159     4.300    tap_A_OBUF[11]_inst_i_5_n_0
                                                                      f  tap_A_OBUF[8]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.424 r  tap_A_OBUF[8]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.224    tap_A_OBUF[8]
                                                                      r  tap_A_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.859 r  tap_A_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.859    tap_A[8]
                                                                      r  tap_A[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[8]
                            (input port)
  Destination:            tap_A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.859ns  (logic 3.978ns (50.622%)  route 3.880ns (49.378%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[8] (IN)
                         net (fo=0)                   0.000     0.000    araddr[8]
                                                                      r  araddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[8]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[8]
                                                                      r  tap_EN_OBUF_inst_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  tap_EN_OBUF_inst_i_7/O
                         net (fo=2, unplaced)         1.122     3.017    tap_EN_OBUF_inst_i_7_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.141 f  tap_A_OBUF[11]_inst_i_5/O
                         net (fo=12, unplaced)        1.159     4.300    tap_A_OBUF[11]_inst_i_5_n_0
                                                                      f  tap_A_OBUF[9]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.424 r  tap_A_OBUF[9]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.224    tap_A_OBUF[9]
                                                                      r  tap_A_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.859 r  tap_A_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.859    tap_A[9]
                                                                      r  tap_A[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[8]
                            (input port)
  Destination:            tap_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.740ns  (logic 4.102ns (53.002%)  route 3.637ns (46.998%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[8] (IN)
                         net (fo=0)                   0.000     0.000    araddr[8]
                                                                      r  araddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[8]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[8]
                                                                      r  tap_EN_OBUF_inst_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  tap_EN_OBUF_inst_i_7/O
                         net (fo=2, unplaced)         1.122     3.017    tap_EN_OBUF_inst_i_7_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.141 f  tap_A_OBUF[11]_inst_i_5/O
                         net (fo=12, unplaced)        0.467     3.608    tap_A_OBUF[11]_inst_i_5_n_0
                                                                      f  tap_A_OBUF[4]_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.732 r  tap_A_OBUF[4]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     4.181    tap_A_OBUF[4]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[4]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.305 r  tap_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.105    tap_A_OBUF[4]
                                                                      r  tap_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.740 r  tap_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.740    tap_A[4]
                                                                      r  tap_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[8]
                            (input port)
  Destination:            tap_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.650ns  (logic 3.978ns (52.005%)  route 3.671ns (47.995%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[8] (IN)
                         net (fo=0)                   0.000     0.000    araddr[8]
                                                                      r  araddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[8]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[8]
                                                                      r  tap_EN_OBUF_inst_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  tap_EN_OBUF_inst_i_7/O
                         net (fo=2, unplaced)         1.122     3.017    tap_EN_OBUF_inst_i_7_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.141 f  tap_A_OBUF[11]_inst_i_5/O
                         net (fo=12, unplaced)        0.950     4.091    tap_A_OBUF[11]_inst_i_5_n_0
                                                                      f  tap_A_OBUF[6]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.215 r  tap_A_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.015    tap_A_OBUF[6]
                                                                      r  tap_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.650 r  tap_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.650    tap_A[6]
                                                                      r  tap_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[8]
                            (input port)
  Destination:            tap_A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.650ns  (logic 3.978ns (52.005%)  route 3.671ns (47.995%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[8] (IN)
                         net (fo=0)                   0.000     0.000    araddr[8]
                                                                      r  araddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[8]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[8]
                                                                      r  tap_EN_OBUF_inst_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  tap_EN_OBUF_inst_i_7/O
                         net (fo=2, unplaced)         1.122     3.017    tap_EN_OBUF_inst_i_7_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.141 f  tap_A_OBUF[11]_inst_i_5/O
                         net (fo=12, unplaced)        0.950     4.091    tap_A_OBUF[11]_inst_i_5_n_0
                                                                      f  tap_A_OBUF[7]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.215 r  tap_A_OBUF[7]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.015    tap_A_OBUF[7]
                                                                      r  tap_A_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.650 r  tap_A_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.650    tap_A[7]
                                                                      r  tap_A[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[8]
                            (input port)
  Destination:            tap_A[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.167ns  (logic 3.978ns (55.510%)  route 3.188ns (44.490%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[8] (IN)
                         net (fo=0)                   0.000     0.000    araddr[8]
                                                                      r  araddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[8]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[8]
                                                                      r  tap_EN_OBUF_inst_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  tap_EN_OBUF_inst_i_7/O
                         net (fo=2, unplaced)         1.122     3.017    tap_EN_OBUF_inst_i_7_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.141 f  tap_A_OBUF[11]_inst_i_5/O
                         net (fo=12, unplaced)        0.467     3.608    tap_A_OBUF[11]_inst_i_5_n_0
                                                                      f  tap_A_OBUF[0]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     3.732 r  tap_A_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.532    tap_A_OBUF[0]
                                                                      r  tap_A_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.167 r  tap_A_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.167    tap_A[0]
                                                                      r  tap_A[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[8]
                            (input port)
  Destination:            tap_A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.167ns  (logic 3.978ns (55.510%)  route 3.188ns (44.490%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[8] (IN)
                         net (fo=0)                   0.000     0.000    araddr[8]
                                                                      r  araddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[8]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[8]
                                                                      r  tap_EN_OBUF_inst_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  tap_EN_OBUF_inst_i_7/O
                         net (fo=2, unplaced)         1.122     3.017    tap_EN_OBUF_inst_i_7_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.141 f  tap_A_OBUF[11]_inst_i_5/O
                         net (fo=12, unplaced)        0.467     3.608    tap_A_OBUF[11]_inst_i_5_n_0
                                                                      f  tap_A_OBUF[1]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     3.732 r  tap_A_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.532    tap_A_OBUF[1]
                                                                      r  tap_A_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.167 r  tap_A_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.167    tap_A[1]
                                                                      r  tap_A[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wdata[0]
                            (input port)
  Destination:            ap_start_w_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[0] (IN)
                         net (fo=0)                   0.000     0.000    wdata[0]
                                                                      r  wdata_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[0]
                                                                      r  ap_start_w_reg_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     0.583 r  ap_start_w_reg_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    ap_start_w_reg_i_1_n_0
                         LDCE                                         r  ap_start_w_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[24]
                            (input port)
  Destination:            data_Di[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.396ns (67.429%)  route 0.674ns (32.571%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[24] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[24]
                                                                      r  ss_tdata_IBUF[24]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[24]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[24]
                                                                      r  data_Di_OBUF[24]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.044     0.582 r  data_Di_OBUF[24]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.919    data_Di_OBUF[24]
                                                                      r  data_Di_OBUF[24]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.070 r  data_Di_OBUF[24]_inst/O
                         net (fo=0)                   0.000     2.070    data_Di[24]
                                                                      r  data_Di[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[28]
                            (input port)
  Destination:            data_Di[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.396ns (67.429%)  route 0.674ns (32.571%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[28] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[28]
                                                                      r  ss_tdata_IBUF[28]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[28]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[28]
                                                                      r  data_Di_OBUF[28]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.044     0.582 r  data_Di_OBUF[28]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.919    data_Di_OBUF[28]
                                                                      r  data_Di_OBUF[28]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.070 r  data_Di_OBUF[28]_inst/O
                         net (fo=0)                   0.000     2.070    data_Di[28]
                                                                      r  data_Di[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[29]
                            (input port)
  Destination:            data_Di[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.396ns (67.429%)  route 0.674ns (32.571%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[29] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[29]
                                                                      r  ss_tdata_IBUF[29]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[29]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[29]
                                                                      r  data_Di_OBUF[29]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.044     0.582 r  data_Di_OBUF[29]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.919    data_Di_OBUF[29]
                                                                      r  data_Di_OBUF[29]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.070 r  data_Di_OBUF[29]_inst/O
                         net (fo=0)                   0.000     2.070    data_Di[29]
                                                                      r  data_Di[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[30]
                            (input port)
  Destination:            data_Di[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.396ns (67.429%)  route 0.674ns (32.571%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[30] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[30]
                                                                      r  ss_tdata_IBUF[30]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[30]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[30]
                                                                      r  data_Di_OBUF[30]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.044     0.582 r  data_Di_OBUF[30]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.919    data_Di_OBUF[30]
                                                                      r  data_Di_OBUF[30]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.070 r  data_Di_OBUF[30]_inst/O
                         net (fo=0)                   0.000     2.070    data_Di[30]
                                                                      r  data_Di[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            data_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.396ns (67.429%)  route 0.674ns (32.571%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tvalid_IBUF_inst/O
                         net (fo=39, unplaced)        0.337     0.538    ss_tvalid_IBUF
                                                                      r  data_EN_OBUF_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.044     0.582 r  data_EN_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.919    data_EN_OBUF
                                                                      r  data_EN_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.070 r  data_EN_OBUF_inst/O
                         net (fo=0)                   0.000     2.070    data_EN
                                                                      r  data_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            data_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tvalid_IBUF_inst/O
                         net (fo=39, unplaced)        0.337     0.538    ss_tvalid_IBUF
                                                                      r  data_A_OBUF[10]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     0.583 r  data_A_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_A_OBUF[10]
                                                                      r  data_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.071    data_A[10]
                                                                      r  data_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            data_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tvalid_IBUF_inst/O
                         net (fo=39, unplaced)        0.337     0.538    ss_tvalid_IBUF
                                                                      r  data_A_OBUF[11]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     0.583 r  data_A_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_A_OBUF[11]
                                                                      r  data_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.071    data_A[11]
                                                                      r  data_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            data_A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tvalid_IBUF_inst/O
                         net (fo=39, unplaced)        0.337     0.538    ss_tvalid_IBUF
                                                                      r  data_A_OBUF[8]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     0.583 r  data_A_OBUF[8]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_A_OBUF[8]
                                                                      r  data_A_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_A_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.071    data_A[8]
                                                                      r  data_A[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            data_A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tvalid_IBUF_inst/O
                         net (fo=39, unplaced)        0.337     0.538    ss_tvalid_IBUF
                                                                      r  data_A_OBUF[9]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     0.583 r  data_A_OBUF[9]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_A_OBUF[9]
                                                                      r  data_A_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_A_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.071    data_A[9]
                                                                      r  data_A[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axis_clk
  To Clock:  

Max Delay           135 Endpoints
Min Delay           135 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 calculate_num_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.204ns  (logic 3.779ns (52.462%)  route 3.425ns (47.538%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  calculate_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  calculate_num_reg[2]/Q
                         net (fo=10, unplaced)        1.008     3.942    calculate_num[2]
                                                                      f  tap_A_OBUF[5]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.237 f  tap_A_OBUF[5]_inst_i_4/O
                         net (fo=2, unplaced)         0.460     4.697    tap_A_OBUF[5]_inst_i_4_n_0
                                                                      f  state_r[1]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     4.821 r  state_r[1]_i_2/O
                         net (fo=2, unplaced)         0.460     5.281    state_r[1]_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.405 r  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=6, unplaced)         0.697     6.102    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[10]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.226 r  tap_A_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.026    tap_A_OBUF[10]
                                                                      r  tap_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.661 r  tap_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.661    tap_A[10]
                                                                      r  tap_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calculate_num_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.204ns  (logic 3.779ns (52.462%)  route 3.425ns (47.538%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  calculate_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  calculate_num_reg[2]/Q
                         net (fo=10, unplaced)        1.008     3.942    calculate_num[2]
                                                                      f  tap_A_OBUF[5]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.237 f  tap_A_OBUF[5]_inst_i_4/O
                         net (fo=2, unplaced)         0.460     4.697    tap_A_OBUF[5]_inst_i_4_n_0
                                                                      f  state_r[1]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     4.821 r  state_r[1]_i_2/O
                         net (fo=2, unplaced)         0.460     5.281    state_r[1]_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.405 r  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=6, unplaced)         0.697     6.102    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.226 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.026    tap_A_OBUF[11]
                                                                      r  tap_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.661 r  tap_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.661    tap_A[11]
                                                                      r  tap_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calculate_num_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.204ns  (logic 3.779ns (52.462%)  route 3.425ns (47.538%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  calculate_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  calculate_num_reg[2]/Q
                         net (fo=10, unplaced)        1.008     3.942    calculate_num[2]
                                                                      f  tap_A_OBUF[5]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.237 f  tap_A_OBUF[5]_inst_i_4/O
                         net (fo=2, unplaced)         0.460     4.697    tap_A_OBUF[5]_inst_i_4_n_0
                                                                      f  state_r[1]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     4.821 r  state_r[1]_i_2/O
                         net (fo=2, unplaced)         0.460     5.281    state_r[1]_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.405 r  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=6, unplaced)         0.697     6.102    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[8]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.226 r  tap_A_OBUF[8]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.026    tap_A_OBUF[8]
                                                                      r  tap_A_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.661 r  tap_A_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.661    tap_A[8]
                                                                      r  tap_A[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calculate_num_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.204ns  (logic 3.779ns (52.462%)  route 3.425ns (47.538%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  calculate_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  calculate_num_reg[2]/Q
                         net (fo=10, unplaced)        1.008     3.942    calculate_num[2]
                                                                      f  tap_A_OBUF[5]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.237 f  tap_A_OBUF[5]_inst_i_4/O
                         net (fo=2, unplaced)         0.460     4.697    tap_A_OBUF[5]_inst_i_4_n_0
                                                                      f  state_r[1]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     4.821 r  state_r[1]_i_2/O
                         net (fo=2, unplaced)         0.460     5.281    state_r[1]_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.405 r  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=6, unplaced)         0.697     6.102    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[9]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.226 r  tap_A_OBUF[9]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.026    tap_A_OBUF[9]
                                                                      r  tap_A_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.661 r  tap_A_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.661    tap_A[9]
                                                                      r  tap_A[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.973ns  (logic 3.679ns (52.766%)  route 3.294ns (47.234%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  state_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  state_r_reg[0]/Q
                         net (fo=96, unplaced)        0.840     3.774    state_r[0]
                                                                      f  tap_EN_OBUF_inst_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.319     4.093 f  tap_EN_OBUF_inst_i_5/O
                         net (fo=11, unplaced)        0.495     4.588    tap_EN_OBUF_inst_i_5_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     4.712 f  tap_A_OBUF[11]_inst_i_5/O
                         net (fo=12, unplaced)        1.159     5.871    tap_A_OBUF[11]_inst_i_5_n_0
                                                                      f  tap_A_OBUF[5]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.995 r  tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.795    tap_A_OBUF[5]
                                                                      r  tap_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.430 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.430    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calculate_cnter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 3.779ns (54.208%)  route 3.193ns (45.792%))
  Logic Levels:           5  (LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  calculate_cnter_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  calculate_cnter_reg[2]/Q
                         net (fo=7, unplaced)         1.000     3.934    calculate_cnter[2]
                                                                      r  data_A_OBUF[7]_inst_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.229 f  data_A_OBUF[7]_inst_i_5/O
                         net (fo=5, unplaced)         0.477     4.706    data_A_OBUF[7]_inst_i_5_n_0
                                                                      f  data_A_OBUF[4]_inst_i_5/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.830 r  data_A_OBUF[4]_inst_i_5/O
                         net (fo=3, unplaced)         0.467     5.297    data_A_OBUF[4]_inst_i_5_n_0
                                                                      r  data_A_OBUF[2]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.421 r  data_A_OBUF[2]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     5.870    data_A_OBUF[2]_inst_i_2_n_0
                                                                      r  data_A_OBUF[2]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.994 r  data_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.794    data_A_OBUF[2]
                                                                      r  data_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.429 r  data_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.429    data_A[2]
                                                                      r  data_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calculate_cnter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 3.779ns (54.208%)  route 3.193ns (45.792%))
  Logic Levels:           5  (LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  calculate_cnter_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  calculate_cnter_reg[2]/Q
                         net (fo=7, unplaced)         1.000     3.934    calculate_cnter[2]
                                                                      r  data_A_OBUF[7]_inst_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.229 f  data_A_OBUF[7]_inst_i_5/O
                         net (fo=5, unplaced)         0.477     4.706    data_A_OBUF[7]_inst_i_5_n_0
                                                                      f  data_A_OBUF[4]_inst_i_5/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.830 r  data_A_OBUF[4]_inst_i_5/O
                         net (fo=3, unplaced)         0.467     5.297    data_A_OBUF[4]_inst_i_5_n_0
                                                                      r  data_A_OBUF[3]_inst_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.421 r  data_A_OBUF[3]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     5.870    data_A_OBUF[3]_inst_i_2_n_0
                                                                      r  data_A_OBUF[3]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.994 r  data_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.794    data_A_OBUF[3]
                                                                      r  data_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.429 r  data_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.429    data_A[3]
                                                                      r  data_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calculate_cnter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 3.779ns (54.208%)  route 3.193ns (45.792%))
  Logic Levels:           5  (LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  calculate_cnter_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  calculate_cnter_reg[2]/Q
                         net (fo=7, unplaced)         1.000     3.934    calculate_cnter[2]
                                                                      r  data_A_OBUF[7]_inst_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.229 f  data_A_OBUF[7]_inst_i_5/O
                         net (fo=5, unplaced)         0.477     4.706    data_A_OBUF[7]_inst_i_5_n_0
                                                                      f  data_A_OBUF[4]_inst_i_5/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.830 r  data_A_OBUF[4]_inst_i_5/O
                         net (fo=3, unplaced)         0.467     5.297    data_A_OBUF[4]_inst_i_5_n_0
                                                                      r  data_A_OBUF[4]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.421 r  data_A_OBUF[4]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     5.870    data_A_OBUF[4]_inst_i_2_n_0
                                                                      r  data_A_OBUF[4]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.994 r  data_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.794    data_A_OBUF[4]
                                                                      r  data_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.429 r  data_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.429    data_A[4]
                                                                      r  data_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calculate_num_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.958ns  (logic 3.779ns (54.317%)  route 3.179ns (45.683%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  calculate_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  calculate_num_reg[2]/Q
                         net (fo=10, unplaced)        1.008     3.942    calculate_num[2]
                                                                      f  tap_A_OBUF[5]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.237 f  tap_A_OBUF[5]_inst_i_4/O
                         net (fo=2, unplaced)         0.460     4.697    tap_A_OBUF[5]_inst_i_4_n_0
                                                                      f  state_r[1]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     4.821 r  state_r[1]_i_2/O
                         net (fo=2, unplaced)         0.460     5.281    state_r[1]_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.405 r  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=6, unplaced)         0.451     5.856    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[6]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.980 r  tap_A_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.780    tap_A_OBUF[6]
                                                                      r  tap_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.415 r  tap_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.415    tap_A[6]
                                                                      r  tap_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calculate_num_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.958ns  (logic 3.779ns (54.317%)  route 3.179ns (45.683%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  calculate_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  calculate_num_reg[2]/Q
                         net (fo=10, unplaced)        1.008     3.942    calculate_num[2]
                                                                      f  tap_A_OBUF[5]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.237 f  tap_A_OBUF[5]_inst_i_4/O
                         net (fo=2, unplaced)         0.460     4.697    tap_A_OBUF[5]_inst_i_4_n_0
                                                                      f  state_r[1]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     4.821 r  state_r[1]_i_2/O
                         net (fo=2, unplaced)         0.460     5.281    state_r[1]_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.405 r  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=6, unplaced)         0.451     5.856    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[7]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.980 r  tap_A_OBUF[7]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.780    tap_A_OBUF[7]
                                                                      r  tap_A_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.415 r  tap_A_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.415    tap_A[7]
                                                                      r  tap_A[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 last_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_idle_w_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  last_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  last_reg/Q
                         net (fo=6, unplaced)         0.145     0.969    last
                                                                      r  ap_idle_w_reg_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.067 r  ap_idle_w_reg_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    ap_idle_w_reg_i_1_n_0
                         LDCE                                         r  ap_idle_w_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_done_w_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.245ns (58.637%)  route 0.173ns (41.363%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  state_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  state_r_reg[2]/Q
                         net (fo=96, unplaced)        0.173     0.997    state_r[2]
                                                                      r  ap_done_w_reg_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.095 r  ap_done_w_reg_i_1/O
                         net (fo=1, unplaced)         0.000     1.095    ap_done_w_reg_i_1_n_0
                         LDCE                                         r  ap_done_w_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_start_w_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.647ns  (logic 0.293ns (45.281%)  route 0.354ns (54.719%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  state_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  state_r_reg[0]/Q
                         net (fo=96, unplaced)        0.173     0.997    state_r[0]
                                                                      r  wready_OBUF_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.101     1.098 r  wready_OBUF_inst_i_1/O
                         net (fo=2, unplaced)         0.181     1.280    wready_OBUF
                                                                      r  ap_start_w_reg_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     1.325 r  ap_start_w_reg_i_1/O
                         net (fo=1, unplaced)         0.000     1.325    ap_start_w_reg_i_1_n_0
                         LDCE                                         r  ap_start_w_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rvalid_r_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  rvalid_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  rvalid_r_reg/Q
                         net (fo=1, unplaced)         0.337     1.162    rvalid_OBUF
                                                                      r  rvalid_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  rvalid_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    rvalid
                                                                      r  rvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 partial_sum_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  partial_sum_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  partial_sum_r_reg[0]/Q
                         net (fo=3, unplaced)         0.337     1.162    sm_tdata_OBUF[0]
                                                                      r  sm_tdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[0]
                                                                      r  sm_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 partial_sum_r_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_tdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  partial_sum_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  partial_sum_r_reg[10]/Q
                         net (fo=3, unplaced)         0.337     1.162    sm_tdata_OBUF[10]
                                                                      r  sm_tdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[10]
                                                                      r  sm_tdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 partial_sum_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_tdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  partial_sum_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  partial_sum_r_reg[11]/Q
                         net (fo=3, unplaced)         0.337     1.162    sm_tdata_OBUF[11]
                                                                      r  sm_tdata_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[11]
                                                                      r  sm_tdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 partial_sum_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_tdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  partial_sum_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  partial_sum_r_reg[12]/Q
                         net (fo=3, unplaced)         0.337     1.162    sm_tdata_OBUF[12]
                                                                      r  sm_tdata_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[12]
                                                                      r  sm_tdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 partial_sum_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_tdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  partial_sum_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  partial_sum_r_reg[13]/Q
                         net (fo=3, unplaced)         0.337     1.162    sm_tdata_OBUF[13]
                                                                      r  sm_tdata_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[13]
                                                                      r  sm_tdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 partial_sum_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_tdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  partial_sum_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  partial_sum_r_reg[14]/Q
                         net (fo=3, unplaced)         0.337     1.162    sm_tdata_OBUF[14]
                                                                      r  sm_tdata_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[14]
                                                                      r  sm_tdata[14] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay           115 Endpoints
Min Delay           115 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            partial_sum_r_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.843ns  (logic 8.944ns (75.518%)  route 2.899ns (24.482%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  partial_sum_w1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  partial_sum_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    partial_sum_w1__0_n_106
                                                                      r  partial_sum_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  partial_sum_w1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    partial_sum_w1__1_n_105
                                                                      r  partial_sum_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  partial_sum_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    partial_sum_r[19]_i_10_n_0
                                                                      r  partial_sum_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  partial_sum_r_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    partial_sum_r_reg[19]_i_7_n_0
                                                                      r  partial_sum_r_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  partial_sum_r_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    partial_sum_r_reg[23]_i_7_n_0
                                                                      r  partial_sum_r_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  partial_sum_r_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.912    partial_sum_r_reg[27]_i_7_n_4
                                                                      r  partial_sum_r[27]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.219 r  partial_sum_r[27]_i_3/O
                         net (fo=1, unplaced)         0.000    10.219    partial_sum_r[27]_i_3_n_0
                                                                      r  partial_sum_r_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.595 r  partial_sum_r_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.595    partial_sum_r_reg[27]_i_2_n_0
                                                                      r  partial_sum_r_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.926 r  partial_sum_r_reg[31]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    11.544    partial_sum_w0[31]
                                                                      r  partial_sum_r[31]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.299    11.843 r  partial_sum_r[31]_i_1/O
                         net (fo=1, unplaced)         0.000    11.843    partial_sum_w[31]
                         FDCE                                         r  partial_sum_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  partial_sum_r_reg[31]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            partial_sum_r_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.726ns  (logic 8.827ns (75.274%)  route 2.899ns (24.726%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  partial_sum_w1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  partial_sum_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    partial_sum_w1__0_n_106
                                                                      r  partial_sum_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  partial_sum_w1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    partial_sum_w1__1_n_105
                                                                      r  partial_sum_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  partial_sum_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    partial_sum_r[19]_i_10_n_0
                                                                      r  partial_sum_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  partial_sum_r_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    partial_sum_r_reg[19]_i_7_n_0
                                                                      r  partial_sum_r_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  partial_sum_r_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.795    partial_sum_r_reg[23]_i_7_n_4
                                                                      r  partial_sum_r[23]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.102 r  partial_sum_r[23]_i_3/O
                         net (fo=1, unplaced)         0.000    10.102    partial_sum_r[23]_i_3_n_0
                                                                      r  partial_sum_r_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.478 r  partial_sum_r_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.478    partial_sum_r_reg[23]_i_2_n_0
                                                                      r  partial_sum_r_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.809 r  partial_sum_r_reg[27]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    11.427    partial_sum_w0[27]
                                                                      r  partial_sum_r[27]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.299    11.726 r  partial_sum_r[27]_i_1/O
                         net (fo=1, unplaced)         0.000    11.726    partial_sum_w[27]
                         FDCE                                         r  partial_sum_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  partial_sum_r_reg[27]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            partial_sum_r_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.596ns  (logic 8.863ns (76.428%)  route 2.733ns (23.572%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  partial_sum_w1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  partial_sum_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    partial_sum_w1__0_n_106
                                                                      r  partial_sum_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  partial_sum_w1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    partial_sum_w1__1_n_105
                                                                      r  partial_sum_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  partial_sum_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    partial_sum_r[19]_i_10_n_0
                                                                      r  partial_sum_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  partial_sum_r_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    partial_sum_r_reg[19]_i_7_n_0
                                                                      r  partial_sum_r_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  partial_sum_r_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    partial_sum_r_reg[23]_i_7_n_0
                                                                      r  partial_sum_r_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  partial_sum_r_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.912    partial_sum_r_reg[27]_i_7_n_4
                                                                      r  partial_sum_r[27]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.219 r  partial_sum_r[27]_i_3/O
                         net (fo=1, unplaced)         0.000    10.219    partial_sum_r[27]_i_3_n_0
                                                                      r  partial_sum_r_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.595 r  partial_sum_r_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.595    partial_sum_r_reg[27]_i_2_n_0
                                                                      r  partial_sum_r_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.851 r  partial_sum_r_reg[31]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    11.303    partial_sum_w0[30]
                                                                      r  partial_sum_r[30]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.293    11.596 r  partial_sum_r[30]_i_1/O
                         net (fo=1, unplaced)         0.000    11.596    partial_sum_w[30]
                         FDCE                                         r  partial_sum_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  partial_sum_r_reg[30]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            partial_sum_r_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.550ns  (logic 8.957ns (77.546%)  route 2.593ns (22.454%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  partial_sum_w1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  partial_sum_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    partial_sum_w1__0_n_106
                                                                      r  partial_sum_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  partial_sum_w1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    partial_sum_w1__1_n_105
                                                                      r  partial_sum_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  partial_sum_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    partial_sum_r[19]_i_10_n_0
                                                                      r  partial_sum_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  partial_sum_r_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    partial_sum_r_reg[19]_i_7_n_0
                                                                      r  partial_sum_r_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  partial_sum_r_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    partial_sum_r_reg[23]_i_7_n_0
                                                                      r  partial_sum_r_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  partial_sum_r_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.912    partial_sum_r_reg[27]_i_7_n_4
                                                                      r  partial_sum_r[27]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.219 r  partial_sum_r[27]_i_3/O
                         net (fo=1, unplaced)         0.000    10.219    partial_sum_r[27]_i_3_n_0
                                                                      r  partial_sum_r_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.595 r  partial_sum_r_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.595    partial_sum_r_reg[27]_i_2_n_0
                                                                      r  partial_sum_r_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.932 r  partial_sum_r_reg[31]_i_2/O[1]
                         net (fo=1, unplaced)         0.312    11.244    partial_sum_w0[29]
                                                                      r  partial_sum_r[29]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.306    11.550 r  partial_sum_r[29]_i_1/O
                         net (fo=1, unplaced)         0.000    11.550    partial_sum_w[29]
                         FDCE                                         r  partial_sum_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  partial_sum_r_reg[29]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            partial_sum_r_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.496ns  (logic 8.606ns (74.857%)  route 2.890ns (25.143%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  partial_sum_w1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  partial_sum_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    partial_sum_w1__0_n_106
                                                                      r  partial_sum_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  partial_sum_w1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    partial_sum_w1__1_n_105
                                                                      r  partial_sum_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  partial_sum_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    partial_sum_r[19]_i_10_n_0
                                                                      r  partial_sum_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.947 r  partial_sum_r_reg[19]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.565    partial_sum_r_reg[19]_i_7_n_4
                                                                      r  partial_sum_r[19]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307     9.872 r  partial_sum_r[19]_i_3/O
                         net (fo=1, unplaced)         0.000     9.872    partial_sum_r[19]_i_3_n_0
                                                                      r  partial_sum_r_reg[19]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.248 r  partial_sum_r_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.248    partial_sum_r_reg[19]_i_2_n_0
                                                                      r  partial_sum_r_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.579 r  partial_sum_r_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    11.197    partial_sum_w0[23]
                                                                      r  partial_sum_r[23]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.299    11.496 r  partial_sum_r[23]_i_1/O
                         net (fo=1, unplaced)         0.000    11.496    partial_sum_w[23]
                         FDCE                                         r  partial_sum_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  partial_sum_r_reg[23]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            partial_sum_r_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.479ns  (logic 8.746ns (76.188%)  route 2.733ns (23.812%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  partial_sum_w1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  partial_sum_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    partial_sum_w1__0_n_106
                                                                      r  partial_sum_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  partial_sum_w1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    partial_sum_w1__1_n_105
                                                                      r  partial_sum_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  partial_sum_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    partial_sum_r[19]_i_10_n_0
                                                                      r  partial_sum_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  partial_sum_r_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    partial_sum_r_reg[19]_i_7_n_0
                                                                      r  partial_sum_r_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  partial_sum_r_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.795    partial_sum_r_reg[23]_i_7_n_4
                                                                      r  partial_sum_r[23]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.102 r  partial_sum_r[23]_i_3/O
                         net (fo=1, unplaced)         0.000    10.102    partial_sum_r[23]_i_3_n_0
                                                                      r  partial_sum_r_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.478 r  partial_sum_r_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.478    partial_sum_r_reg[23]_i_2_n_0
                                                                      r  partial_sum_r_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.734 r  partial_sum_r_reg[27]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    11.186    partial_sum_w0[26]
                                                                      r  partial_sum_r[26]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.293    11.479 r  partial_sum_r[26]_i_1/O
                         net (fo=1, unplaced)         0.000    11.479    partial_sum_w[26]
                         FDCE                                         r  partial_sum_r_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  partial_sum_r_reg[26]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            partial_sum_r_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.433ns  (logic 8.840ns (77.316%)  route 2.593ns (22.684%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  partial_sum_w1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  partial_sum_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    partial_sum_w1__0_n_106
                                                                      r  partial_sum_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  partial_sum_w1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    partial_sum_w1__1_n_105
                                                                      r  partial_sum_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  partial_sum_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    partial_sum_r[19]_i_10_n_0
                                                                      r  partial_sum_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  partial_sum_r_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    partial_sum_r_reg[19]_i_7_n_0
                                                                      r  partial_sum_r_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  partial_sum_r_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.795    partial_sum_r_reg[23]_i_7_n_4
                                                                      r  partial_sum_r[23]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.102 r  partial_sum_r[23]_i_3/O
                         net (fo=1, unplaced)         0.000    10.102    partial_sum_r[23]_i_3_n_0
                                                                      r  partial_sum_r_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.478 r  partial_sum_r_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.478    partial_sum_r_reg[23]_i_2_n_0
                                                                      r  partial_sum_r_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.815 r  partial_sum_r_reg[27]_i_2/O[1]
                         net (fo=1, unplaced)         0.312    11.127    partial_sum_w0[25]
                                                                      r  partial_sum_r[25]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.306    11.433 r  partial_sum_r[25]_i_1/O
                         net (fo=1, unplaced)         0.000    11.433    partial_sum_w[25]
                         FDCE                                         r  partial_sum_r_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  partial_sum_r_reg[25]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            partial_sum_r_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.433ns  (logic 8.841ns (77.325%)  route 2.592ns (22.675%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  partial_sum_w1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  partial_sum_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    partial_sum_w1__0_n_106
                                                                      r  partial_sum_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  partial_sum_w1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    partial_sum_w1__1_n_105
                                                                      r  partial_sum_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  partial_sum_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    partial_sum_r[19]_i_10_n_0
                                                                      r  partial_sum_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  partial_sum_r_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    partial_sum_r_reg[19]_i_7_n_0
                                                                      r  partial_sum_r_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  partial_sum_r_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    partial_sum_r_reg[23]_i_7_n_0
                                                                      r  partial_sum_r_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  partial_sum_r_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.912    partial_sum_r_reg[27]_i_7_n_4
                                                                      r  partial_sum_r[27]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.219 r  partial_sum_r[27]_i_3/O
                         net (fo=1, unplaced)         0.000    10.219    partial_sum_r[27]_i_3_n_0
                                                                      r  partial_sum_r_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.595 r  partial_sum_r_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.595    partial_sum_r_reg[27]_i_2_n_0
                                                                      r  partial_sum_r_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.827 r  partial_sum_r_reg[31]_i_2/O[0]
                         net (fo=1, unplaced)         0.311    11.138    partial_sum_w0[28]
                                                                      r  partial_sum_r[28]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.295    11.433 r  partial_sum_r[28]_i_1/O
                         net (fo=1, unplaced)         0.000    11.433    partial_sum_w[28]
                         FDCE                                         r  partial_sum_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  partial_sum_r_reg[28]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            partial_sum_r_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.316ns  (logic 8.724ns (77.091%)  route 2.592ns (22.909%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  partial_sum_w1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  partial_sum_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    partial_sum_w1__0_n_106
                                                                      r  partial_sum_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  partial_sum_w1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    partial_sum_w1__1_n_105
                                                                      r  partial_sum_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  partial_sum_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    partial_sum_r[19]_i_10_n_0
                                                                      r  partial_sum_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  partial_sum_r_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    partial_sum_r_reg[19]_i_7_n_0
                                                                      r  partial_sum_r_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  partial_sum_r_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.795    partial_sum_r_reg[23]_i_7_n_4
                                                                      r  partial_sum_r[23]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.102 r  partial_sum_r[23]_i_3/O
                         net (fo=1, unplaced)         0.000    10.102    partial_sum_r[23]_i_3_n_0
                                                                      r  partial_sum_r_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.478 r  partial_sum_r_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.478    partial_sum_r_reg[23]_i_2_n_0
                                                                      r  partial_sum_r_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.710 r  partial_sum_r_reg[27]_i_2/O[0]
                         net (fo=1, unplaced)         0.311    11.021    partial_sum_w0[24]
                                                                      r  partial_sum_r[24]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.295    11.316 r  partial_sum_r[24]_i_1/O
                         net (fo=1, unplaced)         0.000    11.316    partial_sum_w[24]
                         FDCE                                         r  partial_sum_r_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  partial_sum_r_reg[24]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            partial_sum_r_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.249ns  (logic 8.525ns (75.781%)  route 2.724ns (24.219%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  partial_sum_w1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  partial_sum_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    partial_sum_w1__0_n_106
                                                                      r  partial_sum_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  partial_sum_w1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    partial_sum_w1__1_n_105
                                                                      r  partial_sum_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  partial_sum_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    partial_sum_r[19]_i_10_n_0
                                                                      r  partial_sum_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.947 r  partial_sum_r_reg[19]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.565    partial_sum_r_reg[19]_i_7_n_4
                                                                      r  partial_sum_r[19]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307     9.872 r  partial_sum_r[19]_i_3/O
                         net (fo=1, unplaced)         0.000     9.872    partial_sum_r[19]_i_3_n_0
                                                                      r  partial_sum_r_reg[19]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.248 r  partial_sum_r_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.248    partial_sum_r_reg[19]_i_2_n_0
                                                                      r  partial_sum_r_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.504 r  partial_sum_r_reg[23]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    10.956    partial_sum_w0[22]
                                                                      r  partial_sum_r[22]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.293    11.249 r  partial_sum_r[22]_i_1/O
                         net (fo=1, unplaced)         0.000    11.249    partial_sum_w[22]
                         FDCE                                         r  partial_sum_r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  partial_sum_r_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_start_w_reg/G
                            (positive level-sensitive latch)
  Destination:            aps_reg_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.178ns (55.910%)  route 0.140ns (44.090%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  ap_start_w_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ap_start_w_reg/Q
                         net (fo=1, unplaced)         0.140     0.318    ap_start_w
                         FDCE                                         r  aps_reg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  aps_reg_r_reg[0]/C

Slack:                    inf
  Source:                 ap_done_w_reg/G
                            (positive level-sensitive latch)
  Destination:            aps_reg_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.178ns (55.910%)  route 0.140ns (44.090%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  ap_done_w_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ap_done_w_reg/Q
                         net (fo=1, unplaced)         0.140     0.318    ap_done_w
                         FDCE                                         r  aps_reg_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  aps_reg_r_reg[1]/C

Slack:                    inf
  Source:                 ap_idle_w_reg/G
                            (positive level-sensitive latch)
  Destination:            aps_reg_r_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.178ns (55.910%)  route 0.140ns (44.090%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  ap_idle_w_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ap_idle_w_reg/Q
                         net (fo=1, unplaced)         0.140     0.318    ap_idle_w
                         FDPE                                         r  aps_reg_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDPE                                         r  aps_reg_r_reg[2]/C

Slack:                    inf
  Source:                 rready
                            (input port)
  Destination:            aps_r_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rready (IN)
                         net (fo=0)                   0.000     0.000    rready
                                                                      r  rready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  rready_IBUF_inst/O
                         net (fo=7, unplaced)         0.337     0.538    rready_IBUF
                                                                      r  aps_r_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.583 r  aps_r_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    aps_w1_out
                         FDCE                                         r  aps_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  aps_r_reg/C

Slack:                    inf
  Source:                 ss_tlast
                            (input port)
  Destination:            last_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tlast (IN)
                         net (fo=0)                   0.000     0.000    ss_tlast
                                                                      r  ss_tlast_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tlast_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tlast_IBUF
                                                                      r  last_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     0.583 r  last_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    last_i_1_n_0
                         FDCE                                         r  last_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  last_reg/C

Slack:                    inf
  Source:                 awvalid
                            (input port)
  Destination:            state_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awvalid (IN)
                         net (fo=0)                   0.000     0.000    awvalid
                                                                      r  awvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  awvalid_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    awvalid_IBUF
                                                                      r  state_r[0]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.583 r  state_r[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    state_r[0]_i_1_n_0
                         FDCE                                         r  state_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  state_r_reg[0]/C

Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            rvalid_r_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.246ns (42.233%)  route 0.337ns (57.767%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  arvalid_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.538    arvalid_IBUF
                                                                      r  rvalid_r_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.046     0.584 r  rvalid_r_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    rvalid_w
                         FDCE                                         r  rvalid_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  rvalid_r_reg/C

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            data_addr_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.808ns  (logic 0.245ns (30.391%)  route 0.562ns (69.609%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tvalid_IBUF_inst/O
                         net (fo=39, unplaced)        0.337     0.538    ss_tvalid_IBUF
                                                                      r  ss_tready_OBUF_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.045     0.583 r  ss_tready_OBUF_inst_i_1/O
                         net (fo=21, unplaced)        0.225     0.808    data_WE_OBUF[0]
                         FDCE                                         r  data_addr_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_addr_r_reg[0]/C

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            data_addr_r_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.808ns  (logic 0.245ns (30.391%)  route 0.562ns (69.609%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tvalid_IBUF_inst/O
                         net (fo=39, unplaced)        0.337     0.538    ss_tvalid_IBUF
                                                                      r  ss_tready_OBUF_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.045     0.583 r  ss_tready_OBUF_inst_i_1/O
                         net (fo=21, unplaced)        0.225     0.808    data_WE_OBUF[0]
                         FDCE                                         r  data_addr_r_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_addr_r_reg[10]/C

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            data_addr_r_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.808ns  (logic 0.245ns (30.391%)  route 0.562ns (69.609%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tvalid_IBUF_inst/O
                         net (fo=39, unplaced)        0.337     0.538    ss_tvalid_IBUF
                                                                      r  ss_tready_OBUF_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.045     0.583 r  ss_tready_OBUF_inst_i_1/O
                         net (fo=21, unplaced)        0.225     0.808    data_WE_OBUF[0]
                         FDCE                                         r  data_addr_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=65, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_addr_r_reg[1]/C





