(S (NP (PRP We)) (VP (VBP propose) (NP (NP (DT a) (JJ dedicated) (NN winner)) (HYPH -) (NP (NN take)) (HYPH -) (NP (DT all) (NN circuit))) (S (VP (TO to) (ADVP (RB efficiently)) (VP (VB implement) (NP (NP (DT the) (JJ intra-column) (NN competition)) (PP (IN between) (NP (NNS cells)))) (PP (IN in) (NP (NP (JJ Hierarchical) (JJ Temporal) (NN Memory)) (SBAR (WHNP (WDT which)) (S (VP (VBZ is) (NP (NP (DT a) (JJ crucial) (NN part)) (PP (IN of) (NP (DT the) (NN algorithm))))))))))))) (. .))
(S (NP (DT All) (NNS inputs) (CC and) (NNS outputs)) (VP (VBP are) (ADJP (NP (NN charge)) (HYPH -) (VBN based) (PP (IN for) (NP (NP (NN compatibility)) (PP (IN with) (NP (JJ standard) (NN CMOS))))))) (. .))
(S (NP (DT The) (NN circuit)) (VP (VBZ incorporates) (NP (NP (NNS memristors)) (PP (IN for) (NP (JJ competitive) (NN advantage)))) (PP (IN to) (S (VP (VB emulate) (NP (DT a) (NN column)) (PP (IN with) (NP (NP (DT a) (NN cell)) (PP (IN in) (NP (DT a) (JJ predictive) (NN state))))))))) (. .))
(S (NP (DT The) (NN circuit)) (VP (MD can) (ADVP (RB also)) (VP (VB detect) (NP (NP (NNS columns) (POS ')) (NN bursting)) ('' ') (PP (IN by) (NP (NP (JJ passive) (NN averaging) (CC and) (NN comparison)) (PP (IN of) (NP (DT the) (NN cell) (NNS outputs))))))) (. .))
(S (S (NP (NP (DT The) (VBN proposed) (JJ spintronic) (NNS devices)) (CC and) (NP (NN circuit))) (VP (VBP are) (ADVP (RB thoroughly)) (VP (VBN described)))) (CC and) (S (NP (NP (DT a) (NN series)) (PP (IN of) (NP (NNS simulations)))) (VP (VBP are) (VP (VBN used) (S (VP (TO to) (VP (VB predict) (NP (DT the) (NN performance)))))))) (. .))
(S (NP (DT The) (NNS simulations)) (VP (VBP indicate) (SBAR (IN that) (S (NP (DT the) (NN circuit)) (VP (MD can) (VP (VB complete) (NP (NP (DT a) (NML (CD nine) (HYPH -) (NN cell)) (, ,) (NML (CD nine) (HYPH -) (NN input)) (NN competition) (NN operation)) (PP (IN in) (NP (QP (IN under) (CD 15)) (NNS ns)))) (PP (IN at) (NP (NP (DT a) (NN cost)) (PP (IN of) (NP (QP (RB about) (CD 25)) (NN pJ)))))))))) (. .))
