Timing Analyzer report for toolflow
Tue Mar 28 20:07:52 2023
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'iCLK'
 14. Slow 1200mV 85C Model Hold: 'iCLK'
 15. Slow 1200mV 85C Model Recovery: 'iCLK'
 16. Slow 1200mV 85C Model Removal: 'iCLK'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'iCLK'
 25. Slow 1200mV 0C Model Hold: 'iCLK'
 26. Slow 1200mV 0C Model Recovery: 'iCLK'
 27. Slow 1200mV 0C Model Removal: 'iCLK'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'iCLK'
 35. Fast 1200mV 0C Model Hold: 'iCLK'
 36. Fast 1200mV 0C Model Recovery: 'iCLK'
 37. Fast 1200mV 0C Model Removal: 'iCLK'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths Summary
 52. Clock Status Summary
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. Unconstrained Input Ports
 56. Unconstrained Output Ports
 57. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; toolflow                                                ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.95        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  33.3%      ;
;     Processor 3            ;  31.5%      ;
;     Processor 4            ;  30.5%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; toolflow.sdc  ; OK     ; Tue Mar 28 20:07:47 2023 ;
+---------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                           ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets  ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; iCLK       ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { iCLK } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 55.05 MHz ; 55.05 MHz       ; iCLK       ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; iCLK  ; 1.836 ; 0.000               ;
+-------+-------+---------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; iCLK  ; 0.337 ; 0.000              ;
+-------+-------+--------------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; iCLK  ; 17.949 ; 0.000                 ;
+-------+--------+-----------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; iCLK  ; 1.438 ; 0.000                 ;
+-------+-------+-----------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; iCLK  ; 9.629 ; 0.000                             ;
+-------+-------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'iCLK'                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.836 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[24]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.444     ; 17.718     ;
; 1.906 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[11]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.467     ; 17.625     ;
; 1.911 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[12]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.467     ; 17.620     ;
; 2.004 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[24]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.446     ; 17.548     ;
; 2.007 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[27]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.447     ; 17.544     ;
; 2.011 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[25]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.445     ; 17.542     ;
; 2.087 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[12]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.469     ; 17.442     ;
; 2.102 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[24]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.442     ; 17.454     ;
; 2.115 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[11]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.469     ; 17.414     ;
; 2.172 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[11]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.465     ; 17.361     ;
; 2.177 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[12]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.465     ; 17.356     ;
; 2.203 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[25]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.447     ; 17.348     ;
; 2.205 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[24]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.446     ; 17.347     ;
; 2.217 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[27]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.449     ; 17.332     ;
; 2.255 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[21]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.446     ; 17.297     ;
; 2.256 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[20]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.446     ; 17.296     ;
; 2.259 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[13]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.428     ; 17.311     ;
; 2.273 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[27]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.445     ; 17.280     ;
; 2.275 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[11]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.469     ; 17.254     ;
; 2.277 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[25]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.443     ; 17.278     ;
; 2.280 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[12]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.469     ; 17.249     ;
; 2.309 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[4]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.444     ; 17.245     ;
; 2.376 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[27]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.449     ; 17.173     ;
; 2.380 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[25]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.447     ; 17.171     ;
; 2.399 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[10]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.467     ; 17.132     ;
; 2.442 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[23]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.428     ; 17.128     ;
; 2.450 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[13]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.430     ; 17.118     ;
; 2.456 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[21]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.448     ; 17.094     ;
; 2.457 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[20]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.448     ; 17.093     ;
; 2.507 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[4]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.446     ; 17.045     ;
; 2.516 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[26]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.443     ; 17.039     ;
; 2.521 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[21]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.444     ; 17.033     ;
; 2.522 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[20]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.444     ; 17.032     ;
; 2.525 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[13]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.426     ; 17.047     ;
; 2.547 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[8]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.466     ; 16.985     ;
; 2.549 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[2]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.444     ; 17.005     ;
; 2.553 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[3]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.444     ; 17.001     ;
; 2.564 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[10]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.469     ; 16.965     ;
; 2.575 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[4]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.442     ; 16.981     ;
; 2.596 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[16]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.428     ; 16.974     ;
; 2.599 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[18]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.428     ; 16.971     ;
; 2.599 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[19]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.428     ; 16.971     ;
; 2.624 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[21]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.448     ; 16.926     ;
; 2.625 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[20]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.448     ; 16.925     ;
; 2.628 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[13]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.430     ; 16.940     ;
; 2.633 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[23]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.430     ; 16.935     ;
; 2.665 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[10]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.465     ; 16.868     ;
; 2.678 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[4]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.446     ; 16.874     ;
; 2.681 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[26]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.445     ; 16.872     ;
; 2.698 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[5]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.430     ; 16.870     ;
; 2.708 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[23]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.426     ; 16.864     ;
; 2.724 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[8]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.468     ; 16.806     ;
; 2.729 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[2]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.446     ; 16.823     ;
; 2.731 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[3]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.446     ; 16.821     ;
; 2.762 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[7]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.467     ; 16.769     ;
; 2.768 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[10]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.469     ; 16.761     ;
; 2.770 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:0:DFFI|s_Q    ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.118     ; 17.110     ;
; 2.780 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[16]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.430     ; 16.788     ;
; 2.781 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[6]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.428     ; 16.789     ;
; 2.782 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[18]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.430     ; 16.786     ;
; 2.782 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[19]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.430     ; 16.786     ;
; 2.782 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[26]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.441     ; 16.775     ;
; 2.805 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[14]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.467     ; 16.726     ;
; 2.811 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[23]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.430     ; 16.757     ;
; 2.813 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[8]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.464     ; 16.721     ;
; 2.815 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[2]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.442     ; 16.741     ;
; 2.819 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[3]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.442     ; 16.737     ;
; 2.854 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[28]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.430     ; 16.714     ;
; 2.854 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[29]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.430     ; 16.714     ;
; 2.854 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[30]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.430     ; 16.714     ;
; 2.854 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[31]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.430     ; 16.714     ;
; 2.862 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[16]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.426     ; 16.710     ;
; 2.865 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[18]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.426     ; 16.707     ;
; 2.865 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[19]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.426     ; 16.707     ;
; 2.885 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[26]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.445     ; 16.668     ;
; 2.895 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[17]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.466     ; 16.637     ;
; 2.897 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[15]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.466     ; 16.635     ;
; 2.899 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[5]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.432     ; 16.667     ;
; 2.905 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_ALUSrc|dffg:\G_NBit_Reg:0:DFFI|s_Q     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.088     ; 17.005     ;
; 2.906 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[22]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.444     ; 16.648     ;
; 2.909 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[9]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.466     ; 16.623     ;
; 2.910 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:0:DFFI|s_Q    ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.118     ; 16.970     ;
; 2.916 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[8]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.468     ; 16.614     ;
; 2.918 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[2]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.446     ; 16.634     ;
; 2.922 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[3]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.446     ; 16.630     ;
; 2.927 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[7]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.469     ; 16.602     ;
; 2.944 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_nAdd_Sub|dffg:\G_NBit_Reg:0:DFFI|s_Q   ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.120     ; 16.934     ;
; 2.946 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[6]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.430     ; 16.622     ;
; 2.964 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[5]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.428     ; 16.606     ;
; 2.965 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[16]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.430     ; 16.603     ;
; 2.968 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[18]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.430     ; 16.600     ;
; 2.968 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[19]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.430     ; 16.600     ;
; 2.970 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[14]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.469     ; 16.559     ;
; 3.028 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[7]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.465     ; 16.505     ;
; 3.029 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[28]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.432     ; 16.537     ;
; 3.029 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[29]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.432     ; 16.537     ;
; 3.029 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[30]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.432     ; 16.537     ;
; 3.029 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[31]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.432     ; 16.537     ;
; 3.047 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[6]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.426     ; 16.525     ;
; 3.067 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[5]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.432     ; 16.499     ;
+-------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'iCLK'                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.337 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:6:DFFI|s_Q                                                                                ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.443      ; 1.002      ;
; 0.353 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:9:DFFI|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_address_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.443      ; 1.018      ;
; 0.365 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.443      ; 1.030      ;
; 0.366 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:10:DFFI|s_Q                                                                                ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_address_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.443      ; 1.031      ;
; 0.366 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:21:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.443      ; 1.031      ;
; 0.366 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:22:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.449      ; 1.037      ;
; 0.367 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:20:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.449      ; 1.038      ;
; 0.376 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:12:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.442      ; 1.040      ;
; 0.376 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:6:DFFI|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_address_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.443      ; 1.041      ;
; 0.383 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:8:DFFI|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_address_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.443      ; 1.048      ;
; 0.388 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:7:DFFI|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_address_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.443      ; 1.053      ;
; 0.394 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:23:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.449      ; 1.065      ;
; 0.428 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                    ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.696      ;
; 0.429 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                       ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.697      ;
; 0.429 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                    ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.697      ;
; 0.430 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_mem_WE|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_mem_WE|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                       ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.698      ;
; 0.434 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:11:DFFI|s_Q                                                                                   ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:11:DFFI|s_Q                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.702      ;
; 0.436 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                    ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.703      ;
; 0.439 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:5:DFFI|s_Q                                                                                    ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:5:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.707      ;
; 0.440 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0] ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                          ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.707      ;
; 0.449 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:26:DFFI|s_Q                                                                                   ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:26:DFFI|s_Q                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.717      ;
; 0.450 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:10:DFFI|s_Q                                                                                   ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:10:DFFI|s_Q                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.718      ;
; 0.450 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:17:DFFI|s_Q                                                                                   ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:17:DFFI|s_Q                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.718      ;
; 0.454 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:16:DFFI|s_Q                                                                                   ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:16:DFFI|s_Q                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.721      ;
; 0.491 ; mem:IMem|ram~43                                                                                                                                                         ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.759      ;
; 0.494 ; mem:IMem|ram~43                                                                                                                                                         ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.762      ;
; 0.555 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                    ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.823      ;
; 0.572 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:28:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.449      ; 1.243      ;
; 0.578 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:27:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.450      ; 1.250      ;
; 0.604 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                    ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.871      ;
; 0.606 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                    ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.873      ;
; 0.616 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:29:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.447      ; 1.285      ;
; 0.637 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[1] ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[1]                          ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.903      ;
; 0.642 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:30:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.449      ; 1.313      ;
; 0.654 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:24:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.450      ; 1.326      ;
; 0.656 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[0] ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[0]                          ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.922      ;
; 0.671 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:6:DFFI|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.443      ; 1.336      ;
; 0.671 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.440      ; 1.333      ;
; 0.672 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:25:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.448      ; 1.342      ;
; 0.676 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_address_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.441      ; 1.339      ;
; 0.682 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:6:DFFI|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_address_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.439      ; 1.343      ;
; 0.683 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:8:DFFI|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.443      ; 1.348      ;
; 0.691 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.440      ; 1.353      ;
; 0.694 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:8:DFFI|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_address_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.439      ; 1.355      ;
; 0.699 ; mem:IMem|ram~43                                                                                                                                                         ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.967      ;
; 0.700 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.439      ; 1.361      ;
; 0.701 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:7:DFFI|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.443      ; 1.366      ;
; 0.709 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:18:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.448      ; 1.379      ;
; 0.710 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:6:DFFI|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_address_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.441      ; 1.373      ;
; 0.712 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:7:DFFI|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_address_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.439      ; 1.373      ;
; 0.722 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:8:DFFI|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_address_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.441      ; 1.385      ;
; 0.733 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.441      ; 1.396      ;
; 0.737 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:24:DFFI|s_Q                                                                                ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:24:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 1.005      ;
; 0.738 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:9:DFFI|s_Q                                                                                 ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:9:DFFI|s_Q                                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.005      ;
; 0.738 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:26:DFFI|s_Q                                                                                ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:26:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 1.006      ;
; 0.738 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                 ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.005      ;
; 0.739 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:7:DFFI|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_address_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.441      ; 1.402      ;
; 0.739 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:27:DFFI|s_Q                                                                                ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:27:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 1.007      ;
; 0.739 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:25:DFFI|s_Q                                                                                ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:25:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 1.007      ;
; 0.739 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:16:DFFI|s_Q                                                                                ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:16:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 1.007      ;
; 0.739 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                 ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.006      ;
; 0.739 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:17:DFFI|s_Q                                                                                ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:17:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 1.007      ;
; 0.739 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:18:DFFI|s_Q                                                                                ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:18:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 1.007      ;
; 0.739 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:5:DFFI|s_Q                                                                                 ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:5:DFFI|s_Q                                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.006      ;
; 0.740 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:29:DFFI|s_Q                                                                                ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:29:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.007      ;
; 0.740 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:7:DFFI|s_Q                                                                                 ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:7:DFFI|s_Q                                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.007      ;
; 0.740 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:22:DFFI|s_Q                                                                                ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:22:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.007      ;
; 0.740 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:14:DFFI|s_Q                                                                                ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:14:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.007      ;
; 0.740 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:8:DFFI|s_Q                                                                                 ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:8:DFFI|s_Q                                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.007      ;
; 0.741 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:12:DFFI|s_Q                                                                                ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:12:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.008      ;
; 0.741 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                 ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.008      ;
; 0.741 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:6:DFFI|s_Q                                                                                 ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:6:DFFI|s_Q                                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.008      ;
; 0.742 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:15:DFFI|s_Q                                                                                ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:15:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.009      ;
; 0.742 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                 ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.009      ;
; 0.743 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:21:DFFI|s_Q                                                                                ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:21:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.010      ;
; 0.743 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:23:DFFI|s_Q                                                                                ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:23:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.010      ;
; 0.747 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                       ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:16:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 1.015      ;
; 0.747 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                       ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:17:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 1.015      ;
; 0.773 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:8:DFFI|s_Q                                                                                    ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:8:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.040      ;
; 0.796 ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[28]                                                                                                                    ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[28]                                                                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 1.064      ;
; 0.796 ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[28]                                                                                                                    ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[29]                                                                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 1.064      ;
; 0.801 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                       ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:24:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 1.069      ;
; 0.806 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                       ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:25:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 1.074      ;
; 0.807 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                       ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:26:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 1.075      ;
; 0.807 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                       ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:27:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 1.075      ;
; 0.873 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_address_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.442      ; 1.537      ;
; 0.876 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:20:DFFI|s_Q                                                                                ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:20:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.143      ;
; 0.876 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:11:DFFI|s_Q                                                                                ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:11:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.143      ;
; 0.878 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:10:DFFI|s_Q                                                                                ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:10:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.145      ;
; 0.880 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q                                                                                ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:31:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.147      ;
; 0.911 ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[28]                                                                                                                    ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.439      ; 1.572      ;
; 0.917 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:19:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.449      ; 1.588      ;
; 0.918 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:8:DFFI|s_Q                                                                                ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.436      ; 1.576      ;
; 0.918 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.440      ; 1.580      ;
; 0.920 ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[0]                                                                                                                     ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.453      ; 1.595      ;
; 0.926 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:31:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.443      ; 1.591      ;
; 0.926 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:13:DFFI|s_Q                                                                                   ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 1.194      ;
; 0.928 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:12:DFFI|s_Q                                                                                   ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 1.196      ;
; 0.929 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:15:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.452      ; 1.603      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'iCLK'                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                   ; To Node                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.949 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0  ; iCLK         ; iCLK        ; 20.000       ; 0.237      ; 2.210      ;
; 17.949 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a1  ; iCLK         ; iCLK        ; 20.000       ; 0.237      ; 2.210      ;
; 17.949 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a2  ; iCLK         ; iCLK        ; 20.000       ; 0.237      ; 2.210      ;
; 17.949 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a3  ; iCLK         ; iCLK        ; 20.000       ; 0.237      ; 2.210      ;
; 17.949 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a4  ; iCLK         ; iCLK        ; 20.000       ; 0.237      ; 2.210      ;
; 17.949 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a5  ; iCLK         ; iCLK        ; 20.000       ; 0.237      ; 2.210      ;
; 17.949 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a6  ; iCLK         ; iCLK        ; 20.000       ; 0.237      ; 2.210      ;
; 17.949 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a7  ; iCLK         ; iCLK        ; 20.000       ; 0.237      ; 2.210      ;
; 17.949 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a8  ; iCLK         ; iCLK        ; 20.000       ; 0.237      ; 2.210      ;
; 17.949 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a9  ; iCLK         ; iCLK        ; 20.000       ; 0.237      ; 2.210      ;
; 17.949 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a10 ; iCLK         ; iCLK        ; 20.000       ; 0.237      ; 2.210      ;
; 17.949 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a11 ; iCLK         ; iCLK        ; 20.000       ; 0.237      ; 2.210      ;
; 17.949 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a12 ; iCLK         ; iCLK        ; 20.000       ; 0.237      ; 2.210      ;
; 17.949 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a13 ; iCLK         ; iCLK        ; 20.000       ; 0.237      ; 2.210      ;
; 17.949 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a14 ; iCLK         ; iCLK        ; 20.000       ; 0.237      ; 2.210      ;
; 17.949 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a15 ; iCLK         ; iCLK        ; 20.000       ; 0.237      ; 2.210      ;
; 17.949 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a16 ; iCLK         ; iCLK        ; 20.000       ; 0.237      ; 2.210      ;
; 17.949 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a17 ; iCLK         ; iCLK        ; 20.000       ; 0.237      ; 2.210      ;
; 17.949 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a18 ; iCLK         ; iCLK        ; 20.000       ; 0.237      ; 2.210      ;
; 17.949 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a19 ; iCLK         ; iCLK        ; 20.000       ; 0.237      ; 2.210      ;
; 17.949 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a20 ; iCLK         ; iCLK        ; 20.000       ; 0.237      ; 2.210      ;
; 17.949 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a21 ; iCLK         ; iCLK        ; 20.000       ; 0.237      ; 2.210      ;
; 17.949 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a22 ; iCLK         ; iCLK        ; 20.000       ; 0.237      ; 2.210      ;
; 17.949 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a23 ; iCLK         ; iCLK        ; 20.000       ; 0.237      ; 2.210      ;
; 17.949 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a24 ; iCLK         ; iCLK        ; 20.000       ; 0.237      ; 2.210      ;
; 17.949 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a25 ; iCLK         ; iCLK        ; 20.000       ; 0.237      ; 2.210      ;
; 17.949 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a26 ; iCLK         ; iCLK        ; 20.000       ; 0.237      ; 2.210      ;
; 17.949 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a27 ; iCLK         ; iCLK        ; 20.000       ; 0.237      ; 2.210      ;
; 17.949 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a28 ; iCLK         ; iCLK        ; 20.000       ; 0.237      ; 2.210      ;
; 17.949 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a29 ; iCLK         ; iCLK        ; 20.000       ; 0.237      ; 2.210      ;
; 17.949 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a30 ; iCLK         ; iCLK        ; 20.000       ; 0.237      ; 2.210      ;
; 17.949 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a31 ; iCLK         ; iCLK        ; 20.000       ; 0.237      ; 2.210      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'iCLK'                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.438 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0  ; iCLK         ; iCLK        ; 0.000        ; 0.440      ; 2.064      ;
; 1.438 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a1  ; iCLK         ; iCLK        ; 0.000        ; 0.440      ; 2.064      ;
; 1.438 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a2  ; iCLK         ; iCLK        ; 0.000        ; 0.440      ; 2.064      ;
; 1.438 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a3  ; iCLK         ; iCLK        ; 0.000        ; 0.440      ; 2.064      ;
; 1.438 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a4  ; iCLK         ; iCLK        ; 0.000        ; 0.440      ; 2.064      ;
; 1.438 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a5  ; iCLK         ; iCLK        ; 0.000        ; 0.440      ; 2.064      ;
; 1.438 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a6  ; iCLK         ; iCLK        ; 0.000        ; 0.440      ; 2.064      ;
; 1.438 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a7  ; iCLK         ; iCLK        ; 0.000        ; 0.440      ; 2.064      ;
; 1.438 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a8  ; iCLK         ; iCLK        ; 0.000        ; 0.440      ; 2.064      ;
; 1.438 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a9  ; iCLK         ; iCLK        ; 0.000        ; 0.440      ; 2.064      ;
; 1.438 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a10 ; iCLK         ; iCLK        ; 0.000        ; 0.440      ; 2.064      ;
; 1.438 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a11 ; iCLK         ; iCLK        ; 0.000        ; 0.440      ; 2.064      ;
; 1.438 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a12 ; iCLK         ; iCLK        ; 0.000        ; 0.440      ; 2.064      ;
; 1.438 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a13 ; iCLK         ; iCLK        ; 0.000        ; 0.440      ; 2.064      ;
; 1.438 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a14 ; iCLK         ; iCLK        ; 0.000        ; 0.440      ; 2.064      ;
; 1.438 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a15 ; iCLK         ; iCLK        ; 0.000        ; 0.440      ; 2.064      ;
; 1.438 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a16 ; iCLK         ; iCLK        ; 0.000        ; 0.440      ; 2.064      ;
; 1.438 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a17 ; iCLK         ; iCLK        ; 0.000        ; 0.440      ; 2.064      ;
; 1.438 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a18 ; iCLK         ; iCLK        ; 0.000        ; 0.440      ; 2.064      ;
; 1.438 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a19 ; iCLK         ; iCLK        ; 0.000        ; 0.440      ; 2.064      ;
; 1.438 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a20 ; iCLK         ; iCLK        ; 0.000        ; 0.440      ; 2.064      ;
; 1.438 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a21 ; iCLK         ; iCLK        ; 0.000        ; 0.440      ; 2.064      ;
; 1.438 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a22 ; iCLK         ; iCLK        ; 0.000        ; 0.440      ; 2.064      ;
; 1.438 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a23 ; iCLK         ; iCLK        ; 0.000        ; 0.440      ; 2.064      ;
; 1.438 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a24 ; iCLK         ; iCLK        ; 0.000        ; 0.440      ; 2.064      ;
; 1.438 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a25 ; iCLK         ; iCLK        ; 0.000        ; 0.440      ; 2.064      ;
; 1.438 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a26 ; iCLK         ; iCLK        ; 0.000        ; 0.440      ; 2.064      ;
; 1.438 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a27 ; iCLK         ; iCLK        ; 0.000        ; 0.440      ; 2.064      ;
; 1.438 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a28 ; iCLK         ; iCLK        ; 0.000        ; 0.440      ; 2.064      ;
; 1.438 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a29 ; iCLK         ; iCLK        ; 0.000        ; 0.440      ; 2.064      ;
; 1.438 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a30 ; iCLK         ; iCLK        ; 0.000        ; 0.440      ; 2.064      ;
; 1.438 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a31 ; iCLK         ; iCLK        ; 0.000        ; 0.440      ; 2.064      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 60.07 MHz ; 60.07 MHz       ; iCLK       ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; iCLK  ; 3.354 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; iCLK  ; 0.347 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; iCLK  ; 18.131 ; 0.000                ;
+-------+--------+----------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; iCLK  ; 1.299 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; iCLK  ; 9.648 ; 0.000                            ;
+-------+-------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'iCLK'                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.354 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[24]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.395     ; 16.250     ;
; 3.414 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[12]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.417     ; 16.168     ;
; 3.436 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[11]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.417     ; 16.146     ;
; 3.502 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[25]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.395     ; 16.102     ;
; 3.504 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[24]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.392     ; 16.103     ;
; 3.518 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[27]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.398     ; 16.083     ;
; 3.526 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[24]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.399     ; 16.074     ;
; 3.564 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[12]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.414     ; 16.021     ;
; 3.586 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[12]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.421     ; 15.992     ;
; 3.586 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[11]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.414     ; 15.999     ;
; 3.608 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[11]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.421     ; 15.970     ;
; 3.652 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[25]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.392     ; 15.955     ;
; 3.668 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[27]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.395     ; 15.936     ;
; 3.674 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[25]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.399     ; 15.926     ;
; 3.690 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[27]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.402     ; 15.907     ;
; 3.733 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[20]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.397     ; 15.869     ;
; 3.733 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[21]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.397     ; 15.869     ;
; 3.765 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[13]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.382     ; 15.852     ;
; 3.782 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[24]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.397     ; 15.820     ;
; 3.783 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[4]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.395     ; 15.821     ;
; 3.842 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[12]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.419     ; 15.738     ;
; 3.864 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[11]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.419     ; 15.716     ;
; 3.877 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[10]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.417     ; 15.705     ;
; 3.883 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[20]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.394     ; 15.722     ;
; 3.883 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[21]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.394     ; 15.722     ;
; 3.905 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[20]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.401     ; 15.693     ;
; 3.905 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[21]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.401     ; 15.693     ;
; 3.915 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[13]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.379     ; 15.705     ;
; 3.924 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[23]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.382     ; 15.693     ;
; 3.930 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[25]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.397     ; 15.672     ;
; 3.933 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[4]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.392     ; 15.674     ;
; 3.937 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[13]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.386     ; 15.676     ;
; 3.946 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[27]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.400     ; 15.653     ;
; 3.955 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[4]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.399     ; 15.645     ;
; 3.977 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[26]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.394     ; 15.628     ;
; 4.004 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[8]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.416     ; 15.579     ;
; 4.006 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[2]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.395     ; 15.598     ;
; 4.009 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[3]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.395     ; 15.595     ;
; 4.027 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[10]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.414     ; 15.558     ;
; 4.041 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:0:DFFI|s_Q    ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.106     ; 15.852     ;
; 4.043 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[10]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.421     ; 15.535     ;
; 4.048 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[16]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.382     ; 15.569     ;
; 4.050 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[18]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.382     ; 15.567     ;
; 4.050 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[19]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.382     ; 15.567     ;
; 4.074 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[23]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.379     ; 15.546     ;
; 4.096 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[23]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.386     ; 15.517     ;
; 4.127 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[26]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.391     ; 15.481     ;
; 4.142 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[5]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.382     ; 15.475     ;
; 4.149 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[26]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.398     ; 15.452     ;
; 4.149 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:0:DFFI|s_Q    ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.106     ; 15.744     ;
; 4.154 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[8]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.413     ; 15.432     ;
; 4.156 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[2]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.392     ; 15.451     ;
; 4.159 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[3]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.392     ; 15.448     ;
; 4.161 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[20]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.399     ; 15.439     ;
; 4.161 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[21]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.399     ; 15.439     ;
; 4.176 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[8]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.420     ; 15.403     ;
; 4.178 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[2]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.399     ; 15.422     ;
; 4.178 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_ALUSrc|dffg:\G_NBit_Reg:0:DFFI|s_Q     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.082     ; 15.739     ;
; 4.181 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[3]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.399     ; 15.419     ;
; 4.193 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[13]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.384     ; 15.422     ;
; 4.198 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[16]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.379     ; 15.422     ;
; 4.200 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[18]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.379     ; 15.420     ;
; 4.200 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[19]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.379     ; 15.420     ;
; 4.209 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_nAdd_Sub|dffg:\G_NBit_Reg:0:DFFI|s_Q   ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.110     ; 15.680     ;
; 4.210 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[7]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.417     ; 15.372     ;
; 4.211 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[4]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.397     ; 15.391     ;
; 4.220 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[16]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.386     ; 15.393     ;
; 4.222 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[18]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.386     ; 15.391     ;
; 4.222 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[19]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.386     ; 15.391     ;
; 4.228 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[6]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.382     ; 15.389     ;
; 4.244 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[14]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.417     ; 15.338     ;
; 4.276 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[28]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.383     ; 15.340     ;
; 4.276 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[29]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.383     ; 15.340     ;
; 4.276 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[30]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.383     ; 15.340     ;
; 4.276 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[31]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.383     ; 15.340     ;
; 4.292 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[5]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.379     ; 15.328     ;
; 4.305 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[10]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.419     ; 15.275     ;
; 4.314 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[5]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.386     ; 15.299     ;
; 4.324 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[17]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.416     ; 15.259     ;
; 4.326 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[15]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.416     ; 15.257     ;
; 4.337 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[9]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.416     ; 15.246     ;
; 4.340 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[22]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.395     ; 15.264     ;
; 4.352 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[23]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.384     ; 15.263     ;
; 4.360 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[7]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.414     ; 15.225     ;
; 4.374 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:0:DFFI|s_Q    ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.106     ; 15.519     ;
; 4.376 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[7]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.421     ; 15.202     ;
; 4.378 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[6]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.379     ; 15.242     ;
; 4.388 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[6]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.386     ; 15.225     ;
; 4.394 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[14]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.414     ; 15.191     ;
; 4.404 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:0:DFFI|s_Q    ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.118     ; 15.477     ;
; 4.405 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[26]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.396     ; 15.198     ;
; 4.415 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[14]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.421     ; 15.163     ;
; 4.426 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[28]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.380     ; 15.193     ;
; 4.426 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[29]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.380     ; 15.193     ;
; 4.426 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[30]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.380     ; 15.193     ;
; 4.426 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[31]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.380     ; 15.193     ;
; 4.432 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[8]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.418     ; 15.149     ;
; 4.434 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[2]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.397     ; 15.168     ;
; 4.437 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[3]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.397     ; 15.165     ;
; 4.448 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[28]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.387     ; 15.164     ;
+-------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'iCLK'                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.347 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:6:DFFI|s_Q                                                                                ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 0.943      ;
; 0.352 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:9:DFFI|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_address_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 0.950      ;
; 0.356 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:20:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.402      ; 0.959      ;
; 0.360 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:10:DFFI|s_Q                                                                                ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_address_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 0.958      ;
; 0.367 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:12:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 0.963      ;
; 0.367 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:22:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.402      ; 0.970      ;
; 0.373 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:21:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 0.969      ;
; 0.374 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 0.970      ;
; 0.375 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:6:DFFI|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_address_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.396      ; 0.972      ;
; 0.383 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:8:DFFI|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_address_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.396      ; 0.980      ;
; 0.385 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:7:DFFI|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_address_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.396      ; 0.982      ;
; 0.392 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:23:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.402      ; 0.995      ;
; 0.395 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                    ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.639      ;
; 0.396 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                       ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                    ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.640      ;
; 0.397 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_mem_WE|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_mem_WE|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                       ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.641      ;
; 0.399 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0] ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                          ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.642      ;
; 0.400 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:11:DFFI|s_Q                                                                                   ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:11:DFFI|s_Q                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.644      ;
; 0.402 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                    ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.646      ;
; 0.405 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:5:DFFI|s_Q                                                                                    ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:5:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.649      ;
; 0.415 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:26:DFFI|s_Q                                                                                   ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:26:DFFI|s_Q                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:17:DFFI|s_Q                                                                                   ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:17:DFFI|s_Q                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.659      ;
; 0.416 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:10:DFFI|s_Q                                                                                   ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:10:DFFI|s_Q                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:16:DFFI|s_Q                                                                                   ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:16:DFFI|s_Q                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.074      ; 0.661      ;
; 0.453 ; mem:IMem|ram~43                                                                                                                                                         ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.697      ;
; 0.455 ; mem:IMem|ram~43                                                                                                                                                         ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.699      ;
; 0.510 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                    ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.754      ;
; 0.537 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:28:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.401      ; 1.139      ;
; 0.546 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:27:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.400      ; 1.147      ;
; 0.550 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                    ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.794      ;
; 0.554 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                    ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.798      ;
; 0.576 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:29:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.398      ; 1.175      ;
; 0.584 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[1] ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[1]                          ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.827      ;
; 0.591 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:30:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.401      ; 1.193      ;
; 0.600 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[0] ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[0]                          ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.843      ;
; 0.623 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:24:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.403      ; 1.227      ;
; 0.637 ; mem:IMem|ram~43                                                                                                                                                         ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.881      ;
; 0.640 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:25:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.399      ; 1.240      ;
; 0.642 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_address_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 1.238      ;
; 0.648 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:6:DFFI|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.394      ; 1.243      ;
; 0.650 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.391      ; 1.242      ;
; 0.655 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:9:DFFI|s_Q                                                                                 ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:9:DFFI|s_Q                                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.899      ;
; 0.656 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:22:DFFI|s_Q                                                                                ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:22:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.900      ;
; 0.656 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:24:DFFI|s_Q                                                                                ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:24:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.899      ;
; 0.656 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:14:DFFI|s_Q                                                                                ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:14:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.900      ;
; 0.656 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:16:DFFI|s_Q                                                                                ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:16:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.900      ;
; 0.656 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                 ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.899      ;
; 0.657 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:29:DFFI|s_Q                                                                                ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:29:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.900      ;
; 0.657 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:12:DFFI|s_Q                                                                                ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:12:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.901      ;
; 0.657 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:27:DFFI|s_Q                                                                                ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:27:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.900      ;
; 0.657 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:26:DFFI|s_Q                                                                                ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:26:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.900      ;
; 0.657 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                 ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.900      ;
; 0.657 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:17:DFFI|s_Q                                                                                ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:17:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.901      ;
; 0.657 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:5:DFFI|s_Q                                                                                 ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:5:DFFI|s_Q                                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.900      ;
; 0.658 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:7:DFFI|s_Q                                                                                 ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:7:DFFI|s_Q                                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.901      ;
; 0.658 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                 ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.901      ;
; 0.658 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:25:DFFI|s_Q                                                                                ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:25:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.901      ;
; 0.658 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:8:DFFI|s_Q                                                                                 ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:8:DFFI|s_Q                                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.901      ;
; 0.658 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:18:DFFI|s_Q                                                                                ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:18:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.901      ;
; 0.659 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:15:DFFI|s_Q                                                                                ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:15:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.902      ;
; 0.659 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                 ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.902      ;
; 0.659 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:6:DFFI|s_Q                                                                                 ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:6:DFFI|s_Q                                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.902      ;
; 0.660 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:6:DFFI|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_address_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.389      ; 1.250      ;
; 0.660 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:21:DFFI|s_Q                                                                                ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:21:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.903      ;
; 0.660 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:23:DFFI|s_Q                                                                                ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:23:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.903      ;
; 0.661 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:8:DFFI|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.394      ; 1.256      ;
; 0.665 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.391      ; 1.257      ;
; 0.672 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.391      ; 1.264      ;
; 0.674 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:8:DFFI|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_address_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.389      ; 1.264      ;
; 0.677 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:7:DFFI|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.394      ; 1.272      ;
; 0.677 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:18:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.402      ; 1.280      ;
; 0.686 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:6:DFFI|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_address_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.392      ; 1.279      ;
; 0.688 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                       ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:16:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.932      ;
; 0.688 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                       ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:17:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.932      ;
; 0.689 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:7:DFFI|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_address_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.389      ; 1.279      ;
; 0.699 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 1.293      ;
; 0.701 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:8:DFFI|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_address_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.392      ; 1.294      ;
; 0.716 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:7:DFFI|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_address_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.392      ; 1.309      ;
; 0.717 ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[28]                                                                                                                    ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[28]                                                                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.961      ;
; 0.717 ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[28]                                                                                                                    ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[29]                                                                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.961      ;
; 0.719 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:8:DFFI|s_Q                                                                                    ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:8:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.962      ;
; 0.724 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                       ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:24:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.967      ;
; 0.728 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                       ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:27:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.971      ;
; 0.728 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                       ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:25:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.971      ;
; 0.729 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                       ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:26:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.972      ;
; 0.797 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:11:DFFI|s_Q                                                                                ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:11:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 1.041      ;
; 0.798 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:20:DFFI|s_Q                                                                                ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:20:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 1.041      ;
; 0.799 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:10:DFFI|s_Q                                                                                ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:10:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 1.043      ;
; 0.801 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q                                                                                ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:31:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 1.044      ;
; 0.808 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_address_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 1.402      ;
; 0.830 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:19:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.402      ; 1.433      ;
; 0.834 ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[28]                                                                                                                    ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.392      ; 1.427      ;
; 0.842 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:13:DFFI|s_Q                                                                                   ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 1.086      ;
; 0.843 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:12:DFFI|s_Q                                                                                   ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 1.087      ;
; 0.851 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.391      ; 1.443      ;
; 0.858 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:8:DFFI|s_Q                                                                                ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.387      ; 1.446      ;
; 0.859 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:31:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 1.455      ;
; 0.862 ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[0]                                                                                                                     ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.404      ; 1.467      ;
; 0.866 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[0] ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[1]                          ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 1.109      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'iCLK'                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                   ; To Node                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.131 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0  ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 2.009      ;
; 18.131 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a1  ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 2.009      ;
; 18.131 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a2  ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 2.009      ;
; 18.131 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a3  ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 2.009      ;
; 18.131 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a4  ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 2.009      ;
; 18.131 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a5  ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 2.009      ;
; 18.131 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a6  ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 2.009      ;
; 18.131 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a7  ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 2.009      ;
; 18.131 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a8  ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 2.009      ;
; 18.131 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a9  ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 2.009      ;
; 18.131 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a10 ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 2.009      ;
; 18.131 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a11 ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 2.009      ;
; 18.131 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a12 ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 2.009      ;
; 18.131 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a13 ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 2.009      ;
; 18.131 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a14 ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 2.009      ;
; 18.131 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a15 ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 2.009      ;
; 18.131 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a16 ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 2.009      ;
; 18.131 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a17 ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 2.009      ;
; 18.131 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a18 ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 2.009      ;
; 18.131 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a19 ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 2.009      ;
; 18.131 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a20 ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 2.009      ;
; 18.131 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a21 ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 2.009      ;
; 18.131 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a22 ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 2.009      ;
; 18.131 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a23 ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 2.009      ;
; 18.131 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a24 ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 2.009      ;
; 18.131 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a25 ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 2.009      ;
; 18.131 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a26 ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 2.009      ;
; 18.131 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a27 ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 2.009      ;
; 18.131 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a28 ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 2.009      ;
; 18.131 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a29 ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 2.009      ;
; 18.131 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a30 ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 2.009      ;
; 18.131 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a31 ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 2.009      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'iCLK'                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.299 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0  ; iCLK         ; iCLK        ; 0.000        ; 0.396      ; 1.863      ;
; 1.299 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a1  ; iCLK         ; iCLK        ; 0.000        ; 0.396      ; 1.863      ;
; 1.299 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a2  ; iCLK         ; iCLK        ; 0.000        ; 0.396      ; 1.863      ;
; 1.299 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a3  ; iCLK         ; iCLK        ; 0.000        ; 0.396      ; 1.863      ;
; 1.299 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a4  ; iCLK         ; iCLK        ; 0.000        ; 0.396      ; 1.863      ;
; 1.299 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a5  ; iCLK         ; iCLK        ; 0.000        ; 0.396      ; 1.863      ;
; 1.299 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a6  ; iCLK         ; iCLK        ; 0.000        ; 0.396      ; 1.863      ;
; 1.299 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a7  ; iCLK         ; iCLK        ; 0.000        ; 0.396      ; 1.863      ;
; 1.299 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a8  ; iCLK         ; iCLK        ; 0.000        ; 0.396      ; 1.863      ;
; 1.299 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a9  ; iCLK         ; iCLK        ; 0.000        ; 0.396      ; 1.863      ;
; 1.299 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a10 ; iCLK         ; iCLK        ; 0.000        ; 0.396      ; 1.863      ;
; 1.299 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a11 ; iCLK         ; iCLK        ; 0.000        ; 0.396      ; 1.863      ;
; 1.299 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a12 ; iCLK         ; iCLK        ; 0.000        ; 0.396      ; 1.863      ;
; 1.299 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a13 ; iCLK         ; iCLK        ; 0.000        ; 0.396      ; 1.863      ;
; 1.299 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a14 ; iCLK         ; iCLK        ; 0.000        ; 0.396      ; 1.863      ;
; 1.299 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a15 ; iCLK         ; iCLK        ; 0.000        ; 0.396      ; 1.863      ;
; 1.299 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a16 ; iCLK         ; iCLK        ; 0.000        ; 0.396      ; 1.863      ;
; 1.299 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a17 ; iCLK         ; iCLK        ; 0.000        ; 0.396      ; 1.863      ;
; 1.299 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a18 ; iCLK         ; iCLK        ; 0.000        ; 0.396      ; 1.863      ;
; 1.299 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a19 ; iCLK         ; iCLK        ; 0.000        ; 0.396      ; 1.863      ;
; 1.299 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a20 ; iCLK         ; iCLK        ; 0.000        ; 0.396      ; 1.863      ;
; 1.299 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a21 ; iCLK         ; iCLK        ; 0.000        ; 0.396      ; 1.863      ;
; 1.299 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a22 ; iCLK         ; iCLK        ; 0.000        ; 0.396      ; 1.863      ;
; 1.299 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a23 ; iCLK         ; iCLK        ; 0.000        ; 0.396      ; 1.863      ;
; 1.299 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a24 ; iCLK         ; iCLK        ; 0.000        ; 0.396      ; 1.863      ;
; 1.299 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a25 ; iCLK         ; iCLK        ; 0.000        ; 0.396      ; 1.863      ;
; 1.299 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a26 ; iCLK         ; iCLK        ; 0.000        ; 0.396      ; 1.863      ;
; 1.299 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a27 ; iCLK         ; iCLK        ; 0.000        ; 0.396      ; 1.863      ;
; 1.299 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a28 ; iCLK         ; iCLK        ; 0.000        ; 0.396      ; 1.863      ;
; 1.299 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a29 ; iCLK         ; iCLK        ; 0.000        ; 0.396      ; 1.863      ;
; 1.299 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a30 ; iCLK         ; iCLK        ; 0.000        ; 0.396      ; 1.863      ;
; 1.299 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a31 ; iCLK         ; iCLK        ; 0.000        ; 0.396      ; 1.863      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; iCLK  ; 10.972 ; 0.000             ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; iCLK  ; 0.136 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; iCLK  ; 18.980 ; 0.000                ;
+-------+--------+----------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; iCLK  ; 0.682 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; iCLK  ; 9.374 ; 0.000                            ;
+-------+-------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'iCLK'                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.972 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[24]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.227     ; 8.788      ;
; 11.001 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[11]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.242     ; 8.744      ;
; 11.006 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[12]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.242     ; 8.739      ;
; 11.052 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[25]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.228     ; 8.707      ;
; 11.089 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[27]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.228     ; 8.670      ;
; 11.134 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[24]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.225     ; 8.628      ;
; 11.163 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[11]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.240     ; 8.584      ;
; 11.168 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[12]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.240     ; 8.579      ;
; 11.197 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[21]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.228     ; 8.562      ;
; 11.198 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[20]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.228     ; 8.561      ;
; 11.201 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[13]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.218     ; 8.568      ;
; 11.207 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[4]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.227     ; 8.553      ;
; 11.214 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[25]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.226     ; 8.547      ;
; 11.229 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[24]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.232     ; 8.526      ;
; 11.238 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[10]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.242     ; 8.507      ;
; 11.251 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[27]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.226     ; 8.510      ;
; 11.258 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[11]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.247     ; 8.482      ;
; 11.262 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[24]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.230     ; 8.495      ;
; 11.263 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[12]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.247     ; 8.477      ;
; 11.291 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[11]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.245     ; 8.451      ;
; 11.292 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[23]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.218     ; 8.477      ;
; 11.296 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[12]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.245     ; 8.446      ;
; 11.309 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[25]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.233     ; 8.445      ;
; 11.312 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[2]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.227     ; 8.448      ;
; 11.314 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[3]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.227     ; 8.446      ;
; 11.318 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[26]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.227     ; 8.442      ;
; 11.323 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[8]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.242     ; 8.422      ;
; 11.342 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[25]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.231     ; 8.414      ;
; 11.346 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[27]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.233     ; 8.408      ;
; 11.359 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[21]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.226     ; 8.402      ;
; 11.360 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[20]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.226     ; 8.401      ;
; 11.363 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[13]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.216     ; 8.408      ;
; 11.365 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[16]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.218     ; 8.404      ;
; 11.367 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[19]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.218     ; 8.402      ;
; 11.368 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[18]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.218     ; 8.401      ;
; 11.369 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[4]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.225     ; 8.393      ;
; 11.379 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[27]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.231     ; 8.377      ;
; 11.400 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[10]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.240     ; 8.347      ;
; 11.405 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[5]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.218     ; 8.364      ;
; 11.411 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[7]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.242     ; 8.334      ;
; 11.442 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[14]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.242     ; 8.303      ;
; 11.454 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[21]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.233     ; 8.300      ;
; 11.454 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[23]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.216     ; 8.317      ;
; 11.455 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[20]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.233     ; 8.299      ;
; 11.458 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[13]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.223     ; 8.306      ;
; 11.464 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[4]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.232     ; 8.291      ;
; 11.467 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[6]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.218     ; 8.302      ;
; 11.474 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[2]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.225     ; 8.288      ;
; 11.474 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:0:DFFI|s_Q    ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.063     ; 8.450      ;
; 11.476 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[3]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.225     ; 8.286      ;
; 11.480 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[26]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.225     ; 8.282      ;
; 11.485 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[17]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.242     ; 8.260      ;
; 11.485 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[8]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.240     ; 8.262      ;
; 11.487 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[21]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.231     ; 8.269      ;
; 11.488 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[15]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.242     ; 8.257      ;
; 11.488 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[20]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.231     ; 8.268      ;
; 11.491 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[13]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.221     ; 8.275      ;
; 11.495 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[10]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.247     ; 8.245      ;
; 11.497 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[9]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.242     ; 8.248      ;
; 11.497 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[4]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.230     ; 8.260      ;
; 11.515 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:0:DFFI|s_Q    ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.063     ; 8.409      ;
; 11.522 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[28]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.218     ; 8.247      ;
; 11.522 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[29]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.218     ; 8.247      ;
; 11.522 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[30]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.218     ; 8.247      ;
; 11.522 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[31]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.218     ; 8.247      ;
; 11.525 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[22]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.227     ; 8.235      ;
; 11.527 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[16]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.216     ; 8.244      ;
; 11.528 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[10]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.245     ; 8.214      ;
; 11.529 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[19]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.216     ; 8.242      ;
; 11.530 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[18]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.216     ; 8.241      ;
; 11.536 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_nAdd_Sub|dffg:\G_NBit_Reg:0:DFFI|s_Q   ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.068     ; 8.383      ;
; 11.549 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[23]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.223     ; 8.215      ;
; 11.565 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_ALUSrc|dffg:\G_NBit_Reg:0:DFFI|s_Q     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.048     ; 8.374      ;
; 11.567 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[5]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.216     ; 8.204      ;
; 11.569 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[2]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.232     ; 8.186      ;
; 11.571 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[3]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.232     ; 8.184      ;
; 11.573 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[7]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.240     ; 8.174      ;
; 11.575 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[26]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.232     ; 8.180      ;
; 11.580 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[8]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.247     ; 8.160      ;
; 11.582 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[23]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.221     ; 8.184      ;
; 11.602 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[2]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.230     ; 8.155      ;
; 11.604 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[3]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.230     ; 8.153      ;
; 11.604 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[14]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.240     ; 8.143      ;
; 11.608 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[26]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.230     ; 8.149      ;
; 11.613 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[8]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.245     ; 8.129      ;
; 11.622 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[16]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.223     ; 8.142      ;
; 11.624 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[19]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.223     ; 8.140      ;
; 11.625 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[18]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.223     ; 8.139      ;
; 11.629 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[6]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.216     ; 8.142      ;
; 11.638 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:0:DFFI|s_Q    ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.063     ; 8.286      ;
; 11.647 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[17]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.240     ; 8.100      ;
; 11.650 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[15]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.240     ; 8.097      ;
; 11.655 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[16]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.221     ; 8.111      ;
; 11.657 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[19]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.221     ; 8.109      ;
; 11.658 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[18]                                     ; iCLK         ; iCLK        ; 20.000       ; -0.221     ; 8.108      ;
; 11.659 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg  ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[9]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.240     ; 8.088      ;
; 11.662 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[5]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.223     ; 8.102      ;
; 11.668 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_we_reg ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[7]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.247     ; 8.072      ;
; 11.671 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:0:DFFI|s_Q    ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 8.245      ;
; 11.679 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:0:DFFI|s_Q    ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.063     ; 8.245      ;
+--------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'iCLK'                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.136 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:6:DFFI|s_Q                                                                                ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.227      ; 0.467      ;
; 0.146 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:20:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.230      ; 0.480      ;
; 0.148 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:21:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.226      ; 0.478      ;
; 0.148 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:22:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.230      ; 0.482      ;
; 0.148 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.227      ; 0.479      ;
; 0.149 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:9:DFFI|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_address_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.229      ; 0.482      ;
; 0.151 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:12:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.226      ; 0.481      ;
; 0.153 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:10:DFFI|s_Q                                                                                ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_address_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.229      ; 0.486      ;
; 0.154 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:6:DFFI|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_address_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.228      ; 0.486      ;
; 0.159 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:8:DFFI|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_address_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.228      ; 0.491      ;
; 0.159 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:23:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.230      ; 0.493      ;
; 0.163 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:7:DFFI|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_address_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.228      ; 0.495      ;
; 0.188 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                    ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_mem_WE|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_mem_WE|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                       ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                    ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                       ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.316      ;
; 0.191 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:11:DFFI|s_Q                                                                                   ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:11:DFFI|s_Q                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.317      ;
; 0.192 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                    ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.318      ;
; 0.196 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:5:DFFI|s_Q                                                                                    ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:5:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.322      ;
; 0.198 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:16:DFFI|s_Q                                                                                   ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:16:DFFI|s_Q                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.325      ;
; 0.199 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:26:DFFI|s_Q                                                                                   ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:26:DFFI|s_Q                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:17:DFFI|s_Q                                                                                   ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:17:DFFI|s_Q                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.326      ;
; 0.200 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:10:DFFI|s_Q                                                                                   ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:10:DFFI|s_Q                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.326      ;
; 0.203 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0] ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                          ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.328      ;
; 0.222 ; mem:IMem|ram~43                                                                                                                                                         ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.348      ;
; 0.225 ; mem:IMem|ram~43                                                                                                                                                         ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.351      ;
; 0.235 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:28:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.231      ; 0.570      ;
; 0.245 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:27:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.229      ; 0.578      ;
; 0.251 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                    ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.377      ;
; 0.260 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                    ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.386      ;
; 0.264 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:29:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.229      ; 0.597      ;
; 0.266 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                    ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.392      ;
; 0.271 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:30:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.231      ; 0.606      ;
; 0.289 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[1] ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[1]                          ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.415      ;
; 0.290 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:24:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.232      ; 0.626      ;
; 0.298 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[0] ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[0]                          ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_address_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.228      ; 0.630      ;
; 0.303 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:25:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.227      ; 0.634      ;
; 0.304 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 0.632      ;
; 0.305 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:18:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.232      ; 0.641      ;
; 0.308 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:6:DFFI|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.226      ; 0.638      ;
; 0.310 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 0.638      ;
; 0.315 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:8:DFFI|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.226      ; 0.645      ;
; 0.320 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:6:DFFI|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_address_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.221      ; 0.645      ;
; 0.320 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 0.648      ;
; 0.323 ; mem:IMem|ram~43                                                                                                                                                         ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.449      ;
; 0.327 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:7:DFFI|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.226      ; 0.657      ;
; 0.328 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:8:DFFI|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_address_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.221      ; 0.653      ;
; 0.330 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:6:DFFI|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_address_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.223      ; 0.657      ;
; 0.331 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:9:DFFI|s_Q                                                                                 ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:9:DFFI|s_Q                                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.457      ;
; 0.331 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:24:DFFI|s_Q                                                                                ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:24:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.457      ;
; 0.331 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                 ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.457      ;
; 0.332 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:29:DFFI|s_Q                                                                                ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:29:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.458      ;
; 0.332 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:7:DFFI|s_Q                                                                                 ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:7:DFFI|s_Q                                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.458      ;
; 0.332 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:27:DFFI|s_Q                                                                                ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:27:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.458      ;
; 0.332 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:22:DFFI|s_Q                                                                                ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:22:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.458      ;
; 0.332 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:26:DFFI|s_Q                                                                                ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:26:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.458      ;
; 0.332 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:14:DFFI|s_Q                                                                                ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:14:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.458      ;
; 0.332 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:16:DFFI|s_Q                                                                                ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:16:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.458      ;
; 0.332 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                 ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.458      ;
; 0.332 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:8:DFFI|s_Q                                                                                 ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:8:DFFI|s_Q                                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.458      ;
; 0.332 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:18:DFFI|s_Q                                                                                ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:18:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.458      ;
; 0.332 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:5:DFFI|s_Q                                                                                 ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:5:DFFI|s_Q                                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.458      ;
; 0.333 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:12:DFFI|s_Q                                                                                ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:12:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.459      ;
; 0.333 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.226      ; 0.663      ;
; 0.333 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                 ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.459      ;
; 0.333 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:25:DFFI|s_Q                                                                                ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:25:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.459      ;
; 0.333 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:17:DFFI|s_Q                                                                                ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:17:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.459      ;
; 0.333 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:6:DFFI|s_Q                                                                                 ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:6:DFFI|s_Q                                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.459      ;
; 0.334 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:15:DFFI|s_Q                                                                                ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:15:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.460      ;
; 0.334 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:8:DFFI|s_Q                                                                                    ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:8:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.460      ;
; 0.334 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                 ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.460      ;
; 0.335 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:21:DFFI|s_Q                                                                                ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:21:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.461      ;
; 0.335 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:23:DFFI|s_Q                                                                                ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:23:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.461      ;
; 0.336 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                       ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:16:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.462      ;
; 0.336 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                       ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:17:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.462      ;
; 0.338 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:8:DFFI|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_address_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.223      ; 0.665      ;
; 0.339 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:7:DFFI|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_address_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.221      ; 0.664      ;
; 0.349 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:7:DFFI|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_address_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.223      ; 0.676      ;
; 0.359 ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[28]                                                                                                                    ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[28]                                                                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.485      ;
; 0.359 ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[28]                                                                                                                    ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[29]                                                                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.485      ;
; 0.362 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                       ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:24:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.488      ;
; 0.366 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                       ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:25:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.492      ;
; 0.367 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                       ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:27:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.493      ;
; 0.367 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                       ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:26:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.493      ;
; 0.391 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:20:DFFI|s_Q                                                                                ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:20:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.517      ;
; 0.391 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:11:DFFI|s_Q                                                                                ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:11:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.517      ;
; 0.393 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q                                                                                ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:31:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.519      ;
; 0.393 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:10:DFFI|s_Q                                                                                ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:10:DFFI|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.519      ;
; 0.400 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:19:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.232      ; 0.736      ;
; 0.404 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_address_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.226      ; 0.734      ;
; 0.407 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:13:DFFI|s_Q                                                                                   ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.533      ;
; 0.409 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:12:DFFI|s_Q                                                                                   ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.535      ;
; 0.411 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 0.739      ;
; 0.414 ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[28]                                                                                                                    ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.225      ; 0.743      ;
; 0.420 ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[0]                                                                                                                     ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.234      ; 0.758      ;
; 0.421 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:8:DFFI|s_Q                                                                                ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.221      ; 0.746      ;
; 0.426 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:31:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.225      ; 0.755      ;
; 0.430 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:15:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.232      ; 0.766      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'iCLK'                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                   ; To Node                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.980 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0  ; iCLK         ; iCLK        ; 20.000       ; 0.114      ; 1.089      ;
; 18.980 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a1  ; iCLK         ; iCLK        ; 20.000       ; 0.114      ; 1.089      ;
; 18.980 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a2  ; iCLK         ; iCLK        ; 20.000       ; 0.114      ; 1.089      ;
; 18.980 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a3  ; iCLK         ; iCLK        ; 20.000       ; 0.114      ; 1.089      ;
; 18.980 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a4  ; iCLK         ; iCLK        ; 20.000       ; 0.114      ; 1.089      ;
; 18.980 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a5  ; iCLK         ; iCLK        ; 20.000       ; 0.114      ; 1.089      ;
; 18.980 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a6  ; iCLK         ; iCLK        ; 20.000       ; 0.114      ; 1.089      ;
; 18.980 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a7  ; iCLK         ; iCLK        ; 20.000       ; 0.114      ; 1.089      ;
; 18.980 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a8  ; iCLK         ; iCLK        ; 20.000       ; 0.114      ; 1.089      ;
; 18.980 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a9  ; iCLK         ; iCLK        ; 20.000       ; 0.114      ; 1.089      ;
; 18.980 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a10 ; iCLK         ; iCLK        ; 20.000       ; 0.114      ; 1.089      ;
; 18.980 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a11 ; iCLK         ; iCLK        ; 20.000       ; 0.114      ; 1.089      ;
; 18.980 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a12 ; iCLK         ; iCLK        ; 20.000       ; 0.114      ; 1.089      ;
; 18.980 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a13 ; iCLK         ; iCLK        ; 20.000       ; 0.114      ; 1.089      ;
; 18.980 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a14 ; iCLK         ; iCLK        ; 20.000       ; 0.114      ; 1.089      ;
; 18.980 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a15 ; iCLK         ; iCLK        ; 20.000       ; 0.114      ; 1.089      ;
; 18.980 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a16 ; iCLK         ; iCLK        ; 20.000       ; 0.114      ; 1.089      ;
; 18.980 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a17 ; iCLK         ; iCLK        ; 20.000       ; 0.114      ; 1.089      ;
; 18.980 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a18 ; iCLK         ; iCLK        ; 20.000       ; 0.114      ; 1.089      ;
; 18.980 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a19 ; iCLK         ; iCLK        ; 20.000       ; 0.114      ; 1.089      ;
; 18.980 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a20 ; iCLK         ; iCLK        ; 20.000       ; 0.114      ; 1.089      ;
; 18.980 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a21 ; iCLK         ; iCLK        ; 20.000       ; 0.114      ; 1.089      ;
; 18.980 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a22 ; iCLK         ; iCLK        ; 20.000       ; 0.114      ; 1.089      ;
; 18.980 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a23 ; iCLK         ; iCLK        ; 20.000       ; 0.114      ; 1.089      ;
; 18.980 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a24 ; iCLK         ; iCLK        ; 20.000       ; 0.114      ; 1.089      ;
; 18.980 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a25 ; iCLK         ; iCLK        ; 20.000       ; 0.114      ; 1.089      ;
; 18.980 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a26 ; iCLK         ; iCLK        ; 20.000       ; 0.114      ; 1.089      ;
; 18.980 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a27 ; iCLK         ; iCLK        ; 20.000       ; 0.114      ; 1.089      ;
; 18.980 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a28 ; iCLK         ; iCLK        ; 20.000       ; 0.114      ; 1.089      ;
; 18.980 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a29 ; iCLK         ; iCLK        ; 20.000       ; 0.114      ; 1.089      ;
; 18.980 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a30 ; iCLK         ; iCLK        ; 20.000       ; 0.114      ; 1.089      ;
; 18.980 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a31 ; iCLK         ; iCLK        ; 20.000       ; 0.114      ; 1.089      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'iCLK'                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.682 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0  ; iCLK         ; iCLK        ; 0.000        ; 0.235      ; 1.007      ;
; 0.682 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a1  ; iCLK         ; iCLK        ; 0.000        ; 0.235      ; 1.007      ;
; 0.682 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a2  ; iCLK         ; iCLK        ; 0.000        ; 0.235      ; 1.007      ;
; 0.682 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a3  ; iCLK         ; iCLK        ; 0.000        ; 0.235      ; 1.007      ;
; 0.682 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a4  ; iCLK         ; iCLK        ; 0.000        ; 0.235      ; 1.007      ;
; 0.682 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a5  ; iCLK         ; iCLK        ; 0.000        ; 0.235      ; 1.007      ;
; 0.682 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a6  ; iCLK         ; iCLK        ; 0.000        ; 0.235      ; 1.007      ;
; 0.682 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a7  ; iCLK         ; iCLK        ; 0.000        ; 0.235      ; 1.007      ;
; 0.682 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a8  ; iCLK         ; iCLK        ; 0.000        ; 0.235      ; 1.007      ;
; 0.682 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a9  ; iCLK         ; iCLK        ; 0.000        ; 0.235      ; 1.007      ;
; 0.682 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a10 ; iCLK         ; iCLK        ; 0.000        ; 0.235      ; 1.007      ;
; 0.682 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a11 ; iCLK         ; iCLK        ; 0.000        ; 0.235      ; 1.007      ;
; 0.682 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a12 ; iCLK         ; iCLK        ; 0.000        ; 0.235      ; 1.007      ;
; 0.682 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a13 ; iCLK         ; iCLK        ; 0.000        ; 0.235      ; 1.007      ;
; 0.682 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a14 ; iCLK         ; iCLK        ; 0.000        ; 0.235      ; 1.007      ;
; 0.682 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a15 ; iCLK         ; iCLK        ; 0.000        ; 0.235      ; 1.007      ;
; 0.682 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a16 ; iCLK         ; iCLK        ; 0.000        ; 0.235      ; 1.007      ;
; 0.682 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a17 ; iCLK         ; iCLK        ; 0.000        ; 0.235      ; 1.007      ;
; 0.682 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a18 ; iCLK         ; iCLK        ; 0.000        ; 0.235      ; 1.007      ;
; 0.682 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a19 ; iCLK         ; iCLK        ; 0.000        ; 0.235      ; 1.007      ;
; 0.682 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a20 ; iCLK         ; iCLK        ; 0.000        ; 0.235      ; 1.007      ;
; 0.682 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a21 ; iCLK         ; iCLK        ; 0.000        ; 0.235      ; 1.007      ;
; 0.682 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a22 ; iCLK         ; iCLK        ; 0.000        ; 0.235      ; 1.007      ;
; 0.682 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a23 ; iCLK         ; iCLK        ; 0.000        ; 0.235      ; 1.007      ;
; 0.682 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a24 ; iCLK         ; iCLK        ; 0.000        ; 0.235      ; 1.007      ;
; 0.682 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a25 ; iCLK         ; iCLK        ; 0.000        ; 0.235      ; 1.007      ;
; 0.682 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a26 ; iCLK         ; iCLK        ; 0.000        ; 0.235      ; 1.007      ;
; 0.682 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a27 ; iCLK         ; iCLK        ; 0.000        ; 0.235      ; 1.007      ;
; 0.682 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a28 ; iCLK         ; iCLK        ; 0.000        ; 0.235      ; 1.007      ;
; 0.682 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a29 ; iCLK         ; iCLK        ; 0.000        ; 0.235      ; 1.007      ;
; 0.682 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a30 ; iCLK         ; iCLK        ; 0.000        ; 0.235      ; 1.007      ;
; 0.682 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a31 ; iCLK         ; iCLK        ; 0.000        ; 0.235      ; 1.007      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 1.836 ; 0.136 ; 17.949   ; 0.682   ; 9.374               ;
;  iCLK            ; 1.836 ; 0.136 ; 17.949   ; 0.682   ; 9.374               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  iCLK            ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; oALUOut[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[16]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[17]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[18]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[19]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[20]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[21]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[22]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[23]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[24]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[25]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[26]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[27]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[28]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[29]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[30]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[31]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; iInstAddr[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[12]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[13]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[14]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[15]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[16]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[17]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[18]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[19]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[20]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[21]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[22]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[23]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[24]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[25]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[26]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[27]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[28]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[29]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[30]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[31]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iCLK                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iRST                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstLd                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[8]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[9]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[10]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[11]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[30]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[31]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[27]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[29]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[26]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[28]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[22]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[21]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[25]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[24]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[23]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[17]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[16]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[20]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[19]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[18]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 1727704  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 1727704  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 32       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 32       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 44    ; 44   ;
; Unconstrained Input Port Paths  ; 1323  ; 1323 ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 2383  ; 2383 ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; iCLK   ; iCLK  ; Base ; Constrained ;
+--------+-------+------+-------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; iInstAddr[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[16]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[17]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[18]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[19]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[20]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[21]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[22]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[23]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[24]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[25]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[26]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[27]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[28]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[29]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[30]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[31]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstLd       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iRST          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; oALUOut[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; iInstAddr[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[16]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[17]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[18]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[19]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[20]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[21]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[22]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[23]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[24]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[25]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[26]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[27]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[28]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[29]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[30]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[31]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstLd       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iRST          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; oALUOut[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition
    Info: Copyright (C) 2022  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Tue Mar 28 20:07:45 2023
Info: Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (332104): Reading SDC File: 'toolflow.sdc'
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.836
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.836               0.000 iCLK 
Info (332146): Worst-case hold slack is 0.337
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.337               0.000 iCLK 
Info (332146): Worst-case recovery slack is 17.949
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.949               0.000 iCLK 
Info (332146): Worst-case removal slack is 1.438
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.438               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.629
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.629               0.000 iCLK 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.836
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.836 
    Info (332115): ===================================================================
    Info (332115): From Node    : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg
    Info (332115): To Node      : prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[24]
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.451      3.451  R        clock network delay
    Info (332115):      3.714      0.263     uTco  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg
    Info (332115):      6.563      2.849 RF  CELL  DMem|ram_rtl_0|auto_generated|ram_block1a20|portadataout[7]
    Info (332115):      7.356      0.793 FF    IC  Mux8~0|dataa
    Info (332115):      7.710      0.354 FF  CELL  Mux8~0|combout
    Info (332115):      7.980      0.270 FF    IC  Mux8~1|datab
    Info (332115):      8.405      0.425 FF  CELL  Mux8~1|combout
    Info (332115):     10.187      1.782 FF    IC  g_reg_File|\G_N_32bit_Reg:10:REG_I|o_Q[28]~19|datab
    Info (332115):     10.543      0.356 FF  CELL  g_reg_File|\G_N_32bit_Reg:10:REG_I|o_Q[28]~19|combout
    Info (332115):     12.610      2.067 FF    IC  g_reg_File|G_MUX_RT|Mux3~6|datac
    Info (332115):     12.890      0.280 FF  CELL  g_reg_File|G_MUX_RT|Mux3~6|combout
    Info (332115):     13.157      0.267 FF    IC  g_reg_File|G_MUX_RT|Mux3~7|datab
    Info (332115):     13.561      0.404 FF  CELL  g_reg_File|G_MUX_RT|Mux3~7|combout
    Info (332115):     13.798      0.237 FF    IC  g_reg_File|G_MUX_RT|Mux3~8|datac
    Info (332115):     14.079      0.281 FF  CELL  g_reg_File|G_MUX_RT|Mux3~8|combout
    Info (332115):     14.834      0.755 FF    IC  g_reg_File|G_MUX_RT|Mux3~19|datac
    Info (332115):     15.115      0.281 FF  CELL  g_reg_File|G_MUX_RT|Mux3~19|combout
    Info (332115):     15.882      0.767 FF    IC  g_branch|Equal0~17|datab
    Info (332115):     16.307      0.425 FF  CELL  g_branch|Equal0~17|combout
    Info (332115):     16.584      0.277 FF    IC  g_branch|Equal0~19|dataa
    Info (332115):     16.937      0.353 FF  CELL  g_branch|Equal0~19|combout
    Info (332115):     17.631      0.694 FF    IC  g_branch|Equal0~20|datac
    Info (332115):     17.912      0.281 FF  CELL  g_branch|Equal0~20|combout
    Info (332115):     18.141      0.229 FF    IC  g_branch|Mux0~0|datad
    Info (332115):     18.291      0.150 FR  CELL  g_branch|Mux0~0|combout
    Info (332115):     18.509      0.218 RR    IC  g_prefetch|s_nPC4_branch~4|datad
    Info (332115):     18.648      0.139 RF  CELL  g_prefetch|s_nPC4_branch~4|combout
    Info (332115):     18.897      0.249 FF    IC  g_prefetch|g_PC_DFF|s_Q[20]~6|datad
    Info (332115):     19.047      0.150 FR  CELL  g_prefetch|g_PC_DFF|s_Q[20]~6|combout
    Info (332115):     19.797      0.750 RR    IC  g_prefetch|Mux7~1|dataa
    Info (332115):     20.194      0.397 RR  CELL  g_prefetch|Mux7~1|combout
    Info (332115):     20.637      0.443 RR    IC  g_prefetch|Mux7~2|dataa
    Info (332115):     21.065      0.428 RF  CELL  g_prefetch|Mux7~2|combout
    Info (332115):     21.065      0.000 FF    IC  g_prefetch|g_PC_DFF|s_Q[24]|d
    Info (332115):     21.169      0.104 FF  CELL  prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[24]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.999      2.999  R        clock network delay
    Info (332115):     23.007      0.008           clock pessimism removed
    Info (332115):     22.987     -0.020           clock uncertainty
    Info (332115):     23.005      0.018     uTsu  prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[24]
    Info (332115): 
    Info (332115): Data Arrival Time  :    21.169
    Info (332115): Data Required Time :    23.005
    Info (332115): Slack              :     1.836 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.337
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.337 
    Info (332115): ===================================================================
    Info (332115): From Node    : EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:6:DFFI|s_Q
    Info (332115): To Node      : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.984      2.984  R        clock network delay
    Info (332115):      3.216      0.232     uTco  EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:6:DFFI|s_Q
    Info (332115):      3.216      0.000 RR  CELL  g_EX_DMEM_BufferReg|REG_rt_DATA|\G_NBit_Reg:6:DFFI|s_Q|q
    Info (332115):      3.914      0.698 RR    IC  DMem|ram_rtl_0|auto_generated|ram_block1a0|portadatain[6]
    Info (332115):      3.986      0.072 RR  CELL  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.459      3.459  R        clock network delay
    Info (332115):      3.427     -0.032           clock pessimism removed
    Info (332115):      3.427      0.000           clock uncertainty
    Info (332115):      3.649      0.222      uTh  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.986
    Info (332115): Data Required Time :     3.649
    Info (332115): Slack              :     0.337 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.949
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 17.949 
    Info (332115): ===================================================================
    Info (332115): From Node    : IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4
    Info (332115): To Node      : IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.080      3.080  R        clock network delay
    Info (332115):      3.312      0.232     uTco  IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4
    Info (332115):      3.312      0.000 RR  CELL  g_IF_ID_BufferReg|REG_branch|\G_NBit_Reg:0:DFFI|s_Q_rtl_0|auto_generated|dffe4|q
    Info (332115):      4.010      0.698 RR    IC  g_IF_ID_BufferReg|REG_branch|\G_NBit_Reg:0:DFFI|s_Q_rtl_0|auto_generated|altsyncram2|ram_block5a0|clr0
    Info (332115):      5.290      1.280 RF  CELL  IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.309      3.309  R        clock network delay
    Info (332115):     23.317      0.008           clock pessimism removed
    Info (332115):     23.297     -0.020           clock uncertainty
    Info (332115):     23.239     -0.058     uTsu  IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.290
    Info (332115): Data Required Time :    23.239
    Info (332115): Slack              :    17.949 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.438
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.438 
    Info (332115): ===================================================================
    Info (332115): From Node    : IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4
    Info (332115): To Node      : IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.968      2.968  R        clock network delay
    Info (332115):      3.200      0.232     uTco  IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4
    Info (332115):      3.200      0.000 FF  CELL  g_IF_ID_BufferReg|REG_branch|\G_NBit_Reg:0:DFFI|s_Q_rtl_0|auto_generated|dffe4|q
    Info (332115):      3.866      0.666 FF    IC  g_IF_ID_BufferReg|REG_branch|\G_NBit_Reg:0:DFFI|s_Q_rtl_0|auto_generated|altsyncram2|ram_block5a0|clr0
    Info (332115):      5.032      1.166 FR  CELL  IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.416      3.416  R        clock network delay
    Info (332115):      3.408     -0.008           clock pessimism removed
    Info (332115):      3.408      0.000           clock uncertainty
    Info (332115):      3.594      0.186      uTh  IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.032
    Info (332115): Data Required Time :     3.594
    Info (332115): Slack              :     1.438 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332146): Worst-case setup slack is 3.354
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.354               0.000 iCLK 
Info (332146): Worst-case hold slack is 0.347
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.347               0.000 iCLK 
Info (332146): Worst-case recovery slack is 18.131
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.131               0.000 iCLK 
Info (332146): Worst-case removal slack is 1.299
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.299               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.648
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.648               0.000 iCLK 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.354
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 3.354 
    Info (332115): ===================================================================
    Info (332115): From Node    : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg
    Info (332115): To Node      : prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[24]
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.129      3.129  R        clock network delay
    Info (332115):      3.365      0.236     uTco  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg
    Info (332115):      5.950      2.585 FR  CELL  DMem|ram_rtl_0|auto_generated|ram_block1a20|portadataout[7]
    Info (332115):      6.681      0.731 RR    IC  Mux8~0|dataa
    Info (332115):      6.988      0.307 RR  CELL  Mux8~0|combout
    Info (332115):      7.206      0.218 RR    IC  Mux8~1|datab
    Info (332115):      7.587      0.381 RR  CELL  Mux8~1|combout
    Info (332115):      9.233      1.646 RR    IC  g_reg_File|\G_N_32bit_Reg:10:REG_I|o_Q[28]~19|datab
    Info (332115):      9.564      0.331 RR  CELL  g_reg_File|\G_N_32bit_Reg:10:REG_I|o_Q[28]~19|combout
    Info (332115):     11.578      2.014 RR    IC  g_reg_File|G_MUX_RT|Mux3~6|datac
    Info (332115):     11.843      0.265 RR  CELL  g_reg_File|G_MUX_RT|Mux3~6|combout
    Info (332115):     12.059      0.216 RR    IC  g_reg_File|G_MUX_RT|Mux3~7|datab
    Info (332115):     12.440      0.381 RR  CELL  g_reg_File|G_MUX_RT|Mux3~7|combout
    Info (332115):     12.628      0.188 RR    IC  g_reg_File|G_MUX_RT|Mux3~8|datac
    Info (332115):     12.893      0.265 RR  CELL  g_reg_File|G_MUX_RT|Mux3~8|combout
    Info (332115):     13.596      0.703 RR    IC  g_reg_File|G_MUX_RT|Mux3~19|datac
    Info (332115):     13.861      0.265 RR  CELL  g_reg_File|G_MUX_RT|Mux3~19|combout
    Info (332115):     14.566      0.705 RR    IC  g_branch|Equal0~17|datab
    Info (332115):     14.960      0.394 RF  CELL  g_branch|Equal0~17|combout
    Info (332115):     15.210      0.250 FF    IC  g_branch|Equal0~19|dataa
    Info (332115):     15.523      0.313 FF  CELL  g_branch|Equal0~19|combout
    Info (332115):     16.141      0.618 FF    IC  g_branch|Equal0~20|datac
    Info (332115):     16.393      0.252 FF  CELL  g_branch|Equal0~20|combout
    Info (332115):     16.601      0.208 FF    IC  g_branch|Mux0~0|datad
    Info (332115):     16.735      0.134 FR  CELL  g_branch|Mux0~0|combout
    Info (332115):     16.935      0.200 RR    IC  g_prefetch|s_nPC4_branch~4|datad
    Info (332115):     17.060      0.125 RF  CELL  g_prefetch|s_nPC4_branch~4|combout
    Info (332115):     17.287      0.227 FF    IC  g_prefetch|g_PC_DFF|s_Q[20]~6|datad
    Info (332115):     17.421      0.134 FR  CELL  g_prefetch|g_PC_DFF|s_Q[20]~6|combout
    Info (332115):     18.120      0.699 RR    IC  g_prefetch|Mux7~1|dataa
    Info (332115):     18.478      0.358 RR  CELL  g_prefetch|Mux7~1|combout
    Info (332115):     18.900      0.422 RR    IC  g_prefetch|Mux7~2|dataa
    Info (332115):     19.289      0.389 RF  CELL  g_prefetch|Mux7~2|combout
    Info (332115):     19.289      0.000 FF    IC  g_prefetch|g_PC_DFF|s_Q[24]|d
    Info (332115):     19.379      0.090 FF  CELL  prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[24]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.727      2.727  R        clock network delay
    Info (332115):     22.734      0.007           clock pessimism removed
    Info (332115):     22.714     -0.020           clock uncertainty
    Info (332115):     22.733      0.019     uTsu  prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[24]
    Info (332115): 
    Info (332115): Data Arrival Time  :    19.379
    Info (332115): Data Required Time :    22.733
    Info (332115): Slack              :     3.354 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.347
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.347 
    Info (332115): ===================================================================
    Info (332115): From Node    : EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:6:DFFI|s_Q
    Info (332115): To Node      : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.713      2.713  R        clock network delay
    Info (332115):      2.926      0.213     uTco  EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:6:DFFI|s_Q
    Info (332115):      2.926      0.000 RR  CELL  g_EX_DMEM_BufferReg|REG_rt_DATA|\G_NBit_Reg:6:DFFI|s_Q|q
    Info (332115):      3.583      0.657 RR    IC  DMem|ram_rtl_0|auto_generated|ram_block1a0|portadatain[6]
    Info (332115):      3.656      0.073 RR  CELL  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.136      3.136  R        clock network delay
    Info (332115):      3.108     -0.028           clock pessimism removed
    Info (332115):      3.108      0.000           clock uncertainty
    Info (332115):      3.309      0.201      uTh  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.656
    Info (332115): Data Required Time :     3.309
    Info (332115): Slack              :     0.347 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 18.131
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 18.131 
    Info (332115): ===================================================================
    Info (332115): From Node    : IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4
    Info (332115): To Node      : IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.796      2.796  R        clock network delay
    Info (332115):      3.009      0.213     uTco  IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4
    Info (332115):      3.009      0.000 RR  CELL  g_IF_ID_BufferReg|REG_branch|\G_NBit_Reg:0:DFFI|s_Q_rtl_0|auto_generated|dffe4|q
    Info (332115):      3.657      0.648 RR    IC  g_IF_ID_BufferReg|REG_branch|\G_NBit_Reg:0:DFFI|s_Q_rtl_0|auto_generated|altsyncram2|ram_block5a0|clr0
    Info (332115):      4.805      1.148 RF  CELL  IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.998      2.998  R        clock network delay
    Info (332115):     23.005      0.007           clock pessimism removed
    Info (332115):     22.985     -0.020           clock uncertainty
    Info (332115):     22.936     -0.049     uTsu  IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.805
    Info (332115): Data Required Time :    22.936
    Info (332115): Slack              :    18.131 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.299
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.299 
    Info (332115): ===================================================================
    Info (332115): From Node    : IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4
    Info (332115): To Node      : IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.696      2.696  R        clock network delay
    Info (332115):      2.909      0.213     uTco  IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4
    Info (332115):      2.909      0.000 FF  CELL  g_IF_ID_BufferReg|REG_branch|\G_NBit_Reg:0:DFFI|s_Q_rtl_0|auto_generated|dffe4|q
    Info (332115):      3.510      0.601 FF    IC  g_IF_ID_BufferReg|REG_branch|\G_NBit_Reg:0:DFFI|s_Q_rtl_0|auto_generated|altsyncram2|ram_block5a0|clr0
    Info (332115):      4.559      1.049 FR  CELL  IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.099      3.099  R        clock network delay
    Info (332115):      3.092     -0.007           clock pessimism removed
    Info (332115):      3.092      0.000           clock uncertainty
    Info (332115):      3.260      0.168      uTh  IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.559
    Info (332115): Data Required Time :     3.260
    Info (332115): Slack              :     1.299 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Fast 1200mV 0C Model
Info (332146): Worst-case setup slack is 10.972
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.972               0.000 iCLK 
Info (332146): Worst-case hold slack is 0.136
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.136               0.000 iCLK 
Info (332146): Worst-case recovery slack is 18.980
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.980               0.000 iCLK 
Info (332146): Worst-case removal slack is 0.682
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.682               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.374
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.374               0.000 iCLK 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.972
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 10.972 
    Info (332115): ===================================================================
    Info (332115): From Node    : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg
    Info (332115): To Node      : prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[24]
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.844      1.844  R        clock network delay
    Info (332115):      1.972      0.128     uTco  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_we_reg
    Info (332115):      3.106      1.134 RF  CELL  DMem|ram_rtl_0|auto_generated|ram_block1a20|portadataout[7]
    Info (332115):      3.537      0.431 FF    IC  Mux8~0|dataa
    Info (332115):      3.710      0.173 FF  CELL  Mux8~0|combout
    Info (332115):      3.842      0.132 FF    IC  Mux8~1|datab
    Info (332115):      4.049      0.207 FF  CELL  Mux8~1|combout
    Info (332115):      5.039      0.990 FF    IC  g_reg_File|\G_N_32bit_Reg:10:REG_I|o_Q[28]~19|datab
    Info (332115):      5.215      0.176 FF  CELL  g_reg_File|\G_N_32bit_Reg:10:REG_I|o_Q[28]~19|combout
    Info (332115):      6.355      1.140 FF    IC  g_reg_File|G_MUX_RT|Mux3~6|datac
    Info (332115):      6.488      0.133 FF  CELL  g_reg_File|G_MUX_RT|Mux3~6|combout
    Info (332115):      6.617      0.129 FF    IC  g_reg_File|G_MUX_RT|Mux3~7|datab
    Info (332115):      6.809      0.192 FF  CELL  g_reg_File|G_MUX_RT|Mux3~7|combout
    Info (332115):      6.924      0.115 FF    IC  g_reg_File|G_MUX_RT|Mux3~8|datac
    Info (332115):      7.057      0.133 FF  CELL  g_reg_File|G_MUX_RT|Mux3~8|combout
    Info (332115):      7.463      0.406 FF    IC  g_reg_File|G_MUX_RT|Mux3~19|datac
    Info (332115):      7.596      0.133 FF  CELL  g_reg_File|G_MUX_RT|Mux3~19|combout
    Info (332115):      8.012      0.416 FF    IC  g_branch|Equal0~17|datab
    Info (332115):      8.219      0.207 FF  CELL  g_branch|Equal0~17|combout
    Info (332115):      8.353      0.134 FF    IC  g_branch|Equal0~19|dataa
    Info (332115):      8.526      0.173 FF  CELL  g_branch|Equal0~19|combout
    Info (332115):      8.892      0.366 FF    IC  g_branch|Equal0~20|datac
    Info (332115):      9.025      0.133 FF  CELL  g_branch|Equal0~20|combout
    Info (332115):      9.134      0.109 FF    IC  g_branch|Mux0~0|datad
    Info (332115):      9.197      0.063 FF  CELL  g_branch|Mux0~0|combout
    Info (332115):      9.315      0.118 FF    IC  g_prefetch|s_nPC4_branch~4|datad
    Info (332115):      9.387      0.072 FR  CELL  g_prefetch|s_nPC4_branch~4|combout
    Info (332115):      9.489      0.102 RR    IC  g_prefetch|g_PC_DFF|s_Q[20]~6|datad
    Info (332115):      9.555      0.066 RF  CELL  g_prefetch|g_PC_DFF|s_Q[20]~6|combout
    Info (332115):      9.961      0.406 FF    IC  g_prefetch|Mux7~1|dataa
    Info (332115):     10.165      0.204 FF  CELL  g_prefetch|Mux7~1|combout
    Info (332115):     10.389      0.224 FF    IC  g_prefetch|Mux7~2|dataa
    Info (332115):     10.582      0.193 FF  CELL  g_prefetch|Mux7~2|combout
    Info (332115):     10.582      0.000 FF    IC  g_prefetch|g_PC_DFF|s_Q[24]|d
    Info (332115):     10.632      0.050 FF  CELL  prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[24]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     21.612      1.612  R        clock network delay
    Info (332115):     21.617      0.005           clock pessimism removed
    Info (332115):     21.597     -0.020           clock uncertainty
    Info (332115):     21.604      0.007     uTsu  prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[24]
    Info (332115): 
    Info (332115): Data Arrival Time  :    10.632
    Info (332115): Data Required Time :    21.604
    Info (332115): Slack              :    10.972 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.136
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.136 
    Info (332115): ===================================================================
    Info (332115): From Node    : EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:6:DFFI|s_Q
    Info (332115): To Node      : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.602      1.602  R        clock network delay
    Info (332115):      1.707      0.105     uTco  EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:6:DFFI|s_Q
    Info (332115):      1.707      0.000 RR  CELL  g_EX_DMEM_BufferReg|REG_rt_DATA|\G_NBit_Reg:6:DFFI|s_Q|q
    Info (332115):      2.033      0.326 RR    IC  DMem|ram_rtl_0|auto_generated|ram_block1a0|portadatain[6]
    Info (332115):      2.069      0.036 RR  CELL  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.849      1.849  R        clock network delay
    Info (332115):      1.829     -0.020           clock pessimism removed
    Info (332115):      1.829      0.000           clock uncertainty
    Info (332115):      1.933      0.104      uTh  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.069
    Info (332115): Data Required Time :     1.933
    Info (332115): Slack              :     0.136 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 18.980
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 18.980 
    Info (332115): ===================================================================
    Info (332115): From Node    : IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4
    Info (332115): To Node      : IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.654      1.654  R        clock network delay
    Info (332115):      1.759      0.105     uTco  IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4
    Info (332115):      1.759      0.000 FF  CELL  g_IF_ID_BufferReg|REG_branch|\G_NBit_Reg:0:DFFI|s_Q_rtl_0|auto_generated|dffe4|q
    Info (332115):      2.132      0.373 FF    IC  g_IF_ID_BufferReg|REG_branch|\G_NBit_Reg:0:DFFI|s_Q_rtl_0|auto_generated|altsyncram2|ram_block5a0|clr0
    Info (332115):      2.743      0.611 FR  CELL  IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     21.763      1.763  R        clock network delay
    Info (332115):     21.768      0.005           clock pessimism removed
    Info (332115):     21.748     -0.020           clock uncertainty
    Info (332115):     21.723     -0.025     uTsu  IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.743
    Info (332115): Data Required Time :    21.723
    Info (332115): Slack              :    18.980 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.682
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.682 
    Info (332115): ===================================================================
    Info (332115): From Node    : IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4
    Info (332115): To Node      : IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.592      1.592  R        clock network delay
    Info (332115):      1.697      0.105     uTco  IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe4
    Info (332115):      1.697      0.000 RR  CELL  g_IF_ID_BufferReg|REG_branch|\G_NBit_Reg:0:DFFI|s_Q_rtl_0|auto_generated|dffe4|q
    Info (332115):      2.019      0.322 RR    IC  g_IF_ID_BufferReg|REG_branch|\G_NBit_Reg:0:DFFI|s_Q_rtl_0|auto_generated|altsyncram2|ram_block5a0|clr0
    Info (332115):      2.599      0.580 RF  CELL  IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.832      1.832  R        clock network delay
    Info (332115):      1.827     -0.005           clock pessimism removed
    Info (332115):      1.827      0.000           clock uncertainty
    Info (332115):      1.917      0.090      uTh  IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.599
    Info (332115): Data Required Time :     1.917
    Info (332115): Slack              :     0.682 
    Info (332115): ===================================================================
    Info (332115): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 774 megabytes
    Info: Processing ended: Tue Mar 28 20:07:52 2023
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:05


