C:/Users/W24880/Desktop/modelsim_project/Lab6/template/ForwardUnit.v {1 {vlog -work work -stats=none C:/Users/W24880/Desktop/modelsim_project/Lab6/template/ForwardUnit.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ForwardUnit

Top level modules:
	ForwardUnit

} {} {}} C:/Users/W24880/Desktop/modelsim_project/Lab6/template/ImmGen.v {1 {vlog -work work -stats=none C:/Users/W24880/Desktop/modelsim_project/Lab6/template/ImmGen.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ImmGen

Top level modules:
	ImmGen

} {} {}} C:/Users/W24880/Desktop/modelsim_project/Lab6/template/REG_FILE.v {1 {vlog -work work -stats=none C:/Users/W24880/Desktop/modelsim_project/Lab6/template/REG_FILE.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module REG_FILE

Top level modules:
	REG_FILE

} {} {}} C:/Users/W24880/Desktop/modelsim_project/Lab6/template/DetectionUnit.v {1 {vlog -work work -stats=none C:/Users/W24880/Desktop/modelsim_project/Lab6/template/DetectionUnit.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module DetectionUnit

Top level modules:
	DetectionUnit

} {} {}} C:/Users/W24880/Desktop/modelsim_project/Lab6/template/BTB.v {1 {vlog -work work -stats=none C:/Users/W24880/Desktop/modelsim_project/Lab6/template/BTB.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module BTB

Top level modules:
	BTB

} {} {}} C:/Users/W24880/Desktop/modelsim_project/Lab6/template/RISCV_TOP.v {1 {vlog -work work -stats=none C:/Users/W24880/Desktop/modelsim_project/Lab6/template/RISCV_TOP.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module RISCV_TOP

Top level modules:
	RISCV_TOP

} {} {}} C:/Users/W24880/Desktop/modelsim_project/Lab6/template/RISCV_CLKRST.v {1 {vlog -work work -stats=none C:/Users/W24880/Desktop/modelsim_project/Lab6/template/RISCV_CLKRST.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module RISCV_CLKRST

Top level modules:
	RISCV_CLKRST

} {} {}} C:/Users/W24880/Desktop/modelsim_project/Lab6/template/BranchComp.v {1 {vlog -work work -stats=none C:/Users/W24880/Desktop/modelsim_project/Lab6/template/BranchComp.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module BranchComp

Top level modules:
	BranchComp

} {} {}} C:/Users/W24880/Desktop/modelsim_project/Lab6/template/ControlUnit.v {1 {vlog -work work -stats=none C:/Users/W24880/Desktop/modelsim_project/Lab6/template/ControlUnit.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ControlUnit

Top level modules:
	ControlUnit

} {} {}} C:/Users/W24880/Desktop/modelsim_project/Lab6/template/AluUnit.v {1 {vlog -work work -stats=none C:/Users/W24880/Desktop/modelsim_project/Lab6/template/AluUnit.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module AluUnit

Top level modules:
	AluUnit

} {} {}}
