// Seed: 4114286143
module module_0;
  tri0 id_1;
  assign id_1 = id_1;
  wire id_2;
  wor  id_3;
  wire id_4;
  wire id_5 = 1;
  id_6(
      .id_0(1'b0), .id_1(id_5)
  );
  uwire id_7 = id_1;
  assign id_7 = 1;
  assign #1 id_5 = id_3;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    input tri1 id_2,
    output supply1 id_3
);
  wire id_5;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic [7:0] id_7;
  assign id_7[1 : 1] = id_1;
  assign id_7 = id_2;
  assign id_6 = id_4;
  assign id_6[1 : ""] = id_4;
  module_0 modCall_1 ();
  initial begin : LABEL_0
    assert (id_1[1 : 1]);
  end
endmodule
