// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.1
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module a0_aes_addRoundKey (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_buf_r_AWVALID,
        m_axi_buf_r_AWREADY,
        m_axi_buf_r_AWADDR,
        m_axi_buf_r_AWID,
        m_axi_buf_r_AWLEN,
        m_axi_buf_r_AWSIZE,
        m_axi_buf_r_AWBURST,
        m_axi_buf_r_AWLOCK,
        m_axi_buf_r_AWCACHE,
        m_axi_buf_r_AWPROT,
        m_axi_buf_r_AWQOS,
        m_axi_buf_r_AWREGION,
        m_axi_buf_r_AWUSER,
        m_axi_buf_r_WVALID,
        m_axi_buf_r_WREADY,
        m_axi_buf_r_WDATA,
        m_axi_buf_r_WSTRB,
        m_axi_buf_r_WLAST,
        m_axi_buf_r_WID,
        m_axi_buf_r_WUSER,
        m_axi_buf_r_ARVALID,
        m_axi_buf_r_ARREADY,
        m_axi_buf_r_ARADDR,
        m_axi_buf_r_ARID,
        m_axi_buf_r_ARLEN,
        m_axi_buf_r_ARSIZE,
        m_axi_buf_r_ARBURST,
        m_axi_buf_r_ARLOCK,
        m_axi_buf_r_ARCACHE,
        m_axi_buf_r_ARPROT,
        m_axi_buf_r_ARQOS,
        m_axi_buf_r_ARREGION,
        m_axi_buf_r_ARUSER,
        m_axi_buf_r_RVALID,
        m_axi_buf_r_RREADY,
        m_axi_buf_r_RDATA,
        m_axi_buf_r_RLAST,
        m_axi_buf_r_RID,
        m_axi_buf_r_RUSER,
        m_axi_buf_r_RRESP,
        m_axi_buf_r_BVALID,
        m_axi_buf_r_BREADY,
        m_axi_buf_r_BRESP,
        m_axi_buf_r_BID,
        m_axi_buf_r_BUSER,
        buf_offset,
        m_axi_key_AWVALID,
        m_axi_key_AWREADY,
        m_axi_key_AWADDR,
        m_axi_key_AWID,
        m_axi_key_AWLEN,
        m_axi_key_AWSIZE,
        m_axi_key_AWBURST,
        m_axi_key_AWLOCK,
        m_axi_key_AWCACHE,
        m_axi_key_AWPROT,
        m_axi_key_AWQOS,
        m_axi_key_AWREGION,
        m_axi_key_AWUSER,
        m_axi_key_WVALID,
        m_axi_key_WREADY,
        m_axi_key_WDATA,
        m_axi_key_WSTRB,
        m_axi_key_WLAST,
        m_axi_key_WID,
        m_axi_key_WUSER,
        m_axi_key_ARVALID,
        m_axi_key_ARREADY,
        m_axi_key_ARADDR,
        m_axi_key_ARID,
        m_axi_key_ARLEN,
        m_axi_key_ARSIZE,
        m_axi_key_ARBURST,
        m_axi_key_ARLOCK,
        m_axi_key_ARCACHE,
        m_axi_key_ARPROT,
        m_axi_key_ARQOS,
        m_axi_key_ARREGION,
        m_axi_key_ARUSER,
        m_axi_key_RVALID,
        m_axi_key_RREADY,
        m_axi_key_RDATA,
        m_axi_key_RLAST,
        m_axi_key_RID,
        m_axi_key_RUSER,
        m_axi_key_RRESP,
        m_axi_key_BVALID,
        m_axi_key_BREADY,
        m_axi_key_BRESP,
        m_axi_key_BID,
        m_axi_key_BUSER,
        key_offset,
        key_offset_offset
);

parameter    ap_ST_fsm_state1 = 18'd1;
parameter    ap_ST_fsm_state2 = 18'd2;
parameter    ap_ST_fsm_state3 = 18'd4;
parameter    ap_ST_fsm_state4 = 18'd8;
parameter    ap_ST_fsm_state5 = 18'd16;
parameter    ap_ST_fsm_state6 = 18'd32;
parameter    ap_ST_fsm_state7 = 18'd64;
parameter    ap_ST_fsm_state8 = 18'd128;
parameter    ap_ST_fsm_state9 = 18'd256;
parameter    ap_ST_fsm_state10 = 18'd512;
parameter    ap_ST_fsm_state11 = 18'd1024;
parameter    ap_ST_fsm_state12 = 18'd2048;
parameter    ap_ST_fsm_state13 = 18'd4096;
parameter    ap_ST_fsm_state14 = 18'd8192;
parameter    ap_ST_fsm_state15 = 18'd16384;
parameter    ap_ST_fsm_state16 = 18'd32768;
parameter    ap_ST_fsm_state17 = 18'd65536;
parameter    ap_ST_fsm_state18 = 18'd131072;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_buf_r_AWVALID;
input   m_axi_buf_r_AWREADY;
output  [31:0] m_axi_buf_r_AWADDR;
output  [0:0] m_axi_buf_r_AWID;
output  [31:0] m_axi_buf_r_AWLEN;
output  [2:0] m_axi_buf_r_AWSIZE;
output  [1:0] m_axi_buf_r_AWBURST;
output  [1:0] m_axi_buf_r_AWLOCK;
output  [3:0] m_axi_buf_r_AWCACHE;
output  [2:0] m_axi_buf_r_AWPROT;
output  [3:0] m_axi_buf_r_AWQOS;
output  [3:0] m_axi_buf_r_AWREGION;
output  [0:0] m_axi_buf_r_AWUSER;
output   m_axi_buf_r_WVALID;
input   m_axi_buf_r_WREADY;
output  [7:0] m_axi_buf_r_WDATA;
output  [0:0] m_axi_buf_r_WSTRB;
output   m_axi_buf_r_WLAST;
output  [0:0] m_axi_buf_r_WID;
output  [0:0] m_axi_buf_r_WUSER;
output   m_axi_buf_r_ARVALID;
input   m_axi_buf_r_ARREADY;
output  [31:0] m_axi_buf_r_ARADDR;
output  [0:0] m_axi_buf_r_ARID;
output  [31:0] m_axi_buf_r_ARLEN;
output  [2:0] m_axi_buf_r_ARSIZE;
output  [1:0] m_axi_buf_r_ARBURST;
output  [1:0] m_axi_buf_r_ARLOCK;
output  [3:0] m_axi_buf_r_ARCACHE;
output  [2:0] m_axi_buf_r_ARPROT;
output  [3:0] m_axi_buf_r_ARQOS;
output  [3:0] m_axi_buf_r_ARREGION;
output  [0:0] m_axi_buf_r_ARUSER;
input   m_axi_buf_r_RVALID;
output   m_axi_buf_r_RREADY;
input  [7:0] m_axi_buf_r_RDATA;
input   m_axi_buf_r_RLAST;
input  [0:0] m_axi_buf_r_RID;
input  [0:0] m_axi_buf_r_RUSER;
input  [1:0] m_axi_buf_r_RRESP;
input   m_axi_buf_r_BVALID;
output   m_axi_buf_r_BREADY;
input  [1:0] m_axi_buf_r_BRESP;
input  [0:0] m_axi_buf_r_BID;
input  [0:0] m_axi_buf_r_BUSER;
input  [31:0] buf_offset;
output   m_axi_key_AWVALID;
input   m_axi_key_AWREADY;
output  [31:0] m_axi_key_AWADDR;
output  [0:0] m_axi_key_AWID;
output  [31:0] m_axi_key_AWLEN;
output  [2:0] m_axi_key_AWSIZE;
output  [1:0] m_axi_key_AWBURST;
output  [1:0] m_axi_key_AWLOCK;
output  [3:0] m_axi_key_AWCACHE;
output  [2:0] m_axi_key_AWPROT;
output  [3:0] m_axi_key_AWQOS;
output  [3:0] m_axi_key_AWREGION;
output  [0:0] m_axi_key_AWUSER;
output   m_axi_key_WVALID;
input   m_axi_key_WREADY;
output  [7:0] m_axi_key_WDATA;
output  [0:0] m_axi_key_WSTRB;
output   m_axi_key_WLAST;
output  [0:0] m_axi_key_WID;
output  [0:0] m_axi_key_WUSER;
output   m_axi_key_ARVALID;
input   m_axi_key_ARREADY;
output  [31:0] m_axi_key_ARADDR;
output  [0:0] m_axi_key_ARID;
output  [31:0] m_axi_key_ARLEN;
output  [2:0] m_axi_key_ARSIZE;
output  [1:0] m_axi_key_ARBURST;
output  [1:0] m_axi_key_ARLOCK;
output  [3:0] m_axi_key_ARCACHE;
output  [2:0] m_axi_key_ARPROT;
output  [3:0] m_axi_key_ARQOS;
output  [3:0] m_axi_key_ARREGION;
output  [0:0] m_axi_key_ARUSER;
input   m_axi_key_RVALID;
output   m_axi_key_RREADY;
input  [7:0] m_axi_key_RDATA;
input   m_axi_key_RLAST;
input  [0:0] m_axi_key_RID;
input  [0:0] m_axi_key_RUSER;
input  [1:0] m_axi_key_RRESP;
input   m_axi_key_BVALID;
output   m_axi_key_BREADY;
input  [1:0] m_axi_key_BRESP;
input  [0:0] m_axi_key_BID;
input  [0:0] m_axi_key_BUSER;
input  [31:0] key_offset;
input  [5:0] key_offset_offset;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_buf_r_AWVALID;
reg m_axi_buf_r_WVALID;
reg m_axi_buf_r_ARVALID;
reg m_axi_buf_r_RREADY;
reg m_axi_buf_r_BREADY;
reg m_axi_key_ARVALID;
reg m_axi_key_RREADY;

(* fsm_encoding = "none" *) reg   [17:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    buf_r_blk_n_AR;
wire    ap_CS_fsm_state4;
reg    buf_r_blk_n_R;
wire    ap_CS_fsm_state11;
reg    buf_r_blk_n_AW;
wire    ap_CS_fsm_state12;
reg    buf_r_blk_n_W;
wire    ap_CS_fsm_state13;
reg    buf_r_blk_n_B;
wire    ap_CS_fsm_state18;
reg    key_blk_n_AR;
reg    key_blk_n_R;
wire   [4:0] tmp_42_fu_121_p1;
reg   [4:0] tmp_42_reg_189;
wire   [4:0] i_11_fu_125_p2;
reg   [4:0] i_11_reg_194;
wire    ap_CS_fsm_state2;
wire   [4:0] sum_fu_145_p2;
reg   [4:0] sum_reg_202;
wire   [0:0] tmp_fu_135_p2;
reg   [31:0] buf_addr_reg_207;
reg   [31:0] key_addr_reg_214;
wire    ap_CS_fsm_state3;
reg   [7:0] key_addr_read_reg_220;
reg    ap_block_state11;
reg   [7:0] buf_addr_read_reg_225;
wire   [7:0] tmp_34_fu_175_p2;
reg   [7:0] tmp_34_reg_230;
reg    ap_sig_ioackin_m_axi_buf_r_AWREADY;
reg   [4:0] i_reg_110;
wire   [31:0] sum1_fu_150_p2;
wire   [31:0] sum3_fu_164_p2;
reg    ap_reg_ioackin_m_axi_key_ARREADY;
reg    ap_sig_ioackin_m_axi_key_ARREADY;
reg    ap_sig_ioackin_m_axi_buf_r_ARREADY;
reg    ap_block_state4_io;
reg    ap_reg_ioackin_m_axi_buf_r_ARREADY;
reg    ap_reg_ioackin_m_axi_buf_r_AWREADY;
reg    ap_reg_ioackin_m_axi_buf_r_WREADY;
reg    ap_sig_ioackin_m_axi_buf_r_WREADY;
wire  signed [7:0] i_11_cast_fu_131_p1;
wire   [31:0] tmp_s_fu_141_p1;
wire   [31:0] sum_cast_fu_161_p1;
reg   [17:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 18'd1;
#0 ap_reg_ioackin_m_axi_key_ARREADY = 1'b0;
#0 ap_reg_ioackin_m_axi_buf_r_ARREADY = 1'b0;
#0 ap_reg_ioackin_m_axi_buf_r_AWREADY = 1'b0;
#0 ap_reg_ioackin_m_axi_buf_r_WREADY = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_m_axi_buf_r_ARREADY <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            if ((ap_block_state4_io == 1'b0)) begin
                ap_reg_ioackin_m_axi_buf_r_ARREADY <= 1'b0;
            end else if ((1'b1 == m_axi_buf_r_ARREADY)) begin
                ap_reg_ioackin_m_axi_buf_r_ARREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_m_axi_buf_r_AWREADY <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state12)) begin
            if ((ap_sig_ioackin_m_axi_buf_r_AWREADY == 1'b1)) begin
                ap_reg_ioackin_m_axi_buf_r_AWREADY <= 1'b0;
            end else if ((1'b1 == m_axi_buf_r_AWREADY)) begin
                ap_reg_ioackin_m_axi_buf_r_AWREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_m_axi_buf_r_WREADY <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            if ((ap_sig_ioackin_m_axi_buf_r_WREADY == 1'b1)) begin
                ap_reg_ioackin_m_axi_buf_r_WREADY <= 1'b0;
            end else if ((1'b1 == m_axi_buf_r_WREADY)) begin
                ap_reg_ioackin_m_axi_buf_r_WREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_m_axi_key_ARREADY <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            if ((ap_block_state4_io == 1'b0)) begin
                ap_reg_ioackin_m_axi_key_ARREADY <= 1'b0;
            end else if ((1'b1 == m_axi_key_ARREADY)) begin
                ap_reg_ioackin_m_axi_key_ARREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state18) & (m_axi_buf_r_BVALID == 1'b1))) begin
        i_reg_110 <= i_11_reg_194;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_reg_110 <= 5'd16;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & ~((1'b0 == m_axi_key_RVALID) | (1'b0 == m_axi_buf_r_RVALID)))) begin
        buf_addr_read_reg_225 <= m_axi_buf_r_RDATA;
        key_addr_read_reg_220 <= m_axi_key_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'd0 == tmp_fu_135_p2))) begin
        buf_addr_reg_207 <= sum1_fu_150_p2;
        sum_reg_202 <= sum_fu_145_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_11_reg_194 <= i_11_fu_125_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        key_addr_reg_214 <= sum3_fu_164_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (ap_sig_ioackin_m_axi_buf_r_AWREADY == 1'b1))) begin
        tmp_34_reg_230 <= tmp_34_fu_175_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp_42_reg_189 <= tmp_42_fu_121_p1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state2) & (tmp_fu_135_p2 == 1'd1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_fu_135_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_reg_ioackin_m_axi_buf_r_ARREADY)) begin
        ap_sig_ioackin_m_axi_buf_r_ARREADY = m_axi_buf_r_ARREADY;
    end else begin
        ap_sig_ioackin_m_axi_buf_r_ARREADY = 1'b1;
    end
end

always @ (*) begin
    if ((1'b0 == ap_reg_ioackin_m_axi_buf_r_AWREADY)) begin
        ap_sig_ioackin_m_axi_buf_r_AWREADY = m_axi_buf_r_AWREADY;
    end else begin
        ap_sig_ioackin_m_axi_buf_r_AWREADY = 1'b1;
    end
end

always @ (*) begin
    if ((1'b0 == ap_reg_ioackin_m_axi_buf_r_WREADY)) begin
        ap_sig_ioackin_m_axi_buf_r_WREADY = m_axi_buf_r_WREADY;
    end else begin
        ap_sig_ioackin_m_axi_buf_r_WREADY = 1'b1;
    end
end

always @ (*) begin
    if ((1'b0 == ap_reg_ioackin_m_axi_key_ARREADY)) begin
        ap_sig_ioackin_m_axi_key_ARREADY = m_axi_key_ARREADY;
    end else begin
        ap_sig_ioackin_m_axi_key_ARREADY = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buf_r_blk_n_AR = m_axi_buf_r_ARREADY;
    end else begin
        buf_r_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        buf_r_blk_n_AW = m_axi_buf_r_AWREADY;
    end else begin
        buf_r_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        buf_r_blk_n_B = m_axi_buf_r_BVALID;
    end else begin
        buf_r_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buf_r_blk_n_R = m_axi_buf_r_RVALID;
    end else begin
        buf_r_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        buf_r_blk_n_W = m_axi_buf_r_WREADY;
    end else begin
        buf_r_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        key_blk_n_AR = m_axi_key_ARREADY;
    end else begin
        key_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        key_blk_n_R = m_axi_key_RVALID;
    end else begin
        key_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'b0 == ap_reg_ioackin_m_axi_buf_r_ARREADY))) begin
        m_axi_buf_r_ARVALID = 1'b1;
    end else begin
        m_axi_buf_r_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) & (1'b0 == ap_reg_ioackin_m_axi_buf_r_AWREADY))) begin
        m_axi_buf_r_AWVALID = 1'b1;
    end else begin
        m_axi_buf_r_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) & (m_axi_buf_r_BVALID == 1'b1))) begin
        m_axi_buf_r_BREADY = 1'b1;
    end else begin
        m_axi_buf_r_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & ~((1'b0 == m_axi_key_RVALID) | (1'b0 == m_axi_buf_r_RVALID)))) begin
        m_axi_buf_r_RREADY = 1'b1;
    end else begin
        m_axi_buf_r_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) & (1'b0 == ap_reg_ioackin_m_axi_buf_r_WREADY))) begin
        m_axi_buf_r_WVALID = 1'b1;
    end else begin
        m_axi_buf_r_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'b0 == ap_reg_ioackin_m_axi_key_ARREADY))) begin
        m_axi_key_ARVALID = 1'b1;
    end else begin
        m_axi_key_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & ~((1'b0 == m_axi_key_RVALID) | (1'b0 == m_axi_buf_r_RVALID)))) begin
        m_axi_key_RREADY = 1'b1;
    end else begin
        m_axi_key_RREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (tmp_fu_135_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (ap_block_state4_io == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & ~((1'b0 == m_axi_key_RVALID) | (1'b0 == m_axi_buf_r_RVALID)))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((1'b1 == ap_CS_fsm_state12) & (ap_sig_ioackin_m_axi_buf_r_AWREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == ap_CS_fsm_state13) & (ap_sig_ioackin_m_axi_buf_r_WREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            if (((1'b1 == ap_CS_fsm_state18) & (m_axi_buf_r_BVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_block_state11 = ((1'b0 == m_axi_key_RVALID) | (1'b0 == m_axi_buf_r_RVALID));
end

always @ (*) begin
    ap_block_state4_io = ((1'b0 == ap_sig_ioackin_m_axi_key_ARREADY) | (1'b0 == ap_sig_ioackin_m_axi_buf_r_ARREADY));
end

assign i_11_cast_fu_131_p1 = $signed(i_11_fu_125_p2);

assign i_11_fu_125_p2 = ($signed(i_reg_110) + $signed(5'd31));

assign m_axi_buf_r_ARADDR = buf_addr_reg_207;

assign m_axi_buf_r_ARBURST = 2'd0;

assign m_axi_buf_r_ARCACHE = 4'd0;

assign m_axi_buf_r_ARID = 1'd0;

assign m_axi_buf_r_ARLEN = 32'd1;

assign m_axi_buf_r_ARLOCK = 2'd0;

assign m_axi_buf_r_ARPROT = 3'd0;

assign m_axi_buf_r_ARQOS = 4'd0;

assign m_axi_buf_r_ARREGION = 4'd0;

assign m_axi_buf_r_ARSIZE = 3'd0;

assign m_axi_buf_r_ARUSER = 1'd0;

assign m_axi_buf_r_AWADDR = buf_addr_reg_207;

assign m_axi_buf_r_AWBURST = 2'd0;

assign m_axi_buf_r_AWCACHE = 4'd0;

assign m_axi_buf_r_AWID = 1'd0;

assign m_axi_buf_r_AWLEN = 32'd1;

assign m_axi_buf_r_AWLOCK = 2'd0;

assign m_axi_buf_r_AWPROT = 3'd0;

assign m_axi_buf_r_AWQOS = 4'd0;

assign m_axi_buf_r_AWREGION = 4'd0;

assign m_axi_buf_r_AWSIZE = 3'd0;

assign m_axi_buf_r_AWUSER = 1'd0;

assign m_axi_buf_r_WDATA = tmp_34_reg_230;

assign m_axi_buf_r_WID = 1'd0;

assign m_axi_buf_r_WLAST = 1'b0;

assign m_axi_buf_r_WSTRB = 1'd1;

assign m_axi_buf_r_WUSER = 1'd0;

assign m_axi_key_ARADDR = key_addr_reg_214;

assign m_axi_key_ARBURST = 2'd0;

assign m_axi_key_ARCACHE = 4'd0;

assign m_axi_key_ARID = 1'd0;

assign m_axi_key_ARLEN = 32'd1;

assign m_axi_key_ARLOCK = 2'd0;

assign m_axi_key_ARPROT = 3'd0;

assign m_axi_key_ARQOS = 4'd0;

assign m_axi_key_ARREGION = 4'd0;

assign m_axi_key_ARSIZE = 3'd0;

assign m_axi_key_ARUSER = 1'd0;

assign m_axi_key_AWADDR = 32'd0;

assign m_axi_key_AWBURST = 2'd0;

assign m_axi_key_AWCACHE = 4'd0;

assign m_axi_key_AWID = 1'd0;

assign m_axi_key_AWLEN = 32'd0;

assign m_axi_key_AWLOCK = 2'd0;

assign m_axi_key_AWPROT = 3'd0;

assign m_axi_key_AWQOS = 4'd0;

assign m_axi_key_AWREGION = 4'd0;

assign m_axi_key_AWSIZE = 3'd0;

assign m_axi_key_AWUSER = 1'd0;

assign m_axi_key_AWVALID = 1'b0;

assign m_axi_key_BREADY = 1'b0;

assign m_axi_key_WDATA = 8'd0;

assign m_axi_key_WID = 1'd0;

assign m_axi_key_WLAST = 1'b0;

assign m_axi_key_WSTRB = 1'd0;

assign m_axi_key_WUSER = 1'd0;

assign m_axi_key_WVALID = 1'b0;

assign sum1_fu_150_p2 = (tmp_s_fu_141_p1 + buf_offset);

assign sum3_fu_164_p2 = (sum_cast_fu_161_p1 + key_offset);

assign sum_cast_fu_161_p1 = sum_reg_202;

assign sum_fu_145_p2 = (i_11_fu_125_p2 + tmp_42_reg_189);

assign tmp_34_fu_175_p2 = (buf_addr_read_reg_225 ^ key_addr_read_reg_220);

assign tmp_42_fu_121_p1 = key_offset_offset[4:0];

assign tmp_fu_135_p2 = ((i_reg_110 == 5'd0) ? 1'b1 : 1'b0);

assign tmp_s_fu_141_p1 = $unsigned(i_11_cast_fu_131_p1);

endmodule //a0_aes_addRoundKey
