$date
	Fri Apr 26 15:38:54 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ALU_Tb $end
$var wire 32 ! ALUs_tb [31:0] $end
$var reg 4 " ALUop_tb [3:0] $end
$var reg 32 # A_tb [31:0] $end
$var reg 32 $ B_tb [31:0] $end
$scope module ALU_inst $end
$var wire 32 % A [31:0] $end
$var wire 4 & ALUop [3:0] $end
$var wire 32 ' B [31:0] $end
$var reg 32 ( ALUS [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1100 (
b111 '
b0 &
b101 %
b111 $
b101 #
b0 "
b1100 !
$end
#10
b11111111111111111111111111111110 !
b11111111111111111111111111111110 (
b1000 "
b1000 &
#20
b101 !
b101 (
b111 "
b111 &
#30
b111 !
b111 (
b110 "
b110 &
#40
b10 !
b10 (
b100 "
b100 &
#50
b1010000000 !
b1010000000 (
b1 "
b1 &
#60
b0 !
b0 (
b101 "
b101 &
#70
b1101 "
b1101 &
#80
b1 !
b1 (
b10 "
b10 &
b101 $
b101 '
b11111111111111111111111111111011 #
b11111111111111111111111111111011 %
#90
b0 !
b0 (
b11 "
b11 &
#100
