[1] 2000. SPEC, SPEC CPU2000 and CPU2006, http://www.spec.org/. (2000).
[2] 2011. HMC Consortium. http://www.hybridmemorycube.org/technology.html.
(2011).
[3] 2014. 4RCD0124K DDR4, http://www.idt.com/. (2014).
[4] 2014. CAB4A DDR4, http://www.ti.com/lit/ds/symlink/cab4a.pdf. (2014).
[5] 2014. Published U.S Patent Application. Dynamic partial power down of memoryside cache in a 2-level memory hierarchy, PCT/US2011/066302. (2014). https:
//www.google.com/patents/US20140304475
[6] 2015.
JEDEC
Specifications
for
HBM,
JESD235A.
http://www.jedec.org/standards-documents/docs/jesd235a. (2015).
[7] Shaizeen Aga and Satish Narayanasamy. 2017. InvisiMem: Smart Memory
Defenses for Memory Bus Side Channel. In Proceedings of the International
Symposium on Computer Architecture (ISCA). ACM.
[8] Ameen Akel, Adrian M. Caulfield, Todor I. Mollov, Rajesh K. Gupta, and Steven
Swanson. 2011. Onyx: A Protoype Phase Change Memory Storage Array. In
Proceedings of the 3rd USENIX Conference on Hot Topics in Storage and File
Systems (HotStorage’11). USENIX Association, Berkeley, CA, USA, 2–2. http:
//dl.acm.org/citation.cfm?id=2002218.2002220
[9] Amro Awad, Pratyusa Manadhata, Stuart Haber, Yan Solihin, and William
Horne. 2016. Silent Shredder: Zero-Cost Shredding for Secure Non-Volatile
Main Memory Controllers. In Proceedings of the Twenty-First International
Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS ’16). ACM, New York, NY, USA, 263–276. https:
//doi.org/10.1145/2872362.2872377
[10] Shivam Bhasin, Paolo Maistri, and Francesco Regazzoni. 2014. Malicious wave:
A survey on actively tampering using electromagnetic glitch. In Proceedings
of the IEEE International Symposium on Electromagnetic Compatibility, Tokyo
(EMC’14/Tokyo), 2014. IEEE, 318–321.
[11] Nathan Binkert, Bradford Beckmann, Gabriel Black, Steven K. Reinhardt, Ali
Saidi, Arkaprava Basu, Joel Hestness, Derek R. Hower, Tushar Krishna, Somayeh
Sardashti, Rathijit Sen, Korey Sewell, Muhammad Shoaib, Nilay Vaish, Mark D.
Hill, and David A. Wood. 2011. The Gem5 simulator. SIGARCH Comput. Archit.
News 39, 2 (Aug. 2011), 1–7. https://doi.org/10.1145/2024716.2024718
[12] BRYAN BLACK. 2013.
DIE STACKING IS HAPPENING!,
http://www.microarch.org/micro46/files/keynote1.pdf. (2013).
[13] Wayne Burleson, Onur Mutlu, and Mohit Tiwari. 2016. INVITED: Who Is the Major Threat to Tomorrow’s Security? You, the Hardware Designer. In Proceedings
of the 53rd Annual Design Automation Conference. ACM, 145.
[14] Siddhartha Chhabra and Yan Solihin. 2011. i-NVMM: A Secure Non-volatile
Main Memory System with Incremental Encryption. In Proceedings of the 38th
Annual International Symposium on Computer Architecture (ISCA ’11). ACM,
New York, NY, USA, 177–188. https://doi.org/10.1145/2000064.2000086
[15] Victor Costan, Ilia Lebedev, and Srinivas Devadas. 2016. Sanctum: Minimal
Hardware Extensions for Strong Software Isolation. In USENIX Security. Vol. 16.
2016.
[16] Srinivas Devadas, Marten van Dijk, Christopher W Fletcher, Ling Ren, Elaine Shi,
and Daniel Wichs. 2016. Onion ORAM: A constant bandwidth blowup oblivious
RAM. In Theory of Cryptography Conference. Springer, 145–174.
[17] D. Eastlake, 3rd and P. Jones. 2001. US Secure Hash Algorithm 1 (SHA1).
(2001).
[18] Yasuko Eckert, Nuwan Jayasena, and Gabriel H. Loh. 2014. Thermal Feasibility
of Die-Stacked Processing in Memory. Workshop on Near-Data Processing
(WoNDP). (2014).
[19] Andrew Ferraiuolo, Yao Wang, Danfeng Zhang, Andrew C Myers, and G Edward
Suh. Lattice Priority Scheduling: Low-Overhead Timing-Channel Protection for
a Shared Memory Controller. In Proceedings of the IEEE 22nd International
Symposium on High Performance Computer Architecture (HPCA), 2016.
[20] Christopher W Fletcher, Ling Ren, Albert Kwon, Marten van Dijk, and Srinivas
Devadas. 2015. Freecursive ORAM:[nearly] free recursion and integrity verification for position-based Oblivious RAM. In ACM SIGPLAN Notices, Vol. 50.
ACM, 103–116.
[21] Christopher W Fletcher, Ling Ren, Xiangyao Yu, Marten Van Dijk, Omer Khan,
and Srinivas Devadas. 2014. Suppressing the Oblivious RAM timing channel
while making information leakage and program efficiency trade-offs. In 2014
IEEE 20th International Symposium on High Performance Computer Architecture
(HPCA). IEEE, 213–224.
[22] Lan Gao, Jun Yang, Marek Chrobak, Youtao Zhang, San Nguyen, and HsienHsin S Lee. 2006. A low-cost memory remapping scheme for address bus protection. In Proceedings of the 15th International Conference on Parallel Architectures
and Compilation techniques (PACT). ACM, 74–83.
[23] Oded Goldreich, Shafi Goldwasser, and Silvio Micali. 1986. How to Construct
Random Functions. J. ACM 33, 4 (Aug. 1986), 792–807. https://doi.org/10.1145/
6490.6503
[24] Oded Goldreich and Rafail Ostrovsky. 1996. Software protection and simulation
on Oblivious RAMs. Journal of the ACM (JACM) 43, 3 (1996), 431–473.
[25] Yufei Gu, Yangchun Fu, Aravind Prakash, Zhiqiang Lin, and Heng Yin. 2012.
OS-Sommelier: memory-only operating system fingerprinting in the cloud. In
Proceedings of the Third ACM Symposium on Cloud Computing. ACM, 5.
[26] Jeff Hao and Valeria Bertacco. 2009. PowerRanger: Assessing circuit vulnerability
to power attacks using SAT-based static analysis. In Proceedings of the IEEE
International High Level Design Validation and Test Workshop, 2009. HLDVT
2009. 54–59. https://doi.org/10.1109/HLDVT.2009.5340174
[27] Andrew Huang. 2003. Keeping Secrets in Hardware: The Microsoft Xbox Case
Study. In Revised Papers from the 4th International Workshop on Cryptographic
Hardware and Embedded Systems (CHES ’02). Springer-Verlag, London, UK,
UK, 213–227. http://dl.acm.org/citation.cfm?id=648255.752707

[28] Casen Hunger, Mikhail Kazdagli, Ankit Rawat, Alex Dimakis, Sriram Vishwanath,
and Mohit Tiwari. 2015. Understanding contention-based channels and using
them for defense. In Proceedings of IEEE 21st International Symposium on High
Performance Computer Architecture (HPCA), 2015. IEEE, 639–650.
[29] Michael Hutter and Jörn-Marc Schmidt. 2013. The temperature side channel and
heating fault attacks. In International Conference on Smart Card Research and
Advanced Applications. Springer, 219–235.
[30] Intel. 2013. Intel Software Guard Extensions. https://software.intel.com/en-us/sgx
(2013).
[31] Paul Kocher, Joshua Jaffe, Benjamin Jun, and Pankaj Rohatgi. 2011. Introduction
to differential power analysis. Journal of Cryptographic Engineering 1, 1 (2011),
5–27.
[32] Benjamin C Lee, Engin Ipek, Onur Mutlu, and Doug Burger. 2009. Architecting phase change memory as a scalable DRAM alternative. In ACM SIGARCH
Computer Architecture News, Vol. 37. ACM, 2–13.
[33] Ziyi Liu, JongHyuk Lee, Junyuan Zeng, Yuanfeng Wen, Zhiqiang Lin, and Weidong Shi. 2013. CPU Transparent Protection of OS Kernel and Hypervisor
Integrity with Programmable DRAM. SIGARCH Comput. Archit. News 41, 3
(June 2013), 392–403. https://doi.org/10.1145/2508148.2485956
[34] Krishna T Malladi, Benjamin C Lee, Frank A Nothaft, Christos Kozyrakis,
Karthika Periyathambi, and Mark Horowitz. 2012. Towards energy-proportional
datacenter memory with mobile DRAM. In ACM SIGARCH Computer Architecture News, Vol. 40. IEEE Computer Society, 37–48.
[35] Ueli M Maurer and Stefan Wolf. 2000. The Diffie-Hellman protocol. In Towards
a quarter-century of public key cryptography. Springer, 77–101.
[36] Thomas S Messerges. 2000. Securing the AES finalists against power analysis
attacks. In International Workshop on Fast Software Encryption. Springer, 150–
164.
[37] Thomas S Messerges, Ezzy A Dabbish, and Robert H Sloan. 1999. Investigations
of Power Analysis Attacks on Smartcards. Smartcard 99 (1999), 151–161.
[38] OpenCores. 2012. Tiny AES, http://opencores.org/project/. (2012).
[39] OpenCores. 2014. MD5 Pipelined, http://opencores.org/project/. (2014).
[40] Ling Ren, Christopher Fletcher, Albert Kwon, Emil Stefanov, Elaine Shi, Marten
Van Dijk, and Srinivas Devadas. 2015. Constants count: practical improvements
to Oblivious RAM. In 24th USENIX Security Symposium (USENIX Security 15).
415–430.
[41] Ling Ren, Christopher W. Fletcher, Albert Kwon, Emil Stefanov, Elaine Shi,
Marten van Dijk, and Srinivas Devadas. 2014. Ring ORAM: Closing the Gap
Between Small and Large Client Storage Oblivious RAM. IACR Cryptology
ePrint Archive 2014 (2014), 997.
[42] Ronald Rivest. 1992. The MD5 Message-Digest Algorithm. (1992).
[43] Brian Rogers, Siddhartha Chhabra, Milos Prvulovic, and Yan Solihin. 2007.
Using Address Independent Seed Encryption and Bonsai Merkle Trees to Make
Secure Processors OS- and Performance-Friendly. In Proceedings of the 40th
Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-40),
2007 (MICRO 40). IEEE Computer Society, Washington, DC, USA, 183–196.
https://doi.org/10.1109/MICRO.2007.44
[44] Brian Rogers, Chenyu Yan, Siddhartha Chhabra, Milos Prvulovic, and Yan Solihin. 2008. Single-level integrity and confidentiality protection for distributed
shared memory multiprocessors. In Proceedings of the IEEE 14th International
Symposium on High Performance Computer Architecture, 2008. IEEE, 161–172.
[45] Mark Seaborn and Thomas Dullien. 2015. Exploiting the DRAM rowhammer
bug to gain kernel privileges. Black Hat (2015).
[46] Ali Shafiee, Akhila Gundu, Manjunath Shevgoor, Rajeev Balasubramonian, and
Mohit Tiwari. 2015. Avoiding information leakage in the memory controller with
fixed service policies. In Proceedings of the 48th International Symposium on
Microarchitecture. ACM, 89–101.
[47] Emil Stefanov, Marten Van Dijk, Elaine Shi, Christopher Fletcher, Ling Ren,
Xiangyao Yu, and Srinivas Devadas. 2013. Path ORAM: an extremely simple
oblivious RAM protocol. In Proceedings of the 2013 ACM SIGSAC conference
on Computer & communications security. ACM, 299–310.
[48] Devesh Tiwari, Saurabh Gupta, James Rogers, Don Maxwell, Paolo Rech, Sudharshan Vazhkudai, Daniel Oliveira, Dave Londo, Nathan DeBardeleben, Philippe
Navaux, and others. 2015. Understanding gpu errors on large-scale hpc systems
and the implications for system design and operation. In Proceedings of the
IEEE 21st International Symposium on High Performance Computer Architecture
(HPCA), 2015. IEEE, 331–342.
[49] Hung Vuong. 2013. Mobile Memory Technology Roadmap. JEDEC (2013).
[50] Chenyu Yan, Daniel Englender, Milos Prvulovic, Brian Rogers, and Yan Solihin.
2006. Improving Cost, Performance, and Security of Memory Encryption and
Authentication. In Proceedings of the 33rd International Symposium on Computer
Architecture, 2006. ISCA ’06. 179–190.
[51] Vinson Young, Prashant J Nair, and Moinuddin K Qureshi. 2015. DEUCE: Writeefficient encryption for non-volatile memories. In ACM SIGARCH Computer
Architecture News, Vol. 43. ACM, 33–44.
[52] Xian Zhang, Guangyu Sun, Chao Zhang, Weiqi Zhang, Yun Liang, Tao Wang,
Yiran Chen, and Jia Di. 2015. Fork Path: Improving Efficiency of ORAM by
ObfusMem: A Low-Overhead Access Obfuscation for Trusted Memories
Removing Redundant Memory Accesses. In Proceedings of the 48th International
Symposium on Microarchitecture (MICRO-48). ACM, New York, NY, USA, 102–
114. https://doi.org/10.1145/2830772.2830787
[53] Xiaotong Zhuang, Tao Zhang, Hsien-Hsin S Lee, and Santosh Pande. 2004. Hardware assisted control flow obfuscation for embedded processors. In Proceedings
of the 2004 international conference on Compilers, architecture, and synthesis
for embedded systems. ACM, 292–302.
[54] Xiaotong Zhuang, Tao Zhang, and Santosh Pande. 2004. HIDE: An Infrastructure
for Efficiently Protecting Information Leakage on the Address Bus. In Proceedings
of the 11th International Conference on Architectural Support for Programming
Languages and Operating Systems (ASPLOS XI). ACM, New York, NY, USA,
72–84. https://doi.org/10.1145/1024393.1024403