# üöÄ RISCV RV32IM Core

Description:
Our collabrative repository for the Verification of RISCV RV32IM CORE using UVM & SVA!

Team Members:
- `Ziad Ahmed
- `Ahmed Khaled
- `Ahmed Ebrahem
- `Mohamed Mohsen
- `Esmail Abdelrahman
- `Abdelrahman Yassien

## üìÇ Project Structure

- `Docs/`: Documentation
- `Verification-Plan/`: Verification Plan Stuff here
- `Verification-Plan Points & Discussion:` https://docs.google.com/spreadsheets/d/1_fpQqY3gN8RrtzDX-gfZRCYhX3DMGu2g/edit?usp=sharing&ouid=103253342759406858640&rtpof=true&sd=true
- `Progression Sheet:` https://docs.google.com/spreadsheets/d/1yWMcfs6FcC1kDqEGm2HqpkMX72kkUcKu/edit?usp=drive_link&ouid=103253342759406858640&rtpof=true&sd=true
- `Databook`:Docs/html/introduction
- `Databook topics to be studided`:

## üõ†Ô∏è How to Use

```bash?
# clone the repo
git clone git@github.com:AbdelrahmanYassien11/RISC-V-RV32IM-CORE.git
cd your-repo

HTTPS?
# clone the repo
git clone https://github.com/AbdelrahmanYassien11/RISC-V-RV32IM-CORE
