Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot processor_wrapper_behav xil_defaultlib.processor_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU_Controller
Compiling module xil_defaultlib.processor_ALU_Controller_0_0
Compiling module xil_defaultlib.Sync_Gen
Compiling module xil_defaultlib.FR_Decoder
Compiling module xil_defaultlib.Instruction_Decoder
Compiling module xil_defaultlib.F_Generator
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.processor_Control_Unit_0_0
Compiling module xil_defaultlib.E_controller
Compiling module xil_defaultlib.processor_E_controller_0_0
Compiling module xil_defaultlib.FGI_Controller
Compiling module xil_defaultlib.processor_FGI_Controller_0_0
Compiling module xil_defaultlib.FGO_Controller
Compiling module xil_defaultlib.processor_FGO_Controller_0_0
Compiling module xil_defaultlib.F_controller
Compiling module xil_defaultlib.processor_F_controller_0_0
Compiling module xil_defaultlib.MDR_Controller
Compiling module xil_defaultlib.processor_MDR_Controller_0_0
Compiling module xil_defaultlib.RAM_4Kx16
Compiling module xil_defaultlib.processor_RAM_4Kx16_0_0
Compiling module xil_defaultlib.R_Controller
Compiling module xil_defaultlib.processor_R_Controller_0_0
Compiling module xil_defaultlib.S_Controller
Compiling module xil_defaultlib.processor_S_Controller_0_0
Compiling module xil_defaultlib.WR_Controller
Compiling module xil_defaultlib.processor_WR_Controller_0_0
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.processor_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.processor_clk_wiz_0
Compiling module xil_defaultlib.mar_controller
Compiling module xil_defaultlib.processor_mar_controller_0_0
Compiling module xil_defaultlib.outr_controller
Compiling module xil_defaultlib.processor_outr_controller_0_0
Compiling module xil_defaultlib.pc_controller
Compiling module xil_defaultlib.processor_pc_controller_0_0
Compiling module xil_defaultlib.ri_controller
Compiling module xil_defaultlib.processor_ri_controller_0_0
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_wrapper_behav
