IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.16   0.41   0.39    0.87      22 M     34 M    0.35    0.54    0.01    0.02     5488     1774       42     66
   1    1     0.08   0.69   0.12    0.64    7403 K   8867 K    0.17    0.20    0.01    0.01       56       10      142     59
   2    0     0.04   0.71   0.06    0.60    3798 K   4880 K    0.22    0.08    0.01    0.01      112      120       75     65
   3    1     0.09   0.27   0.32    0.78      47 M     57 M    0.17    0.35    0.05    0.07     3192     9208       42     59
   4    0     0.05   0.24   0.21    0.63      15 M     23 M    0.32    0.63    0.03    0.05     4424     1715       21     66
   5    1     0.08   0.62   0.14    0.69    2108 K   3185 K    0.34    0.31    0.00    0.00      112      238       12     59
   6    0     0.01   0.31   0.02    0.60     455 K   1004 K    0.55    0.10    0.01    0.01        0        6        5     66
   7    1     0.11   0.29   0.40    0.88      48 M     59 M    0.19    0.37    0.04    0.05     3920     9503       21     58
   8    0     0.01   0.25   0.03    0.65     525 K    914 K    0.43    0.09    0.01    0.01       56       11        9     66
   9    1     0.01   1.37   0.01    0.61     416 K    522 K    0.20    0.14    0.00    0.00      168       13       18     58
  10    0     0.04   0.08   0.49    0.99     134 M    147 M    0.09    0.13    0.35    0.39     4592       14    10271     64
  11    1     0.16   1.07   0.15    0.65    5023 K   9614 K    0.48    0.27    0.00    0.01      336      349       34     57
  12    0     0.06   0.74   0.08    0.60    3802 K   6922 K    0.45    0.21    0.01    0.01      336      162       18     65
  13    1     0.17   0.24   0.71    1.20     138 M    159 M    0.13    0.17    0.08    0.09     3024    10279      132     56
  14    0     0.05   0.60   0.08    0.65    1432 K   4695 K    0.70    0.23    0.00    0.01      168       70       98     66
  15    1     0.01   0.96   0.01    0.63     646 K    851 K    0.24    0.16    0.01    0.01       56       50       28     57
  16    0     0.10   0.20   0.48    0.96     150 M    163 M    0.08    0.13    0.16    0.17     6328    11456       11     64
  17    1     0.18   0.40   0.46    0.95      53 M     66 M    0.19    0.33    0.03    0.04     3248     9115      186     57
  18    0     0.12   0.32   0.38    0.85      13 M     29 M    0.52    0.64    0.01    0.02     5208     2038       76     65
  19    1     0.15   0.78   0.19    0.74    5794 K   7894 K    0.27    0.39    0.00    0.01       56      219       58     58
  20    0     0.13   0.33   0.38    0.86      12 M     28 M    0.55    0.65    0.01    0.02     5432     2020       24     65
  21    1     0.16   0.18   0.87    1.20     125 M    155 M    0.19    0.27    0.08    0.10     8680    20301       15     57
  22    0     0.07   0.18   0.40    0.88     101 M    112 M    0.10    0.13    0.14    0.15     2016       42     3339     66
  23    1     0.04   0.12   0.33    0.79     101 M    110 M    0.08    0.14    0.25    0.27     2520        3     7982     58
  24    0     0.01   0.36   0.03    0.60     742 K   1385 K    0.46    0.07    0.01    0.01      112       17       57     66
  25    1     0.11   0.28   0.38    0.85      35 M     48 M    0.27    0.46    0.03    0.04     4648     9786       30     58
  26    0     0.08   0.60   0.13    0.62    4408 K   4688 K    0.06    0.22    0.01    0.01      224       63      222     66
  27    1     0.03   0.10   0.26    0.71      93 M    100 M    0.07    0.13    0.37    0.40     2632       31     6350     58
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.29   0.23    0.83     466 M    563 M    0.17    0.31    0.05    0.06    34496    19508    14268     58
 SKT    1     0.10   0.32   0.31    0.91     664 M    788 M    0.16    0.26    0.05    0.06    32648    69105    15050     51
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.31   0.27    0.87    1131 M   1352 M    0.16    0.28    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   23 G ; Active cycles:   75 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 30.81 %

 C1 core residency: 44.00 %; C3 core residency: 7.65 %; C6 core residency: 17.55 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.31 => corresponds to 7.66 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 2.05 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       41 G     41 G   |   43%    43%   
 SKT    1       42 G     42 G   |   44%    44%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  169 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    60.93    38.50     272.00      52.40         135.62
 SKT   1    73.77    65.03     311.91      63.33         126.14
---------------------------------------------------------------------------------------------------------------
       *    134.70    103.53     583.91     115.73         130.14
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.13   0.38   0.34    0.80      22 M     33 M    0.33    0.56    0.02    0.03     5264     1057       26     66
   1    1     0.02   0.41   0.05    0.63    1618 K   2184 K    0.26    0.09    0.01    0.01       56        7       15     59
   2    0     0.00   0.97   0.00    0.60     188 K    248 K    0.24    0.19    0.01    0.01       56       11        4     65
   3    1     0.13   0.34   0.39    0.87      38 M     52 M    0.26    0.41    0.03    0.04     4200     6012       29     59
   4    0     0.05   0.25   0.22    0.64      18 M     27 M    0.30    0.60    0.03    0.05     3528     1022        6     65
   5    1     0.10   0.64   0.16    0.69    2092 K   3660 K    0.43    0.35    0.00    0.00      168      142       15     58
   6    0     0.01   0.48   0.02    0.61     865 K   1133 K    0.24    0.10    0.01    0.01      112        8        7     65
   7    1     0.18   0.37   0.49    0.99      43 M     56 M    0.23    0.40    0.02    0.03     4312     6192       69     57
   8    0     0.02   0.58   0.04    0.64     938 K   1354 K    0.31    0.11    0.00    0.01      112       12       20     65
   9    1     0.02   1.74   0.01    0.61     457 K    579 K    0.21    0.18    0.00    0.00      224       10       14     58
  10    0     0.10   0.14   0.70    1.20     148 M    165 M    0.11    0.12    0.15    0.17      392        1       34     63
  11    1     0.18   1.02   0.17    0.63    7456 K     11 M    0.34    0.40    0.00    0.01       56      332      123     57
  12    0     0.05   0.66   0.07    0.62    4598 K   5436 K    0.15    0.11    0.01    0.01      168      106       22     65
  13    1     0.27   0.44   0.61    1.19      32 M     57 M    0.43    0.54    0.01    0.02      840      936      302     56
  14    0     0.07   0.83   0.08    0.60    5936 K   6868 K    0.14    0.21    0.01    0.01      168      121       77     65
  15    1     0.01   0.49   0.01    0.60    1011 K   1339 K    0.25    0.11    0.02    0.02      392       73       23     57
  16    0     0.10   0.14   0.70    1.20     146 M    163 M    0.11    0.13    0.15    0.17      168        5       69     64
  17    1     0.46   0.62   0.74    1.20      51 M     66 M    0.23    0.35    0.01    0.01     4312     5973       30     56
  18    0     0.16   0.45   0.35    0.82      23 M     35 M    0.33    0.52    0.01    0.02     4368      808      162     64
  19    1     0.19   0.95   0.20    0.66    3760 K   9480 K    0.60    0.54    0.00    0.01      224      163       18     58
  20    0     0.14   0.33   0.41    0.89      20 M     36 M    0.43    0.60    0.02    0.03     5040     1235       38     64
  21    1     0.20   0.21   0.93    1.20     109 M    146 M    0.25    0.33    0.06    0.07     8120    13026       47     57
  22    0     0.05   0.16   0.32    0.79      96 M    105 M    0.08    0.16    0.19    0.20    10304       15     8901     65
  23    1     0.11   0.26   0.43    0.92      98 M    110 M    0.11    0.18    0.09    0.10     2128     6946      154     58
  24    0     0.04   0.53   0.08    0.62    3872 K   4002 K    0.03    0.07    0.01    0.01      224       10      210     65
  25    1     0.14   0.30   0.46    0.94      28 M     44 M    0.36    0.53    0.02    0.03     5264     7169      268     58
  26    0     0.10   0.62   0.16    0.62    4118 K   5437 K    0.24    0.27    0.00    0.01      504       12      208     65
  27    1     0.07   0.21   0.32    0.80      88 M     97 M    0.10    0.17    0.13    0.14     2072      102     6584     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.29   0.25    0.88     497 M    592 M    0.16    0.30    0.05    0.06    30408     4423     9784     58
 SKT    1     0.15   0.42   0.36    0.97     506 M    659 M    0.23    0.36    0.02    0.03    32368    47083     7691     51
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.11   0.36   0.30    0.93    1004 M   1251 M    0.20    0.33    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   30 G ; Active cycles:   84 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 32.43 %

 C1 core residency: 48.67 %; C3 core residency: 3.90 %; C6 core residency: 15.00 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.36 => corresponds to 9.11 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.11 => corresponds to 2.75 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       37 G     37 G   |   39%    38%   
 SKT    1       35 G     35 G   |   37%    37%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  146 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    41.85    14.76     268.17      43.24         148.71
 SKT   1    74.85    79.97     324.12      66.00         123.97
---------------------------------------------------------------------------------------------------------------
       *    116.70    94.72     592.29     109.23         136.82
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.12   0.35   0.33    0.80      23 M     34 M    0.34    0.53    0.02    0.03     4200     3935       25     65
   1    1     0.01   0.29   0.04    0.68     705 K   1473 K    0.52    0.06    0.01    0.01        0        7       12     60
   2    0     0.08   0.79   0.10    0.63    6969 K   8445 K    0.17    0.19    0.01    0.01       56      234      149     63
   3    1     0.05   0.19   0.24    0.67      37 M     44 M    0.18    0.43    0.08    0.10     4760     7962       11     60
   4    0     0.11   0.34   0.31    0.76      25 M     35 M    0.28    0.51    0.02    0.03     4032     4215       32     64
   5    1     0.14   0.81   0.17    0.62    7513 K   9205 K    0.18    0.27    0.01    0.01      168      248      107     59
   6    0     0.01   0.33   0.02    0.61     574 K    941 K    0.39    0.12    0.01    0.02      112        8        4     64
   7    1     0.20   0.38   0.52    1.04      42 M     56 M    0.25    0.40    0.02    0.03     5152     8051       48     59
   8    0     0.10   0.76   0.13    0.70    4778 K   6349 K    0.25    0.20    0.00    0.01      728      244       81     64
   9    1     0.01   1.08   0.01    0.60     264 K    367 K    0.28    0.14    0.00    0.01       56        4        8     59
  10    0     0.05   0.13   0.40    0.88     143 M    155 M    0.08    0.14    0.28    0.30     4368    11512        5     63
  11    1     0.04   0.65   0.07    0.66    1657 K   2524 K    0.34    0.28    0.00    0.01        0       37       38     57
  12    0     0.04   0.69   0.06    0.60    3996 K   4995 K    0.20    0.09    0.01    0.01       56       48       48     64
  13    1     0.18   0.27   0.68    1.20      91 M    114 M    0.20    0.24    0.05    0.06     1736      292     6764     57
  14    0     0.09   0.88   0.11    0.61    5146 K   7982 K    0.36    0.21    0.01    0.01       56      167      100     64
  15    1     0.10   0.83   0.12    0.64    7553 K   9438 K    0.20    0.32    0.01    0.01      168      198      169     57
  16    0     0.16   0.19   0.82    1.20     167 M    188 M    0.11    0.13    0.11    0.12     7224      133    15898     62
  17    1     0.06   0.22   0.25    0.69      39 M     47 M    0.17    0.41    0.07    0.08     4424     8146       17     58
  18    0     0.13   0.34   0.40    0.87      17 M     33 M    0.47    0.60    0.01    0.02     4256     4391      127     64
  19    1     0.10   0.91   0.11    0.66    2629 K   3605 K    0.27    0.36    0.00    0.00      112      186       22     59
  20    0     0.13   0.32   0.41    0.91      20 M     35 M    0.42    0.57    0.02    0.03     5208     4360       46     64
  21    1     0.19   0.23   0.81    1.20      64 M     98 M    0.34    0.47    0.03    0.05     5768    11706        5     58
  22    0     0.08   0.23   0.35    0.82      93 M    103 M    0.09    0.14    0.11    0.13     3864       51     7600     65
  23    1     0.05   0.15   0.31    0.77      95 M    103 M    0.08    0.14    0.21    0.23     2912       44     7373     59
  24    0     0.01   0.42   0.04    0.61    1103 K   1719 K    0.36    0.07    0.01    0.01        0       14       89     66
  25    1     0.08   0.22   0.35    0.83      25 M     38 M    0.32    0.55    0.03    0.05     5600     9280       86     59
  26    0     0.07   0.67   0.11    0.61    3515 K   4002 K    0.12    0.27    0.00    0.01      224       56      229     65
  27    1     0.11   0.29   0.39    0.87      79 M     90 M    0.13    0.24    0.07    0.08     1456      270     5969     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.09   0.33   0.26    0.86     518 M    622 M    0.17    0.29    0.04    0.05    34384    29368    24433     58
 SKT    1     0.09   0.32   0.29    0.90     495 M    621 M    0.20    0.35    0.04    0.05    32312    46431    20629     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.09   0.33   0.27    0.88    1014 M   1243 M    0.18    0.32    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   25 G ; Active cycles:   76 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.18 %

 C1 core residency: 48.33 %; C3 core residency: 10.08 %; C6 core residency: 10.41 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.33 => corresponds to 8.16 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.09 => corresponds to 2.24 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       43 G     43 G   |   45%    45%   
 SKT    1       49 G     49 G   |   51%    50%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  185 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    66.41    50.54     282.24      55.78         132.68
 SKT   1    52.39    51.86     303.48      56.95         136.52
---------------------------------------------------------------------------------------------------------------
       *    118.79    102.40     585.73     112.73         134.51
