LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL; --Soma (esta biblioteca =ieee)

ENTITY ID IS
    GENERIC (
        larguraDados : NATURAL := 32;
        larguraEnderecos : NATURAL := 32
    );
    PORT (
        CLK : IN STD_LOGIC;
        somador_constante_OUT_IF: IN STD_LOGIC_VECTOR((larguraDados - 1) DOWNTO 0);
        MUX_DADO_BANCO: IN STD_LOGIC_VECTOR((larguraDados - 1) DOWNTO 0);
        ROM_OUT_ID: IN STD_LOGIC_VECTOR((larguraDados - 1) DOWNTO 0);
        somador_constante_OUT_ID : OUT STD_LOGIC_VECTOR((larguraDados - 1) DOWNTO 0);
        RS_OUT_ID : OUT STD_LOGIC_VECTOR((larguraDados - 1) DOWNTO 0);
        RT_OUT_ID : OUT STD_LOGIC_VECTOR((larguraDados - 1) DOWNTO 0);
        imediato_estendido_ID : OUT STD_LOGIC_VECTOR((larguraDados - 1) DOWNTO 0);
        decoder_OUT_ID : OUT STD_LOGIC_VECTOR(13 DOWNTO 0)
    );
END ENTITY;

ARCHITECTURE decode OF ID IS

    SIGNAL CLK : STD_LOGIC;
    SIGNAL ULA_ctrl : STD_LOGIC_VECTOR(2 DOWNTO 0); 
    SIGNAL decoder_OUT : STD_LOGIC_VECTOR(13 DOWNTO 0);
    SIGNAL decoderOpcode_OUT : STD_LOGIC_VECTOR(2 DOWNTO 0);
    SIGNAL decoderFunct_OUT : STD_LOGIC_VECTOR(2 DOWNTO 0);
    SIGNAL imediatoEstendido : STD_LOGIC_VECTOR(larguraDados - 1 DOWNTO 0);
    SIGNAL MUX_RTRD_OUT : STD_LOGIC_VECTOR(4 DOWNTO 0);
    SIGNAL Rt_OUT : STD_LOGIC_VECTOR(larguraDados - 1 DOWNTO 0);
    SIGNAL Rs_ULA_A : STD_LOGIC_VECTOR(larguraDados - 1 DOWNTO 0);
    SIGNAL imediato_tipoI : STD_LOGIC_VECTOR(larguraDados-1 DOWNTO 0);
	SIGNAL imediato_ORI_ANDI : STD_LOGIC_VECTOR(larguraDados-1 DOWNTO 0); 
    
    ALIAS TIPOR : STD_LOGIC IS decoder_OUT(6);
    ALIAS write_REG : STD_LOGIC IS decoder_OUT(8);
    ALIAS ORI_ANDI : STD_LOGIC IS decoder_OUT(9);
    ALIAS SelMuxRtRd : STD_LOGIC_VECTOR(1 DOWNTO 0) IS decoder_OUT(11 DOWNTO 10);
    ALIAS RsAddr : STD_LOGIC_VECTOR(4 DOWNTO 0) IS ROM_OUT_ID(25 DOWNTO 21);
	ALIAS RtAddr : STD_LOGIC_VECTOR(4 DOWNTO 0) IS ROM_OUT_ID(20 DOWNTO 16);
    ALIAS RdAddr : STD_LOGIC_VECTOR(4 DOWNTO 0) IS ROM_OUT_ID(15 DOWNTO 11);
    ALIAS FUNCT_SIGNAL: STD_LOGIC_VECTOR(5 DOWNTO 0) IS ROM_OUT_ID(5 DOWNTO 0);
    ALIAS OPCODE_SIGNAL: STD_LOGIC_VECTOR(5 DOWNTO 0) IS ROM_OUT_ID(31 DOWNTO 26);

BEGIN
	decoderInstru1 : ENTITY work.Decoder
    PORT MAP(
        OPCODE => OPCODE_SIGNAL,
        FUNCT  => FUNCT_SIGNAL,
        OPERACAO => ULA_ctrl(1 downto 0),
        OUTPUT => decoder_OUT
    );



    decoderOPCODE : ENTITY work.DecoderOpcode
        PORT MAP(
            OPCODE => OPCODE_SIGNAL,
            OUTPUT_OP => decoderOpcode_OUT
    );


    decoderFUNCT : ENTITY work.DecoderFunct
        PORT MAP(
            FUNCT => FUNCT_SIGNAL,
            OUTPUT_FUN => decoderFunct_OUT
    );


    MUX_FUNCT_OPCODE : ENTITY work.muxGenerico2x1 GENERIC MAP (larguraDados => 3)
    PORT MAP(
        entradaA_MUX => decoderOpcode_OUT,
        entradaB_MUX => decoderFunct_OUT,
        seletor_MUX => TIPOR,
        saida_MUX => ULA_ctrl
    );

     -- é o resultado da ULA ou o dado da memória:
     MUX_RD_RT : ENTITY work.muxGenerico4x1 GENERIC MAP (larguraDados => 5)
     PORT MAP(
         E0 => RtAddr,
         E1 => RdAddr,
         E2 =>  "11111",
         E3	=> "00000",
         SEL_MUX => SelMuxRtRd,
         MUX_OUT => MUX_RTRD_OUT 			
     );

    BANCO_REG : ENTITY work.bancoReg GENERIC MAP (larguraDados => larguraDados)
        PORT MAP(
            clk => CLK,
            enderecoA => RsAddr,
            enderecoB => RtAddr,
            enderecoC => MUX_RTRD_OUT,
            dadoEscritaC => MUX_DADO_BANCO,
            escreveC => write_REG,
            saidaA => Rs_ULA_A,
            saidaB => Rt_OUT
        );
        
        
    imediato_tipoI <= (larguraDados - 1 DOWNTO 16 => imediato(15)) & imediato;
    imediato_ORI_ANDI <= "0000000000000000"  & imediato;

    MUX_ORI_ANDI_IMEDIATO : ENTITY work.muxGenerico2x1 GENERIC MAP (larguraDados => larguraDados)
    PORT MAP(
        entradaA_MUX => imediato_tipoI,
        entradaB_MUX => imediato_ORI_ANDI,
        seletor_MUX => ORI_ANDI,
        saida_MUX => imediatoEstendido
    );
        
    somador_constante_OUT_ID <= somador_constante_OUT_IF;
    RS_OUT_ID <= Rs_ULA_A ; 
    RT_OUT_ID <= Rt_OUT;
    imediato_estendido_ID <= imediatoEstendido;
    decoder_OUT_ID <= decoder_OUT;

END ARCHITECTURE;