Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date              : Sat Aug  5 18:03:42 2023
| Host              : ubuntu-VirtualBox running 64-bit Ubuntu 20.04.6 LTS
| Command           : report_clock_utilization -file reports/clock_util.rpt
| Design            : alsaqr_xilinx
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
| Design State      : Synthesized
-----------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Clock Regions : Clock Primitives
5. Clock Regions : Load Primitives
6. Clock Regions : Global Clock Summary
7. Clock Regions : Routing Resource Utilization
8. Device Cell Placement Summary for Global Clock g0
9. Device Cell Placement Summary for Global Clock g1
10. Device Cell Placement Summary for Global Clock g2
11. Device Cell Placement Summary for Global Clock g3
12. Device Cell Placement Summary for Global Clock g4
13. Device Cell Placement Summary for Global Clock g5
14. Device Cell Placement Summary for Global Clock g6
15. Device Cell Placement Summary for Global Clock g7
16. Device Cell Placement Summary for Global Clock g8
17. Device Cell Placement Summary for Global Clock g9
18. Device Cell Placement Summary for Global Clock g10
19. Device Cell Placement Summary for Global Clock g11
20. Device Cell Placement Summary for Global Clock g12
21. Device Cell Placement Summary for Global Clock g13
22. Device Cell Placement Summary for Global Clock g14
23. Device Cell Placement Summary for Global Clock g15
24. Device Cell Placement Summary for Global Clock g16
25. Device Cell Placement Summary for Global Clock g17
26. Device Cell Placement Summary for Global Clock g18
27. Device Cell Placement Summary for Global Clock g19
28. Device Cell Placement Summary for Global Clock g20
29. Device Cell Placement Summary for Global Clock g21
30. Device Cell Placement Summary for Global Clock g22
31. Device Cell Placement Summary for Global Clock g23
32. Clock Region Cell Placement per Global Clock: Region X0Y5
33. Clock Region Cell Placement per Global Clock: Region X1Y5
34. Clock Region Cell Placement per Global Clock: Region X2Y5
35. Clock Region Cell Placement per Global Clock: Region X3Y5
36. Clock Region Cell Placement per Global Clock: Region X4Y5
37. Clock Region Cell Placement per Global Clock: Region X5Y5
38. Clock Region Cell Placement per Global Clock: Region X0Y6
39. Clock Region Cell Placement per Global Clock: Region X1Y6
40. Clock Region Cell Placement per Global Clock: Region X2Y6
41. Clock Region Cell Placement per Global Clock: Region X3Y6
42. Clock Region Cell Placement per Global Clock: Region X4Y6
43. Clock Region Cell Placement per Global Clock: Region X5Y6
44. Clock Region Cell Placement per Global Clock: Region X1Y7
45. Clock Region Cell Placement per Global Clock: Region X2Y7
46. Clock Region Cell Placement per Global Clock: Region X3Y7
47. Clock Region Cell Placement per Global Clock: Region X4Y7
48. Clock Region Cell Placement per Global Clock: Region X5Y7
49. Clock Region Cell Placement per Global Clock: Region X2Y8
50. Clock Region Cell Placement per Global Clock: Region X3Y8
51. Clock Region Cell Placement per Global Clock: Region X4Y8
52. Clock Region Cell Placement per Global Clock: Region X5Y8
53. Clock Region Cell Placement per Global Clock: Region X2Y9
54. Clock Region Cell Placement per Global Clock: Region X3Y9
55. Clock Region Cell Placement per Global Clock: Region X4Y9
56. Clock Region Cell Placement per Global Clock: Region X5Y9
57. Clock Region Cell Placement per Global Clock: Region X1Y10
58. Clock Region Cell Placement per Global Clock: Region X2Y10
59. Clock Region Cell Placement per Global Clock: Region X3Y10
60. Clock Region Cell Placement per Global Clock: Region X4Y10
61. Clock Region Cell Placement per Global Clock: Region X1Y11
62. Clock Region Cell Placement per Global Clock: Region X2Y11
63. Clock Region Cell Placement per Global Clock: Region X3Y11
64. Clock Region Cell Placement per Global Clock: Region X4Y11
65. Clock Region Cell Placement per Global Clock: Region X1Y12
66. Clock Region Cell Placement per Global Clock: Region X2Y12
67. Clock Region Cell Placement per Global Clock: Region X3Y12
68. Clock Region Cell Placement per Global Clock: Region X4Y12
69. Clock Region Cell Placement per Global Clock: Region X2Y13
70. Clock Region Cell Placement per Global Clock: Region X3Y13
71. Clock Region Cell Placement per Global Clock: Region X4Y13
72. Clock Region Cell Placement per Global Clock: Region X2Y14
73. Clock Region Cell Placement per Global Clock: Region X3Y14
74. Clock Region Cell Placement per Global Clock: Region X4Y14

1. Clock Primitive Utilization
------------------------------

+------------+------+-----------+-----+--------------+--------+
| Type       | Used | Available | LOC | Clock Region | Pblock |
+------------+------+-----------+-----+--------------+--------+
| BUFGCE     |   20 |       720 |   0 |            0 |      0 |
| BUFGCE_DIV |    0 |       120 |   0 |            0 |      0 |
| BUFGCTRL   |    4 |       240 |   0 |            0 |      0 |
| BUFG_GT    |    0 |       720 |   0 |            0 |      0 |
| MMCM       |    2 |        30 |   1 |            0 |      0 |
| PLL        |    2 |        60 |   0 |            0 |      2 |
+------------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+----------------+--------------+-------+-------------------+-------------------+-------------+-----------------+--------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site           | Clock Region | Root  | Clock Delay Group | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                                                                                               | Driver Pin                                                                                                                             | Net                                                                                                                                    |
+-----------+-----------+-----------------+------------+----------------+--------------+-------+-------------------+-------------------+-------------+-----------------+--------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
| g0        | src0      | BUFGCE/O        | None       | BUFGCE_X0Y236  | X2Y9         | X2Y9  |                   |                38 |      111128 |              30 |       20.000 | clk_out1_xilinx_clk_mngr                                                                            | alsaqr_clk_manager/inst/clkout1_buf/O                                                                                                  | alsaqr_clk_manager/inst/clk_out1                                                                                                       |
| g1        | src1      | BUFGCE/O        | None       | BUFGCE_X1Y300  | X4Y12        | X4Y10 |                   |                 9 |       10958 |               2 |        6.400 | mmcm_clkout0                                                                                        | u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O                                                                                    | u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0                                                                                    |
| g2        | src2      | BUFGCE/O        | None       | BUFGCE_X1Y303  | X4Y12        | X4Y10 |                   |                 2 |        1459 |               0 |       12.800 | mmcm_clkout6                                                                                        | u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O                                                                                    | u_ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                                                                                         |
| g3        | src3      | BUFGCE/O        | None       | BUFGCE_X0Y185  | X2Y7         | X2Y5  |                   |                 1 |         814 |               0 |       80.000 | SPIM_CLK_0                                                                                          | pointer_in_reg[2]_i_3/O                                                                                                                | i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/s_clk_spi                                                          |
| g4        | src4      | BUFGCE/O        | None       | BUFGCE_X1Y289  | X4Y12        | X4Y10 |                   |                 2 |         551 |               0 |       25.600 | mmcm_clkout5                                                                                        | u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O                                                                                   | u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                            |
| g5        | src0      | BUFGCE/O        | None       | BUFGCE_X0Y165  | X2Y6         | X3Y6  |                   |                 7 |         539 |               0 |       20.000 | clk_out1_xilinx_clk_mngr                                                                            | FSM_sequential_r_state_reg[3]_i_3/O                                                                                                    | i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/s_clk_sdio                                                         |
| g6        | src5      | BUFGCE/O        | None       | BUFGCE_X1Y167  | X4Y6         | X4Y7  |                   |                 3 |         461 |               0 |       50.000 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                 |
| g7        | src0      | BUFGCE/O        | None       | BUFGCE_X0Y152  | X2Y6         | X1Y5  |                   |                 2 |         414 |               0 |       20.000 | clk_out1_xilinx_clk_mngr                                                                            | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[10].i_spim/u_clockgen/i_clkdiv_cnt/CLK_BUFG_inst/O                  | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[10].i_spim/u_clockgen/i_clkdiv_cnt/CLK_BUFGCE                       |
| g8        | src0      | BUFGCE/O        | None       | BUFGCE_X0Y130  | X2Y5         | X2Y5  |                   |                 2 |         414 |               0 |       20.000 | clk_out1_xilinx_clk_mngr                                                                            | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[11].i_spim/u_clockgen/i_clkdiv_cnt/CLK_BUFG_inst/O                  | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[11].i_spim/u_clockgen/i_clkdiv_cnt/CLK_BUFGCE                       |
| g9        | src0      | BUFGCE/O        | None       | BUFGCE_X0Y131  | X2Y5         | X2Y5  |                   |                 2 |         414 |               0 |       20.000 | clk_out1_xilinx_clk_mngr                                                                            | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[3].i_spim/u_clockgen/i_clkdiv_cnt/CLK_BUFG_inst/O                   | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[3].i_spim/u_clockgen/i_clkdiv_cnt/CLK_BUFGCE                        |
| g10       | src0      | BUFGCE/O        | None       | BUFGCE_X0Y122  | X2Y5         | X0Y5  |                   |                 4 |         414 |               0 |       20.000 | clk_out1_xilinx_clk_mngr                                                                            | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[4].i_spim/u_clockgen/i_clkdiv_cnt/CLK_BUFG_inst/O                   | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[4].i_spim/u_clockgen/i_clkdiv_cnt/CLK_BUFGCE                        |
| g11       | src0      | BUFGCE/O        | None       | BUFGCE_X0Y162  | X2Y6         | X1Y5  |                   |                 2 |         414 |               0 |       20.000 | clk_out1_xilinx_clk_mngr                                                                            | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[5].i_spim/u_clockgen/i_clkdiv_cnt/CLK_BUFG_inst/O                   | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[5].i_spim/u_clockgen/i_clkdiv_cnt/CLK_BUFGCE                        |
| g12       | src0      | BUFGCE/O        | None       | BUFGCE_X0Y134  | X2Y5         | X1Y6  |                   |                 3 |         414 |               0 |       20.000 | clk_out1_xilinx_clk_mngr                                                                            | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[6].i_spim/u_clockgen/i_clkdiv_cnt/CLK_BUFG_inst/O                   | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[6].i_spim/u_clockgen/i_clkdiv_cnt/CLK_BUFGCE                        |
| g13       | src0      | BUFGCE/O        | None       | BUFGCE_X0Y124  | X2Y5         | X2Y5  |                   |                 2 |         414 |               0 |       20.000 | clk_out1_xilinx_clk_mngr                                                                            | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[7].i_spim/u_clockgen/i_clkdiv_cnt/CLK_BUFG_inst/O                   | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[7].i_spim/u_clockgen/i_clkdiv_cnt/CLK_BUFGCE                        |
| g14       | src0      | BUFGCE/O        | None       | BUFGCE_X0Y125  | X2Y5         | X2Y5  |                   |                 2 |         414 |               0 |       20.000 | clk_out1_xilinx_clk_mngr                                                                            | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[8].i_spim/u_clockgen/i_clkdiv_cnt/CLK_BUFG_inst/O                   | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[8].i_spim/u_clockgen/i_clkdiv_cnt/CLK_BUFGCE                        |
| g15       | src0      | BUFGCE/O        | None       | BUFGCE_X0Y147  | X2Y6         | X2Y6  |                   |                 2 |         414 |               0 |       20.000 | clk_out1_xilinx_clk_mngr                                                                            | pointer_in_reg[2]_i_3__0/O                                                                                                             | i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[1].i_spim/s_clk_spi                                                          |
| g16       | src0      | BUFGCE/O        | None       | BUFGCE_X0Y126  | X2Y5         | X1Y5  |                   |                 3 |         414 |               0 |       20.000 | clk_out1_xilinx_clk_mngr                                                                            | pointer_in_reg[2]_i_3__1/O                                                                                                             | i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[2].i_spim/s_clk_spi                                                          |
| g17       | src6      | BUFGCE/O        | None       | BUFGCE_X0Y223  | X2Y9         | X4Y8  |                   |                 1 |         257 |               0 |      100.000 | tck                                                                                                 | pad_jtag_tck_IBUF_BUFG_inst/O                                                                                                          | pad_jtag_tck_IBUF_BUFG                                                                                                                 |
| g18       | src6      | BUFGCTRL/O      | None       | BUFGCTRL_X0Y76 | X2Y9         | X4Y8  |                   |                 1 |           1 |               0 |      100.000 | tck                                                                                                 | i_alsaqr/i_host_domain/i_cva6_subsystem/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/i_tc_clk_mux2/i_BUFGMUX/O                              | i_alsaqr/i_host_domain/i_cva6_subsystem/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/i_tc_clk_mux2/tck_n                                    |
| g19       | src7      | BUFGCE/O        | None       | BUFGCE_X1Y139  | X4Y5         | X4Y12 |                   |                 1 |          17 |               0 |        4.000 | c0_sys_clk_p                                                                                        | u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O                                                                                      | u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg                                                                                    |
| g20       | src7      | BUFGCE/O        | None       | BUFGCE_X1Y288  | X4Y12        | X4Y12 |                   |                 3 |           1 |               2 |        4.000 | c0_sys_clk_p                                                                                        | c0_sys_clk_s_BUFGCE_inst/O                                                                                                             | c0_sys_clk_s_BUFGCE                                                                                                                    |
| g21       | src8      | BUFGCTRL/O      | None       | BUFGCTRL_X0Y75 | X2Y9         | X2Y9  | n/a               |                 1 |           0 |               4 |          n/a | n/a                                                                                                 | i_alsaqr/i_host_domain/i_cva6_subsystem/i_ariane_wrap/i_ariane/controller_i/i_urstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_n/i_BUFGMUX/O  | i_alsaqr/i_host_domain/i_cva6_subsystem/i_ariane_wrap/i_ariane/controller_i/i_urstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_n/rst_n        |
| g21       | src9      | BUFGCTRL/O      | None       | BUFGCTRL_X0Y75 | X2Y9         | X2Y9  | n/a               |                 1 |           0 |               4 |          n/a | n/a                                                                                                 | i_alsaqr/i_host_domain/i_cva6_subsystem/i_ariane_wrap/i_ariane/controller_i/i_urstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_n/i_BUFGMUX/O  | i_alsaqr/i_host_domain/i_cva6_subsystem/i_ariane_wrap/i_ariane/controller_i/i_urstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_n/rst_n        |
| g22       | src10     | BUFGCTRL/O      | None       | BUFGCTRL_X1Y47 | X4Y5         | X4Y5  | n/a               |                13 |           0 |           21677 |          n/a | n/a                                                                                                 | i_alsaqr/i_host_domain/i_cva6_subsystem/i_ariane_wrap/i_ariane/controller_i/i_urstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O | i_alsaqr/i_host_domain/i_cva6_subsystem/i_ariane_wrap/i_ariane/controller_i/i_urstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_uarch_n |
| g22       | src11     | BUFGCTRL/O      | None       | BUFGCTRL_X1Y47 | X4Y5         | X4Y5  | n/a               |                13 |           0 |           21677 |          n/a | n/a                                                                                                 | i_alsaqr/i_host_domain/i_cva6_subsystem/i_ariane_wrap/i_ariane/controller_i/i_urstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O | i_alsaqr/i_host_domain/i_cva6_subsystem/i_ariane_wrap/i_ariane/controller_i/i_urstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_uarch_n |
| g23       | src12     | BUFGCTRL/O      | None       | BUFGCTRL_X0Y77 | X2Y9         | X2Y9  | n/a               |                 1 |           0 |               1 |          n/a | n/a                                                                                                 | i_alsaqr/i_host_domain/i_cva6_subsystem/i_serial_link_1/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O                      | i_alsaqr/i_host_domain/i_cva6_subsystem/i_serial_link_1/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/ddr_rst_n                        |
| g23       | src13     | BUFGCTRL/O      | None       | BUFGCTRL_X0Y77 | X2Y9         | X2Y9  | n/a               |                 1 |           0 |               1 |          n/a | n/a                                                                                                 | i_alsaqr/i_host_domain/i_cva6_subsystem/i_serial_link_1/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O                      | i_alsaqr/i_host_domain/i_cva6_subsystem/i_serial_link_1/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/ddr_rst_n                        |
+-----------+-----------+-----------------+------------+----------------+--------------+-------+-------------------+-------------------+-------------+-----------------+--------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


3. Global Clock Source Details
------------------------------

+-----------+-----------+--------------------+------------+------------------+--------------+-------------+-----------------+---------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
| Source Id | Global Id | Driver Type/Pin    | Constraint | Site             | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock                                                                                        | Driver Pin                                                                                                                                   | Net                                                                                                                               |
+-----------+-----------+--------------------+------------+------------------+--------------+-------------+-----------------+---------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
| src0      | g0        | MMCME4_ADV/CLKOUT0 | None       | MMCM_X0Y9        | X2Y9         |           1 |               0 |              20.000 | clk_out1_xilinx_clk_mngr                                                                            | alsaqr_clk_manager/inst/mmcme4_adv_inst/CLKOUT0                                                                                              | alsaqr_clk_manager/inst/clk_out1_xilinx_clk_mngr                                                                                  |
| src0      | g5        | LUT3/O             | None       | SLICE_X56Y384    | X2Y6         |           1 |               0 |              20.000 | Multiple                                                                                            | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/u_clockgen/i_clkdiv_cnt/FSM_sequential_r_state[3]_i_9/O         | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/u_clockgen/i_clkdiv_cnt/r_clockout_mux_reg           |
| src0      | g7        | LUT3/O             | None       | SLICE_X55Y383    | X2Y6         |           1 |               0 |              20.000 | clk_out1_xilinx_clk_mngr                                                                            | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[10].i_spim/u_clockgen/i_clkdiv_cnt/pointer_in[2]_i_3__6/O                 | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[10].i_spim/u_clockgen/i_clkdiv_cnt/CLK                         |
| src0      | g8        | LUT3/O             | None       | SLICE_X55Y331    | X2Y5         |           1 |               0 |              20.000 | clk_out1_xilinx_clk_mngr                                                                            | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[11].i_spim/u_clockgen/i_clkdiv_cnt/pointer_in[2]_i_3__7/O                 | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[11].i_spim/u_clockgen/i_clkdiv_cnt/CLK                         |
| src0      | g9        | LUT3/O             | None       | SLICE_X55Y331    | X2Y5         |           1 |               0 |              20.000 | clk_out1_xilinx_clk_mngr                                                                            | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[3].i_spim/u_clockgen/i_clkdiv_cnt/pointer_in[2]_i_3/O                     | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[3].i_spim/u_clockgen/i_clkdiv_cnt/CLK                          |
| src0      | g10       | LUT3/O             | None       | SLICE_X55Y340    | X2Y5         |           1 |               0 |              20.000 | clk_out1_xilinx_clk_mngr                                                                            | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[4].i_spim/u_clockgen/i_clkdiv_cnt/pointer_in[2]_i_3__0/O                  | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[4].i_spim/u_clockgen/i_clkdiv_cnt/CLK                          |
| src0      | g11       | LUT3/O             | None       | SLICE_X55Y383    | X2Y6         |           1 |               0 |              20.000 | clk_out1_xilinx_clk_mngr                                                                            | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[5].i_spim/u_clockgen/i_clkdiv_cnt/pointer_in[2]_i_3__1/O                  | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[5].i_spim/u_clockgen/i_clkdiv_cnt/CLK                          |
| src0      | g12       | LUT3/O             | None       | SLICE_X55Y337    | X2Y5         |           1 |               0 |              20.000 | clk_out1_xilinx_clk_mngr                                                                            | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[6].i_spim/u_clockgen/i_clkdiv_cnt/pointer_in[2]_i_3__2/O                  | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[6].i_spim/u_clockgen/i_clkdiv_cnt/CLK                          |
| src0      | g13       | LUT3/O             | None       | SLICE_X55Y325    | X2Y5         |           1 |               0 |              20.000 | clk_out1_xilinx_clk_mngr                                                                            | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[7].i_spim/u_clockgen/i_clkdiv_cnt/pointer_in[2]_i_3__3/O                  | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[7].i_spim/u_clockgen/i_clkdiv_cnt/CLK                          |
| src0      | g14       | LUT3/O             | None       | SLICE_X55Y325    | X2Y5         |           1 |               0 |              20.000 | clk_out1_xilinx_clk_mngr                                                                            | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[8].i_spim/u_clockgen/i_clkdiv_cnt/pointer_in[2]_i_3__4/O                  | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[8].i_spim/u_clockgen/i_clkdiv_cnt/CLK                          |
| src0      | g15       | LUT3/O             | None       | SLICE_X55Y398    | X2Y6         |           1 |               0 |              20.000 | clk_out1_xilinx_clk_mngr                                                                            | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[1].i_spim/u_clockgen/i_clkdiv_cnt/pointer_in[2]_i_5__0/O                  | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[1].i_spim/u_clockgen/i_clkdiv_cnt/r_clockout_mux_reg           |
| src0      | g16       | LUT3/O             | None       | SLICE_X55Y330    | X2Y5         |           1 |               0 |              20.000 | clk_out1_xilinx_clk_mngr                                                                            | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[2].i_spim/u_clockgen/i_clkdiv_cnt/pointer_in[2]_i_5__1/O                  | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[2].i_spim/u_clockgen/i_clkdiv_cnt/r_clockout_mux_reg           |
| src1      | g1        | MMCME4_ADV/CLKOUT0 | MMCM_X1Y12 | MMCM_X1Y12       | X4Y12        |           1 |               0 |               6.400 | mmcm_clkout0                                                                                        | u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0                                                                      | u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0                                                                                  |
| src2      | g2        | MMCME4_ADV/CLKOUT6 | MMCM_X1Y12 | MMCM_X1Y12       | X4Y12        |           1 |               0 |              12.800 | mmcm_clkout6                                                                                        | u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6                                                                      | u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6                                                                                  |
| src3      | g3        | LUT3/O             | None       | SLICE_X65Y326    | X2Y5         |           1 |               1 |              80.000 | SPIM_CLK_0                                                                                          | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/pointer_in[2]_i_5/O                     | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/r_clockout_mux_reg           |
| src4      | g4        | MMCME4_ADV/CLKOUT5 | MMCM_X1Y12 | MMCM_X1Y12       | X4Y12        |           1 |               0 |              25.600 | mmcm_clkout5                                                                                        | u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5                                                                      | u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5                                                                                  |
| src5      | g6        | BSCANE2/TCK        | None       | CONFIG_SITE_X0Y1 | X5Y6         |           1 |               0 |              50.000 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                                                              |
| src6      | g17       | IBUFCTRL/O         | IOB_X1Y433 | IOB_X1Y433       | X4Y8         |           3 |               0 |             100.000 | tck                                                                                                 | pad_jtag_tck_IBUF_inst/IBUFCTRL_INST/O                                                                                                       | pad_jtag_tck_IBUF_inst/O                                                                                                          |
| src6      | g18       | IBUFCTRL/O         | IOB_X1Y433 | IOB_X1Y433       | X4Y8         |           3 |               0 |             100.000 | tck                                                                                                 | pad_jtag_tck_IBUF_inst/IBUFCTRL_INST/O                                                                                                       | pad_jtag_tck_IBUF_inst/O                                                                                                          |
| src7      | g19       | BUFGCE/O           | None       | BUFGCE_X1Y288    | X4Y12        |           1 |               2 |               4.000 | c0_sys_clk_p                                                                                        | c0_sys_clk_s_BUFGCE_inst/O                                                                                                                   | c0_sys_clk_s_BUFGCE                                                                                                               |
| src7      | g20       | IBUFCTRL/O         | IOB_X1Y650 | IOB_X1Y650       | X4Y12        |           1 |               0 |               4.000 | c0_sys_clk_p                                                                                        | u_ibufg_sys_clk/IBUFCTRL_INST/O                                                                                                              | u_ibufg_sys_clk/O                                                                                                                 |
| src8      | g21       | LUT6/O             | None       | SLICE_X80Y741    | X2Y12        |           3 |               0 |                     |                                                                                                     | i_alsaqr/i_host_domain/i_cva6_subsystem/i_ariane_wrap/i_ariane/controller_i/i_urstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_n/i_BUFGMUX_i_1__1/O | i_alsaqr/i_host_domain/i_cva6_subsystem/i_ariane_wrap/i_ariane/controller_i/i_urstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_n/rst_ni0 |
| src9      | g21       | LUT6/O             | None       | SLICE_X80Y741    | X2Y12        |           0 |               0 |                     |                                                                                                     | i_alsaqr/i_host_domain/i_cva6_subsystem/i_ariane_wrap/i_ariane/controller_i/i_urstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_n/i_BUFGMUX_i_1__1/O | i_alsaqr/i_host_domain/i_cva6_subsystem/i_ariane_wrap/i_ariane/controller_i/i_urstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_n/rst_ni0 |
| src10     | g22       | FDCE/Q             | None       | SLICE_X115Y329   | X4Y5         |           1 |               0 |                     |                                                                                                     | i_alsaqr/i_host_domain/i_cva6_subsystem/i_ariane_wrap/i_ariane/controller_i/i_urstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q                  | i_alsaqr/i_host_domain/i_cva6_subsystem/i_ariane_wrap/i_ariane/controller_i/i_urstgen/i_rstgen_bypass/synch_regs_q[3]             |
| src11     | g22       | LUT6/O             | None       | SLICE_X80Y741    | X2Y12        |           0 |               0 |                     |                                                                                                     | i_alsaqr/i_host_domain/i_cva6_subsystem/i_ariane_wrap/i_ariane/controller_i/i_urstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_n/i_BUFGMUX_i_1__1/O | i_alsaqr/i_host_domain/i_cva6_subsystem/i_ariane_wrap/i_ariane/controller_i/i_urstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_n/rst_ni0 |
| src12     | g23       | GND/G              | None       |                  | n/a          |           1 |               2 |                     |                                                                                                     | i_alsaqr/i_host_domain/i_cva6_subsystem/i_serial_link_1/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/GND/G                                  | i_alsaqr/i_host_domain/i_cva6_subsystem/i_serial_link_1/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/<const0>                    |
| src13     | g23       | LUT2/O             | None       | SLICE_X72Y365    | X2Y6         |           0 |               0 |                     |                                                                                                     | i_alsaqr/i_host_domain/i_cva6_subsystem/i_dm_top/i_dm_csrs/i_BUFGMUX_i_1__0/O                                                                | i_alsaqr/i_host_domain/i_cva6_subsystem/i_dm_top/i_dm_csrs/s_axi_aresetn                                                          |
+-----------+-----------+--------------------+------------+------------------+--------------+-------------+-----------------+---------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


4. Clock Regions : Clock Primitives
-----------------------------------

+-------------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
|                   |  Global Clock |     BUFGCE    |   BUFGCE_DIV  |    BUFGCTRL   |    BUFG_GT    |      MMCM     |      PLL      |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| Clock Region Name | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| X0Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y0              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y0              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y1              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y1              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y2              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y2              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y3              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y3              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y4              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y4              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y5              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y5              |     9 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y5              |    10 |    24 |     7 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y5              |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y5              |     5 |    24 |     1 |    24 |     0 |     4 |     1 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y5              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y6              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y6              |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y6              |     4 |    24 |     4 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y6              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y6              |     3 |    24 |     1 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y6              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y7              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y7              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y7              |     1 |    24 |     1 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y7              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y7              |     1 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y7              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y8              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y8              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y8              |     1 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y8              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y8              |     4 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y8              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y9              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y9              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y9              |     3 |    24 |     2 |    24 |     0 |     4 |     3 |     8 |     0 |     0 |     1 |     1 |     0 |     2 |
| X3Y9              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y9              |     4 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y9              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y10             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y10             |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y10             |     2 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y10             |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y10             |     1 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y10             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y11             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y11             |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y11             |     2 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y11             |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y11             |     2 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y11             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y12             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y12             |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y12             |     2 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y12             |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y12             |     6 |    24 |     4 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     1 |     1 |     0 |     2 |
| X5Y12             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y13             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y13             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y13             |     2 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y13             |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y13             |     3 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y13             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y14             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y14             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y14             |     2 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y14             |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y14             |     1 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y14             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
* Global Clock column represents track count; while other columns represents cell counts


5. Clock Regions : Load Primitives
----------------------------------

+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
|                   |   Global Clock   |        FF        |      LUTRAM      |  Block RAM (18K) |       URAM       |        DSP       |        GT        |      HARD IP     |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| Clock Region Name | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| X0Y0              |      0 |      24 |      0 |   27840 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y0              |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y0              |      0 |      24 |      0 |   29760 |      0 |    6720 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y0              |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y0              |      0 |      24 |      0 |   26880 |      0 |    6240 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y0              |      0 |      24 |      0 |   24000 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y1              |      0 |      24 |      0 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y1              |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y1              |      0 |      24 |      0 |   31680 |      0 |    7680 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y1              |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y1              |      0 |      24 |      0 |   28800 |      0 |    7200 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y1              |      0 |      24 |      0 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y2              |      0 |      24 |      0 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y2              |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y2              |      0 |      24 |      0 |   31680 |      0 |    7680 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y2              |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y2              |      0 |      24 |      0 |   28800 |      0 |    7200 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y2              |      0 |      24 |      0 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y3              |      0 |      24 |      0 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y3              |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y3              |      0 |      24 |      0 |   31680 |      0 |    7680 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y3              |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y3              |      0 |      24 |      0 |   28800 |      0 |    7200 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y3              |      0 |      24 |      0 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y4              |      0 |      24 |      0 |   27840 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y4              |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y4              |      0 |      24 |      0 |   29760 |      0 |    6720 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y4              |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y4              |      0 |      24 |      0 |   26880 |      0 |    6240 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y4              |      0 |      24 |      0 |   24000 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y5              |      3 |      24 |    408 |   27840 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y5              |      9 |      24 |   5201 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y5              |     10 |      24 |   5866 |   29760 |     12 |    6720 |     18 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y5              |      4 |      24 |    495 |   21120 |      0 |    5280 |     10 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y5              |      5 |      24 |   3164 |   26880 |      0 |    6240 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y5              |      2 |      24 |   2054 |   24000 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y6              |      3 |      24 |    711 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y6              |      4 |      24 |   4507 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y6              |      4 |      24 |   8074 |   31680 |      0 |    7680 |     72 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y6              |      2 |      24 |   1312 |   23040 |      0 |    6240 |     22 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y6              |      3 |      24 |   5540 |   28800 |      0 |    7200 |     16 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y6              |      2 |      24 |   3936 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y7              |      0 |      24 |      0 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y7              |      1 |      24 |    215 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y7              |      1 |      24 |   6422 |   31680 |      0 |    7680 |     72 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y7              |      2 |      24 |   4168 |   23040 |      2 |    6240 |     16 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y7              |      1 |      24 |   4968 |   28800 |      1 |    7200 |      8 |      48 |      1 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y7              |      1 |      24 |    339 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y8              |      0 |      24 |      0 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y8              |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y8              |      1 |      24 |   4384 |   31680 |      0 |    7680 |     22 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y8              |      2 |      24 |   4079 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y8              |      4 |      24 |   6767 |   28800 |      7 |    7200 |      0 |      48 |      7 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y8              |      1 |      24 |   1205 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y9              |      0 |      24 |      0 |   27840 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y9              |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y9              |      3 |      24 |   2604 |   29760 |      0 |    6720 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y9              |      3 |      24 |   4862 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y9              |      4 |      24 |   5416 |   26880 |      6 |    6240 |     16 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y9              |      2 |      24 |   2539 |   24000 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y10             |      0 |      24 |      0 |   27840 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y10             |      2 |      24 |    101 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y10             |      2 |      24 |   3824 |   29760 |      0 |    6720 |     71 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y10             |      2 |      24 |    155 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y10             |      1 |      24 |      0 |   26880 |      0 |    6240 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y10             |      0 |      24 |      0 |   24000 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y11             |      0 |      24 |      0 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y11             |      2 |      24 |   1013 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y11             |      2 |      24 |   4930 |   31680 |      0 |    7680 |     49 |      72 |      0 |      16 |      1 |      72 |      0 |       0 |      0 |       0 |
| X3Y11             |      3 |      24 |     41 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y11             |      2 |      24 |      0 |   28800 |      0 |    7200 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y11             |      0 |      24 |      0 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y12             |      0 |      24 |      0 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y12             |      2 |      24 |    719 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y12             |      2 |      24 |   4433 |   31680 |      0 |    7680 |     12 |      72 |      0 |      16 |      3 |      72 |      0 |       0 |      0 |       0 |
| X3Y12             |      3 |      24 |    696 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y12             |      6 |      24 |   5398 |   28800 |    197 |    7200 |     28 |      48 |      0 |      16 |      3 |      72 |      0 |       0 |      0 |       0 |
| X5Y12             |      0 |      24 |      0 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y13             |      0 |      24 |      0 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y13             |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y13             |      2 |      24 |   5578 |   31680 |      0 |    7680 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y13             |      2 |      24 |    863 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y13             |      3 |      24 |   5086 |   28800 |    168 |    7200 |     23 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y13             |      0 |      24 |      0 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y14             |      0 |      24 |      0 |   27840 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y14             |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y14             |      2 |      24 |   6320 |   29760 |      0 |    6720 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y14             |      2 |      24 |   1184 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y14             |      1 |      24 |      0 |   26880 |      0 |    6240 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y14             |      0 |      24 |      0 |   24000 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+-----+----+----+----+----+----+----+
|     | X0 | X1 | X2 | X3 | X4 | X5 |
+-----+----+----+----+----+----+----+
| Y14 |  0 |  0 |  2 |  2 |  1 |  0 |
| Y13 |  0 |  0 |  2 |  2 |  3 |  0 |
| Y12 |  0 |  2 |  2 |  3 |  6 |  0 |
| Y11 |  0 |  2 |  2 |  3 |  2 |  0 |
| Y10 |  0 |  2 |  2 |  2 |  4 |  0 |
| Y9  |  0 |  0 |  5 |  3 |  4 |  2 |
| Y8  |  0 |  0 |  1 |  2 |  4 |  1 |
| Y7  |  0 |  1 |  1 |  2 |  2 |  1 |
| Y6  |  3 |  4 |  4 |  2 |  3 |  2 |
| Y5  |  3 |  9 | 12 |  4 |  7 |  2 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |
+-----+----+----+----+----+----+----+


7. Clock Regions : Routing Resource Utilization
-----------------------------------------------

All Modules
+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y5              |    1 |    24 |  4.17 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X1Y5              |    2 |    24 |  8.33 |    9 |    24 | 37.50 |    2 |    24 |  8.33 |    3 |    24 | 12.50 |
| X2Y5              |    1 |    24 |  4.17 |   10 |    24 | 41.67 |    1 |    24 |  4.17 |    3 |    24 | 12.50 |
| X3Y5              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y5              |    1 |    24 |  4.17 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X5Y5              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y6              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y6              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X2Y6              |    1 |    24 |  4.17 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y6              |    1 |    24 |  4.17 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X4Y6              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y6              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y7              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y7              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y7              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y7              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X5Y7              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y8              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y8              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y8              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    2 |    24 |  8.33 |    2 |    24 |  8.33 |
| X5Y8              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y9              |    1 |    24 |  4.17 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    3 |    24 | 12.50 |
| X3Y9              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y9              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y9              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y10             |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y10             |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y10             |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y10             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    3 |    24 | 12.50 |    3 |    24 | 12.50 |
| X5Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y11             |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y11             |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y11             |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y11             |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y12             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y12             |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y12             |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y12             |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y12             |    1 |    24 |  4.17 |    6 |    24 | 25.00 |    1 |    24 |  4.17 |    2 |    24 |  8.33 |
| X5Y12             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y13             |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y13             |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y13             |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y14             |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y14             |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y14             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


8. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+--------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                    | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                              |
+-----------+-----------------+-------------------+--------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------+
| g0        | BUFGCE/O        | X2Y9              | clk_out1_xilinx_clk_mngr |      20.000 | {0.000 10.000} | X2Y9     |      111142 |        0 |              0 |        0 | alsaqr_clk_manager/inst/clk_out1 |
+-----------+-----------------+-------------------+--------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+------+-------+--------------+-------+-------+-------+-----------------------+
|     | X0   | X1    | X2           | X3    | X4    | X5    | HORIZONTAL PROG DELAY |
+-----+------+-------+--------------+-------+-------+-------+-----------------------+
| Y14 |    0 |     0 |         6320 |  1184 |     0 |     0 |                     0 |
| Y13 |    0 |     0 |         5578 |   863 |     0 |     0 |                     1 |
| Y12 |    0 |   719 |         4444 |   641 |     0 |     0 |                     2 |
| Y11 |    0 |  1013 |         4956 |    39 |     0 |     0 |                     3 |
| Y10 |    0 |   101 |         3863 |   155 |     0 |     0 |                     4 |
| Y9  |    0 |     0 | (R) (D) 2563 |  4374 |  3729 |  2508 |                     4 |
| Y8  |    0 |     0 |         4395 |  4076 |  6516 |  1205 |                     3 |
| Y7  |    0 |   216 |         6458 |  4158 |  4973 |   339 |                     2 |
| Y6  |  258 |  3876 |         7987 |  1230 |  5547 |  3869 |                     1 |
| Y5  |  109 |  2962 |         4270 |   499 |  3187 |  1962 |                     0 |
| Y4  |    0 |     0 |            0 |     0 |     0 |     0 |                     - |
| Y3  |    0 |     0 |            0 |     0 |     0 |     0 |                     - |
| Y2  |    0 |     0 |            0 |     0 |     0 |     0 |                     - |
| Y1  |    0 |     0 |            0 |     0 |     0 |     0 |                     - |
| Y0  |    0 |     0 |            0 |     0 |     0 |     0 |                     - |
+-----+------+-------+--------------+-------+-------+-------+-----------------------+


9. Device Cell Placement Summary for Global Clock g1
----------------------------------------------------

+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                 |
+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------+
| g1        | BUFGCE/O        | X4Y12             | mmcm_clkout0 |       6.400 | {0.000 3.200} | X4Y10    |       10957 |        0 |              2 |        0 | u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |
+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+-----+------+-----------+-----+-----------------------+
|     | X0 | X1 | X2  | X3   | X4        | X5  | HORIZONTAL PROG DELAY |
+-----+----+----+-----+------+-----------+-----+-----------------------+
| Y14 |  0 |  0 |   0 |    0 |         0 |   0 |                     - |
| Y13 |  0 |  0 |   0 |    0 |      4804 |   0 |                     0 |
| Y12 |  0 |  0 |   0 |   55 |  (D) 4414 |   0 |                     1 |
| Y11 |  0 |  0 |   0 |    2 |         0 |   0 |                     2 |
| Y10 |  0 |  0 |   0 |    0 |     (R) 0 |   0 |                     - |
| Y9  |  0 |  0 |  41 |  488 |      1121 |  31 |                     1 |
| Y8  |  0 |  0 |   0 |    3 |         0 |   0 |                     0 |
| Y7  |  0 |  0 |   0 |    0 |         0 |   0 |                     - |
| Y6  |  0 |  0 |   0 |    0 |         0 |   0 |                     - |
| Y5  |  0 |  0 |   0 |    0 |         0 |   0 |                     - |
| Y4  |  0 |  0 |   0 |    0 |         0 |   0 |                     - |
| Y3  |  0 |  0 |   0 |    0 |         0 |   0 |                     - |
| Y2  |  0 |  0 |   0 |    0 |         0 |   0 |                     - |
| Y1  |  0 |  0 |   0 |    0 |         0 |   0 |                     - |
| Y0  |  0 |  0 |   0 |    0 |         0 |   0 |                     - |
+-----+----+----+-----+------+-----------+-----+-----------------------+


10. Device Cell Placement Summary for Global Clock g2
-----------------------------------------------------

+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                            |
+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------+
| g2        | BUFGCE/O        | X4Y12             | mmcm_clkout6 |      12.800 | {0.000 6.400} | X4Y10    |        1435 |        0 |              0 |        0 | u_ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk |
+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----------+----+-----------------------+
|     | X0 | X1 | X2 | X3 | X4       | X5 | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----------+----+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |        0 |  0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |      487 |  0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  (D) 948 |  0 |                     1 |
| Y11 |  0 |  0 |  0 |  0 |        0 |  0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |    (R) 0 |  0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |        0 |  0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |        0 |  0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |        0 |  0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |        0 |  0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |        0 |  0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |        0 |  0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |        0 |  0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |        0 |  0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |        0 |  0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |        0 |  0 |                     - |
+-----+----+----+----+----+----------+----+-----------------------+


11. Device Cell Placement Summary for Global Clock g3
-----------------------------------------------------

+-----------+-----------------+-------------------+------------+-------------+----------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock      | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                           |
+-----------+-----------------+-------------------+------------+-------------+----------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------+
| g3        | BUFGCE/O        | X2Y7              | SPIM_CLK_0 |      80.000 | {0.000 40.000} | X2Y5     |         814 |        0 |              0 |        0 | i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/s_clk_spi |
+-----------+-----------------+-------------------+------------+-------------+----------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+---------+----+----+----+-----------------------+
|     | X0 | X1 | X2      | X3 | X4 | X5 | HORIZONTAL PROG DELAY |
+-----+----+----+---------+----+----+----+-----------------------+
| Y14 |  0 |  0 |       0 |  0 |  0 |  0 |                     - |
| Y13 |  0 |  0 |       0 |  0 |  0 |  0 |                     - |
| Y12 |  0 |  0 |       0 |  0 |  0 |  0 |                     - |
| Y11 |  0 |  0 |       0 |  0 |  0 |  0 |                     - |
| Y10 |  0 |  0 |       0 |  0 |  0 |  0 |                     - |
| Y9  |  0 |  0 |       0 |  0 |  0 |  0 |                     - |
| Y8  |  0 |  0 |       0 |  0 |  0 |  0 |                     - |
| Y7  |  0 |  0 |   (D) 0 |  0 |  0 |  0 |                     - |
| Y6  |  0 |  0 |       0 |  0 |  0 |  0 |                     - |
| Y5  |  0 |  0 | (R) 814 |  0 |  0 |  0 |                     0 |
| Y4  |  0 |  0 |       0 |  0 |  0 |  0 |                     - |
| Y3  |  0 |  0 |       0 |  0 |  0 |  0 |                     - |
| Y2  |  0 |  0 |       0 |  0 |  0 |  0 |                     - |
| Y1  |  0 |  0 |       0 |  0 |  0 |  0 |                     - |
| Y0  |  0 |  0 |       0 |  0 |  0 |  0 |                     - |
+-----+----+----+---------+----+----+----+-----------------------+


12. Device Cell Placement Summary for Global Clock g4
-----------------------------------------------------

+-----------+-----------------+-------------------+--------------+-------------+----------------+----------+-------------+----------+----------------+----------+---------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock        | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                         |
+-----------+-----------------+-------------------+--------------+-------------+----------------+----------+-------------+----------+----------------+----------+---------------------------------------------+
| g4        | BUFGCE/O        | X4Y12             | mmcm_clkout5 |      25.600 | {0.000 12.800} | X4Y10    |         551 |        0 |              0 |        0 | u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk |
+-----------+-----------------+-------------------+--------------+-------------+----------------+----------+-------------+----------+----------------+----------+---------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----------+----+-----------------------+
|     | X0 | X1 | X2 | X3 | X4       | X5 | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----------+----+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |        0 |  0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |        0 |  0 |                     - |
| Y12 |  0 |  0 |  0 |  0 |  (D) 265 |  0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |        0 |  0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |    (R) 0 |  0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |      286 |  0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |        0 |  0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |        0 |  0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |        0 |  0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |        0 |  0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |        0 |  0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |        0 |  0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |        0 |  0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |        0 |  0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |        0 |  0 |                     - |
+-----+----+----+----+----+----------+----+-----------------------+


13. Device Cell Placement Summary for Global Clock g5
-----------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+----------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                            |
+-----------+-----------------+-------------------+----------+-------------+----------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------+
| g5        | BUFGCE/O        | X2Y6              | Multiple |      20.000 | {0.000 10.000} | X3Y6     |         539 |        0 |              0 |        0 | i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/s_clk_sdio |
+-----------+-----------------+-------------------+----------+-------------+----------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----------+--------+----+----+-----------------------+
|     | X0 | X1 | X2       | X3     | X4 | X5 | HORIZONTAL PROG DELAY |
+-----+----+----+----------+--------+----+----+-----------------------+
| Y14 |  0 |  0 |        0 |      0 |  0 |  0 |                     - |
| Y13 |  0 |  0 |        0 |      0 |  0 |  0 |                     - |
| Y12 |  0 |  0 |        0 |      0 |  0 |  0 |                     - |
| Y11 |  0 |  0 |        0 |      0 |  0 |  0 |                     - |
| Y10 |  0 |  0 |        0 |      0 |  0 |  0 |                     - |
| Y9  |  0 |  0 |        0 |      0 |  0 |  0 |                     - |
| Y8  |  0 |  0 |        0 |      0 |  0 |  0 |                     - |
| Y7  |  0 |  0 |        0 |     20 |  0 |  0 |                     1 |
| Y6  |  0 |  0 |  (D) 127 | (R) 93 |  1 |  0 |                     1 |
| Y5  |  0 |  0 |      296 |      1 |  1 |  0 |                     0 |
| Y4  |  0 |  0 |        0 |      0 |  0 |  0 |                     - |
| Y3  |  0 |  0 |        0 |      0 |  0 |  0 |                     - |
| Y2  |  0 |  0 |        0 |      0 |  0 |  0 |                     - |
| Y1  |  0 |  0 |        0 |      0 |  0 |  0 |                     - |
| Y0  |  0 |  0 |        0 |      0 |  0 |  0 |                     - |
+-----+----+----+----------+--------+----+----+-----------------------+


14. Device Cell Placement Summary for Global Clock g6
-----------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                               | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                    |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------+
| g6        | BUFGCE/O        | X4Y6              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK |      50.000 | {0.000 25.000} | X4Y7     |         461 |        0 |              0 |        0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+--------+-----+-----------------------+
|     | X0 | X1 | X2 | X3 | X4     | X5  | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+--------+-----+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |      0 |   0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |      0 |   0 |                     - |
| Y12 |  0 |  0 |  0 |  0 |      0 |   0 |                     - |
| Y11 |  0 |  0 |  0 |  0 |      0 |   0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |      0 |   0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |    302 |   0 |                     1 |
| Y8  |  0 |  0 |  0 |  0 |      0 |   0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  (R) 0 |   0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  (D) 0 |  67 |                     1 |
| Y5  |  0 |  0 |  0 |  0 |      0 |  92 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |      0 |   0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |      0 |   0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |      0 |   0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |      0 |   0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |      0 |   0 |                     - |
+-----+----+----+----+----+--------+-----+-----------------------+


15. Device Cell Placement Summary for Global Clock g7
-----------------------------------------------------

+-----------+-----------------+-------------------+--------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                    | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                              |
+-----------+-----------------+-------------------+--------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------+
| g7        | BUFGCE/O        | X2Y6              | clk_out1_xilinx_clk_mngr |      20.000 | {0.000 10.000} | X1Y5     |         414 |        0 |              0 |        0 | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[10].i_spim/u_clockgen/i_clkdiv_cnt/CLK_BUFGCE |
+-----------+-----------------+-------------------+--------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+--------+--------+----+----+----+-----------------------+
|     | X0 | X1     | X2     | X3 | X4 | X5 | HORIZONTAL PROG DELAY |
+-----+----+--------+--------+----+----+----+-----------------------+
| Y14 |  0 |      0 |      0 |  0 |  0 |  0 |                     - |
| Y13 |  0 |      0 |      0 |  0 |  0 |  0 |                     - |
| Y12 |  0 |      0 |      0 |  0 |  0 |  0 |                     - |
| Y11 |  0 |      0 |      0 |  0 |  0 |  0 |                     - |
| Y10 |  0 |      0 |      0 |  0 |  0 |  0 |                     - |
| Y9  |  0 |      0 |      0 |  0 |  0 |  0 |                     - |
| Y8  |  0 |      0 |      0 |  0 |  0 |  0 |                     - |
| Y7  |  0 |      0 |      0 |  0 |  0 |  0 |                     - |
| Y6  |  0 |      0 |  (D) 0 |  0 |  0 |  0 |                     - |
| Y5  |  0 | (R) 24 |    390 |  0 |  0 |  0 |                     0 |
| Y4  |  0 |      0 |      0 |  0 |  0 |  0 |                     - |
| Y3  |  0 |      0 |      0 |  0 |  0 |  0 |                     - |
| Y2  |  0 |      0 |      0 |  0 |  0 |  0 |                     - |
| Y1  |  0 |      0 |      0 |  0 |  0 |  0 |                     - |
| Y0  |  0 |      0 |      0 |  0 |  0 |  0 |                     - |
+-----+----+--------+--------+----+----+----+-----------------------+


16. Device Cell Placement Summary for Global Clock g8
-----------------------------------------------------

+-----------+-----------------+-------------------+--------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                    | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                              |
+-----------+-----------------+-------------------+--------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------+
| g8        | BUFGCE/O        | X2Y5              | clk_out1_xilinx_clk_mngr |      20.000 | {0.000 10.000} | X2Y5     |         414 |        0 |              0 |        0 | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[11].i_spim/u_clockgen/i_clkdiv_cnt/CLK_BUFGCE |
+-----------+-----------------+-------------------+--------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+------+-------------+----+----+----+-----------------------+
|     | X0 | X1   | X2          | X3 | X4 | X5 | HORIZONTAL PROG DELAY |
+-----+----+------+-------------+----+----+----+-----------------------+
| Y14 |  0 |    0 |           0 |  0 |  0 |  0 |                     - |
| Y13 |  0 |    0 |           0 |  0 |  0 |  0 |                     - |
| Y12 |  0 |    0 |           0 |  0 |  0 |  0 |                     - |
| Y11 |  0 |    0 |           0 |  0 |  0 |  0 |                     - |
| Y10 |  0 |    0 |           0 |  0 |  0 |  0 |                     - |
| Y9  |  0 |    0 |           0 |  0 |  0 |  0 |                     - |
| Y8  |  0 |    0 |           0 |  0 |  0 |  0 |                     - |
| Y7  |  0 |    0 |           0 |  0 |  0 |  0 |                     - |
| Y6  |  0 |    0 |           0 |  0 |  0 |  0 |                     - |
| Y5  |  0 |  294 | (R) (D) 120 |  0 |  0 |  0 |                     0 |
| Y4  |  0 |    0 |           0 |  0 |  0 |  0 |                     - |
| Y3  |  0 |    0 |           0 |  0 |  0 |  0 |                     - |
| Y2  |  0 |    0 |           0 |  0 |  0 |  0 |                     - |
| Y1  |  0 |    0 |           0 |  0 |  0 |  0 |                     - |
| Y0  |  0 |    0 |           0 |  0 |  0 |  0 |                     - |
+-----+----+------+-------------+----+----+----+-----------------------+


17. Device Cell Placement Summary for Global Clock g9
-----------------------------------------------------

+-----------+-----------------+-------------------+--------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                    | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                             |
+-----------+-----------------+-------------------+--------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------+
| g9        | BUFGCE/O        | X2Y5              | clk_out1_xilinx_clk_mngr |      20.000 | {0.000 10.000} | X2Y5     |         414 |        0 |              0 |        0 | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[3].i_spim/u_clockgen/i_clkdiv_cnt/CLK_BUFGCE |
+-----------+-----------------+-------------------+--------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+------+-----------+----+----+----+-----------------------+
|     | X0 | X1   | X2        | X3 | X4 | X5 | HORIZONTAL PROG DELAY |
+-----+----+------+-----------+----+----+----+-----------------------+
| Y14 |  0 |    0 |         0 |  0 |  0 |  0 |                     - |
| Y13 |  0 |    0 |         0 |  0 |  0 |  0 |                     - |
| Y12 |  0 |    0 |         0 |  0 |  0 |  0 |                     - |
| Y11 |  0 |    0 |         0 |  0 |  0 |  0 |                     - |
| Y10 |  0 |    0 |         0 |  0 |  0 |  0 |                     - |
| Y9  |  0 |    0 |         0 |  0 |  0 |  0 |                     - |
| Y8  |  0 |    0 |         0 |  0 |  0 |  0 |                     - |
| Y7  |  0 |    0 |         0 |  0 |  0 |  0 |                     - |
| Y6  |  0 |    0 |         0 |  0 |  0 |  0 |                     - |
| Y5  |  0 |  413 | (R) (D) 1 |  0 |  0 |  0 |                     0 |
| Y4  |  0 |    0 |         0 |  0 |  0 |  0 |                     - |
| Y3  |  0 |    0 |         0 |  0 |  0 |  0 |                     - |
| Y2  |  0 |    0 |         0 |  0 |  0 |  0 |                     - |
| Y1  |  0 |    0 |         0 |  0 |  0 |  0 |                     - |
| Y0  |  0 |    0 |         0 |  0 |  0 |  0 |                     - |
+-----+----+------+-----------+----+----+----+-----------------------+


18. Device Cell Placement Summary for Global Clock g10
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                    | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                             |
+-----------+-----------------+-------------------+--------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------+
| g10       | BUFGCE/O        | X2Y5              | clk_out1_xilinx_clk_mngr |      20.000 | {0.000 10.000} | X0Y5     |         414 |        0 |              0 |        0 | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[4].i_spim/u_clockgen/i_clkdiv_cnt/CLK_BUFGCE |
+-----------+-----------------+-------------------+--------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+---------+-----+--------+----+----+----+-----------------------+
|     | X0      | X1  | X2     | X3 | X4 | X5 | HORIZONTAL PROG DELAY |
+-----+---------+-----+--------+----+----+----+-----------------------+
| Y14 |       0 |   0 |      0 |  0 |  0 |  0 |                     - |
| Y13 |       0 |   0 |      0 |  0 |  0 |  0 |                     - |
| Y12 |       0 |   0 |      0 |  0 |  0 |  0 |                     - |
| Y11 |       0 |   0 |      0 |  0 |  0 |  0 |                     - |
| Y10 |       0 |   0 |      0 |  0 |  0 |  0 |                     - |
| Y9  |       0 |   0 |      0 |  0 |  0 |  0 |                     - |
| Y8  |       0 |   0 |      0 |  0 |  0 |  0 |                     - |
| Y7  |       0 |   0 |      0 |  0 |  0 |  0 |                     - |
| Y6  |     252 |   6 |      0 |  0 |  0 |  0 |                     0 |
| Y5  | (R) 140 |  16 |  (D) 0 |  0 |  0 |  0 |                     0 |
| Y4  |       0 |   0 |      0 |  0 |  0 |  0 |                     - |
| Y3  |       0 |   0 |      0 |  0 |  0 |  0 |                     - |
| Y2  |       0 |   0 |      0 |  0 |  0 |  0 |                     - |
| Y1  |       0 |   0 |      0 |  0 |  0 |  0 |                     - |
| Y0  |       0 |   0 |      0 |  0 |  0 |  0 |                     - |
+-----+---------+-----+--------+----+----+----+-----------------------+


19. Device Cell Placement Summary for Global Clock g11
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                    | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                             |
+-----------+-----------------+-------------------+--------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------+
| g11       | BUFGCE/O        | X2Y6              | clk_out1_xilinx_clk_mngr |      20.000 | {0.000 10.000} | X1Y5     |         414 |        0 |              0 |        0 | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[5].i_spim/u_clockgen/i_clkdiv_cnt/CLK_BUFGCE |
+-----------+-----------------+-------------------+--------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+---------+--------+----+----+----+-----------------------+
|     | X0 | X1      | X2     | X3 | X4 | X5 | HORIZONTAL PROG DELAY |
+-----+----+---------+--------+----+----+----+-----------------------+
| Y14 |  0 |       0 |      0 |  0 |  0 |  0 |                     - |
| Y13 |  0 |       0 |      0 |  0 |  0 |  0 |                     - |
| Y12 |  0 |       0 |      0 |  0 |  0 |  0 |                     - |
| Y11 |  0 |       0 |      0 |  0 |  0 |  0 |                     - |
| Y10 |  0 |       0 |      0 |  0 |  0 |  0 |                     - |
| Y9  |  0 |       0 |      0 |  0 |  0 |  0 |                     - |
| Y8  |  0 |       0 |      0 |  0 |  0 |  0 |                     - |
| Y7  |  0 |       0 |      0 |  0 |  0 |  0 |                     - |
| Y6  |  0 |       0 |  (D) 0 |  0 |  0 |  0 |                     - |
| Y5  |  0 | (R) 413 |      1 |  0 |  0 |  0 |                     0 |
| Y4  |  0 |       0 |      0 |  0 |  0 |  0 |                     - |
| Y3  |  0 |       0 |      0 |  0 |  0 |  0 |                     - |
| Y2  |  0 |       0 |      0 |  0 |  0 |  0 |                     - |
| Y1  |  0 |       0 |      0 |  0 |  0 |  0 |                     - |
| Y0  |  0 |       0 |      0 |  0 |  0 |  0 |                     - |
+-----+----+---------+--------+----+----+----+-----------------------+


20. Device Cell Placement Summary for Global Clock g12
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                    | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                             |
+-----------+-----------------+-------------------+--------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------+
| g12       | BUFGCE/O        | X2Y5              | clk_out1_xilinx_clk_mngr |      20.000 | {0.000 10.000} | X1Y6     |         414 |        0 |              0 |        0 | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[6].i_spim/u_clockgen/i_clkdiv_cnt/CLK_BUFGCE |
+-----------+-----------------+-------------------+--------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+------+---------+--------+----+----+----+-----------------------+
|     | X0   | X1      | X2     | X3 | X4 | X5 | HORIZONTAL PROG DELAY |
+-----+------+---------+--------+----+----+----+-----------------------+
| Y14 |    0 |       0 |      0 |  0 |  0 |  0 |                     - |
| Y13 |    0 |       0 |      0 |  0 |  0 |  0 |                     - |
| Y12 |    0 |       0 |      0 |  0 |  0 |  0 |                     - |
| Y11 |    0 |       0 |      0 |  0 |  0 |  0 |                     - |
| Y10 |    0 |       0 |      0 |  0 |  0 |  0 |                     - |
| Y9  |    0 |       0 |      0 |  0 |  0 |  0 |                     - |
| Y8  |    0 |       0 |      0 |  0 |  0 |  0 |                     - |
| Y7  |    0 |       0 |      0 |  0 |  0 |  0 |                     - |
| Y6  |  201 | (R) 212 |      1 |  0 |  0 |  0 |                     0 |
| Y5  |    0 |       0 |  (D) 0 |  0 |  0 |  0 |                     - |
| Y4  |    0 |       0 |      0 |  0 |  0 |  0 |                     - |
| Y3  |    0 |       0 |      0 |  0 |  0 |  0 |                     - |
| Y2  |    0 |       0 |      0 |  0 |  0 |  0 |                     - |
| Y1  |    0 |       0 |      0 |  0 |  0 |  0 |                     - |
| Y0  |    0 |       0 |      0 |  0 |  0 |  0 |                     - |
+-----+------+---------+--------+----+----+----+-----------------------+


21. Device Cell Placement Summary for Global Clock g13
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                    | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                             |
+-----------+-----------------+-------------------+--------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------+
| g13       | BUFGCE/O        | X2Y5              | clk_out1_xilinx_clk_mngr |      20.000 | {0.000 10.000} | X2Y5     |         414 |        0 |              0 |        0 | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[7].i_spim/u_clockgen/i_clkdiv_cnt/CLK_BUFGCE |
+-----------+-----------------+-------------------+--------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+------+-----------+----+----+----+-----------------------+
|     | X0 | X1   | X2        | X3 | X4 | X5 | HORIZONTAL PROG DELAY |
+-----+----+------+-----------+----+----+----+-----------------------+
| Y14 |  0 |    0 |         0 |  0 |  0 |  0 |                     - |
| Y13 |  0 |    0 |         0 |  0 |  0 |  0 |                     - |
| Y12 |  0 |    0 |         0 |  0 |  0 |  0 |                     - |
| Y11 |  0 |    0 |         0 |  0 |  0 |  0 |                     - |
| Y10 |  0 |    0 |         0 |  0 |  0 |  0 |                     - |
| Y9  |  0 |    0 |         0 |  0 |  0 |  0 |                     - |
| Y8  |  0 |    0 |         0 |  0 |  0 |  0 |                     - |
| Y7  |  0 |    0 |         0 |  0 |  0 |  0 |                     - |
| Y6  |  0 |    0 |         0 |  0 |  0 |  0 |                     - |
| Y5  |  0 |  412 | (R) (D) 2 |  0 |  0 |  0 |                     0 |
| Y4  |  0 |    0 |         0 |  0 |  0 |  0 |                     - |
| Y3  |  0 |    0 |         0 |  0 |  0 |  0 |                     - |
| Y2  |  0 |    0 |         0 |  0 |  0 |  0 |                     - |
| Y1  |  0 |    0 |         0 |  0 |  0 |  0 |                     - |
| Y0  |  0 |    0 |         0 |  0 |  0 |  0 |                     - |
+-----+----+------+-----------+----+----+----+-----------------------+


22. Device Cell Placement Summary for Global Clock g14
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                    | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                             |
+-----------+-----------------+-------------------+--------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------+
| g14       | BUFGCE/O        | X2Y5              | clk_out1_xilinx_clk_mngr |      20.000 | {0.000 10.000} | X2Y5     |         414 |        0 |              0 |        0 | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[8].i_spim/u_clockgen/i_clkdiv_cnt/CLK_BUFGCE |
+-----------+-----------------+-------------------+--------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+------+-----------+----+----+----+-----------------------+
|     | X0 | X1   | X2        | X3 | X4 | X5 | HORIZONTAL PROG DELAY |
+-----+----+------+-----------+----+----+----+-----------------------+
| Y14 |  0 |    0 |         0 |  0 |  0 |  0 |                     - |
| Y13 |  0 |    0 |         0 |  0 |  0 |  0 |                     - |
| Y12 |  0 |    0 |         0 |  0 |  0 |  0 |                     - |
| Y11 |  0 |    0 |         0 |  0 |  0 |  0 |                     - |
| Y10 |  0 |    0 |         0 |  0 |  0 |  0 |                     - |
| Y9  |  0 |    0 |         0 |  0 |  0 |  0 |                     - |
| Y8  |  0 |    0 |         0 |  0 |  0 |  0 |                     - |
| Y7  |  0 |    0 |         0 |  0 |  0 |  0 |                     - |
| Y6  |  0 |    0 |         0 |  0 |  0 |  0 |                     - |
| Y5  |  0 |  413 | (R) (D) 1 |  0 |  0 |  0 |                     0 |
| Y4  |  0 |    0 |         0 |  0 |  0 |  0 |                     - |
| Y3  |  0 |    0 |         0 |  0 |  0 |  0 |                     - |
| Y2  |  0 |    0 |         0 |  0 |  0 |  0 |                     - |
| Y1  |  0 |    0 |         0 |  0 |  0 |  0 |                     - |
| Y0  |  0 |    0 |         0 |  0 |  0 |  0 |                     - |
+-----+----+------+-----------+----+----+----+-----------------------+


23. Device Cell Placement Summary for Global Clock g15
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                    | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                           |
+-----------+-----------------+-------------------+--------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------+
| g15       | BUFGCE/O        | X2Y6              | clk_out1_xilinx_clk_mngr |      20.000 | {0.000 10.000} | X2Y6     |         414 |        0 |              0 |        0 | i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[1].i_spim/s_clk_spi |
+-----------+-----------------+-------------------+--------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+------+-----------+----+----+----+-----------------------+
|     | X0 | X1   | X2        | X3 | X4 | X5 | HORIZONTAL PROG DELAY |
+-----+----+------+-----------+----+----+----+-----------------------+
| Y14 |  0 |    0 |         0 |  0 |  0 |  0 |                     - |
| Y13 |  0 |    0 |         0 |  0 |  0 |  0 |                     - |
| Y12 |  0 |    0 |         0 |  0 |  0 |  0 |                     - |
| Y11 |  0 |    0 |         0 |  0 |  0 |  0 |                     - |
| Y10 |  0 |    0 |         0 |  0 |  0 |  0 |                     - |
| Y9  |  0 |    0 |         0 |  0 |  0 |  0 |                     - |
| Y8  |  0 |    0 |         0 |  0 |  0 |  0 |                     - |
| Y7  |  0 |    0 |         0 |  0 |  0 |  0 |                     - |
| Y6  |  0 |  413 | (R) (D) 1 |  0 |  0 |  0 |                     0 |
| Y5  |  0 |    0 |         0 |  0 |  0 |  0 |                     - |
| Y4  |  0 |    0 |         0 |  0 |  0 |  0 |                     - |
| Y3  |  0 |    0 |         0 |  0 |  0 |  0 |                     - |
| Y2  |  0 |    0 |         0 |  0 |  0 |  0 |                     - |
| Y1  |  0 |    0 |         0 |  0 |  0 |  0 |                     - |
| Y0  |  0 |    0 |         0 |  0 |  0 |  0 |                     - |
+-----+----+------+-----------+----+----+----+-----------------------+


24. Device Cell Placement Summary for Global Clock g16
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                    | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                           |
+-----------+-----------------+-------------------+--------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------+
| g16       | BUFGCE/O        | X2Y5              | clk_out1_xilinx_clk_mngr |      20.000 | {0.000 10.000} | X1Y5     |         414 |        0 |              0 |        0 | i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[2].i_spim/s_clk_spi |
+-----------+-----------------+-------------------+--------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+------+---------+--------+----+----+----+-----------------------+
|     | X0   | X1      | X2     | X3 | X4 | X5 | HORIZONTAL PROG DELAY |
+-----+------+---------+--------+----+----+----+-----------------------+
| Y14 |    0 |       0 |      0 |  0 |  0 |  0 |                     - |
| Y13 |    0 |       0 |      0 |  0 |  0 |  0 |                     - |
| Y12 |    0 |       0 |      0 |  0 |  0 |  0 |                     - |
| Y11 |    0 |       0 |      0 |  0 |  0 |  0 |                     - |
| Y10 |    0 |       0 |      0 |  0 |  0 |  0 |                     - |
| Y9  |    0 |       0 |      0 |  0 |  0 |  0 |                     - |
| Y8  |    0 |       0 |      0 |  0 |  0 |  0 |                     - |
| Y7  |    0 |       0 |      0 |  0 |  0 |  0 |                     - |
| Y6  |    0 |       0 |      0 |  0 |  0 |  0 |                     - |
| Y5  |  159 | (R) 254 |  (D) 1 |  0 |  0 |  0 |                     0 |
| Y4  |    0 |       0 |      0 |  0 |  0 |  0 |                     - |
| Y3  |    0 |       0 |      0 |  0 |  0 |  0 |                     - |
| Y2  |    0 |       0 |      0 |  0 |  0 |  0 |                     - |
| Y1  |    0 |       0 |      0 |  0 |  0 |  0 |                     - |
| Y0  |    0 |       0 |      0 |  0 |  0 |  0 |                     - |
+-----+------+---------+--------+----+----+----+-----------------------+


25. Device Cell Placement Summary for Global Clock g17
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+----------------+----------+-------------+----------+----------------+----------+------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                    |
+-----------+-----------------+-------------------+-------+-------------+----------------+----------+-------------+----------+----------------+----------+------------------------+
| g17       | BUFGCE/O        | X2Y9              | tck   |     100.000 | {0.000 50.000} | X4Y8     |         257 |        0 |              0 |        0 | pad_jtag_tck_IBUF_BUFG |
+-----------+-----------------+-------------------+-------+-------------+----------------+----------+-------------+----------+----------------+----------+------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+--------+----+---------+----+-----------------------+
|     | X0 | X1 | X2     | X3 | X4      | X5 | HORIZONTAL PROG DELAY |
+-----+----+----+--------+----+---------+----+-----------------------+
| Y14 |  0 |  0 |      0 |  0 |       0 |  0 |                     - |
| Y13 |  0 |  0 |      0 |  0 |       0 |  0 |                     - |
| Y12 |  0 |  0 |      0 |  0 |       0 |  0 |                     - |
| Y11 |  0 |  0 |      0 |  0 |       0 |  0 |                     - |
| Y10 |  0 |  0 |      0 |  0 |       0 |  0 |                     - |
| Y9  |  0 |  0 |  (D) 0 |  0 |       0 |  0 |                     - |
| Y8  |  0 |  0 |      0 |  0 | (R) 257 |  0 |                     0 |
| Y7  |  0 |  0 |      0 |  0 |       0 |  0 |                     - |
| Y6  |  0 |  0 |      0 |  0 |       0 |  0 |                     - |
| Y5  |  0 |  0 |      0 |  0 |       0 |  0 |                     - |
| Y4  |  0 |  0 |      0 |  0 |       0 |  0 |                     - |
| Y3  |  0 |  0 |      0 |  0 |       0 |  0 |                     - |
| Y2  |  0 |  0 |      0 |  0 |       0 |  0 |                     - |
| Y1  |  0 |  0 |      0 |  0 |       0 |  0 |                     - |
| Y0  |  0 |  0 |      0 |  0 |       0 |  0 |                     - |
+-----+----+----+--------+----+---------+----+-----------------------+


26. Device Cell Placement Summary for Global Clock g18
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+----------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                 |
+-----------+-----------------+-------------------+-------+-------------+----------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------+
| g18       | BUFGCTRL/O      | X2Y9              | tck   |     100.000 | {0.000 50.000} | X4Y8     |           1 |        0 |              0 |        0 | i_alsaqr/i_host_domain/i_cva6_subsystem/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/i_tc_clk_mux2/tck_n |
+-----------+-----------------+-------------------+-------+-------------+----------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+--------+----+-------+----+-----------------------+
|     | X0 | X1 | X2     | X3 | X4    | X5 | HORIZONTAL PROG DELAY |
+-----+----+----+--------+----+-------+----+-----------------------+
| Y14 |  0 |  0 |      0 |  0 |     0 |  0 |                     - |
| Y13 |  0 |  0 |      0 |  0 |     0 |  0 |                     - |
| Y12 |  0 |  0 |      0 |  0 |     0 |  0 |                     - |
| Y11 |  0 |  0 |      0 |  0 |     0 |  0 |                     - |
| Y10 |  0 |  0 |      0 |  0 |     0 |  0 |                     - |
| Y9  |  0 |  0 |  (D) 0 |  0 |     0 |  0 |                     - |
| Y8  |  0 |  0 |      0 |  0 | (R) 1 |  0 |                     0 |
| Y7  |  0 |  0 |      0 |  0 |     0 |  0 |                     - |
| Y6  |  0 |  0 |      0 |  0 |     0 |  0 |                     - |
| Y5  |  0 |  0 |      0 |  0 |     0 |  0 |                     - |
| Y4  |  0 |  0 |      0 |  0 |     0 |  0 |                     - |
| Y3  |  0 |  0 |      0 |  0 |     0 |  0 |                     - |
| Y2  |  0 |  0 |      0 |  0 |     0 |  0 |                     - |
| Y1  |  0 |  0 |      0 |  0 |     0 |  0 |                     - |
| Y0  |  0 |  0 |      0 |  0 |     0 |  0 |                     - |
+-----+----+----+--------+----+-------+----+-----------------------+


27. Device Cell Placement Summary for Global Clock g19
------------------------------------------------------

+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                 |
+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------+
| g19       | BUFGCE/O        | X4Y5              | c0_sys_clk_p |       4.000 | {0.000 2.000} | X4Y12    |          17 |        0 |              0 |        0 | u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg |
+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+--------+----+-----------------------+
|     | X0 | X1 | X2 | X3 | X4     | X5 | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+--------+----+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |      0 |  0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |      0 |  0 |                     - |
| Y12 |  0 |  0 |  0 |  0 | (R) 17 |  0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |      0 |  0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |      0 |  0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |      0 |  0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |      0 |  0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |      0 |  0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |      0 |  0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |  (D) 0 |  0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |      0 |  0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |      0 |  0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |      0 |  0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |      0 |  0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |      0 |  0 |                     - |
+-----+----+----+----+----+--------+----+-----------------------+


28. Device Cell Placement Summary for Global Clock g20
------------------------------------------------------

+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                 |
+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------+
| g20       | BUFGCE/O        | X4Y12             | c0_sys_clk_p |       4.000 | {0.000 2.000} | X4Y12    |           0 |        0 |              3 |        0 | c0_sys_clk_s_BUFGCE |
+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+-----------+----+-----------------------+
|     | X0 | X1 | X2 | X3 | X4        | X5 | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+-----------+----+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |         0 |  0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |         0 |  0 |                     - |
| Y12 |  0 |  0 |  0 |  0 | (R) (D) 1 |  0 |                     4 |
| Y11 |  0 |  0 |  0 |  0 |         0 |  0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |         0 |  0 |                     - |
| Y9  |  0 |  0 |  1 |  0 |         0 |  0 |                     1 |
| Y8  |  0 |  0 |  0 |  0 |         0 |  0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |         0 |  0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |         0 |  0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |         1 |  0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |         0 |  0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |         0 |  0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |         0 |  0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |         0 |  0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |         0 |  0 |                     - |
+-----+----+----+----+----+-----------+----+-----------------------+


29. Device Cell Placement Summary for Global Clock g21
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                             |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------+
| g21       | BUFGCTRL/O      | X2Y9              |       |             |               | X2Y9     |           4 |        0 |              0 |        0 | i_alsaqr/i_host_domain/i_cva6_subsystem/i_ariane_wrap/i_ariane/controller_i/i_urstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_n/rst_n |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+-----------+----+----+----+-----------------------+
|     | X0 | X1 | X2        | X3 | X4 | X5 | HORIZONTAL PROG DELAY |
+-----+----+----+-----------+----+----+----+-----------------------+
| Y14 |  0 |  0 |         0 |  0 |  0 |  0 |                     - |
| Y13 |  0 |  0 |         0 |  0 |  0 |  0 |                     - |
| Y12 |  0 |  0 |         0 |  0 |  0 |  0 |                     - |
| Y11 |  0 |  0 |         0 |  0 |  0 |  0 |                     - |
| Y10 |  0 |  0 |         0 |  0 |  0 |  0 |                     - |
| Y9  |  0 |  0 | (R) (D) 0 |  0 |  0 |  0 |                     - |
| Y8  |  0 |  0 |         0 |  0 |  0 |  0 |                     - |
| Y7  |  0 |  0 |         0 |  0 |  0 |  0 |                     - |
| Y6  |  0 |  0 |         0 |  0 |  0 |  0 |                     - |
| Y5  |  0 |  0 |         0 |  0 |  4 |  0 |                     0 |
| Y4  |  0 |  0 |         0 |  0 |  0 |  0 |                     - |
| Y3  |  0 |  0 |         0 |  0 |  0 |  0 |                     - |
| Y2  |  0 |  0 |         0 |  0 |  0 |  0 |                     - |
| Y1  |  0 |  0 |         0 |  0 |  0 |  0 |                     - |
| Y0  |  0 |  0 |         0 |  0 |  0 |  0 |                     - |
+-----+----+----+-----------+----+----+----+-----------------------+


30. Device Cell Placement Summary for Global Clock g22
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                    |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
| g22       | BUFGCTRL/O      | X4Y5              |       |             |               | X4Y5     |       21677 |        0 |              0 |        0 | i_alsaqr/i_host_domain/i_cva6_subsystem/i_ariane_wrap/i_ariane/controller_i/i_urstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_uarch_n |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+-------+-------+-------+-----------+----+-----------------------+
|     | X0 | X1    | X2    | X3    | X4        | X5 | HORIZONTAL PROG DELAY |
+-----+----+-------+-------+-------+-----------+----+-----------------------+
| Y14 |  0 |     0 |  6320 |  1184 |         0 |  0 |                     0 |
| Y13 |  0 |     0 |  3065 |   535 |         0 |  0 |                     0 |
| Y12 |  0 |   650 |  3201 |   493 |         0 |  0 |                     0 |
| Y11 |  0 |  1012 |  1485 |    39 |         0 |  0 |                     0 |
| Y10 |  0 |   101 |  3508 |    84 |         0 |  0 |                     0 |
| Y9  |  0 |     0 |     0 |     0 |         0 |  0 |                     - |
| Y8  |  0 |     0 |     0 |     0 |         0 |  0 |                     - |
| Y7  |  0 |     0 |     0 |     0 |         0 |  0 |                     - |
| Y6  |  0 |     0 |     0 |     0 |         0 |  0 |                     - |
| Y5  |  0 |     0 |     0 |     0 | (R) (D) 0 |  0 |                     - |
| Y4  |  0 |     0 |     0 |     0 |         0 |  0 |                     - |
| Y3  |  0 |     0 |     0 |     0 |         0 |  0 |                     - |
| Y2  |  0 |     0 |     0 |     0 |         0 |  0 |                     - |
| Y1  |  0 |     0 |     0 |     0 |         0 |  0 |                     - |
| Y0  |  0 |     0 |     0 |     0 |         0 |  0 |                     - |
+-----+----+-------+-------+-------+-----------+----+-----------------------+


31. Device Cell Placement Summary for Global Clock g23
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                             |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------+
| g23       | BUFGCTRL/O      | X2Y9              |       |             |               | X2Y9     |           1 |        0 |              0 |        0 | i_alsaqr/i_host_domain/i_cva6_subsystem/i_serial_link_1/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/ddr_rst_n |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+-----------+----+----+----+-----------------------+
|     | X0 | X1 | X2        | X3 | X4 | X5 | HORIZONTAL PROG DELAY |
+-----+----+----+-----------+----+----+----+-----------------------+
| Y14 |  0 |  0 |         0 |  0 |  0 |  0 |                     - |
| Y13 |  0 |  0 |         0 |  0 |  0 |  0 |                     - |
| Y12 |  0 |  0 |         0 |  0 |  0 |  0 |                     - |
| Y11 |  0 |  0 |         0 |  0 |  0 |  0 |                     - |
| Y10 |  0 |  0 |         0 |  0 |  0 |  0 |                     - |
| Y9  |  0 |  0 | (R) (D) 0 |  0 |  0 |  0 |                     - |
| Y8  |  0 |  0 |         0 |  0 |  0 |  0 |                     - |
| Y7  |  0 |  0 |         0 |  0 |  0 |  0 |                     - |
| Y6  |  0 |  0 |         0 |  0 |  0 |  0 |                     - |
| Y5  |  0 |  0 |         0 |  0 |  1 |  0 |                     0 |
| Y4  |  0 |  0 |         0 |  0 |  0 |  0 |                     - |
| Y3  |  0 |  0 |         0 |  0 |  0 |  0 |                     - |
| Y2  |  0 |  0 |         0 |  0 |  0 |  0 |                     - |
| Y1  |  0 |  0 |         0 |  0 |  0 |  0 |                     - |
| Y0  |  0 |  0 |         0 |  0 |  0 |  0 |                     - |
+-----+----+----+-----------+----+----+----+-----------------------+


32. Clock Region Cell Placement per Global Clock: Region X0Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFGCE/O        | None       |         109 |               0 | 109 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | alsaqr_clk_manager/inst/clk_out1                                                                                |
| g10       | 2     | BUFGCE/O        | None       |         140 |               0 | 140 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[4].i_spim/u_clockgen/i_clkdiv_cnt/CLK_BUFGCE |
| g16       | 6     | BUFGCE/O        | None       |         159 |               0 | 159 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[2].i_spim/s_clk_spi                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


33. Clock Region Cell Placement per Global Clock: Region X1Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFGCE/O        | None       |        2962 |               0 | 2962 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | alsaqr_clk_manager/inst/clk_out1                                                                                 |
| g7        | 8     | BUFGCE/O        | None       |          24 |               0 |   24 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[10].i_spim/u_clockgen/i_clkdiv_cnt/CLK_BUFGCE |
| g8        | 10    | BUFGCE/O        | None       |         294 |               0 |  294 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[11].i_spim/u_clockgen/i_clkdiv_cnt/CLK_BUFGCE |
| g9        | 11    | BUFGCE/O        | None       |         413 |               0 |  413 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[3].i_spim/u_clockgen/i_clkdiv_cnt/CLK_BUFGCE  |
| g10       | 2     | BUFGCE/O        | None       |          16 |               0 |   16 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[4].i_spim/u_clockgen/i_clkdiv_cnt/CLK_BUFGCE  |
| g11       | 18    | BUFGCE/O        | None       |         413 |               0 |  413 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[5].i_spim/u_clockgen/i_clkdiv_cnt/CLK_BUFGCE  |
| g13       | 4     | BUFGCE/O        | None       |         412 |               0 |  412 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[7].i_spim/u_clockgen/i_clkdiv_cnt/CLK_BUFGCE  |
| g14       | 5     | BUFGCE/O        | None       |         413 |               0 |  413 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[8].i_spim/u_clockgen/i_clkdiv_cnt/CLK_BUFGCE  |
| g16       | 6     | BUFGCE/O        | None       |         254 |               0 |  254 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[2].i_spim/s_clk_spi                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


34. Clock Region Cell Placement per Global Clock: Region X2Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFGCE/O        | None       |        4261 |               9 | 4252 |           0 |    9 |    0 |   0 |  0 |    0 |   0 |       0 | alsaqr_clk_manager/inst/clk_out1                                                                                                |
| g3        | 17    | BUFGCE/O        | None       |         814 |               0 |  814 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/s_clk_spi                                                   |
| g5        | 21    | BUFGCE/O        | None       |         296 |               0 |  284 |          12 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/s_clk_sdio                                                  |
| g7        | 8     | BUFGCE/O        | None       |         390 |               0 |  390 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[10].i_spim/u_clockgen/i_clkdiv_cnt/CLK_BUFGCE                |
| g8        | 10    | BUFGCE/O        | None       |         120 |               0 |  120 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[11].i_spim/u_clockgen/i_clkdiv_cnt/CLK_BUFGCE                |
| g9        | 11    | BUFGCE/O        | None       |           1 |               0 |    1 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[3].i_spim/u_clockgen/i_clkdiv_cnt/CLK_BUFGCE                 |
| g11       | 18    | BUFGCE/O        | None       |           1 |               0 |    1 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[5].i_spim/u_clockgen/i_clkdiv_cnt/CLK_BUFGCE                 |
| g13       | 4     | BUFGCE/O        | None       |           2 |               0 |    2 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[7].i_spim/u_clockgen/i_clkdiv_cnt/CLK_BUFGCE                 |
| g14       | 5     | BUFGCE/O        | None       |           1 |               0 |    1 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[8].i_spim/u_clockgen/i_clkdiv_cnt/CLK_BUFGCE                 |
| g16       | 6     | BUFGCE/O        | None       |           1 |               0 |    1 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[2].i_spim/s_clk_spi                                                   |
| g21+      | 9     | BUFGCTRL/O      | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | i_alsaqr/i_host_domain/i_cva6_subsystem/i_ariane_wrap/i_ariane/controller_i/i_urstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_n/rst_n |
| g23+      | 16    | BUFGCTRL/O      | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | i_alsaqr/i_host_domain/i_cva6_subsystem/i_serial_link_1/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/ddr_rst_n                 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


35. Clock Region Cell Placement per Global Clock: Region X3Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFGCE/O        | None       |         499 |               0 | 494 |           0 |    5 |    0 |   0 |  0 |    0 |   0 |       0 | alsaqr_clk_manager/inst/clk_out1                                                                                                |
| g5        | 21    | BUFGCE/O        | None       |           1 |               0 |   1 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/s_clk_sdio                                                  |
| g21+      | 9     | BUFGCTRL/O      | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | i_alsaqr/i_host_domain/i_cva6_subsystem/i_ariane_wrap/i_ariane/controller_i/i_urstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_n/rst_n |
| g23+      | 16    | BUFGCTRL/O      | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | i_alsaqr/i_host_domain/i_cva6_subsystem/i_serial_link_1/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/ddr_rst_n                 |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


36. Clock Region Cell Placement per Global Clock: Region X4Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFGCE/O        | None       |        3173 |              14 | 3163 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | alsaqr_clk_manager/inst/clk_out1                                                                                                       |
| g5        | 21    | BUFGCE/O        | None       |           1 |               0 |    1 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/s_clk_sdio                                                         |
| g6+       | 23    | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                 |
| g20       | 0     | BUFGCE/O        | None       |           1 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | c0_sys_clk_s_BUFGCE                                                                                                                    |
| g21       | 9     | BUFGCTRL/O      | None       |           0 |               4 |    4 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | i_alsaqr/i_host_domain/i_cva6_subsystem/i_ariane_wrap/i_ariane/controller_i/i_urstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_n/rst_n        |
| g22+      | 22    | BUFGCTRL/O      | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | i_alsaqr/i_host_domain/i_cva6_subsystem/i_ariane_wrap/i_ariane/controller_i/i_urstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_uarch_n |
| g23       | 16    | BUFGCTRL/O      | None       |           0 |               1 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | i_alsaqr/i_host_domain/i_cva6_subsystem/i_serial_link_1/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/ddr_rst_n                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


37. Clock Region Cell Placement per Global Clock: Region X5Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------+
| g0        | 20    | BUFGCE/O        | None       |        1962 |               0 | 1962 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | alsaqr_clk_manager/inst/clk_out1       |
| g6        | 23    | BUFGCE/O        | None       |          92 |               0 |   92 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


38. Clock Region Cell Placement per Global Clock: Region X0Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFGCE/O        | None       |         258 |               0 | 258 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | alsaqr_clk_manager/inst/clk_out1                                                                                |
| g10       | 2     | BUFGCE/O        | None       |         252 |               0 | 252 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[4].i_spim/u_clockgen/i_clkdiv_cnt/CLK_BUFGCE |
| g12       | 14    | BUFGCE/O        | None       |         201 |               0 | 201 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[6].i_spim/u_clockgen/i_clkdiv_cnt/CLK_BUFGCE |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


39. Clock Region Cell Placement per Global Clock: Region X1Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFGCE/O        | None       |        3876 |               0 | 3876 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | alsaqr_clk_manager/inst/clk_out1                                                                                |
| g10       | 2     | BUFGCE/O        | None       |           6 |               0 |    6 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[4].i_spim/u_clockgen/i_clkdiv_cnt/CLK_BUFGCE |
| g12       | 14    | BUFGCE/O        | None       |         212 |               0 |  212 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[6].i_spim/u_clockgen/i_clkdiv_cnt/CLK_BUFGCE |
| g15       | 3     | BUFGCE/O        | None       |         413 |               0 |  413 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[1].i_spim/s_clk_spi                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


40. Clock Region Cell Placement per Global Clock: Region X2Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFGCE/O        | None       |        7981 |               6 | 7945 |           0 |   36 |    0 |   0 |  0 |    0 |   0 |       0 | alsaqr_clk_manager/inst/clk_out1                                                                                |
| g5        | 21    | BUFGCE/O        | None       |         127 |               0 |  127 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/s_clk_sdio                                  |
| g12       | 14    | BUFGCE/O        | None       |           1 |               0 |    1 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[6].i_spim/u_clockgen/i_clkdiv_cnt/CLK_BUFGCE |
| g15       | 3     | BUFGCE/O        | None       |           1 |               0 |    1 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[1].i_spim/s_clk_spi                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


41. Clock Region Cell Placement per Global Clock: Region X3Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------+
| g0        | 20    | BUFGCE/O        | None       |        1230 |               0 | 1219 |           0 |   11 |    0 |   0 |  0 |    0 |   0 |       0 | alsaqr_clk_manager/inst/clk_out1                                               |
| g5        | 21    | BUFGCE/O        | None       |          93 |               0 |   93 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/s_clk_sdio |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


42. Clock Region Cell Placement per Global Clock: Region X4Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------+
| g0        | 20    | BUFGCE/O        | None       |        5547 |               0 | 5539 |           0 |    8 |    0 |   0 |  0 |    0 |   0 |       0 | alsaqr_clk_manager/inst/clk_out1                                               |
| g5        | 21    | BUFGCE/O        | None       |           1 |               0 |    1 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/s_clk_sdio |
| g6+       | 23    | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


43. Clock Region Cell Placement per Global Clock: Region X5Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------+
| g0        | 20    | BUFGCE/O        | None       |        3869 |               0 | 3869 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | alsaqr_clk_manager/inst/clk_out1       |
| g6        | 23    | BUFGCE/O        | None       |          67 |               0 |   67 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


44. Clock Region Cell Placement per Global Clock: Region X1Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                              |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------+
| g0        | 20    | BUFGCE/O        | None       |         215 |               1 | 215 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | alsaqr_clk_manager/inst/clk_out1 |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


45. Clock Region Cell Placement per Global Clock: Region X2Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------+
| g0        | 20    | BUFGCE/O        | None       |        6458 |               0 | 6422 |           0 |   36 |    0 |   0 |  0 |    0 |   0 |       0 | alsaqr_clk_manager/inst/clk_out1 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


46. Clock Region Cell Placement per Global Clock: Region X3Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------+
| g0        | 20    | BUFGCE/O        | None       |        4158 |               0 | 4148 |           2 |    8 |    0 |   0 |  0 |    0 |   0 |       0 | alsaqr_clk_manager/inst/clk_out1                                               |
| g5        | 21    | BUFGCE/O        | None       |          20 |               0 |   20 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/s_clk_sdio |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


47. Clock Region Cell Placement per Global Clock: Region X4Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------+
| g0        | 20    | BUFGCE/O        | None       |        4973 |               0 | 4968 |           1 |    4 |    1 |   0 |  0 |    0 |   0 |       0 | alsaqr_clk_manager/inst/clk_out1       |
| g6+       | 23    | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


48. Clock Region Cell Placement per Global Clock: Region X5Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                              |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------+
| g0        | 20    | BUFGCE/O        | None       |         339 |               0 | 339 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | alsaqr_clk_manager/inst/clk_out1 |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


49. Clock Region Cell Placement per Global Clock: Region X2Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------+
| g0        | 20    | BUFGCE/O        | None       |        4395 |               0 | 4384 |           0 |   11 |    0 |   0 |  0 |    0 |   0 |       0 | alsaqr_clk_manager/inst/clk_out1 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


50. Clock Region Cell Placement per Global Clock: Region X3Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------+
| g0        | 20    | BUFGCE/O        | None       |        4076 |               0 | 4076 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | alsaqr_clk_manager/inst/clk_out1                    |
| g1        | 12    | BUFGCE/O        | None       |           3 |               0 |    3 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


51. Clock Region Cell Placement per Global Clock: Region X4Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFGCE/O        | None       |        6516 |               0 | 6509 |           7 |    0 |    7 |   0 |  0 |    0 |   0 |       0 | alsaqr_clk_manager/inst/clk_out1                                                                    |
| g1+       | 12    | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0                                                 |
| g17       | 7     | BUFGCE/O        | None       |         257 |               0 |  257 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | pad_jtag_tck_IBUF_BUFG                                                                              |
| g18       | 13    | BUFGCTRL/O      | None       |           1 |               0 |    1 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | i_alsaqr/i_host_domain/i_cva6_subsystem/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/i_tc_clk_mux2/tck_n |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


52. Clock Region Cell Placement per Global Clock: Region X5Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------+
| g0        | 20    | BUFGCE/O        | None       |        1205 |               0 | 1205 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | alsaqr_clk_manager/inst/clk_out1 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


53. Clock Region Cell Placement per Global Clock: Region X2Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFGCE/O        | None       |        2563 |               0 | 2563 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | alsaqr_clk_manager/inst/clk_out1                                                                                                |
| g1        | 12    | BUFGCE/O        | None       |          41 |               0 |   41 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0                                                                             |
| g20       | 0     | BUFGCE/O        | None       |           0 |               1 |    0 |           0 |    0 |    0 |   0 |  0 |    1 |   0 |       0 | c0_sys_clk_s_BUFGCE                                                                                                             |
| g21+      | 9     | BUFGCTRL/O      | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | i_alsaqr/i_host_domain/i_cva6_subsystem/i_ariane_wrap/i_ariane/controller_i/i_urstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_n/rst_n |
| g23+      | 16    | BUFGCTRL/O      | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | i_alsaqr/i_host_domain/i_cva6_subsystem/i_serial_link_1/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/ddr_rst_n                 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


54. Clock Region Cell Placement per Global Clock: Region X3Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------+
| g0        | 20    | BUFGCE/O        | None       |        4374 |               0 | 4374 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | alsaqr_clk_manager/inst/clk_out1                    |
| g1        | 12    | BUFGCE/O        | None       |         488 |               0 |  488 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |
| g20+      | 0     | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | c0_sys_clk_s_BUFGCE                                 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


55. Clock Region Cell Placement per Global Clock: Region X4Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------+
| g0        | 20    | BUFGCE/O        | None       |        3729 |               0 | 3713 |           0 |   16 |    0 |   0 |  0 |    0 |   0 |       0 | alsaqr_clk_manager/inst/clk_out1                    |
| g1        | 12    | BUFGCE/O        | None       |        1121 |               0 | 1121 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |
| g4        | 1     | BUFGCE/O        | None       |         286 |               0 |  283 |           3 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk         |
| g6        | 23    | BUFGCE/O        | None       |         302 |               0 |  299 |           3 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


56. Clock Region Cell Placement per Global Clock: Region X5Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------+
| g0        | 20    | BUFGCE/O        | None       |        2508 |               0 | 2508 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | alsaqr_clk_manager/inst/clk_out1                    |
| g1        | 12    | BUFGCE/O        | None       |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


57. Clock Region Cell Placement per Global Clock: Region X1Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFGCE/O        | None       |         101 |               0 | 101 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | alsaqr_clk_manager/inst/clk_out1                                                                                                       |
| g22       | 22    | BUFGCTRL/O      | None       |           0 |             101 | 101 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | i_alsaqr/i_host_domain/i_cva6_subsystem/i_ariane_wrap/i_ariane/controller_i/i_urstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_uarch_n |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


58. Clock Region Cell Placement per Global Clock: Region X2Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFGCE/O        | None       |        3863 |               0 | 3824 |           0 |   39 |    0 |   0 |  0 |    0 |   0 |       0 | alsaqr_clk_manager/inst/clk_out1                                                                                                       |
| g22       | 22    | BUFGCTRL/O      | None       |           0 |            3508 | 3429 |           0 |   39 |    0 |   0 |  0 |    0 |   0 |       0 | i_alsaqr/i_host_domain/i_cva6_subsystem/i_ariane_wrap/i_ariane/controller_i/i_urstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_uarch_n |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


59. Clock Region Cell Placement per Global Clock: Region X3Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFGCE/O        | None       |         155 |               0 | 155 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | alsaqr_clk_manager/inst/clk_out1                                                                                                       |
| g22       | 22    | BUFGCTRL/O      | None       |           0 |              84 |  84 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | i_alsaqr/i_host_domain/i_cva6_subsystem/i_ariane_wrap/i_ariane/controller_i/i_urstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_uarch_n |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


60. Clock Region Cell Placement per Global Clock: Region X4Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g1+       | 12    | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0                                                                                    |
| g2+       | 15    | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                                                                                         |
| g4+       | 1     | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                            |
| g22+      | 22    | BUFGCTRL/O      | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | i_alsaqr/i_host_domain/i_cva6_subsystem/i_ariane_wrap/i_ariane/controller_i/i_urstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_uarch_n |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


61. Clock Region Cell Placement per Global Clock: Region X1Y11
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFGCE/O        | None       |        1013 |               0 | 1013 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | alsaqr_clk_manager/inst/clk_out1                                                                                                       |
| g22       | 22    | BUFGCTRL/O      | None       |           0 |            1012 | 1012 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | i_alsaqr/i_host_domain/i_cva6_subsystem/i_ariane_wrap/i_ariane/controller_i/i_urstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_uarch_n |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


62. Clock Region Cell Placement per Global Clock: Region X2Y11
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFGCE/O        | None       |        4956 |               0 | 4930 |           0 |   25 |    0 |   1 |  0 |    0 |   0 |       0 | alsaqr_clk_manager/inst/clk_out1                                                                                                       |
| g22       | 22    | BUFGCTRL/O      | None       |           0 |            1485 | 1456 |           0 |   25 |    0 |   0 |  0 |    0 |   0 |       0 | i_alsaqr/i_host_domain/i_cva6_subsystem/i_ariane_wrap/i_ariane/controller_i/i_urstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_uarch_n |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


63. Clock Region Cell Placement per Global Clock: Region X3Y11
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFGCE/O        | None       |          39 |               0 | 39 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | alsaqr_clk_manager/inst/clk_out1                                                                                                       |
| g1        | 12    | BUFGCE/O        | None       |           2 |               0 |  2 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0                                                                                    |
| g22       | 22    | BUFGCTRL/O      | None       |           0 |              39 | 39 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | i_alsaqr/i_host_domain/i_cva6_subsystem/i_ariane_wrap/i_ariane/controller_i/i_urstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_uarch_n |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


64. Clock Region Cell Placement per Global Clock: Region X4Y11
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g1+       | 12    | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0                                                                                    |
| g22+      | 22    | BUFGCTRL/O      | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | i_alsaqr/i_host_domain/i_cva6_subsystem/i_ariane_wrap/i_ariane/controller_i/i_urstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_uarch_n |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


65. Clock Region Cell Placement per Global Clock: Region X1Y12
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFGCE/O        | None       |         719 |               0 | 719 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | alsaqr_clk_manager/inst/clk_out1                                                                                                       |
| g22       | 22    | BUFGCTRL/O      | None       |           0 |             650 | 650 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | i_alsaqr/i_host_domain/i_cva6_subsystem/i_ariane_wrap/i_ariane/controller_i/i_urstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_uarch_n |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


66. Clock Region Cell Placement per Global Clock: Region X2Y12
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFGCE/O        | None       |        4444 |               0 | 4433 |           0 |    8 |    0 |   3 |  0 |    0 |   0 |       0 | alsaqr_clk_manager/inst/clk_out1                                                                                                       |
| g22       | 22    | BUFGCTRL/O      | None       |           0 |            3201 | 3189 |           0 |    8 |    0 |   0 |  0 |    0 |   0 |       0 | i_alsaqr/i_host_domain/i_cva6_subsystem/i_ariane_wrap/i_ariane/controller_i/i_urstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_uarch_n |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


67. Clock Region Cell Placement per Global Clock: Region X3Y12
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFGCE/O        | None       |         641 |               0 | 641 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | alsaqr_clk_manager/inst/clk_out1                                                                                                       |
| g1        | 12    | BUFGCE/O        | None       |          55 |               0 |  55 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0                                                                                    |
| g22       | 22    | BUFGCTRL/O      | None       |           0 |             493 | 493 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | i_alsaqr/i_host_domain/i_cva6_subsystem/i_ariane_wrap/i_ariane/controller_i/i_urstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_uarch_n |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


68. Clock Region Cell Placement per Global Clock: Region X4Y12
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g1        | 12    | BUFGCE/O        | None       |        4413 |               1 | 4263 |         124 |    1 |    0 |   0 |  0 |    0 |   1 |       0 | u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0                                                                                    |
| g2        | 15    | BUFGCE/O        | None       |         948 |               0 |  853 |          73 |   13 |    0 |   3 |  0 |    0 |   0 |       0 | u_ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                                                                                         |
| g4        | 1     | BUFGCE/O        | None       |         265 |               0 |  265 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                            |
| g19       | 19    | BUFGCE/O        | None       |          17 |               0 |   17 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg                                                                                    |
| g20       | 0     | BUFGCE/O        | None       |           0 |               1 |    0 |           0 |    0 |    0 |   0 |  0 |    1 |   0 |       0 | c0_sys_clk_s_BUFGCE                                                                                                                    |
| g22+      | 22    | BUFGCTRL/O      | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | i_alsaqr/i_host_domain/i_cva6_subsystem/i_ariane_wrap/i_ariane/controller_i/i_urstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_uarch_n |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


69. Clock Region Cell Placement per Global Clock: Region X2Y13
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFGCE/O        | None       |        5578 |               0 | 5578 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | alsaqr_clk_manager/inst/clk_out1                                                                                                       |
| g22       | 22    | BUFGCTRL/O      | None       |           0 |            3065 | 3065 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | i_alsaqr/i_host_domain/i_cva6_subsystem/i_ariane_wrap/i_ariane/controller_i/i_urstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_uarch_n |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


70. Clock Region Cell Placement per Global Clock: Region X3Y13
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFGCE/O        | None       |         863 |               0 | 863 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | alsaqr_clk_manager/inst/clk_out1                                                                                                       |
| g22       | 22    | BUFGCTRL/O      | None       |           0 |             535 | 535 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | i_alsaqr/i_host_domain/i_cva6_subsystem/i_ariane_wrap/i_ariane/controller_i/i_urstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_uarch_n |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


71. Clock Region Cell Placement per Global Clock: Region X4Y13
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g1        | 12    | BUFGCE/O        | None       |        4803 |               1 | 4639 |         143 |    1 |    0 |   0 |  0 |    0 |   1 |       0 | u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk_0                                                                                    |
| g2        | 15    | BUFGCE/O        | None       |         487 |               0 |  447 |          25 |   11 |    0 |   0 |  0 |    0 |   0 |       0 | u_ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                                                                                         |
| g22+      | 22    | BUFGCTRL/O      | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | i_alsaqr/i_host_domain/i_cva6_subsystem/i_ariane_wrap/i_ariane/controller_i/i_urstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_uarch_n |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


72. Clock Region Cell Placement per Global Clock: Region X2Y14
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFGCE/O        | None       |        6320 |               0 | 6320 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | alsaqr_clk_manager/inst/clk_out1                                                                                                       |
| g22       | 22    | BUFGCTRL/O      | None       |           0 |            6320 | 6320 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | i_alsaqr/i_host_domain/i_cva6_subsystem/i_ariane_wrap/i_ariane/controller_i/i_urstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_uarch_n |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


73. Clock Region Cell Placement per Global Clock: Region X3Y14
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFGCE/O        | None       |        1184 |               0 | 1184 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | alsaqr_clk_manager/inst/clk_out1                                                                                                       |
| g22       | 22    | BUFGCTRL/O      | None       |           0 |            1184 | 1184 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | i_alsaqr/i_host_domain/i_cva6_subsystem/i_ariane_wrap/i_ariane/controller_i/i_urstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_uarch_n |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


74. Clock Region Cell Placement per Global Clock: Region X4Y14
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g22+      | 22    | BUFGCTRL/O      | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | i_alsaqr/i_host_domain/i_cva6_subsystem/i_ariane_wrap/i_ariane/controller_i/i_urstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_uarch_n |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


