
<html>
<meta name="viewport" content="width=device-width, initial-scale=1">
<head>
  <link rel="stylesheet" href="../../../../merly.css">
  <title>qemu Repo - target\mips\tcg\sysemu\tlb_helper.c Ctrl Expressions (106) - MerlyMentor</title>
</head>
<body>
  <h2>qemu Repo - target\mips\tcg\sysemu\tlb_helper.c Ctrl Expressions (106) - MerlyMentor</h2>
  
  <header>
    <nav>
      <ul class="list-style-none d-flex flex-wrap mb-2">
        <li class="mr-3"><a title="Files" href="../../../../index.html">Files</a></li>
        <li class="mr-3"><a title="Anomalies" href="../../../../anomalies.html">Anomalies</a></li>
        <li class="mr-3"><a title="Notables" href="../../../../notables.html">Notables</a></li>
        <li class="mr-3"><a title="Known Good" href="../../../../known-good.html">Known Good</a></li>
        <li class="mr-3"><a title="Known Bad" href="../../../../known-bad.html">Known Bad</a></li>
        
      </ul>
    </nav>
  </header>

  <fieldset>
    <legend>&nbsp;target\mips\tcg\sysemu\tlb_helper.c Ctrl Expressions (106)&nbsp;</legend>
    <table class="code">
      <tr class="th"><td class="num">Line</td><td>Ctrl Expression</td><td class="num">Score</td></tr>
      <tr><td class="num line">421</td><td><a href="tlb_helper.c.html#L421">(<span style='background-color:#741da3;'>access_type == MMU_INST_FETCH && (n ? tlb->XI1 : tlb->XI0)</span>)</a></td><td class="num">1014.75</td></tr>
      <tr><td class="num line">424</td><td><a href="tlb_helper.c.html#L424">(<span style='background-color:#741da3;'>access_type == MMU_DATA_LOAD && (n ? tlb->RI1 : tlb->RI0)</span>)</a></td><td class="num">1014.75</td></tr>
      <tr><td class="num line">1140</td><td><a href="tlb_helper.c.html#L1140">(<span style='background-color:#741da3;'>(env->CP0_Status & (1 << CP0St_BEV)) || spacing == 0</span>)</a></td><td class="num">1014.25</td></tr>
      <tr><td class="num line">427</td><td><a href="tlb_helper.c.html#L427">(<span style='background-color:#741da3;'>access_type != MMU_DATA_STORE || (n ? tlb->D1 : tlb->D0)</span>)</a></td><td class="num">1013.25</td></tr>
      <tr><td class="num line">148</td><td><a href="tlb_helper.c.html#L148">(<span style='background-color:#9c4c02;'>tlb->VPN != VPN || tlb_mmid != MMID || tlb->G != G || (!tlb->EHINV && EHINV) || (tlb->V0 && !V0) || (tlb->D0 && !D0) || (!tlb->XI0 && XI0) || (!tlb->RI0 && RI0) || (tlb->V1 && !V1) || (tlb->D1 && !D1) || (!tlb->XI1 && XI1) || (!tlb->RI1 && RI1)</span>)</a></td><td class="num">104.00</td></tr>
      <tr><td class="num line">328</td><td><a href="tlb_helper.c.html#L328">((invAll && (idx > env->CP0_Wired)) || (VAMatch && invVAMMid && (tlb->G || MMidMatch)) || (VAMatch && invVA) || (MMidMatch && !(tlb->G) && invMMid))</a></td><td class="num">55.00</td></tr>
      <tr><td class="num line">1319</td><td><a href="tlb_helper.c.html#L1319">(cause == 30 && !(env->CP0_Config3 & 1 << CP0C3_SC && env->CP0_Config5 & 1 << CP0C5_CV))</a></td><td class="num">54.00</td></tr>
      <tr><td class="num line">193</td><td><a href="tlb_helper.c.html#L193">((tlb->G == 1 || tlb_mmid == MMID) && VPN == tag && !tlb->EHINV)</a></td><td class="num">35.25</td></tr>
      <tr><td class="num line">414</td><td><a href="tlb_helper.c.html#L414">((tlb->G == 1 || tlb_mmid == MMID) && VPN == tag && !tlb->EHINV)</a></td><td class="num">35.25</td></tr>
      <tr><td class="num line">1093</td><td><a href="tlb_helper.c.html#L1093">(!(env->insn_flags & ISA_MIPS_R6) || env->CP0_Status & (1 << CP0St_KX))</a></td><td class="num">35.00</td></tr>
      <tr><td class="num line">1122</td><td><a href="tlb_helper.c.html#L1122">(!(env->insn_flags & ISA_MIPS_R6) || env->CP0_Status & (1 << CP0St_KX))</a></td><td class="num">35.00</td></tr>
      <tr><td class="num line">1308</td><td><a href="tlb_helper.c.html#L1308">(!(env->insn_flags & ISA_MIPS_R6) || env->CP0_Status & (1 << CP0St_KX))</a></td><td class="num">35.00</td></tr>
      <tr><td class="num line">1181</td><td><a href="tlb_helper.c.html#L1181">((R != 0 || UX) && (R != 3 || KX) && (!(env->insn_flags & INSN_LOONGSON2E | INSN_LOONGSON2F)))</a></td><td class="num">34.25</td></tr>
      <tr><td class="num line">1202</td><td><a href="tlb_helper.c.html#L1202">((R != 0 || UX) && (R != 3 || KX) && (!(env->insn_flags & INSN_LOONGSON2E | INSN_LOONGSON2F)))</a></td><td class="num">34.25</td></tr>
      <tr><td class="num line">212</td><td><a href="tlb_helper.c.html#L212">((tlb->G == 1 || tlb_mmid == MMID) && VPN == tag)</a></td><td class="num">30.25</td></tr>
      <tr><td class="num line">598</td><td><a href="tlb_helper.c.html#L598">((vaddr & ((entry_size >> 3) - 1)) != 0)</a></td><td class="num">26.85</td></tr>
      <tr><td class="num line">1029</td><td><a href="tlb_helper.c.html#L1029">((env->CP0_Config3 & 1 << CP0C3_BP) && (env->hflags & MIPS_HFLAG_BMASK))</a></td><td class="num">16.75</td></tr>
      <tr><td class="num line">1050</td><td><a href="tlb_helper.c.html#L1050">(cs->exception_index == EXCP_EXT_INTERRUPT && (env->hflags & MIPS_HFLAG_DM))</a></td><td class="num">15.75</td></tr>
      <tr><td class="num line">943</td><td><a href="tlb_helper.c.html#L943">((ret == TLBRET_NOMATCH) && (env->tlb->nb_tlb > 1))</a></td><td class="num">13.50</td></tr>
      <tr><td class="num line">1384</td><td><a href="tlb_helper.c.html#L1384">(tlb->G == 0 && tlb_mmid != MMID)</a></td><td class="num">11.50</td></tr>
      <tr><td class="num line">1388</td><td><a href="tlb_helper.c.html#L1388">(use_extra && env->tlb->tlb_in_use < MIPS_TLB_MAX)</a></td><td class="num">11.25</td></tr>
      <tr><td class="num line">770</td><td><a href="tlb_helper.c.html#L770">(!(gdw > 0 || udw > 0 || mdw > 0))</a></td><td class="num">10.75</td></tr>
      <tr><td class="num line">375</td><td><a href="tlb_helper.c.html#L375">(!(env->CP0_Status & (1 << CP0St_ERL)))</a></td><td class="num">10.50</td></tr>
      <tr><td class="num line">1101</td><td><a href="tlb_helper.c.html#L1101">(!(env->CP0_Status & (1 << CP0St_EXL)))</a></td><td class="num">10.50</td></tr>
      <tr><td class="num line">1129</td><td><a href="tlb_helper.c.html#L1129">(!(env->CP0_Status & (1 << CP0St_EXL)))</a></td><td class="num">10.50</td></tr>
      <tr><td class="num line">1295</td><td><a href="tlb_helper.c.html#L1295">(!(env->CP0_Status & (1 << CP0St_EXL)))</a></td><td class="num">10.50</td></tr>
      <tr><td class="num line">656</td><td><a href="tlb_helper.c.html#L656">((entry & (1 << psn)) && hugepg)</a></td><td class="num">10.25</td></tr>
      <tr><td class="num line">96</td><td><a href="tlb_helper.c.html#L96">(!tlb->G && tlb_mmid == MMID)</a></td><td class="num">10.00</td></tr>
      <tr><td class="num line">56</td><td><a href="tlb_helper.c.html#L56">(env->CP0_EntryHi & (1 << CP0EnHi_EHINV))</a></td><td class="num">9.75</td></tr>
      <tr><td class="num line">1137</td><td><a href="tlb_helper.c.html#L1137">(env->CP0_Cause & (1 << CP0Ca_IV))</a></td><td class="num">9.75</td></tr>
      <tr><td class="num line">1317</td><td><a href="tlb_helper.c.html#L1317">(env->CP0_Status & (1 << CP0St_BEV))</a></td><td class="num">9.75</td></tr>
      <tr><td class="num line">418</td><td><a href="tlb_helper.c.html#L418">(!(n ? tlb->V1 : tlb->V0))</a></td><td class="num">9.50</td></tr>
      <tr><td class="num line">433</td><td><a href="tlb_helper.c.html#L433">(!(n ? tlb->XI1 : tlb->XI0))</a></td><td class="num">9.50</td></tr>
      <tr><td class="num line">646</td><td><a href="tlb_helper.c.html#L646">(get_physical_address(env, &paddr, &prot, *vaddr, MMU_DATA_LOAD, cpu_mmu_index(env, false)) != TLBRET_MATCH)</a></td><td class="num">9.50</td></tr>
      <tr><td class="num line">1043</td><td><a href="tlb_helper.c.html#L1043">(qemu_loglevel_mask(CPU_LOG_INT) && cs->exception_index != EXCP_EXT_INTERRUPT)</a></td><td class="num">9.50</td></tr>
      <tr><td class="num line">1335</td><td><a href="tlb_helper.c.html#L1335">(qemu_loglevel_mask(CPU_LOG_INT) && cs->exception_index != EXCP_EXT_INTERRUPT)</a></td><td class="num">9.50</td></tr>
      <tr><td class="num line">430</td><td><a href="tlb_helper.c.html#L430">(n ? tlb->D1 : tlb->D0)</a></td><td class="num">8.75</td></tr>
      <tr><td class="num line">1404</td><td><a href="tlb_helper.c.html#L1404">(addr >= (0xFFFFFFFF80000000ULL & env->SEGMask))</a></td><td class="num">8.75</td></tr>
      <tr><td class="num line">1417</td><td><a href="tlb_helper.c.html#L1417">(addr >= (0xFFFFFFFF80000000ULL & env->SEGMask))</a></td><td class="num">8.75</td></tr>
      <tr><td class="num line">34</td><td><a href="tlb_helper.c.html#L34">(env->tlb->tlb_in_use > first)</a></td><td class="num">7.50</td></tr>
      <tr><td class="num line">93</td><td><a href="tlb_helper.c.html#L93">(idx < env->tlb->nb_tlb)</a></td><td class="num">7.50</td></tr>
      <tr><td class="num line">107</td><td><a href="tlb_helper.c.html#L107">(idx < env->tlb->nb_tlb)</a></td><td class="num">7.50</td></tr>
      <tr><td class="num line">182</td><td><a href="tlb_helper.c.html#L182">(i < env->tlb->nb_tlb)</a></td><td class="num">7.50</td></tr>
      <tr><td class="num line">199</td><td><a href="tlb_helper.c.html#L199">(i == env->tlb->nb_tlb)</a></td><td class="num">7.50</td></tr>
      <tr><td class="num line">201</td><td><a href="tlb_helper.c.html#L201">(i < env->tlb->tlb_in_use)</a></td><td class="num">7.50</td></tr>
      <tr><td class="num line">318</td><td><a href="tlb_helper.c.html#L318">(idx < env->tlb->nb_tlb)</a></td><td class="num">7.50</td></tr>
      <tr><td class="num line">402</td><td><a href="tlb_helper.c.html#L402">(i < env->tlb->tlb_in_use)</a></td><td class="num">7.50</td></tr>
      <tr><td class="num line">557</td><td><a href="tlb_helper.c.html#L557">(!(env->hflags & MIPS_HFLAG_DM))</a></td><td class="num">7.25</td></tr>
      <tr><td class="num line">674</td><td><a href="tlb_helper.c.html#L674">(get_physical_address(env, &paddr, &prot, vaddr2, MMU_DATA_LOAD, cpu_mmu_index(env, false)) != TLBRET_MATCH)</a></td><td class="num">7.25</td></tr>
      <tr><td class="num line">762</td><td><a href="tlb_helper.c.html#L762">(!(env->CP0_Config3 & 1 << CP0C3_PW))</a></td><td class="num">7.25</td></tr>
      <tr><td class="num line">766</td><td><a href="tlb_helper.c.html#L766">(!(env->CP0_PWCtl & 1 << CP0PC_PWEN))</a></td><td class="num">7.25</td></tr>
      <tr><td class="num line">828</td><td><a href="tlb_helper.c.html#L828">(get_physical_address(env, &paddr, &prot, vaddr, MMU_DATA_LOAD, cpu_mmu_index(env, false)) != TLBRET_MATCH)</a></td><td class="num">7.25</td></tr>
      <tr><td class="num line">841</td><td><a href="tlb_helper.c.html#L841">(get_physical_address(env, &paddr, &prot, vaddr, MMU_DATA_LOAD, cpu_mmu_index(env, false)) != TLBRET_MATCH)</a></td><td class="num">7.25</td></tr>
      <tr><td class="num line">1159</td><td><a href="tlb_helper.c.html#L1159">(pending >>= 1)</a></td><td class="num">7.25</td></tr>
      <tr><td class="num line">774</td><td><a href="tlb_helper.c.html#L774">((directory_shift == -1) || (leaf_shift == -1))</a></td><td class="num">6.75</td></tr>
      <tr><td class="num line">541</td><td><a href="tlb_helper.c.html#L541">(env->CP0_PageGrain & 1 << CP0PG_IEC)</a></td><td class="num">6.50</td></tr>
      <tr><td class="num line">549</td><td><a href="tlb_helper.c.html#L549">(env->CP0_PageGrain & 1 << CP0PG_IEC)</a></td><td class="num">6.50</td></tr>
      <tr><td class="num line">997</td><td><a href="tlb_helper.c.html#L997">(env->insn_flags & ASE_MICROMIPS)</a></td><td class="num">6.50</td></tr>
      <tr><td class="num line">1006</td><td><a href="tlb_helper.c.html#L1006">(env->insn_flags & ISA_NANOMIPS32)</a></td><td class="num">6.50</td></tr>
      <tr><td class="num line">1007</td><td><a href="tlb_helper.c.html#L1007">(env->CP0_Config3 & 1 << CP0C3_BI)</a></td><td class="num">6.50</td></tr>
      <tr><td class="num line">1022</td><td><a href="tlb_helper.c.html#L1022">(env->hflags & MIPS_HFLAG_M16)</a></td><td class="num">6.50</td></tr>
      <tr><td class="num line">1026</td><td><a href="tlb_helper.c.html#L1026">(env->CP0_Config3 & 1 << CP0C3_BI)</a></td><td class="num">6.50</td></tr>
      <tr><td class="num line">1091</td><td><a href="tlb_helper.c.html#L1091">(env->insn_flags & ISA_MIPS3)</a></td><td class="num">6.50</td></tr>
      <tr><td class="num line">1120</td><td><a href="tlb_helper.c.html#L1120">(env->insn_flags & ISA_MIPS3)</a></td><td class="num">6.50</td></tr>
      <tr><td class="num line">1146</td><td><a href="tlb_helper.c.html#L1146">(env->CP0_Config3 & 1 << CP0C3_VEIC)</a></td><td class="num">6.50</td></tr>
      <tr><td class="num line">1300</td><td><a href="tlb_helper.c.html#L1300">(env->hflags & MIPS_HFLAG_BMASK)</a></td><td class="num">6.50</td></tr>
      <tr><td class="num line">1306</td><td><a href="tlb_helper.c.html#L1306">(env->insn_flags & ISA_MIPS3)</a></td><td class="num">6.50</td></tr>
      <tr><td class="num line">652</td><td><a href="tlb_helper.c.html#L652">(!get_pte(env, *vaddr, direntry_size, &entry))</a></td><td class="num">5.50</td></tr>
      <tr><td class="num line">669</td><td><a href="tlb_helper.c.html#L669">(*vaddr & oddpagebit)</a></td><td class="num">5.50</td></tr>
      <tr><td class="num line">683</td><td><a href="tlb_helper.c.html#L683">(*vaddr & oddpagebit)</a></td><td class="num">5.50</td></tr>
      <tr><td class="num line">1009</td><td><a href="tlb_helper.c.html#L1009">((instr & 0x10000000) == 0)</a></td><td class="num">5.50</td></tr>
      <tr><td class="num line">1014</td><td><a href="tlb_helper.c.html#L1014">((instr & 0xFC000000) == 0x60000000)</a></td><td class="num">5.50</td></tr>
      <tr><td class="num line">1422</td><td><a href="tlb_helper.c.html#L1422">(addr - 1 < end)</a></td><td class="num">4.60</td></tr>
      <tr><td class="num line">1352</td><td><a href="tlb_helper.c.html#L1352">(cpu_mips_hw_interrupts_enabled(env) && cpu_mips_hw_interrupts_pending(env))</a></td><td class="num">4.25</td></tr>
      <tr><td class="num line">253</td><td><a href="tlb_helper.c.html#L253">(tlb->EHINV)</a></td><td class="num">3.25</td></tr>
      <tr><td class="num line">661</td><td><a href="tlb_helper.c.html#L661">(directory_index & 0x1)</a></td><td class="num">3.25</td></tr>
      <tr><td class="num line">679</td><td><a href="tlb_helper.c.html#L679">(!get_pte(env, vaddr2, leafentry_size, &entry))</a></td><td class="num">3.25</td></tr>
      <tr><td class="num line">833</td><td><a href="tlb_helper.c.html#L833">(!get_pte(env, vaddr, leafentry_size, &dir_entry))</a></td><td class="num">3.25</td></tr>
      <tr><td class="num line">846</td><td><a href="tlb_helper.c.html#L846">(!get_pte(env, vaddr, leafentry_size, &dir_entry))</a></td><td class="num">3.25</td></tr>
      <tr><td class="num line">862</td><td><a href="tlb_helper.c.html#L862">(pf_gdw & 1)</a></td><td class="num">3.25</td></tr>
      <tr><td class="num line">868</td><td><a href="tlb_helper.c.html#L868">(pf_udw & 1)</a></td><td class="num">3.25</td></tr>
      <tr><td class="num line">874</td><td><a href="tlb_helper.c.html#L874">(pf_mdw & 1)</a></td><td class="num">3.25</td></tr>
      <tr><td class="num line">1348</td><td><a href="tlb_helper.c.html#L1348">(interrupt_request & CPU_INTERRUPT_HARD)</a></td><td class="num">3.25</td></tr>
      <tr><td class="num line">1401</td><td><a href="tlb_helper.c.html#L1401">(tlb->V0)</a></td><td class="num">3.25</td></tr>
      <tr><td class="num line">1414</td><td><a href="tlb_helper.c.html#L1414">(tlb->V1)</a></td><td class="num">3.25</td></tr>
      <tr><td class="num line">247</td><td><a href="tlb_helper.c.html#L247">(MMID != tlb_mmid)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">374</td><td><a href="tlb_helper.c.html#L374">(address <= (int32_t)0x7FFFFFFFUL)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">380</td><td><a href="tlb_helper.c.html#L380">(address <= (int32_t)0xBFFFFFFFUL)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">503</td><td><a href="tlb_helper.c.html#L503">(access_type == MMU_INST_FETCH)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">512</td><td><a href="tlb_helper.c.html#L512">(access_type == MMU_DATA_STORE)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">520</td><td><a href="tlb_helper.c.html#L520">(access_type == MMU_DATA_STORE)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">529</td><td><a href="tlb_helper.c.html#L529">(access_type == MMU_DATA_STORE)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">601</td><td><a href="tlb_helper.c.html#L601">(entry_size == 64)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">614</td><td><a href="tlb_helper.c.html#L614">(ptei > entry_size)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">779</td><td><a href="tlb_helper.c.html#L779">(gdw > 0)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">795</td><td><a href="tlb_helper.c.html#L795">(udw > 0)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">811</td><td><a href="tlb_helper.c.html#L811">(mdw > 0)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">936</td><td><a href="tlb_helper.c.html#L936">(ret == TLBRET_MATCH)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">956</td><td><a href="tlb_helper.c.html#L956">(ret == TLBRET_MATCH)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">984</td><td><a href="tlb_helper.c.html#L984">(ret == TLBRET_MATCH)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">1409</td><td><a href="tlb_helper.c.html#L1409">(addr < end)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">666</td><td><a href="tlb_helper.c.html#L666">(dph)</a></td><td class="num">0.00</td></tr>
      <tr><td class="num line">856</td><td><a href="tlb_helper.c.html#L856">(huge_page)</a></td><td class="num">0.00</td></tr>
      <tr><td class="num line">953</td><td><a href="tlb_helper.c.html#L953">(ret_walker)</a></td><td class="num">0.00</td></tr>
      <tr><td class="num line">965</td><td><a href="tlb_helper.c.html#L965">(probe)</a></td><td class="num">0.00</td></tr>
      <tr><td class="num line">1297</td><td><a href="tlb_helper.c.html#L1297">(update_badinstr)</a></td><td class="num">0.00</td></tr>

    </table>
  </fieldset>
  
  <footer class="footer width-full container-xl p-responsive">
    <nav>
      <p></p>
      <ul class="list-style-none d-flex flex-wrap mb-2">
        <li class="mr-3"><a title="Merly" href="https://merly.ai">Â© 2022 Merly, Inc.</a></li>
        <!--
        <li class="mr-3"><a>Terms</a></li>
        <li class="mr-3"><a>Privacy</a></li>
        <li class="mr-3"><a>Security</a></li>
        -->
        <li class="mr-3"><a href="https://merly.ai/_files/ugd/c392f8_90d33fd2e7644dcd9aa97ac2b7736c75.pdf">User Manual</a></li>
        <li class="mr-3"><a href="mailto:sales@merly.ai">Contact Merly</a></li>
        <li class="mr-3"><a href="https://merly.ai/mentor-pricing">Pricing</a></li>
        <li class="mr-3"><a href="https://merly.ai/timeline">About</a></li>
      </ul>
    </nav>
  </footer>

</body>
</html>
