
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001416                       # Number of seconds simulated
sim_ticks                                  1416017500                       # Number of ticks simulated
final_tick                                 1416017500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  49918                       # Simulator instruction rate (inst/s)
host_op_rate                                    90583                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               21532992                       # Simulator tick rate (ticks/s)
host_mem_usage                                4343468                       # Number of bytes of host memory used
host_seconds                                    65.76                       # Real time elapsed on the host
sim_insts                                     3282581                       # Number of instructions simulated
sim_ops                                       5956728                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1416017500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          124224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           78784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             203008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       124224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        124224                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst             1941                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             1231                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3172                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           87727729                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           55637730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             143365460                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      87727729                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         87727729                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          87727729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          55637730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            143365460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        3172                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3172                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 203008                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  203008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                96                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                82                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1415933000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3172                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     712                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          750                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    268.714667                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   167.738659                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   283.773996                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          282     37.60%     37.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          203     27.07%     64.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           76     10.13%     74.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           50      6.67%     81.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           40      5.33%     86.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           24      3.20%     90.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           13      1.73%     91.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           10      1.33%     93.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           52      6.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          750                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     61636250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               121111250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   15860000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19431.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38181.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       143.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    143.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2410                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.98                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     446384.93                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1813560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   944955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 6897240                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         41795520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             19291650                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              2082720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       116452710                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        53459040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        240865320                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              483602715                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            341.523120                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           1368261250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      3689500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      17758000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    973692750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    139215250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      26260500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    255401500                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3627120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1901295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                15750840                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         68839680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             38648280                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2482080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       246608220                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        63609600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        154476540                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              595943655                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            420.858962                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           1324632250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3535000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      29186000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    618341750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    165640750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      58491500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    540822500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1416017500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  998441                       # Number of BP lookups
system.cpu.branchPred.condPredicted            998441                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             73875                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               859557                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   34106                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               1954                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          859557                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             625012                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           234545                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        27160                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1416017500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     1152186                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      232114                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1366                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           661                       # TLB misses on write requests
system.cpu.dtb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1416017500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1416017500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      492127                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           408                       # TLB misses on write requests
system.cpu.itb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.workload.numSyscalls                    43                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1416017500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2832036                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             594403                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5787641                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      998441                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             659118                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2023624                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  148488                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  257                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1841                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          254                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    491869                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 17809                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            2694630                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.790376                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.501932                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   900189     33.41%     33.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    88859      3.30%     36.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   421025     15.62%     52.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    83116      3.08%     55.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    34491      1.28%     56.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    74701      2.77%     59.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    77901      2.89%     62.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    60254      2.24%     64.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   954094     35.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2694630                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.352552                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.043633                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   511734                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                615500                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1305196                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                187956                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  74244                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                9611002                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  74244                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   619824                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  323992                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2313                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1360887                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                313370                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                9241693                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2473                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  87944                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  93424                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  73419                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            12000841                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              21720948                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         11730598                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           2002574                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               7694850                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  4305991                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                183                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            200                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    802648                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1268800                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              298667                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            259071                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            60744                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    8582435                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 580                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   7803643                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             35996                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2626286                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      3437133                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            537                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2694630                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.895998                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.479131                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              754209     27.99%     27.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              267816      9.94%     37.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              245683      9.12%     47.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              309244     11.48%     58.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              297253     11.03%     69.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              298180     11.07%     80.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              304969     11.32%     91.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              131205      4.87%     96.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               86071      3.19%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2694630                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   43029     39.69%     39.69% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     39.69% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     39.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   192      0.18%     39.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     39.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     39.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     39.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     39.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     39.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     39.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     39.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     39.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     39.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     39.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     39.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     39.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     39.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     39.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     39.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     39.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     39.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     39.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     39.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     39.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     39.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     39.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     39.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     39.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     39.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     39.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     39.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  33976     31.34%     71.21% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   208      0.19%     71.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             30635     28.26%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              361      0.33%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             94010      1.20%      1.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               5541284     71.01%     72.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2184      0.03%     72.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  2227      0.03%     72.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              629293      8.06%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  34      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               854284     10.95%     91.28% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              178072      2.28%     93.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          438593      5.62%     99.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          63662      0.82%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                7803643                       # Type of FU issued
system.cpu.iq.rate                           2.755489                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      108401                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013891                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           15978353                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           9800624                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      6245656                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             2467960                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            1408914                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      1174894                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                6568913                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 1249121                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.instsSetReady                   7839639                       # Number of instructions added to ready list
system.cpu.iq.instsStalledBeforeSetReady            0                       # Number of instructions stalled before being added to ready list
system.cpu.iew.lsq.thread0.forwLoads            53609                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.taintedforwLoads         8164                       # Number of tainted loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       298486                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          581                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          274                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       122374                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1482                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            88                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.specBuffHits             0                       # Number of times an access hits in speculative buffer
system.cpu.iew.lsq.thread0.specBuffMisses            0                       # Number of times an access misses in speculative buffer
system.cpu.iew.lsq.thread0.numValidates             0                       # Number of validates sent to cache
system.cpu.iew.lsq.thread0.numExposes               0                       # Number of exposes sent to cache
system.cpu.iew.lsq.thread0.numConvertedExposes            0                       # Number of exposes converted from validation
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  74244                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  302665                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  9655                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             8583015                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              3282                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1268800                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               298667                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                258                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     51                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  9573                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            274                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          36848                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        55288                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                92136                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               7483828                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1133803                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            186514                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1365765                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   676591                       # Number of branches executed
system.cpu.iew.exec_stores                     231962                       # Number of stores executed
system.cpu.iew.exec_rate                     2.642561                       # Inst execution rate
system.cpu.iew.wb_sent                        7447540                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       7420550                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   6037023                       # num instructions producing a value
system.cpu.iew.wb_consumers                   9220330                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.620217                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.654751                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         2626357                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              43                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             74075                       # The number of times a branch was mispredicted
system.cpu.commit.memoryViolations                168                       # The number of times a memory operation(load) has violation
system.cpu.commit.stalledBranchMispredicts        10052                       # The number of times a branch misprediction is stalled(STT)
system.cpu.commit.stalledMemoryViolations            0                       # The number of times a memory violation is stalled(STT)
system.cpu.commit.loadHitInvalidations              0                       # The number of times a load hits a invalidation
system.cpu.commit.loadHitExternalEvictions            0                       # The number of times a load hits an external invalidation
system.cpu.commit.loadValidationFails               0                       # The number of times a load fails validation
system.cpu.commit.validationStalls                  0                       # The number of ticks the commit is stalled due to waiting for validation responses
system.cpu.commit.committed_per_cycle::samples      2320622                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.566867                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.897439                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       725116     31.25%     31.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       413220     17.81%     49.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       446048     19.22%     68.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       135809      5.85%     74.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        74154      3.20%     77.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        60320      2.60%     79.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        32442      1.40%     81.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        16987      0.73%     82.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       416526     17.95%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2320622                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              3282581                       # Number of instructions committed
system.cpu.commit.committedOps                5956728                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        1146607                       # Number of memory references committed
system.cpu.commit.loads                        970314                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     545174                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    1166016                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   5225497                       # Number of committed integer instructions.
system.cpu.commit.function_calls                18197                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        43750      0.73%      0.73% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4137125     69.45%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2115      0.04%     70.22% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1984      0.03%     70.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         625147     10.49%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          576286      9.67%     90.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         113301      1.90%     92.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       394028      6.61%     98.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        62992      1.06%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           5956728                       # Class of committed instruction
system.cpu.commit.bw_lim_events                416526                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     10487181                       # The number of ROB reads
system.cpu.rob.rob_writes                    17543769                       # The number of ROB writes
system.cpu.timesIdled                            1461                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          137406                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     3282581                       # Number of Instructions Simulated
system.cpu.committedOps                       5956728                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.862747                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.862747                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.159089                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.159089                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  8829203                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5345538                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   1774717                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1111802                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   3346622                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3057338                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2817827                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1416017500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements               438                       # number of replacements
system.cpu.dcache.tags.tagsinuse           767.572732                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              162575                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               438                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            371.175799                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   767.572732                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.749583                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.749583                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          897                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          413                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          438                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.875977                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2561571                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2561571                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1416017500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      1102861                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1102861                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       175498                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         175498                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       1278359                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1278359                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      1278359                       # number of overall hits
system.cpu.dcache.overall_hits::total         1278359                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          831                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           831                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          928                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          928                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         1759                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1759                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         1759                       # number of overall misses
system.cpu.dcache.overall_misses::total          1759                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     60456500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     60456500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     78538499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     78538499                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    138994999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    138994999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    138994999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    138994999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      1103692                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1103692                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       176426                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       176426                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      1280118                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1280118                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      1280118                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1280118                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000753                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000753                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.005260                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005260                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.001374                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001374                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.001374                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001374                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 72751.504212                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72751.504212                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 84632.003233                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 84632.003233                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 79019.328596                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79019.328596                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 79019.328596                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79019.328596                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2029                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                20                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   101.450000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          335                       # number of writebacks
system.cpu.dcache.writebacks::total               335                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          418                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          418                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          424                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          424                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          424                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          424                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          413                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          413                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          922                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          922                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         1335                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1335                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         1335                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1335                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     32236000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     32236000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     77318999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     77318999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    109554999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    109554999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    109554999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    109554999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000374                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000374                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.005226                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005226                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.001043                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001043                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.001043                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001043                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 78053.268765                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78053.268765                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 83860.085683                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83860.085683                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 82063.669663                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82063.669663                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 82063.669663                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82063.669663                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1416017500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1416017500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1416017500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              2773                       # number of replacements
system.cpu.icache.tags.tagsinuse           499.219842                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              384847                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2773                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            138.783628                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   499.219842                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.975039                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.975039                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          266                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          120                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            987019                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           987019                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1416017500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       487670                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          487670                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        487670                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           487670                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       487670                       # number of overall hits
system.cpu.icache.overall_hits::total          487670                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         4197                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4197                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         4197                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4197                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         4197                       # number of overall misses
system.cpu.icache.overall_misses::total          4197                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    251570498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    251570498                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    251570498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    251570498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    251570498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    251570498                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       491867                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       491867                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       491867                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       491867                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       491867                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       491867                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.008533                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008533                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.008533                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008533                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.008533                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008533                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 59940.552299                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59940.552299                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 59940.552299                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59940.552299                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 59940.552299                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59940.552299                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2115                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                57                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    37.105263                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         2773                       # number of writebacks
system.cpu.icache.writebacks::total              2773                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          911                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          911                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          911                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          911                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          911                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          911                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         3286                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3286                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         3286                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3286                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         3286                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3286                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    195916999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    195916999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    195916999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    195916999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    195916999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    195916999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.006681                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006681                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.006681                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006681                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.006681                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006681                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 59621.728241                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59621.728241                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 59621.728241                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59621.728241                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 59621.728241                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59621.728241                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1416017500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1416017500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   1416017500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  2601.828346                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst       1621.368785                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        980.459561                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.049480                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.029921                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.079401                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3172                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          770                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2320                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.096802                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     65820                       # Number of tag accesses
system.l2.tags.data_accesses                    65820                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   1416017500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks          335                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              335                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         2773                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2773                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                 13                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    13                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            1343                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1343                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data             91                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                91                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  1343                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   104                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1447                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 1343                       # number of overall hits
system.l2.overall_hits::cpu.data                  104                       # number of overall hits
system.l2.overall_hits::total                    1447                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              909                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 909                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1942                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1942                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          322                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             322                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1942                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                1231                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3173                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1942                       # number of overall misses
system.l2.overall_misses::cpu.data               1231                       # number of overall misses
system.l2.overall_misses::total                  3173                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     75793000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      75793000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    176785500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    176785500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     30642000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     30642000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     176785500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     106435000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        283220500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    176785500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    106435000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       283220500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks          335                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          335                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         2773                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2773                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            922                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               922                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         3285                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3285                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          413                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           413                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              3285                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              1335                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4620                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             3285                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             1335                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4620                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.985900                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.985900                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.591172                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.591172                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.779661                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.779661                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.591172                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.922097                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.686797                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.591172                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.922097                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.686797                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 83380.638064                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83380.638064                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 91032.698249                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91032.698249                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 95161.490683                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95161.490683                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 91032.698249                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 86462.225833                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89259.533564                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 91032.698249                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 86462.225833                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89259.533564                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::cpu.data          909                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            909                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1942                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1942                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          322                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          322                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1942                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           1231                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3173                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1942                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          1231                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3173                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data     66703000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     66703000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    157375500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    157375500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     27422000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     27422000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    157375500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     94125000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    251500500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    157375500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     94125000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    251500500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.985900                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.985900                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.591172                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.591172                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.779661                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.779661                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.591172                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.922097                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.686797                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.591172                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.922097                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.686797                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 73380.638064                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73380.638064                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 81037.847580                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81037.847580                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 85161.490683                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85161.490683                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 81037.847580                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 76462.225833                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79262.685156                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 81037.847580                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 76462.225833                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79262.685156                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          3172                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1416017500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2263                       # Transaction distribution
system.membus.trans_dist::ReadExReq               909                       # Transaction distribution
system.membus.trans_dist::ReadExResp              909                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2263                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         6344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       203008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       203008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  203008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3172                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3172    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3172                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3893500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           16836750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         7832                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         3212                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   1416017500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              3698                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          335                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2773                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             103                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              922                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             922                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3286                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          413                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         9343                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         3108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 12451                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       387648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       106880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 494528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               1                       # Total snoops (count)
system.tol2bus.snoopTraffic                        64                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             4621                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000216                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.014711                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   4620     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               4621                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            7024000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4927999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2003997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
