{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1713454362990 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1713454362990 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 19:02:42 2024 " "Processing started: Thu Apr 18 19:02:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1713454362990 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1713454362990 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Practical5 -c Practical5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Practical5 -c Practical5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1713454362990 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1713454363338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/xor8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/xor8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 XOR8bit " "Found entity 1: XOR8bit" {  } { { "ALU/XOR8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/XOR8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sub-8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/sub-8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SUB-8bit " "Found entity 1: SUB-8bit" {  } { { "ALU/SUB-8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/SUB-8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sub_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/sub_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SUB_8bit " "Found entity 1: SUB_8bit" {  } { { "ALU/SUB_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/SUB_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/scadder-8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/scadder-8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SCAdder-8bit " "Found entity 1: SCAdder-8bit" {  } { { "ALU/SCAdder-8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/SCAdder-8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/scadder_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/scadder_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SCADDER_TEST " "Found entity 1: SCADDER_TEST" {  } { { "ALU/SCADDER_TEST.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/SCADDER_TEST.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/sc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SC " "Found entity 1: SC" {  } { { "ALU/SC.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/SC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/register17bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/register17bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register17bit " "Found entity 1: Register17bit" {  } { { "ALU/Register17bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Register17bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/register16bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/register16bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register16bit " "Found entity 1: Register16bit" {  } { { "ALU/Register16bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Register16bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/register8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/register8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register8bit " "Found entity 1: Register8bit" {  } { { "ALU/Register8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Register8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/rcadder_4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/rcadder_4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RCadder_4bit " "Found entity 1: RCadder_4bit" {  } { { "ALU/RCadder_4bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/RCadder_4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/practical3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/practical3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Practical3 " "Found entity 1: Practical3" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Practical3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/or8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/or8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OR8bit " "Found entity 1: OR8bit" {  } { { "ALU/OR8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/OR8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_mux10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_mux10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux10-SYN " "Found design unit 1: lpm_mux10-SYN" {  } { { "ALU/lpm_mux10.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux10.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363552 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux10 " "Found entity 1: lpm_mux10" {  } { { "ALU/lpm_mux10.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux10.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_mux9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_mux9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux9-SYN " "Found design unit 1: lpm_mux9-SYN" {  } { { "ALU/lpm_mux9.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux9.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363554 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux9 " "Found entity 1: lpm_mux9" {  } { { "ALU/lpm_mux9.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux9.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_mux8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_mux8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux8-SYN " "Found design unit 1: lpm_mux8-SYN" {  } { { "ALU/lpm_mux8.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux8.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363555 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux8 " "Found entity 1: lpm_mux8" {  } { { "ALU/lpm_mux8.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux8.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_mux7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_mux7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux7-SYN " "Found design unit 1: lpm_mux7-SYN" {  } { { "ALU/lpm_mux7.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux7.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363557 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux7 " "Found entity 1: lpm_mux7" {  } { { "ALU/lpm_mux7.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux7.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_mux6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_mux6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux6-SYN " "Found design unit 1: lpm_mux6-SYN" {  } { { "ALU/lpm_mux6.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux6.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363558 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux6 " "Found entity 1: lpm_mux6" {  } { { "ALU/lpm_mux6.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux6.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_mux5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_mux5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux5-SYN " "Found design unit 1: lpm_mux5-SYN" {  } { { "ALU/lpm_mux5.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux5.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363559 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux5 " "Found entity 1: lpm_mux5" {  } { { "ALU/lpm_mux5.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux5.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux4-SYN " "Found design unit 1: lpm_mux4-SYN" {  } { { "ALU/lpm_mux4.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux4.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363560 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux4 " "Found entity 1: lpm_mux4" {  } { { "ALU/lpm_mux4.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux4.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_mux3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_mux3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux3-SYN " "Found design unit 1: lpm_mux3-SYN" {  } { { "ALU/lpm_mux3.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux3.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363561 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux3 " "Found entity 1: lpm_mux3" {  } { { "ALU/lpm_mux3.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux3.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux2-SYN " "Found design unit 1: lpm_mux2-SYN" {  } { { "ALU/lpm_mux2.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux2.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363562 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux2 " "Found entity 1: lpm_mux2" {  } { { "ALU/lpm_mux2.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_mux1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_mux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux1-SYN " "Found design unit 1: lpm_mux1-SYN" {  } { { "ALU/lpm_mux1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux1.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363564 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux1 " "Found entity 1: lpm_mux1" {  } { { "ALU/lpm_mux1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_counter0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Found design unit 1: lpm_counter0-SYN" {  } { { "ALU/lpm_counter0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_counter0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363564 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Found entity 1: lpm_counter0" {  } { { "ALU/lpm_counter0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_counter0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_compare1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_compare1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare1-SYN " "Found design unit 1: lpm_compare1-SYN" {  } { { "ALU/lpm_compare1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_compare1.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363566 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare1 " "Found entity 1: lpm_compare1" {  } { { "ALU/lpm_compare1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_compare1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_compare0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_compare0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare0-SYN " "Found design unit 1: lpm_compare0-SYN" {  } { { "ALU/lpm_compare0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_compare0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363567 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare0 " "Found entity 1: lpm_compare0" {  } { { "ALU/lpm_compare0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_compare0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_clshift1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_clshift1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_clshift1-SYN " "Found design unit 1: lpm_clshift1-SYN" {  } { { "ALU/lpm_clshift1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_clshift1.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363568 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift1 " "Found entity 1: lpm_clshift1" {  } { { "ALU/lpm_clshift1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_clshift1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_clshift0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_clshift0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_clshift0-SYN " "Found design unit 1: lpm_clshift0-SYN" {  } { { "ALU/lpm_clshift0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_clshift0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363569 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift0 " "Found entity 1: lpm_clshift0" {  } { { "ALU/lpm_clshift0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_clshift0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_add_sub0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_add_sub0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub0-SYN " "Found design unit 1: lpm_add_sub0-SYN" {  } { { "ALU/lpm_add_sub0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_add_sub0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363570 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub0 " "Found entity 1: lpm_add_sub0" {  } { { "ALU/lpm_add_sub0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_add_sub0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/fa.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/fa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "ALU/FA.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/FA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/decode4_16_e.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/decode4_16_e.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode4_16_e-SYN " "Found design unit 1: decode4_16_e-SYN" {  } { { "ALU/decode4_16_e.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/decode4_16_e.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363572 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode4_16_e " "Found entity 1: decode4_16_e" {  } { { "ALU/decode4_16_e.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/decode4_16_e.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/booth_multiplier.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/booth_multiplier.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Booth_Multiplier " "Found entity 1: Booth_Multiplier" {  } { { "ALU/Booth_Multiplier.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Booth_Multiplier.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/booth_complex_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/booth_complex_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Booth_Complex_Adder " "Found entity 1: Booth_Complex_Adder" {  } { { "ALU/Booth_Complex_Adder.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Booth_Complex_Adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/and8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/and8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AND8bit " "Found entity 1: AND8bit" {  } { { "ALU/AND8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/AND8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_registerfile/register_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memory_registerfile/register_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register_8bit " "Found entity 1: register_8bit" {  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/register_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_registerfile/lpm_mux0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_registerfile/lpm_mux0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux0-SYN " "Found design unit 1: lpm_mux0-SYN" {  } { { "Memory_RegisterFile/lpm_mux0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/lpm_mux0.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363577 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Found entity 1: lpm_mux0" {  } { { "Memory_RegisterFile/lpm_mux0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/lpm_mux0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_registerfile/lpm_decode1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_registerfile/lpm_decode1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_decode1-SYN " "Found design unit 1: lpm_decode1-SYN" {  } { { "Memory_RegisterFile/lpm_decode1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/lpm_decode1.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363578 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode1 " "Found entity 1: lpm_decode1" {  } { { "Memory_RegisterFile/lpm_decode1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/lpm_decode1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_registerfile/lpm_decode0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_registerfile/lpm_decode0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_decode0-SYN " "Found design unit 1: lpm_decode0-SYN" {  } { { "Memory_RegisterFile/lpm_decode0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/lpm_decode0.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363579 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode0 " "Found entity 1: lpm_decode0" {  } { { "Memory_RegisterFile/lpm_decode0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/lpm_decode0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_registerfile/registerfile.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memory_registerfile/registerfile.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "Memory_RegisterFile/RegisterFile.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/RegisterFile.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_registerfile/instructionmemory.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memory_registerfile/instructionmemory.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "Memory_RegisterFile/InstructionMemory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/InstructionMemory.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_registerfile/datamemory.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memory_registerfile/datamemory.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "Memory_RegisterFile/DataMemory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/DataMemory.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/cu_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/cu_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cu_decoder-SYN " "Found design unit 1: cu_decoder-SYN" {  } { { "ALU/CU_Decoder.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/CU_Decoder.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363583 ""} { "Info" "ISGN_ENTITY_NAME" "1 CU_Decoder " "Found entity 1: CU_Decoder" {  } { { "ALU/CU_Decoder.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/CU_Decoder.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.bdf 1 1 " "Found 1 design units, including 1 entities, in source file control.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Control.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mips_cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_CPU " "Found entity 1: MIPS_CPU" {  } { { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digit_extend_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digit_extend_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digit_extend_mux-SYN " "Found design unit 1: digit_extend_mux-SYN" {  } { { "digit_extend_mux.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/digit_extend_mux.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363586 ""} { "Info" "ISGN_ENTITY_NAME" "1 digit_extend_mux " "Found entity 1: digit_extend_mux" {  } { { "digit_extend_mux.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/digit_extend_mux.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender.bdf 1 1 " "Found 1 design units, including 1 entities, in source file extender.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "Extender.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Extender.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_register_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file write_register_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 write_register_mux-SYN " "Found design unit 1: write_register_mux-SYN" {  } { { "Write_Register_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Write_Register_MUX.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363587 ""} { "Info" "ISGN_ENTITY_NAME" "1 Write_Register_MUX " "Found entity 1: Write_Register_MUX" {  } { { "Write_Register_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Write_Register_MUX.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datawritemux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datawritemux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datawritemux-SYN " "Found design unit 1: datawritemux-SYN" {  } { { "DataWriteMux.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/DataWriteMux.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363588 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataWriteMux " "Found entity 1: DataWriteMux" {  } { { "DataWriteMux.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/DataWriteMux.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_src_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_src_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_src_mux-SYN " "Found design unit 1: alu_src_mux-SYN" {  } { { "ALU_SRC_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU_SRC_MUX.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363589 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_SRC_MUX " "Found entity 1: ALU_SRC_MUX" {  } { { "ALU_SRC_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU_SRC_MUX.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_left_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_left_2-SYN " "Found design unit 1: shift_left_2-SYN" {  } { { "SHIFT_LEFT_2.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/SHIFT_LEFT_2.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363590 ""} { "Info" "ISGN_ENTITY_NAME" "1 SHIFT_LEFT_2 " "Found entity 1: SHIFT_LEFT_2" {  } { { "SHIFT_LEFT_2.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/SHIFT_LEFT_2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_two.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shift_left_two.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_left_two " "Found entity 1: Shift_left_two" {  } { { "Shift_left_two.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Shift_left_two.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shift_left_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Left_1 " "Found entity 1: Shift_Left_1" {  } { { "Shift_Left_1.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Shift_Left_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_clock_decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_clock_decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_clock_decode-SYN " "Found design unit 1: cpu_clock_decode-SYN" {  } { { "CPU_clock_decode.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/CPU_clock_decode.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363593 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_clock_decode " "Found entity 1: CPU_clock_decode" {  } { { "CPU_clock_decode.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/CPU_clock_decode.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_clock_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_clock_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_clock_counter-SYN " "Found design unit 1: cpu_clock_counter-SYN" {  } { { "CPU_clock_counter.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/CPU_clock_counter.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363594 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_clock_counter " "Found entity 1: CPU_clock_counter" {  } { { "CPU_clock_counter.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/CPU_clock_counter.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file branch_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 branch_mux-SYN " "Found design unit 1: branch_mux-SYN" {  } { { "Branch_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Branch_MUX.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363595 ""} { "Info" "ISGN_ENTITY_NAME" "1 Branch_MUX " "Found entity 1: Branch_MUX" {  } { { "Branch_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Branch_MUX.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "number_seven.vhd 2 1 " "Found 2 design units, including 1 entities, in source file number_seven.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 number_seven-SYN " "Found design unit 1: number_seven-SYN" {  } { { "number_seven.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/number_seven.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363596 ""} { "Info" "ISGN_ENTITY_NAME" "1 number_seven " "Found entity 1: number_seven" {  } { { "number_seven.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/number_seven.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_clock_designer_with_multiply.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_clock_designer_with_multiply.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_clock_designer_with_multiply-SYN " "Found design unit 1: cpu_clock_designer_with_multiply-SYN" {  } { { "CPU_clock_designer_with_multiply.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/CPU_clock_designer_with_multiply.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363597 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_clock_designer_with_multiply " "Found entity 1: CPU_clock_designer_with_multiply" {  } { { "CPU_clock_designer_with_multiply.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/CPU_clock_designer_with_multiply.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_clock_decoder_with_multiply.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_clock_decoder_with_multiply.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_clock_decoder_with_multiply-SYN " "Found design unit 1: cpu_clock_decoder_with_multiply-SYN" {  } { { "CPU_clock_decoder_with_multiply.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/CPU_clock_decoder_with_multiply.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363598 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_clock_decoder_with_multiply " "Found entity 1: CPU_clock_decoder_with_multiply" {  } { { "CPU_clock_decoder_with_multiply.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/CPU_clock_decoder_with_multiply.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_clock_designer_13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_clock_designer_13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_clock_designer_13-SYN " "Found design unit 1: cpu_clock_designer_13-SYN" {  } { { "CPU_clock_designer_13.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/CPU_clock_designer_13.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363599 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_clock_designer_13 " "Found entity 1: CPU_clock_designer_13" {  } { { "CPU_clock_designer_13.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/CPU_clock_designer_13.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_clock_handler.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu_clock_handler.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_Clock_Handler " "Found entity 1: CPU_Clock_Handler" {  } { { "CPU_Clock_Handler.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/CPU_Clock_Handler.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_registerfile/memory.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memory_registerfile/memory.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory_RegisterFile/Memory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/Memory.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_operand2_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_operand2_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_operand2_mux-SYN " "Found design unit 1: alu_operand2_mux-SYN" {  } { { "ALU_Operand2_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU_Operand2_MUX.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363602 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Operand2_MUX " "Found entity 1: ALU_Operand2_MUX" {  } { { "ALU_Operand2_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU_Operand2_MUX.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcsoruce_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pcsoruce_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pcsoruce_mux-SYN " "Found design unit 1: pcsoruce_mux-SYN" {  } { { "PCSoruce_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/PCSoruce_MUX.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363603 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCSoruce_MUX " "Found entity 1: PCSoruce_MUX" {  } { { "PCSoruce_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/PCSoruce_MUX.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcsource_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pcsource_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pcsource_mux-SYN " "Found design unit 1: pcsource_mux-SYN" {  } { { "PCSource_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/PCSource_MUX.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363604 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCSource_MUX " "Found entity 1: PCSource_MUX" {  } { { "PCSource_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/PCSource_MUX.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_multi_cycle.bdf 1 1 " "Found 1 design units, including 1 entities, in source file control_multi_cycle.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Multi_Cycle " "Found entity 1: Control_Multi_Cycle" {  } { { "Control_Multi_Cycle.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Control_Multi_Cycle.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_8bit_enable.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_8bit_enable.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register_8bit_enable " "Found entity 1: Register_8bit_enable" {  } { { "Register_8bit_enable.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Register_8bit_enable.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iord_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iord_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iord_mux-SYN " "Found design unit 1: iord_mux-SYN" {  } { { "IorD_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/IorD_MUX.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363606 ""} { "Info" "ISGN_ENTITY_NAME" "1 IorD_MUX " "Found entity 1: IorD_MUX" {  } { { "IorD_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/IorD_MUX.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_cpu_multi_cycle.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mips_cpu_multi_cycle.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_CPU_MULTI_CYCLE " "Found entity 1: MIPS_CPU_MULTI_CYCLE" {  } { { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "is_r_type_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file is_r_type_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 is_r_type_mux-SYN " "Found design unit 1: is_r_type_mux-SYN" {  } { { "IS_R_TYPE_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/IS_R_TYPE_MUX.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363608 ""} { "Info" "ISGN_ENTITY_NAME" "1 IS_R_TYPE_MUX " "Found entity 1: IS_R_TYPE_MUX" {  } { { "IS_R_TYPE_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/IS_R_TYPE_MUX.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "number_zero.vhd 2 1 " "Found 2 design units, including 1 entities, in source file number_zero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 number_zero-SYN " "Found design unit 1: number_zero-SYN" {  } { { "number_zero.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/number_zero.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363609 ""} { "Info" "ISGN_ENTITY_NAME" "1 number_zero " "Found entity 1: number_zero" {  } { { "number_zero.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/number_zero.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "number_zero_3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file number_zero_3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 number_zero_3bit-SYN " "Found design unit 1: number_zero_3bit-SYN" {  } { { "number_zero_3bit.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/number_zero_3bit.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363610 ""} { "Info" "ISGN_ENTITY_NAME" "1 number_zero_3bit " "Found entity 1: number_zero_3bit" {  } { { "number_zero_3bit.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/number_zero_3bit.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_adder-SYN " "Found design unit 1: clock_adder-SYN" {  } { { "CLOCK_ADDER.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/CLOCK_ADDER.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363611 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_ADDER " "Found entity 1: CLOCK_ADDER" {  } { { "CLOCK_ADDER.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/CLOCK_ADDER.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "number_zero_24bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file number_zero_24bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 number_zero_24bit-SYN " "Found design unit 1: number_zero_24bit-SYN" {  } { { "number_zero_24bit.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/number_zero_24bit.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363612 ""} { "Info" "ISGN_ENTITY_NAME" "1 number_zero_24bit " "Found entity 1: number_zero_24bit" {  } { { "number_zero_24bit.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/number_zero_24bit.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "number_one_24bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file number_one_24bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 number_one_24bit-SYN " "Found design unit 1: number_one_24bit-SYN" {  } { { "number_one_24bit.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/number_one_24bit.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363612 ""} { "Info" "ISGN_ENTITY_NAME" "1 number_one_24bit " "Found entity 1: number_one_24bit" {  } { { "number_one_24bit.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/number_one_24bit.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454363612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454363612 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_CPU_MULTI_CYCLE " "Elaborating entity \"MIPS_CPU_MULTI_CYCLE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1713454364672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Multi_Cycle Control_Multi_Cycle:inst12 " "Elaborating entity \"Control_Multi_Cycle\" for hierarchy \"Control_Multi_Cycle:inst12\"" {  } { { "MIPS_CPU_MULTI_CYCLE.bdf" "inst12" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { -24 768 984 264 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454364674 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_FILE rom.mif " "Can't find a definition for parameter LPM_FILE -- assuming rom.mif was intended to be a quoted string" {  } { { "Control_Multi_Cycle.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Control_Multi_Cycle.bdf" { { 328 512 624 424 "inst" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Quartus II" 0 -1 1713454364674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM Control_Multi_Cycle:inst12\|LPM_ROM:inst " "Elaborating entity \"LPM_ROM\" for hierarchy \"Control_Multi_Cycle:inst12\|LPM_ROM:inst\"" {  } { { "Control_Multi_Cycle.bdf" "inst" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Control_Multi_Cycle.bdf" { { 328 512 624 424 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454364681 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Control_Multi_Cycle:inst12\|LPM_ROM:inst " "Elaborated megafunction instantiation \"Control_Multi_Cycle:inst12\|LPM_ROM:inst\"" {  } { { "Control_Multi_Cycle.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Control_Multi_Cycle.bdf" { { 328 512 624 424 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713454364682 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Control_Multi_Cycle:inst12\|LPM_ROM:inst " "Instantiated megafunction \"Control_Multi_Cycle:inst12\|LPM_ROM:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE rom.mif " "Parameter \"LPM_FILE\" = \"rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454364683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454364683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 24 " "Parameter \"LPM_WIDTH\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454364683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 11 " "Parameter \"LPM_WIDTHAD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454364683 ""}  } { { "Control_Multi_Cycle.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Control_Multi_Cycle.bdf" { { 328 512 624 424 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713454364683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom Control_Multi_Cycle:inst12\|LPM_ROM:inst\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"Control_Multi_Cycle:inst12\|LPM_ROM:inst\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454364695 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Control_Multi_Cycle:inst12\|LPM_ROM:inst\|altrom:srom Control_Multi_Cycle:inst12\|LPM_ROM:inst " "Elaborated megafunction instantiation \"Control_Multi_Cycle:inst12\|LPM_ROM:inst\|altrom:srom\", which is child of megafunction instantiation \"Control_Multi_Cycle:inst12\|LPM_ROM:inst\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "Control_Multi_Cycle.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Control_Multi_Cycle.bdf" { { 328 512 624 424 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454364696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Control_Multi_Cycle:inst12\|LPM_ROM:inst\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"Control_Multi_Cycle:inst12\|LPM_ROM:inst\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454364710 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Control_Multi_Cycle:inst12\|LPM_ROM:inst\|altrom:srom\|altsyncram:rom_block Control_Multi_Cycle:inst12\|LPM_ROM:inst " "Elaborated megafunction instantiation \"Control_Multi_Cycle:inst12\|LPM_ROM:inst\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"Control_Multi_Cycle:inst12\|LPM_ROM:inst\"" {  } { { "altrom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "Control_Multi_Cycle.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Control_Multi_Cycle.bdf" { { 328 512 624 424 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454364907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t961.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t961.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t961 " "Found entity 1: altsyncram_t961" {  } { { "db/altsyncram_t961.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/altsyncram_t961.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454364938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454364938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t961 Control_Multi_Cycle:inst12\|LPM_ROM:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_t961:auto_generated " "Elaborating entity \"altsyncram_t961\" for hierarchy \"Control_Multi_Cycle:inst12\|LPM_ROM:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_t961:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454364938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IS_R_TYPE_MUX Control_Multi_Cycle:inst12\|IS_R_TYPE_MUX:inst9 " "Elaborating entity \"IS_R_TYPE_MUX\" for hierarchy \"Control_Multi_Cycle:inst12\|IS_R_TYPE_MUX:inst9\"" {  } { { "Control_Multi_Cycle.bdf" "inst9" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Control_Multi_Cycle.bdf" { { 144 440 584 224 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454364942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Control_Multi_Cycle:inst12\|IS_R_TYPE_MUX:inst9\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"Control_Multi_Cycle:inst12\|IS_R_TYPE_MUX:inst9\|LPM_MUX:LPM_MUX_component\"" {  } { { "IS_R_TYPE_MUX.vhd" "LPM_MUX_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/IS_R_TYPE_MUX.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454364950 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Control_Multi_Cycle:inst12\|IS_R_TYPE_MUX:inst9\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"Control_Multi_Cycle:inst12\|IS_R_TYPE_MUX:inst9\|LPM_MUX:LPM_MUX_component\"" {  } { { "IS_R_TYPE_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/IS_R_TYPE_MUX.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713454364951 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Control_Multi_Cycle:inst12\|IS_R_TYPE_MUX:inst9\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"Control_Multi_Cycle:inst12\|IS_R_TYPE_MUX:inst9\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454364951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454364951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454364951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454364951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454364951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454364951 ""}  } { { "IS_R_TYPE_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/IS_R_TYPE_MUX.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713454364951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_34e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_34e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_34e " "Found entity 1: mux_34e" {  } { { "db/mux_34e.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/mux_34e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454364979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454364979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_34e Control_Multi_Cycle:inst12\|IS_R_TYPE_MUX:inst9\|LPM_MUX:LPM_MUX_component\|mux_34e:auto_generated " "Elaborating entity \"mux_34e\" for hierarchy \"Control_Multi_Cycle:inst12\|IS_R_TYPE_MUX:inst9\|LPM_MUX:LPM_MUX_component\|mux_34e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454364980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "number_zero_3bit Control_Multi_Cycle:inst12\|number_zero_3bit:inst12 " "Elaborating entity \"number_zero_3bit\" for hierarchy \"Control_Multi_Cycle:inst12\|number_zero_3bit:inst12\"" {  } { { "Control_Multi_Cycle.bdf" "inst12" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Control_Multi_Cycle.bdf" { { 80 200 312 128 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454364982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant Control_Multi_Cycle:inst12\|number_zero_3bit:inst12\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"Control_Multi_Cycle:inst12\|number_zero_3bit:inst12\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "number_zero_3bit.vhd" "LPM_CONSTANT_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/number_zero_3bit.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454364988 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Control_Multi_Cycle:inst12\|number_zero_3bit:inst12\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"Control_Multi_Cycle:inst12\|number_zero_3bit:inst12\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "number_zero_3bit.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/number_zero_3bit.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713454364988 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Control_Multi_Cycle:inst12\|number_zero_3bit:inst12\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"Control_Multi_Cycle:inst12\|number_zero_3bit:inst12\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454364988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454364988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454364988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454364988 ""}  } { { "number_zero_3bit.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/number_zero_3bit.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713454364988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_8bit_enable Register_8bit_enable:inst22 " "Elaborating entity \"Register_8bit_enable\" for hierarchy \"Register_8bit_enable:inst22\"" {  } { { "MIPS_CPU_MULTI_CYCLE.bdf" "inst22" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 320 680 824 416 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454364989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_8bit Register_8bit_enable:inst22\|register_8bit:inst " "Elaborating entity \"register_8bit\" for hierarchy \"Register_8bit_enable:inst22\|register_8bit:inst\"" {  } { { "Register_8bit_enable.bdf" "inst" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Register_8bit_enable.bdf" { { 144 520 656 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454364989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:inst " "Elaborating entity \"Memory\" for hierarchy \"Memory:inst\"" {  } { { "MIPS_CPU_MULTI_CYCLE.bdf" "inst" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 336 336 568 464 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454364990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ Memory:inst\|LPM_RAM_DQ:inst2 " "Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"Memory:inst\|LPM_RAM_DQ:inst2\"" {  } { { "Memory_RegisterFile/Memory.bdf" "inst2" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/Memory.bdf" { { 272 584 704 384 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365000 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory:inst\|LPM_RAM_DQ:inst2 " "Elaborated megafunction instantiation \"Memory:inst\|LPM_RAM_DQ:inst2\"" {  } { { "Memory_RegisterFile/Memory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/Memory.bdf" { { 272 584 704 384 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713454365000 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory:inst\|LPM_RAM_DQ:inst2 " "Instantiated megafunction \"Memory:inst\|LPM_RAM_DQ:inst2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE memory.mif " "Parameter \"LPM_FILE\" = \"memory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365000 ""}  } { { "Memory_RegisterFile/Memory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/Memory.bdf" { { 272 584 704 384 "inst2" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713454365000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram Memory:inst\|LPM_RAM_DQ:inst2\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"Memory:inst\|LPM_RAM_DQ:inst2\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365008 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Arria II GX device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Arria II GX devices " "Assertion warning: altram does not support Arria II GX device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Arria II GX devices" {  } { { "altram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 211 2 0 } } { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 89 5 0 } } { "Memory_RegisterFile/Memory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/Memory.bdf" { { 280 704 832 408 "inst" "" } } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 336 328 560 464 "inst" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1713454365009 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memory:inst\|LPM_RAM_DQ:inst2\|altram:sram Memory:inst\|LPM_RAM_DQ:inst2 " "Elaborated megafunction instantiation \"Memory:inst\|LPM_RAM_DQ:inst2\|altram:sram\", which is child of megafunction instantiation \"Memory:inst\|LPM_RAM_DQ:inst2\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memory_RegisterFile/Memory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/Memory.bdf" { { 272 584 704 384 "inst2" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memory:inst\|LPM_RAM_DQ:inst2\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"Memory:inst\|LPM_RAM_DQ:inst2\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365013 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memory:inst\|LPM_RAM_DQ:inst2\|altram:sram\|altsyncram:ram_block Memory:inst\|LPM_RAM_DQ:inst2 " "Elaborated megafunction instantiation \"Memory:inst\|LPM_RAM_DQ:inst2\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"Memory:inst\|LPM_RAM_DQ:inst2\"" {  } { { "altram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "Memory_RegisterFile/Memory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/Memory.bdf" { { 272 584 704 384 "inst2" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_64g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_64g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_64g1 " "Found entity 1: altsyncram_64g1" {  } { { "db/altsyncram_64g1.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/altsyncram_64g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454365237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454365237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_64g1 Memory:inst\|LPM_RAM_DQ:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_64g1:auto_generated " "Elaborating entity \"altsyncram_64g1\" for hierarchy \"Memory:inst\|LPM_RAM_DQ:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_64g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365237 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "243 256 0 1 1 " "243 out of 256 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "13 255 " "Addresses ranging from 13 to 255 are not initialized" {  } { { "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/memory.mif" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/memory.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1713454365239 ""}  } { { "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/memory.mif" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/memory.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Quartus II" 0 -1 1713454365239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IorD_MUX IorD_MUX:inst23 " "Elaborating entity \"IorD_MUX\" for hierarchy \"IorD_MUX:inst23\"" {  } { { "MIPS_CPU_MULTI_CYCLE.bdf" "inst23" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 312 104 248 392 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX IorD_MUX:inst23\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"IorD_MUX:inst23\|LPM_MUX:LPM_MUX_component\"" {  } { { "IorD_MUX.vhd" "LPM_MUX_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/IorD_MUX.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365253 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IorD_MUX:inst23\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"IorD_MUX:inst23\|LPM_MUX:LPM_MUX_component\"" {  } { { "IorD_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/IorD_MUX.vhd" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713454365254 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IorD_MUX:inst23\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"IorD_MUX:inst23\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365254 ""}  } { { "IorD_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/IorD_MUX.vhd" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713454365254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_84e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_84e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_84e " "Found entity 1: mux_84e" {  } { { "db/mux_84e.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/mux_84e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454365282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454365282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_84e IorD_MUX:inst23\|LPM_MUX:LPM_MUX_component\|mux_84e:auto_generated " "Elaborating entity \"mux_84e\" for hierarchy \"IorD_MUX:inst23\|LPM_MUX:LPM_MUX_component\|mux_84e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Practical3 Practical3:inst8 " "Elaborating entity \"Practical3\" for hierarchy \"Practical3:inst8\"" {  } { { "MIPS_CPU_MULTI_CYCLE.bdf" "inst8" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 320 1768 1984 448 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365284 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst21 " "Primitive \"GND\" of instance \"inst21\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Practical3.bdf" { { 376 1160 1192 408 "inst21" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1713454365284 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst22 " "Primitive \"GND\" of instance \"inst22\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Practical3.bdf" { { 424 1160 1192 456 "inst22" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1713454365284 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst23 " "Primitive \"GND\" of instance \"inst23\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Practical3.bdf" { { 472 1160 1192 504 "inst23" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1713454365284 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst24 " "Primitive \"GND\" of instance \"inst24\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Practical3.bdf" { { 528 1160 1192 560 "inst24" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1713454365284 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst25 " "Primitive \"GND\" of instance \"inst25\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Practical3.bdf" { { 584 1160 1192 616 "inst25" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1713454365284 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst26 " "Primitive \"GND\" of instance \"inst26\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Practical3.bdf" { { 632 1160 1192 664 "inst26" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1713454365284 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst27 " "Primitive \"GND\" of instance \"inst27\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Practical3.bdf" { { 688 1160 1192 720 "inst27" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1713454365284 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst28 " "Primitive \"GND\" of instance \"inst28\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Practical3.bdf" { { 368 1312 1344 400 "inst28" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1713454365284 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst29 " "Primitive \"GND\" of instance \"inst29\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Practical3.bdf" { { 416 1312 1344 448 "inst29" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1713454365284 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst30 " "Primitive \"GND\" of instance \"inst30\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Practical3.bdf" { { 464 1312 1344 496 "inst30" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1713454365284 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst31 " "Primitive \"GND\" of instance \"inst31\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Practical3.bdf" { { 520 1312 1344 552 "inst31" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1713454365284 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst32 " "Primitive \"GND\" of instance \"inst32\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Practical3.bdf" { { 576 1312 1344 608 "inst32" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1713454365284 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst33 " "Primitive \"GND\" of instance \"inst33\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Practical3.bdf" { { 624 1312 1344 656 "inst33" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1713454365285 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst34 " "Primitive \"GND\" of instance \"inst34\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Practical3.bdf" { { 680 1312 1344 712 "inst34" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1713454365285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux9 Practical3:inst8\|lpm_mux9:inst6 " "Elaborating entity \"lpm_mux9\" for hierarchy \"Practical3:inst8\|lpm_mux9:inst6\"" {  } { { "ALU/Practical3.bdf" "inst6" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Practical3.bdf" { { 48 1472 1552 144 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Practical3:inst8\|lpm_mux9:inst6\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"Practical3:inst8\|lpm_mux9:inst6\|LPM_MUX:LPM_MUX_component\"" {  } { { "ALU/lpm_mux9.vhd" "LPM_MUX_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux9.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365287 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Practical3:inst8\|lpm_mux9:inst6\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"Practical3:inst8\|lpm_mux9:inst6\|LPM_MUX:LPM_MUX_component\"" {  } { { "ALU/lpm_mux9.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux9.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713454365288 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Practical3:inst8\|lpm_mux9:inst6\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"Practical3:inst8\|lpm_mux9:inst6\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365288 ""}  } { { "ALU/lpm_mux9.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux9.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713454365288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ele.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ele.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ele " "Found entity 1: mux_ele" {  } { { "db/mux_ele.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/mux_ele.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454365316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454365316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ele Practical3:inst8\|lpm_mux9:inst6\|LPM_MUX:LPM_MUX_component\|mux_ele:auto_generated " "Elaborating entity \"mux_ele\" for hierarchy \"Practical3:inst8\|lpm_mux9:inst6\|LPM_MUX:LPM_MUX_component\|mux_ele:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Booth_Multiplier Practical3:inst8\|Booth_Multiplier:inst4 " "Elaborating entity \"Booth_Multiplier\" for hierarchy \"Practical3:inst8\|Booth_Multiplier:inst4\"" {  } { { "ALU/Practical3.bdf" "inst4" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Practical3.bdf" { { 704 832 1040 832 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365318 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst34 " "Primitive \"VCC\" of instance \"inst34\" not used" {  } { { "ALU/Booth_Multiplier.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Booth_Multiplier.bdf" { { 56 648 680 72 "inst34" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1713454365318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare1 Practical3:inst8\|Booth_Multiplier:inst4\|lpm_compare1:inst30 " "Elaborating entity \"lpm_compare1\" for hierarchy \"Practical3:inst8\|Booth_Multiplier:inst4\|lpm_compare1:inst30\"" {  } { { "ALU/Booth_Multiplier.bdf" "inst30" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Booth_Multiplier.bdf" { { 192 680 808 288 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Practical3:inst8\|Booth_Multiplier:inst4\|lpm_compare1:inst30\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"Practical3:inst8\|Booth_Multiplier:inst4\|lpm_compare1:inst30\|lpm_compare:LPM_COMPARE_component\"" {  } { { "ALU/lpm_compare1.vhd" "LPM_COMPARE_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_compare1.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365327 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Practical3:inst8\|Booth_Multiplier:inst4\|lpm_compare1:inst30\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"Practical3:inst8\|Booth_Multiplier:inst4\|lpm_compare1:inst30\|lpm_compare:LPM_COMPARE_component\"" {  } { { "ALU/lpm_compare1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_compare1.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713454365328 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Practical3:inst8\|Booth_Multiplier:inst4\|lpm_compare1:inst30\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"Practical3:inst8\|Booth_Multiplier:inst4\|lpm_compare1:inst30\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365328 ""}  } { { "ALU/lpm_compare1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_compare1.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713454365328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_aig.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_aig.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_aig " "Found entity 1: cmpr_aig" {  } { { "db/cmpr_aig.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/cmpr_aig.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454365356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454365356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_aig Practical3:inst8\|Booth_Multiplier:inst4\|lpm_compare1:inst30\|lpm_compare:LPM_COMPARE_component\|cmpr_aig:auto_generated " "Elaborating entity \"cmpr_aig\" for hierarchy \"Practical3:inst8\|Booth_Multiplier:inst4\|lpm_compare1:inst30\|lpm_compare:LPM_COMPARE_component\|cmpr_aig:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 Practical3:inst8\|Booth_Multiplier:inst4\|lpm_counter0:inst " "Elaborating entity \"lpm_counter0\" for hierarchy \"Practical3:inst8\|Booth_Multiplier:inst4\|lpm_counter0:inst\"" {  } { { "ALU/Booth_Multiplier.bdf" "inst" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Booth_Multiplier.bdf" { { 72 272 416 200 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter Practical3:inst8\|Booth_Multiplier:inst4\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"Practical3:inst8\|Booth_Multiplier:inst4\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "ALU/lpm_counter0.vhd" "LPM_COUNTER_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_counter0.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365370 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Practical3:inst8\|Booth_Multiplier:inst4\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"Practical3:inst8\|Booth_Multiplier:inst4\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "ALU/lpm_counter0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_counter0.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713454365370 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Practical3:inst8\|Booth_Multiplier:inst4\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"Practical3:inst8\|Booth_Multiplier:inst4\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365371 ""}  } { { "ALU/lpm_counter0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_counter0.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713454365371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4pi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4pi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4pi " "Found entity 1: cntr_4pi" {  } { { "db/cntr_4pi.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/cntr_4pi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454365399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454365399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4pi Practical3:inst8\|Booth_Multiplier:inst4\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_4pi:auto_generated " "Elaborating entity \"cntr_4pi\" for hierarchy \"Practical3:inst8\|Booth_Multiplier:inst4\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_4pi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register17bit Practical3:inst8\|Booth_Multiplier:inst4\|Register17bit:inst6 " "Elaborating entity \"Register17bit\" for hierarchy \"Practical3:inst8\|Booth_Multiplier:inst4\|Register17bit:inst6\"" {  } { { "ALU/Booth_Multiplier.bdf" "inst6" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Booth_Multiplier.bdf" { { -56 792 936 40 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register16bit Practical3:inst8\|Booth_Multiplier:inst4\|Register17bit:inst6\|Register16bit:inst " "Elaborating entity \"Register16bit\" for hierarchy \"Practical3:inst8\|Booth_Multiplier:inst4\|Register17bit:inst6\|Register16bit:inst\"" {  } { { "ALU/Register17bit.bdf" "inst" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Register17bit.bdf" { { 96 496 640 192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register8bit Practical3:inst8\|Booth_Multiplier:inst4\|Register17bit:inst6\|Register16bit:inst\|Register8bit:inst1 " "Elaborating entity \"Register8bit\" for hierarchy \"Practical3:inst8\|Booth_Multiplier:inst4\|Register17bit:inst6\|Register16bit:inst\|Register8bit:inst1\"" {  } { { "ALU/Register16bit.bdf" "inst1" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Register16bit.bdf" { { 496 1024 1160 592 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux7 Practical3:inst8\|Booth_Multiplier:inst4\|lpm_mux7:inst35 " "Elaborating entity \"lpm_mux7\" for hierarchy \"Practical3:inst8\|Booth_Multiplier:inst4\|lpm_mux7:inst35\"" {  } { { "ALU/Booth_Multiplier.bdf" "inst35" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Booth_Multiplier.bdf" { { 72 680 824 152 "inst35" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Practical3:inst8\|Booth_Multiplier:inst4\|lpm_mux7:inst35\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"Practical3:inst8\|Booth_Multiplier:inst4\|lpm_mux7:inst35\|LPM_MUX:LPM_MUX_component\"" {  } { { "ALU/lpm_mux7.vhd" "LPM_MUX_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux7.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365406 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Practical3:inst8\|Booth_Multiplier:inst4\|lpm_mux7:inst35\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"Practical3:inst8\|Booth_Multiplier:inst4\|lpm_mux7:inst35\|LPM_MUX:LPM_MUX_component\"" {  } { { "ALU/lpm_mux7.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux7.vhd" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713454365407 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Practical3:inst8\|Booth_Multiplier:inst4\|lpm_mux7:inst35\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"Practical3:inst8\|Booth_Multiplier:inst4\|lpm_mux7:inst35\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 17 " "Parameter \"LPM_WIDTH\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365407 ""}  } { { "ALU/lpm_mux7.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux7.vhd" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713454365407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_o5e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_o5e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_o5e " "Found entity 1: mux_o5e" {  } { { "db/mux_o5e.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/mux_o5e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454365435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454365435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_o5e Practical3:inst8\|Booth_Multiplier:inst4\|lpm_mux7:inst35\|LPM_MUX:LPM_MUX_component\|mux_o5e:auto_generated " "Elaborating entity \"mux_o5e\" for hierarchy \"Practical3:inst8\|Booth_Multiplier:inst4\|lpm_mux7:inst35\|LPM_MUX:LPM_MUX_component\|mux_o5e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift1 Practical3:inst8\|Booth_Multiplier:inst4\|lpm_clshift1:inst28 " "Elaborating entity \"lpm_clshift1\" for hierarchy \"Practical3:inst8\|Booth_Multiplier:inst4\|lpm_clshift1:inst28\"" {  } { { "ALU/Booth_Multiplier.bdf" "inst28" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Booth_Multiplier.bdf" { { -56 1320 1496 24 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift Practical3:inst8\|Booth_Multiplier:inst4\|lpm_clshift1:inst28\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"Practical3:inst8\|Booth_Multiplier:inst4\|lpm_clshift1:inst28\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "ALU/lpm_clshift1.vhd" "LPM_CLSHIFT_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_clshift1.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365447 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Practical3:inst8\|Booth_Multiplier:inst4\|lpm_clshift1:inst28\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"Practical3:inst8\|Booth_Multiplier:inst4\|lpm_clshift1:inst28\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "ALU/lpm_clshift1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_clshift1.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713454365447 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Practical3:inst8\|Booth_Multiplier:inst4\|lpm_clshift1:inst28\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"Practical3:inst8\|Booth_Multiplier:inst4\|lpm_clshift1:inst28\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype ARITHMETIC " "Parameter \"lpm_shifttype\" = \"ARITHMETIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 17 " "Parameter \"lpm_width\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 1 " "Parameter \"lpm_widthdist\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365447 ""}  } { { "ALU/lpm_clshift1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_clshift1.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713454365447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_duc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_duc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_duc " "Found entity 1: lpm_clshift_duc" {  } { { "db/lpm_clshift_duc.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/lpm_clshift_duc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454365451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454365451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_duc Practical3:inst8\|Booth_Multiplier:inst4\|lpm_clshift1:inst28\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_duc:auto_generated " "Elaborating entity \"lpm_clshift_duc\" for hierarchy \"Practical3:inst8\|Booth_Multiplier:inst4\|lpm_clshift1:inst28\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_duc:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Booth_Complex_Adder Practical3:inst8\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33 " "Elaborating entity \"Booth_Complex_Adder\" for hierarchy \"Practical3:inst8\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33\"" {  } { { "ALU/Booth_Multiplier.bdf" "inst33" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Booth_Multiplier.bdf" { { 72 1024 1288 168 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux6 Practical3:inst8\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33\|lpm_mux6:inst7 " "Elaborating entity \"lpm_mux6\" for hierarchy \"Practical3:inst8\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33\|lpm_mux6:inst7\"" {  } { { "ALU/Booth_Complex_Adder.bdf" "inst7" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Booth_Complex_Adder.bdf" { { 144 784 928 256 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Practical3:inst8\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33\|lpm_mux6:inst7\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"Practical3:inst8\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33\|lpm_mux6:inst7\|LPM_MUX:LPM_MUX_component\"" {  } { { "ALU/lpm_mux6.vhd" "LPM_MUX_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux6.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365456 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Practical3:inst8\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33\|lpm_mux6:inst7\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"Practical3:inst8\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33\|lpm_mux6:inst7\|LPM_MUX:LPM_MUX_component\"" {  } { { "ALU/lpm_mux6.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux6.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713454365457 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Practical3:inst8\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33\|lpm_mux6:inst7\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"Practical3:inst8\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33\|lpm_mux6:inst7\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 17 " "Parameter \"LPM_WIDTH\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365457 ""}  } { { "ALU/lpm_mux6.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux6.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713454365457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_r5e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_r5e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_r5e " "Found entity 1: mux_r5e" {  } { { "db/mux_r5e.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/mux_r5e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454365485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454365485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_r5e Practical3:inst8\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33\|lpm_mux6:inst7\|LPM_MUX:LPM_MUX_component\|mux_r5e:auto_generated " "Elaborating entity \"mux_r5e\" for hierarchy \"Practical3:inst8\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33\|lpm_mux6:inst7\|LPM_MUX:LPM_MUX_component\|mux_r5e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub0 Practical3:inst8\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33\|lpm_add_sub0:inst2 " "Elaborating entity \"lpm_add_sub0\" for hierarchy \"Practical3:inst8\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33\|lpm_add_sub0:inst2\"" {  } { { "ALU/Booth_Complex_Adder.bdf" "inst2" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Booth_Complex_Adder.bdf" { { 96 256 416 208 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Practical3:inst8\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33\|lpm_add_sub0:inst2\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Practical3:inst8\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33\|lpm_add_sub0:inst2\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "ALU/lpm_add_sub0.vhd" "LPM_ADD_SUB_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_add_sub0.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365497 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Practical3:inst8\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33\|lpm_add_sub0:inst2\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"Practical3:inst8\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33\|lpm_add_sub0:inst2\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "ALU/lpm_add_sub0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_add_sub0.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713454365521 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Practical3:inst8\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33\|lpm_add_sub0:inst2\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"Practical3:inst8\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33\|lpm_add_sub0:inst2\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365521 ""}  } { { "ALU/lpm_add_sub0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_add_sub0.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713454365521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9cg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9cg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9cg " "Found entity 1: add_sub_9cg" {  } { { "db/add_sub_9cg.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/add_sub_9cg.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454365553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454365553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_9cg Practical3:inst8\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33\|lpm_add_sub0:inst2\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_9cg:auto_generated " "Elaborating entity \"add_sub_9cg\" for hierarchy \"Practical3:inst8\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33\|lpm_add_sub0:inst2\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_9cg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode4_16_e Practical3:inst8\|decode4_16_e:inst2 " "Elaborating entity \"decode4_16_e\" for hierarchy \"Practical3:inst8\|decode4_16_e:inst2\"" {  } { { "ALU/Practical3.bdf" "inst2" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Practical3.bdf" { { 112 528 656 416 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode Practical3:inst8\|decode4_16_e:inst2\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"Practical3:inst8\|decode4_16_e:inst2\|lpm_decode:LPM_DECODE_component\"" {  } { { "ALU/decode4_16_e.vhd" "LPM_DECODE_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/decode4_16_e.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365565 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Practical3:inst8\|decode4_16_e:inst2\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"Practical3:inst8\|decode4_16_e:inst2\|lpm_decode:LPM_DECODE_component\"" {  } { { "ALU/decode4_16_e.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/decode4_16_e.vhd" 136 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713454365565 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Practical3:inst8\|decode4_16_e:inst2\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"Practical3:inst8\|decode4_16_e:inst2\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 16 " "Parameter \"lpm_decodes\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365565 ""}  } { { "ALU/decode4_16_e.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/decode4_16_e.vhd" 136 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713454365565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ktf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_ktf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ktf " "Found entity 1: decode_ktf" {  } { { "db/decode_ktf.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/decode_ktf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454365594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454365594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_ktf Practical3:inst8\|decode4_16_e:inst2\|lpm_decode:LPM_DECODE_component\|decode_ktf:auto_generated " "Elaborating entity \"decode_ktf\" for hierarchy \"Practical3:inst8\|decode4_16_e:inst2\|lpm_decode:LPM_DECODE_component\|decode_ktf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux8 Practical3:inst8\|lpm_mux8:inst5 " "Elaborating entity \"lpm_mux8\" for hierarchy \"Practical3:inst8\|lpm_mux8:inst5\"" {  } { { "ALU/Practical3.bdf" "inst5" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Practical3.bdf" { { 208 1496 1576 528 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Practical3:inst8\|lpm_mux8:inst5\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"Practical3:inst8\|lpm_mux8:inst5\|LPM_MUX:LPM_MUX_component\"" {  } { { "ALU/lpm_mux8.vhd" "LPM_MUX_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux8.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365598 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Practical3:inst8\|lpm_mux8:inst5\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"Practical3:inst8\|lpm_mux8:inst5\|LPM_MUX:LPM_MUX_component\"" {  } { { "ALU/lpm_mux8.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux8.vhd" 128 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713454365599 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Practical3:inst8\|lpm_mux8:inst5\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"Practical3:inst8\|lpm_mux8:inst5\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365599 ""}  } { { "ALU/lpm_mux8.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux8.vhd" 128 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713454365599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6ne.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_6ne.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6ne " "Found entity 1: mux_6ne" {  } { { "db/mux_6ne.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/mux_6ne.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454365628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454365628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_6ne Practical3:inst8\|lpm_mux8:inst5\|LPM_MUX:LPM_MUX_component\|mux_6ne:auto_generated " "Elaborating entity \"mux_6ne\" for hierarchy \"Practical3:inst8\|lpm_mux8:inst5\|LPM_MUX:LPM_MUX_component\|mux_6ne:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare0 Practical3:inst8\|lpm_compare0:inst18 " "Elaborating entity \"lpm_compare0\" for hierarchy \"Practical3:inst8\|lpm_compare0:inst18\"" {  } { { "ALU/Practical3.bdf" "inst18" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Practical3.bdf" { { 592 888 1016 688 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Practical3:inst8\|lpm_compare0:inst18\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"Practical3:inst8\|lpm_compare0:inst18\|lpm_compare:LPM_COMPARE_component\"" {  } { { "ALU/lpm_compare0.vhd" "LPM_COMPARE_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_compare0.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365632 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Practical3:inst8\|lpm_compare0:inst18\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"Practical3:inst8\|lpm_compare0:inst18\|lpm_compare:LPM_COMPARE_component\"" {  } { { "ALU/lpm_compare0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_compare0.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713454365633 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Practical3:inst8\|lpm_compare0:inst18\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"Practical3:inst8\|lpm_compare0:inst18\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365633 ""}  } { { "ALU/lpm_compare0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_compare0.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713454365633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1pg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1pg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1pg " "Found entity 1: cmpr_1pg" {  } { { "db/cmpr_1pg.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/cmpr_1pg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454365661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454365661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1pg Practical3:inst8\|lpm_compare0:inst18\|lpm_compare:LPM_COMPARE_component\|cmpr_1pg:auto_generated " "Elaborating entity \"cmpr_1pg\" for hierarchy \"Practical3:inst8\|lpm_compare0:inst18\|lpm_compare:LPM_COMPARE_component\|cmpr_1pg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux1 Practical3:inst8\|lpm_mux1:inst19 " "Elaborating entity \"lpm_mux1\" for hierarchy \"Practical3:inst8\|lpm_mux1:inst19\"" {  } { { "ALU/Practical3.bdf" "inst19" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Practical3.bdf" { { -32 1200 1344 304 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Practical3:inst8\|lpm_mux1:inst19\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"Practical3:inst8\|lpm_mux1:inst19\|LPM_MUX:LPM_MUX_component\"" {  } { { "ALU/lpm_mux1.vhd" "LPM_MUX_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux1.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365665 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Practical3:inst8\|lpm_mux1:inst19\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"Practical3:inst8\|lpm_mux1:inst19\|LPM_MUX:LPM_MUX_component\"" {  } { { "ALU/lpm_mux1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux1.vhd" 239 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713454365666 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Practical3:inst8\|lpm_mux1:inst19\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"Practical3:inst8\|lpm_mux1:inst19\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365666 ""}  } { { "ALU/lpm_mux1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux1.vhd" 239 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713454365666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_q8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_q8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_q8f " "Found entity 1: mux_q8f" {  } { { "db/mux_q8f.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/mux_q8f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454365696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454365696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_q8f Practical3:inst8\|lpm_mux1:inst19\|LPM_MUX:LPM_MUX_component\|mux_q8f:auto_generated " "Elaborating entity \"mux_q8f\" for hierarchy \"Practical3:inst8\|lpm_mux1:inst19\|LPM_MUX:LPM_MUX_component\|mux_q8f:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND8bit Practical3:inst8\|AND8bit:inst " "Elaborating entity \"AND8bit\" for hierarchy \"Practical3:inst8\|AND8bit:inst\"" {  } { { "ALU/Practical3.bdf" "inst" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Practical3.bdf" { { -24 848 1032 72 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR8bit Practical3:inst8\|OR8bit:inst12 " "Elaborating entity \"OR8bit\" for hierarchy \"Practical3:inst8\|OR8bit:inst12\"" {  } { { "ALU/Practical3.bdf" "inst12" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Practical3.bdf" { { 128 864 1048 224 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR8bit Practical3:inst8\|XOR8bit:inst13 " "Elaborating entity \"XOR8bit\" for hierarchy \"Practical3:inst8\|XOR8bit:inst13\"" {  } { { "ALU/Practical3.bdf" "inst13" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Practical3.bdf" { { 240 864 1048 336 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCAdder-8bit Practical3:inst8\|SCAdder-8bit:inst3 " "Elaborating entity \"SCAdder-8bit\" for hierarchy \"Practical3:inst8\|SCAdder-8bit:inst3\"" {  } { { "ALU/Practical3.bdf" "inst3" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Practical3.bdf" { { 360 880 1048 456 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCadder_4bit Practical3:inst8\|SCAdder-8bit:inst3\|RCadder_4bit:inst " "Elaborating entity \"RCadder_4bit\" for hierarchy \"Practical3:inst8\|SCAdder-8bit:inst3\|RCadder_4bit:inst\"" {  } { { "ALU/SCAdder-8bit.bdf" "inst" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/SCAdder-8bit.bdf" { { -24 632 816 72 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA Practical3:inst8\|SCAdder-8bit:inst3\|RCadder_4bit:inst\|FA:inst3 " "Elaborating entity \"FA\" for hierarchy \"Practical3:inst8\|SCAdder-8bit:inst3\|RCadder_4bit:inst\|FA:inst3\"" {  } { { "ALU/RCadder_4bit.bdf" "inst3" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/RCadder_4bit.bdf" { { 488 576 672 584 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR3 Practical3:inst8\|SCAdder-8bit:inst3\|RCadder_4bit:inst\|FA:inst3\|XOR3:inst " "Elaborating entity \"XOR3\" for hierarchy \"Practical3:inst8\|SCAdder-8bit:inst3\|RCadder_4bit:inst\|FA:inst3\|XOR3:inst\"" {  } { { "ALU/FA.bdf" "inst" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/FA.bdf" { { 208 960 1064 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365706 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Practical3:inst8\|SCAdder-8bit:inst3\|RCadder_4bit:inst\|FA:inst3\|XOR3:inst " "Elaborated megafunction instantiation \"Practical3:inst8\|SCAdder-8bit:inst3\|RCadder_4bit:inst\|FA:inst3\|XOR3:inst\"" {  } { { "ALU/FA.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/FA.bdf" { { 208 960 1064 288 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713454365706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux10 Practical3:inst8\|SCAdder-8bit:inst3\|lpm_mux10:inst5 " "Elaborating entity \"lpm_mux10\" for hierarchy \"Practical3:inst8\|SCAdder-8bit:inst3\|lpm_mux10:inst5\"" {  } { { "ALU/SCAdder-8bit.bdf" "inst5" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/SCAdder-8bit.bdf" { { 40 960 1104 120 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Practical3:inst8\|SCAdder-8bit:inst3\|lpm_mux10:inst5\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"Practical3:inst8\|SCAdder-8bit:inst3\|lpm_mux10:inst5\|LPM_MUX:LPM_MUX_component\"" {  } { { "ALU/lpm_mux10.vhd" "LPM_MUX_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux10.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365712 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Practical3:inst8\|SCAdder-8bit:inst3\|lpm_mux10:inst5\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"Practical3:inst8\|SCAdder-8bit:inst3\|lpm_mux10:inst5\|LPM_MUX:LPM_MUX_component\"" {  } { { "ALU/lpm_mux10.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux10.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713454365713 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Practical3:inst8\|SCAdder-8bit:inst3\|lpm_mux10:inst5\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"Practical3:inst8\|SCAdder-8bit:inst3\|lpm_mux10:inst5\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365713 ""}  } { { "ALU/lpm_mux10.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux10.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713454365713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_44e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_44e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_44e " "Found entity 1: mux_44e" {  } { { "db/mux_44e.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/mux_44e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454365742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454365742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_44e Practical3:inst8\|SCAdder-8bit:inst3\|lpm_mux10:inst5\|LPM_MUX:LPM_MUX_component\|mux_44e:auto_generated " "Elaborating entity \"mux_44e\" for hierarchy \"Practical3:inst8\|SCAdder-8bit:inst3\|lpm_mux10:inst5\|LPM_MUX:LPM_MUX_component\|mux_44e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB_8bit Practical3:inst8\|SUB_8bit:inst10 " "Elaborating entity \"SUB_8bit\" for hierarchy \"Practical3:inst8\|SUB_8bit:inst10\"" {  } { { "ALU/Practical3.bdf" "inst10" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Practical3.bdf" { { 480 880 1048 576 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_SRC_MUX ALU_SRC_MUX:inst13 " "Elaborating entity \"ALU_SRC_MUX\" for hierarchy \"ALU_SRC_MUX:inst13\"" {  } { { "MIPS_CPU_MULTI_CYCLE.bdf" "inst13" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 280 1584 1728 360 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:inst5 " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:inst5\"" {  } { { "MIPS_CPU_MULTI_CYCLE.bdf" "inst5" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 304 1072 1288 464 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode1 RegisterFile:inst5\|lpm_decode1:inst21 " "Elaborating entity \"lpm_decode1\" for hierarchy \"RegisterFile:inst5\|lpm_decode1:inst21\"" {  } { { "Memory_RegisterFile/RegisterFile.bdf" "inst21" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/RegisterFile.bdf" { { 352 272 400 528 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode RegisterFile:inst5\|lpm_decode1:inst21\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"RegisterFile:inst5\|lpm_decode1:inst21\|lpm_decode:LPM_DECODE_component\"" {  } { { "Memory_RegisterFile/lpm_decode1.vhd" "LPM_DECODE_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/lpm_decode1.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365778 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RegisterFile:inst5\|lpm_decode1:inst21\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"RegisterFile:inst5\|lpm_decode1:inst21\|lpm_decode:LPM_DECODE_component\"" {  } { { "Memory_RegisterFile/lpm_decode1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/lpm_decode1.vhd" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713454365778 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegisterFile:inst5\|lpm_decode1:inst21\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"RegisterFile:inst5\|lpm_decode1:inst21\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 8 " "Parameter \"lpm_decodes\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365778 ""}  } { { "Memory_RegisterFile/lpm_decode1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/lpm_decode1.vhd" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713454365778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4sf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4sf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4sf " "Found entity 1: decode_4sf" {  } { { "db/decode_4sf.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/decode_4sf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454365807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454365807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_4sf RegisterFile:inst5\|lpm_decode1:inst21\|lpm_decode:LPM_DECODE_component\|decode_4sf:auto_generated " "Elaborating entity \"decode_4sf\" for hierarchy \"RegisterFile:inst5\|lpm_decode1:inst21\|lpm_decode:LPM_DECODE_component\|decode_4sf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux0 RegisterFile:inst5\|lpm_mux0:inst11 " "Elaborating entity \"lpm_mux0\" for hierarchy \"RegisterFile:inst5\|lpm_mux0:inst11\"" {  } { { "Memory_RegisterFile/RegisterFile.bdf" "inst11" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/RegisterFile.bdf" { { 16 856 1000 208 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX RegisterFile:inst5\|lpm_mux0:inst11\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"RegisterFile:inst5\|lpm_mux0:inst11\|LPM_MUX:LPM_MUX_component\"" {  } { { "Memory_RegisterFile/lpm_mux0.vhd" "LPM_MUX_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/lpm_mux0.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365811 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RegisterFile:inst5\|lpm_mux0:inst11\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"RegisterFile:inst5\|lpm_mux0:inst11\|LPM_MUX:LPM_MUX_component\"" {  } { { "Memory_RegisterFile/lpm_mux0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/lpm_mux0.vhd" 150 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713454365811 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegisterFile:inst5\|lpm_mux0:inst11\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"RegisterFile:inst5\|lpm_mux0:inst11\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365811 ""}  } { { "Memory_RegisterFile/lpm_mux0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/lpm_mux0.vhd" 150 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713454365811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tle.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tle.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tle " "Found entity 1: mux_tle" {  } { { "db/mux_tle.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/mux_tle.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454365840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454365840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tle RegisterFile:inst5\|lpm_mux0:inst11\|LPM_MUX:LPM_MUX_component\|mux_tle:auto_generated " "Elaborating entity \"mux_tle\" for hierarchy \"RegisterFile:inst5\|lpm_mux0:inst11\|LPM_MUX:LPM_MUX_component\|mux_tle:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataWriteMux DataWriteMux:inst11 " "Elaborating entity \"DataWriteMux\" for hierarchy \"DataWriteMux:inst11\"" {  } { { "MIPS_CPU_MULTI_CYCLE.bdf" "inst11" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 496 856 1000 576 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Write_Register_MUX Write_Register_MUX:inst27 " "Elaborating entity \"Write_Register_MUX\" for hierarchy \"Write_Register_MUX:inst27\"" {  } { { "MIPS_CPU_MULTI_CYCLE.bdf" "inst27" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 376 888 1032 472 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Write_Register_MUX:inst27\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"Write_Register_MUX:inst27\|LPM_MUX:LPM_MUX_component\"" {  } { { "Write_Register_MUX.vhd" "LPM_MUX_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Write_Register_MUX.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365852 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Write_Register_MUX:inst27\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"Write_Register_MUX:inst27\|LPM_MUX:LPM_MUX_component\"" {  } { { "Write_Register_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Write_Register_MUX.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713454365853 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Write_Register_MUX:inst27\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"Write_Register_MUX:inst27\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 3 " "Parameter \"LPM_SIZE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365853 ""}  } { { "Write_Register_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Write_Register_MUX.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713454365853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_54e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_54e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_54e " "Found entity 1: mux_54e" {  } { { "db/mux_54e.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/mux_54e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454365881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454365881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_54e Write_Register_MUX:inst27\|LPM_MUX:LPM_MUX_component\|mux_54e:auto_generated " "Elaborating entity \"mux_54e\" for hierarchy \"Write_Register_MUX:inst27\|LPM_MUX:LPM_MUX_component\|mux_54e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "number_seven number_seven:inst14 " "Elaborating entity \"number_seven\" for hierarchy \"number_seven:inst14\"" {  } { { "MIPS_CPU_MULTI_CYCLE.bdf" "inst14" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 96 416 528 144 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant number_seven:inst14\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"number_seven:inst14\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "number_seven.vhd" "LPM_CONSTANT_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/number_seven.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365885 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "number_seven:inst14\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"number_seven:inst14\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "number_seven.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/number_seven.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713454365885 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "number_seven:inst14\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"number_seven:inst14\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 7 " "Parameter \"lpm_cvalue\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365885 ""}  } { { "number_seven.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/number_seven.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713454365885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Operand2_MUX ALU_Operand2_MUX:inst17 " "Elaborating entity \"ALU_Operand2_MUX\" for hierarchy \"ALU_Operand2_MUX:inst17\"" {  } { { "MIPS_CPU_MULTI_CYCLE.bdf" "inst17" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 424 1592 1736 520 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX ALU_Operand2_MUX:inst17\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"ALU_Operand2_MUX:inst17\|LPM_MUX:LPM_MUX_component\"" {  } { { "ALU_Operand2_MUX.vhd" "LPM_MUX_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU_Operand2_MUX.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365888 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_Operand2_MUX:inst17\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"ALU_Operand2_MUX:inst17\|LPM_MUX:LPM_MUX_component\"" {  } { { "ALU_Operand2_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU_Operand2_MUX.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713454365889 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_Operand2_MUX:inst17\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"ALU_Operand2_MUX:inst17\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 3 " "Parameter \"LPM_SIZE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365889 ""}  } { { "ALU_Operand2_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU_Operand2_MUX.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713454365889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_a4e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_a4e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_a4e " "Found entity 1: mux_a4e" {  } { { "db/mux_a4e.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/mux_a4e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454365917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454365917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_a4e ALU_Operand2_MUX:inst17\|LPM_MUX:LPM_MUX_component\|mux_a4e:auto_generated " "Elaborating entity \"mux_a4e\" for hierarchy \"ALU_Operand2_MUX:inst17\|LPM_MUX:LPM_MUX_component\|mux_a4e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365917 ""}
{ "Warning" "WSGN_SEARCH_FILE" "number_one.vhd 2 1 " "Using design file number_one.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 number_one-SYN " "Found design unit 1: number_one-SYN" {  } { { "number_one.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/number_one.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454365923 ""} { "Info" "ISGN_ENTITY_NAME" "1 number_one " "Found entity 1: number_one" {  } { { "number_one.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/number_one.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454365923 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1713454365923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "number_one number_one:inst15 " "Elaborating entity \"number_one\" for hierarchy \"number_one:inst15\"" {  } { { "MIPS_CPU_MULTI_CYCLE.bdf" "inst15" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 160 416 528 208 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant number_one:inst15\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"number_one:inst15\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "number_one.vhd" "LPM_CONSTANT_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/number_one.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365925 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "number_one:inst15\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"number_one:inst15\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "number_one.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/number_one.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713454365925 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "number_one:inst15\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"number_one:inst15\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 1 " "Parameter \"lpm_cvalue\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365925 ""}  } { { "number_one.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/number_one.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713454365925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extender Extender:inst16 " "Elaborating entity \"Extender\" for hierarchy \"Extender:inst16\"" {  } { { "MIPS_CPU_MULTI_CYCLE.bdf" "inst16" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 504 1176 1416 600 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digit_extend_mux Extender:inst16\|digit_extend_mux:inst " "Elaborating entity \"digit_extend_mux\" for hierarchy \"Extender:inst16\|digit_extend_mux:inst\"" {  } { { "Extender.bdf" "inst" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Extender.bdf" { { 200 544 624 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Extender:inst16\|digit_extend_mux:inst\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"Extender:inst16\|digit_extend_mux:inst\|LPM_MUX:LPM_MUX_component\"" {  } { { "digit_extend_mux.vhd" "LPM_MUX_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/digit_extend_mux.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365928 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Extender:inst16\|digit_extend_mux:inst\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"Extender:inst16\|digit_extend_mux:inst\|LPM_MUX:LPM_MUX_component\"" {  } { { "digit_extend_mux.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/digit_extend_mux.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713454365929 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Extender:inst16\|digit_extend_mux:inst\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"Extender:inst16\|digit_extend_mux:inst\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365929 ""}  } { { "digit_extend_mux.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/digit_extend_mux.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713454365929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_14e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_14e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_14e " "Found entity 1: mux_14e" {  } { { "db/mux_14e.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/mux_14e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454365958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454365958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_14e Extender:inst16\|digit_extend_mux:inst\|LPM_MUX:LPM_MUX_component\|mux_14e:auto_generated " "Elaborating entity \"mux_14e\" for hierarchy \"Extender:inst16\|digit_extend_mux:inst\|LPM_MUX:LPM_MUX_component\|mux_14e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCSource_MUX PCSource_MUX:inst19 " "Elaborating entity \"PCSource_MUX\" for hierarchy \"PCSource_MUX:inst19\"" {  } { { "MIPS_CPU_MULTI_CYCLE.bdf" "inst19" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 208 2296 2440 320 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX PCSource_MUX:inst19\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"PCSource_MUX:inst19\|LPM_MUX:LPM_MUX_component\"" {  } { { "PCSource_MUX.vhd" "LPM_MUX_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/PCSource_MUX.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365962 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PCSource_MUX:inst19\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"PCSource_MUX:inst19\|LPM_MUX:LPM_MUX_component\"" {  } { { "PCSource_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/PCSource_MUX.vhd" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713454365963 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PCSource_MUX:inst19\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"PCSource_MUX:inst19\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365963 ""}  } { { "PCSource_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/PCSource_MUX.vhd" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713454365963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_b4e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_b4e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_b4e " "Found entity 1: mux_b4e" {  } { { "db/mux_b4e.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/mux_b4e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713454365993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713454365993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_b4e PCSource_MUX:inst19\|LPM_MUX:LPM_MUX_component\|mux_b4e:auto_generated " "Elaborating entity \"mux_b4e\" for hierarchy \"PCSource_MUX:inst19\|LPM_MUX:LPM_MUX_component\|mux_b4e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "number_zero number_zero:inst32 " "Elaborating entity \"number_zero\" for hierarchy \"number_zero:inst32\"" {  } { { "MIPS_CPU_MULTI_CYCLE.bdf" "inst32" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 224 416 528 272 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant number_zero:inst32\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"number_zero:inst32\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "number_zero.vhd" "LPM_CONSTANT_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/number_zero.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365996 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "number_zero:inst32\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"number_zero:inst32\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "number_zero.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/number_zero.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713454365997 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "number_zero:inst32\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"number_zero:inst32\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713454365997 ""}  } { { "number_zero.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/number_zero.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713454365997 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "ALU/lpm_clshift1.vhd" "LPM_CLSHIFT_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_clshift1.vhd" 78 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1713454366043 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[22\] " "Converted tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[22\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1713454366205 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[4\] " "Converted tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[4\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1713454366205 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[3\] " "Converted tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[3\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1713454366205 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[2\] " "Converted tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[2\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1713454366205 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[1\] " "Converted tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[1\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1713454366205 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[0\] " "Converted tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[0\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1713454366205 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1713454366205 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Write_Register_MUX:inst27\|lpm_mux:LPM_MUX_component\|mux_54e:auto_generated\|_~0 " "Found clock multiplexer Write_Register_MUX:inst27\|lpm_mux:LPM_MUX_component\|mux_54e:auto_generated\|_~0" {  } { { "lpm_mux.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1713454366238 "|MIPS_CPU_MULTI_CYCLE|Write_Register_MUX:inst27|lpm_mux:LPM_MUX_component|mux_54e:auto_generated|_~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Write_Register_MUX:inst27\|lpm_mux:LPM_MUX_component\|mux_54e:auto_generated\|_~1 " "Found clock multiplexer Write_Register_MUX:inst27\|lpm_mux:LPM_MUX_component\|mux_54e:auto_generated\|_~1" {  } { { "lpm_mux.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1713454366238 "|MIPS_CPU_MULTI_CYCLE|Write_Register_MUX:inst27|lpm_mux:LPM_MUX_component|mux_54e:auto_generated|_~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Write_Register_MUX:inst27\|lpm_mux:LPM_MUX_component\|mux_54e:auto_generated\|_~2 " "Found clock multiplexer Write_Register_MUX:inst27\|lpm_mux:LPM_MUX_component\|mux_54e:auto_generated\|_~2" {  } { { "lpm_mux.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1713454366238 "|MIPS_CPU_MULTI_CYCLE|Write_Register_MUX:inst27|lpm_mux:LPM_MUX_component|mux_54e:auto_generated|_~2"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1713454366238 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[10\] ALUSrcA " "Converted the fanout from the always-enabled tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[10\]\" to the node \"ALUSrcA\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1713454366461 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[18\] IRWrite " "Converted the fanout from the always-enabled tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[18\]\" to the node \"IRWrite\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1713454366461 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[19\] MemWrite " "Converted the fanout from the always-enabled tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[19\]\" to the node \"MemWrite\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1713454366461 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[20\] MemRead " "Converted the fanout from the always-enabled tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[20\]\" to the node \"MemRead\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1713454366461 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[21\] IorD " "Converted the fanout from the always-enabled tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[21\]\" to the node \"IorD\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1713454366461 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[7\] RegWrite " "Converted the fanout from the always-enabled tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[7\]\" to the node \"RegWrite\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1713454366461 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[17\] MemtoReg " "Converted the fanout from the always-enabled tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[17\]\" to the node \"MemtoReg\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1713454366461 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[6\] RegDst\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[6\]\" to the node \"RegDst\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1713454366461 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[5\] RegDst\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[5\]\" to the node \"RegDst\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1713454366461 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[9\] ALUSrcB\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[9\]\" to the node \"ALUSrcB\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1713454366461 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[8\] ALUSrcB\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[8\]\" to the node \"ALUSrcB\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1713454366461 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[14\] ALUOp\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[14\]\" to the node \"ALUOp\[3\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1713454366461 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[13\] ALUOp\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[13\]\" to the node \"ALUOp\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1713454366461 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[12\] ALUOp\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[12\]\" to the node \"ALUOp\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1713454366461 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[11\] ALUOp\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[11\]\" to the node \"ALUOp\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1713454366461 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[23\] PCWrite " "Converted the fanout from the always-enabled tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[23\]\" to the node \"PCWrite\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1713454366461 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[16\] PCSource\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[16\]\" to the node \"PCSource\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1713454366461 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[15\] PCSource\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[15\]\" to the node \"PCSource\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1713454366461 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[18\] Register_8bit_enable:inst22\|register_8bit:inst\|inst9 " "Converted the fanout from the always-enabled tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[18\]\" to the node \"Register_8bit_enable:inst22\|register_8bit:inst\|inst9\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1713454366461 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[20\] Memory:inst\|inst " "Converted the fanout from the always-enabled tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[20\]\" to the node \"Memory:inst\|inst\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1713454366461 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[23\] inst25 " "Converted the fanout from the always-enabled tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[23\]\" to the node \"inst25\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1713454366461 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1713454366461 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[10\] ALU_SRC_MUX:inst13\|lpm_mux:LPM_MUX_component\|mux_84e:auto_generated\|l1_w7_n0_mux_dataout " "Converted the fan-out from the tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[10\]\" to the node \"ALU_SRC_MUX:inst13\|lpm_mux:LPM_MUX_component\|mux_84e:auto_generated\|l1_w7_n0_mux_dataout\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1713454366461 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[19\] Memory:inst\|lpm_ram_dq:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_64g1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[19\]\" to the node \"Memory:inst\|lpm_ram_dq:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_64g1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1713454366461 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[21\] IorD_MUX:inst23\|lpm_mux:LPM_MUX_component\|mux_84e:auto_generated\|l1_w0_n0_mux_dataout " "Converted the fan-out from the tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[21\]\" to the node \"IorD_MUX:inst23\|lpm_mux:LPM_MUX_component\|mux_84e:auto_generated\|l1_w0_n0_mux_dataout\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1713454366461 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[7\] RegisterFile:inst5\|register_8bit:inst18\|inst9 " "Converted the fan-out from the tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[7\]\" to the node \"RegisterFile:inst5\|register_8bit:inst18\|inst9\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1713454366461 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[17\] DataWriteMux:inst11\|lpm_mux:LPM_MUX_component\|mux_84e:auto_generated\|l1_w7_n0_mux_dataout " "Converted the fan-out from the tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[17\]\" to the node \"DataWriteMux:inst11\|lpm_mux:LPM_MUX_component\|mux_84e:auto_generated\|l1_w7_n0_mux_dataout\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1713454366461 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[6\] Write_Register_MUX:inst27\|lpm_mux:LPM_MUX_component\|mux_54e:auto_generated\|result_node\[2\] " "Converted the fan-out from the tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[6\]\" to the node \"Write_Register_MUX:inst27\|lpm_mux:LPM_MUX_component\|mux_54e:auto_generated\|result_node\[2\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1713454366461 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[5\] Write_Register_MUX:inst27\|lpm_mux:LPM_MUX_component\|mux_54e:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[5\]\" to the node \"Write_Register_MUX:inst27\|lpm_mux:LPM_MUX_component\|mux_54e:auto_generated\|_\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1713454366461 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[9\] ALU_Operand2_MUX:inst17\|lpm_mux:LPM_MUX_component\|mux_a4e:auto_generated\|data2_wire\[7\] " "Converted the fan-out from the tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[9\]\" to the node \"ALU_Operand2_MUX:inst17\|lpm_mux:LPM_MUX_component\|mux_a4e:auto_generated\|data2_wire\[7\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1713454366461 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[8\] ALU_Operand2_MUX:inst17\|lpm_mux:LPM_MUX_component\|mux_a4e:auto_generated\|data0_wire\[7\] " "Converted the fan-out from the tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[8\]\" to the node \"ALU_Operand2_MUX:inst17\|lpm_mux:LPM_MUX_component\|mux_a4e:auto_generated\|data0_wire\[7\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1713454366461 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[14\] Practical3:inst8\|lpm_mux1:inst19\|lpm_mux:LPM_MUX_component\|mux_q8f:auto_generated\|l4_w0_n0_mux_dataout " "Converted the fan-out from the tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[14\]\" to the node \"Practical3:inst8\|lpm_mux1:inst19\|lpm_mux:LPM_MUX_component\|mux_q8f:auto_generated\|l4_w0_n0_mux_dataout\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1713454366461 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[13\] Practical3:inst8\|decode4_16_e:inst2\|lpm_decode:LPM_DECODE_component\|decode_ktf:auto_generated\|w_anode69w\[3\] " "Converted the fan-out from the tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[13\]\" to the node \"Practical3:inst8\|decode4_16_e:inst2\|lpm_decode:LPM_DECODE_component\|decode_ktf:auto_generated\|w_anode69w\[3\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1713454366461 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[12\] Practical3:inst8\|lpm_mux1:inst19\|lpm_mux:LPM_MUX_component\|mux_q8f:auto_generated\|l2_w0_n1_mux_dataout " "Converted the fan-out from the tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[12\]\" to the node \"Practical3:inst8\|lpm_mux1:inst19\|lpm_mux:LPM_MUX_component\|mux_q8f:auto_generated\|l2_w0_n1_mux_dataout\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1713454366461 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[11\] Practical3:inst8\|lpm_mux8:inst5\|lpm_mux:LPM_MUX_component\|mux_6ne:auto_generated\|l1_w0_n3_mux_dataout " "Converted the fan-out from the tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[11\]\" to the node \"Practical3:inst8\|lpm_mux8:inst5\|lpm_mux:LPM_MUX_component\|mux_6ne:auto_generated\|l1_w0_n3_mux_dataout\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1713454366461 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[16\] PCSource_MUX:inst19\|lpm_mux:LPM_MUX_component\|mux_b4e:auto_generated\|l2_w7_n0_mux_dataout " "Converted the fan-out from the tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[16\]\" to the node \"PCSource_MUX:inst19\|lpm_mux:LPM_MUX_component\|mux_b4e:auto_generated\|l2_w7_n0_mux_dataout\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1713454366461 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[15\] PCSource_MUX:inst19\|lpm_mux:LPM_MUX_component\|mux_b4e:auto_generated\|l2_w7_n0_mux_dataout " "Converted the fan-out from the tri-state buffer \"Control_Multi_Cycle:inst12\|lpm_rom:inst\|otri\[15\]\" to the node \"PCSource_MUX:inst19\|lpm_mux:LPM_MUX_component\|mux_b4e:auto_generated\|l2_w7_n0_mux_dataout\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1713454366461 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1713454366461 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1713454366724 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1713454367048 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713454367048 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "474 " "Implemented 474 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1713454367102 ""} { "Info" "ICUT_CUT_TM_OPINS" "107 " "Implemented 107 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1713454367102 ""} { "Info" "ICUT_CUT_TM_LCELLS" "326 " "Implemented 326 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1713454367102 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1713454367102 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1713454367102 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4815 " "Peak virtual memory: 4815 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1713454367131 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 18 19:02:47 2024 " "Processing ended: Thu Apr 18 19:02:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1713454367131 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1713454367131 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1713454367131 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1713454367131 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1713454368961 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1713454368962 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 19:02:47 2024 " "Processing started: Thu Apr 18 19:02:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1713454368962 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1713454368962 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Practical5 -c Practical5 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Practical5 -c Practical5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1713454368962 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1713454368993 ""}
{ "Info" "0" "" "Project  = Practical5" {  } {  } 0 0 "Project  = Practical5" 0 0 "Fitter" 0 0 1713454368993 ""}
{ "Info" "0" "" "Revision = Practical5" {  } {  } 0 0 "Revision = Practical5" 0 0 "Fitter" 0 0 1713454368993 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1713454369206 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Practical5 EP2AGX45CU17I3 " "Automatically selected device EP2AGX45CU17I3 for design Practical5" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1713454369275 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 100 " "High junction temperature operating condition is not set. Assuming a default value of '100'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1713454369301 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature -40 " "Low junction temperature operating condition is not set. Assuming a default value of '-40'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1713454369301 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1713454369387 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1713454369393 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX65CU17I3 " "Device EP2AGX65CU17I3 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1713454369559 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1713454369559 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ W12 " "Pin ~ALTERA_nCEO~ is reserved at location W12" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 1655 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1713454369561 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1713454369561 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1713454369562 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1713454369563 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "108 108 " "No exact pin location assignment(s) for 108 pins of 108 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUSrcA " "Pin ALUSrcA not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALUSrcA } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 144 1072 1248 160 "ALUSrcA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUSrcA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 293 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[15\] " "Pin Instruction\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Instruction[15] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 312 856 1035 328 "Instruction" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 195 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[14\] " "Pin Instruction\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Instruction[14] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 312 856 1035 328 "Instruction" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 196 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[13\] " "Pin Instruction\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Instruction[13] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 312 856 1035 328 "Instruction" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 197 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[12\] " "Pin Instruction\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Instruction[12] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 312 856 1035 328 "Instruction" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 198 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[11\] " "Pin Instruction\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Instruction[11] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 312 856 1035 328 "Instruction" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 199 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[10\] " "Pin Instruction\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Instruction[10] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 312 856 1035 328 "Instruction" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 200 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[9\] " "Pin Instruction\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Instruction[9] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 312 856 1035 328 "Instruction" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 201 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[8\] " "Pin Instruction\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Instruction[8] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 312 856 1035 328 "Instruction" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 202 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[7\] " "Pin Instruction\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Instruction[7] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 312 856 1035 328 "Instruction" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 203 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[6\] " "Pin Instruction\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Instruction[6] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 312 856 1035 328 "Instruction" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 204 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[5\] " "Pin Instruction\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Instruction[5] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 312 856 1035 328 "Instruction" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 205 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[4\] " "Pin Instruction\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Instruction[4] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 312 856 1035 328 "Instruction" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 206 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[3\] " "Pin Instruction\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Instruction[3] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 312 856 1035 328 "Instruction" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 207 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[2\] " "Pin Instruction\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Instruction[2] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 312 856 1035 328 "Instruction" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 208 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[1\] " "Pin Instruction\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Instruction[1] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 312 856 1035 328 "Instruction" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 209 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[0\] " "Pin Instruction\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Instruction[0] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 312 856 1035 328 "Instruction" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 210 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRWrite " "Pin IRWrite not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IRWrite } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 80 1080 1256 96 "IRWrite" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRWrite } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 295 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem\[15\] " "Pin Mem\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mem[15] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 296 592 768 312 "Mem" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 211 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem\[14\] " "Pin Mem\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mem[14] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 296 592 768 312 "Mem" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 212 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem\[13\] " "Pin Mem\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mem[13] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 296 592 768 312 "Mem" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 213 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem\[12\] " "Pin Mem\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mem[12] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 296 592 768 312 "Mem" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 214 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem\[11\] " "Pin Mem\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mem[11] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 296 592 768 312 "Mem" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 215 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem\[10\] " "Pin Mem\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mem[10] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 296 592 768 312 "Mem" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 216 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem\[9\] " "Pin Mem\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mem[9] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 296 592 768 312 "Mem" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 217 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem\[8\] " "Pin Mem\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mem[8] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 296 592 768 312 "Mem" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 218 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem\[7\] " "Pin Mem\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mem[7] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 296 592 768 312 "Mem" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 219 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem\[6\] " "Pin Mem\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mem[6] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 296 592 768 312 "Mem" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 220 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem\[5\] " "Pin Mem\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mem[5] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 296 592 768 312 "Mem" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 221 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem\[4\] " "Pin Mem\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mem[4] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 296 592 768 312 "Mem" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 222 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem\[3\] " "Pin Mem\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mem[3] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 296 592 768 312 "Mem" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 223 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem\[2\] " "Pin Mem\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mem[2] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 296 592 768 312 "Mem" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 224 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem\[1\] " "Pin Mem\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mem[1] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 296 592 768 312 "Mem" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 225 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem\[0\] " "Pin Mem\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mem[0] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 296 592 768 312 "Mem" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 226 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemWrite " "Pin MemWrite not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MemWrite } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 64 1064 1240 80 "MemWrite" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemWrite } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 296 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemRead " "Pin MemRead not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MemRead } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 48 1064 1240 64 "MemRead" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemRead } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 297 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IorD " "Pin IorD not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IorD } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 32 1064 1240 48 "IorD" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IorD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 298 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[7\] " "Pin PC\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC[7] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 504 64 240 520 "PC" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 227 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[6\] " "Pin PC\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC[6] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 504 64 240 520 "PC" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 228 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[5\] " "Pin PC\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC[5] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 504 64 240 520 "PC" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 229 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[4\] " "Pin PC\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC[4] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 504 64 240 520 "PC" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 230 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[3\] " "Pin PC\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC[3] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 504 64 240 520 "PC" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 231 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[2\] " "Pin PC\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC[2] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 504 64 240 520 "PC" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 232 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[1\] " "Pin PC\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC[1] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 504 64 240 520 "PC" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 233 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[0\] " "Pin PC\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC[0] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 504 64 240 520 "PC" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 234 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ZERO " "Pin ZERO not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ZERO } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 496 1992 2168 512 "ZERO" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ZERO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 299 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1\[7\] " "Pin Reg1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg1[7] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 224 1344 1520 240 "Reg1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 235 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1\[6\] " "Pin Reg1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg1[6] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 224 1344 1520 240 "Reg1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 236 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1\[5\] " "Pin Reg1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg1[5] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 224 1344 1520 240 "Reg1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 237 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1\[4\] " "Pin Reg1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg1[4] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 224 1344 1520 240 "Reg1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 238 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1\[3\] " "Pin Reg1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg1[3] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 224 1344 1520 240 "Reg1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 239 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1\[2\] " "Pin Reg1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg1[2] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 224 1344 1520 240 "Reg1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 240 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1\[1\] " "Pin Reg1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg1[1] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 224 1344 1520 240 "Reg1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 241 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1\[0\] " "Pin Reg1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg1[0] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 224 1344 1520 240 "Reg1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 242 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWrite " "Pin RegWrite not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RegWrite } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 176 1056 1232 192 "RegWrite" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWrite } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 300 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemtoReg " "Pin MemtoReg not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MemtoReg } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 96 1056 1232 112 "MemtoReg" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemtoReg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 301 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[7\] " "Pin ALU_OUT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALU_OUT[7] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 488 2296 2472 504 "ALU_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 243 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[6\] " "Pin ALU_OUT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALU_OUT[6] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 488 2296 2472 504 "ALU_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 244 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[5\] " "Pin ALU_OUT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALU_OUT[5] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 488 2296 2472 504 "ALU_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 245 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[4\] " "Pin ALU_OUT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALU_OUT[4] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 488 2296 2472 504 "ALU_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 246 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[3\] " "Pin ALU_OUT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALU_OUT[3] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 488 2296 2472 504 "ALU_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 247 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[2\] " "Pin ALU_OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALU_OUT[2] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 488 2296 2472 504 "ALU_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 248 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[1\] " "Pin ALU_OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALU_OUT[1] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 488 2296 2472 504 "ALU_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 249 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[0\] " "Pin ALU_OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALU_OUT[0] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 488 2296 2472 504 "ALU_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 250 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegDst\[1\] " "Pin RegDst\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RegDst[1] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 192 1064 1240 208 "RegDst" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegDst[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 251 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegDst\[0\] " "Pin RegDst\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RegDst[0] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 192 1064 1240 208 "RegDst" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegDst[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 252 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[7\] " "Pin WriteData\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { WriteData[7] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 520 216 392 536 "WriteData" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 253 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[6\] " "Pin WriteData\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { WriteData[6] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 520 216 392 536 "WriteData" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 254 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[5\] " "Pin WriteData\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { WriteData[5] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 520 216 392 536 "WriteData" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 255 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[4\] " "Pin WriteData\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { WriteData[4] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 520 216 392 536 "WriteData" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 256 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[3\] " "Pin WriteData\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { WriteData[3] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 520 216 392 536 "WriteData" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 257 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[2\] " "Pin WriteData\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { WriteData[2] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 520 216 392 536 "WriteData" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 258 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[1\] " "Pin WriteData\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { WriteData[1] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 520 216 392 536 "WriteData" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 259 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[0\] " "Pin WriteData\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { WriteData[0] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 520 216 392 536 "WriteData" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 260 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUSrcB\[1\] " "Pin ALUSrcB\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALUSrcB[1] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 160 1064 1240 176 "ALUSrcB" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUSrcB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 261 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUSrcB\[0\] " "Pin ALUSrcB\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALUSrcB[0] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 160 1064 1240 176 "ALUSrcB" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUSrcB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 262 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOp\[3\] " "Pin ALUOp\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALUOp[3] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 128 1072 1248 144 "ALUOp" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOp[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 263 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOp\[2\] " "Pin ALUOp\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALUOp[2] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 128 1072 1248 144 "ALUOp" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOp[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 264 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOp\[1\] " "Pin ALUOp\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALUOp[1] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 128 1072 1248 144 "ALUOp" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOp[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 265 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOp\[0\] " "Pin ALUOp\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALUOp[0] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 128 1072 1248 144 "ALUOp" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOp[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 266 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCWrite " "Pin PCWrite not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PCWrite } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 8 1400 1576 24 "PCWrite" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCWrite } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 302 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCSource\[1\] " "Pin PCSource\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PCSource[1] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 112 1056 1232 128 "PCSource" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCSource[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 267 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCSource\[0\] " "Pin PCSource\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PCSource[0] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 112 1056 1232 128 "PCSource" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCSource[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 268 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[7\] " "Pin A\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { A[7] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 288 1744 1920 304 "A" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 269 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[6\] " "Pin A\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { A[6] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 288 1744 1920 304 "A" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 270 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[5\] " "Pin A\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { A[5] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 288 1744 1920 304 "A" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 271 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[4\] " "Pin A\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { A[4] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 288 1744 1920 304 "A" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 272 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[3\] " "Pin A\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { A[3] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 288 1744 1920 304 "A" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 273 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[2\] " "Pin A\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { A[2] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 288 1744 1920 304 "A" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 274 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[1\] " "Pin A\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { A[1] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 288 1744 1920 304 "A" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 275 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[0\] " "Pin A\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { A[0] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 288 1744 1920 304 "A" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 276 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[7\] " "Pin B\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { B[7] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 480 1816 1992 496 "B" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 277 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[6\] " "Pin B\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { B[6] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 480 1816 1992 496 "B" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 278 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[5\] " "Pin B\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { B[5] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 480 1816 1992 496 "B" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 279 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[4\] " "Pin B\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { B[4] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 480 1816 1992 496 "B" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 280 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[3\] " "Pin B\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { B[3] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 480 1816 1992 496 "B" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 281 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[2\] " "Pin B\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { B[2] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 480 1816 1992 496 "B" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 282 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[1\] " "Pin B\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { B[1] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 480 1816 1992 496 "B" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 283 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[0\] " "Pin B\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { B[0] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 480 1816 1992 496 "B" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 284 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2\[7\] " "Pin Reg2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg2[7] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 488 1312 1488 504 "Reg2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 285 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2\[6\] " "Pin Reg2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg2[6] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 488 1312 1488 504 "Reg2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 286 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2\[5\] " "Pin Reg2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg2[5] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 488 1312 1488 504 "Reg2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 287 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2\[4\] " "Pin Reg2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg2[4] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 488 1312 1488 504 "Reg2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 288 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2\[3\] " "Pin Reg2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg2[3] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 488 1312 1488 504 "Reg2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 289 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2\[2\] " "Pin Reg2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg2[2] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 488 1312 1488 504 "Reg2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 290 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2\[1\] " "Pin Reg2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg2[1] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 488 1312 1488 504 "Reg2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 291 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2\[0\] " "Pin Reg2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg2[0] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 488 1312 1488 504 "Reg2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 292 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK " "Pin CLOCK not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { CLOCK } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 640 -48 120 656 "CLOCK" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 294 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713454369840 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1713454369840 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Practical5.sdc " "Synopsys Design Constraints File file not found: 'Practical5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1713454370400 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1713454370401 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1713454370404 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1713454370405 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1713454370406 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK~input (placed in PIN T10 (CLK6, DIFFCLK_0p)) " "Automatically promoted node CLOCK~input (placed in PIN T10 (CLK6, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1713454370454 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_t961:auto_generated\|ram_block1a5 " "Destination node Control_Multi_Cycle:inst12\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_t961:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_t961.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/altsyncram_t961.tdf" 145 2 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Control_Multi_Cycle:inst12|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_t961:auto_generated|q_a[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 531 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713454370454 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_t961:auto_generated\|ram_block1a6 " "Destination node Control_Multi_Cycle:inst12\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_t961:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_t961.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/altsyncram_t961.tdf" 167 2 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Control_Multi_Cycle:inst12|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_t961:auto_generated|q_a[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 532 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713454370454 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_t961:auto_generated\|ram_block1a7 " "Destination node Control_Multi_Cycle:inst12\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_t961:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_t961.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/altsyncram_t961.tdf" 189 2 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Control_Multi_Cycle:inst12|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_t961:auto_generated|q_a[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 533 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713454370454 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_t961:auto_generated\|ram_block1a18 " "Destination node Control_Multi_Cycle:inst12\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_t961:auto_generated\|ram_block1a18" {  } { { "db/altsyncram_t961.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/altsyncram_t961.tdf" 431 2 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Control_Multi_Cycle:inst12|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_t961:auto_generated|q_a[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 544 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713454370454 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_t961:auto_generated\|ram_block1a20 " "Destination node Control_Multi_Cycle:inst12\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_t961:auto_generated\|ram_block1a20" {  } { { "db/altsyncram_t961.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/altsyncram_t961.tdf" 475 2 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Control_Multi_Cycle:inst12|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_t961:auto_generated|q_a[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 546 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713454370454 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_t961:auto_generated\|ram_block1a22 " "Destination node Control_Multi_Cycle:inst12\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_t961:auto_generated\|ram_block1a22" {  } { { "db/altsyncram_t961.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/altsyncram_t961.tdf" 519 2 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Control_Multi_Cycle:inst12|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_t961:auto_generated|q_a[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 548 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713454370454 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_t961:auto_generated\|ram_block1a23 " "Destination node Control_Multi_Cycle:inst12\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_t961:auto_generated\|ram_block1a23" {  } { { "db/altsyncram_t961.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/altsyncram_t961.tdf" 541 2 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Control_Multi_Cycle:inst12|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_t961:auto_generated|q_a[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 549 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713454370454 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Practical3:inst8\|lpm_mux8:inst5\|lpm_mux:LPM_MUX_component\|mux_6ne:auto_generated\|external_reg\[0\] " "Destination node Practical3:inst8\|lpm_mux8:inst5\|lpm_mux:LPM_MUX_component\|mux_6ne:auto_generated\|external_reg\[0\]" {  } { { "db/mux_6ne.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/mux_6ne.tdf" 30 14 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Practical3:inst8|lpm_mux8:inst5|lpm_mux:LPM_MUX_component|mux_6ne:auto_generated|external_reg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 381 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713454370454 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Register_8bit_enable:inst22\|register_8bit:inst\|inst9 " "Destination node Register_8bit_enable:inst22\|register_8bit:inst\|inst9" {  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register_8bit_enable:inst22|register_8bit:inst|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 514 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713454370454 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory:inst\|inst " "Destination node Memory:inst\|inst" {  } { { "Memory_RegisterFile/Memory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/Memory.bdf" { { 320 480 544 368 "inst" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Memory:inst|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 512 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713454370454 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1713454370454 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1713454370454 ""}  } { { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 640 -48 120 656 "CLOCK" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 1652 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713454370454 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Memory:inst\|inst  " "Automatically promoted node Memory:inst\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1713454370455 ""}  } { { "Memory_RegisterFile/Memory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/Memory.bdf" { { 320 480 544 368 "inst" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Memory:inst|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 512 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713454370455 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register_8bit:inst2\|inst9  " "Automatically promoted node register_8bit:inst2\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1713454370455 ""}  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_8bit:inst2|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 743 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713454370455 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegisterFile:inst5\|register_8bit:inst12\|inst9  " "Automatically promoted node RegisterFile:inst5\|register_8bit:inst12\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1713454370455 ""}  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterFile:inst5|register_8bit:inst12|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 670 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713454370455 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegisterFile:inst5\|register_8bit:inst13\|inst9  " "Automatically promoted node RegisterFile:inst5\|register_8bit:inst13\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1713454370455 ""}  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterFile:inst5|register_8bit:inst13|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 661 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713454370455 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegisterFile:inst5\|register_8bit:inst14\|inst9  " "Automatically promoted node RegisterFile:inst5\|register_8bit:inst14\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1713454370456 ""}  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterFile:inst5|register_8bit:inst14|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 652 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713454370456 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegisterFile:inst5\|register_8bit:inst15\|inst9  " "Automatically promoted node RegisterFile:inst5\|register_8bit:inst15\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1713454370456 ""}  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterFile:inst5|register_8bit:inst15|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 688 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713454370456 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegisterFile:inst5\|register_8bit:inst16\|inst9  " "Automatically promoted node RegisterFile:inst5\|register_8bit:inst16\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1713454370456 ""}  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterFile:inst5|register_8bit:inst16|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 643 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713454370456 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegisterFile:inst5\|register_8bit:inst17\|inst9  " "Automatically promoted node RegisterFile:inst5\|register_8bit:inst17\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1713454370456 ""}  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterFile:inst5|register_8bit:inst17|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 634 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713454370456 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegisterFile:inst5\|register_8bit:inst18\|inst9  " "Automatically promoted node RegisterFile:inst5\|register_8bit:inst18\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1713454370456 ""}  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterFile:inst5|register_8bit:inst18|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 625 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713454370456 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegisterFile:inst5\|register_8bit:inst\|inst9  " "Automatically promoted node RegisterFile:inst5\|register_8bit:inst\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1713454370456 ""}  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterFile:inst5|register_8bit:inst|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 679 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713454370456 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Register_8bit_enable:inst22\|register_8bit:inst\|inst9  " "Automatically promoted node Register_8bit_enable:inst22\|register_8bit:inst\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1713454370456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Register_8bit_enable:inst22\|register_8bit:inst\|inst7 " "Destination node Register_8bit_enable:inst22\|register_8bit:inst\|inst7" {  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/register_8bit.bdf" { { 888 848 912 968 "inst7" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register_8bit_enable:inst22|register_8bit:inst|inst7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 518 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713454370456 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1713454370456 ""}  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register_8bit_enable:inst22|register_8bit:inst|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 514 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713454370456 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Register_8bit_enable:inst22\|register_8bit:inst1\|inst9  " "Automatically promoted node Register_8bit_enable:inst22\|register_8bit:inst1\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1713454370456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Register_8bit_enable:inst22\|register_8bit:inst1\|inst1 " "Destination node Register_8bit_enable:inst22\|register_8bit:inst1\|inst1" {  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/register_8bit.bdf" { { 296 848 912 376 "inst1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register_8bit_enable:inst22|register_8bit:inst1|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 751 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713454370456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Register_8bit_enable:inst22\|register_8bit:inst1\|inst3 " "Destination node Register_8bit_enable:inst22\|register_8bit:inst1\|inst3" {  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/register_8bit.bdf" { { 488 848 912 568 "inst3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register_8bit_enable:inst22|register_8bit:inst1|inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 753 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713454370456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Register_8bit_enable:inst22\|register_8bit:inst1\|inst " "Destination node Register_8bit_enable:inst22\|register_8bit:inst1\|inst" {  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/register_8bit.bdf" { { 192 848 912 272 "inst" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register_8bit_enable:inst22|register_8bit:inst1|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 757 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713454370456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Register_8bit_enable:inst22\|register_8bit:inst1\|inst2 " "Destination node Register_8bit_enable:inst22\|register_8bit:inst1\|inst2" {  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/register_8bit.bdf" { { 392 848 912 472 "inst2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register_8bit_enable:inst22|register_8bit:inst1|inst2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 758 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713454370456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Register_8bit_enable:inst22\|register_8bit:inst1\|inst4 " "Destination node Register_8bit_enable:inst22\|register_8bit:inst1\|inst4" {  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/register_8bit.bdf" { { 592 848 912 672 "inst4" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register_8bit_enable:inst22|register_8bit:inst1|inst4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 759 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713454370456 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1713454370456 ""}  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register_8bit_enable:inst22|register_8bit:inst1|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 752 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713454370456 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1713454371019 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1713454371019 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1713454371020 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1713454371021 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1713454371021 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1713454371022 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1713454371022 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1713454371023 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1713454371038 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1713454371039 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1713454371039 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "107 unused 2.5V 0 107 0 " "Number of I/O pins in group: 107 (unused VREF, 2.5V VCCIO, 0 input, 107 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1713454371042 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1713454371042 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1713454371042 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1713454371043 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1713454371043 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3C does not use undetermined 0 0 " "I/O bank number 3C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1713454371043 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 19 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1713454371043 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4A does not use undetermined 0 36 " "I/O bank number 4A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1713454371043 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5A does not use undetermined 0 16 " "I/O bank number 5A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1713454371043 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6A does not use undetermined 0 16 " "I/O bank number 6A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1713454371043 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7A does not use undetermined 0 36 " "I/O bank number 7A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1713454371043 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 20 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1713454371043 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8C does not use undetermined 0 0 " "I/O bank number 8C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1713454371043 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1713454371043 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1713454371043 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713454371082 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1713454372486 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713454372588 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1713454372595 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1713454376159 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713454376159 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1713454376735 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X24_Y22 X35_Y33 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X24_Y22 to location X35_Y33" {  } { { "loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X24_Y22 to location X35_Y33"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X24_Y22 to location X35_Y33"} 24 22 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1713454377947 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1713454377947 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713454379025 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1713454379026 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1713454379026 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.75 " "Total time spent on timing analysis during the Fitter is 0.75 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1713454379610 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1713454379639 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1713454380039 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1713454380064 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1713454380441 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713454381080 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/output_files/Practical5.fit.smsg " "Generated suppressed messages file D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/output_files/Practical5.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1713454381434 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6199 " "Peak virtual memory: 6199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1713454381686 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 18 19:03:01 2024 " "Processing ended: Thu Apr 18 19:03:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1713454381686 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1713454381686 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1713454381686 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1713454381686 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1713454383508 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1713454383508 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 19:03:02 2024 " "Processing started: Thu Apr 18 19:03:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1713454383508 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1713454383508 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Practical5 -c Practical5 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Practical5 -c Practical5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1713454383508 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1713454384895 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1713454384954 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1713454385906 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 18 19:03:05 2024 " "Processing ended: Thu Apr 18 19:03:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1713454385906 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1713454385906 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1713454385906 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1713454385906 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1713454386548 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1713454387903 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1713454387904 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 19:03:06 2024 " "Processing started: Thu Apr 18 19:03:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1713454387904 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1713454387904 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Practical5 -c Practical5 " "Command: quartus_sta Practical5 -c Practical5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1713454387904 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1713454387938 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1713454388195 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 100 " "High junction temperature operating condition is not set. Assuming a default value of '100'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1713454388223 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature -40 " "Low junction temperature operating condition is not set. Assuming a default value of '-40'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1713454388223 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Practical5.sdc " "Synopsys Design Constraints File file not found: 'Practical5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1713454388698 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1713454388698 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK CLOCK " "create_clock -period 1.000 -name CLOCK CLOCK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1713454388700 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1713454388700 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1713454388823 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1713454388824 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1713454388826 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 100C Model" {  } {  } 0 0 "Analyzing Slow 900mV 100C Model" 0 0 "Quartus II" 0 0 1713454388834 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1713454388852 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1713454388852 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.449 " "Worst-case setup slack is -5.449" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713454388853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713454388853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.449            -318.124 CLOCK  " "   -5.449            -318.124 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713454388853 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1713454388853 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.270 " "Worst-case hold slack is -1.270" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713454388855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713454388855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.270             -20.320 CLOCK  " "   -1.270             -20.320 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713454388855 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1713454388855 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1713454388857 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1713454388858 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.846 " "Worst-case minimum pulse width slack is -2.846" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713454388859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713454388859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.846            -399.884 CLOCK  " "   -2.846            -399.884 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713454388859 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1713454388859 ""}
{ "Info" "0" "" "Analyzing Slow 900mV -40C Model" {  } {  } 0 0 "Analyzing Slow 900mV -40C Model" 0 0 "Quartus II" 0 0 1713454388875 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1713454388901 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1713454389341 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1713454389389 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1713454389394 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1713454389394 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.113 " "Worst-case setup slack is -5.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713454389398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713454389398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.113            -299.714 CLOCK  " "   -5.113            -299.714 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713454389398 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1713454389398 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.148 " "Worst-case hold slack is -1.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713454389401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713454389401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.148             -18.368 CLOCK  " "   -1.148             -18.368 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713454389401 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1713454389401 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1713454389407 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1713454389409 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.846 " "Worst-case minimum pulse width slack is -2.846" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713454389414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713454389414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.846            -400.643 CLOCK  " "   -2.846            -400.643 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713454389414 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1713454389414 ""}
{ "Info" "0" "" "Analyzing Fast 900mV -40C Model" {  } {  } 0 0 "Analyzing Fast 900mV -40C Model" 0 0 "Quartus II" 0 0 1713454389430 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1713454389724 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1713454389726 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1713454389726 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.397 " "Worst-case setup slack is -2.397" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713454389729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713454389729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.397            -115.022 CLOCK  " "   -2.397            -115.022 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713454389729 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1713454389729 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.104 " "Worst-case hold slack is -0.104" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713454389736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713454389736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.104              -1.669 CLOCK  " "   -0.104              -1.669 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713454389736 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1713454389736 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1713454389738 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1713454389743 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.846 " "Worst-case minimum pulse width slack is -2.846" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713454389762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713454389762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.846            -211.596 CLOCK  " "   -2.846            -211.596 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713454389762 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1713454389762 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 100 " "High junction temperature operating condition is not set. Assuming a default value of '100'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1713454390463 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature -40 " "Low junction temperature operating condition is not set. Assuming a default value of '-40'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1713454390464 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1713454390758 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1713454390764 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1713454390764 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4934 " "Peak virtual memory: 4934 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1713454390847 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 18 19:03:10 2024 " "Processing ended: Thu Apr 18 19:03:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1713454390847 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1713454390847 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1713454390847 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1713454390847 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1713454392708 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1713454392709 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 19:03:11 2024 " "Processing started: Thu Apr 18 19:03:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1713454392709 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1713454392709 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Practical5 -c Practical5 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Practical5 -c Practical5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1713454392709 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Practical5.vo D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/simulation/qsim// simulation " "Generated file Practical5.vo in folder \"D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1713454393151 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4639 " "Peak virtual memory: 4639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1713454393180 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 18 19:03:13 2024 " "Processing ended: Thu Apr 18 19:03:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1713454393180 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1713454393180 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1713454393180 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1713454393180 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 78 s " "Quartus II Full Compilation was successful. 0 errors, 78 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1713454393762 ""}
