Running: E:\XILINX\14.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/XILINX/project/MulCPU/CPU_test_isim_beh.exe -prj E:/XILINX/project/MulCPU/CPU_test_beh.prj work.CPU_test work.glbl 
ISim P.49d (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
WARNING:Simulator:1010 - One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
Analyzing Verilog file "E:/XILINX/project/MulCPU/DRegister.v" into library work
Analyzing Verilog file "E:/XILINX/project/MulCPU/CPUState.v" into library work
Analyzing Verilog file "E:/XILINX/project/MulCPU/CPUFunc.v" into library work
Analyzing Verilog file "E:/XILINX/project/MulCPU/SeleteWriReg.v" into library work
Analyzing Verilog file "E:/XILINX/project/MulCPU/seletePC.v" into library work
Analyzing Verilog file "E:/XILINX/project/MulCPU/RegisterFile.v" into library work
Analyzing Verilog file "E:/XILINX/project/MulCPU/PCAdd.v" into library work
Analyzing Verilog file "E:/XILINX/project/MulCPU/PC.v" into library work
Analyzing Verilog file "E:/XILINX/project/MulCPU/MidRegister.v" into library work
Analyzing Verilog file "E:/XILINX/project/MulCPU/JPC.v" into library work
Analyzing Verilog file "E:/XILINX/project/MulCPU/IRmemory.v" into library work
Analyzing Verilog file "E:/XILINX/project/MulCPU/IRegister.v" into library work
Analyzing Verilog file "E:/XILINX/project/MulCPU/Extend.v" into library work
WARNING:HDLCompiler:327 - "E:/XILINX/project/MulCPU/Extend.v" Line 28: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "E:/XILINX/project/MulCPU/Extend.v" Line 29: Concatenation with unsized literal; will interpret as 32 bits
Analyzing Verilog file "E:/XILINX/project/MulCPU/DataMemory.v" into library work
Analyzing Verilog file "E:/XILINX/project/MulCPU/CU.v" into library work
Analyzing Verilog file "E:/XILINX/project/MulCPU/ALUM2DR.v" into library work
Analyzing Verilog file "E:/XILINX/project/MulCPU/ALU.v" into library work
Analyzing Verilog file "E:/XILINX/project/MulCPU/CPU.v" into library work
Analyzing Verilog file "E:/XILINX/project/MulCPU/CPU_test.v" into library work
Analyzing Verilog file "E:/XILINX/14.4/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:327 - "E:/XILINX/project/MulCPU/Extend.v" Line 28: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "E:/XILINX/project/MulCPU/Extend.v" Line 29: Concatenation with unsized literal; will interpret as 32 bits
Completed static elaboration
Compiling module DRegister
Compiling module CPUState
Compiling module CPUFunc
Compiling module CU
Compiling module PC
Compiling module PCAdd
Compiling module IRmemory
Compiling module IRegister
Compiling module JPC
Compiling module Extend
Compiling module SeleteWriReg
Compiling module RegisterFile
Compiling module MidRegister
Compiling module ALU
Compiling module DataMemory
Compiling module ALUM2DR
Compiling module seletePC
Compiling module CPU
Compiling module CPU_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 8 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: 系统找不到指定的路径。, "isim\CPU_test_isim_beh.exe.sim\libPortability.dll".
Compiled 20 Verilog Units
Built simulation executable E:/XILINX/project/MulCPU/CPU_test_isim_beh.exe
Fuse Memory Usage: 28828 KB
Fuse CPU Usage: 734 ms
