

================================================================
== Vitis HLS Report for 'initializeArrays'
================================================================
* Date:           Sat Aug  3 00:46:35 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.129 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     2638|     2638|  7.914 us|  7.914 us|  2638|  2638|     none|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                        Loop Name                        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- initArraysSPloop1_initArraysSPloop2_initArraysSPloop3  |     2561|     2561|         3|          1|          1|  2560|       yes|
        |- initArraysPPloop1_initArraysPPloop3_initArraysPPloop4  |       73|       73|         3|          1|          1|    72|       yes|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      404|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      225|    -|
|Register             |        -|     -|      118|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      118|      629|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln597_1_fu_256_p2     |         +|   0|  0|  19|          12|           1|
    |add_ln597_fu_268_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln601_1_fu_348_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln601_fu_314_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln607_fu_342_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln612_1_fu_381_p2     |         +|   0|  0|  19|           8|           8|
    |add_ln612_2_fu_398_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln612_fu_372_p2       |         +|   0|  0|  19|           8|           8|
    |add_ln618_1_fu_408_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln618_fu_440_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln622_1_fu_426_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln622_fu_515_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln628_1_fu_608_p2     |         +|   0|  0|  12|           5|           1|
    |add_ln628_fu_569_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln634_fu_602_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln639_1_fu_630_p2     |         +|   0|  0|  13|           6|           6|
    |add_ln639_2_fu_647_p2     |         +|   0|  0|  14|           7|           7|
    |add_ln639_fu_546_p2       |         +|   0|  0|  13|           6|           6|
    |sub_ln639_fu_476_p2       |         -|   0|  0|  12|           5|           5|
    |and_ln597_fu_308_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln618_1_fu_509_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln618_fu_497_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln622_fu_563_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln597_fu_262_p2      |      icmp|   0|  0|  12|          12|          12|
    |icmp_ln601_fu_274_p2      |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln607_fu_302_p2      |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln618_fu_414_p2      |      icmp|   0|  0|  10|           7|           7|
    |icmp_ln622_fu_420_p2      |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln628_fu_503_p2      |      icmp|   0|  0|   9|           5|           4|
    |icmp_ln634_fu_491_p2      |      icmp|   0|  0|   8|           2|           3|
    |or_ln601_fu_320_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln622_1_fu_558_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln622_fu_521_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln628_1_fu_581_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln628_fu_575_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln597_1_fu_288_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln597_fu_280_p3    |    select|   0|  0|   3|           1|           1|
    |select_ln601_1_fu_334_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln601_2_fu_354_p3  |    select|   0|  0|   8|           1|           1|
    |select_ln601_fu_326_p3    |    select|   0|  0|   5|           1|           1|
    |select_ln618_1_fu_453_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln618_fu_446_p3    |    select|   0|  0|   2|           1|           1|
    |select_ln622_1_fu_534_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln622_2_fu_432_p3  |    select|   0|  0|   6|           1|           1|
    |select_ln622_fu_526_p3    |    select|   0|  0|   3|           1|           1|
    |select_ln628_1_fu_594_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln628_2_fu_614_p3  |    select|   0|  0|   5|           1|           1|
    |select_ln628_fu_586_p3    |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1             |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1   |       xor|   0|  0|   2|           2|           1|
    |xor_ln597_fu_296_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln618_fu_486_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln622_fu_552_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 404|         187|         152|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |a_1_reg_201                   |   9|          2|    2|          4|
    |a_reg_135                     |   9|          2|    6|         12|
    |ap_NS_fsm                     |  31|          6|    1|          6|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2       |  14|          3|    1|          3|
    |ap_phi_mux_a_1_phi_fu_205_p4  |   9|          2|    2|          4|
    |ap_phi_mux_a_phi_fu_139_p4    |   9|          2|    6|         12|
    |ap_phi_mux_b_3_phi_fu_216_p4  |   9|          2|    2|          4|
    |ap_phi_mux_b_phi_fu_161_p4    |   9|          2|    3|          6|
    |ap_phi_mux_c_3_phi_fu_238_p4  |   9|          2|    3|          6|
    |b_3_reg_212                   |   9|          2|    2|          4|
    |b_reg_157                     |   9|          2|    3|          6|
    |c_3_reg_234                   |   9|          2|    3|          6|
    |c_reg_168                     |   9|          2|    5|         10|
    |d_reg_245                     |   9|          2|    2|          4|
    |indvar_flatten13_reg_124      |   9|          2|   12|         24|
    |indvar_flatten21_reg_223      |   9|          2|    5|         10|
    |indvar_flatten35_reg_190      |   9|          2|    6|         12|
    |indvar_flatten59_reg_179      |   9|          2|    7|         14|
    |indvar_flatten_reg_146        |   9|          2|    8|         16|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 225|         49|   82|        169|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |a_1_reg_201                       |   2|   0|    2|          0|
    |a_reg_135                         |   6|   0|    6|          0|
    |add_ln612_2_reg_695               |  12|   0|   12|          0|
    |add_ln639_reg_734                 |   6|   0|    6|          0|
    |ap_CS_fsm                         |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2           |   1|   0|    1|          0|
    |b_3_reg_212                       |   2|   0|    2|          0|
    |b_reg_157                         |   3|   0|    3|          0|
    |c_3_reg_234                       |   3|   0|    3|          0|
    |c_reg_168                         |   5|   0|    5|          0|
    |d_reg_245                         |   2|   0|    2|          0|
    |icmp_ln597_reg_663                |   1|   0|    1|          0|
    |icmp_ln597_reg_663_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln618_reg_705                |   1|   0|    1|          0|
    |icmp_ln618_reg_705_pp1_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln622_reg_709                |   1|   0|    1|          0|
    |indvar_flatten13_reg_124          |  12|   0|   12|          0|
    |indvar_flatten21_reg_223          |   5|   0|    5|          0|
    |indvar_flatten35_reg_190          |   6|   0|    6|          0|
    |indvar_flatten59_reg_179          |   7|   0|    7|          0|
    |indvar_flatten_reg_146            |   8|   0|    8|          0|
    |select_ln597_1_reg_667            |   6|   0|    6|          0|
    |select_ln601_1_reg_679            |   3|   0|    3|          0|
    |select_ln601_reg_674              |   5|   0|    5|          0|
    |select_ln618_1_reg_724            |   2|   0|    2|          0|
    |select_ln622_1_reg_729            |   2|   0|    2|          0|
    |select_ln628_1_reg_744            |   3|   0|    3|          0|
    |select_ln628_reg_739              |   2|   0|    2|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 118|   0|  118|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+---------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|     initializeArrays|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|     initializeArrays|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|     initializeArrays|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|     initializeArrays|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|     initializeArrays|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|     initializeArrays|  return value|
|patches_superpoints_address0  |  out|   12|   ap_memory|  patches_superpoints|         array|
|patches_superpoints_ce0       |  out|    1|   ap_memory|  patches_superpoints|         array|
|patches_superpoints_we0       |  out|    1|   ap_memory|  patches_superpoints|         array|
|patches_superpoints_d0        |  out|   64|   ap_memory|  patches_superpoints|         array|
|patches_parameters_address0   |  out|    7|   ap_memory|   patches_parameters|         array|
|patches_parameters_ce0        |  out|    1|   ap_memory|   patches_parameters|         array|
|patches_parameters_we0        |  out|    1|   ap_memory|   patches_parameters|         array|
|patches_parameters_d0         |  out|   32|   ap_memory|   patches_parameters|         array|
+------------------------------+-----+-----+------------+---------------------+--------------+

