# Compile of div_tb.sv was successful.
# Compile of div.sv was successful.
# Compile of sqrt.sv was successful.
# Compile of sqrt_tb.sv was successful.
# Compile of norm.sv was successful.
# Compile of norm_tb.sv was successful.
# Compile of draw.sv failed with 1 errors.
# Compile of bram_sdp.sv was successful.
# Compile of comb_ckt_generator.sv was successful.
# 9 compiles, 1 failed with 1 error.
# Compile of div_tb.sv was successful.
# Compile of div.sv was successful.
# Compile of sqrt.sv was successful.
# Compile of sqrt_tb.sv was successful.
# Compile of norm.sv was successful.
# Compile of norm_tb.sv was successful.
# Compile of draw.sv was successful.
# Compile of bram_sdp.sv was successful.
# Compile of comb_ckt_generator.sv was successful.
# 9 compiles, 0 failed with no errors.
# Compile of div_tb.sv was successful.
# Compile of div.sv was successful.
# Compile of sqrt.sv was successful.
# Compile of sqrt_tb.sv was successful.
# Compile of norm.sv was successful.
# Compile of norm_tb.sv was successful.
# Compile of draw.sv was successful.
# Compile of bram_sdp.sv was successful.
# Compile of comb_ckt_generator.sv was successful.
# Compile of fluid_simulation.sv was successful.
# Compile of pll.v was successful.
# Compile of vga_controller.sv was successful.
# 12 compiles, 0 failed with no errors.
# Compile of div_tb.sv was successful.
# Compile of div.sv was successful.
# Compile of sqrt.sv was successful.
# Compile of sqrt_tb.sv was successful.
# Compile of norm.sv was successful.
# Compile of norm_tb.sv was successful.
# Compile of draw.sv was successful.
# Compile of bram_sdp.sv was successful.
# Compile of comb_ckt_generator.sv was successful.
# Compile of fluid_simulation.sv was successful.
# Compile of pll.v was successful.
# Compile of vga_controller.sv was successful.
# Compile of draw_tb.sv was successful.
# 13 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.draw_tb
# vsim -voptargs="+acc" work.draw_tb 
# Start time: 14:50:18 on Dec 30,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/ip/pll.v(54): Module 'altpll' is not defined.
#  For instance 'altpll_component' at path 'draw_tb.uut.vgapll_inst'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 14:50:20 on Dec 30,2024, Elapsed time: 0:00:02
# Errors: 1, Warnings: 10
vsim -voptargs=+acc work.draw_tb
# vsim -voptargs="+acc" work.draw_tb 
# Start time: 14:50:44 on Dec 30,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/ip/pll.v(54): Module 'altpll' is not defined.
#  For instance 'altpll_component' at path 'draw_tb.uut.vgapll_inst'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 14:50:45 on Dec 30,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
