-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
-- Version: 2022.2.2
-- Copyright (C) Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ms_mergesort is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    a_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    a_ce0 : OUT STD_LOGIC;
    a_we0 : OUT STD_LOGIC;
    a_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    a_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of ms_mergesort is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "ms_mergesort_ms_mergesort,hls_ip_2022_2_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7vx485t-ffg1761-2,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.422333,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=8,HLS_SYN_DSP=0,HLS_SYN_FF=1941,HLS_SYN_LUT=4810,HLS_VERSION=2022_2_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (11 downto 0) := "000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (11 downto 0) := "000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (11 downto 0) := "000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (11 downto 0) := "000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (11 downto 0) := "000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (11 downto 0) := "000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (11 downto 0) := "000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (11 downto 0) := "000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (11 downto 0) := "001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (11 downto 0) := "010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (11 downto 0) := "100000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv21_1 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000001";
    constant ap_const_lv33_1FFFFFFFF : STD_LOGIC_VECTOR (32 downto 0) := "111111111111111111111111111111111";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv53_1 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_FFFFFFFFFFFFFFFF : STD_LOGIC_VECTOR (63 downto 0) := "1111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv64_801 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000100000000001";
    constant ap_const_lv32_801 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000100000000001";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv12_801 : STD_LOGIC_VECTOR (11 downto 0) := "100000000001";
    constant ap_const_lv64_800 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000100000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv8_F : STD_LOGIC_VECTOR (7 downto 0) := "00001111";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal m_2_fu_381_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal m_2_reg_1011 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln38_fu_375_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln39_fu_387_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln39_reg_1017 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln39_1_fu_391_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln39_1_reg_1022 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln42_1_fu_405_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln42_1_reg_1027 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln42_2_fu_409_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln42_2_reg_1032 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln42_fu_415_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln42_reg_1037 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln33_fu_435_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln33_reg_1045 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal icmp_ln39_fu_429_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln39_2_fu_439_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln39_2_reg_1050 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln41_fu_443_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln41_reg_1057 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln41_fu_447_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln41_reg_1063 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln41_1_fu_452_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln41_1_reg_1070 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln42_3_fu_458_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln42_3_reg_1076 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln42_1_fu_463_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln42_1_reg_1082 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln43_fu_468_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln43_reg_1089 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln43_fu_483_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln43_reg_1094 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal icmp_ln7_1_fu_493_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln11_1_fu_507_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln11_1_reg_1106 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_18_fu_531_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_18_reg_1110 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln11_1_cast_fu_536_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln11_1_cast_reg_1115 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln7_1_fu_622_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal icmp_ln11_5_fu_632_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln11_2_fu_734_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal add_ln39_fu_740_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal add_ln39_1_fu_745_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal icmp_ln7_fu_750_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_17_fu_764_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_17_reg_1162 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln11_fu_773_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln11_reg_1167 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln11_fu_777_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln11_reg_1171 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln11_1_fu_798_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln11_1_reg_1176 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln7_fu_884_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal icmp_ln11_4_fu_890_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln11_1_fu_992_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal temp_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal temp_ce0 : STD_LOGIC;
    signal temp_we0 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal temp_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal temp_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal temp_1_ce0 : STD_LOGIC;
    signal temp_1_we0 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_1_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal temp_1_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal temp_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal temp_2_ce0 : STD_LOGIC;
    signal temp_2_we0 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_2_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal temp_2_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal temp_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal temp_3_ce0 : STD_LOGIC;
    signal temp_3_we0 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_3_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal temp_3_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ms_mergesort_Pipeline_merge_label31_fu_295_ap_start : STD_LOGIC;
    signal grp_ms_mergesort_Pipeline_merge_label31_fu_295_ap_done : STD_LOGIC;
    signal grp_ms_mergesort_Pipeline_merge_label31_fu_295_ap_idle : STD_LOGIC;
    signal grp_ms_mergesort_Pipeline_merge_label31_fu_295_ap_ready : STD_LOGIC;
    signal grp_ms_mergesort_Pipeline_merge_label31_fu_295_temp_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_ms_mergesort_Pipeline_merge_label31_fu_295_temp_ce0 : STD_LOGIC;
    signal grp_ms_mergesort_Pipeline_merge_label31_fu_295_temp_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_ms_mergesort_Pipeline_merge_label31_fu_295_temp_1_ce0 : STD_LOGIC;
    signal grp_ms_mergesort_Pipeline_merge_label31_fu_295_a_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_ms_mergesort_Pipeline_merge_label31_fu_295_a_ce0 : STD_LOGIC;
    signal grp_ms_mergesort_Pipeline_merge_label31_fu_295_a_we0 : STD_LOGIC;
    signal grp_ms_mergesort_Pipeline_merge_label31_fu_295_a_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ms_mergesort_Pipeline_merge_label3_fu_306_ap_start : STD_LOGIC;
    signal grp_ms_mergesort_Pipeline_merge_label3_fu_306_ap_done : STD_LOGIC;
    signal grp_ms_mergesort_Pipeline_merge_label3_fu_306_ap_idle : STD_LOGIC;
    signal grp_ms_mergesort_Pipeline_merge_label3_fu_306_ap_ready : STD_LOGIC;
    signal grp_ms_mergesort_Pipeline_merge_label3_fu_306_temp_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_ms_mergesort_Pipeline_merge_label3_fu_306_temp_2_ce0 : STD_LOGIC;
    signal grp_ms_mergesort_Pipeline_merge_label3_fu_306_temp_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_ms_mergesort_Pipeline_merge_label3_fu_306_temp_3_ce0 : STD_LOGIC;
    signal grp_ms_mergesort_Pipeline_merge_label3_fu_306_a_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_ms_mergesort_Pipeline_merge_label3_fu_306_a_ce0 : STD_LOGIC;
    signal grp_ms_mergesort_Pipeline_merge_label3_fu_306_a_we0 : STD_LOGIC;
    signal grp_ms_mergesort_Pipeline_merge_label3_fu_306_a_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal indvars_iv66_reg_231 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state8_on_subcall_done : BOOLEAN;
    signal i_reg_241 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_2_reg_253 : STD_LOGIC_VECTOR (63 downto 0);
    signal j_1_reg_264 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_1_reg_274 : STD_LOGIC_VECTOR (63 downto 0);
    signal j_reg_285 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ms_mergesort_Pipeline_merge_label31_fu_295_ap_start_reg : STD_LOGIC := '0';
    signal grp_ms_mergesort_Pipeline_merge_label3_fu_306_ap_start_reg : STD_LOGIC := '0';
    signal zext_ln8_3_fu_502_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_5_fu_558_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln12_3_fu_641_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln12_5_fu_670_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_fu_759_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_1_fu_820_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln12_fu_899_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln12_1_fu_928_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal m_fu_106 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln8_1_fu_584_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln8_5_fu_600_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln8_3_fu_564_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln12_1_fu_696_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln12_5_fu_712_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln12_3_fu_676_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln8_4_fu_615_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln12_4_fu_727_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln8_fu_846_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln8_3_fu_862_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln8_1_fu_826_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln12_fu_954_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln12_3_fu_970_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln12_1_fu_934_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln8_2_fu_877_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln12_2_fu_985_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln12_1_fu_646_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal sub_ln12_fu_904_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_fu_365_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_365_p4 : STD_LOGIC_VECTOR (20 downto 0);
    signal m_2_fu_381_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln39_1_fu_391_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln42_fu_395_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln42_fu_395_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln42_fu_399_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln42_2_fu_409_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_16_fu_419_p4 : STD_LOGIC_VECTOR (52 downto 0);
    signal add_ln42_3_fu_458_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_17_fu_473_p4 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln8_2_fu_498_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln11_3_fu_512_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln11_fu_518_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln11_1_fu_523_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln8_6_fu_540_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_20_fu_550_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_568_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln8_7_fu_580_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_6_fu_576_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_319_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal udiv9_cast_fu_592_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal udiv11_cast_fu_607_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln11_fu_628_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln12_2_fu_637_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln12_8_fu_652_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_28_fu_662_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_fu_680_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln12_7_fu_692_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln12_6_fu_688_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_329_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal udiv13_cast_fu_704_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal udiv15_cast_fu_719_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln8_fu_755_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add9_i_fu_768_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln11_2_fu_781_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln11_fu_785_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln11_fu_791_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln8_4_fu_802_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_18_fu_812_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_830_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln8_4_fu_842_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_2_fu_838_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_338_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal udiv_cast_fu_854_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal udiv3_cast_fu_869_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln12_fu_895_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln12_5_fu_910_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_26_fu_920_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_fu_938_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln12_4_fu_950_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln12_2_fu_946_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_348_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal udiv5_cast_fu_962_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal udiv7_cast_fu_977_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component ms_mergesort_ms_mergesort_Pipeline_merge_label31 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        i_11 : IN STD_LOGIC_VECTOR (63 downto 0);
        trunc_ln2 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        temp_ce0 : OUT STD_LOGIC;
        temp_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        temp_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        temp_1_ce0 : OUT STD_LOGIC;
        temp_1_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        a_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        a_ce0 : OUT STD_LOGIC;
        a_we0 : OUT STD_LOGIC;
        a_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component ms_mergesort_ms_mergesort_Pipeline_merge_label3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        i_11 : IN STD_LOGIC_VECTOR (63 downto 0);
        empty : IN STD_LOGIC_VECTOR (31 downto 0);
        trunc_ln2 : IN STD_LOGIC_VECTOR (31 downto 0);
        add_ln42_1 : IN STD_LOGIC_VECTOR (63 downto 0);
        temp_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        temp_2_ce0 : OUT STD_LOGIC;
        temp_2_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        temp_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        temp_3_ce0 : OUT STD_LOGIC;
        temp_3_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        a_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        a_ce0 : OUT STD_LOGIC;
        a_we0 : OUT STD_LOGIC;
        a_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component ms_mergesort_temp_RAM_1P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC_VECTOR (7 downto 0);
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin
    temp_U : component ms_mergesort_temp_RAM_1P_BRAM_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => temp_address0,
        ce0 => temp_ce0,
        we0 => temp_we0,
        d0 => temp_d0,
        q0 => temp_q0);

    temp_1_U : component ms_mergesort_temp_RAM_1P_BRAM_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => temp_1_address0,
        ce0 => temp_1_ce0,
        we0 => temp_1_we0,
        d0 => temp_1_d0,
        q0 => temp_1_q0);

    temp_2_U : component ms_mergesort_temp_RAM_1P_BRAM_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => temp_2_address0,
        ce0 => temp_2_ce0,
        we0 => temp_2_we0,
        d0 => temp_2_d0,
        q0 => temp_2_q0);

    temp_3_U : component ms_mergesort_temp_RAM_1P_BRAM_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => temp_3_address0,
        ce0 => temp_3_ce0,
        we0 => temp_3_we0,
        d0 => temp_3_d0,
        q0 => temp_3_q0);

    grp_ms_mergesort_Pipeline_merge_label31_fu_295 : component ms_mergesort_ms_mergesort_Pipeline_merge_label31
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_ms_mergesort_Pipeline_merge_label31_fu_295_ap_start,
        ap_done => grp_ms_mergesort_Pipeline_merge_label31_fu_295_ap_done,
        ap_idle => grp_ms_mergesort_Pipeline_merge_label31_fu_295_ap_idle,
        ap_ready => grp_ms_mergesort_Pipeline_merge_label31_fu_295_ap_ready,
        i_11 => i_reg_241,
        trunc_ln2 => trunc_ln41_reg_1057,
        temp_address0 => grp_ms_mergesort_Pipeline_merge_label31_fu_295_temp_address0,
        temp_ce0 => grp_ms_mergesort_Pipeline_merge_label31_fu_295_temp_ce0,
        temp_q0 => temp_q0,
        temp_1_address0 => grp_ms_mergesort_Pipeline_merge_label31_fu_295_temp_1_address0,
        temp_1_ce0 => grp_ms_mergesort_Pipeline_merge_label31_fu_295_temp_1_ce0,
        temp_1_q0 => temp_1_q0,
        a_address0 => grp_ms_mergesort_Pipeline_merge_label31_fu_295_a_address0,
        a_ce0 => grp_ms_mergesort_Pipeline_merge_label31_fu_295_a_ce0,
        a_we0 => grp_ms_mergesort_Pipeline_merge_label31_fu_295_a_we0,
        a_d0 => grp_ms_mergesort_Pipeline_merge_label31_fu_295_a_d0);

    grp_ms_mergesort_Pipeline_merge_label3_fu_306 : component ms_mergesort_ms_mergesort_Pipeline_merge_label3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_ms_mergesort_Pipeline_merge_label3_fu_306_ap_start,
        ap_done => grp_ms_mergesort_Pipeline_merge_label3_fu_306_ap_done,
        ap_idle => grp_ms_mergesort_Pipeline_merge_label3_fu_306_ap_idle,
        ap_ready => grp_ms_mergesort_Pipeline_merge_label3_fu_306_ap_ready,
        i_11 => i_reg_241,
        empty => empty_17_reg_1162,
        trunc_ln2 => trunc_ln41_reg_1057,
        add_ln42_1 => add_ln42_1_reg_1082,
        temp_2_address0 => grp_ms_mergesort_Pipeline_merge_label3_fu_306_temp_2_address0,
        temp_2_ce0 => grp_ms_mergesort_Pipeline_merge_label3_fu_306_temp_2_ce0,
        temp_2_q0 => temp_2_q0,
        temp_3_address0 => grp_ms_mergesort_Pipeline_merge_label3_fu_306_temp_3_address0,
        temp_3_ce0 => grp_ms_mergesort_Pipeline_merge_label3_fu_306_temp_3_ce0,
        temp_3_q0 => temp_3_q0,
        a_address0 => grp_ms_mergesort_Pipeline_merge_label3_fu_306_a_address0,
        a_ce0 => grp_ms_mergesort_Pipeline_merge_label3_fu_306_a_ce0,
        a_we0 => grp_ms_mergesort_Pipeline_merge_label3_fu_306_a_we0,
        a_d0 => grp_ms_mergesort_Pipeline_merge_label3_fu_306_a_d0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_ms_mergesort_Pipeline_merge_label31_fu_295_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_ms_mergesort_Pipeline_merge_label31_fu_295_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and ((icmp_ln11_1_reg_1106 = ap_const_lv1_0) or (icmp_ln11_5_fu_632_p2 = ap_const_lv1_1)))) then 
                    grp_ms_mergesort_Pipeline_merge_label31_fu_295_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_ms_mergesort_Pipeline_merge_label31_fu_295_ap_ready = ap_const_logic_1)) then 
                    grp_ms_mergesort_Pipeline_merge_label31_fu_295_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_ms_mergesort_Pipeline_merge_label3_fu_306_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_ms_mergesort_Pipeline_merge_label3_fu_306_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and ((icmp_ln11_4_fu_890_p2 = ap_const_lv1_1) or (icmp_ln11_reg_1167 = ap_const_lv1_1)))) then 
                    grp_ms_mergesort_Pipeline_merge_label3_fu_306_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_ms_mergesort_Pipeline_merge_label3_fu_306_ap_ready = ap_const_logic_1)) then 
                    grp_ms_mergesort_Pipeline_merge_label3_fu_306_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_1_reg_274_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                i_1_reg_274 <= add_ln7_fu_884_p2;
            elsif (((icmp_ln43_fu_483_p2 = ap_const_lv1_1) and (icmp_ln39_fu_429_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                i_1_reg_274 <= i_reg_241;
            end if; 
        end if;
    end process;

    i_2_reg_253_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                i_2_reg_253 <= add_ln7_1_fu_622_p2;
            elsif (((icmp_ln43_fu_483_p2 = ap_const_lv1_0) and (icmp_ln39_fu_429_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                i_2_reg_253 <= i_reg_241;
            end if; 
        end if;
    end process;

    i_reg_241_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln38_fu_375_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                i_reg_241 <= ap_const_lv64_0;
            elsif (((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                i_reg_241 <= add_ln39_fu_740_p2;
            end if; 
        end if;
    end process;

    indvars_iv66_reg_231_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln38_fu_375_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                indvars_iv66_reg_231 <= m_fu_106;
            elsif (((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                indvars_iv66_reg_231 <= add_ln39_1_fu_745_p2;
            end if; 
        end if;
    end process;

    j_1_reg_264_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                j_1_reg_264 <= add_ln11_2_fu_734_p2;
            elsif (((icmp_ln11_1_fu_507_p2 = ap_const_lv1_1) and (icmp_ln7_1_fu_493_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                j_1_reg_264 <= sext_ln39_2_reg_1050;
            end if; 
        end if;
    end process;

    j_reg_285_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                j_reg_285 <= add_ln11_1_fu_992_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln11_fu_773_p2 = ap_const_lv1_0) and (icmp_ln7_fu_750_p2 = ap_const_lv1_1))) then 
                j_reg_285 <= sext_ln39_2_reg_1050;
            end if; 
        end if;
    end process;

    m_fu_106_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                m_fu_106 <= ap_const_lv32_1;
            elsif (((icmp_ln39_fu_429_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                m_fu_106 <= m_2_reg_1011;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln39_fu_429_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                add_ln41_1_reg_1070 <= add_ln41_1_fu_452_p2;
                add_ln41_reg_1063 <= add_ln41_fu_447_p2;
                add_ln42_1_reg_1082 <= add_ln42_1_fu_463_p2;
                add_ln42_3_reg_1076 <= add_ln42_3_fu_458_p2;
                add_ln43_reg_1089 <= add_ln43_fu_468_p2;
                icmp_ln43_reg_1094 <= icmp_ln43_fu_483_p2;
                sext_ln39_2_reg_1050 <= sext_ln39_2_fu_439_p1;
                trunc_ln33_reg_1045 <= trunc_ln33_fu_435_p1;
                trunc_ln41_reg_1057 <= trunc_ln41_fu_443_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln38_fu_375_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                add_ln42_2_reg_1032 <= add_ln42_2_fu_409_p2;
                    m_2_reg_1011(31 downto 1) <= m_2_fu_381_p2(31 downto 1);
                sext_ln39_1_reg_1022 <= sext_ln39_1_fu_391_p1;
                    sext_ln39_reg_1017(63 downto 1) <= sext_ln39_fu_387_p1(63 downto 1);
                sext_ln42_1_reg_1027 <= sext_ln42_1_fu_405_p1;
                trunc_ln42_reg_1037 <= trunc_ln42_fu_415_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln7_fu_750_p2 = ap_const_lv1_1))) then
                empty_17_reg_1162 <= empty_17_fu_764_p2;
                icmp_ln11_reg_1167 <= icmp_ln11_fu_773_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln11_1_fu_507_p2 = ap_const_lv1_1) and (icmp_ln7_1_fu_493_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                empty_18_reg_1110 <= empty_18_fu_531_p2;
                    select_ln11_1_cast_reg_1115(11 downto 0) <= select_ln11_1_cast_fu_536_p1(11 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln7_1_fu_493_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                icmp_ln11_1_reg_1106 <= icmp_ln11_1_fu_507_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln11_fu_773_p2 = ap_const_lv1_0) and (icmp_ln7_fu_750_p2 = ap_const_lv1_1))) then
                sext_ln11_1_reg_1176 <= sext_ln11_1_fu_798_p1;
                sext_ln11_reg_1171 <= sext_ln11_fu_777_p1;
            end if;
        end if;
    end process;
    m_2_reg_1011(0) <= '0';
    sext_ln39_reg_1017(0) <= '0';
    select_ln11_1_cast_reg_1115(31 downto 12) <= "00000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln38_fu_375_p2, ap_CS_fsm_state3, icmp_ln39_fu_429_p2, icmp_ln43_fu_483_p2, ap_CS_fsm_state4, icmp_ln7_1_fu_493_p2, icmp_ln11_1_reg_1106, ap_CS_fsm_state6, icmp_ln11_5_fu_632_p2, ap_CS_fsm_state8, ap_CS_fsm_state9, icmp_ln7_fu_750_p2, icmp_ln11_reg_1167, ap_CS_fsm_state11, icmp_ln11_4_fu_890_p2, ap_block_state8_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln38_fu_375_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((icmp_ln39_fu_429_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                elsif (((icmp_ln43_fu_483_p2 = ap_const_lv1_1) and (icmp_ln39_fu_429_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                if (((icmp_ln7_1_fu_493_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and ((icmp_ln11_1_reg_1106 = ap_const_lv1_0) or (icmp_ln11_5_fu_632_p2 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state8 => 
                if (((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln7_fu_750_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state11 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and ((icmp_ln11_4_fu_890_p2 = ap_const_lv1_1) or (icmp_ln11_reg_1167 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXX";
        end case;
    end process;

    a_address0_assign_proc : process(icmp_ln43_reg_1094, ap_CS_fsm_state4, icmp_ln11_1_reg_1106, ap_CS_fsm_state6, icmp_ln11_5_fu_632_p2, ap_CS_fsm_state8, ap_CS_fsm_state9, icmp_ln11_reg_1167, ap_CS_fsm_state11, icmp_ln11_4_fu_890_p2, grp_ms_mergesort_Pipeline_merge_label31_fu_295_a_address0, grp_ms_mergesort_Pipeline_merge_label3_fu_306_a_address0, zext_ln8_3_fu_502_p1, zext_ln12_3_fu_641_p1, zext_ln8_fu_759_p1, zext_ln12_fu_899_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln11_4_fu_890_p2 = ap_const_lv1_0) and (icmp_ln11_reg_1167 = ap_const_lv1_0))) then 
            a_address0 <= zext_ln12_fu_899_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            a_address0 <= zext_ln8_fu_759_p1(11 - 1 downto 0);
        elsif (((icmp_ln11_1_reg_1106 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln11_5_fu_632_p2 = ap_const_lv1_0))) then 
            a_address0 <= zext_ln12_3_fu_641_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            a_address0 <= zext_ln8_3_fu_502_p1(11 - 1 downto 0);
        elsif (((icmp_ln43_reg_1094 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            a_address0 <= grp_ms_mergesort_Pipeline_merge_label3_fu_306_a_address0;
        elsif (((icmp_ln43_reg_1094 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            a_address0 <= grp_ms_mergesort_Pipeline_merge_label31_fu_295_a_address0;
        else 
            a_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    a_ce0_assign_proc : process(icmp_ln43_reg_1094, ap_CS_fsm_state4, icmp_ln11_1_reg_1106, ap_CS_fsm_state6, icmp_ln11_5_fu_632_p2, ap_CS_fsm_state8, ap_CS_fsm_state9, icmp_ln11_reg_1167, ap_CS_fsm_state11, icmp_ln11_4_fu_890_p2, grp_ms_mergesort_Pipeline_merge_label31_fu_295_a_ce0, grp_ms_mergesort_Pipeline_merge_label3_fu_306_a_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state9) or ((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln11_4_fu_890_p2 = ap_const_lv1_0) and (icmp_ln11_reg_1167 = ap_const_lv1_0)) or ((icmp_ln11_1_reg_1106 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln11_5_fu_632_p2 = ap_const_lv1_0)))) then 
            a_ce0 <= ap_const_logic_1;
        elsif (((icmp_ln43_reg_1094 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            a_ce0 <= grp_ms_mergesort_Pipeline_merge_label3_fu_306_a_ce0;
        elsif (((icmp_ln43_reg_1094 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            a_ce0 <= grp_ms_mergesort_Pipeline_merge_label31_fu_295_a_ce0;
        else 
            a_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    a_d0_assign_proc : process(icmp_ln43_reg_1094, ap_CS_fsm_state8, grp_ms_mergesort_Pipeline_merge_label31_fu_295_a_d0, grp_ms_mergesort_Pipeline_merge_label3_fu_306_a_d0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
            if ((icmp_ln43_reg_1094 = ap_const_lv1_1)) then 
                a_d0 <= grp_ms_mergesort_Pipeline_merge_label3_fu_306_a_d0;
            elsif ((icmp_ln43_reg_1094 = ap_const_lv1_0)) then 
                a_d0 <= grp_ms_mergesort_Pipeline_merge_label31_fu_295_a_d0;
            else 
                a_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            a_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    a_we0_assign_proc : process(icmp_ln43_reg_1094, ap_CS_fsm_state8, grp_ms_mergesort_Pipeline_merge_label31_fu_295_a_we0, grp_ms_mergesort_Pipeline_merge_label3_fu_306_a_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
            if ((icmp_ln43_reg_1094 = ap_const_lv1_1)) then 
                a_we0 <= grp_ms_mergesort_Pipeline_merge_label3_fu_306_a_we0;
            elsif ((icmp_ln43_reg_1094 = ap_const_lv1_0)) then 
                a_we0 <= grp_ms_mergesort_Pipeline_merge_label31_fu_295_a_we0;
            else 
                a_we0 <= ap_const_logic_0;
            end if;
        else 
            a_we0 <= ap_const_logic_0;
        end if; 
    end process;

    add9_i_fu_768_p2 <= std_logic_vector(unsigned(empty_17_fu_764_p2) + unsigned(add_ln42_3_reg_1076));
    add_ln11_1_fu_992_p2 <= std_logic_vector(unsigned(j_reg_285) + unsigned(ap_const_lv64_1));
    add_ln11_2_fu_734_p2 <= std_logic_vector(unsigned(j_1_reg_264) + unsigned(ap_const_lv64_1));
    add_ln11_fu_518_p2 <= std_logic_vector(unsigned(trunc_ln33_reg_1045) + unsigned(ap_const_lv12_1));
    add_ln39_1_fu_745_p2 <= std_logic_vector(signed(indvars_iv66_reg_231) + signed(m_2_reg_1011));
    add_ln39_fu_740_p2 <= std_logic_vector(unsigned(i_reg_241) + unsigned(sext_ln39_reg_1017));
    add_ln41_1_fu_452_p2 <= std_logic_vector(unsigned(add_ln41_fu_447_p2) + unsigned(ap_const_lv64_FFFFFFFFFFFFFFFF));
    add_ln41_fu_447_p2 <= std_logic_vector(unsigned(i_reg_241) + unsigned(sext_ln39_1_reg_1022));
    add_ln42_1_fu_463_p2 <= std_logic_vector(signed(sext_ln42_1_reg_1027) + signed(add_ln41_fu_447_p2));
    add_ln42_2_fu_409_p0 <= m_fu_106;
    add_ln42_2_fu_409_p2 <= std_logic_vector(signed(add_ln42_2_fu_409_p0) + signed(ap_const_lv32_FFFFFFFF));
    add_ln42_3_fu_458_p1 <= m_fu_106;
    add_ln42_3_fu_458_p2 <= std_logic_vector(unsigned(trunc_ln41_fu_443_p1) + unsigned(add_ln42_3_fu_458_p1));
    add_ln42_fu_399_p2 <= std_logic_vector(signed(sext_ln42_fu_395_p1) + signed(ap_const_lv33_1FFFFFFFF));
    add_ln43_fu_468_p2 <= std_logic_vector(unsigned(trunc_ln42_reg_1037) + unsigned(add_ln42_3_fu_458_p2));
    add_ln7_1_fu_622_p2 <= std_logic_vector(unsigned(i_2_reg_253) + unsigned(ap_const_lv64_1));
    add_ln7_fu_884_p2 <= std_logic_vector(unsigned(i_1_reg_274) + unsigned(ap_const_lv64_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(ap_block_state8_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state8_on_subcall_done)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state8_on_subcall_done_assign_proc : process(icmp_ln43_reg_1094, grp_ms_mergesort_Pipeline_merge_label31_fu_295_ap_done, grp_ms_mergesort_Pipeline_merge_label3_fu_306_ap_done)
    begin
                ap_block_state8_on_subcall_done <= (((icmp_ln43_reg_1094 = ap_const_lv1_1) and (grp_ms_mergesort_Pipeline_merge_label3_fu_306_ap_done = ap_const_logic_0)) or ((icmp_ln43_reg_1094 = ap_const_lv1_0) and (grp_ms_mergesort_Pipeline_merge_label31_fu_295_ap_done = ap_const_logic_0)));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state2, icmp_ln38_fu_375_p2)
    begin
        if (((icmp_ln38_fu_375_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln38_fu_375_p2)
    begin
        if (((icmp_ln38_fu_375_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    empty_17_fu_764_p2 <= std_logic_vector(unsigned(add_ln42_2_reg_1032) + unsigned(add_ln42_3_reg_1076));
    empty_18_fu_531_p2 <= std_logic_vector(unsigned(add_ln41_reg_1063) + unsigned(ap_const_lv64_800));
    grp_fu_319_p4 <= i_2_reg_253(15 downto 10);
    grp_fu_329_p4 <= sub_ln12_1_fu_646_p2(15 downto 10);
    grp_fu_338_p4 <= i_1_reg_274(15 downto 10);
    grp_fu_348_p4 <= sub_ln12_fu_904_p2(15 downto 10);
    grp_ms_mergesort_Pipeline_merge_label31_fu_295_ap_start <= grp_ms_mergesort_Pipeline_merge_label31_fu_295_ap_start_reg;
    grp_ms_mergesort_Pipeline_merge_label3_fu_306_ap_start <= grp_ms_mergesort_Pipeline_merge_label3_fu_306_ap_start_reg;
    icmp_ln11_1_fu_507_p2 <= "1" when (signed(add_ln41_reg_1063) < signed(ap_const_lv64_801)) else "0";
    icmp_ln11_2_fu_781_p2 <= "1" when (signed(add_ln42_1_reg_1082) < signed(sext_ln39_2_reg_1050)) else "0";
    icmp_ln11_3_fu_512_p2 <= "0" when (indvars_iv66_reg_231 = ap_const_lv32_801) else "1";
    icmp_ln11_4_fu_890_p2 <= "1" when (signed(j_reg_285) > signed(sext_ln11_1_reg_1176)) else "0";
    icmp_ln11_5_fu_632_p2 <= "1" when (trunc_ln11_fu_628_p1 = select_ln11_1_cast_reg_1115) else "0";
    icmp_ln11_fu_773_p2 <= "1" when (signed(add_ln41_reg_1063) > signed(add_ln42_1_reg_1082)) else "0";
    icmp_ln38_fu_375_p2 <= "1" when (signed(tmp_fu_365_p4) < signed(ap_const_lv21_1)) else "0";
    icmp_ln39_fu_429_p2 <= "1" when (signed(tmp_16_fu_419_p4) < signed(ap_const_lv53_1)) else "0";
    icmp_ln43_fu_483_p2 <= "1" when (signed(tmp_17_fu_473_p4) < signed(ap_const_lv53_1)) else "0";
    icmp_ln7_1_fu_493_p2 <= "1" when (signed(i_2_reg_253) > signed(add_ln41_1_reg_1070)) else "0";
    icmp_ln7_fu_750_p2 <= "1" when (signed(i_1_reg_274) > signed(add_ln41_1_reg_1070)) else "0";
    m_2_fu_381_p0 <= m_fu_106;
    m_2_fu_381_p2 <= std_logic_vector(shift_left(unsigned(m_2_fu_381_p0),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    select_ln11_1_cast_fu_536_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln11_1_fu_523_p3),32));
    select_ln11_1_fu_523_p3 <= 
        ap_const_lv12_801 when (icmp_ln11_3_fu_512_p2(0) = '1') else 
        add_ln11_fu_518_p2;
    select_ln11_fu_791_p3 <= 
        add_ln43_reg_1089 when (xor_ln11_fu_785_p2(0) = '1') else 
        indvars_iv66_reg_231;
        sext_ln11_1_fu_798_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln11_fu_791_p3),64));

        sext_ln11_fu_777_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add9_i_fu_768_p2),64));

    sext_ln39_1_fu_391_p0 <= m_fu_106;
        sext_ln39_1_fu_391_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln39_1_fu_391_p0),64));

        sext_ln39_2_fu_439_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(indvars_iv66_reg_231),64));

        sext_ln39_fu_387_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(m_2_fu_381_p2),64));

        sext_ln42_1_fu_405_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln42_fu_399_p2),64));

    sext_ln42_fu_395_p0 <= m_fu_106;
        sext_ln42_fu_395_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln42_fu_395_p0),33));

    shl_ln12_1_fu_696_p2 <= std_logic_vector(shift_left(unsigned(zext_ln12_7_fu_692_p1),to_integer(unsigned('0' & zext_ln12_6_fu_688_p1(31-1 downto 0)))));
    shl_ln12_2_fu_985_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv8_F),to_integer(unsigned('0' & udiv7_cast_fu_977_p3(8-1 downto 0)))));
    shl_ln12_3_fu_970_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv8_F),to_integer(unsigned('0' & udiv5_cast_fu_962_p3(8-1 downto 0)))));
    shl_ln12_4_fu_727_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv8_F),to_integer(unsigned('0' & udiv15_cast_fu_719_p3(8-1 downto 0)))));
    shl_ln12_5_fu_712_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv8_F),to_integer(unsigned('0' & udiv13_cast_fu_704_p3(8-1 downto 0)))));
    shl_ln12_fu_954_p2 <= std_logic_vector(shift_left(unsigned(zext_ln12_4_fu_950_p1),to_integer(unsigned('0' & zext_ln12_2_fu_946_p1(31-1 downto 0)))));
    shl_ln8_1_fu_584_p2 <= std_logic_vector(shift_left(unsigned(zext_ln8_7_fu_580_p1),to_integer(unsigned('0' & zext_ln8_6_fu_576_p1(31-1 downto 0)))));
    shl_ln8_2_fu_877_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv8_F),to_integer(unsigned('0' & udiv3_cast_fu_869_p3(8-1 downto 0)))));
    shl_ln8_3_fu_862_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv8_F),to_integer(unsigned('0' & udiv_cast_fu_854_p3(8-1 downto 0)))));
    shl_ln8_4_fu_615_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv8_F),to_integer(unsigned('0' & udiv11_cast_fu_607_p3(8-1 downto 0)))));
    shl_ln8_5_fu_600_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv8_F),to_integer(unsigned('0' & udiv9_cast_fu_592_p3(8-1 downto 0)))));
    shl_ln8_fu_846_p2 <= std_logic_vector(shift_left(unsigned(zext_ln8_4_fu_842_p1),to_integer(unsigned('0' & zext_ln8_2_fu_838_p1(31-1 downto 0)))));
    sub_ln12_1_fu_646_p2 <= std_logic_vector(unsigned(empty_18_reg_1110) - unsigned(j_1_reg_264));
    sub_ln12_fu_904_p2 <= std_logic_vector(signed(sext_ln11_reg_1171) - signed(j_reg_285));

    temp_1_address0_assign_proc : process(icmp_ln43_reg_1094, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state8, grp_ms_mergesort_Pipeline_merge_label31_fu_295_temp_1_address0, zext_ln8_5_fu_558_p1, zext_ln12_5_fu_670_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            temp_1_address0 <= zext_ln12_5_fu_670_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            temp_1_address0 <= zext_ln8_5_fu_558_p1(9 - 1 downto 0);
        elsif (((icmp_ln43_reg_1094 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            temp_1_address0 <= grp_ms_mergesort_Pipeline_merge_label31_fu_295_temp_1_address0;
        else 
            temp_1_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    temp_1_ce0_assign_proc : process(icmp_ln43_reg_1094, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state8, grp_ms_mergesort_Pipeline_merge_label31_fu_295_temp_1_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            temp_1_ce0 <= ap_const_logic_1;
        elsif (((icmp_ln43_reg_1094 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            temp_1_ce0 <= grp_ms_mergesort_Pipeline_merge_label31_fu_295_temp_1_ce0;
        else 
            temp_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_1_d0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state7, shl_ln8_1_fu_584_p2, shl_ln12_1_fu_696_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            temp_1_d0 <= shl_ln12_1_fu_696_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            temp_1_d0 <= shl_ln8_1_fu_584_p2;
        else 
            temp_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    temp_1_we0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state7, trunc_ln8_3_fu_564_p1, trunc_ln12_3_fu_676_p1, shl_ln8_4_fu_615_p2, shl_ln12_4_fu_727_p2)
    begin
        if (((trunc_ln12_3_fu_676_p1 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            temp_1_we0 <= shl_ln12_4_fu_727_p2;
        elsif (((trunc_ln8_3_fu_564_p1 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            temp_1_we0 <= shl_ln8_4_fu_615_p2;
        else 
            temp_1_we0 <= ap_const_lv8_0;
        end if; 
    end process;


    temp_2_address0_assign_proc : process(icmp_ln43_reg_1094, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, grp_ms_mergesort_Pipeline_merge_label3_fu_306_temp_2_address0, zext_ln8_1_fu_820_p1, zext_ln12_1_fu_928_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            temp_2_address0 <= zext_ln12_1_fu_928_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            temp_2_address0 <= zext_ln8_1_fu_820_p1(9 - 1 downto 0);
        elsif (((icmp_ln43_reg_1094 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            temp_2_address0 <= grp_ms_mergesort_Pipeline_merge_label3_fu_306_temp_2_address0;
        else 
            temp_2_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    temp_2_ce0_assign_proc : process(icmp_ln43_reg_1094, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, grp_ms_mergesort_Pipeline_merge_label3_fu_306_temp_2_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            temp_2_ce0 <= ap_const_logic_1;
        elsif (((icmp_ln43_reg_1094 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            temp_2_ce0 <= grp_ms_mergesort_Pipeline_merge_label3_fu_306_temp_2_ce0;
        else 
            temp_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_2_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state12, shl_ln8_fu_846_p2, shl_ln12_fu_954_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            temp_2_d0 <= shl_ln12_fu_954_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            temp_2_d0 <= shl_ln8_fu_846_p2;
        else 
            temp_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    temp_2_we0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state12, shl_ln8_3_fu_862_p2, trunc_ln8_1_fu_826_p1, shl_ln12_3_fu_970_p2, trunc_ln12_1_fu_934_p1)
    begin
        if (((trunc_ln12_1_fu_934_p1 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            temp_2_we0 <= shl_ln12_3_fu_970_p2;
        elsif (((trunc_ln8_1_fu_826_p1 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            temp_2_we0 <= shl_ln8_3_fu_862_p2;
        else 
            temp_2_we0 <= ap_const_lv8_0;
        end if; 
    end process;


    temp_3_address0_assign_proc : process(icmp_ln43_reg_1094, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, grp_ms_mergesort_Pipeline_merge_label3_fu_306_temp_3_address0, zext_ln8_1_fu_820_p1, zext_ln12_1_fu_928_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            temp_3_address0 <= zext_ln12_1_fu_928_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            temp_3_address0 <= zext_ln8_1_fu_820_p1(9 - 1 downto 0);
        elsif (((icmp_ln43_reg_1094 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            temp_3_address0 <= grp_ms_mergesort_Pipeline_merge_label3_fu_306_temp_3_address0;
        else 
            temp_3_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    temp_3_ce0_assign_proc : process(icmp_ln43_reg_1094, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, grp_ms_mergesort_Pipeline_merge_label3_fu_306_temp_3_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            temp_3_ce0 <= ap_const_logic_1;
        elsif (((icmp_ln43_reg_1094 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            temp_3_ce0 <= grp_ms_mergesort_Pipeline_merge_label3_fu_306_temp_3_ce0;
        else 
            temp_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_3_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state12, shl_ln8_fu_846_p2, shl_ln12_fu_954_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            temp_3_d0 <= shl_ln12_fu_954_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            temp_3_d0 <= shl_ln8_fu_846_p2;
        else 
            temp_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    temp_3_we0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state12, trunc_ln8_1_fu_826_p1, trunc_ln12_1_fu_934_p1, shl_ln8_2_fu_877_p2, shl_ln12_2_fu_985_p2)
    begin
        if (((trunc_ln12_1_fu_934_p1 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            temp_3_we0 <= shl_ln12_2_fu_985_p2;
        elsif (((trunc_ln8_1_fu_826_p1 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            temp_3_we0 <= shl_ln8_2_fu_877_p2;
        else 
            temp_3_we0 <= ap_const_lv8_0;
        end if; 
    end process;


    temp_address0_assign_proc : process(icmp_ln43_reg_1094, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state8, grp_ms_mergesort_Pipeline_merge_label31_fu_295_temp_address0, zext_ln8_5_fu_558_p1, zext_ln12_5_fu_670_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            temp_address0 <= zext_ln12_5_fu_670_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            temp_address0 <= zext_ln8_5_fu_558_p1(9 - 1 downto 0);
        elsif (((icmp_ln43_reg_1094 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            temp_address0 <= grp_ms_mergesort_Pipeline_merge_label31_fu_295_temp_address0;
        else 
            temp_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    temp_ce0_assign_proc : process(icmp_ln43_reg_1094, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state8, grp_ms_mergesort_Pipeline_merge_label31_fu_295_temp_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            temp_ce0 <= ap_const_logic_1;
        elsif (((icmp_ln43_reg_1094 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            temp_ce0 <= grp_ms_mergesort_Pipeline_merge_label31_fu_295_temp_ce0;
        else 
            temp_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_d0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state7, shl_ln8_1_fu_584_p2, shl_ln12_1_fu_696_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            temp_d0 <= shl_ln12_1_fu_696_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            temp_d0 <= shl_ln8_1_fu_584_p2;
        else 
            temp_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    temp_we0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state7, shl_ln8_5_fu_600_p2, trunc_ln8_3_fu_564_p1, shl_ln12_5_fu_712_p2, trunc_ln12_3_fu_676_p1)
    begin
        if (((trunc_ln12_3_fu_676_p1 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            temp_we0 <= shl_ln12_5_fu_712_p2;
        elsif (((trunc_ln8_3_fu_564_p1 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            temp_we0 <= shl_ln8_5_fu_600_p2;
        else 
            temp_we0 <= ap_const_lv8_0;
        end if; 
    end process;

    tmp_16_fu_419_p4 <= i_reg_241(63 downto 11);
    tmp_17_fu_473_p4 <= add_ln42_1_fu_463_p2(63 downto 11);
    tmp_18_fu_812_p3 <= i_1_reg_274(10 downto 10);
    tmp_19_fu_830_p3 <= (tmp_18_fu_812_p3 & ap_const_lv5_0);
    tmp_20_fu_550_p3 <= i_2_reg_253(10 downto 10);
    tmp_21_fu_568_p3 <= (tmp_20_fu_550_p3 & ap_const_lv5_0);
    tmp_26_fu_920_p3 <= sub_ln12_fu_904_p2(10 downto 10);
    tmp_27_fu_938_p3 <= (tmp_26_fu_920_p3 & ap_const_lv5_0);
    tmp_28_fu_662_p3 <= sub_ln12_1_fu_646_p2(10 downto 10);
    tmp_29_fu_680_p3 <= (tmp_28_fu_662_p3 & ap_const_lv5_0);
    tmp_fu_365_p1 <= m_fu_106;
    tmp_fu_365_p4 <= tmp_fu_365_p1(31 downto 11);
    trunc_ln11_fu_628_p1 <= j_1_reg_264(32 - 1 downto 0);
    trunc_ln12_1_fu_934_p1 <= sub_ln12_fu_904_p2(1 - 1 downto 0);
    trunc_ln12_2_fu_637_p1 <= j_1_reg_264(11 - 1 downto 0);
    trunc_ln12_3_fu_676_p1 <= sub_ln12_1_fu_646_p2(1 - 1 downto 0);
    trunc_ln12_5_fu_910_p4 <= sub_ln12_fu_904_p2(9 downto 1);
    trunc_ln12_8_fu_652_p4 <= sub_ln12_1_fu_646_p2(9 downto 1);
    trunc_ln12_fu_895_p1 <= j_reg_285(11 - 1 downto 0);
    trunc_ln33_fu_435_p1 <= indvars_iv66_reg_231(12 - 1 downto 0);
    trunc_ln41_fu_443_p1 <= i_reg_241(32 - 1 downto 0);
    trunc_ln42_fu_415_p1 <= add_ln42_fu_399_p2(32 - 1 downto 0);
    trunc_ln8_1_fu_826_p1 <= i_1_reg_274(1 - 1 downto 0);
    trunc_ln8_2_fu_498_p1 <= i_2_reg_253(11 - 1 downto 0);
    trunc_ln8_3_fu_564_p1 <= i_2_reg_253(1 - 1 downto 0);
    trunc_ln8_4_fu_802_p4 <= i_1_reg_274(9 downto 1);
    trunc_ln8_6_fu_540_p4 <= i_2_reg_253(9 downto 1);
    trunc_ln8_fu_755_p1 <= i_1_reg_274(11 - 1 downto 0);
    udiv11_cast_fu_607_p3 <= (grp_fu_319_p4 & ap_const_lv2_0);
    udiv13_cast_fu_704_p3 <= (grp_fu_329_p4 & ap_const_lv2_0);
    udiv15_cast_fu_719_p3 <= (grp_fu_329_p4 & ap_const_lv2_0);
    udiv3_cast_fu_869_p3 <= (grp_fu_338_p4 & ap_const_lv2_0);
    udiv5_cast_fu_962_p3 <= (grp_fu_348_p4 & ap_const_lv2_0);
    udiv7_cast_fu_977_p3 <= (grp_fu_348_p4 & ap_const_lv2_0);
    udiv9_cast_fu_592_p3 <= (grp_fu_319_p4 & ap_const_lv2_0);
    udiv_cast_fu_854_p3 <= (grp_fu_338_p4 & ap_const_lv2_0);
    xor_ln11_fu_785_p2 <= (icmp_ln11_2_fu_781_p2 xor ap_const_lv1_1);
    zext_ln12_1_fu_928_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln12_5_fu_910_p4),64));
    zext_ln12_2_fu_946_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_27_fu_938_p3),64));
    zext_ln12_3_fu_641_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln12_2_fu_637_p1),64));
    zext_ln12_4_fu_950_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_q0),64));
    zext_ln12_5_fu_670_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln12_8_fu_652_p4),64));
    zext_ln12_6_fu_688_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_29_fu_680_p3),64));
    zext_ln12_7_fu_692_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_q0),64));
    zext_ln12_fu_899_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln12_fu_895_p1),64));
    zext_ln8_1_fu_820_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln8_4_fu_802_p4),64));
    zext_ln8_2_fu_838_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_19_fu_830_p3),64));
    zext_ln8_3_fu_502_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln8_2_fu_498_p1),64));
    zext_ln8_4_fu_842_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_q0),64));
    zext_ln8_5_fu_558_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln8_6_fu_540_p4),64));
    zext_ln8_6_fu_576_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_21_fu_568_p3),64));
    zext_ln8_7_fu_580_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_q0),64));
    zext_ln8_fu_759_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln8_fu_755_p1),64));
end behav;
