// Seed: 1531936835
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2
);
  input id_2;
  output id_1;
  assign id_2 = id_2 + 1 ^ 1 ^ id_2;
  type_13 id_3 (
      1,
      1
  );
  logic id_4;
  logic id_5;
  assign id_2 = 1;
  if (id_3) assign id_2[1] = 1;
  logic id_6, id_7;
  assign id_6[1'b0+:1] = id_2;
  logic id_8;
  logic id_9;
  logic id_10 = (1'b0), id_11;
  logic id_12;
endmodule
`timescale 1ps / 1 ps `default_nettype id_1
