# Commented out regions are defined but not implemented in qemu
# The memmap is defined in qemu in `hw/riscv/sifive_e.c`
SOC:
  DEBUG: {
    name: SOC.MMIO.DEBUG,
    start: 0x00000000,
    end:   0x00000fff,
    heterogeneous: true
    }
  MROM: {
    name:  SOC.MMIO.MROM,
    start: 0x1000,
    end:   0x12FFF,
    heterogeneous: False
    }
#   OTP: {
#     name: SOC.MMIO.OTP,
#     start: 0x20000,
#     end:   0x21FFF,
#     heterogeneous: false
#     }
  TEST: {
    name: SOC.MMIO.TEST,
    start: 0x00100000,
    end:   0x00100fff,
    heterogeneous: true
    }
  CLINT: {
    name: SOC.MMIO.CLINT,
    start: 0x02000000,
    end:   0x0200ffff,
    heterogeneous: true
    }
  PLIC: {
    name: SOC.MMIO.PLIC,
    start: 0x0c000000,
    end:   0x0fffffff,
    heterogeneous: true
    }
  AON: {
    name: SOC.MMIO.AON,
    start: 0x10000000,
    end:   0x10007fff,
    heterogeneous: false
    }
  PRCI: {
    name: SOC.MMIO.PRCI,
    start: 0x10008000,
    end:   0x1000ffff,
    heterogeneous: false
    }
#   OTP_CTRL: {
#     name: SOC.MMIO.OTP_CTRL,
#     start: 0x10010000,
#     end:   0x10010fff,
#     heterogeneous: true
#     }
  GPIO_0: {
    name: SOC.MMIO.GPIO_0,
    start: 0x10012000,
    end:   0x10012fff,
    heterogeneous: false
    }
  UART_0: {
    name: SOC.MMIO.UART_0,
    start: 0x10013000,
    end:   0x10013fff,
    heterogeneous: false
    }
#   QSPI_0: {
#     name: SOC.MMIO.QSPI_0,
#     start: 0x10014000,
#     end:   0x10014fff,
#     heterogeneous: false
#     }
#   PWM_0: {
#     name: SOC.MMIO.PWM_0,
#     start: 0x10015000,
#     end:   0x10015fff,
#     heterogeneous: false
#     }
  UART_1: {
    name: SOC.MMIO.UART_1,
    start: 0x10023000,
    end:   0x10023fff,
    heterogeneous: false
    }
#   QSPI_1: {
#     name: SOC.MMIO.QSPI_1,
#     start: 0x10024000,
#     end:   0x10024fff,
#     heterogeneous: false
#     }
#   PWM_1: {
#     name: SOC.MMIO.PWM_1,
#     start: 0x10025000,
#     end:   0x10025fff,
#     heterogeneous: false
#     }
#   QSPI_2: {
#     name: SOC.MMIO.QSPI_2,
#     start: 0x10034000,
#     end:   0x10034fff,
#     heterogeneous: false
#     }
#   PWM_2: {
#     name: SOC.MMIO.PWM_2,
#     start: 0x10035000,
#     end:   0x10035fff,
#     heterogeneous: false
#     }
  GEM0: {
    name: SOC.MMIO.GEM0,
    start: 0x10090000,
    end:   0x10091fff,
    heterogeneous: false
    }
  XIP: {
    name: SOC.Memory.Flash_0,
    start: 0x20000000,
    end:   0x3fffffff,
    heterogeneous: true
    }
  DTIM: {
    name: SOC.Memory.Ram_0,
    start: 0x80000000,
    end:   0x9fffffff,
    heterogeneous: true
    }
