{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1578767252259 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "UART_embedded_system EP3C25F324C8 " "Selected device EP3C25F324C8 for design \"UART_embedded_system\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1578767252302 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1578767252359 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1578767252360 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1578767252360 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1578767252518 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1578767252527 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F324C8 " "Device EP3C40F324C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1578767252819 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1578767252819 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 6780 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1578767252827 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 6782 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1578767252827 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H4 " "Pin ~ALTERA_DCLK~ is reserved at location H4" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 6784 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1578767252827 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H3 " "Pin ~ALTERA_DATA0~ is reserved at location H3" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 6786 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1578767252827 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ E18 " "Pin ~ALTERA_nCEO~ is reserved at location E18" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 6788 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1578767252827 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1578767252827 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1578767252829 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1578767252841 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "64 66 " "No exact pin location assignment(s) for 64 pins of 66 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[0\] " "Pin to_hex_readdata\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[0] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[1\] " "Pin to_hex_readdata\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[1] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[2\] " "Pin to_hex_readdata\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[2] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[3\] " "Pin to_hex_readdata\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[3] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[4\] " "Pin to_hex_readdata\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[4] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[5\] " "Pin to_hex_readdata\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[5] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[6\] " "Pin to_hex_readdata\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[6] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[7\] " "Pin to_hex_readdata\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[7] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[8\] " "Pin to_hex_readdata\[8\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[8] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[9\] " "Pin to_hex_readdata\[9\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[9] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[10\] " "Pin to_hex_readdata\[10\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[10] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[11\] " "Pin to_hex_readdata\[11\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[11] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[12\] " "Pin to_hex_readdata\[12\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[12] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[13\] " "Pin to_hex_readdata\[13\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[13] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[14\] " "Pin to_hex_readdata\[14\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[14] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[15\] " "Pin to_hex_readdata\[15\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[15] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[16\] " "Pin to_hex_readdata\[16\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[16] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[17\] " "Pin to_hex_readdata\[17\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[17] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[18\] " "Pin to_hex_readdata\[18\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[18] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[19\] " "Pin to_hex_readdata\[19\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[19] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[20\] " "Pin to_hex_readdata\[20\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[20] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[21\] " "Pin to_hex_readdata\[21\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[21] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[22\] " "Pin to_hex_readdata\[22\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[22] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[23\] " "Pin to_hex_readdata\[23\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[23] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[24\] " "Pin to_hex_readdata\[24\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[24] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[25\] " "Pin to_hex_readdata\[25\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[25] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[26\] " "Pin to_hex_readdata\[26\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[26] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[27\] " "Pin to_hex_readdata\[27\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[27] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[28\] " "Pin to_hex_readdata\[28\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[28] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[29\] " "Pin to_hex_readdata\[29\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[29] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[30\] " "Pin to_hex_readdata\[30\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[30] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[31\] " "Pin to_hex_readdata\[31\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[31] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[0\] " "Pin to_hex_1_export\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[0] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[1\] " "Pin to_hex_1_export\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[1] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[2\] " "Pin to_hex_1_export\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[2] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[3\] " "Pin to_hex_1_export\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[3] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[4\] " "Pin to_hex_1_export\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[4] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[5\] " "Pin to_hex_1_export\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[5] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[6\] " "Pin to_hex_1_export\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[6] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[7\] " "Pin to_hex_1_export\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[7] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[8\] " "Pin to_hex_1_export\[8\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[8] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[9\] " "Pin to_hex_1_export\[9\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[9] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[10\] " "Pin to_hex_1_export\[10\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[10] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[11\] " "Pin to_hex_1_export\[11\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[11] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[12\] " "Pin to_hex_1_export\[12\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[12] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[13\] " "Pin to_hex_1_export\[13\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[13] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[14\] " "Pin to_hex_1_export\[14\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[14] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[15\] " "Pin to_hex_1_export\[15\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[15] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[16\] " "Pin to_hex_1_export\[16\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[16] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[17\] " "Pin to_hex_1_export\[17\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[17] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[18\] " "Pin to_hex_1_export\[18\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[18] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[19\] " "Pin to_hex_1_export\[19\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[19] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[20\] " "Pin to_hex_1_export\[20\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[20] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[21\] " "Pin to_hex_1_export\[21\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[21] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[22\] " "Pin to_hex_1_export\[22\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[22] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[23\] " "Pin to_hex_1_export\[23\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[23] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[24\] " "Pin to_hex_1_export\[24\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[24] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[25\] " "Pin to_hex_1_export\[25\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[25] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[26\] " "Pin to_hex_1_export\[26\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[26] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[27\] " "Pin to_hex_1_export\[27\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[27] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[28\] " "Pin to_hex_1_export\[28\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[28] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[29\] " "Pin to_hex_1_export\[29\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[29] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[30\] " "Pin to_hex_1_export\[30\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[30] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[31\] " "Pin to_hex_1_export\[31\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[31] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578767253574 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1578767253574 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578767254142 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578767254142 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578767254142 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578767254142 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578767254142 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578767254142 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578767254142 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578767254142 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578767254142 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578767254142 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578767254142 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578767254142 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578767254142 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578767254142 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578767254142 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578767254142 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578767254142 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578767254142 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578767254142 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578767254142 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578767254142 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578767254142 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578767254142 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578767254142 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578767254142 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578767254142 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1578767254142 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578767254142 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1578767254142 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578767254142 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578767254142 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1578767254142 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1578767254142 ""}
{ "Info" "ISTA_SDC_FOUND" "synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1578767254171 ""}
{ "Info" "ISTA_SDC_FOUND" "synthesis/submodules/UART_embedded_system_nios2_qsys_0.sdc " "Reading SDC File: 'synthesis/submodules/UART_embedded_system_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1578767254177 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1578767254205 "|UART_embedded_system|clk_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1578767254242 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1578767254242 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1578767254242 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1578767254242 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1578767254243 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1578767254243 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1578767254243 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1578767254243 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1578767254243 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_clk~input (placed in PIN B9 (CLK11, DIFFCLK_4p)) " "Automatically promoted node clk_clk~input (placed in PIN B9 (CLK11, DIFFCLK_4p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1578767254436 ""}  } { { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 11 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 6769 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578767254436 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1578767254436 ""}  } { { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 2745 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578767254436 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "resetn_reset_n~input (placed in PIN F1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node resetn_reset_n~input (placed in PIN F1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1578767254436 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_embedded_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|merged_reset~0 " "Destination node uart_embedded_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|merged_reset~0" {  } { { "synthesis/submodules/altera_reset_controller.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/altera_reset_controller.v" 68 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_embedded_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 4099 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1578767254436 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1578767254436 ""}  } { { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 12 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { resetn_reset_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 6770 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578767254436 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart_embedded_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node uart_embedded_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1578767254436 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|W_rf_wren " "Destination node UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|W_rf_wren" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 3700 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_embedded_system_nios2_qsys_0:nios2_qsys_0|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 2431 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1578767254436 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_embedded_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node uart_embedded_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "synthesis/submodules/altera_reset_controller.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/altera_reset_controller.v" 177 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_embedded_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 3119 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1578767254436 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_debug:the_UART_embedded_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0 " "Destination node UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_debug:the_UART_embedded_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0" {  } { { "altera_std_synchronizer.v" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_embedded_system_nios2_qsys_0:nios2_qsys_0|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci|UART_embedded_system_nios2_qsys_0_nios2_oci_debug:the_UART_embedded_system_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 4275 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1578767254436 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1578767254436 ""}  } { { "synthesis/submodules/altera_reset_controller.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/altera_reset_controller.v" 172 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_embedded_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 327 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578767254436 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_debug:the_UART_embedded_system_nios2_qsys_0_nios2_oci_debug\|resetrequest  " "Automatically promoted node UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_debug:the_UART_embedded_system_nios2_qsys_0_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1578767254437 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_embedded_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|merged_reset~0 " "Destination node uart_embedded_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|merged_reset~0" {  } { { "synthesis/submodules/altera_reset_controller.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/altera_reset_controller.v" 68 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_embedded_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 4099 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1578767254437 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1578767254437 ""}  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 180 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_debug:the_UART_embedded_system_nios2_qsys_0_nios2_oci_debug\|resetrequest" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_embedded_system_nios2_qsys_0:nios2_qsys_0|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci|UART_embedded_system_nios2_qsys_0_nios2_oci_debug:the_UART_embedded_system_nios2_qsys_0_nios2_oci_debug|resetrequest } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 1582 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578767254437 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart_embedded_system_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node uart_embedded_system_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1578767254438 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg32_avalon_interface:reg32_avalon_interface_0\|reg32:reg_instance\|Q~0 " "Destination node reg32_avalon_interface:reg32_avalon_interface_0\|reg32:reg_instance\|Q~0" {  } { { "synthesis/submodules/reg32.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/reg32.vhd" 7 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg32_avalon_interface:reg32_avalon_interface_0|reg32:reg_instance|Q~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 2941 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1578767254438 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg32_avalon_interface:reg32_avalon_interface_0\|reg32:reg_instance\|Q\[4\]~1 " "Destination node reg32_avalon_interface:reg32_avalon_interface_0\|reg32:reg_instance\|Q\[4\]~1" {  } { { "synthesis/submodules/reg32.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/reg32.vhd" 26 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg32_avalon_interface:reg32_avalon_interface_0|reg32:reg_instance|Q[4]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 2947 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1578767254438 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg32_avalon_interface:reg32_avalon_interface_0\|reg32:reg_instance\|Q~2 " "Destination node reg32_avalon_interface:reg32_avalon_interface_0\|reg32:reg_instance\|Q~2" {  } { { "synthesis/submodules/reg32.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/reg32.vhd" 7 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg32_avalon_interface:reg32_avalon_interface_0|reg32:reg_instance|Q~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 2948 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1578767254438 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg32_avalon_interface:reg32_avalon_interface_0\|reg32:reg_instance\|Q~3 " "Destination node reg32_avalon_interface:reg32_avalon_interface_0\|reg32:reg_instance\|Q~3" {  } { { "synthesis/submodules/reg32.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/reg32.vhd" 7 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg32_avalon_interface:reg32_avalon_interface_0|reg32:reg_instance|Q~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 2949 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1578767254438 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg32_avalon_interface:reg32_avalon_interface_0\|reg32:reg_instance\|Q~4 " "Destination node reg32_avalon_interface:reg32_avalon_interface_0\|reg32:reg_instance\|Q~4" {  } { { "synthesis/submodules/reg32.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/reg32.vhd" 7 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg32_avalon_interface:reg32_avalon_interface_0|reg32:reg_instance|Q~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 2950 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1578767254438 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg32_avalon_interface:reg32_avalon_interface_0\|reg32:reg_instance\|Q~5 " "Destination node reg32_avalon_interface:reg32_avalon_interface_0\|reg32:reg_instance\|Q~5" {  } { { "synthesis/submodules/reg32.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/reg32.vhd" 7 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg32_avalon_interface:reg32_avalon_interface_0|reg32:reg_instance|Q~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 2951 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1578767254438 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg32_avalon_interface:reg32_avalon_interface_0\|reg32:reg_instance\|Q~6 " "Destination node reg32_avalon_interface:reg32_avalon_interface_0\|reg32:reg_instance\|Q~6" {  } { { "synthesis/submodules/reg32.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/reg32.vhd" 7 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg32_avalon_interface:reg32_avalon_interface_0|reg32:reg_instance|Q~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 2952 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1578767254438 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg32_avalon_interface:reg32_avalon_interface_0\|reg32:reg_instance\|Q~7 " "Destination node reg32_avalon_interface:reg32_avalon_interface_0\|reg32:reg_instance\|Q~7" {  } { { "synthesis/submodules/reg32.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/reg32.vhd" 7 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg32_avalon_interface:reg32_avalon_interface_0|reg32:reg_instance|Q~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 2953 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1578767254438 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg32_avalon_interface:reg32_avalon_interface_0\|reg32:reg_instance\|Q~8 " "Destination node reg32_avalon_interface:reg32_avalon_interface_0\|reg32:reg_instance\|Q~8" {  } { { "synthesis/submodules/reg32.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/reg32.vhd" 7 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg32_avalon_interface:reg32_avalon_interface_0|reg32:reg_instance|Q~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 2954 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1578767254438 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg32_avalon_interface:reg32_avalon_interface_0\|reg32:reg_instance\|Q~9 " "Destination node reg32_avalon_interface:reg32_avalon_interface_0\|reg32:reg_instance\|Q~9" {  } { { "synthesis/submodules/reg32.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/reg32.vhd" 7 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg32_avalon_interface:reg32_avalon_interface_0|reg32:reg_instance|Q~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 2955 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1578767254438 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1578767254438 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1578767254438 ""}  } { { "synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_embedded_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 2550 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578767254438 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart_embedded_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node uart_embedded_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1578767254439 ""}  } { { "synthesis/submodules/altera_reset_controller.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/altera_reset_controller.v" 68 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_embedded_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 4099 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578767254439 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1578767255070 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1578767255075 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1578767255075 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1578767255082 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1578767255088 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1578767255093 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1578767255093 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1578767255100 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1578767255168 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1578767255173 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1578767255173 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "64 unused 2.5V 0 64 0 " "Number of I/O pins in group: 64 (unused VREF, 2.5V VCCIO, 0 input, 64 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1578767255194 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1578767255194 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1578767255194 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 9 15 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1578767255196 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 25 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1578767255196 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 31 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1578767255196 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 32 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1578767255196 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 23 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1578767255196 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 19 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1578767255196 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 33 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1578767255196 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 1 31 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1578767255196 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1578767255196 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1578767255196 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578767255305 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1578767257148 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578767258063 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1578767258086 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1578767259425 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578767259425 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1578767260175 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1578767262151 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1578767262151 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578767262726 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1578767262731 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1578767262731 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1578767262731 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.61 " "Total time spent on timing analysis during the Fitter is 0.61 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1578767262828 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1578767262875 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1578767263592 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1578767263634 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1578767264534 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578767265401 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/altera/Projet/UART_embedded_system/output_files/UART_embedded_system.fit.smsg " "Generated suppressed messages file E:/altera/Projet/UART_embedded_system/output_files/UART_embedded_system.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1578767266366 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4934 " "Peak virtual memory: 4934 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1578767267592 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 11 19:27:47 2020 " "Processing ended: Sat Jan 11 19:27:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1578767267592 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1578767267592 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1578767267592 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1578767267592 ""}
