// Seed: 3695755498
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  supply1 id_3 = id_3 == id_2;
  module_2 modCall_1 ();
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    output wire id_2,
    output wand id_3,
    input tri id_4,
    input tri1 id_5,
    input wor id_6,
    input tri id_7,
    input logic id_8,
    output logic id_9
);
  wire id_11;
  module_0 modCall_1 (
      id_11,
      id_11
  );
  assign modCall_1.id_3 = 0;
  always_latch @(*) id_9 <= id_8;
endmodule
module module_2 ();
  assign id_1[1] = 1;
endmodule
