$date
	Thu Aug 22 23:37:22 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module bitwise_operators $end
$var reg 6 ! x [5:0] $end
$upscope $end
$scope module bitwise_operators $end
$var reg 6 " y [5:0] $end
$upscope $end
$scope module bitwise_operators $end
$var reg 6 # result [5:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 #
b0 "
b0 !
$end
#1
b1 #
b110001 "
b101 !
#2
b111110 #
#3
b111111 #
b11011 "
b100101 !
#4
b0 #
#5
b1101 #
b10110 !
#6
b110010 #
#7
b111111 #
b11011 !
