Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Apr  7 15:45:58 2024
| Host         : DESKTOP-NM8ULCN running 64-bit major release  (build 9200)
| Command      : report_methodology -file rtc_methodology_drc_routed.rpt -pb rtc_methodology_drc_routed.pb -rpx rtc_methodology_drc_routed.rpx
| Design       : rtc
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 141
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 48         |
| TIMING-17 | Warning  | Non-clocked sequential cell   | 49         |
| TIMING-18 | Warning  | Missing input or output delay | 3          |
| TIMING-20 | Warning  | Non-clocked latch             | 41         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell clock/seconds_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) clock/seconds_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell clock/seconds_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) clock/seconds_reg[0]_C/CLR, clock/seconds_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell clock/seconds_reg[10]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) clock/seconds_reg[10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell clock/seconds_reg[10]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) clock/seconds_reg[10]_C/CLR, clock/seconds_reg[10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell clock/seconds_reg[11]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) clock/seconds_reg[11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell clock/seconds_reg[11]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) clock/seconds_reg[11]_C/CLR, clock/seconds_reg[11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell clock/seconds_reg[12]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) clock/seconds_reg[12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell clock/seconds_reg[12]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) clock/seconds_reg[12]_C/CLR, clock/seconds_reg[12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell clock/seconds_reg[13]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) clock/seconds_reg[13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell clock/seconds_reg[13]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) clock/seconds_reg[13]_C/CLR, clock/seconds_reg[13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell clock/seconds_reg[14]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) clock/seconds_reg[14]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell clock/seconds_reg[14]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) clock/seconds_reg[14]_C/CLR, clock/seconds_reg[14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell clock/seconds_reg[15]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) clock/seconds_reg[15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell clock/seconds_reg[15]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) clock/seconds_reg[15]_C/CLR, clock/seconds_reg[15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell clock/seconds_reg[16]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) clock/seconds_reg[16]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell clock/seconds_reg[16]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) clock/seconds_reg[16]_C/CLR, clock/seconds_reg[16]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell clock/seconds_reg[17]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) clock/seconds_reg[17]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell clock/seconds_reg[17]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) clock/seconds_reg[17]_C/CLR, clock/seconds_reg[17]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell clock/seconds_reg[18]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) clock/seconds_reg[18]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell clock/seconds_reg[18]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) clock/seconds_reg[18]_C/CLR, clock/seconds_reg[18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell clock/seconds_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) clock/seconds_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell clock/seconds_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) clock/seconds_reg[1]_C/CLR, clock/seconds_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell clock/seconds_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) clock/seconds_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell clock/seconds_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) clock/seconds_reg[2]_C/CLR, clock/seconds_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell clock/seconds_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) clock/seconds_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#26 Warning
LUT drives async reset alert  
LUT cell clock/seconds_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) clock/seconds_reg[3]_C/CLR, clock/seconds_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#27 Warning
LUT drives async reset alert  
LUT cell clock/seconds_reg[4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) clock/seconds_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#28 Warning
LUT drives async reset alert  
LUT cell clock/seconds_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) clock/seconds_reg[4]_C/CLR, clock/seconds_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#29 Warning
LUT drives async reset alert  
LUT cell clock/seconds_reg[5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) clock/seconds_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#30 Warning
LUT drives async reset alert  
LUT cell clock/seconds_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) clock/seconds_reg[5]_C/CLR, clock/seconds_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#31 Warning
LUT drives async reset alert  
LUT cell clock/seconds_reg[6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) clock/seconds_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#32 Warning
LUT drives async reset alert  
LUT cell clock/seconds_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) clock/seconds_reg[6]_C/CLR, clock/seconds_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#33 Warning
LUT drives async reset alert  
LUT cell clock/seconds_reg[7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) clock/seconds_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#34 Warning
LUT drives async reset alert  
LUT cell clock/seconds_reg[7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) clock/seconds_reg[7]_C/CLR, clock/seconds_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#35 Warning
LUT drives async reset alert  
LUT cell clock/seconds_reg[8]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) clock/seconds_reg[8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#36 Warning
LUT drives async reset alert  
LUT cell clock/seconds_reg[8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) clock/seconds_reg[8]_C/CLR, clock/seconds_reg[8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#37 Warning
LUT drives async reset alert  
LUT cell clock/seconds_reg[9]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) clock/seconds_reg[9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#38 Warning
LUT drives async reset alert  
LUT cell clock/seconds_reg[9]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) clock/seconds_reg[9]_C/CLR, clock/seconds_reg[9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#39 Warning
LUT drives async reset alert  
LUT cell clock/seg_digit_reg[4]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) d3/seg_digit_reg[4]/CLR, d3/seg_digit_reg[0]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#40 Warning
LUT drives async reset alert  
LUT cell clock/seg_digit_reg[5]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) d3/seg_digit_reg[5]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#41 Warning
LUT drives async reset alert  
LUT cell clock/seg_digit_reg[6]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) d3/seg_digit_reg[1]/CLR, d3/seg_digit_reg[2]/CLR, d3/seg_digit_reg[3]/CLR, d3/seg_digit_reg[6]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#42 Warning
LUT drives async reset alert  
LUT cell decoder/seg_digit_reg[0]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) d1/seg_digit_reg[0]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#43 Warning
LUT drives async reset alert  
LUT cell decoder/seg_digit_reg[4]_i_3__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) d2/seg_digit_reg[4]/CLR, d2/seg_digit_reg[0]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#44 Warning
LUT drives async reset alert  
LUT cell decoder/seg_digit_reg[4]_i_3__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) d4/seg_digit_reg[4]/CLR, d4/seg_digit_reg[0]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#45 Warning
LUT drives async reset alert  
LUT cell decoder/seg_digit_reg[5]_i_3__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) d2/seg_digit_reg[5]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#46 Warning
LUT drives async reset alert  
LUT cell decoder/seg_digit_reg[5]_i_3__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) d4/seg_digit_reg[5]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#47 Warning
LUT drives async reset alert  
LUT cell decoder/seg_digit_reg[6]_i_3__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) d2/seg_digit_reg[1]/CLR, d2/seg_digit_reg[2]/CLR, d2/seg_digit_reg[3]/CLR, d2/seg_digit_reg[6]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#48 Warning
LUT drives async reset alert  
LUT cell decoder/seg_digit_reg[6]_i_3__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) d4/seg_digit_reg[1]/CLR, d4/seg_digit_reg[2]/CLR, d4/seg_digit_reg[3]/CLR, d4/seg_digit_reg[6]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin clock/seconds_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin clock/seconds_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin clock/seconds_reg[10]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin clock/seconds_reg[10]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin clock/seconds_reg[11]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin clock/seconds_reg[11]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin clock/seconds_reg[12]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin clock/seconds_reg[12]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin clock/seconds_reg[13]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin clock/seconds_reg[13]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin clock/seconds_reg[14]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin clock/seconds_reg[14]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin clock/seconds_reg[15]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin clock/seconds_reg[15]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Warning
Non-clocked sequential cell  
The clock pin clock/seconds_reg[16]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Warning
Non-clocked sequential cell  
The clock pin clock/seconds_reg[16]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Warning
Non-clocked sequential cell  
The clock pin clock/seconds_reg[17]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Warning
Non-clocked sequential cell  
The clock pin clock/seconds_reg[17]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Warning
Non-clocked sequential cell  
The clock pin clock/seconds_reg[18]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Warning
Non-clocked sequential cell  
The clock pin clock/seconds_reg[18]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Warning
Non-clocked sequential cell  
The clock pin clock/seconds_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Warning
Non-clocked sequential cell  
The clock pin clock/seconds_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Warning
Non-clocked sequential cell  
The clock pin clock/seconds_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Warning
Non-clocked sequential cell  
The clock pin clock/seconds_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Warning
Non-clocked sequential cell  
The clock pin clock/seconds_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Warning
Non-clocked sequential cell  
The clock pin clock/seconds_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Warning
Non-clocked sequential cell  
The clock pin clock/seconds_reg[4]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Warning
Non-clocked sequential cell  
The clock pin clock/seconds_reg[4]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Warning
Non-clocked sequential cell  
The clock pin clock/seconds_reg[5]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Warning
Non-clocked sequential cell  
The clock pin clock/seconds_reg[5]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Warning
Non-clocked sequential cell  
The clock pin clock/seconds_reg[6]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Warning
Non-clocked sequential cell  
The clock pin clock/seconds_reg[6]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Warning
Non-clocked sequential cell  
The clock pin clock/seconds_reg[7]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Warning
Non-clocked sequential cell  
The clock pin clock/seconds_reg[7]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Warning
Non-clocked sequential cell  
The clock pin clock/seconds_reg[8]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Warning
Non-clocked sequential cell  
The clock pin clock/seconds_reg[8]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Warning
Non-clocked sequential cell  
The clock pin clock/seconds_reg[9]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Warning
Non-clocked sequential cell  
The clock pin clock/seconds_reg[9]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Warning
Non-clocked sequential cell  
The clock pin seg7/dot_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Warning
Non-clocked sequential cell  
The clock pin seg7/led7_seg_o_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Warning
Non-clocked sequential cell  
The clock pin seg7/led7_seg_o_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Warning
Non-clocked sequential cell  
The clock pin seg7/led7_seg_o_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Warning
Non-clocked sequential cell  
The clock pin seg7/led7_seg_o_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Warning
Non-clocked sequential cell  
The clock pin seg7/led7_seg_o_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Warning
Non-clocked sequential cell  
The clock pin seg7/led7_seg_o_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Warning
Non-clocked sequential cell  
The clock pin seg7/led7_seg_o_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Warning
Non-clocked sequential cell  
The clock pin seg7/led7_seg_o_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Warning
Non-clocked sequential cell  
The clock pin seg7/n_seg_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Warning
Non-clocked sequential cell  
The clock pin seg7/n_seg_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on button_hr_i relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on button_min_i relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on button_test_i relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch clock/seconds_reg[0]_LDC cannot be properly analyzed as its control pin clock/seconds_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch clock/seconds_reg[10]_LDC cannot be properly analyzed as its control pin clock/seconds_reg[10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch clock/seconds_reg[11]_LDC cannot be properly analyzed as its control pin clock/seconds_reg[11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch clock/seconds_reg[12]_LDC cannot be properly analyzed as its control pin clock/seconds_reg[12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch clock/seconds_reg[13]_LDC cannot be properly analyzed as its control pin clock/seconds_reg[13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch clock/seconds_reg[14]_LDC cannot be properly analyzed as its control pin clock/seconds_reg[14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch clock/seconds_reg[15]_LDC cannot be properly analyzed as its control pin clock/seconds_reg[15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch clock/seconds_reg[16]_LDC cannot be properly analyzed as its control pin clock/seconds_reg[16]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch clock/seconds_reg[17]_LDC cannot be properly analyzed as its control pin clock/seconds_reg[17]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch clock/seconds_reg[18]_LDC cannot be properly analyzed as its control pin clock/seconds_reg[18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch clock/seconds_reg[1]_LDC cannot be properly analyzed as its control pin clock/seconds_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch clock/seconds_reg[2]_LDC cannot be properly analyzed as its control pin clock/seconds_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch clock/seconds_reg[3]_LDC cannot be properly analyzed as its control pin clock/seconds_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch clock/seconds_reg[4]_LDC cannot be properly analyzed as its control pin clock/seconds_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch clock/seconds_reg[5]_LDC cannot be properly analyzed as its control pin clock/seconds_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch clock/seconds_reg[6]_LDC cannot be properly analyzed as its control pin clock/seconds_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch clock/seconds_reg[7]_LDC cannot be properly analyzed as its control pin clock/seconds_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch clock/seconds_reg[8]_LDC cannot be properly analyzed as its control pin clock/seconds_reg[8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch clock/seconds_reg[9]_LDC cannot be properly analyzed as its control pin clock/seconds_reg[9]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch d1/seg_digit_reg[0] cannot be properly analyzed as its control pin d1/seg_digit_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch d2/seg_digit_reg[0] cannot be properly analyzed as its control pin d2/seg_digit_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch d2/seg_digit_reg[1] cannot be properly analyzed as its control pin d2/seg_digit_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch d2/seg_digit_reg[2] cannot be properly analyzed as its control pin d2/seg_digit_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch d2/seg_digit_reg[3] cannot be properly analyzed as its control pin d2/seg_digit_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch d2/seg_digit_reg[4] cannot be properly analyzed as its control pin d2/seg_digit_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch d2/seg_digit_reg[5] cannot be properly analyzed as its control pin d2/seg_digit_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch d2/seg_digit_reg[6] cannot be properly analyzed as its control pin d2/seg_digit_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch d3/seg_digit_reg[0] cannot be properly analyzed as its control pin d3/seg_digit_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch d3/seg_digit_reg[1] cannot be properly analyzed as its control pin d3/seg_digit_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch d3/seg_digit_reg[2] cannot be properly analyzed as its control pin d3/seg_digit_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch d3/seg_digit_reg[3] cannot be properly analyzed as its control pin d3/seg_digit_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch d3/seg_digit_reg[4] cannot be properly analyzed as its control pin d3/seg_digit_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch d3/seg_digit_reg[5] cannot be properly analyzed as its control pin d3/seg_digit_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch d3/seg_digit_reg[6] cannot be properly analyzed as its control pin d3/seg_digit_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch d4/seg_digit_reg[0] cannot be properly analyzed as its control pin d4/seg_digit_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch d4/seg_digit_reg[1] cannot be properly analyzed as its control pin d4/seg_digit_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch d4/seg_digit_reg[2] cannot be properly analyzed as its control pin d4/seg_digit_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#38 Warning
Non-clocked latch  
The latch d4/seg_digit_reg[3] cannot be properly analyzed as its control pin d4/seg_digit_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#39 Warning
Non-clocked latch  
The latch d4/seg_digit_reg[4] cannot be properly analyzed as its control pin d4/seg_digit_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#40 Warning
Non-clocked latch  
The latch d4/seg_digit_reg[5] cannot be properly analyzed as its control pin d4/seg_digit_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#41 Warning
Non-clocked latch  
The latch d4/seg_digit_reg[6] cannot be properly analyzed as its control pin d4/seg_digit_reg[6]/G is not reached by a timing clock
Related violations: <none>


