// Seed: 152376971
module module_0 #(
    parameter id_5 = 32'd55
) (
    output wire id_0[1 'b0 : 1 'h0],
    output wire id_1
    , id_3
);
  wire id_4;
  ;
  logic _id_5 = -1, id_6;
  wire [id_5 : id_5] id_7;
  wire id_8;
  ;
  wire id_9;
  assign module_1.id_7 = 0;
  final id_6 <= id_5;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    input wor id_2,
    input wor id_3,
    input tri id_4,
    input tri id_5,
    input supply1 id_6,
    output supply1 id_7,
    output supply1 id_8,
    output uwire id_9
);
  assign id_8 = id_3 && 1;
  timeunit 1ps;
  assign id_7 = id_5;
  logic id_11;
  ;
  module_0 modCall_1 (
      id_9,
      id_7
  );
endmodule
