// redirect -file verify_RocketTile.log
read design adder.v -Verilog -Golden -sensitive -continuousassignment Bidirectional -nokeep_unreach -nosupply
read design f_adder.v -sv09 -Revised -sensitive -continuousassignment Bidirectional -nokeep_unreach -nosupply
set analyze option -auto
set flatten model -gated_clock
set system mode lec
add compared points -all
compare

exit -force