{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 03 00:24:27 2023 " "Info: Processing started: Mon Jul 03 00:24:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Ad_Board_Controller -c Ad_Board_Controller " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ad_Board_Controller -c Ad_Board_Controller" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "STOP " "Info: Assuming node \"STOP\" is an undefined clock" {  } { { "Ad_Board_Controller.bdf" "" { Schematic "D:/project/quartus/Ad_Board_Controller/Ad_Board_Controller.bdf" { { 48 -24 144 64 "STOP" "" } } } } { "d:/programdata/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "d:/programdata/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "STOP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "Ad_Board_Controller.bdf" "" { Schematic "D:/project/quartus/Ad_Board_Controller/Ad_Board_Controller.bdf" { { 16 -24 144 32 "CLK" "" } { 8 144 184 24 "clk" "" } { 152 200 232 168 "clk" "" } { 456 200 240 472 "clk" "" } } } } { "d:/programdata/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "d:/programdata/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst7 " "Info: Detected gated clock \"inst7\" as buffer" {  } { { "Ad_Board_Controller.bdf" "" { Schematic "D:/project/quartus/Ad_Board_Controller/Ad_Board_Controller.bdf" { { 152 232 296 200 "inst7" "" } } } } { "d:/programdata/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "d:/programdata/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "inst7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "STOP register register 74161:inst\|f74161:sub\|9 74161:inst\|f74161:sub\|110 200.0 MHz Internal " "Info: Clock \"STOP\" Internal fmax is restricted to 200.0 MHz between source register \"74161:inst\|f74161:sub\|9\" and destination register \"74161:inst\|f74161:sub\|110\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.5 ns 2.5 ns 5.0 ns " "Info: fmax restricted to Clock High delay (2.5 ns) plus Clock Low delay (2.5 ns) : restricted to 5.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.200 ns + Longest register register " "Info: + Longest register to register delay is 2.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst\|f74161:sub\|9 1 REG LC4_A2 27 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_A2; Fanout = 27; REG Node = '74161:inst\|f74161:sub\|9'" {  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { 74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/programdata/altera/quartus60/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.700 ns) 1.000 ns 74161:inst\|f74161:sub\|81 2 COMB LC4_A2 3 " "Info: 2: + IC(0.300 ns) + CELL(0.700 ns) = 1.000 ns; Loc. = LC4_A2; Fanout = 3; COMB Node = '74161:inst\|f74161:sub\|81'" {  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.000 ns" { 74161:inst|f74161:sub|9 74161:inst|f74161:sub|81 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/programdata/altera/quartus60/libraries/others/maxplus2/f74161.bdf" { { 256 432 480 288 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 1.200 ns 74161:inst\|f74161:sub\|85 3 COMB LC5_A2 3 " "Info: 3: + IC(0.000 ns) + CELL(0.200 ns) = 1.200 ns; Loc. = LC5_A2; Fanout = 3; COMB Node = '74161:inst\|f74161:sub\|85'" {  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.200 ns" { 74161:inst|f74161:sub|81 74161:inst|f74161:sub|85 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/programdata/altera/quartus60/libraries/others/maxplus2/f74161.bdf" { { 464 432 480 496 "85" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 1.400 ns 74161:inst\|f74161:sub\|95 4 COMB LC6_A2 1 " "Info: 4: + IC(0.000 ns) + CELL(0.200 ns) = 1.400 ns; Loc. = LC6_A2; Fanout = 1; COMB Node = '74161:inst\|f74161:sub\|95'" {  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.200 ns" { 74161:inst|f74161:sub|85 74161:inst|f74161:sub|95 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/programdata/altera/quartus60/libraries/others/maxplus2/f74161.bdf" { { 672 432 480 704 "95" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 2.200 ns 74161:inst\|f74161:sub\|110 5 REG LC7_A2 23 " "Info: 5: + IC(0.000 ns) + CELL(0.800 ns) = 2.200 ns; Loc. = LC7_A2; Fanout = 23; REG Node = '74161:inst\|f74161:sub\|110'" {  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.800 ns" { 74161:inst|f74161:sub|95 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/programdata/altera/quartus60/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.900 ns ( 86.36 % ) " "Info: Total cell delay = 1.900 ns ( 86.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.300 ns ( 13.64 % ) " "Info: Total interconnect delay = 0.300 ns ( 13.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.200 ns" { 74161:inst|f74161:sub|9 74161:inst|f74161:sub|81 74161:inst|f74161:sub|85 74161:inst|f74161:sub|95 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/programdata/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/programdata/altera/quartus60/win/Technology_Viewer.qrui" "2.200 ns" { 74161:inst|f74161:sub|9 74161:inst|f74161:sub|81 74161:inst|f74161:sub|85 74161:inst|f74161:sub|95 74161:inst|f74161:sub|110 } { 0.000ns 0.300ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.700ns 0.200ns 0.200ns 0.800ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "STOP destination 12.300 ns + Shortest register " "Info: + Shortest clock path from clock \"STOP\" to destination register is 12.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns STOP 1 CLK PIN_133 1 " "Info: 1: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = PIN_133; Fanout = 1; CLK Node = 'STOP'" {  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { STOP } "NODE_NAME" } } { "Ad_Board_Controller.bdf" "" { Schematic "D:/project/quartus/Ad_Board_Controller/Ad_Board_Controller.bdf" { { 48 -24 144 64 "STOP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.400 ns) 8.400 ns inst7 2 COMB LC1_A29 6 " "Info: 2: + IC(2.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_A29; Fanout = 6; COMB Node = 'inst7'" {  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.500 ns" { STOP inst7 } "NODE_NAME" } } { "Ad_Board_Controller.bdf" "" { Schematic "D:/project/quartus/Ad_Board_Controller/Ad_Board_Controller.bdf" { { 152 232 296 200 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(0.000 ns) 12.300 ns 74161:inst\|f74161:sub\|110 3 REG LC7_A2 23 " "Info: 3: + IC(3.900 ns) + CELL(0.000 ns) = 12.300 ns; Loc. = LC7_A2; Fanout = 23; REG Node = '74161:inst\|f74161:sub\|110'" {  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.900 ns" { inst7 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/programdata/altera/quartus60/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.300 ns ( 51.22 % ) " "Info: Total cell delay = 6.300 ns ( 51.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.000 ns ( 48.78 % ) " "Info: Total interconnect delay = 6.000 ns ( 48.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.300 ns" { STOP inst7 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/programdata/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/programdata/altera/quartus60/win/Technology_Viewer.qrui" "12.300 ns" { STOP STOP~out inst7 74161:inst|f74161:sub|110 } { 0.000ns 0.000ns 2.100ns 3.900ns } { 0.000ns 4.900ns 1.400ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "STOP source 12.300 ns - Longest register " "Info: - Longest clock path from clock \"STOP\" to source register is 12.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns STOP 1 CLK PIN_133 1 " "Info: 1: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = PIN_133; Fanout = 1; CLK Node = 'STOP'" {  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { STOP } "NODE_NAME" } } { "Ad_Board_Controller.bdf" "" { Schematic "D:/project/quartus/Ad_Board_Controller/Ad_Board_Controller.bdf" { { 48 -24 144 64 "STOP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.400 ns) 8.400 ns inst7 2 COMB LC1_A29 6 " "Info: 2: + IC(2.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_A29; Fanout = 6; COMB Node = 'inst7'" {  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.500 ns" { STOP inst7 } "NODE_NAME" } } { "Ad_Board_Controller.bdf" "" { Schematic "D:/project/quartus/Ad_Board_Controller/Ad_Board_Controller.bdf" { { 152 232 296 200 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(0.000 ns) 12.300 ns 74161:inst\|f74161:sub\|9 3 REG LC4_A2 27 " "Info: 3: + IC(3.900 ns) + CELL(0.000 ns) = 12.300 ns; Loc. = LC4_A2; Fanout = 27; REG Node = '74161:inst\|f74161:sub\|9'" {  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.900 ns" { inst7 74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/programdata/altera/quartus60/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.300 ns ( 51.22 % ) " "Info: Total cell delay = 6.300 ns ( 51.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.000 ns ( 48.78 % ) " "Info: Total interconnect delay = 6.000 ns ( 48.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.300 ns" { STOP inst7 74161:inst|f74161:sub|9 } "NODE_NAME" } } { "d:/programdata/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/programdata/altera/quartus60/win/Technology_Viewer.qrui" "12.300 ns" { STOP STOP~out inst7 74161:inst|f74161:sub|9 } { 0.000ns 0.000ns 2.100ns 3.900ns } { 0.000ns 4.900ns 1.400ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.300 ns" { STOP inst7 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/programdata/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/programdata/altera/quartus60/win/Technology_Viewer.qrui" "12.300 ns" { STOP STOP~out inst7 74161:inst|f74161:sub|110 } { 0.000ns 0.000ns 2.100ns 3.900ns } { 0.000ns 4.900ns 1.400ns 0.000ns } } } { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.300 ns" { STOP inst7 74161:inst|f74161:sub|9 } "NODE_NAME" } } { "d:/programdata/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/programdata/altera/quartus60/win/Technology_Viewer.qrui" "12.300 ns" { STOP STOP~out inst7 74161:inst|f74161:sub|9 } { 0.000ns 0.000ns 2.100ns 3.900ns } { 0.000ns 4.900ns 1.400ns 0.000ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns + " "Info: + Micro clock to output delay of source is 0.500 ns" {  } { { "f74161.bdf" "" { Schematic "d:/programdata/altera/quartus60/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.600 ns + " "Info: + Micro setup delay of destination is 0.600 ns" {  } { { "f74161.bdf" "" { Schematic "d:/programdata/altera/quartus60/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.200 ns" { 74161:inst|f74161:sub|9 74161:inst|f74161:sub|81 74161:inst|f74161:sub|85 74161:inst|f74161:sub|95 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/programdata/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/programdata/altera/quartus60/win/Technology_Viewer.qrui" "2.200 ns" { 74161:inst|f74161:sub|9 74161:inst|f74161:sub|81 74161:inst|f74161:sub|85 74161:inst|f74161:sub|95 74161:inst|f74161:sub|110 } { 0.000ns 0.300ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.700ns 0.200ns 0.200ns 0.800ns } } } { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.300 ns" { STOP inst7 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/programdata/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/programdata/altera/quartus60/win/Technology_Viewer.qrui" "12.300 ns" { STOP STOP~out inst7 74161:inst|f74161:sub|110 } { 0.000ns 0.000ns 2.100ns 3.900ns } { 0.000ns 4.900ns 1.400ns 0.000ns } } } { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.300 ns" { STOP inst7 74161:inst|f74161:sub|9 } "NODE_NAME" } } { "d:/programdata/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/programdata/altera/quartus60/win/Technology_Viewer.qrui" "12.300 ns" { STOP STOP~out inst7 74161:inst|f74161:sub|9 } { 0.000ns 0.000ns 2.100ns 3.900ns } { 0.000ns 4.900ns 1.400ns 0.000ns } } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0}  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/programdata/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/programdata/altera/quartus60/win/Technology_Viewer.qrui" "" { 74161:inst|f74161:sub|110 } {  } {  } } } { "f74161.bdf" "" { Schematic "d:/programdata/altera/quartus60/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register 74161:inst\|f74161:sub\|9 74161:inst\|f74161:sub\|110 200.0 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 200.0 MHz between source register \"74161:inst\|f74161:sub\|9\" and destination register \"74161:inst\|f74161:sub\|110\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.5 ns 2.5 ns 5.0 ns " "Info: fmax restricted to Clock High delay (2.5 ns) plus Clock Low delay (2.5 ns) : restricted to 5.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.200 ns + Longest register register " "Info: + Longest register to register delay is 2.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst\|f74161:sub\|9 1 REG LC4_A2 27 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_A2; Fanout = 27; REG Node = '74161:inst\|f74161:sub\|9'" {  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { 74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/programdata/altera/quartus60/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.700 ns) 1.000 ns 74161:inst\|f74161:sub\|81 2 COMB LC4_A2 3 " "Info: 2: + IC(0.300 ns) + CELL(0.700 ns) = 1.000 ns; Loc. = LC4_A2; Fanout = 3; COMB Node = '74161:inst\|f74161:sub\|81'" {  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.000 ns" { 74161:inst|f74161:sub|9 74161:inst|f74161:sub|81 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/programdata/altera/quartus60/libraries/others/maxplus2/f74161.bdf" { { 256 432 480 288 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 1.200 ns 74161:inst\|f74161:sub\|85 3 COMB LC5_A2 3 " "Info: 3: + IC(0.000 ns) + CELL(0.200 ns) = 1.200 ns; Loc. = LC5_A2; Fanout = 3; COMB Node = '74161:inst\|f74161:sub\|85'" {  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.200 ns" { 74161:inst|f74161:sub|81 74161:inst|f74161:sub|85 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/programdata/altera/quartus60/libraries/others/maxplus2/f74161.bdf" { { 464 432 480 496 "85" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 1.400 ns 74161:inst\|f74161:sub\|95 4 COMB LC6_A2 1 " "Info: 4: + IC(0.000 ns) + CELL(0.200 ns) = 1.400 ns; Loc. = LC6_A2; Fanout = 1; COMB Node = '74161:inst\|f74161:sub\|95'" {  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.200 ns" { 74161:inst|f74161:sub|85 74161:inst|f74161:sub|95 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/programdata/altera/quartus60/libraries/others/maxplus2/f74161.bdf" { { 672 432 480 704 "95" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 2.200 ns 74161:inst\|f74161:sub\|110 5 REG LC7_A2 23 " "Info: 5: + IC(0.000 ns) + CELL(0.800 ns) = 2.200 ns; Loc. = LC7_A2; Fanout = 23; REG Node = '74161:inst\|f74161:sub\|110'" {  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.800 ns" { 74161:inst|f74161:sub|95 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/programdata/altera/quartus60/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.900 ns ( 86.36 % ) " "Info: Total cell delay = 1.900 ns ( 86.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.300 ns ( 13.64 % ) " "Info: Total interconnect delay = 0.300 ns ( 13.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.200 ns" { 74161:inst|f74161:sub|9 74161:inst|f74161:sub|81 74161:inst|f74161:sub|85 74161:inst|f74161:sub|95 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/programdata/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/programdata/altera/quartus60/win/Technology_Viewer.qrui" "2.200 ns" { 74161:inst|f74161:sub|9 74161:inst|f74161:sub|81 74161:inst|f74161:sub|85 74161:inst|f74161:sub|95 74161:inst|f74161:sub|110 } { 0.000ns 0.300ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.700ns 0.200ns 0.200ns 0.800ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 12.300 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 12.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns CLK 1 CLK PIN_131 4 " "Info: 1: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = PIN_131; Fanout = 4; CLK Node = 'CLK'" {  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Ad_Board_Controller.bdf" "" { Schematic "D:/project/quartus/Ad_Board_Controller/Ad_Board_Controller.bdf" { { 16 -24 144 32 "CLK" "" } { 8 144 184 24 "clk" "" } { 152 200 232 168 "clk" "" } { 456 200 240 472 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.600 ns) 8.400 ns inst7 2 COMB LC1_A29 6 " "Info: 2: + IC(1.900 ns) + CELL(1.600 ns) = 8.400 ns; Loc. = LC1_A29; Fanout = 6; COMB Node = 'inst7'" {  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.500 ns" { CLK inst7 } "NODE_NAME" } } { "Ad_Board_Controller.bdf" "" { Schematic "D:/project/quartus/Ad_Board_Controller/Ad_Board_Controller.bdf" { { 152 232 296 200 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(0.000 ns) 12.300 ns 74161:inst\|f74161:sub\|110 3 REG LC7_A2 23 " "Info: 3: + IC(3.900 ns) + CELL(0.000 ns) = 12.300 ns; Loc. = LC7_A2; Fanout = 23; REG Node = '74161:inst\|f74161:sub\|110'" {  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.900 ns" { inst7 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/programdata/altera/quartus60/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.500 ns ( 52.85 % ) " "Info: Total cell delay = 6.500 ns ( 52.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.800 ns ( 47.15 % ) " "Info: Total interconnect delay = 5.800 ns ( 47.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.300 ns" { CLK inst7 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/programdata/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/programdata/altera/quartus60/win/Technology_Viewer.qrui" "12.300 ns" { CLK CLK~out inst7 74161:inst|f74161:sub|110 } { 0.000ns 0.000ns 1.900ns 3.900ns } { 0.000ns 4.900ns 1.600ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 12.300 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 12.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns CLK 1 CLK PIN_131 4 " "Info: 1: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = PIN_131; Fanout = 4; CLK Node = 'CLK'" {  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Ad_Board_Controller.bdf" "" { Schematic "D:/project/quartus/Ad_Board_Controller/Ad_Board_Controller.bdf" { { 16 -24 144 32 "CLK" "" } { 8 144 184 24 "clk" "" } { 152 200 232 168 "clk" "" } { 456 200 240 472 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.600 ns) 8.400 ns inst7 2 COMB LC1_A29 6 " "Info: 2: + IC(1.900 ns) + CELL(1.600 ns) = 8.400 ns; Loc. = LC1_A29; Fanout = 6; COMB Node = 'inst7'" {  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.500 ns" { CLK inst7 } "NODE_NAME" } } { "Ad_Board_Controller.bdf" "" { Schematic "D:/project/quartus/Ad_Board_Controller/Ad_Board_Controller.bdf" { { 152 232 296 200 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(0.000 ns) 12.300 ns 74161:inst\|f74161:sub\|9 3 REG LC4_A2 27 " "Info: 3: + IC(3.900 ns) + CELL(0.000 ns) = 12.300 ns; Loc. = LC4_A2; Fanout = 27; REG Node = '74161:inst\|f74161:sub\|9'" {  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.900 ns" { inst7 74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/programdata/altera/quartus60/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.500 ns ( 52.85 % ) " "Info: Total cell delay = 6.500 ns ( 52.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.800 ns ( 47.15 % ) " "Info: Total interconnect delay = 5.800 ns ( 47.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.300 ns" { CLK inst7 74161:inst|f74161:sub|9 } "NODE_NAME" } } { "d:/programdata/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/programdata/altera/quartus60/win/Technology_Viewer.qrui" "12.300 ns" { CLK CLK~out inst7 74161:inst|f74161:sub|9 } { 0.000ns 0.000ns 1.900ns 3.900ns } { 0.000ns 4.900ns 1.600ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.300 ns" { CLK inst7 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/programdata/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/programdata/altera/quartus60/win/Technology_Viewer.qrui" "12.300 ns" { CLK CLK~out inst7 74161:inst|f74161:sub|110 } { 0.000ns 0.000ns 1.900ns 3.900ns } { 0.000ns 4.900ns 1.600ns 0.000ns } } } { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.300 ns" { CLK inst7 74161:inst|f74161:sub|9 } "NODE_NAME" } } { "d:/programdata/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/programdata/altera/quartus60/win/Technology_Viewer.qrui" "12.300 ns" { CLK CLK~out inst7 74161:inst|f74161:sub|9 } { 0.000ns 0.000ns 1.900ns 3.900ns } { 0.000ns 4.900ns 1.600ns 0.000ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns + " "Info: + Micro clock to output delay of source is 0.500 ns" {  } { { "f74161.bdf" "" { Schematic "d:/programdata/altera/quartus60/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.600 ns + " "Info: + Micro setup delay of destination is 0.600 ns" {  } { { "f74161.bdf" "" { Schematic "d:/programdata/altera/quartus60/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.200 ns" { 74161:inst|f74161:sub|9 74161:inst|f74161:sub|81 74161:inst|f74161:sub|85 74161:inst|f74161:sub|95 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/programdata/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/programdata/altera/quartus60/win/Technology_Viewer.qrui" "2.200 ns" { 74161:inst|f74161:sub|9 74161:inst|f74161:sub|81 74161:inst|f74161:sub|85 74161:inst|f74161:sub|95 74161:inst|f74161:sub|110 } { 0.000ns 0.300ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.700ns 0.200ns 0.200ns 0.800ns } } } { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.300 ns" { CLK inst7 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/programdata/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/programdata/altera/quartus60/win/Technology_Viewer.qrui" "12.300 ns" { CLK CLK~out inst7 74161:inst|f74161:sub|110 } { 0.000ns 0.000ns 1.900ns 3.900ns } { 0.000ns 4.900ns 1.600ns 0.000ns } } } { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.300 ns" { CLK inst7 74161:inst|f74161:sub|9 } "NODE_NAME" } } { "d:/programdata/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/programdata/altera/quartus60/win/Technology_Viewer.qrui" "12.300 ns" { CLK CLK~out inst7 74161:inst|f74161:sub|9 } { 0.000ns 0.000ns 1.900ns 3.900ns } { 0.000ns 4.900ns 1.600ns 0.000ns } } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0}  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/programdata/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/programdata/altera/quartus60/win/Technology_Viewer.qrui" "" { 74161:inst|f74161:sub|110 } {  } {  } } } { "f74161.bdf" "" { Schematic "d:/programdata/altera/quartus60/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_TSU_RESULT" "UPDATE_CHECK:inst15\|inst5 PS_2 CLK 2.800 ns register " "Info: tsu for register \"UPDATE_CHECK:inst15\|inst5\" (data pin = \"PS_2\", clock pin = \"CLK\") is 2.800 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.000 ns + Longest pin register " "Info: + Longest pin to register delay is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns PS_2 1 PIN PIN_135 46 " "Info: 1: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = PIN_135; Fanout = 46; PIN Node = 'PS_2'" {  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { PS_2 } "NODE_NAME" } } { "Ad_Board_Controller.bdf" "" { Schematic "D:/project/quartus/Ad_Board_Controller/Ad_Board_Controller.bdf" { { 96 -24 144 112 "PS_2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.300 ns) + CELL(0.800 ns) 10.000 ns UPDATE_CHECK:inst15\|inst5 2 REG LC1_A1 1 " "Info: 2: + IC(4.300 ns) + CELL(0.800 ns) = 10.000 ns; Loc. = LC1_A1; Fanout = 1; REG Node = 'UPDATE_CHECK:inst15\|inst5'" {  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.100 ns" { PS_2 UPDATE_CHECK:inst15|inst5 } "NODE_NAME" } } { "UPDATE_CHECK.bdf" "" { Schematic "D:/project/quartus/Ad_Board_Controller/UPDATE_CHECK.bdf" { { 352 328 392 432 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.700 ns ( 57.00 % ) " "Info: Total cell delay = 5.700 ns ( 57.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.300 ns ( 43.00 % ) " "Info: Total interconnect delay = 4.300 ns ( 43.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.000 ns" { PS_2 UPDATE_CHECK:inst15|inst5 } "NODE_NAME" } } { "d:/programdata/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/programdata/altera/quartus60/win/Technology_Viewer.qrui" "10.000 ns" { PS_2 PS_2~out UPDATE_CHECK:inst15|inst5 } { 0.000ns 0.000ns 4.300ns } { 0.000ns 4.900ns 0.800ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.600 ns + " "Info: + Micro setup delay of destination is 0.600 ns" {  } { { "UPDATE_CHECK.bdf" "" { Schematic "D:/project/quartus/Ad_Board_Controller/UPDATE_CHECK.bdf" { { 352 328 392 432 "inst5" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.800 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 7.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns CLK 1 CLK PIN_131 4 " "Info: 1: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = PIN_131; Fanout = 4; CLK Node = 'CLK'" {  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Ad_Board_Controller.bdf" "" { Schematic "D:/project/quartus/Ad_Board_Controller/Ad_Board_Controller.bdf" { { 16 -24 144 32 "CLK" "" } { 8 144 184 24 "clk" "" } { 152 200 232 168 "clk" "" } { 456 200 240 472 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(0.000 ns) 7.800 ns UPDATE_CHECK:inst15\|inst5 2 REG LC1_A1 1 " "Info: 2: + IC(2.900 ns) + CELL(0.000 ns) = 7.800 ns; Loc. = LC1_A1; Fanout = 1; REG Node = 'UPDATE_CHECK:inst15\|inst5'" {  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.900 ns" { CLK UPDATE_CHECK:inst15|inst5 } "NODE_NAME" } } { "UPDATE_CHECK.bdf" "" { Schematic "D:/project/quartus/Ad_Board_Controller/UPDATE_CHECK.bdf" { { 352 328 392 432 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.900 ns ( 62.82 % ) " "Info: Total cell delay = 4.900 ns ( 62.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.900 ns ( 37.18 % ) " "Info: Total interconnect delay = 2.900 ns ( 37.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.800 ns" { CLK UPDATE_CHECK:inst15|inst5 } "NODE_NAME" } } { "d:/programdata/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/programdata/altera/quartus60/win/Technology_Viewer.qrui" "7.800 ns" { CLK CLK~out UPDATE_CHECK:inst15|inst5 } { 0.000ns 0.000ns 2.900ns } { 0.000ns 4.900ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.000 ns" { PS_2 UPDATE_CHECK:inst15|inst5 } "NODE_NAME" } } { "d:/programdata/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/programdata/altera/quartus60/win/Technology_Viewer.qrui" "10.000 ns" { PS_2 PS_2~out UPDATE_CHECK:inst15|inst5 } { 0.000ns 0.000ns 4.300ns } { 0.000ns 4.900ns 0.800ns } } } { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.800 ns" { CLK UPDATE_CHECK:inst15|inst5 } "NODE_NAME" } } { "d:/programdata/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/programdata/altera/quartus60/win/Technology_Viewer.qrui" "7.800 ns" { CLK CLK~out UPDATE_CHECK:inst15|inst5 } { 0.000ns 0.000ns 2.900ns } { 0.000ns 4.900ns 0.000ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "STOP D\[15\] 74161:inst\|f74161:sub\|9 49.700 ns register " "Info: tco from clock \"STOP\" to destination pin \"D\[15\]\" through register \"74161:inst\|f74161:sub\|9\" is 49.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "STOP source 12.300 ns + Longest register " "Info: + Longest clock path from clock \"STOP\" to source register is 12.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns STOP 1 CLK PIN_133 1 " "Info: 1: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = PIN_133; Fanout = 1; CLK Node = 'STOP'" {  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { STOP } "NODE_NAME" } } { "Ad_Board_Controller.bdf" "" { Schematic "D:/project/quartus/Ad_Board_Controller/Ad_Board_Controller.bdf" { { 48 -24 144 64 "STOP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.400 ns) 8.400 ns inst7 2 COMB LC1_A29 6 " "Info: 2: + IC(2.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_A29; Fanout = 6; COMB Node = 'inst7'" {  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.500 ns" { STOP inst7 } "NODE_NAME" } } { "Ad_Board_Controller.bdf" "" { Schematic "D:/project/quartus/Ad_Board_Controller/Ad_Board_Controller.bdf" { { 152 232 296 200 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(0.000 ns) 12.300 ns 74161:inst\|f74161:sub\|9 3 REG LC4_A2 27 " "Info: 3: + IC(3.900 ns) + CELL(0.000 ns) = 12.300 ns; Loc. = LC4_A2; Fanout = 27; REG Node = '74161:inst\|f74161:sub\|9'" {  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.900 ns" { inst7 74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/programdata/altera/quartus60/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.300 ns ( 51.22 % ) " "Info: Total cell delay = 6.300 ns ( 51.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.000 ns ( 48.78 % ) " "Info: Total interconnect delay = 6.000 ns ( 48.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.300 ns" { STOP inst7 74161:inst|f74161:sub|9 } "NODE_NAME" } } { "d:/programdata/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/programdata/altera/quartus60/win/Technology_Viewer.qrui" "12.300 ns" { STOP STOP~out inst7 74161:inst|f74161:sub|9 } { 0.000ns 0.000ns 2.100ns 3.900ns } { 0.000ns 4.900ns 1.400ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns + " "Info: + Micro clock to output delay of source is 0.500 ns" {  } { { "f74161.bdf" "" { Schematic "d:/programdata/altera/quartus60/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "36.900 ns + Longest register pin " "Info: + Longest register to pin delay is 36.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst\|f74161:sub\|9 1 REG LC4_A2 27 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_A2; Fanout = 27; REG Node = '74161:inst\|f74161:sub\|9'" {  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { 74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/programdata/altera/quartus60/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.700 ns) 4.200 ns 4_16_Decoder:inst9\|74138:inst\|15~984 2 COMB LC8_A19 9 " "Info: 2: + IC(2.500 ns) + CELL(1.700 ns) = 4.200 ns; Loc. = LC8_A19; Fanout = 9; COMB Node = '4_16_Decoder:inst9\|74138:inst\|15~984'" {  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.200 ns" { 74161:inst|f74161:sub|9 4_16_Decoder:inst9|74138:inst|15~984 } "NODE_NAME" } } { "74138.bdf" "" { Schematic "d:/programdata/altera/quartus60/libraries/others/maxplus2/74138.bdf" { { 16 568 632 88 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.600 ns) 7.100 ns Pattern_2:inst4\|inst33 3 COMB LC7_A31 4 " "Info: 3: + IC(1.300 ns) + CELL(1.600 ns) = 7.100 ns; Loc. = LC7_A31; Fanout = 4; COMB Node = 'Pattern_2:inst4\|inst33'" {  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.900 ns" { 4_16_Decoder:inst9|74138:inst|15~984 Pattern_2:inst4|inst33 } "NODE_NAME" } } { "Pattern_2.bdf" "" { Schematic "D:/project/quartus/Ad_Board_Controller/Pattern_2.bdf" { { 952 96 160 1000 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.600 ns) 10.800 ns Pattern_7:inst14\|FRAME_LATCH:inst15\|74373:inst10\|67~58 4 COMB LC8_A16 2 " "Info: 4: + IC(2.100 ns) + CELL(1.600 ns) = 10.800 ns; Loc. = LC8_A16; Fanout = 2; COMB Node = 'Pattern_7:inst14\|FRAME_LATCH:inst15\|74373:inst10\|67~58'" {  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.700 ns" { Pattern_2:inst4|inst33 Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst10|67~58 } "NODE_NAME" } } { "74373.bdf" "" { Schematic "d:/programdata/altera/quartus60/libraries/others/maxplus2/74373.bdf" { { 144 320 368 176 "67" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(1.700 ns) 14.000 ns Pattern_7:inst14\|FRAME_LATCH:inst15\|74373:inst11\|74~395 5 COMB LC4_A1 3 " "Info: 5: + IC(1.500 ns) + CELL(1.700 ns) = 14.000 ns; Loc. = LC4_A1; Fanout = 3; COMB Node = 'Pattern_7:inst14\|FRAME_LATCH:inst15\|74373:inst11\|74~395'" {  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.200 ns" { Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst10|67~58 Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst11|74~395 } "NODE_NAME" } } { "74373.bdf" "" { Schematic "d:/programdata/altera/quartus60/libraries/others/maxplus2/74373.bdf" { { 760 320 368 792 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.600 ns) 16.600 ns Pattern_7:inst14\|FRAME_LATCH:inst15\|74373:inst11\|67~261 6 COMB LC7_A3 3 " "Info: 6: + IC(1.000 ns) + CELL(1.600 ns) = 16.600 ns; Loc. = LC7_A3; Fanout = 3; COMB Node = 'Pattern_7:inst14\|FRAME_LATCH:inst15\|74373:inst11\|67~261'" {  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.600 ns" { Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst11|74~395 Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst11|67~261 } "NODE_NAME" } } { "74373.bdf" "" { Schematic "d:/programdata/altera/quartus60/libraries/others/maxplus2/74373.bdf" { { 144 320 368 176 "67" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(1.700 ns) 20.600 ns Pattern_7:inst14\|FRAME_LATCH:inst15\|74373:inst5\|74~297 7 COMB LC4_A28 3 " "Info: 7: + IC(2.300 ns) + CELL(1.700 ns) = 20.600 ns; Loc. = LC4_A28; Fanout = 3; COMB Node = 'Pattern_7:inst14\|FRAME_LATCH:inst15\|74373:inst5\|74~297'" {  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.000 ns" { Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst11|67~261 Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst5|74~297 } "NODE_NAME" } } { "74373.bdf" "" { Schematic "d:/programdata/altera/quartus60/libraries/others/maxplus2/74373.bdf" { { 760 320 368 792 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 22.500 ns Pattern_7:inst14\|FRAME_LATCH:inst15\|74373:inst5\|74~299 8 COMB LC2_A28 2 " "Info: 8: + IC(0.300 ns) + CELL(1.600 ns) = 22.500 ns; Loc. = LC2_A28; Fanout = 2; COMB Node = 'Pattern_7:inst14\|FRAME_LATCH:inst15\|74373:inst5\|74~299'" {  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.900 ns" { Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst5|74~297 Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst5|74~299 } "NODE_NAME" } } { "74373.bdf" "" { Schematic "d:/programdata/altera/quartus60/libraries/others/maxplus2/74373.bdf" { { 760 320 368 792 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.700 ns) 25.300 ns Pattern_7:inst14\|FRAME_LATCH:inst15\|74373:inst5\|74~301 9 COMB LC3_A30 4 " "Info: 9: + IC(1.100 ns) + CELL(1.700 ns) = 25.300 ns; Loc. = LC3_A30; Fanout = 4; COMB Node = 'Pattern_7:inst14\|FRAME_LATCH:inst15\|74373:inst5\|74~301'" {  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.800 ns" { Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst5|74~299 Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst5|74~301 } "NODE_NAME" } } { "74373.bdf" "" { Schematic "d:/programdata/altera/quartus60/libraries/others/maxplus2/74373.bdf" { { 760 320 368 792 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.700 ns) 28.300 ns Pattern_7:inst14\|FRAME_LATCH:inst15\|74373:inst5\|74~303 10 COMB LC7_A21 1 " "Info: 10: + IC(1.300 ns) + CELL(1.700 ns) = 28.300 ns; Loc. = LC7_A21; Fanout = 1; COMB Node = 'Pattern_7:inst14\|FRAME_LATCH:inst15\|74373:inst5\|74~303'" {  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.000 ns" { Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst5|74~301 Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst5|74~303 } "NODE_NAME" } } { "74373.bdf" "" { Schematic "d:/programdata/altera/quartus60/libraries/others/maxplus2/74373.bdf" { { 760 320 368 792 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(6.300 ns) 36.900 ns D\[15\] 11 PIN PIN_33 0 " "Info: 11: + IC(2.300 ns) + CELL(6.300 ns) = 36.900 ns; Loc. = PIN_33; Fanout = 0; PIN Node = 'D\[15\]'" {  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.600 ns" { Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst5|74~303 D[15] } "NODE_NAME" } } { "Ad_Board_Controller.bdf" "" { Schematic "D:/project/quartus/Ad_Board_Controller/Ad_Board_Controller.bdf" { { 8 928 1104 24 "D\[23..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "21.200 ns ( 57.45 % ) " "Info: Total cell delay = 21.200 ns ( 57.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "15.700 ns ( 42.55 % ) " "Info: Total interconnect delay = 15.700 ns ( 42.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "36.900 ns" { 74161:inst|f74161:sub|9 4_16_Decoder:inst9|74138:inst|15~984 Pattern_2:inst4|inst33 Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst10|67~58 Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst11|74~395 Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst11|67~261 Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst5|74~297 Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst5|74~299 Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst5|74~301 Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst5|74~303 D[15] } "NODE_NAME" } } { "d:/programdata/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/programdata/altera/quartus60/win/Technology_Viewer.qrui" "36.900 ns" { 74161:inst|f74161:sub|9 4_16_Decoder:inst9|74138:inst|15~984 Pattern_2:inst4|inst33 Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst10|67~58 Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst11|74~395 Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst11|67~261 Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst5|74~297 Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst5|74~299 Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst5|74~301 Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst5|74~303 D[15] } { 0.000ns 2.500ns 1.300ns 2.100ns 1.500ns 1.000ns 2.300ns 0.300ns 1.100ns 1.300ns 2.300ns } { 0.000ns 1.700ns 1.600ns 1.600ns 1.700ns 1.600ns 1.700ns 1.600ns 1.700ns 1.700ns 6.300ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.300 ns" { STOP inst7 74161:inst|f74161:sub|9 } "NODE_NAME" } } { "d:/programdata/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/programdata/altera/quartus60/win/Technology_Viewer.qrui" "12.300 ns" { STOP STOP~out inst7 74161:inst|f74161:sub|9 } { 0.000ns 0.000ns 2.100ns 3.900ns } { 0.000ns 4.900ns 1.400ns 0.000ns } } } { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "36.900 ns" { 74161:inst|f74161:sub|9 4_16_Decoder:inst9|74138:inst|15~984 Pattern_2:inst4|inst33 Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst10|67~58 Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst11|74~395 Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst11|67~261 Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst5|74~297 Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst5|74~299 Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst5|74~301 Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst5|74~303 D[15] } "NODE_NAME" } } { "d:/programdata/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/programdata/altera/quartus60/win/Technology_Viewer.qrui" "36.900 ns" { 74161:inst|f74161:sub|9 4_16_Decoder:inst9|74138:inst|15~984 Pattern_2:inst4|inst33 Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst10|67~58 Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst11|74~395 Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst11|67~261 Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst5|74~297 Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst5|74~299 Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst5|74~301 Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst5|74~303 D[15] } { 0.000ns 2.500ns 1.300ns 2.100ns 1.500ns 1.000ns 2.300ns 0.300ns 1.100ns 1.300ns 2.300ns } { 0.000ns 1.700ns 1.600ns 1.600ns 1.700ns 1.600ns 1.700ns 1.600ns 1.700ns 1.700ns 6.300ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "PS_2 D\[23\] 40.200 ns Longest " "Info: Longest tpd from source pin \"PS_2\" to destination pin \"D\[23\]\" is 40.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns PS_2 1 PIN PIN_135 46 " "Info: 1: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = PIN_135; Fanout = 46; PIN Node = 'PS_2'" {  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { PS_2 } "NODE_NAME" } } { "Ad_Board_Controller.bdf" "" { Schematic "D:/project/quartus/Ad_Board_Controller/Ad_Board_Controller.bdf" { { 96 -24 144 112 "PS_2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.200 ns) + CELL(1.400 ns) 10.500 ns Pattern_7:inst14\|FRAME_LATCH:inst15\|74373:inst5\|69~122 2 COMB LC2_A8 1 " "Info: 2: + IC(4.200 ns) + CELL(1.400 ns) = 10.500 ns; Loc. = LC2_A8; Fanout = 1; COMB Node = 'Pattern_7:inst14\|FRAME_LATCH:inst15\|74373:inst5\|69~122'" {  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.600 ns" { PS_2 Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst5|69~122 } "NODE_NAME" } } { "74373.bdf" "" { Schematic "d:/programdata/altera/quartus60/libraries/others/maxplus2/74373.bdf" { { 320 320 368 352 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.100 ns) 12.700 ns Pattern_7:inst14\|FRAME_LATCH:inst15\|74373:inst5\|69~154 3 COMB LC7_A9 1 " "Info: 3: + IC(1.100 ns) + CELL(1.100 ns) = 12.700 ns; Loc. = LC7_A9; Fanout = 1; COMB Node = 'Pattern_7:inst14\|FRAME_LATCH:inst15\|74373:inst5\|69~154'" {  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.200 ns" { Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst5|69~122 Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst5|69~154 } "NODE_NAME" } } { "74373.bdf" "" { Schematic "d:/programdata/altera/quartus60/libraries/others/maxplus2/74373.bdf" { { 320 320 368 352 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 14.300 ns Pattern_7:inst14\|FRAME_LATCH:inst15\|74373:inst5\|69~144 4 COMB LC8_A9 2 " "Info: 4: + IC(0.000 ns) + CELL(1.600 ns) = 14.300 ns; Loc. = LC8_A9; Fanout = 2; COMB Node = 'Pattern_7:inst14\|FRAME_LATCH:inst15\|74373:inst5\|69~144'" {  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.600 ns" { Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst5|69~154 Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst5|69~144 } "NODE_NAME" } } { "74373.bdf" "" { Schematic "d:/programdata/altera/quartus60/libraries/others/maxplus2/74373.bdf" { { 320 320 368 352 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.400 ns) 17.800 ns Pattern_7:inst14\|FRAME_LATCH:inst15\|74373:inst5\|69~133 5 COMB LC6_A25 5 " "Info: 5: + IC(2.100 ns) + CELL(1.400 ns) = 17.800 ns; Loc. = LC6_A25; Fanout = 5; COMB Node = 'Pattern_7:inst14\|FRAME_LATCH:inst15\|74373:inst5\|69~133'" {  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.500 ns" { Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst5|69~144 Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst5|69~133 } "NODE_NAME" } } { "74373.bdf" "" { Schematic "d:/programdata/altera/quartus60/libraries/others/maxplus2/74373.bdf" { { 320 320 368 352 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.600 ns) 21.500 ns Pattern_7:inst14\|FRAME_LATCH:inst15\|74373:inst11\|74~394 6 COMB LC6_A5 3 " "Info: 6: + IC(2.100 ns) + CELL(1.600 ns) = 21.500 ns; Loc. = LC6_A5; Fanout = 3; COMB Node = 'Pattern_7:inst14\|FRAME_LATCH:inst15\|74373:inst11\|74~394'" {  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.700 ns" { Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst5|69~133 Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst11|74~394 } "NODE_NAME" } } { "74373.bdf" "" { Schematic "d:/programdata/altera/quartus60/libraries/others/maxplus2/74373.bdf" { { 760 320 368 792 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.600 ns) 25.300 ns Pattern_7:inst14\|FRAME_LATCH:inst15\|74373:inst11\|74~397 7 COMB LC2_A29 3 " "Info: 7: + IC(2.200 ns) + CELL(1.600 ns) = 25.300 ns; Loc. = LC2_A29; Fanout = 3; COMB Node = 'Pattern_7:inst14\|FRAME_LATCH:inst15\|74373:inst11\|74~397'" {  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.800 ns" { Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst11|74~394 Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst11|74~397 } "NODE_NAME" } } { "74373.bdf" "" { Schematic "d:/programdata/altera/quartus60/libraries/others/maxplus2/74373.bdf" { { 760 320 368 792 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.700 ns) 28.300 ns Pattern_7:inst14\|FRAME_LATCH:inst15\|74373:inst11\|74~401 8 COMB LC2_A30 3 " "Info: 8: + IC(1.300 ns) + CELL(1.700 ns) = 28.300 ns; Loc. = LC2_A30; Fanout = 3; COMB Node = 'Pattern_7:inst14\|FRAME_LATCH:inst15\|74373:inst11\|74~401'" {  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.000 ns" { Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst11|74~397 Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst11|74~401 } "NODE_NAME" } } { "74373.bdf" "" { Schematic "d:/programdata/altera/quartus60/libraries/others/maxplus2/74373.bdf" { { 760 320 368 792 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.400 ns) 30.000 ns Pattern_7:inst14\|FRAME_LATCH:inst15\|74373:inst11\|74~402 9 COMB LC5_A30 1 " "Info: 9: + IC(0.300 ns) + CELL(1.400 ns) = 30.000 ns; Loc. = LC5_A30; Fanout = 1; COMB Node = 'Pattern_7:inst14\|FRAME_LATCH:inst15\|74373:inst11\|74~402'" {  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.700 ns" { Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst11|74~401 Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst11|74~402 } "NODE_NAME" } } { "74373.bdf" "" { Schematic "d:/programdata/altera/quartus60/libraries/others/maxplus2/74373.bdf" { { 760 320 368 792 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.700 ns) 33.000 ns Pattern_7:inst14\|FRAME_LATCH:inst15\|74373:inst11\|74~407 10 COMB LC5_A27 1 " "Info: 10: + IC(1.300 ns) + CELL(1.700 ns) = 33.000 ns; Loc. = LC5_A27; Fanout = 1; COMB Node = 'Pattern_7:inst14\|FRAME_LATCH:inst15\|74373:inst11\|74~407'" {  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.000 ns" { Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst11|74~402 Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst11|74~407 } "NODE_NAME" } } { "74373.bdf" "" { Schematic "d:/programdata/altera/quartus60/libraries/others/maxplus2/74373.bdf" { { 760 320 368 792 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(6.300 ns) 40.200 ns D\[23\] 11 PIN PIN_46 0 " "Info: 11: + IC(0.900 ns) + CELL(6.300 ns) = 40.200 ns; Loc. = PIN_46; Fanout = 0; PIN Node = 'D\[23\]'" {  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.200 ns" { Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst11|74~407 D[23] } "NODE_NAME" } } { "Ad_Board_Controller.bdf" "" { Schematic "D:/project/quartus/Ad_Board_Controller/Ad_Board_Controller.bdf" { { 8 928 1104 24 "D\[23..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "24.700 ns ( 61.44 % ) " "Info: Total cell delay = 24.700 ns ( 61.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "15.500 ns ( 38.56 % ) " "Info: Total interconnect delay = 15.500 ns ( 38.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "40.200 ns" { PS_2 Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst5|69~122 Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst5|69~154 Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst5|69~144 Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst5|69~133 Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst11|74~394 Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst11|74~397 Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst11|74~401 Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst11|74~402 Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst11|74~407 D[23] } "NODE_NAME" } } { "d:/programdata/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/programdata/altera/quartus60/win/Technology_Viewer.qrui" "40.200 ns" { PS_2 PS_2~out Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst5|69~122 Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst5|69~154 Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst5|69~144 Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst5|69~133 Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst11|74~394 Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst11|74~397 Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst11|74~401 Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst11|74~402 Pattern_7:inst14|FRAME_LATCH:inst15|74373:inst11|74~407 D[23] } { 0.000ns 0.000ns 4.200ns 1.100ns 0.000ns 2.100ns 2.100ns 2.200ns 1.300ns 0.300ns 1.300ns 0.900ns } { 0.000ns 4.900ns 1.400ns 1.100ns 1.600ns 1.400ns 1.600ns 1.600ns 1.700ns 1.400ns 1.700ns 6.300ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "UPDATE_CHECK:inst15\|inst PS_0 CLK -0.200 ns register " "Info: th for register \"UPDATE_CHECK:inst15\|inst\" (data pin = \"PS_0\", clock pin = \"CLK\") is -0.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.700 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 7.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns CLK 1 CLK PIN_131 4 " "Info: 1: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = PIN_131; Fanout = 4; CLK Node = 'CLK'" {  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Ad_Board_Controller.bdf" "" { Schematic "D:/project/quartus/Ad_Board_Controller/Ad_Board_Controller.bdf" { { 16 -24 144 32 "CLK" "" } { 8 144 184 24 "clk" "" } { 152 200 232 168 "clk" "" } { 456 200 240 472 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(0.000 ns) 7.700 ns UPDATE_CHECK:inst15\|inst 2 REG LC1_A7 1 " "Info: 2: + IC(2.800 ns) + CELL(0.000 ns) = 7.700 ns; Loc. = LC1_A7; Fanout = 1; REG Node = 'UPDATE_CHECK:inst15\|inst'" {  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.800 ns" { CLK UPDATE_CHECK:inst15|inst } "NODE_NAME" } } { "UPDATE_CHECK.bdf" "" { Schematic "D:/project/quartus/Ad_Board_Controller/UPDATE_CHECK.bdf" { { 160 328 392 240 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.900 ns ( 63.64 % ) " "Info: Total cell delay = 4.900 ns ( 63.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.800 ns ( 36.36 % ) " "Info: Total interconnect delay = 2.800 ns ( 36.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.700 ns" { CLK UPDATE_CHECK:inst15|inst } "NODE_NAME" } } { "d:/programdata/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/programdata/altera/quartus60/win/Technology_Viewer.qrui" "7.700 ns" { CLK CLK~out UPDATE_CHECK:inst15|inst } { 0.000ns 0.000ns 2.800ns } { 0.000ns 4.900ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "1.300 ns + " "Info: + Micro hold delay of destination is 1.300 ns" {  } { { "UPDATE_CHECK.bdf" "" { Schematic "D:/project/quartus/Ad_Board_Controller/UPDATE_CHECK.bdf" { { 160 328 392 240 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.200 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns PS_0 1 PIN PIN_132 45 " "Info: 1: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = PIN_132; Fanout = 45; PIN Node = 'PS_0'" {  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { PS_0 } "NODE_NAME" } } { "Ad_Board_Controller.bdf" "" { Schematic "D:/project/quartus/Ad_Board_Controller/Ad_Board_Controller.bdf" { { 64 -24 144 80 "PS_0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.500 ns) + CELL(0.800 ns) 9.200 ns UPDATE_CHECK:inst15\|inst 2 REG LC1_A7 1 " "Info: 2: + IC(3.500 ns) + CELL(0.800 ns) = 9.200 ns; Loc. = LC1_A7; Fanout = 1; REG Node = 'UPDATE_CHECK:inst15\|inst'" {  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.300 ns" { PS_0 UPDATE_CHECK:inst15|inst } "NODE_NAME" } } { "UPDATE_CHECK.bdf" "" { Schematic "D:/project/quartus/Ad_Board_Controller/UPDATE_CHECK.bdf" { { 160 328 392 240 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.700 ns ( 61.96 % ) " "Info: Total cell delay = 5.700 ns ( 61.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.500 ns ( 38.04 % ) " "Info: Total interconnect delay = 3.500 ns ( 38.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.200 ns" { PS_0 UPDATE_CHECK:inst15|inst } "NODE_NAME" } } { "d:/programdata/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/programdata/altera/quartus60/win/Technology_Viewer.qrui" "9.200 ns" { PS_0 PS_0~out UPDATE_CHECK:inst15|inst } { 0.000ns 0.000ns 3.500ns } { 0.000ns 4.900ns 0.800ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.700 ns" { CLK UPDATE_CHECK:inst15|inst } "NODE_NAME" } } { "d:/programdata/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/programdata/altera/quartus60/win/Technology_Viewer.qrui" "7.700 ns" { CLK CLK~out UPDATE_CHECK:inst15|inst } { 0.000ns 0.000ns 2.800ns } { 0.000ns 4.900ns 0.000ns } } } { "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/programdata/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.200 ns" { PS_0 UPDATE_CHECK:inst15|inst } "NODE_NAME" } } { "d:/programdata/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/programdata/altera/quartus60/win/Technology_Viewer.qrui" "9.200 ns" { PS_0 PS_0~out UPDATE_CHECK:inst15|inst } { 0.000ns 0.000ns 3.500ns } { 0.000ns 4.900ns 0.800ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 03 00:24:27 2023 " "Info: Processing ended: Mon Jul 03 00:24:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
