#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000199b63f5dc0 .scope module, "bench" "bench" 2 3;
 .timescale 0 0;
v00000199b652a0a0_0 .var "CLK", 0 0;
o00000199b64bee28 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000199b6528f20_0 .net "LEDS", 31 0, o00000199b64bee28;  0 drivers
L_00000199b6534608 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000199b6529ce0_0 .net "RESET", 0 0, L_00000199b6534608;  1 drivers
v00000199b6528d40_0 .net "clk", 0 0, L_00000199b6528b60;  1 drivers
v00000199b65299c0_0 .var "prev_LEDS", 31 0;
S_00000199b63f5f50 .scope module, "divide" "clock_divider" 2 10, 3 336 0, S_00000199b63f5dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /OUTPUT 1 "dCLK";
P_00000199b64973d0 .param/l "DIV" 0 3 341, +C4<00000000000000000000000000010010>;
v00000199b64af700_0 .net "CLK", 0 0, v00000199b652a0a0_0;  1 drivers
v00000199b64b0ba0_0 .net "RESET", 0 0, L_00000199b6534608;  alias, 1 drivers
v00000199b64af7a0_0 .net "dCLK", 0 0, L_00000199b6528b60;  alias, 1 drivers
v00000199b64afa20_0 .var "divided_clk", 18 0;
E_00000199b6496cd0 .event posedge, v00000199b64af700_0;
L_00000199b6528b60 .part v00000199b64afa20_0, 18, 1;
S_00000199b6379e10 .scope module, "test" "SOC" 2 16, 3 1 0, S_00000199b63f5dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /OUTPUT 32 "LEDS";
v00000199b652a000_0 .net "CLK", 0 0, L_00000199b6528b60;  alias, 1 drivers
v00000199b6529560_0 .net "LEDS", 31 0, o00000199b64bee28;  alias, 0 drivers
v00000199b6529920_0 .net "RESET", 0 0, L_00000199b6534608;  alias, 1 drivers
v00000199b6528a20_0 .net "address", 31 0, L_00000199b6529420;  1 drivers
v00000199b6528de0_0 .net "data", 31 0, v00000199b6528c00_0;  1 drivers
v00000199b6529100_0 .net "read", 0 0, L_00000199b63ead20;  1 drivers
S_00000199b6379fa0 .scope module, "CPU" "processor" 3 14, 3 27 0, S_00000199b6379e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 32 "data";
    .port_info 2 /OUTPUT 32 "address";
    .port_info 3 /OUTPUT 1 "read";
P_00000199b64b5b20 .param/l "decode" 1 3 67, +C4<00000000000000000000000000000001>;
P_00000199b64b5b58 .param/l "execute" 1 3 68, +C4<00000000000000000000000000000010>;
P_00000199b64b5b90 .param/l "fetch" 1 3 66, +C4<00000000000000000000000000000000>;
P_00000199b64b5bc8 .param/l "memory" 1 3 69, +C4<00000000000000000000000000000011>;
P_00000199b64b5c00 .param/l "writeback" 1 3 70, +C4<00000000000000000000000000000100>;
L_00000199b63ead20 .functor OR 1, L_00000199b6529740, L_00000199b6529380, C4<0>, C4<0>;
L_00000199b63eb340 .functor BUFZ 32, v00000199b64afde0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000199b63eb260 .functor OR 1, L_00000199b658c680, L_00000199b658d300, C4<0>, C4<0>;
L_00000199b63eb0a0 .functor OR 1, L_00000199b658d440, L_00000199b658d300, C4<0>, C4<0>;
L_00000199b63eb110 .functor OR 1, L_00000199b658e480, L_00000199b658c680, C4<0>, C4<0>;
L_00000199b63eb3b0 .functor OR 1, L_00000199b63eb110, L_00000199b658d440, C4<0>, C4<0>;
L_00000199b6590d10 .functor OR 1, L_00000199b63eb3b0, L_00000199b658d300, C4<0>, C4<0>;
L_00000199b65915d0 .functor OR 1, L_00000199b6590d10, L_00000199b658e700, C4<0>, C4<0>;
L_00000199b6590840 .functor OR 1, L_00000199b65915d0, L_00000199b658c7c0, C4<0>, C4<0>;
L_00000199b6590760 .functor AND 1, L_00000199b6590840, L_00000199b658f9c0, C4<1>, C4<1>;
L_00000199b6591fe0 .functor AND 1, L_00000199b658eac0, v00000199b650a730_0, C4<1>, C4<1>;
L_00000199b6590ae0 .functor OR 1, L_00000199b6591fe0, L_00000199b658d440, C4<0>, C4<0>;
L_00000199b65912c0 .functor AND 1, L_00000199b6590460, L_00000199b658ca40, C4<1>, C4<1>;
v00000199b650b590_0 .net "ALU_I", 0 0, L_00000199b658e480;  1 drivers
v00000199b650b770_0 .net "ALUimm_I", 0 0, L_00000199b658c680;  1 drivers
v00000199b650b9f0_0 .net "AUIPC_I", 0 0, L_00000199b658c7c0;  1 drivers
v00000199b650ba90_0 .net "CLK", 0 0, L_00000199b6528b60;  alias, 1 drivers
v00000199b650bb30_0 .net "JALR_I", 0 0, L_00000199b658d300;  1 drivers
v00000199b650bdb0_0 .net "JAL_I", 0 0, L_00000199b658d440;  1 drivers
v00000199b6515a10_0 .net "LEDS", 0 0, L_00000199b6529ba0;  1 drivers
v00000199b6515f10_0 .var "LEDSoutput", 31 0;
v00000199b6516230_0 .net "LUI_I", 0 0, L_00000199b658d260;  1 drivers
v00000199b65147f0_0 .var "PC", 31 0;
v00000199b6515150_0 .net "PCplus4", 31 0, L_00000199b658f920;  1 drivers
v00000199b6515c90_0 .net "PCplusImmediate", 31 0, L_00000199b6590280;  1 drivers
v00000199b6514bb0_0 .net *"_ivl_0", 31 0, L_00000199b6529060;  1 drivers
v00000199b6515970_0 .net *"_ivl_101", 0 0, L_00000199b65900a0;  1 drivers
v00000199b65155b0_0 .net *"_ivl_103", 7 0, L_00000199b6590320;  1 drivers
v00000199b6515470_0 .net *"_ivl_105", 7 0, L_00000199b658f2e0;  1 drivers
v00000199b65144d0_0 .net *"_ivl_109", 1 0, L_00000199b658f560;  1 drivers
L_00000199b65346e0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000199b6515bf0_0 .net *"_ivl_11", 28 0, L_00000199b65346e0;  1 drivers
L_00000199b6534920 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000199b65156f0_0 .net/2u *"_ivl_110", 1 0, L_00000199b6534920;  1 drivers
v00000199b6514ed0_0 .net *"_ivl_115", 1 0, L_00000199b658f6a0;  1 drivers
L_00000199b6534968 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000199b6515650_0 .net/2u *"_ivl_116", 1 0, L_00000199b6534968;  1 drivers
L_00000199b6534728 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v00000199b65160f0_0 .net/2u *"_ivl_12", 31 0, L_00000199b6534728;  1 drivers
v00000199b6515e70_0 .net *"_ivl_120", 23 0, L_00000199b658fe20;  1 drivers
v00000199b6515d30_0 .net *"_ivl_122", 31 0, L_00000199b658ff60;  1 drivers
v00000199b6514570_0 .net *"_ivl_124", 15 0, L_00000199b6590000;  1 drivers
v00000199b6514e30_0 .net *"_ivl_126", 31 0, L_00000199b658efc0;  1 drivers
v00000199b65149d0_0 .net *"_ivl_128", 31 0, L_00000199b658f100;  1 drivers
v00000199b6515510_0 .net *"_ivl_133", 0 0, L_00000199b65903c0;  1 drivers
v00000199b6514610_0 .net *"_ivl_135", 0 0, L_00000199b6590460;  1 drivers
v00000199b6515790_0 .net *"_ivl_137", 0 0, L_00000199b658f1a0;  1 drivers
v00000199b65162d0_0 .net *"_ivl_139", 0 0, L_00000199b658f240;  1 drivers
v00000199b6515830_0 .net *"_ivl_14", 0 0, L_00000199b6529380;  1 drivers
v00000199b6515330_0 .net *"_ivl_140", 0 0, L_00000199b658ca40;  1 drivers
v00000199b6514430_0 .net *"_ivl_147", 6 0, L_00000199b658d620;  1 drivers
L_00000199b6534b18 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v00000199b6514f70_0 .net/2u *"_ivl_148", 6 0, L_00000199b6534b18;  1 drivers
v00000199b6514930_0 .net *"_ivl_153", 6 0, L_00000199b658e520;  1 drivers
L_00000199b6534b60 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v00000199b6515dd0_0 .net/2u *"_ivl_154", 6 0, L_00000199b6534b60;  1 drivers
v00000199b65158d0_0 .net *"_ivl_159", 6 0, L_00000199b658d8a0;  1 drivers
L_00000199b6534ba8 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v00000199b6515290_0 .net/2u *"_ivl_160", 6 0, L_00000199b6534ba8;  1 drivers
v00000199b6515ab0_0 .net *"_ivl_165", 6 0, L_00000199b658e660;  1 drivers
L_00000199b6534bf0 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v00000199b6515b50_0 .net/2u *"_ivl_166", 6 0, L_00000199b6534bf0;  1 drivers
v00000199b65146b0_0 .net *"_ivl_171", 6 0, L_00000199b658d3a0;  1 drivers
L_00000199b6534c38 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v00000199b6515fb0_0 .net/2u *"_ivl_172", 6 0, L_00000199b6534c38;  1 drivers
v00000199b6516050_0 .net *"_ivl_177", 6 0, L_00000199b658eb60;  1 drivers
L_00000199b6534c80 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v00000199b6516190_0 .net/2u *"_ivl_178", 6 0, L_00000199b6534c80;  1 drivers
v00000199b6514750_0 .net *"_ivl_18", 31 0, L_00000199b6528ca0;  1 drivers
v00000199b6515010_0 .net *"_ivl_183", 6 0, L_00000199b658d4e0;  1 drivers
L_00000199b6534cc8 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v00000199b6514890_0 .net/2u *"_ivl_184", 6 0, L_00000199b6534cc8;  1 drivers
v00000199b6514a70_0 .net *"_ivl_189", 6 0, L_00000199b658d940;  1 drivers
L_00000199b6534d10 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v00000199b6514b10_0 .net/2u *"_ivl_190", 6 0, L_00000199b6534d10;  1 drivers
v00000199b6514c50_0 .net *"_ivl_195", 6 0, L_00000199b658dda0;  1 drivers
L_00000199b6534d58 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v00000199b6514cf0_0 .net/2u *"_ivl_196", 6 0, L_00000199b6534d58;  1 drivers
v00000199b65151f0_0 .net *"_ivl_201", 6 0, L_00000199b658eca0;  1 drivers
L_00000199b6534da0 .functor BUFT 1, C4<0001111>, C4<0>, C4<0>, C4<0>;
v00000199b6514d90_0 .net/2u *"_ivl_202", 6 0, L_00000199b6534da0;  1 drivers
v00000199b65150b0_0 .net *"_ivl_207", 6 0, L_00000199b658ec00;  1 drivers
L_00000199b6534de8 .functor BUFT 1, C4<1110011>, C4<0>, C4<0>, C4<0>;
v00000199b65153d0_0 .net/2u *"_ivl_208", 6 0, L_00000199b6534de8;  1 drivers
L_00000199b6534770 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000199b65178e0_0 .net *"_ivl_21", 28 0, L_00000199b6534770;  1 drivers
L_00000199b65347b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000199b65166c0_0 .net/2u *"_ivl_22", 31 0, L_00000199b65347b8;  1 drivers
v00000199b6518240_0 .net *"_ivl_223", 0 0, L_00000199b658d6c0;  1 drivers
v00000199b65168a0_0 .net *"_ivl_224", 19 0, L_00000199b658d760;  1 drivers
v00000199b6517980_0 .net *"_ivl_227", 11 0, L_00000199b658cb80;  1 drivers
v00000199b6517ca0_0 .net *"_ivl_231", 19 0, L_00000199b658dc60;  1 drivers
L_00000199b6534e30 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v00000199b6517fc0_0 .net/2u *"_ivl_232", 11 0, L_00000199b6534e30;  1 drivers
v00000199b6518100_0 .net *"_ivl_237", 0 0, L_00000199b658e7a0;  1 drivers
v00000199b65172a0_0 .net *"_ivl_238", 19 0, L_00000199b658e020;  1 drivers
v00000199b6517520_0 .net *"_ivl_24", 0 0, L_00000199b65292e0;  1 drivers
v00000199b65170c0_0 .net *"_ivl_241", 6 0, L_00000199b658cd60;  1 drivers
v00000199b65181a0_0 .net *"_ivl_243", 4 0, L_00000199b658ce00;  1 drivers
v00000199b6517200_0 .net *"_ivl_247", 0 0, L_00000199b658dee0;  1 drivers
v00000199b6516800_0 .net *"_ivl_248", 19 0, L_00000199b658e2a0;  1 drivers
v00000199b65175c0_0 .net *"_ivl_251", 0 0, L_00000199b658e340;  1 drivers
v00000199b6516440_0 .net *"_ivl_253", 5 0, L_00000199b658e3e0;  1 drivers
v00000199b6517a20_0 .net *"_ivl_255", 3 0, L_00000199b65973e0;  1 drivers
L_00000199b6534e78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000199b6518060_0 .net/2u *"_ivl_256", 0 0, L_00000199b6534e78;  1 drivers
v00000199b65182e0_0 .net *"_ivl_261", 0 0, L_00000199b6597980;  1 drivers
v00000199b6516940_0 .net *"_ivl_262", 11 0, L_00000199b6596080;  1 drivers
v00000199b6517340_0 .net *"_ivl_265", 7 0, L_00000199b6596440;  1 drivers
v00000199b6517d40_0 .net *"_ivl_267", 0 0, L_00000199b6597a20;  1 drivers
v00000199b6516c60_0 .net *"_ivl_269", 9 0, L_00000199b65970c0;  1 drivers
L_00000199b6534ec0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000199b6517ac0_0 .net/2u *"_ivl_270", 0 0, L_00000199b6534ec0;  1 drivers
L_00000199b6534650 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000199b6517660_0 .net *"_ivl_3", 28 0, L_00000199b6534650;  1 drivers
v00000199b6517700_0 .net *"_ivl_30", 0 0, L_00000199b63eb260;  1 drivers
v00000199b6516580_0 .net *"_ivl_37", 0 0, L_00000199b63eb0a0;  1 drivers
v00000199b6516ee0_0 .net *"_ivl_38", 31 0, L_00000199b658fb00;  1 drivers
L_00000199b6534698 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000199b6517de0_0 .net/2u *"_ivl_4", 31 0, L_00000199b6534698;  1 drivers
v00000199b6517f20_0 .net *"_ivl_40", 31 0, L_00000199b658f600;  1 drivers
v00000199b6516da0_0 .net *"_ivl_42", 31 0, L_00000199b658f7e0;  1 drivers
v00000199b65177a0_0 .net *"_ivl_47", 0 0, L_00000199b63eb110;  1 drivers
v00000199b65164e0_0 .net *"_ivl_49", 0 0, L_00000199b63eb3b0;  1 drivers
v00000199b6516620_0 .net *"_ivl_51", 0 0, L_00000199b6590d10;  1 drivers
v00000199b6516760_0 .net *"_ivl_53", 0 0, L_00000199b65915d0;  1 drivers
v00000199b65169e0_0 .net *"_ivl_55", 0 0, L_00000199b6590840;  1 drivers
v00000199b6516a80_0 .net *"_ivl_56", 31 0, L_00000199b658fba0;  1 drivers
L_00000199b6534800 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000199b6517b60_0 .net *"_ivl_59", 28 0, L_00000199b6534800;  1 drivers
v00000199b6517840_0 .net *"_ivl_6", 0 0, L_00000199b6529740;  1 drivers
L_00000199b6534848 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000199b6517160_0 .net/2u *"_ivl_60", 31 0, L_00000199b6534848;  1 drivers
v00000199b6516b20_0 .net *"_ivl_62", 0 0, L_00000199b658f9c0;  1 drivers
v00000199b6516e40_0 .net *"_ivl_67", 0 0, L_00000199b6591fe0;  1 drivers
v00000199b6517e80_0 .net *"_ivl_69", 0 0, L_00000199b6590ae0;  1 drivers
v00000199b6517c00_0 .net *"_ivl_71", 30 0, L_00000199b658ee80;  1 drivers
L_00000199b6534890 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000199b6516bc0_0 .net/2u *"_ivl_72", 0 0, L_00000199b6534890;  1 drivers
v00000199b6516d00_0 .net *"_ivl_74", 31 0, L_00000199b658f380;  1 drivers
v00000199b6516f80_0 .net *"_ivl_76", 31 0, L_00000199b658fce0;  1 drivers
v00000199b6517020_0 .net *"_ivl_8", 31 0, L_00000199b65291a0;  1 drivers
v00000199b65173e0_0 .net *"_ivl_80", 31 0, L_00000199b65901e0;  1 drivers
v00000199b6517480_0 .net *"_ivl_82", 31 0, L_00000199b658fec0;  1 drivers
L_00000199b65348d8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000199b6519490_0 .net/2u *"_ivl_86", 31 0, L_00000199b65348d8;  1 drivers
v00000199b651a070_0 .net *"_ivl_93", 0 0, L_00000199b658fa60;  1 drivers
v00000199b6519df0_0 .net *"_ivl_95", 15 0, L_00000199b658f740;  1 drivers
v00000199b6518ef0_0 .net *"_ivl_97", 15 0, L_00000199b658f060;  1 drivers
v00000199b65198f0_0 .net "addition", 31 0, L_00000199b6591560;  1 drivers
v00000199b6518630_0 .net "address", 31 0, L_00000199b6529420;  alias, 1 drivers
v00000199b65189f0_0 .net "addressLoadStore", 31 0, L_00000199b658fc40;  1 drivers
v00000199b6519e90_0 .net "branchImmediate", 31 0, L_00000199b6597840;  1 drivers
v00000199b6519b70_0 .net "branch_I", 0 0, L_00000199b658eac0;  1 drivers
v00000199b6518a90_0 .net "byteAccess", 0 0, L_00000199b658fd80;  1 drivers
v00000199b6518590_0 .net "byteLoad", 7 0, L_00000199b658f880;  1 drivers
v00000199b6519670_0 .net "data", 31 0, v00000199b6528c00_0;  alias, 1 drivers
v00000199b65195d0_0 .net "fence_I", 0 0, L_00000199b658d580;  1 drivers
v00000199b6519c10_0 .net "funct3", 2 0, L_00000199b658c900;  1 drivers
v00000199b6519d50_0 .net "funct7", 6 0, L_00000199b658c9a0;  1 drivers
v00000199b6518f90_0 .net "halfwordAccess", 0 0, L_00000199b658ef20;  1 drivers
v00000199b65197b0_0 .net "halfwordLoad", 15 0, L_00000199b658f420;  1 drivers
v00000199b6518b30_0 .net "immediateImmediate", 31 0, L_00000199b658d9e0;  1 drivers
v00000199b65186d0_0 .var "instruction", 31 0;
v00000199b6519fd0_0 .net "jumpImmediate", 31 0, L_00000199b6597700;  1 drivers
v00000199b6518c70_0 .net "loadData", 31 0, L_00000199b6590140;  1 drivers
v00000199b6519f30_0 .net "loadSign", 0 0, L_00000199b65912c0;  1 drivers
v00000199b6518bd0_0 .net "load_I", 0 0, L_00000199b658e700;  1 drivers
v00000199b651a110_0 .net "nextPC", 31 0, L_00000199b6590500;  1 drivers
v00000199b6519030_0 .net "rd", 4 0, L_00000199b658e160;  1 drivers
v00000199b6518e50_0 .net "read", 0 0, L_00000199b63ead20;  alias, 1 drivers
v00000199b6518d10_0 .net "rs1", 4 0, L_00000199b658db20;  1 drivers
v00000199b651a1b0_0 .net "rs1Value", 31 0, v00000199b64afde0_0;  1 drivers
v00000199b6519cb0_0 .net "rs2", 4 0, L_00000199b658ede0;  1 drivers
v00000199b6519850_0 .net "rs2Value", 31 0, v00000199b650a5f0_0;  1 drivers
v00000199b6519170_0 .var "state", 2 0;
v00000199b651a250_0 .net "storeImmediate", 31 0, L_00000199b658e0c0;  1 drivers
v00000199b651a2f0_0 .net "store_I", 0 0, L_00000199b658df80;  1 drivers
v00000199b6518db0_0 .net "system_I", 0 0, L_00000199b658ed40;  1 drivers
v00000199b6519990_0 .net "takeBranch", 0 0, v00000199b650a730_0;  1 drivers
v00000199b65190d0_0 .net "upperImmediate", 31 0, L_00000199b658ccc0;  1 drivers
v00000199b6519530_0 .net "value1Register", 31 0, L_00000199b63eb340;  1 drivers
v00000199b6519350_0 .net "value2Register", 31 0, L_00000199b6529b00;  1 drivers
v00000199b6518450_0 .net "writeData", 31 0, L_00000199b658f4c0;  1 drivers
v00000199b65184f0_0 .net "writeDataALU", 31 0, v00000199b650b6d0_0;  1 drivers
v00000199b6519210_0 .net "writeEnable", 0 0, L_00000199b6590760;  1 drivers
L_00000199b6529060 .concat [ 3 29 0 0], v00000199b6519170_0, L_00000199b6534650;
L_00000199b6529740 .cmp/eq 32, L_00000199b6529060, L_00000199b6534698;
L_00000199b65291a0 .concat [ 3 29 0 0], v00000199b6519170_0, L_00000199b65346e0;
L_00000199b6529380 .cmp/eq 32, L_00000199b65291a0, L_00000199b6534728;
L_00000199b6528ca0 .concat [ 3 29 0 0], v00000199b6519170_0, L_00000199b6534770;
L_00000199b65292e0 .cmp/eq 32, L_00000199b6528ca0, L_00000199b65347b8;
L_00000199b6529420 .functor MUXZ 32, L_00000199b658fc40, v00000199b65147f0_0, L_00000199b65292e0, C4<>;
L_00000199b6529b00 .functor MUXZ 32, v00000199b650a5f0_0, L_00000199b658d9e0, L_00000199b63eb260, C4<>;
L_00000199b6529ba0 .part v00000199b6515f10_0, 0, 1;
L_00000199b658fb00 .functor MUXZ 32, v00000199b650b6d0_0, L_00000199b6590140, L_00000199b658e700, C4<>;
L_00000199b658f600 .functor MUXZ 32, L_00000199b658fb00, L_00000199b6590280, L_00000199b658c7c0, C4<>;
L_00000199b658f7e0 .functor MUXZ 32, L_00000199b658f600, L_00000199b658ccc0, L_00000199b658d260, C4<>;
L_00000199b658f4c0 .functor MUXZ 32, L_00000199b658f7e0, L_00000199b658f920, L_00000199b63eb0a0, C4<>;
L_00000199b658fba0 .concat [ 3 29 0 0], v00000199b6519170_0, L_00000199b6534800;
L_00000199b658f9c0 .cmp/eq 32, L_00000199b658fba0, L_00000199b6534848;
L_00000199b658ee80 .part L_00000199b6591560, 1, 31;
L_00000199b658f380 .concat [ 1 31 0 0], L_00000199b6534890, L_00000199b658ee80;
L_00000199b658fce0 .functor MUXZ 32, L_00000199b658f920, L_00000199b658f380, L_00000199b658d300, C4<>;
L_00000199b6590500 .functor MUXZ 32, L_00000199b658fce0, L_00000199b6590280, L_00000199b6590ae0, C4<>;
L_00000199b65901e0 .functor MUXZ 32, L_00000199b6597840, L_00000199b658ccc0, L_00000199b658c7c0, C4<>;
L_00000199b658fec0 .functor MUXZ 32, L_00000199b65901e0, L_00000199b6597700, L_00000199b658d440, C4<>;
L_00000199b6590280 .arith/sum 32, v00000199b65147f0_0, L_00000199b658fec0;
L_00000199b658f920 .arith/sum 32, v00000199b65147f0_0, L_00000199b65348d8;
L_00000199b658fc40 .arith/sum 32, L_00000199b63eb340, L_00000199b658d9e0;
L_00000199b658fa60 .part L_00000199b658fc40, 1, 1;
L_00000199b658f740 .part v00000199b6528c00_0, 16, 16;
L_00000199b658f060 .part v00000199b6528c00_0, 0, 16;
L_00000199b658f420 .functor MUXZ 16, L_00000199b658f060, L_00000199b658f740, L_00000199b658fa60, C4<>;
L_00000199b65900a0 .part L_00000199b658fc40, 0, 1;
L_00000199b6590320 .part L_00000199b658f420, 8, 8;
L_00000199b658f2e0 .part L_00000199b658f420, 0, 8;
L_00000199b658f880 .functor MUXZ 8, L_00000199b658f2e0, L_00000199b6590320, L_00000199b65900a0, C4<>;
L_00000199b658f560 .part L_00000199b658c900, 0, 2;
L_00000199b658fd80 .cmp/eq 2, L_00000199b658f560, L_00000199b6534920;
L_00000199b658f6a0 .part L_00000199b658c900, 0, 2;
L_00000199b658ef20 .cmp/eq 2, L_00000199b658f6a0, L_00000199b6534968;
LS_00000199b658fe20_0_0 .concat [ 1 1 1 1], L_00000199b65912c0, L_00000199b65912c0, L_00000199b65912c0, L_00000199b65912c0;
LS_00000199b658fe20_0_4 .concat [ 1 1 1 1], L_00000199b65912c0, L_00000199b65912c0, L_00000199b65912c0, L_00000199b65912c0;
LS_00000199b658fe20_0_8 .concat [ 1 1 1 1], L_00000199b65912c0, L_00000199b65912c0, L_00000199b65912c0, L_00000199b65912c0;
LS_00000199b658fe20_0_12 .concat [ 1 1 1 1], L_00000199b65912c0, L_00000199b65912c0, L_00000199b65912c0, L_00000199b65912c0;
LS_00000199b658fe20_0_16 .concat [ 1 1 1 1], L_00000199b65912c0, L_00000199b65912c0, L_00000199b65912c0, L_00000199b65912c0;
LS_00000199b658fe20_0_20 .concat [ 1 1 1 1], L_00000199b65912c0, L_00000199b65912c0, L_00000199b65912c0, L_00000199b65912c0;
LS_00000199b658fe20_1_0 .concat [ 4 4 4 4], LS_00000199b658fe20_0_0, LS_00000199b658fe20_0_4, LS_00000199b658fe20_0_8, LS_00000199b658fe20_0_12;
LS_00000199b658fe20_1_4 .concat [ 4 4 0 0], LS_00000199b658fe20_0_16, LS_00000199b658fe20_0_20;
L_00000199b658fe20 .concat [ 16 8 0 0], LS_00000199b658fe20_1_0, LS_00000199b658fe20_1_4;
L_00000199b658ff60 .concat [ 8 24 0 0], L_00000199b658f880, L_00000199b658fe20;
LS_00000199b6590000_0_0 .concat [ 1 1 1 1], L_00000199b65912c0, L_00000199b65912c0, L_00000199b65912c0, L_00000199b65912c0;
LS_00000199b6590000_0_4 .concat [ 1 1 1 1], L_00000199b65912c0, L_00000199b65912c0, L_00000199b65912c0, L_00000199b65912c0;
LS_00000199b6590000_0_8 .concat [ 1 1 1 1], L_00000199b65912c0, L_00000199b65912c0, L_00000199b65912c0, L_00000199b65912c0;
LS_00000199b6590000_0_12 .concat [ 1 1 1 1], L_00000199b65912c0, L_00000199b65912c0, L_00000199b65912c0, L_00000199b65912c0;
L_00000199b6590000 .concat [ 4 4 4 4], LS_00000199b6590000_0_0, LS_00000199b6590000_0_4, LS_00000199b6590000_0_8, LS_00000199b6590000_0_12;
L_00000199b658efc0 .concat [ 16 16 0 0], L_00000199b658f420, L_00000199b6590000;
L_00000199b658f100 .functor MUXZ 32, v00000199b6528c00_0, L_00000199b658efc0, L_00000199b658ef20, C4<>;
L_00000199b6590140 .functor MUXZ 32, L_00000199b658f100, L_00000199b658ff60, L_00000199b658fd80, C4<>;
L_00000199b65903c0 .part L_00000199b658c900, 2, 1;
L_00000199b6590460 .reduce/nor L_00000199b65903c0;
L_00000199b658f1a0 .part L_00000199b658f880, 7, 1;
L_00000199b658f240 .part L_00000199b658f420, 15, 1;
L_00000199b658ca40 .functor MUXZ 1, L_00000199b658f240, L_00000199b658f1a0, L_00000199b658fd80, C4<>;
L_00000199b658d620 .part v00000199b65186d0_0, 0, 7;
L_00000199b658d260 .cmp/eq 7, L_00000199b658d620, L_00000199b6534b18;
L_00000199b658e520 .part v00000199b65186d0_0, 0, 7;
L_00000199b658c7c0 .cmp/eq 7, L_00000199b658e520, L_00000199b6534b60;
L_00000199b658d8a0 .part v00000199b65186d0_0, 0, 7;
L_00000199b658d440 .cmp/eq 7, L_00000199b658d8a0, L_00000199b6534ba8;
L_00000199b658e660 .part v00000199b65186d0_0, 0, 7;
L_00000199b658d300 .cmp/eq 7, L_00000199b658e660, L_00000199b6534bf0;
L_00000199b658d3a0 .part v00000199b65186d0_0, 0, 7;
L_00000199b658c680 .cmp/eq 7, L_00000199b658d3a0, L_00000199b6534c38;
L_00000199b658eb60 .part v00000199b65186d0_0, 0, 7;
L_00000199b658e480 .cmp/eq 7, L_00000199b658eb60, L_00000199b6534c80;
L_00000199b658d4e0 .part v00000199b65186d0_0, 0, 7;
L_00000199b658eac0 .cmp/eq 7, L_00000199b658d4e0, L_00000199b6534cc8;
L_00000199b658d940 .part v00000199b65186d0_0, 0, 7;
L_00000199b658e700 .cmp/eq 7, L_00000199b658d940, L_00000199b6534d10;
L_00000199b658dda0 .part v00000199b65186d0_0, 0, 7;
L_00000199b658df80 .cmp/eq 7, L_00000199b658dda0, L_00000199b6534d58;
L_00000199b658eca0 .part v00000199b65186d0_0, 0, 7;
L_00000199b658d580 .cmp/eq 7, L_00000199b658eca0, L_00000199b6534da0;
L_00000199b658ec00 .part v00000199b65186d0_0, 0, 7;
L_00000199b658ed40 .cmp/eq 7, L_00000199b658ec00, L_00000199b6534de8;
L_00000199b658db20 .part v00000199b65186d0_0, 15, 5;
L_00000199b658ede0 .part v00000199b65186d0_0, 20, 5;
L_00000199b658e160 .part v00000199b65186d0_0, 7, 5;
L_00000199b658c900 .part v00000199b65186d0_0, 12, 3;
L_00000199b658c9a0 .part v00000199b65186d0_0, 25, 7;
L_00000199b658d6c0 .part v00000199b65186d0_0, 31, 1;
LS_00000199b658d760_0_0 .concat [ 1 1 1 1], L_00000199b658d6c0, L_00000199b658d6c0, L_00000199b658d6c0, L_00000199b658d6c0;
LS_00000199b658d760_0_4 .concat [ 1 1 1 1], L_00000199b658d6c0, L_00000199b658d6c0, L_00000199b658d6c0, L_00000199b658d6c0;
LS_00000199b658d760_0_8 .concat [ 1 1 1 1], L_00000199b658d6c0, L_00000199b658d6c0, L_00000199b658d6c0, L_00000199b658d6c0;
LS_00000199b658d760_0_12 .concat [ 1 1 1 1], L_00000199b658d6c0, L_00000199b658d6c0, L_00000199b658d6c0, L_00000199b658d6c0;
LS_00000199b658d760_0_16 .concat [ 1 1 1 1], L_00000199b658d6c0, L_00000199b658d6c0, L_00000199b658d6c0, L_00000199b658d6c0;
LS_00000199b658d760_1_0 .concat [ 4 4 4 4], LS_00000199b658d760_0_0, LS_00000199b658d760_0_4, LS_00000199b658d760_0_8, LS_00000199b658d760_0_12;
LS_00000199b658d760_1_4 .concat [ 4 0 0 0], LS_00000199b658d760_0_16;
L_00000199b658d760 .concat [ 16 4 0 0], LS_00000199b658d760_1_0, LS_00000199b658d760_1_4;
L_00000199b658cb80 .part v00000199b65186d0_0, 20, 12;
L_00000199b658d9e0 .concat [ 12 20 0 0], L_00000199b658cb80, L_00000199b658d760;
L_00000199b658dc60 .part v00000199b65186d0_0, 12, 20;
L_00000199b658ccc0 .concat [ 12 20 0 0], L_00000199b6534e30, L_00000199b658dc60;
L_00000199b658e7a0 .part v00000199b65186d0_0, 31, 1;
LS_00000199b658e020_0_0 .concat [ 1 1 1 1], L_00000199b658e7a0, L_00000199b658e7a0, L_00000199b658e7a0, L_00000199b658e7a0;
LS_00000199b658e020_0_4 .concat [ 1 1 1 1], L_00000199b658e7a0, L_00000199b658e7a0, L_00000199b658e7a0, L_00000199b658e7a0;
LS_00000199b658e020_0_8 .concat [ 1 1 1 1], L_00000199b658e7a0, L_00000199b658e7a0, L_00000199b658e7a0, L_00000199b658e7a0;
LS_00000199b658e020_0_12 .concat [ 1 1 1 1], L_00000199b658e7a0, L_00000199b658e7a0, L_00000199b658e7a0, L_00000199b658e7a0;
LS_00000199b658e020_0_16 .concat [ 1 1 1 1], L_00000199b658e7a0, L_00000199b658e7a0, L_00000199b658e7a0, L_00000199b658e7a0;
LS_00000199b658e020_1_0 .concat [ 4 4 4 4], LS_00000199b658e020_0_0, LS_00000199b658e020_0_4, LS_00000199b658e020_0_8, LS_00000199b658e020_0_12;
LS_00000199b658e020_1_4 .concat [ 4 0 0 0], LS_00000199b658e020_0_16;
L_00000199b658e020 .concat [ 16 4 0 0], LS_00000199b658e020_1_0, LS_00000199b658e020_1_4;
L_00000199b658cd60 .part v00000199b65186d0_0, 25, 7;
L_00000199b658ce00 .part v00000199b65186d0_0, 7, 5;
L_00000199b658e0c0 .concat [ 5 7 20 0], L_00000199b658ce00, L_00000199b658cd60, L_00000199b658e020;
L_00000199b658dee0 .part v00000199b65186d0_0, 31, 1;
LS_00000199b658e2a0_0_0 .concat [ 1 1 1 1], L_00000199b658dee0, L_00000199b658dee0, L_00000199b658dee0, L_00000199b658dee0;
LS_00000199b658e2a0_0_4 .concat [ 1 1 1 1], L_00000199b658dee0, L_00000199b658dee0, L_00000199b658dee0, L_00000199b658dee0;
LS_00000199b658e2a0_0_8 .concat [ 1 1 1 1], L_00000199b658dee0, L_00000199b658dee0, L_00000199b658dee0, L_00000199b658dee0;
LS_00000199b658e2a0_0_12 .concat [ 1 1 1 1], L_00000199b658dee0, L_00000199b658dee0, L_00000199b658dee0, L_00000199b658dee0;
LS_00000199b658e2a0_0_16 .concat [ 1 1 1 1], L_00000199b658dee0, L_00000199b658dee0, L_00000199b658dee0, L_00000199b658dee0;
LS_00000199b658e2a0_1_0 .concat [ 4 4 4 4], LS_00000199b658e2a0_0_0, LS_00000199b658e2a0_0_4, LS_00000199b658e2a0_0_8, LS_00000199b658e2a0_0_12;
LS_00000199b658e2a0_1_4 .concat [ 4 0 0 0], LS_00000199b658e2a0_0_16;
L_00000199b658e2a0 .concat [ 16 4 0 0], LS_00000199b658e2a0_1_0, LS_00000199b658e2a0_1_4;
L_00000199b658e340 .part v00000199b65186d0_0, 7, 1;
L_00000199b658e3e0 .part v00000199b65186d0_0, 25, 6;
L_00000199b65973e0 .part v00000199b65186d0_0, 8, 4;
LS_00000199b6597840_0_0 .concat [ 1 4 6 1], L_00000199b6534e78, L_00000199b65973e0, L_00000199b658e3e0, L_00000199b658e340;
LS_00000199b6597840_0_4 .concat [ 20 0 0 0], L_00000199b658e2a0;
L_00000199b6597840 .concat [ 12 20 0 0], LS_00000199b6597840_0_0, LS_00000199b6597840_0_4;
L_00000199b6597980 .part v00000199b65186d0_0, 31, 1;
LS_00000199b6596080_0_0 .concat [ 1 1 1 1], L_00000199b6597980, L_00000199b6597980, L_00000199b6597980, L_00000199b6597980;
LS_00000199b6596080_0_4 .concat [ 1 1 1 1], L_00000199b6597980, L_00000199b6597980, L_00000199b6597980, L_00000199b6597980;
LS_00000199b6596080_0_8 .concat [ 1 1 1 1], L_00000199b6597980, L_00000199b6597980, L_00000199b6597980, L_00000199b6597980;
L_00000199b6596080 .concat [ 4 4 4 0], LS_00000199b6596080_0_0, LS_00000199b6596080_0_4, LS_00000199b6596080_0_8;
L_00000199b6596440 .part v00000199b65186d0_0, 12, 8;
L_00000199b6597a20 .part v00000199b65186d0_0, 20, 1;
L_00000199b65970c0 .part v00000199b65186d0_0, 21, 10;
LS_00000199b6597700_0_0 .concat [ 1 10 1 8], L_00000199b6534ec0, L_00000199b65970c0, L_00000199b6597a20, L_00000199b6596440;
LS_00000199b6597700_0_4 .concat [ 12 0 0 0], L_00000199b6596080;
L_00000199b6597700 .concat [ 20 12 0 0], LS_00000199b6597700_0_0, LS_00000199b6597700_0_4;
S_00000199b643e400 .scope module, "bank" "registerBanks" 3 122, 3 354 0, S_00000199b6379fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 5 "rd";
    .port_info 4 /INPUT 1 "registerType";
    .port_info 5 /INPUT 1 "writeEnable";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "rs1Data";
    .port_info 8 /OUTPUT 32 "rs2Data";
v00000199b64b0060_0 .net "CLK", 0 0, L_00000199b6528b60;  alias, 1 drivers
v00000199b64b0ec0_0 .var/i "i", 31 0;
v00000199b64af3e0 .array "integerRegisters", 31 0, 31 0;
v00000199b64afd40_0 .net "rd", 4 0, L_00000199b658e160;  alias, 1 drivers
L_00000199b65349b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000199b64af8e0_0 .net "registerType", 0 0, L_00000199b65349b0;  1 drivers
v00000199b64aff20_0 .net "rs1", 4 0, L_00000199b658db20;  alias, 1 drivers
v00000199b64afac0_0 .net "rs1Data", 31 0, v00000199b64afde0_0;  alias, 1 drivers
v00000199b64afde0_0 .var "rs1Out", 31 0;
v00000199b64afe80_0 .net "rs2", 4 0, L_00000199b658ede0;  alias, 1 drivers
v00000199b64affc0_0 .net "rs2Data", 31 0, v00000199b650a5f0_0;  alias, 1 drivers
v00000199b650a5f0_0 .var "rs2Out", 31 0;
v00000199b650b090_0 .net "writeData", 31 0, L_00000199b658f4c0;  alias, 1 drivers
v00000199b650c0d0_0 .net "writeEnable", 0 0, L_00000199b6590760;  alias, 1 drivers
E_00000199b6496f10 .event posedge, v00000199b64af7a0_0;
S_00000199b643e590 .scope module, "compute" "ALU" 3 134, 3 198 0, S_00000199b6379fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ALU";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 32 "value1";
    .port_info 4 /INPUT 32 "value2";
    .port_info 5 /INPUT 3 "funct3";
    .port_info 6 /INPUT 7 "funct7";
    .port_info 7 /OUTPUT 32 "ALUresult";
    .port_info 8 /OUTPUT 1 "takeBranch";
    .port_info 9 /OUTPUT 32 "addition";
L_00000199b6591db0 .functor XOR 1, L_00000199b658d120, L_00000199b658e840, C4<0>, C4<0>;
L_00000199b6591e20 .functor AND 1, L_00000199b658d1c0, L_00000199b658c860, C4<1>, C4<1>;
L_00000199b6591560 .functor BUFZ 32, L_00000199b658cf40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000199b650a410_0 .net "ALU", 0 0, L_00000199b658e480;  alias, 1 drivers
v00000199b650ac30_0 .net "ALUresult", 31 0, v00000199b650b6d0_0;  alias, 1 drivers
L_00000199b65349f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000199b650b630_0 .net/2u *"_ivl_0", 0 0, L_00000199b65349f8;  1 drivers
v00000199b650bd10_0 .net *"_ivl_11", 31 0, L_00000199b658e200;  1 drivers
L_00000199b6534a88 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000199b650b4f0_0 .net/2u *"_ivl_12", 31 0, L_00000199b6534a88;  1 drivers
v00000199b650b3b0_0 .net *"_ivl_19", 0 0, L_00000199b658d120;  1 drivers
v00000199b650a550_0 .net *"_ivl_2", 32 0, L_00000199b658e8e0;  1 drivers
v00000199b650bef0_0 .net *"_ivl_21", 0 0, L_00000199b658e840;  1 drivers
v00000199b650aa50_0 .net *"_ivl_22", 0 0, L_00000199b6591db0;  1 drivers
v00000199b650a690_0 .net *"_ivl_25", 0 0, L_00000199b658e980;  1 drivers
v00000199b650c030_0 .net *"_ivl_27", 0 0, L_00000199b658e5c0;  1 drivers
L_00000199b6534ad0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v00000199b650acd0_0 .net/2u *"_ivl_32", 2 0, L_00000199b6534ad0;  1 drivers
v00000199b650bf90_0 .net *"_ivl_34", 0 0, L_00000199b658d080;  1 drivers
v00000199b650ae10_0 .net *"_ivl_37", 31 0, L_00000199b658dd00;  1 drivers
L_00000199b6534a40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000199b650b270_0 .net/2u *"_ivl_4", 0 0, L_00000199b6534a40;  1 drivers
v00000199b650c170_0 .net *"_ivl_41", 0 0, L_00000199b658d1c0;  1 drivers
v00000199b650b950_0 .net *"_ivl_43", 0 0, L_00000199b658c860;  1 drivers
v00000199b650c210_0 .net *"_ivl_44", 0 0, L_00000199b6591e20;  1 drivers
v00000199b650bc70_0 .net *"_ivl_46", 32 0, L_00000199b658ea20;  1 drivers
v00000199b650b810_0 .net *"_ivl_51", 31 0, L_00000199b658c720;  1 drivers
v00000199b650b1d0_0 .net *"_ivl_6", 32 0, L_00000199b658de40;  1 drivers
v00000199b650be50_0 .net "add", 31 0, L_00000199b658cf40;  1 drivers
v00000199b650c2b0_0 .net "addition", 31 0, L_00000199b6591560;  alias, 1 drivers
v00000199b650a730_0 .var "branch", 0 0;
v00000199b650a4b0_0 .net "equal", 0 0, L_00000199b658dbc0;  1 drivers
v00000199b650a870_0 .net "funct3", 2 0, L_00000199b658c900;  alias, 1 drivers
v00000199b650b130_0 .net "funct7", 6 0, L_00000199b658c9a0;  alias, 1 drivers
v00000199b650a910_0 .net "left_shift", 31 0, L_00000199b658cfe0;  1 drivers
v00000199b650aaf0_0 .net "lessThan", 0 0, L_00000199b658d800;  1 drivers
v00000199b650ab90_0 .net "lessThanUnsigned", 0 0, L_00000199b658cae0;  1 drivers
v00000199b650b6d0_0 .var "result", 31 0;
v00000199b650a9b0_0 .net "rs1", 4 0, L_00000199b658db20;  alias, 1 drivers
v00000199b650aeb0_0 .net "rs2", 4 0, L_00000199b658ede0;  alias, 1 drivers
v00000199b650b310_0 .net "shift_in", 31 0, L_00000199b658cc20;  1 drivers
v00000199b650af50_0 .net "shifter", 32 0, L_00000199b658da80;  1 drivers
v00000199b650aff0_0 .net "subtration", 32 0, L_00000199b658cea0;  1 drivers
v00000199b650bbd0_0 .net "takeBranch", 0 0, v00000199b650a730_0;  alias, 1 drivers
v00000199b650b450_0 .net "value1", 31 0, L_00000199b63eb340;  alias, 1 drivers
v00000199b650b8b0_0 .net "value2", 31 0, L_00000199b6529b00;  alias, 1 drivers
E_00000199b6498150 .event anyedge, v00000199b650a870_0, v00000199b650a4b0_0, v00000199b650aaf0_0, v00000199b650ab90_0;
E_00000199b6497d90/0 .event anyedge, v00000199b650a870_0, v00000199b650a410_0, v00000199b650b130_0, v00000199b650aff0_0;
E_00000199b6497d90/1 .event anyedge, v00000199b650be50_0, v00000199b650a910_0, v00000199b650aaf0_0, v00000199b650ab90_0;
E_00000199b6497d90/2 .event anyedge, v00000199b650b450_0, v00000199b650b8b0_0, v00000199b650af50_0;
E_00000199b6497d90 .event/or E_00000199b6497d90/0, E_00000199b6497d90/1, E_00000199b6497d90/2;
L_00000199b658e8e0 .concat [ 32 1 0 0], L_00000199b63eb340, L_00000199b65349f8;
L_00000199b658de40 .concat [ 32 1 0 0], L_00000199b6529b00, L_00000199b6534a40;
L_00000199b658cea0 .arith/sub 33, L_00000199b658e8e0, L_00000199b658de40;
L_00000199b658e200 .part L_00000199b658cea0, 0, 32;
L_00000199b658dbc0 .cmp/eq 32, L_00000199b658e200, L_00000199b6534a88;
L_00000199b658cae0 .part L_00000199b658cea0, 32, 1;
L_00000199b658d120 .part L_00000199b63eb340, 31, 1;
L_00000199b658e840 .part L_00000199b6529b00, 31, 1;
L_00000199b658e980 .part L_00000199b63eb340, 31, 1;
L_00000199b658e5c0 .part L_00000199b658cea0, 32, 1;
L_00000199b658d800 .functor MUXZ 1, L_00000199b658e5c0, L_00000199b658e980, L_00000199b6591db0, C4<>;
L_00000199b658cf40 .arith/sum 32, L_00000199b63eb340, L_00000199b6529b00;
L_00000199b658d080 .cmp/eq 3, L_00000199b658c900, L_00000199b6534ad0;
L_00000199b658dd00 .ufunc/vec4 TD_bench.test.CPU.compute.flip, 32, L_00000199b63eb340 (v00000199b650ad70_0) S_00000199b63ef510;
L_00000199b658cc20 .functor MUXZ 32, L_00000199b63eb340, L_00000199b658dd00, L_00000199b658d080, C4<>;
L_00000199b658d1c0 .part L_00000199b658c9a0, 5, 1;
L_00000199b658c860 .part L_00000199b63eb340, 31, 1;
L_00000199b658ea20 .concat [ 32 1 0 0], L_00000199b658cc20, L_00000199b6591e20;
L_00000199b658da80 .shift/rs 33, L_00000199b658ea20, L_00000199b658ede0;
L_00000199b658c720 .part L_00000199b658da80, 0, 32;
L_00000199b658cfe0 .ufunc/vec4 TD_bench.test.CPU.compute.flip, 32, L_00000199b658c720 (v00000199b650ad70_0) S_00000199b63ef510;
S_00000199b63ef510 .scope function.vec4.s32, "flip" "flip" 3 211, 3 211 0, S_00000199b643e590;
 .timescale 0 0;
; Variable flip is vec4 return value of scope S_00000199b63ef510
v00000199b650ad70_0 .var "in", 31 0;
TD_bench.test.CPU.compute.flip ;
    %load/vec4 v00000199b650ad70_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000199b650ad70_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000199b650ad70_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000199b650ad70_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000199b650ad70_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000199b650ad70_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000199b650ad70_0;
    %parti/s 1, 6, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000199b650ad70_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000199b650ad70_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000199b650ad70_0;
    %parti/s 1, 9, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000199b650ad70_0;
    %parti/s 1, 10, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000199b650ad70_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000199b650ad70_0;
    %parti/s 1, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000199b650ad70_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000199b650ad70_0;
    %parti/s 1, 14, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000199b650ad70_0;
    %parti/s 1, 15, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000199b650ad70_0;
    %parti/s 1, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000199b650ad70_0;
    %parti/s 1, 17, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000199b650ad70_0;
    %parti/s 1, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000199b650ad70_0;
    %parti/s 1, 19, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000199b650ad70_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000199b650ad70_0;
    %parti/s 1, 21, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000199b650ad70_0;
    %parti/s 1, 22, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000199b650ad70_0;
    %parti/s 1, 23, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000199b650ad70_0;
    %parti/s 1, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000199b650ad70_0;
    %parti/s 1, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000199b650ad70_0;
    %parti/s 1, 26, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000199b650ad70_0;
    %parti/s 1, 27, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000199b650ad70_0;
    %parti/s 1, 28, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000199b650ad70_0;
    %parti/s 1, 29, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000199b650ad70_0;
    %parti/s 1, 30, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000199b650ad70_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to flip (store_vec4_to_lval)
    %end;
S_00000199b636aa70 .scope module, "rom" "program_memory" 3 7, 3 256 0, S_00000199b6379e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 1 "read";
    .port_info 3 /OUTPUT 32 "data";
P_00000199b651ac20 .param/l "NOP_CODEOP" 1 4 61, C4<00000000000000000000000000110011>;
P_00000199b651ac58 .param/l "a0" 1 4 665, +C4<00000000000000000000000000001010>;
P_00000199b651ac90 .param/l "a1" 1 4 666, +C4<00000000000000000000000000001011>;
P_00000199b651acc8 .param/l "a2" 1 4 667, +C4<00000000000000000000000000001100>;
P_00000199b651ad00 .param/l "a3" 1 4 668, +C4<00000000000000000000000000001101>;
P_00000199b651ad38 .param/l "a4" 1 4 669, +C4<00000000000000000000000000001110>;
P_00000199b651ad70 .param/l "a5" 1 4 670, +C4<00000000000000000000000000001111>;
P_00000199b651ada8 .param/l "a6" 1 4 671, +C4<00000000000000000000000000010000>;
P_00000199b651ade0 .param/l "a7" 1 4 672, +C4<00000000000000000000000000010001>;
P_00000199b651ae18 .param/l "fp" 1 4 662, +C4<00000000000000000000000000001000>;
P_00000199b651ae50 .param/l "gp" 1 4 657, +C4<00000000000000000000000000000011>;
P_00000199b651ae88 .param/l "ra" 1 4 655, +C4<00000000000000000000000000000001>;
P_00000199b651aec0 .param/l "s0" 1 4 663, +C4<00000000000000000000000000001000>;
P_00000199b651aef8 .param/l "s1" 1 4 664, +C4<00000000000000000000000000001001>;
P_00000199b651af30 .param/l "s10" 1 4 681, +C4<00000000000000000000000000011010>;
P_00000199b651af68 .param/l "s11" 1 4 682, +C4<00000000000000000000000000011011>;
P_00000199b651afa0 .param/l "s2" 1 4 673, +C4<00000000000000000000000000010010>;
P_00000199b651afd8 .param/l "s3" 1 4 674, +C4<00000000000000000000000000010011>;
P_00000199b651b010 .param/l "s4" 1 4 675, +C4<00000000000000000000000000010100>;
P_00000199b651b048 .param/l "s5" 1 4 676, +C4<00000000000000000000000000010101>;
P_00000199b651b080 .param/l "s6" 1 4 677, +C4<00000000000000000000000000010110>;
P_00000199b651b0b8 .param/l "s7" 1 4 678, +C4<00000000000000000000000000010111>;
P_00000199b651b0f0 .param/l "s8" 1 4 679, +C4<00000000000000000000000000011000>;
P_00000199b651b128 .param/l "s9" 1 4 680, +C4<00000000000000000000000000011001>;
P_00000199b651b160 .param/l "sp" 1 4 656, +C4<00000000000000000000000000000010>;
P_00000199b651b198 .param/l "t0" 1 4 659, +C4<00000000000000000000000000000101>;
P_00000199b651b1d0 .param/l "t1" 1 4 660, +C4<00000000000000000000000000000110>;
P_00000199b651b208 .param/l "t2" 1 4 661, +C4<00000000000000000000000000000111>;
P_00000199b651b240 .param/l "t3" 1 4 683, +C4<00000000000000000000000000011100>;
P_00000199b651b278 .param/l "t4" 1 4 684, +C4<00000000000000000000000000011101>;
P_00000199b651b2b0 .param/l "t5" 1 4 685, +C4<00000000000000000000000000011110>;
P_00000199b651b2e8 .param/l "t6" 1 4 686, +C4<00000000000000000000000000011111>;
P_00000199b651b320 .param/l "tp" 1 4 658, +C4<00000000000000000000000000000100>;
P_00000199b651b358 .param/l "x0" 1 4 54, +C4<00000000000000000000000000000000>;
P_00000199b651b390 .param/l "x1" 1 4 54, +C4<00000000000000000000000000000001>;
P_00000199b651b3c8 .param/l "x10" 1 4 55, +C4<00000000000000000000000000001010>;
P_00000199b651b400 .param/l "x11" 1 4 55, +C4<00000000000000000000000000001011>;
P_00000199b651b438 .param/l "x12" 1 4 55, +C4<00000000000000000000000000001100>;
P_00000199b651b470 .param/l "x13" 1 4 55, +C4<00000000000000000000000000001101>;
P_00000199b651b4a8 .param/l "x14" 1 4 55, +C4<00000000000000000000000000001110>;
P_00000199b651b4e0 .param/l "x15" 1 4 55, +C4<00000000000000000000000000001111>;
P_00000199b651b518 .param/l "x16" 1 4 56, +C4<00000000000000000000000000010000>;
P_00000199b651b550 .param/l "x17" 1 4 56, +C4<00000000000000000000000000010001>;
P_00000199b651b588 .param/l "x18" 1 4 56, +C4<00000000000000000000000000010010>;
P_00000199b651b5c0 .param/l "x19" 1 4 56, +C4<00000000000000000000000000010011>;
P_00000199b651b5f8 .param/l "x2" 1 4 54, +C4<00000000000000000000000000000010>;
P_00000199b651b630 .param/l "x20" 1 4 56, +C4<00000000000000000000000000010100>;
P_00000199b651b668 .param/l "x21" 1 4 56, +C4<00000000000000000000000000010101>;
P_00000199b651b6a0 .param/l "x22" 1 4 56, +C4<00000000000000000000000000010110>;
P_00000199b651b6d8 .param/l "x23" 1 4 56, +C4<00000000000000000000000000010111>;
P_00000199b651b710 .param/l "x24" 1 4 57, +C4<00000000000000000000000000011000>;
P_00000199b651b748 .param/l "x25" 1 4 57, +C4<00000000000000000000000000011001>;
P_00000199b651b780 .param/l "x26" 1 4 57, +C4<00000000000000000000000000011010>;
P_00000199b651b7b8 .param/l "x27" 1 4 57, +C4<00000000000000000000000000011011>;
P_00000199b651b7f0 .param/l "x28" 1 4 57, +C4<00000000000000000000000000011100>;
P_00000199b651b828 .param/l "x29" 1 4 57, +C4<00000000000000000000000000011101>;
P_00000199b651b860 .param/l "x3" 1 4 54, +C4<00000000000000000000000000000011>;
P_00000199b651b898 .param/l "x30" 1 4 57, +C4<00000000000000000000000000011110>;
P_00000199b651b8d0 .param/l "x31" 1 4 57, +C4<00000000000000000000000000011111>;
P_00000199b651b908 .param/l "x4" 1 4 54, +C4<00000000000000000000000000000100>;
P_00000199b651b940 .param/l "x5" 1 4 54, +C4<00000000000000000000000000000101>;
P_00000199b651b978 .param/l "x6" 1 4 54, +C4<00000000000000000000000000000110>;
P_00000199b651b9b0 .param/l "x7" 1 4 54, +C4<00000000000000000000000000000111>;
P_00000199b651b9e8 .param/l "x8" 1 4 55, +C4<00000000000000000000000000001000>;
P_00000199b651ba20 .param/l "x9" 1 4 55, +C4<00000000000000000000000000001001>;
P_00000199b651ba58 .param/l "zero" 1 4 654, +C4<00000000000000000000000000000000>;
v00000199b6528fc0_0 .var/i "ASMerror", 31 0;
v00000199b6529c40_0 .net "CLK", 0 0, L_00000199b6528b60;  alias, 1 drivers
v00000199b6528ac0_0 .var/i "L0_", 31 0;
v00000199b6529f60_0 .var/i "L1_", 31 0;
v00000199b65294c0 .array "MEM", 255 0, 31 0;
v00000199b65296a0_0 .net "address", 31 0, L_00000199b6529420;  alias, 1 drivers
v00000199b6528c00_0 .var "data", 31 0;
v00000199b6529a60_0 .var/i "memPC", 31 0;
v00000199b6529ec0_0 .net "read", 0 0, L_00000199b63ead20;  alias, 1 drivers
v00000199b6528e80_0 .var "test", 31 0;
v00000199b6529880_0 .var/i "wait_", 31 0;
S_00000199b636ac00 .scope task, "ADD" "ADD" 4 83, 4 83 0, S_00000199b636aa70;
 .timescale 0 0;
v00000199b65192b0_0 .var "rd", 4 0;
v00000199b6519ad0_0 .var "rs1", 4 0;
v00000199b6518770_0 .var "rs2", 4 0;
TD_bench.test.rom.ADD ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v00000199b6526a40_0, 0, 7;
    %load/vec4 v00000199b65192b0_0;
    %store/vec4 v00000199b6528520_0, 0, 5;
    %load/vec4 v00000199b6519ad0_0;
    %store/vec4 v00000199b6527760_0, 0, 5;
    %load/vec4 v00000199b6518770_0;
    %store/vec4 v00000199b6527580_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000199b6526220_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000199b65282a0_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_00000199b6524520;
    %join;
    %end;
S_00000199b6312510 .scope task, "ADDI" "ADDI" 4 172, 4 172 0, S_00000199b636aa70;
 .timescale 0 0;
v00000199b6518810_0 .var "imm", 31 0;
v00000199b6519a30_0 .var "rd", 4 0;
v00000199b65188b0_0 .var "rs1", 4 0;
TD_bench.test.rom.ADDI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v00000199b6523840_0, 0, 7;
    %load/vec4 v00000199b6519a30_0;
    %store/vec4 v00000199b6523e80_0, 0, 5;
    %load/vec4 v00000199b65188b0_0;
    %store/vec4 v00000199b6522080_0, 0, 5;
    %load/vec4 v00000199b6518810_0;
    %store/vec4 v00000199b6522760_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000199b65226c0_0, 0, 3;
    %fork TD_bench.test.rom.IType, S_00000199b6521a60;
    %join;
    %end;
S_00000199b63126a0 .scope task, "AND" "AND" 4 146, 4 146 0, S_00000199b636aa70;
 .timescale 0 0;
v00000199b65193f0_0 .var "rd", 4 0;
v00000199b6518950_0 .var "rs1", 4 0;
v00000199b6519710_0 .var "rs2", 4 0;
TD_bench.test.rom.AND ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v00000199b6526a40_0, 0, 7;
    %load/vec4 v00000199b65193f0_0;
    %store/vec4 v00000199b6528520_0, 0, 5;
    %load/vec4 v00000199b6518950_0;
    %store/vec4 v00000199b6527760_0, 0, 5;
    %load/vec4 v00000199b6519710_0;
    %store/vec4 v00000199b6527580_0, 0, 5;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000199b6526220_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000199b65282a0_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_00000199b6524520;
    %join;
    %end;
S_00000199b64b79e0 .scope task, "ANDI" "ANDI" 4 217, 4 217 0, S_00000199b636aa70;
 .timescale 0 0;
v00000199b651d850_0 .var "imm", 31 0;
v00000199b651d710_0 .var "rd", 4 0;
v00000199b651bc30_0 .var "rs1", 4 0;
TD_bench.test.rom.ANDI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v00000199b6523840_0, 0, 7;
    %load/vec4 v00000199b651d710_0;
    %store/vec4 v00000199b6523e80_0, 0, 5;
    %load/vec4 v00000199b651bc30_0;
    %store/vec4 v00000199b6522080_0, 0, 5;
    %load/vec4 v00000199b651d850_0;
    %store/vec4 v00000199b6522760_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000199b65226c0_0, 0, 3;
    %fork TD_bench.test.rom.IType, S_00000199b6521a60;
    %join;
    %end;
S_00000199b64b7b70 .scope task, "AUIPC" "AUIPC" 4 387, 4 387 0, S_00000199b636aa70;
 .timescale 0 0;
v00000199b651c450_0 .var "imm", 31 0;
v00000199b651cbd0_0 .var "rd", 4 0;
TD_bench.test.rom.AUIPC ;
    %pushi/vec4 23, 0, 7;
    %store/vec4 v00000199b6526d60_0, 0, 7;
    %load/vec4 v00000199b651cbd0_0;
    %store/vec4 v00000199b6526ea0_0, 0, 5;
    %load/vec4 v00000199b651c450_0;
    %store/vec4 v00000199b6526ae0_0, 0, 32;
    %fork TD_bench.test.rom.UType, S_00000199b65326e0;
    %join;
    %end;
S_00000199b64b7d00 .scope task, "BEQ" "BEQ" 4 309, 4 309 0, S_00000199b636aa70;
 .timescale 0 0;
v00000199b651d7b0_0 .var "imm", 31 0;
v00000199b651d670_0 .var "rs1", 4 0;
v00000199b651d2b0_0 .var "rs2", 4 0;
TD_bench.test.rom.BEQ ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v00000199b651c590_0, 0, 7;
    %load/vec4 v00000199b651d670_0;
    %store/vec4 v00000199b651beb0_0, 0, 5;
    %load/vec4 v00000199b651d2b0_0;
    %store/vec4 v00000199b651d210_0, 0, 5;
    %load/vec4 v00000199b651d7b0_0;
    %store/vec4 v00000199b651d0d0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000199b651baf0_0, 0, 3;
    %fork TD_bench.test.rom.BType, S_00000199b651f920;
    %join;
    %end;
S_00000199b651dab0 .scope task, "BEQZ" "BEQZ" 4 758, 4 758 0, S_00000199b636aa70;
 .timescale 0 0;
v00000199b651c310_0 .var "imm", 31 0;
v00000199b651bcd0_0 .var "rs1", 4 0;
TD_bench.test.rom.BEQZ ;
    %load/vec4 v00000199b651bcd0_0;
    %store/vec4 v00000199b651d670_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000199b651d2b0_0, 0, 5;
    %load/vec4 v00000199b651c310_0;
    %store/vec4 v00000199b651d7b0_0, 0, 32;
    %fork TD_bench.test.rom.BEQ, S_00000199b64b7d00;
    %join;
    %end;
S_00000199b651dc40 .scope task, "BGE" "BGE" 4 336, 4 336 0, S_00000199b636aa70;
 .timescale 0 0;
v00000199b651c4f0_0 .var "imm", 31 0;
v00000199b651c810_0 .var "rs1", 4 0;
v00000199b651c8b0_0 .var "rs2", 4 0;
TD_bench.test.rom.BGE ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v00000199b651c590_0, 0, 7;
    %load/vec4 v00000199b651c810_0;
    %store/vec4 v00000199b651beb0_0, 0, 5;
    %load/vec4 v00000199b651c8b0_0;
    %store/vec4 v00000199b651d210_0, 0, 5;
    %load/vec4 v00000199b651c4f0_0;
    %store/vec4 v00000199b651d0d0_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000199b651baf0_0, 0, 3;
    %fork TD_bench.test.rom.BType, S_00000199b651f920;
    %join;
    %end;
S_00000199b651ede0 .scope task, "BGEU" "BGEU" 4 354, 4 354 0, S_00000199b636aa70;
 .timescale 0 0;
v00000199b651cc70_0 .var "imm", 31 0;
v00000199b651d350_0 .var "rs1", 4 0;
v00000199b651bb90_0 .var "rs2", 4 0;
TD_bench.test.rom.BGEU ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v00000199b651c590_0, 0, 7;
    %load/vec4 v00000199b651d350_0;
    %store/vec4 v00000199b651beb0_0, 0, 5;
    %load/vec4 v00000199b651bb90_0;
    %store/vec4 v00000199b651d210_0, 0, 5;
    %load/vec4 v00000199b651cc70_0;
    %store/vec4 v00000199b651d0d0_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000199b651baf0_0, 0, 3;
    %fork TD_bench.test.rom.BType, S_00000199b651f920;
    %join;
    %end;
S_00000199b651f2e0 .scope task, "BGT" "BGT" 4 774, 4 774 0, S_00000199b636aa70;
 .timescale 0 0;
v00000199b651cdb0_0 .var "imm", 31 0;
v00000199b651c3b0_0 .var "rs1", 4 0;
v00000199b651bd70_0 .var "rs2", 4 0;
TD_bench.test.rom.BGT ;
    %load/vec4 v00000199b651bd70_0;
    %store/vec4 v00000199b651be10_0, 0, 5;
    %load/vec4 v00000199b651c3b0_0;
    %store/vec4 v00000199b651d8f0_0, 0, 5;
    %load/vec4 v00000199b651cdb0_0;
    %store/vec4 v00000199b651d3f0_0, 0, 32;
    %fork TD_bench.test.rom.BLT, S_00000199b651fc40;
    %join;
    %end;
S_00000199b651fc40 .scope task, "BLT" "BLT" 4 327, 4 327 0, S_00000199b636aa70;
 .timescale 0 0;
v00000199b651d3f0_0 .var "imm", 31 0;
v00000199b651be10_0 .var "rs1", 4 0;
v00000199b651d8f0_0 .var "rs2", 4 0;
TD_bench.test.rom.BLT ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v00000199b651c590_0, 0, 7;
    %load/vec4 v00000199b651be10_0;
    %store/vec4 v00000199b651beb0_0, 0, 5;
    %load/vec4 v00000199b651d8f0_0;
    %store/vec4 v00000199b651d210_0, 0, 5;
    %load/vec4 v00000199b651d3f0_0;
    %store/vec4 v00000199b651d0d0_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000199b651baf0_0, 0, 3;
    %fork TD_bench.test.rom.BType, S_00000199b651f920;
    %join;
    %end;
S_00000199b651fdd0 .scope task, "BLTU" "BLTU" 4 345, 4 345 0, S_00000199b636aa70;
 .timescale 0 0;
v00000199b651d490_0 .var "imm", 31 0;
v00000199b651ce50_0 .var "rs1", 4 0;
v00000199b651c770_0 .var "rs2", 4 0;
TD_bench.test.rom.BLTU ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v00000199b651c590_0, 0, 7;
    %load/vec4 v00000199b651ce50_0;
    %store/vec4 v00000199b651beb0_0, 0, 5;
    %load/vec4 v00000199b651c770_0;
    %store/vec4 v00000199b651d210_0, 0, 5;
    %load/vec4 v00000199b651d490_0;
    %store/vec4 v00000199b651d0d0_0, 0, 32;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000199b651baf0_0, 0, 3;
    %fork TD_bench.test.rom.BType, S_00000199b651f920;
    %join;
    %end;
S_00000199b651f600 .scope task, "BNE" "BNE" 4 318, 4 318 0, S_00000199b636aa70;
 .timescale 0 0;
v00000199b651c6d0_0 .var "imm", 31 0;
v00000199b651c270_0 .var "rs1", 4 0;
v00000199b651d530_0 .var "rs2", 4 0;
TD_bench.test.rom.BNE ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v00000199b651c590_0, 0, 7;
    %load/vec4 v00000199b651c270_0;
    %store/vec4 v00000199b651beb0_0, 0, 5;
    %load/vec4 v00000199b651d530_0;
    %store/vec4 v00000199b651d210_0, 0, 5;
    %load/vec4 v00000199b651c6d0_0;
    %store/vec4 v00000199b651d0d0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000199b651baf0_0, 0, 3;
    %fork TD_bench.test.rom.BType, S_00000199b651f920;
    %join;
    %end;
S_00000199b651efc0 .scope task, "BNEZ" "BNEZ" 4 766, 4 766 0, S_00000199b636aa70;
 .timescale 0 0;
v00000199b651cb30_0 .var "imm", 31 0;
v00000199b651d990_0 .var "rs1", 4 0;
TD_bench.test.rom.BNEZ ;
    %load/vec4 v00000199b651d990_0;
    %store/vec4 v00000199b651c270_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000199b651d530_0, 0, 5;
    %load/vec4 v00000199b651cb30_0;
    %store/vec4 v00000199b651c6d0_0, 0, 32;
    %fork TD_bench.test.rom.BNE, S_00000199b651f600;
    %join;
    %end;
S_00000199b651f920 .scope task, "BType" "BType" 4 297, 4 297 0, S_00000199b636aa70;
 .timescale 0 0;
v00000199b651baf0_0 .var "funct3", 2 0;
v00000199b651d0d0_0 .var "imm", 31 0;
v00000199b651c590_0 .var "opcode", 6 0;
v00000199b651beb0_0 .var "rs1", 4 0;
v00000199b651d210_0 .var "rs2", 4 0;
TD_bench.test.rom.BType ;
    %load/vec4 v00000199b651d0d0_0;
    %parti/s 1, 12, 5;
    %load/vec4 v00000199b651d0d0_0;
    %parti/s 6, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000199b651d210_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000199b651beb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000199b651baf0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000199b651d0d0_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000199b651d0d0_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000199b651c590_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000199b6529a60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v00000199b65294c0, 4, 0;
    %load/vec4 v00000199b6529a60_0;
    %addi 4, 0, 32;
    %store/vec4 v00000199b6529a60_0, 0, 32;
    %end;
S_00000199b651f150 .scope task, "CALL" "CALL" 4 720, 4 720 0, S_00000199b636aa70;
 .timescale 0 0;
v00000199b651d170_0 .var "offset", 31 0;
TD_bench.test.rom.CALL ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v00000199b651cbd0_0, 0, 5;
    %load/vec4 v00000199b651d170_0;
    %store/vec4 v00000199b651c450_0, 0, 32;
    %fork TD_bench.test.rom.AUIPC, S_00000199b64b7b70;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000199b6523700_0, 0, 5;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v00000199b65237a0_0, 0, 5;
    %load/vec4 v00000199b651d170_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %store/vec4 v00000199b6521fe0_0, 0, 32;
    %fork TD_bench.test.rom.JALR, S_00000199b6521290;
    %join;
    %end;
S_00000199b651fab0 .scope task, "CSRRC" "CSRRC" 4 553, 4 553 0, S_00000199b636aa70;
 .timescale 0 0;
v00000199b651d5d0_0 .var "csr", 11 0;
v00000199b651c9f0_0 .var "rd", 4 0;
v00000199b651c630_0 .var "rs1", 4 0;
TD_bench.test.rom.CSRRC ;
    %load/vec4 v00000199b651d5d0_0;
    %load/vec4 v00000199b651c630_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 3, 0, 3;
    %load/vec4 v00000199b651c9f0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v00000199b6529a60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v00000199b65294c0, 4, 0;
    %load/vec4 v00000199b6529a60_0;
    %addi 4, 0, 32;
    %store/vec4 v00000199b6529a60_0, 0, 32;
    %end;
S_00000199b651f470 .scope task, "CSRRCI" "CSRRCI" 4 583, 4 583 0, S_00000199b636aa70;
 .timescale 0 0;
v00000199b651cef0_0 .var "csr", 11 0;
v00000199b651c950_0 .var "imm", 31 0;
v00000199b651bf50_0 .var "rd", 4 0;
TD_bench.test.rom.CSRRCI ;
    %load/vec4 v00000199b651cef0_0;
    %load/vec4 v00000199b651c950_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 7, 0, 3;
    %load/vec4 v00000199b651bf50_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v00000199b6529a60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v00000199b65294c0, 4, 0;
    %load/vec4 v00000199b6529a60_0;
    %addi 4, 0, 32;
    %store/vec4 v00000199b6529a60_0, 0, 32;
    %end;
S_00000199b651f790 .scope task, "CSRRS" "CSRRS" 4 543, 4 543 0, S_00000199b636aa70;
 .timescale 0 0;
v00000199b651cd10_0 .var "csr", 11 0;
v00000199b651bff0_0 .var "rd", 4 0;
v00000199b651c090_0 .var "rs1", 4 0;
TD_bench.test.rom.CSRRS ;
    %load/vec4 v00000199b651cd10_0;
    %load/vec4 v00000199b651c090_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 2, 0, 3;
    %load/vec4 v00000199b651bff0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v00000199b6529a60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v00000199b65294c0, 4, 0;
    %load/vec4 v00000199b6529a60_0;
    %addi 4, 0, 32;
    %store/vec4 v00000199b6529a60_0, 0, 32;
    %end;
S_00000199b6521740 .scope task, "CSRRSI" "CSRRSI" 4 573, 4 573 0, S_00000199b636aa70;
 .timescale 0 0;
v00000199b651c130_0 .var "csr", 11 0;
v00000199b651cf90_0 .var "imm", 31 0;
v00000199b651c1d0_0 .var "rd", 4 0;
TD_bench.test.rom.CSRRSI ;
    %load/vec4 v00000199b651c130_0;
    %load/vec4 v00000199b651cf90_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 6, 0, 3;
    %load/vec4 v00000199b651c1d0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v00000199b6529a60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v00000199b65294c0, 4, 0;
    %load/vec4 v00000199b6529a60_0;
    %addi 4, 0, 32;
    %store/vec4 v00000199b6529a60_0, 0, 32;
    %end;
S_00000199b65218d0 .scope task, "CSRRW" "CSRRW" 4 533, 4 533 0, S_00000199b636aa70;
 .timescale 0 0;
v00000199b651ca90_0 .var "csr", 11 0;
v00000199b651d030_0 .var "rd", 4 0;
v00000199b6522440_0 .var "rs1", 4 0;
TD_bench.test.rom.CSRRW ;
    %load/vec4 v00000199b651ca90_0;
    %load/vec4 v00000199b6522440_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 1, 0, 3;
    %load/vec4 v00000199b651d030_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v00000199b6529a60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v00000199b65294c0, 4, 0;
    %load/vec4 v00000199b6529a60_0;
    %addi 4, 0, 32;
    %store/vec4 v00000199b6529a60_0, 0, 32;
    %end;
S_00000199b6521420 .scope task, "CSRRWI" "CSRRWI" 4 563, 4 563 0, S_00000199b636aa70;
 .timescale 0 0;
v00000199b6523480_0 .var "csr", 11 0;
v00000199b6523ca0_0 .var "imm", 31 0;
v00000199b6523d40_0 .var "rd", 4 0;
TD_bench.test.rom.CSRRWI ;
    %load/vec4 v00000199b6523480_0;
    %load/vec4 v00000199b6523ca0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 5, 0, 3;
    %load/vec4 v00000199b6523d40_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v00000199b6529a60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v00000199b65294c0, 4, 0;
    %load/vec4 v00000199b6529a60_0;
    %addi 4, 0, 32;
    %store/vec4 v00000199b6529a60_0, 0, 32;
    %end;
S_00000199b6520930 .scope task, "DATAB" "DATAB" 4 791, 4 791 0, S_00000199b636aa70;
 .timescale 0 0;
v00000199b6522ee0_0 .var "b1", 7 0;
v00000199b6523200_0 .var "b2", 7 0;
v00000199b65221c0_0 .var "b3", 7 0;
v00000199b6523660_0 .var "b4", 7 0;
TD_bench.test.rom.DATAB ;
    %load/vec4 v00000199b6522ee0_0;
    %load/vec4 v00000199b6529a60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000199b65294c0, 4, 5;
    %load/vec4 v00000199b6523200_0;
    %load/vec4 v00000199b6529a60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000199b65294c0, 4, 5;
    %load/vec4 v00000199b65221c0_0;
    %load/vec4 v00000199b6529a60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000199b65294c0, 4, 5;
    %load/vec4 v00000199b6523660_0;
    %load/vec4 v00000199b6529a60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 24, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000199b65294c0, 4, 5;
    %load/vec4 v00000199b6529a60_0;
    %addi 4, 0, 32;
    %store/vec4 v00000199b6529a60_0, 0, 32;
    %end;
S_00000199b6520610 .scope task, "DATAW" "DATAW" 4 783, 4 783 0, S_00000199b636aa70;
 .timescale 0 0;
v00000199b65224e0_0 .var "w", 31 0;
TD_bench.test.rom.DATAW ;
    %load/vec4 v00000199b65224e0_0;
    %load/vec4 v00000199b6529a60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v00000199b65294c0, 4, 0;
    %load/vec4 v00000199b6529a60_0;
    %addi 4, 0, 32;
    %store/vec4 v00000199b6529a60_0, 0, 32;
    %end;
S_00000199b6521d80 .scope task, "EBREAK" "EBREAK" 4 526, 4 526 0, S_00000199b636aa70;
 .timescale 0 0;
TD_bench.test.rom.EBREAK ;
    %pushi/vec4 1048691, 0, 32;
    %load/vec4 v00000199b6529a60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v00000199b65294c0, 4, 0;
    %load/vec4 v00000199b6529a60_0;
    %addi 4, 0, 32;
    %store/vec4 v00000199b6529a60_0, 0, 32;
    %end;
S_00000199b6520f70 .scope task, "ECALL" "ECALL" 4 519, 4 519 0, S_00000199b636aa70;
 .timescale 0 0;
TD_bench.test.rom.ECALL ;
    %pushi/vec4 115, 0, 32;
    %load/vec4 v00000199b6529a60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v00000199b65294c0, 4, 0;
    %load/vec4 v00000199b6529a60_0;
    %addi 4, 0, 32;
    %store/vec4 v00000199b6529a60_0, 0, 32;
    %end;
S_00000199b6520c50 .scope task, "FENCE" "FENCE" 4 503, 4 503 0, S_00000199b636aa70;
 .timescale 0 0;
v00000199b6522580_0 .var "pred", 3 0;
v00000199b6523b60_0 .var "succ", 3 0;
TD_bench.test.rom.FENCE ;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v00000199b6522580_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000199b6523b60_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 5;
    %concati/vec4 0, 0, 3;
    %concati/vec4 0, 0, 5;
    %concati/vec4 115, 0, 7;
    %load/vec4 v00000199b6529a60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v00000199b65294c0, 4, 0;
    %load/vec4 v00000199b6529a60_0;
    %addi 4, 0, 32;
    %store/vec4 v00000199b6529a60_0, 0, 32;
    %end;
S_00000199b6521100 .scope task, "FENCE_I" "FENCE_I" 4 512, 4 512 0, S_00000199b636aa70;
 .timescale 0 0;
TD_bench.test.rom.FENCE_I ;
    %pushi/vec4 4211, 0, 32;
    %load/vec4 v00000199b6529a60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v00000199b65294c0, 4, 0;
    %load/vec4 v00000199b6529a60_0;
    %addi 4, 0, 32;
    %store/vec4 v00000199b6529a60_0, 0, 32;
    %end;
S_00000199b6521a60 .scope task, "IType" "IType" 4 160, 4 160 0, S_00000199b636aa70;
 .timescale 0 0;
v00000199b65226c0_0 .var "funct3", 2 0;
v00000199b6522760_0 .var "imm", 31 0;
v00000199b6523840_0 .var "opcode", 6 0;
v00000199b6523e80_0 .var "rd", 4 0;
v00000199b6522080_0 .var "rs1", 4 0;
TD_bench.test.rom.IType ;
    %load/vec4 v00000199b6522760_0;
    %parti/s 12, 0, 2;
    %load/vec4 v00000199b6522080_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000199b65226c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000199b6523e80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000199b6523840_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000199b6529a60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v00000199b65294c0, 4, 0;
    %load/vec4 v00000199b6529a60_0;
    %addi 4, 0, 32;
    %store/vec4 v00000199b6529a60_0, 0, 32;
    %end;
S_00000199b6520ac0 .scope task, "J" "J" 4 742, 4 742 0, S_00000199b636aa70;
 .timescale 0 0;
v00000199b6522f80_0 .var "imm", 31 0;
TD_bench.test.rom.J ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000199b65223a0_0, 0, 5;
    %load/vec4 v00000199b6522f80_0;
    %store/vec4 v00000199b65238e0_0, 0, 32;
    %fork TD_bench.test.rom.JAL, S_00000199b6521bf0;
    %join;
    %end;
S_00000199b6521bf0 .scope task, "JAL" "JAL" 4 272, 4 272 0, S_00000199b636aa70;
 .timescale 0 0;
v00000199b65238e0_0 .var "imm", 31 0;
v00000199b65223a0_0 .var "rd", 4 0;
TD_bench.test.rom.JAL ;
    %pushi/vec4 111, 0, 7;
    %store/vec4 v00000199b65228a0_0, 0, 7;
    %load/vec4 v00000199b65223a0_0;
    %store/vec4 v00000199b6522620_0, 0, 5;
    %load/vec4 v00000199b65238e0_0;
    %store/vec4 v00000199b6523ac0_0, 0, 32;
    %fork TD_bench.test.rom.JType, S_00000199b65215b0;
    %join;
    %end;
S_00000199b6521290 .scope task, "JALR" "JALR" 4 282, 4 282 0, S_00000199b636aa70;
 .timescale 0 0;
v00000199b6521fe0_0 .var "imm", 31 0;
v00000199b6523700_0 .var "rd", 4 0;
v00000199b65237a0_0 .var "rs1", 4 0;
TD_bench.test.rom.JALR ;
    %pushi/vec4 103, 0, 7;
    %store/vec4 v00000199b6523840_0, 0, 7;
    %load/vec4 v00000199b6523700_0;
    %store/vec4 v00000199b6523e80_0, 0, 5;
    %load/vec4 v00000199b65237a0_0;
    %store/vec4 v00000199b6522080_0, 0, 5;
    %load/vec4 v00000199b6521fe0_0;
    %store/vec4 v00000199b6522760_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000199b65226c0_0, 0, 3;
    %fork TD_bench.test.rom.IType, S_00000199b6521a60;
    %join;
    %end;
S_00000199b6520160 .scope task, "JR" "JR" 4 750, 4 750 0, S_00000199b636aa70;
 .timescale 0 0;
v00000199b6523980_0 .var "imm", 31 0;
v00000199b6523a20_0 .var "rs1", 4 0;
TD_bench.test.rom.JR ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000199b6523700_0, 0, 5;
    %load/vec4 v00000199b6523a20_0;
    %store/vec4 v00000199b65237a0_0, 0, 5;
    %load/vec4 v00000199b6523980_0;
    %store/vec4 v00000199b6521fe0_0, 0, 32;
    %fork TD_bench.test.rom.JALR, S_00000199b6521290;
    %join;
    %end;
S_00000199b65215b0 .scope task, "JType" "JType" 4 262, 4 262 0, S_00000199b636aa70;
 .timescale 0 0;
v00000199b6523ac0_0 .var "imm", 31 0;
v00000199b65228a0_0 .var "opcode", 6 0;
v00000199b6522620_0 .var "rd", 4 0;
TD_bench.test.rom.JType ;
    %load/vec4 v00000199b6523ac0_0;
    %parti/s 1, 20, 6;
    %load/vec4 v00000199b6523ac0_0;
    %parti/s 10, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000199b6523ac0_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000199b6523ac0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000199b6522620_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000199b65228a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000199b6529a60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v00000199b65294c0, 4, 0;
    %load/vec4 v00000199b6529a60_0;
    %addi 4, 0, 32;
    %store/vec4 v00000199b6529a60_0, 0, 32;
    %end;
S_00000199b651ffd0 .scope task, "LB" "LB" 4 401, 4 401 0, S_00000199b636aa70;
 .timescale 0 0;
v00000199b6522940_0 .var "imm", 31 0;
v00000199b6522260_0 .var "rd", 4 0;
v00000199b6523340_0 .var "rs1", 4 0;
TD_bench.test.rom.LB ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v00000199b6523840_0, 0, 7;
    %load/vec4 v00000199b6522260_0;
    %store/vec4 v00000199b6523e80_0, 0, 5;
    %load/vec4 v00000199b6523340_0;
    %store/vec4 v00000199b6522080_0, 0, 5;
    %load/vec4 v00000199b6522940_0;
    %store/vec4 v00000199b6522760_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000199b65226c0_0, 0, 3;
    %fork TD_bench.test.rom.IType, S_00000199b6521a60;
    %join;
    %end;
S_00000199b65207a0 .scope task, "LBU" "LBU" 4 428, 4 428 0, S_00000199b636aa70;
 .timescale 0 0;
v00000199b6523c00_0 .var "imm", 31 0;
v00000199b6523de0_0 .var "rd", 4 0;
v00000199b6523020_0 .var "rs1", 4 0;
TD_bench.test.rom.LBU ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v00000199b6523840_0, 0, 7;
    %load/vec4 v00000199b6523de0_0;
    %store/vec4 v00000199b6523e80_0, 0, 5;
    %load/vec4 v00000199b6523020_0;
    %store/vec4 v00000199b6522080_0, 0, 5;
    %load/vec4 v00000199b6523c00_0;
    %store/vec4 v00000199b6522760_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000199b65226c0_0, 0, 3;
    %fork TD_bench.test.rom.IType, S_00000199b6521a60;
    %join;
    %end;
S_00000199b6520de0 .scope task, "LH" "LH" 4 410, 4 410 0, S_00000199b636aa70;
 .timescale 0 0;
v00000199b6522120_0 .var "imm", 31 0;
v00000199b6522800_0 .var "rd", 4 0;
v00000199b6522c60_0 .var "rs1", 4 0;
TD_bench.test.rom.LH ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v00000199b6523840_0, 0, 7;
    %load/vec4 v00000199b6522800_0;
    %store/vec4 v00000199b6523e80_0, 0, 5;
    %load/vec4 v00000199b6522c60_0;
    %store/vec4 v00000199b6522080_0, 0, 5;
    %load/vec4 v00000199b6522120_0;
    %store/vec4 v00000199b6522760_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000199b65226c0_0, 0, 3;
    %fork TD_bench.test.rom.IType, S_00000199b6521a60;
    %join;
    %end;
S_00000199b65202f0 .scope task, "LHU" "LHU" 4 437, 4 437 0, S_00000199b636aa70;
 .timescale 0 0;
v00000199b65232a0_0 .var "imm", 31 0;
v00000199b6522300_0 .var "rd", 4 0;
v00000199b65229e0_0 .var "rs1", 4 0;
TD_bench.test.rom.LHU ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v00000199b6523840_0, 0, 7;
    %load/vec4 v00000199b6522300_0;
    %store/vec4 v00000199b6523e80_0, 0, 5;
    %load/vec4 v00000199b65229e0_0;
    %store/vec4 v00000199b6522080_0, 0, 5;
    %load/vec4 v00000199b65232a0_0;
    %store/vec4 v00000199b6522760_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000199b65226c0_0, 0, 3;
    %fork TD_bench.test.rom.IType, S_00000199b6521a60;
    %join;
    %end;
S_00000199b6520480 .scope task, "LI" "LI" 4 703, 4 703 0, S_00000199b636aa70;
 .timescale 0 0;
v00000199b6522b20_0 .var "imm", 31 0;
v00000199b6522a80_0 .var "rd", 4 0;
TD_bench.test.rom.LI ;
    %load/vec4 v00000199b6522b20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.0, 4;
    %load/vec4 v00000199b6522a80_0;
    %store/vec4 v00000199b65192b0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000199b6519ad0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000199b6518770_0, 0, 5;
    %fork TD_bench.test.rom.ADD, S_00000199b636ac00;
    %join;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v00000199b6522b20_0;
    %cmpi/s 4294965248, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_39.4, 5;
    %load/vec4 v00000199b6522b20_0;
    %cmpi/s 2048, 0, 32;
    %flag_get/vec4 5;
    %and;
T_39.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v00000199b6522a80_0;
    %store/vec4 v00000199b6519a30_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000199b65188b0_0, 0, 5;
    %load/vec4 v00000199b6522b20_0;
    %store/vec4 v00000199b6518810_0, 0, 32;
    %fork TD_bench.test.rom.ADDI, S_00000199b6312510;
    %join;
    %jmp T_39.3;
T_39.2 ;
    %load/vec4 v00000199b6522a80_0;
    %store/vec4 v00000199b6522bc0_0, 0, 5;
    %load/vec4 v00000199b6522b20_0;
    %load/vec4 v00000199b6522b20_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v00000199b65230c0_0, 0, 32;
    %fork TD_bench.test.rom.LUI, S_00000199b6525fb0;
    %join;
    %load/vec4 v00000199b6522b20_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_39.5, 4;
    %load/vec4 v00000199b6522a80_0;
    %store/vec4 v00000199b6519a30_0, 0, 5;
    %load/vec4 v00000199b6522a80_0;
    %store/vec4 v00000199b65188b0_0, 0, 5;
    %load/vec4 v00000199b6522b20_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %store/vec4 v00000199b6518810_0, 0, 32;
    %fork TD_bench.test.rom.ADDI, S_00000199b6312510;
    %join;
T_39.5 ;
T_39.3 ;
T_39.1 ;
    %end;
S_00000199b6525fb0 .scope task, "LUI" "LUI" 4 379, 4 379 0, S_00000199b636aa70;
 .timescale 0 0;
v00000199b65230c0_0 .var "imm", 31 0;
v00000199b6522bc0_0 .var "rd", 4 0;
TD_bench.test.rom.LUI ;
    %pushi/vec4 55, 0, 7;
    %store/vec4 v00000199b6526d60_0, 0, 7;
    %load/vec4 v00000199b6522bc0_0;
    %store/vec4 v00000199b6526ea0_0, 0, 5;
    %load/vec4 v00000199b65230c0_0;
    %store/vec4 v00000199b6526ae0_0, 0, 32;
    %fork TD_bench.test.rom.UType, S_00000199b65326e0;
    %join;
    %end;
S_00000199b65251a0 .scope task, "LW" "LW" 4 419, 4 419 0, S_00000199b636aa70;
 .timescale 0 0;
v00000199b6522d00_0 .var "imm", 31 0;
v00000199b6522da0_0 .var "rd", 4 0;
v00000199b6522e40_0 .var "rs1", 4 0;
TD_bench.test.rom.LW ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v00000199b6523840_0, 0, 7;
    %load/vec4 v00000199b6522da0_0;
    %store/vec4 v00000199b6523e80_0, 0, 5;
    %load/vec4 v00000199b6522e40_0;
    %store/vec4 v00000199b6522080_0, 0, 5;
    %load/vec4 v00000199b6522d00_0;
    %store/vec4 v00000199b6522760_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000199b65226c0_0, 0, 3;
    %fork TD_bench.test.rom.IType, S_00000199b6521a60;
    %join;
    %end;
S_00000199b6525330 .scope task, "Label" "Label" 4 606, 4 606 0, S_00000199b636aa70;
 .timescale 0 0;
v00000199b6523160_0 .var/i "L", 31 0;
TD_bench.test.rom.Label ;
    %end;
S_00000199b6525010 .scope function.vec4.s32, "LabelRef" "LabelRef" 4 623, 4 623 0, S_00000199b636aa70;
 .timescale 0 0;
v00000199b65233e0_0 .var/i "L", 31 0;
; Variable LabelRef is vec4 return value of scope S_00000199b6525010
TD_bench.test.rom.LabelRef ;
    %load/vec4 v00000199b65233e0_0;
    %load/vec4 v00000199b6529a60_0;
    %sub;
    %ret/vec4 0, 0, 32;  Assign to LabelRef (store_vec4_to_lval)
    %end;
S_00000199b65246b0 .scope task, "MV" "MV" 4 734, 4 734 0, S_00000199b636aa70;
 .timescale 0 0;
v00000199b65235c0_0 .var "rd", 4 0;
v00000199b6528660_0 .var "rs1", 4 0;
TD_bench.test.rom.MV ;
    %load/vec4 v00000199b65235c0_0;
    %store/vec4 v00000199b65192b0_0, 0, 5;
    %load/vec4 v00000199b6528660_0;
    %store/vec4 v00000199b6519ad0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000199b6518770_0, 0, 5;
    %fork TD_bench.test.rom.ADD, S_00000199b636ac00;
    %join;
    %end;
S_00000199b6524200 .scope task, "NOP" "NOP" 4 692, 4 692 0, S_00000199b636aa70;
 .timescale 0 0;
TD_bench.test.rom.NOP ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000199b65192b0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000199b6519ad0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000199b6518770_0, 0, 5;
    %fork TD_bench.test.rom.ADD, S_00000199b636ac00;
    %join;
    %end;
S_00000199b65254c0 .scope task, "OR" "OR" 4 139, 4 139 0, S_00000199b636aa70;
 .timescale 0 0;
v00000199b6527620_0 .var "rd", 4 0;
v00000199b6527120_0 .var "rs1", 4 0;
v00000199b6527b20_0 .var "rs2", 4 0;
TD_bench.test.rom.OR ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v00000199b6526a40_0, 0, 7;
    %load/vec4 v00000199b6527620_0;
    %store/vec4 v00000199b6528520_0, 0, 5;
    %load/vec4 v00000199b6527120_0;
    %store/vec4 v00000199b6527760_0, 0, 5;
    %load/vec4 v00000199b6527b20_0;
    %store/vec4 v00000199b6527580_0, 0, 5;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000199b6526220_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000199b65282a0_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_00000199b6524520;
    %join;
    %end;
S_00000199b65257e0 .scope task, "ORI" "ORI" 4 208, 4 208 0, S_00000199b636aa70;
 .timescale 0 0;
v00000199b65287a0_0 .var "imm", 31 0;
v00000199b6526fe0_0 .var "rd", 4 0;
v00000199b6526860_0 .var "rs1", 4 0;
TD_bench.test.rom.ORI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v00000199b6523840_0, 0, 7;
    %load/vec4 v00000199b6526fe0_0;
    %store/vec4 v00000199b6523e80_0, 0, 5;
    %load/vec4 v00000199b6526860_0;
    %store/vec4 v00000199b6522080_0, 0, 5;
    %load/vec4 v00000199b65287a0_0;
    %store/vec4 v00000199b6522760_0, 0, 32;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000199b65226c0_0, 0, 3;
    %fork TD_bench.test.rom.IType, S_00000199b6521a60;
    %join;
    %end;
S_00000199b6525650 .scope task, "RET" "RET" 4 728, 4 728 0, S_00000199b636aa70;
 .timescale 0 0;
TD_bench.test.rom.RET ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000199b6523700_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000199b65237a0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000199b6521fe0_0, 0, 32;
    %fork TD_bench.test.rom.JALR, S_00000199b6521290;
    %join;
    %end;
S_00000199b6524520 .scope task, "RType" "RType" 4 70, 4 70 0, S_00000199b636aa70;
 .timescale 0 0;
v00000199b6526220_0 .var "funct3", 2 0;
v00000199b65282a0_0 .var "funct7", 6 0;
v00000199b6526a40_0 .var "opcode", 6 0;
v00000199b6528520_0 .var "rd", 4 0;
v00000199b6527760_0 .var "rs1", 4 0;
v00000199b6527580_0 .var "rs2", 4 0;
TD_bench.test.rom.RType ;
    %load/vec4 v00000199b65282a0_0;
    %load/vec4 v00000199b6527580_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000199b6527760_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000199b6526220_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000199b6528520_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000199b6526a40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000199b6529a60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v00000199b65294c0, 4, 0;
    %load/vec4 v00000199b6529a60_0;
    %addi 4, 0, 32;
    %store/vec4 v00000199b6529a60_0, 0, 32;
    %end;
S_00000199b6524390 .scope task, "SB" "SB" 4 470, 4 470 0, S_00000199b636aa70;
 .timescale 0 0;
v00000199b6527080_0 .var "imm", 31 0;
v00000199b65269a0_0 .var "rs1", 4 0;
v00000199b6528340_0 .var "rs2", 4 0;
TD_bench.test.rom.SB ;
    %pushi/vec4 35, 0, 7;
    %store/vec4 v00000199b6526680_0, 0, 7;
    %load/vec4 v00000199b6528340_0;
    %store/vec4 v00000199b6527440_0, 0, 5;
    %load/vec4 v00000199b65269a0_0;
    %store/vec4 v00000199b65267c0_0, 0, 5;
    %load/vec4 v00000199b6527080_0;
    %store/vec4 v00000199b65265e0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000199b6526400_0, 0, 3;
    %fork TD_bench.test.rom.SType, S_00000199b6533e50;
    %join;
    %end;
S_00000199b6524840 .scope task, "SH" "SH" 4 479, 4 479 0, S_00000199b636aa70;
 .timescale 0 0;
v00000199b6526cc0_0 .var "imm", 31 0;
v00000199b65278a0_0 .var "rs1", 4 0;
v00000199b65273a0_0 .var "rs2", 4 0;
TD_bench.test.rom.SH ;
    %pushi/vec4 35, 0, 7;
    %store/vec4 v00000199b6526680_0, 0, 7;
    %load/vec4 v00000199b65273a0_0;
    %store/vec4 v00000199b6527440_0, 0, 5;
    %load/vec4 v00000199b65278a0_0;
    %store/vec4 v00000199b65267c0_0, 0, 5;
    %load/vec4 v00000199b6526cc0_0;
    %store/vec4 v00000199b65265e0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000199b6526400_0, 0, 3;
    %fork TD_bench.test.rom.SType, S_00000199b6533e50;
    %join;
    %end;
S_00000199b6524b60 .scope task, "SLL" "SLL" 4 97, 4 97 0, S_00000199b636aa70;
 .timescale 0 0;
v00000199b6527d00_0 .var "rd", 4 0;
v00000199b6528840_0 .var "rs1", 4 0;
v00000199b6528700_0 .var "rs2", 4 0;
TD_bench.test.rom.SLL ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v00000199b6526a40_0, 0, 7;
    %load/vec4 v00000199b6527d00_0;
    %store/vec4 v00000199b6528520_0, 0, 5;
    %load/vec4 v00000199b6528840_0;
    %store/vec4 v00000199b6527760_0, 0, 5;
    %load/vec4 v00000199b6528700_0;
    %store/vec4 v00000199b6527580_0, 0, 5;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000199b6526220_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000199b65282a0_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_00000199b6524520;
    %join;
    %end;
S_00000199b6525970 .scope task, "SLLI" "SLLI" 4 229, 4 229 0, S_00000199b636aa70;
 .timescale 0 0;
v00000199b65276c0_0 .var "imm", 31 0;
v00000199b65279e0_0 .var "rd", 4 0;
v00000199b65264a0_0 .var "rs1", 4 0;
TD_bench.test.rom.SLLI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v00000199b6526a40_0, 0, 7;
    %load/vec4 v00000199b65279e0_0;
    %store/vec4 v00000199b6528520_0, 0, 5;
    %load/vec4 v00000199b65264a0_0;
    %store/vec4 v00000199b6527760_0, 0, 5;
    %load/vec4 v00000199b65276c0_0;
    %parti/s 5, 0, 2;
    %store/vec4 v00000199b6527580_0, 0, 5;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000199b6526220_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000199b65282a0_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_00000199b6524520;
    %join;
    %end;
S_00000199b65249d0 .scope task, "SLT" "SLT" 4 104, 4 104 0, S_00000199b636aa70;
 .timescale 0 0;
v00000199b6528160_0 .var "rd", 4 0;
v00000199b65288e0_0 .var "rs1", 4 0;
v00000199b6527bc0_0 .var "rs2", 4 0;
TD_bench.test.rom.SLT ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v00000199b6526a40_0, 0, 7;
    %load/vec4 v00000199b6528160_0;
    %store/vec4 v00000199b6528520_0, 0, 5;
    %load/vec4 v00000199b65288e0_0;
    %store/vec4 v00000199b6527760_0, 0, 5;
    %load/vec4 v00000199b6527bc0_0;
    %store/vec4 v00000199b6527580_0, 0, 5;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000199b6526220_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000199b65282a0_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_00000199b6524520;
    %join;
    %end;
S_00000199b6524cf0 .scope task, "SLTI" "SLTI" 4 181, 4 181 0, S_00000199b636aa70;
 .timescale 0 0;
v00000199b6527940_0 .var "imm", 31 0;
v00000199b6527c60_0 .var "rd", 4 0;
v00000199b6528980_0 .var "rs1", 4 0;
TD_bench.test.rom.SLTI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v00000199b6523840_0, 0, 7;
    %load/vec4 v00000199b6527c60_0;
    %store/vec4 v00000199b6523e80_0, 0, 5;
    %load/vec4 v00000199b6528980_0;
    %store/vec4 v00000199b6522080_0, 0, 5;
    %load/vec4 v00000199b6527940_0;
    %store/vec4 v00000199b6522760_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000199b65226c0_0, 0, 3;
    %fork TD_bench.test.rom.IType, S_00000199b6521a60;
    %join;
    %end;
S_00000199b6524e80 .scope task, "SLTIU" "SLTIU" 4 190, 4 190 0, S_00000199b636aa70;
 .timescale 0 0;
v00000199b6527da0_0 .var "imm", 31 0;
v00000199b6527e40_0 .var "rd", 4 0;
v00000199b65285c0_0 .var "rs1", 4 0;
TD_bench.test.rom.SLTIU ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v00000199b6523840_0, 0, 7;
    %load/vec4 v00000199b6527e40_0;
    %store/vec4 v00000199b6523e80_0, 0, 5;
    %load/vec4 v00000199b65285c0_0;
    %store/vec4 v00000199b6522080_0, 0, 5;
    %load/vec4 v00000199b6527da0_0;
    %store/vec4 v00000199b6522760_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000199b65226c0_0, 0, 3;
    %fork TD_bench.test.rom.IType, S_00000199b6521a60;
    %join;
    %end;
S_00000199b6525b00 .scope task, "SLTU" "SLTU" 4 111, 4 111 0, S_00000199b636aa70;
 .timescale 0 0;
v00000199b65274e0_0 .var "rd", 4 0;
v00000199b6527800_0 .var "rs1", 4 0;
v00000199b65262c0_0 .var "rs2", 4 0;
TD_bench.test.rom.SLTU ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v00000199b6526a40_0, 0, 7;
    %load/vec4 v00000199b65274e0_0;
    %store/vec4 v00000199b6528520_0, 0, 5;
    %load/vec4 v00000199b6527800_0;
    %store/vec4 v00000199b6527760_0, 0, 5;
    %load/vec4 v00000199b65262c0_0;
    %store/vec4 v00000199b6527580_0, 0, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000199b6526220_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000199b65282a0_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_00000199b6524520;
    %join;
    %end;
S_00000199b6525c90 .scope task, "SRA" "SRA" 4 132, 4 132 0, S_00000199b636aa70;
 .timescale 0 0;
v00000199b6526720_0 .var "rd", 4 0;
v00000199b6527ee0_0 .var "rs1", 4 0;
v00000199b65283e0_0 .var "rs2", 4 0;
TD_bench.test.rom.SRA ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v00000199b6526a40_0, 0, 7;
    %load/vec4 v00000199b6526720_0;
    %store/vec4 v00000199b6528520_0, 0, 5;
    %load/vec4 v00000199b6527ee0_0;
    %store/vec4 v00000199b6527760_0, 0, 5;
    %load/vec4 v00000199b65283e0_0;
    %store/vec4 v00000199b6527580_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000199b6526220_0, 0, 3;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v00000199b65282a0_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_00000199b6524520;
    %join;
    %end;
S_00000199b6525e20 .scope task, "SRAI" "SRAI" 4 247, 4 247 0, S_00000199b636aa70;
 .timescale 0 0;
v00000199b6527f80_0 .var "imm", 31 0;
v00000199b6526540_0 .var "rd", 4 0;
v00000199b6526e00_0 .var "rs1", 4 0;
TD_bench.test.rom.SRAI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v00000199b6526a40_0, 0, 7;
    %load/vec4 v00000199b6526540_0;
    %store/vec4 v00000199b6528520_0, 0, 5;
    %load/vec4 v00000199b6526e00_0;
    %store/vec4 v00000199b6527760_0, 0, 5;
    %load/vec4 v00000199b6527f80_0;
    %parti/s 5, 0, 2;
    %store/vec4 v00000199b6527580_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000199b6526220_0, 0, 3;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v00000199b65282a0_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_00000199b6524520;
    %join;
    %end;
S_00000199b6533680 .scope task, "SRL" "SRL" 4 125, 4 125 0, S_00000199b636aa70;
 .timescale 0 0;
v00000199b6526c20_0 .var "rd", 4 0;
v00000199b6527a80_0 .var "rs1", 4 0;
v00000199b65271c0_0 .var "rs2", 4 0;
TD_bench.test.rom.SRL ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v00000199b6526a40_0, 0, 7;
    %load/vec4 v00000199b6526c20_0;
    %store/vec4 v00000199b6528520_0, 0, 5;
    %load/vec4 v00000199b6527a80_0;
    %store/vec4 v00000199b6527760_0, 0, 5;
    %load/vec4 v00000199b65271c0_0;
    %store/vec4 v00000199b6527580_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000199b6526220_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000199b65282a0_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_00000199b6524520;
    %join;
    %end;
S_00000199b6532550 .scope task, "SRLI" "SRLI" 4 238, 4 238 0, S_00000199b636aa70;
 .timescale 0 0;
v00000199b6527260_0 .var "imm", 31 0;
v00000199b6528480_0 .var "rd", 4 0;
v00000199b6526360_0 .var "rs1", 4 0;
TD_bench.test.rom.SRLI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v00000199b6526a40_0, 0, 7;
    %load/vec4 v00000199b6528480_0;
    %store/vec4 v00000199b6528520_0, 0, 5;
    %load/vec4 v00000199b6526360_0;
    %store/vec4 v00000199b6527760_0, 0, 5;
    %load/vec4 v00000199b6527260_0;
    %parti/s 5, 0, 2;
    %store/vec4 v00000199b6527580_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000199b6526220_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000199b65282a0_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_00000199b6524520;
    %join;
    %end;
S_00000199b6533e50 .scope task, "SType" "SType" 4 452, 4 452 0, S_00000199b636aa70;
 .timescale 0 0;
v00000199b6526400_0 .var "funct3", 2 0;
v00000199b65265e0_0 .var "imm", 31 0;
v00000199b6526680_0 .var "opcode", 6 0;
v00000199b6527440_0 .var "rs1", 4 0;
v00000199b65267c0_0 .var "rs2", 4 0;
TD_bench.test.rom.SType ;
    %load/vec4 v00000199b65265e0_0;
    %parti/s 7, 5, 4;
    %load/vec4 v00000199b65267c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000199b6527440_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000199b6526400_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000199b65265e0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000199b6526680_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000199b6529a60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v00000199b65294c0, 4, 0;
    %load/vec4 v00000199b6529a60_0;
    %addi 4, 0, 32;
    %store/vec4 v00000199b6529a60_0, 0, 32;
    %end;
S_00000199b65323c0 .scope task, "SUB" "SUB" 4 90, 4 90 0, S_00000199b636aa70;
 .timescale 0 0;
v00000199b6528020_0 .var "rd", 4 0;
v00000199b6527300_0 .var "rs1", 4 0;
v00000199b65280c0_0 .var "rs2", 4 0;
TD_bench.test.rom.SUB ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v00000199b6526a40_0, 0, 7;
    %load/vec4 v00000199b6528020_0;
    %store/vec4 v00000199b6528520_0, 0, 5;
    %load/vec4 v00000199b6527300_0;
    %store/vec4 v00000199b6527760_0, 0, 5;
    %load/vec4 v00000199b65280c0_0;
    %store/vec4 v00000199b6527580_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000199b6526220_0, 0, 3;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v00000199b65282a0_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_00000199b6524520;
    %join;
    %end;
S_00000199b6533cc0 .scope task, "SW" "SW" 4 488, 4 488 0, S_00000199b636aa70;
 .timescale 0 0;
v00000199b6526b80_0 .var "imm", 31 0;
v00000199b6528200_0 .var "rs1", 4 0;
v00000199b6526900_0 .var "rs2", 4 0;
TD_bench.test.rom.SW ;
    %pushi/vec4 35, 0, 7;
    %store/vec4 v00000199b6526680_0, 0, 7;
    %load/vec4 v00000199b6526900_0;
    %store/vec4 v00000199b6527440_0, 0, 5;
    %load/vec4 v00000199b6528200_0;
    %store/vec4 v00000199b65267c0_0, 0, 5;
    %load/vec4 v00000199b6526b80_0;
    %store/vec4 v00000199b65265e0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000199b6526400_0, 0, 3;
    %fork TD_bench.test.rom.SType, S_00000199b6533e50;
    %join;
    %end;
S_00000199b65326e0 .scope task, "UType" "UType" 4 369, 4 369 0, S_00000199b636aa70;
 .timescale 0 0;
v00000199b6526ae0_0 .var "imm", 31 0;
v00000199b6526d60_0 .var "opcode", 6 0;
v00000199b6526ea0_0 .var "rd", 4 0;
TD_bench.test.rom.UType ;
    %load/vec4 v00000199b6526ae0_0;
    %parti/s 20, 12, 5;
    %load/vec4 v00000199b6526ea0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000199b6526d60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000199b6529a60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v00000199b65294c0, 4, 0;
    %load/vec4 v00000199b6529a60_0;
    %addi 4, 0, 32;
    %store/vec4 v00000199b6529a60_0, 0, 32;
    %end;
S_00000199b6532b90 .scope task, "XOR" "XOR" 4 118, 4 118 0, S_00000199b636aa70;
 .timescale 0 0;
v00000199b6526f40_0 .var "rd", 4 0;
v00000199b65297e0_0 .var "rs1", 4 0;
v00000199b6529600_0 .var "rs2", 4 0;
TD_bench.test.rom.XOR ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v00000199b6526a40_0, 0, 7;
    %load/vec4 v00000199b6526f40_0;
    %store/vec4 v00000199b6528520_0, 0, 5;
    %load/vec4 v00000199b65297e0_0;
    %store/vec4 v00000199b6527760_0, 0, 5;
    %load/vec4 v00000199b6529600_0;
    %store/vec4 v00000199b6527580_0, 0, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000199b6526220_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000199b65282a0_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_00000199b6524520;
    %join;
    %end;
S_00000199b6532870 .scope task, "XORI" "XORI" 4 199, 4 199 0, S_00000199b636aa70;
 .timescale 0 0;
v00000199b6529e20_0 .var "imm", 31 0;
v00000199b6529240_0 .var "rd", 4 0;
v00000199b6529d80_0 .var "rs1", 4 0;
TD_bench.test.rom.XORI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v00000199b6523840_0, 0, 7;
    %load/vec4 v00000199b6529240_0;
    %store/vec4 v00000199b6523e80_0, 0, 5;
    %load/vec4 v00000199b6529d80_0;
    %store/vec4 v00000199b6522080_0, 0, 5;
    %load/vec4 v00000199b6529e20_0;
    %store/vec4 v00000199b6522760_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000199b65226c0_0, 0, 3;
    %fork TD_bench.test.rom.IType, S_00000199b6521a60;
    %join;
    %end;
S_00000199b6533fe0 .scope task, "endASM" "endASM" 4 636, 4 636 0, S_00000199b636aa70;
 .timescale 0 0;
TD_bench.test.rom.endASM ;
    %end;
    .scope S_00000199b63f5f50;
T_69 ;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v00000199b64afa20_0, 0, 19;
    %end;
    .thread T_69;
    .scope S_00000199b63f5f50;
T_70 ;
    %wait E_00000199b6496cd0;
    %load/vec4 v00000199b64afa20_0;
    %addi 1, 0, 19;
    %assign/vec4 v00000199b64afa20_0, 0;
    %jmp T_70;
    .thread T_70;
    .scope S_00000199b636aa70;
T_71 ;
    %pushi/vec4 400, 0, 32;
    %store/vec4 v00000199b6528e80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000199b6528fc0_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v00000199b6528ac0_0, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v00000199b6529880_0, 0, 32;
    %pushi/vec4 40, 0, 32;
    %store/vec4 v00000199b6529f60_0, 0, 32;
    %end;
    .thread T_71;
    .scope S_00000199b636aa70;
T_72 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000199b6529a60_0, 0, 32;
    %end;
    .thread T_72;
    .scope S_00000199b636aa70;
T_73 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v00000199b6522a80_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000199b6522b20_0, 0, 32;
    %fork TD_bench.test.rom.LI, S_00000199b6520480;
    %join;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v00000199b6522a80_0, 0, 5;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v00000199b6522b20_0, 0, 32;
    %fork TD_bench.test.rom.LI, S_00000199b6520480;
    %join;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v00000199b6522260_0, 0, 5;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v00000199b6523340_0, 0, 5;
    %pushi/vec4 400, 0, 32;
    %store/vec4 v00000199b6522940_0, 0, 32;
    %fork TD_bench.test.rom.LB, S_00000199b651ffd0;
    %join;
    %load/vec4 v00000199b6529880_0;
    %store/vec4 v00000199b65233e0_0, 0, 32;
    %callf/vec4 TD_bench.test.rom.LabelRef, S_00000199b6525010;
    %store/vec4 v00000199b651d170_0, 0, 32;
    %fork TD_bench.test.rom.CALL, S_00000199b651f150;
    %join;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v00000199b6519a30_0, 0, 5;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v00000199b65188b0_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000199b6518810_0, 0, 32;
    %fork TD_bench.test.rom.ADDI, S_00000199b6312510;
    %join;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v00000199b651c270_0, 0, 5;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v00000199b651d530_0, 0, 5;
    %load/vec4 v00000199b6528ac0_0;
    %store/vec4 v00000199b65233e0_0, 0, 32;
    %callf/vec4 TD_bench.test.rom.LabelRef, S_00000199b6525010;
    %store/vec4 v00000199b651c6d0_0, 0, 32;
    %fork TD_bench.test.rom.BNE, S_00000199b651f600;
    %join;
    %fork TD_bench.test.rom.EBREAK, S_00000199b6521d80;
    %join;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v00000199b6522a80_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000199b6522b20_0, 0, 32;
    %fork TD_bench.test.rom.LI, S_00000199b6520480;
    %join;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v00000199b65279e0_0, 0, 5;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v00000199b65264a0_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000199b65276c0_0, 0, 32;
    %fork TD_bench.test.rom.SLLI, S_00000199b6525970;
    %join;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v00000199b6519a30_0, 0, 5;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v00000199b65188b0_0, 0, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000199b6518810_0, 0, 32;
    %fork TD_bench.test.rom.ADDI, S_00000199b6312510;
    %join;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v00000199b651d990_0, 0, 5;
    %load/vec4 v00000199b6529f60_0;
    %store/vec4 v00000199b65233e0_0, 0, 32;
    %callf/vec4 TD_bench.test.rom.LabelRef, S_00000199b6525010;
    %store/vec4 v00000199b651cb30_0, 0, 32;
    %fork TD_bench.test.rom.BNEZ, S_00000199b651efc0;
    %join;
    %fork TD_bench.test.rom.RET, S_00000199b6525650;
    %join;
    %pushi/vec4 67305985, 0, 32;
    %ix/load 4, 100, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000199b65294c0, 4, 0;
    %pushi/vec4 134678021, 0, 32;
    %ix/load 4, 101, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000199b65294c0, 4, 0;
    %pushi/vec4 202050057, 0, 32;
    %ix/load 4, 102, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000199b65294c0, 4, 0;
    %pushi/vec4 4279176717, 0, 32;
    %ix/load 4, 103, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000199b65294c0, 4, 0;
    %end;
    .thread T_73;
    .scope S_00000199b636aa70;
T_74 ;
    %wait E_00000199b6496f10;
    %load/vec4 v00000199b6529ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %load/vec4 v00000199b65296a0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v00000199b65294c0, 4;
    %assign/vec4 v00000199b6528c00_0, 0;
T_74.0 ;
    %jmp T_74;
    .thread T_74;
    .scope S_00000199b643e400;
T_75 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000199b64afde0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000199b650a5f0_0, 0, 32;
    %end;
    .thread T_75;
    .scope S_00000199b643e400;
T_76 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000199b64b0ec0_0, 0, 32;
T_76.0 ;
    %load/vec4 v00000199b64b0ec0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_76.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000199b64b0ec0_0;
    %store/vec4a v00000199b64af3e0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000199b64b0ec0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000199b64b0ec0_0, 0, 32;
    %jmp T_76.0;
T_76.1 ;
    %end;
    .thread T_76;
    .scope S_00000199b643e400;
T_77 ;
    %wait E_00000199b6496f10;
    %load/vec4 v00000199b64af8e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_77.0, 4;
    %load/vec4 v00000199b650c0d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.4, 9;
    %load/vec4 v00000199b64afd40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_77.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.2, 8;
    %load/vec4 v00000199b650b090_0;
    %load/vec4 v00000199b64afd40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000199b64af3e0, 0, 4;
    %vpi_call 3 384 "$display", "Register Write %b", v00000199b650b090_0 {0 0 0};
T_77.2 ;
    %load/vec4 v00000199b64aff20_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000199b64af3e0, 4;
    %assign/vec4 v00000199b64afde0_0, 0;
    %load/vec4 v00000199b64afe80_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000199b64af3e0, 4;
    %assign/vec4 v00000199b650a5f0_0, 0;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_00000199b643e590;
T_78 ;
    %wait E_00000199b6497d90;
    %load/vec4 v00000199b650a870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_78.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_78.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_78.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_78.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_78.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_78.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_78.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_78.7, 6;
    %jmp T_78.8;
T_78.0 ;
    %load/vec4 v00000199b650a410_0;
    %load/vec4 v00000199b650b130_0;
    %parti/s 1, 5, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_78.9, 8;
    %load/vec4 v00000199b650aff0_0;
    %parti/s 32, 0, 2;
    %jmp/1 T_78.10, 8;
T_78.9 ; End of true expr.
    %load/vec4 v00000199b650be50_0;
    %jmp/0 T_78.10, 8;
 ; End of false expr.
    %blend;
T_78.10;
    %store/vec4 v00000199b650b6d0_0, 0, 32;
    %jmp T_78.8;
T_78.1 ;
    %load/vec4 v00000199b650a910_0;
    %store/vec4 v00000199b650b6d0_0, 0, 32;
    %jmp T_78.8;
T_78.2 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v00000199b650aaf0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000199b650b6d0_0, 0, 32;
    %jmp T_78.8;
T_78.3 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v00000199b650ab90_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000199b650b6d0_0, 0, 32;
    %jmp T_78.8;
T_78.4 ;
    %load/vec4 v00000199b650b450_0;
    %load/vec4 v00000199b650b8b0_0;
    %xor;
    %store/vec4 v00000199b650b6d0_0, 0, 32;
    %jmp T_78.8;
T_78.5 ;
    %load/vec4 v00000199b650af50_0;
    %pad/u 32;
    %store/vec4 v00000199b650b6d0_0, 0, 32;
    %jmp T_78.8;
T_78.6 ;
    %load/vec4 v00000199b650b450_0;
    %load/vec4 v00000199b650b8b0_0;
    %or;
    %store/vec4 v00000199b650b6d0_0, 0, 32;
    %jmp T_78.8;
T_78.7 ;
    %load/vec4 v00000199b650b450_0;
    %load/vec4 v00000199b650b8b0_0;
    %and;
    %store/vec4 v00000199b650b6d0_0, 0, 32;
    %jmp T_78.8;
T_78.8 ;
    %pop/vec4 1;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_00000199b643e590;
T_79 ;
    %wait E_00000199b6498150;
    %load/vec4 v00000199b650a870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_79.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_79.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_79.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_79.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_79.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_79.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000199b650a730_0, 0, 1;
    %jmp T_79.7;
T_79.0 ;
    %load/vec4 v00000199b650a4b0_0;
    %store/vec4 v00000199b650a730_0, 0, 1;
    %jmp T_79.7;
T_79.1 ;
    %load/vec4 v00000199b650a4b0_0;
    %nor/r;
    %store/vec4 v00000199b650a730_0, 0, 1;
    %jmp T_79.7;
T_79.2 ;
    %load/vec4 v00000199b650aaf0_0;
    %store/vec4 v00000199b650a730_0, 0, 1;
    %jmp T_79.7;
T_79.3 ;
    %load/vec4 v00000199b650aaf0_0;
    %nor/r;
    %store/vec4 v00000199b650a730_0, 0, 1;
    %jmp T_79.7;
T_79.4 ;
    %load/vec4 v00000199b650ab90_0;
    %store/vec4 v00000199b650a730_0, 0, 1;
    %jmp T_79.7;
T_79.5 ;
    %load/vec4 v00000199b650ab90_0;
    %nor/r;
    %store/vec4 v00000199b650a730_0, 0, 1;
    %jmp T_79.7;
T_79.7 ;
    %pop/vec4 1;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_00000199b6379fa0;
T_80 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000199b65147f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000199b6515f10_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000199b6519170_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000199b65186d0_0, 0, 32;
    %end;
    .thread T_80;
    .scope S_00000199b6379fa0;
T_81 ;
    %wait E_00000199b6496f10;
    %load/vec4 v00000199b6519170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_81.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_81.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_81.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_81.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_81.4, 6;
    %jmp T_81.5;
T_81.0 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000199b6519170_0, 0;
    %jmp T_81.5;
T_81.1 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000199b6519170_0, 0;
    %load/vec4 v00000199b6519670_0;
    %assign/vec4 v00000199b65186d0_0, 0;
    %jmp T_81.5;
T_81.2 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000199b6519170_0, 0;
    %jmp T_81.5;
T_81.3 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000199b6519170_0, 0;
    %jmp T_81.5;
T_81.4 ;
    %load/vec4 v00000199b651a110_0;
    %assign/vec4 v00000199b65147f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000199b6519170_0, 0;
    %jmp T_81.5;
T_81.5 ;
    %pop/vec4 1;
    %jmp T_81;
    .thread T_81;
    .scope S_00000199b6379fa0;
T_82 ;
    %wait E_00000199b6496f10;
    %vpi_call 3 179 "$display", "PC=%0d", v00000199b65147f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v00000199b650b590_0;
    %cmp/u;
    %jmp/1 T_82.0, 6;
    %dup/vec4;
    %load/vec4 v00000199b650b770_0;
    %cmp/u;
    %jmp/1 T_82.1, 6;
    %dup/vec4;
    %load/vec4 v00000199b6519b70_0;
    %cmp/u;
    %jmp/1 T_82.2, 6;
    %dup/vec4;
    %load/vec4 v00000199b650bdb0_0;
    %cmp/u;
    %jmp/1 T_82.3, 6;
    %dup/vec4;
    %load/vec4 v00000199b650bb30_0;
    %cmp/u;
    %jmp/1 T_82.4, 6;
    %dup/vec4;
    %load/vec4 v00000199b650b9f0_0;
    %cmp/u;
    %jmp/1 T_82.5, 6;
    %dup/vec4;
    %load/vec4 v00000199b6516230_0;
    %cmp/u;
    %jmp/1 T_82.6, 6;
    %dup/vec4;
    %load/vec4 v00000199b6518bd0_0;
    %cmp/u;
    %jmp/1 T_82.7, 6;
    %dup/vec4;
    %load/vec4 v00000199b651a2f0_0;
    %cmp/u;
    %jmp/1 T_82.8, 6;
    %dup/vec4;
    %load/vec4 v00000199b6518db0_0;
    %cmp/u;
    %jmp/1 T_82.9, 6;
    %dup/vec4;
    %load/vec4 v00000199b65195d0_0;
    %cmp/u;
    %jmp/1 T_82.10, 6;
    %jmp T_82.11;
T_82.0 ;
    %vpi_call 3 181 "$display", "ALUreg rd=%d rs1=%d rs2=%d funct3=%b", v00000199b6519030_0, v00000199b6518d10_0, v00000199b6519cb0_0, v00000199b6519c10_0 {0 0 0};
    %jmp T_82.11;
T_82.1 ;
    %vpi_call 3 182 "$display", "ALUimm rd=%d rs1=%d imm=%0d funct3=%b", v00000199b6519030_0, v00000199b6518d10_0, v00000199b6518b30_0, v00000199b6519c10_0 {0 0 0};
    %jmp T_82.11;
T_82.2 ;
    %vpi_call 3 183 "$display", "BRANCH" {0 0 0};
    %jmp T_82.11;
T_82.3 ;
    %vpi_call 3 184 "$display", "JAL" {0 0 0};
    %jmp T_82.11;
T_82.4 ;
    %vpi_call 3 185 "$display", "JALR" {0 0 0};
    %jmp T_82.11;
T_82.5 ;
    %vpi_call 3 186 "$display", "AUIPC" {0 0 0};
    %jmp T_82.11;
T_82.6 ;
    %vpi_call 3 187 "$display", "LUI" {0 0 0};
    %jmp T_82.11;
T_82.7 ;
    %vpi_call 3 188 "$display", "LOAD" {0 0 0};
    %jmp T_82.11;
T_82.8 ;
    %vpi_call 3 189 "$display", "STORE" {0 0 0};
    %jmp T_82.11;
T_82.9 ;
    %vpi_call 3 190 "$display", "SYSTEM" {0 0 0};
    %jmp T_82.11;
T_82.10 ;
    %vpi_call 3 191 "$display", "FENCE" {0 0 0};
    %jmp T_82.11;
T_82.11 ;
    %pop/vec4 1;
    %jmp T_82;
    .thread T_82;
    .scope S_00000199b63f5dc0;
T_83 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000199b65299c0_0, 0, 32;
    %end;
    .thread T_83;
    .scope S_00000199b63f5dc0;
T_84 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000199b652a0a0_0, 0, 1;
T_84.0 ;
    %delay 1, 0;
    %load/vec4 v00000199b652a0a0_0;
    %inv;
    %store/vec4 v00000199b652a0a0_0, 0, 1;
    %load/vec4 v00000199b6528f20_0;
    %load/vec4 v00000199b65299c0_0;
    %cmp/ne;
    %jmp/0xz  T_84.1, 4;
    %vpi_call 2 33 "$display", "LEDS = %b", v00000199b6528f20_0 {0 0 0};
T_84.1 ;
    %load/vec4 v00000199b6528f20_0;
    %assign/vec4 v00000199b65299c0_0, 0;
    %jmp T_84.0;
    %end;
    .thread T_84;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "testbench.v";
    "././processor.v";
    "./../Tools/riscv_assembly.v";
