

Microchip MPLAB XC8 Assembler V2.32 build 20210201212658 
                                                                                               Tue Oct 12 10:51:44 2021

Microchip MPLAB XC8 C Compiler v2.32 (Free license) build 20210201212658 Og1 
     1                           	processor	16F887
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	cinit,global,class=CODE,merge=1,delta=2
     5                           	psect	bssCOMMON,global,class=COMMON,space=1,delta=1,noexec
     6                           	psect	bssBANK0,global,class=BANK0,space=1,delta=1,noexec
     7                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
     8                           	psect	cstackBANK0,global,class=BANK0,space=1,delta=1,noexec
     9                           	psect	maintext,global,class=CODE,split=1,delta=2
    10                           	psect	text1,local,class=CODE,merge=1,delta=2
    11                           	psect	text2,local,class=CODE,merge=1,delta=2
    12                           	psect	text3,local,class=CODE,merge=1,delta=2
    13                           	psect	text4,local,class=CODE,merge=1,delta=2
    14                           	psect	text5,local,class=CODE,merge=1,delta=2
    15                           	psect	intentry,global,class=CODE,delta=2
    16                           	psect	text6,local,class=CODE,merge=1,delta=2
    17                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
    18                           	dabs	1,0x7E,2
    19  0000                     
    20                           ; Version 2.20
    21                           ; Generated 12/02/2020 GMT
    22                           ; 
    23                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    24                           ; All rights reserved.
    25                           ; 
    26                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    27                           ; 
    28                           ; Redistribution and use in source and binary forms, with or without modification, are
    29                           ; permitted provided that the following conditions are met:
    30                           ; 
    31                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    32                           ;        conditions and the following disclaimer.
    33                           ; 
    34                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    35                           ;        of conditions and the following disclaimer in the documentation and/or other
    36                           ;        materials provided with the distribution.
    37                           ; 
    38                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    39                           ;        software without specific prior written permission.
    40                           ; 
    41                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    42                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    43                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    44                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    45                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    46                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    47                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    48                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    49                           ; 
    50                           ; 
    51                           ; Code-generator required, PIC16F887 Definitions
    52                           ; 
    53                           ; SFR Addresses
    54  0000                     	;# 
    55  0001                     	;# 
    56  0002                     	;# 
    57  0003                     	;# 
    58  0004                     	;# 
    59  0005                     	;# 
    60  0006                     	;# 
    61  0007                     	;# 
    62  0008                     	;# 
    63  0009                     	;# 
    64  000A                     	;# 
    65  000B                     	;# 
    66  000C                     	;# 
    67  000D                     	;# 
    68  000E                     	;# 
    69  000E                     	;# 
    70  000F                     	;# 
    71  0010                     	;# 
    72  0011                     	;# 
    73  0012                     	;# 
    74  0013                     	;# 
    75  0014                     	;# 
    76  0015                     	;# 
    77  0015                     	;# 
    78  0016                     	;# 
    79  0017                     	;# 
    80  0018                     	;# 
    81  0019                     	;# 
    82  001A                     	;# 
    83  001B                     	;# 
    84  001B                     	;# 
    85  001C                     	;# 
    86  001D                     	;# 
    87  001E                     	;# 
    88  001F                     	;# 
    89  0081                     	;# 
    90  0085                     	;# 
    91  0086                     	;# 
    92  0087                     	;# 
    93  0088                     	;# 
    94  0089                     	;# 
    95  008C                     	;# 
    96  008D                     	;# 
    97  008E                     	;# 
    98  008F                     	;# 
    99  0090                     	;# 
   100  0091                     	;# 
   101  0092                     	;# 
   102  0093                     	;# 
   103  0093                     	;# 
   104  0093                     	;# 
   105  0094                     	;# 
   106  0095                     	;# 
   107  0096                     	;# 
   108  0097                     	;# 
   109  0098                     	;# 
   110  0099                     	;# 
   111  009A                     	;# 
   112  009B                     	;# 
   113  009C                     	;# 
   114  009D                     	;# 
   115  009E                     	;# 
   116  009F                     	;# 
   117  0105                     	;# 
   118  0107                     	;# 
   119  0108                     	;# 
   120  0109                     	;# 
   121  010C                     	;# 
   122  010C                     	;# 
   123  010D                     	;# 
   124  010E                     	;# 
   125  010F                     	;# 
   126  0185                     	;# 
   127  0187                     	;# 
   128  0188                     	;# 
   129  0189                     	;# 
   130  018C                     	;# 
   131  018D                     	;# 
   132  0000                     	;# 
   133  0001                     	;# 
   134  0002                     	;# 
   135  0003                     	;# 
   136  0004                     	;# 
   137  0005                     	;# 
   138  0006                     	;# 
   139  0007                     	;# 
   140  0008                     	;# 
   141  0009                     	;# 
   142  000A                     	;# 
   143  000B                     	;# 
   144  000C                     	;# 
   145  000D                     	;# 
   146  000E                     	;# 
   147  000E                     	;# 
   148  000F                     	;# 
   149  0010                     	;# 
   150  0011                     	;# 
   151  0012                     	;# 
   152  0013                     	;# 
   153  0014                     	;# 
   154  0015                     	;# 
   155  0015                     	;# 
   156  0016                     	;# 
   157  0017                     	;# 
   158  0018                     	;# 
   159  0019                     	;# 
   160  001A                     	;# 
   161  001B                     	;# 
   162  001B                     	;# 
   163  001C                     	;# 
   164  001D                     	;# 
   165  001E                     	;# 
   166  001F                     	;# 
   167  0081                     	;# 
   168  0085                     	;# 
   169  0086                     	;# 
   170  0087                     	;# 
   171  0088                     	;# 
   172  0089                     	;# 
   173  008C                     	;# 
   174  008D                     	;# 
   175  008E                     	;# 
   176  008F                     	;# 
   177  0090                     	;# 
   178  0091                     	;# 
   179  0092                     	;# 
   180  0093                     	;# 
   181  0093                     	;# 
   182  0093                     	;# 
   183  0094                     	;# 
   184  0095                     	;# 
   185  0096                     	;# 
   186  0097                     	;# 
   187  0098                     	;# 
   188  0099                     	;# 
   189  009A                     	;# 
   190  009B                     	;# 
   191  009C                     	;# 
   192  009D                     	;# 
   193  009E                     	;# 
   194  009F                     	;# 
   195  0105                     	;# 
   196  0107                     	;# 
   197  0108                     	;# 
   198  0109                     	;# 
   199  010C                     	;# 
   200  010C                     	;# 
   201  010D                     	;# 
   202  010E                     	;# 
   203  010F                     	;# 
   204  0185                     	;# 
   205  0187                     	;# 
   206  0188                     	;# 
   207  0189                     	;# 
   208  018C                     	;# 
   209  018D                     	;# 
   210  0000                     	;# 
   211  0001                     	;# 
   212  0002                     	;# 
   213  0003                     	;# 
   214  0004                     	;# 
   215  0005                     	;# 
   216  0006                     	;# 
   217  0007                     	;# 
   218  0008                     	;# 
   219  0009                     	;# 
   220  000A                     	;# 
   221  000B                     	;# 
   222  000C                     	;# 
   223  000D                     	;# 
   224  000E                     	;# 
   225  000E                     	;# 
   226  000F                     	;# 
   227  0010                     	;# 
   228  0011                     	;# 
   229  0012                     	;# 
   230  0013                     	;# 
   231  0014                     	;# 
   232  0015                     	;# 
   233  0015                     	;# 
   234  0016                     	;# 
   235  0017                     	;# 
   236  0018                     	;# 
   237  0019                     	;# 
   238  001A                     	;# 
   239  001B                     	;# 
   240  001B                     	;# 
   241  001C                     	;# 
   242  001D                     	;# 
   243  001E                     	;# 
   244  001F                     	;# 
   245  0081                     	;# 
   246  0085                     	;# 
   247  0086                     	;# 
   248  0087                     	;# 
   249  0088                     	;# 
   250  0089                     	;# 
   251  008C                     	;# 
   252  008D                     	;# 
   253  008E                     	;# 
   254  008F                     	;# 
   255  0090                     	;# 
   256  0091                     	;# 
   257  0092                     	;# 
   258  0093                     	;# 
   259  0093                     	;# 
   260  0093                     	;# 
   261  0094                     	;# 
   262  0095                     	;# 
   263  0096                     	;# 
   264  0097                     	;# 
   265  0098                     	;# 
   266  0099                     	;# 
   267  009A                     	;# 
   268  009B                     	;# 
   269  009C                     	;# 
   270  009D                     	;# 
   271  009E                     	;# 
   272  009F                     	;# 
   273  0105                     	;# 
   274  0107                     	;# 
   275  0108                     	;# 
   276  0109                     	;# 
   277  010C                     	;# 
   278  010C                     	;# 
   279  010D                     	;# 
   280  010E                     	;# 
   281  010F                     	;# 
   282  0185                     	;# 
   283  0187                     	;# 
   284  0188                     	;# 
   285  0189                     	;# 
   286  018C                     	;# 
   287  018D                     	;# 
   288  0000                     	;# 
   289  0001                     	;# 
   290  0002                     	;# 
   291  0003                     	;# 
   292  0004                     	;# 
   293  0005                     	;# 
   294  0006                     	;# 
   295  0007                     	;# 
   296  0008                     	;# 
   297  0009                     	;# 
   298  000A                     	;# 
   299  000B                     	;# 
   300  000C                     	;# 
   301  000D                     	;# 
   302  000E                     	;# 
   303  000E                     	;# 
   304  000F                     	;# 
   305  0010                     	;# 
   306  0011                     	;# 
   307  0012                     	;# 
   308  0013                     	;# 
   309  0014                     	;# 
   310  0015                     	;# 
   311  0015                     	;# 
   312  0016                     	;# 
   313  0017                     	;# 
   314  0018                     	;# 
   315  0019                     	;# 
   316  001A                     	;# 
   317  001B                     	;# 
   318  001B                     	;# 
   319  001C                     	;# 
   320  001D                     	;# 
   321  001E                     	;# 
   322  001F                     	;# 
   323  0081                     	;# 
   324  0085                     	;# 
   325  0086                     	;# 
   326  0087                     	;# 
   327  0088                     	;# 
   328  0089                     	;# 
   329  008C                     	;# 
   330  008D                     	;# 
   331  008E                     	;# 
   332  008F                     	;# 
   333  0090                     	;# 
   334  0091                     	;# 
   335  0092                     	;# 
   336  0093                     	;# 
   337  0093                     	;# 
   338  0093                     	;# 
   339  0094                     	;# 
   340  0095                     	;# 
   341  0096                     	;# 
   342  0097                     	;# 
   343  0098                     	;# 
   344  0099                     	;# 
   345  009A                     	;# 
   346  009B                     	;# 
   347  009C                     	;# 
   348  009D                     	;# 
   349  009E                     	;# 
   350  009F                     	;# 
   351  0105                     	;# 
   352  0107                     	;# 
   353  0108                     	;# 
   354  0109                     	;# 
   355  010C                     	;# 
   356  010C                     	;# 
   357  010D                     	;# 
   358  010E                     	;# 
   359  010F                     	;# 
   360  0185                     	;# 
   361  0187                     	;# 
   362  0188                     	;# 
   363  0189                     	;# 
   364  018C                     	;# 
   365  018D                     	;# 
   366  0018                     _RCSTAbits	set	24
   367  0019                     _TXREG	set	25
   368  0006                     _PORTBbits	set	6
   369  0008                     _PORTD	set	8
   370  0005                     _PORTA	set	5
   371  000C                     _PIR1bits	set	12
   372  0006                     _PORTB	set	6
   373  000B                     _INTCONbits	set	11
   374  0099                     _SPBRG	set	153
   375  009A                     _SPBRGH	set	154
   376  0098                     _TXSTAbits	set	152
   377  0096                     _IOCBbits	set	150
   378  008C                     _PIE1bits	set	140
   379  0095                     _WPUBbits	set	149
   380  0081                     _OPTION_REGbits	set	129
   381  0088                     _TRISD	set	136
   382  0086                     _TRISBbits	set	134
   383  0085                     _TRISA	set	133
   384  008F                     _OSCCONbits	set	143
   385  0187                     _BAUDCTLbits	set	391
   386  0189                     _ANSELH	set	393
   387  0188                     _ANSEL	set	392
   388                           
   389                           	psect	cinit
   390  0011                     start_initialization:	
   391                           ; #config settings
   392                           
   393  0011                     __initialization:
   394                           
   395                           ; Clear objects allocated to COMMON
   396  0011  01F0               	clrf	__pbssCOMMON& (0+127)
   397  0012  01F1               	clrf	(__pbssCOMMON+1)& (0+127)
   398  0013  01F2               	clrf	(__pbssCOMMON+2)& (0+127)
   399  0014  01F3               	clrf	(__pbssCOMMON+3)& (0+127)
   400  0015  01F4               	clrf	(__pbssCOMMON+4)& (0+127)
   401  0016  01F5               	clrf	(__pbssCOMMON+5)& (0+127)
   402  0017  01F6               	clrf	(__pbssCOMMON+6)& (0+127)
   403                           
   404                           ; Clear objects allocated to BANK0
   405  0018  1283               	bcf	3,5	;RP0=0, select bank0
   406  0019  1303               	bcf	3,6	;RP1=0, select bank0
   407  001A  01A0               	clrf	__pbssBANK0& (0+127)
   408  001B  01A1               	clrf	(__pbssBANK0+1)& (0+127)
   409  001C  01A2               	clrf	(__pbssBANK0+2)& (0+127)
   410  001D  01A3               	clrf	(__pbssBANK0+3)& (0+127)
   411  001E  01A4               	clrf	(__pbssBANK0+4)& (0+127)
   412  001F  01A5               	clrf	(__pbssBANK0+5)& (0+127)
   413  0020  01A6               	clrf	(__pbssBANK0+6)& (0+127)
   414  0021  01A7               	clrf	(__pbssBANK0+7)& (0+127)
   415  0022  01A8               	clrf	(__pbssBANK0+8)& (0+127)
   416  0023  01A9               	clrf	(__pbssBANK0+9)& (0+127)
   417  0024                     end_of_initialization:	
   418                           ;End of C runtime variable initialization code
   419                           
   420  0024                     __end_of__initialization:
   421  0024  0183               	clrf	3
   422  0025  120A  118A  29EF   	ljmp	_main	;jump to C main() function
   423                           
   424                           	psect	bssCOMMON
   425  0070                     __pbssCOMMON:
   426  0070                     _downJ2:
   427  0070                     	ds	1
   428  0071                     _antirrebote5:
   429  0071                     	ds	1
   430  0072                     _antirrebote4:
   431  0072                     	ds	1
   432  0073                     _antirrebote3:
   433  0073                     	ds	1
   434  0074                     _antirrebote2:
   435  0074                     	ds	1
   436  0075                     _antirrebote1:
   437  0075                     	ds	1
   438  0076                     _antirrebote0:
   439  0076                     	ds	1
   440                           
   441                           	psect	bssBANK0
   442  0020                     __pbssBANK0:
   443  0020                     _cuenta_uart:
   444  0020                     	ds	1
   445  0021                     _upJ2:
   446  0021                     	ds	1
   447  0022                     _derJ2:
   448  0022                     	ds	1
   449  0023                     _izqJ2:
   450  0023                     	ds	1
   451  0024                     _downJ1:
   452  0024                     	ds	1
   453  0025                     _upJ1:
   454  0025                     	ds	1
   455  0026                     _derJ1:
   456  0026                     	ds	1
   457  0027                     _izqJ1:
   458  0027                     	ds	1
   459  0028                     _antirrebote7:
   460  0028                     	ds	1
   461  0029                     _antirrebote6:
   462  0029                     	ds	1
   463                           
   464                           	psect	cstackCOMMON
   465  0077                     __pcstackCOMMON:
   466  0077                     ?_mandar_datos:
   467  0077                     ??_mandar_datos:	
   468                           ; 1 bytes @ 0x0
   469                           
   470  0077                     ?_setup:	
   471                           ; 1 bytes @ 0x0
   472                           
   473  0077                     ?_botonazos:	
   474                           ; 1 bytes @ 0x0
   475                           
   476  0077                     ?_uart_config:	
   477                           ; 1 bytes @ 0x0
   478                           
   479  0077                     ?_osc_config:	
   480                           ; 1 bytes @ 0x0
   481                           
   482  0077                     ?_isr:	
   483                           ; 1 bytes @ 0x0
   484                           
   485  0077                     ?_main:	
   486                           ; 1 bytes @ 0x0
   487                           
   488                           
   489                           ; 1 bytes @ 0x0
   490  0077                     	ds	2
   491  0079                     ??_isr:
   492                           
   493                           ; 1 bytes @ 0x2
   494  0079                     	ds	5
   495                           
   496                           	psect	cstackBANK0
   497  002A                     __pcstackBANK0:
   498  002A                     ??_botonazos:
   499  002A                     ??_uart_config:	
   500                           ; 1 bytes @ 0x0
   501                           
   502  002A                     ??_osc_config:	
   503                           ; 1 bytes @ 0x0
   504                           
   505                           
   506                           ; 1 bytes @ 0x0
   507  002A                     	ds	2
   508  002C                     osc_config@freq:
   509                           
   510                           ; 1 bytes @ 0x2
   511  002C                     	ds	1
   512  002D                     ??_setup:
   513  002D                     ??_main:	
   514                           ; 1 bytes @ 0x3
   515                           
   516                           
   517                           	psect	maintext
   518  01EF                     __pmaintext:	
   519                           ; 1 bytes @ 0x3
   520 ;;
   521 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   522 ;;
   523 ;; *************** function _main *****************
   524 ;; Defined at:
   525 ;;		line 115 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c"
   526 ;; Parameters:    Size  Location     Type
   527 ;;		None
   528 ;; Auto vars:     Size  Location     Type
   529 ;;		None
   530 ;; Return value:  Size  Location     Type
   531 ;;                  1    wreg      void 
   532 ;; Registers used:
   533 ;;		wreg, fsr0l, fsr0h, status,2, status,0, pclath, cstack
   534 ;; Tracked objects:
   535 ;;		On entry : B00/0
   536 ;;		On exit  : 0/0
   537 ;;		Unchanged: 0/0
   538 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   539 ;;      Params:         0       0       0       0       0
   540 ;;      Locals:         0       0       0       0       0
   541 ;;      Temps:          0       0       0       0       0
   542 ;;      Totals:         0       0       0       0       0
   543 ;;Total ram usage:        0 bytes
   544 ;; Hardware stack levels required when called: 4
   545 ;; This function calls:
   546 ;;		_botonazos
   547 ;;		_setup
   548 ;; This function is called by:
   549 ;;		Startup code after reset
   550 ;; This function uses a non-reentrant model
   551 ;;
   552                           
   553                           
   554                           ;psect for function _main
   555  01EF                     _main:
   556  01EF                     l1563:	
   557                           ;incstack = 0
   558                           ; Regs used in _main: [wreg-fsr0h+status,2+status,0+pclath+cstack]
   559                           
   560                           
   561                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 116:     setup();
   562  01EF  120A  118A  2162  120A  118A  	fcall	_setup
   563  01F4                     l1565:
   564                           
   565                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 118:     {;C:/User
      +                          s/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 119:         botonazos();
   566  01F4  120A  118A  2028  120A  118A  	fcall	_botonazos
   567  01F9  29F4               	goto	l1565
   568  01FA  120A  118A  280E   	ljmp	start
   569  01FD                     __end_of_main:
   570                           
   571                           	psect	text1
   572  0162                     __ptext1:	
   573 ;; *************** function _setup *****************
   574 ;; Defined at:
   575 ;;		line 127 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c"
   576 ;; Parameters:    Size  Location     Type
   577 ;;		None
   578 ;; Auto vars:     Size  Location     Type
   579 ;;		None
   580 ;; Return value:  Size  Location     Type
   581 ;;                  1    wreg      void 
   582 ;; Registers used:
   583 ;;		wreg, fsr0l, fsr0h, status,2, status,0, pclath, cstack
   584 ;; Tracked objects:
   585 ;;		On entry : 0/0
   586 ;;		On exit  : 0/0
   587 ;;		Unchanged: 0/0
   588 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   589 ;;      Params:         0       0       0       0       0
   590 ;;      Locals:         0       0       0       0       0
   591 ;;      Temps:          0       0       0       0       0
   592 ;;      Totals:         0       0       0       0       0
   593 ;;Total ram usage:        0 bytes
   594 ;; Hardware stack levels used: 1
   595 ;; Hardware stack levels required when called: 3
   596 ;; This function calls:
   597 ;;		_osc_config
   598 ;;		_uart_config
   599 ;; This function is called by:
   600 ;;		_main
   601 ;; This function uses a non-reentrant model
   602 ;;
   603                           
   604                           
   605                           ;psect for function _setup
   606  0162                     _setup:
   607  0162                     l1415:	
   608                           ;incstack = 0
   609                           ; Regs used in _setup: [wreg-fsr0h+status,2+status,0+pclath+cstack]
   610                           
   611                           
   612                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 131:     ANSEL=0;
   613  0162  1683               	bsf	3,5	;RP0=1, select bank3
   614  0163  1703               	bsf	3,6	;RP1=1, select bank3
   615  0164  0188               	clrf	8	;volatile
   616                           
   617                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 132:     ANSELH=0;
   618  0165  0189               	clrf	9	;volatile
   619                           
   620                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 134:     TRISA=0;
   621  0166  1683               	bsf	3,5	;RP0=1, select bank1
   622  0167  1303               	bcf	3,6	;RP1=0, select bank1
   623  0168  0185               	clrf	5	;volatile
   624  0169                     l1417:
   625                           
   626                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 135:     TRISBbits
      +                          .TRISB0=1;
   627  0169  1406               	bsf	6,0	;volatile
   628  016A                     l1419:
   629                           
   630                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 136:     TRISBbits
      +                          .TRISB1=1;
   631  016A  1486               	bsf	6,1	;volatile
   632  016B                     l1421:
   633                           
   634                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 137:     TRISBbits
      +                          .TRISB2=1;
   635  016B  1506               	bsf	6,2	;volatile
   636  016C                     l1423:
   637                           
   638                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 138:     TRISBbits
      +                          .TRISB3=1;
   639  016C  1586               	bsf	6,3	;volatile
   640  016D                     l1425:
   641                           
   642                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 139:     TRISBbits
      +                          .TRISB4=1;
   643  016D  1606               	bsf	6,4	;volatile
   644  016E                     l1427:
   645                           
   646                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 140:     TRISBbits
      +                          .TRISB5=1;
   647  016E  1686               	bsf	6,5	;volatile
   648  016F                     l1429:
   649                           
   650                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 141:     TRISBbits
      +                          .TRISB6=1;
   651  016F  1706               	bsf	6,6	;volatile
   652  0170                     l1431:
   653                           
   654                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 142:     TRISBbits
      +                          .TRISB7=1;
   655  0170  1786               	bsf	6,7	;volatile
   656                           
   657                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 143:     TRISD=0;
   658  0171  0188               	clrf	8	;volatile
   659                           
   660                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 145:     PORTA=0;
   661  0172  1283               	bcf	3,5	;RP0=0, select bank0
   662  0173  1303               	bcf	3,6	;RP1=0, select bank0
   663  0174  0185               	clrf	5	;volatile
   664                           
   665                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 146:     PORTB=0;
   666  0175  0186               	clrf	6	;volatile
   667                           
   668                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 147:     PORTD=0;
   669  0176  0188               	clrf	8	;volatile
   670  0177                     l1433:
   671                           
   672                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 149:     osc_confi
      +                          g(4);
   673  0177  3004               	movlw	4
   674  0178  120A  118A  21A0  120A  118A  	fcall	_osc_config
   675  017D                     l1435:
   676                           
   677                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 151:     uart_conf
      +                          ig();
   678  017D  120A  118A  21D9  120A  118A  	fcall	_uart_config
   679  0182                     l1437:
   680                           
   681                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 153:     OPTION_RE
      +                          Gbits.nRBPU=0;
   682  0182  1683               	bsf	3,5	;RP0=1, select bank1
   683  0183  1303               	bcf	3,6	;RP1=0, select bank1
   684  0184  1381               	bcf	1,7	;volatile
   685  0185                     l1439:
   686                           
   687                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 154:     WPUBbits.
      +                          WPUB0=1;
   688  0185  1415               	bsf	21,0	;volatile
   689  0186                     l1441:
   690                           
   691                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 155:     WPUBbits.
      +                          WPUB1=1;
   692  0186  1495               	bsf	21,1	;volatile
   693  0187                     l1443:
   694                           
   695                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 156:     WPUBbits.
      +                          WPUB2=1;
   696  0187  1515               	bsf	21,2	;volatile
   697  0188                     l1445:
   698                           
   699                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 157:     WPUBbits.
      +                          WPUB3=1;
   700  0188  1595               	bsf	21,3	;volatile
   701  0189                     l1447:
   702                           
   703                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 158:     WPUBbits.
      +                          WPUB4=1;
   704  0189  1615               	bsf	21,4	;volatile
   705  018A                     l1449:
   706                           
   707                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 159:     WPUBbits.
      +                          WPUB5=1;
   708  018A  1695               	bsf	21,5	;volatile
   709  018B                     l1451:
   710                           
   711                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 160:     WPUBbits.
      +                          WPUB6=1;
   712  018B  1715               	bsf	21,6	;volatile
   713  018C                     l1453:
   714                           
   715                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 161:     WPUBbits.
      +                          WPUB7=1;
   716  018C  1795               	bsf	21,7	;volatile
   717  018D                     l1455:
   718                           
   719                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 163:     INTCONbit
      +                          s.GIE=1;
   720  018D  178B               	bsf	11,7	;volatile
   721  018E                     l1457:
   722                           
   723                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 164:     INTCONbit
      +                          s.PEIE = 1;
   724  018E  170B               	bsf	11,6	;volatile
   725  018F                     l1459:
   726                           
   727                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 165:     INTCONbit
      +                          s.RBIE=1;
   728  018F  158B               	bsf	11,3	;volatile
   729  0190                     l1461:
   730                           
   731                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 166:     INTCONbit
      +                          s.RBIF=0;
   732  0190  100B               	bcf	11,0	;volatile
   733  0191                     l1463:
   734                           
   735                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 167:     PIE1bits.
      +                          TXIE=1;
   736  0191  160C               	bsf	12,4	;volatile
   737  0192                     l1465:
   738                           
   739                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 168:     PIR1bits.
      +                          TXIF=0;
   740  0192  1283               	bcf	3,5	;RP0=0, select bank0
   741  0193  1303               	bcf	3,6	;RP1=0, select bank0
   742  0194  120C               	bcf	12,4	;volatile
   743  0195                     l1467:
   744                           
   745                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 169:     IOCBbits.
      +                          IOCB0=1;
   746  0195  1683               	bsf	3,5	;RP0=1, select bank1
   747  0196  1303               	bcf	3,6	;RP1=0, select bank1
   748  0197  1416               	bsf	22,0	;volatile
   749  0198                     l1469:
   750                           
   751                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 170:     IOCBbits.
      +                          IOCB1=1;
   752  0198  1496               	bsf	22,1	;volatile
   753  0199                     l1471:
   754                           
   755                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 171:     IOCBbits.
      +                          IOCB2=1;
   756  0199  1516               	bsf	22,2	;volatile
   757  019A                     l1473:
   758                           
   759                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 172:     IOCBbits.
      +                          IOCB3=1;
   760  019A  1596               	bsf	22,3	;volatile
   761  019B                     l1475:
   762                           
   763                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 173:     IOCBbits.
      +                          IOCB4=1;
   764  019B  1616               	bsf	22,4	;volatile
   765  019C                     l1477:
   766                           
   767                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 174:     IOCBbits.
      +                          IOCB5=1;
   768  019C  1696               	bsf	22,5	;volatile
   769  019D                     l1479:
   770                           
   771                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 175:     IOCBbits.
      +                          IOCB6=1;
   772  019D  1716               	bsf	22,6	;volatile
   773  019E                     l1481:
   774                           
   775                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 176:     IOCBbits.
      +                          IOCB7=1;
   776  019E  1796               	bsf	22,7	;volatile
   777  019F                     l116:
   778  019F  0008               	return
   779  01A0                     __end_of_setup:
   780                           
   781                           	psect	text2
   782  01D9                     __ptext2:	
   783 ;; *************** function _uart_config *****************
   784 ;; Defined at:
   785 ;;		line 21 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/UART_CONFIG.c"
   786 ;; Parameters:    Size  Location     Type
   787 ;;		None
   788 ;; Auto vars:     Size  Location     Type
   789 ;;		None
   790 ;; Return value:  Size  Location     Type
   791 ;;                  1    wreg      void 
   792 ;; Registers used:
   793 ;;		wreg, status,2
   794 ;; Tracked objects:
   795 ;;		On entry : 0/0
   796 ;;		On exit  : 0/0
   797 ;;		Unchanged: 0/0
   798 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   799 ;;      Params:         0       0       0       0       0
   800 ;;      Locals:         0       0       0       0       0
   801 ;;      Temps:          0       0       0       0       0
   802 ;;      Totals:         0       0       0       0       0
   803 ;;Total ram usage:        0 bytes
   804 ;; Hardware stack levels used: 1
   805 ;; Hardware stack levels required when called: 2
   806 ;; This function calls:
   807 ;;		Nothing
   808 ;; This function is called by:
   809 ;;		_setup
   810 ;; This function uses a non-reentrant model
   811 ;;
   812                           
   813                           
   814                           ;psect for function _uart_config
   815  01D9                     _uart_config:
   816  01D9                     l1401:	
   817                           ;incstack = 0
   818                           ; Regs used in _uart_config: [wreg+status,2]
   819                           
   820                           
   821                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/UART_CONFIG.c: 24:     TXSTAbi
      +                          ts.SYNC = 0;
   822  01D9  1683               	bsf	3,5	;RP0=1, select bank1
   823  01DA  1303               	bcf	3,6	;RP1=0, select bank1
   824  01DB  1218               	bcf	24,4	;volatile
   825                           
   826                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/UART_CONFIG.c: 25:  TXSTAbits.
      +                          BRGH = 1;
   827  01DC  1518               	bsf	24,2	;volatile
   828                           
   829                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/UART_CONFIG.c: 26:  TXSTAbits.
      +                          TX9 = 0;
   830  01DD  1318               	bcf	24,6	;volatile
   831                           
   832                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/UART_CONFIG.c: 27:  BAUDCTLbit
      +                          s.BRG16 = 0;
   833  01DE  1683               	bsf	3,5	;RP0=1, select bank3
   834  01DF  1703               	bsf	3,6	;RP1=1, select bank3
   835  01E0  1187               	bcf	7,3	;volatile
   836  01E1                     l1403:
   837                           
   838                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/UART_CONFIG.c: 28:  SPBRGH = 0
      +                          ;
   839  01E1  1683               	bsf	3,5	;RP0=1, select bank1
   840  01E2  1303               	bcf	3,6	;RP1=0, select bank1
   841  01E3  019A               	clrf	26	;volatile
   842  01E4                     l1405:
   843                           
   844                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/UART_CONFIG.c: 29:  SPBRG = 25
      +                          ;
   845  01E4  3019               	movlw	25
   846  01E5  0099               	movwf	25	;volatile
   847  01E6                     l1407:
   848                           
   849                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/UART_CONFIG.c: 31:  RCSTAbits.
      +                          SPEN = 1;
   850  01E6  1283               	bcf	3,5	;RP0=0, select bank0
   851  01E7  1303               	bcf	3,6	;RP1=0, select bank0
   852  01E8  1798               	bsf	24,7	;volatile
   853  01E9                     l1409:
   854                           
   855                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/UART_CONFIG.c: 32:  RCSTAbits.
      +                          RX9 = 0;
   856  01E9  1318               	bcf	24,6	;volatile
   857  01EA                     l1411:
   858                           
   859                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/UART_CONFIG.c: 33:  RCSTAbits.
      +                          CREN = 0;
   860  01EA  1218               	bcf	24,4	;volatile
   861  01EB                     l1413:
   862                           
   863                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/UART_CONFIG.c: 34:  TXSTAbits.
      +                          TXEN = 1;
   864  01EB  1683               	bsf	3,5	;RP0=1, select bank1
   865  01EC  1303               	bcf	3,6	;RP1=0, select bank1
   866  01ED  1698               	bsf	24,5	;volatile
   867  01EE                     l167:
   868  01EE  0008               	return
   869  01EF                     __end_of_uart_config:
   870                           
   871                           	psect	text3
   872  01A0                     __ptext3:	
   873 ;; *************** function _osc_config *****************
   874 ;; Defined at:
   875 ;;		line 16 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/Osc_config.c"
   876 ;; Parameters:    Size  Location     Type
   877 ;;  freq            1    wreg     unsigned char 
   878 ;; Auto vars:     Size  Location     Type
   879 ;;  freq            1    2[BANK0 ] unsigned char 
   880 ;; Return value:  Size  Location     Type
   881 ;;                  1    wreg      void 
   882 ;; Registers used:
   883 ;;		wreg, fsr0l, fsr0h, status,2, status,0
   884 ;; Tracked objects:
   885 ;;		On entry : 0/0
   886 ;;		On exit  : 0/0
   887 ;;		Unchanged: 0/0
   888 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   889 ;;      Params:         0       0       0       0       0
   890 ;;      Locals:         0       1       0       0       0
   891 ;;      Temps:          0       2       0       0       0
   892 ;;      Totals:         0       3       0       0       0
   893 ;;Total ram usage:        3 bytes
   894 ;; Hardware stack levels used: 1
   895 ;; Hardware stack levels required when called: 2
   896 ;; This function calls:
   897 ;;		Nothing
   898 ;; This function is called by:
   899 ;;		_setup
   900 ;; This function uses a non-reentrant model
   901 ;;
   902                           
   903                           
   904                           ;psect for function _osc_config
   905  01A0                     _osc_config:
   906                           
   907                           ;incstack = 0
   908                           ; Regs used in _osc_config: [wreg-fsr0h+status,2+status,0]
   909                           ;osc_config@freq stored from wreg
   910  01A0  1283               	bcf	3,5	;RP0=0, select bank0
   911  01A1  1303               	bcf	3,6	;RP1=0, select bank0
   912  01A2  00AC               	movwf	osc_config@freq
   913  01A3                     l1081:
   914                           
   915                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/Osc_config.c: 16: void osc_con
      +                          fig(uint8_t freq);C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/Osc_config.c:
      +                           17: {;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/Osc_config.c: 18:     sw
      +                          itch(freq)
   916  01A3  29C2               	goto	l1101
   917  01A4                     l1083:
   918                           
   919                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/Osc_config.c: 21:             
      +                          OSCCONbits.IRCF=0b100;
   920  01A4  1683               	bsf	3,5	;RP0=1, select bank1
   921  01A5  1303               	bcf	3,6	;RP1=0, select bank1
   922  01A6  080F               	movf	15,w	;volatile
   923  01A7  398F               	andlw	-113
   924  01A8  3840               	iorlw	64
   925  01A9  008F               	movwf	15	;volatile
   926  01AA                     l1085:
   927                           
   928                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/Osc_config.c: 22:             
      +                          OSCCONbits.SCS=1;
   929  01AA  140F               	bsf	15,0	;volatile
   930                           
   931                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/Osc_config.c: 23:             
      +                          break;
   932  01AB  29D8               	goto	l11
   933  01AC                     l1087:
   934                           
   935                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/Osc_config.c: 26:             
      +                          OSCCONbits.IRCF=0b101;
   936  01AC  1683               	bsf	3,5	;RP0=1, select bank1
   937  01AD  1303               	bcf	3,6	;RP1=0, select bank1
   938  01AE  080F               	movf	15,w	;volatile
   939  01AF  398F               	andlw	-113
   940  01B0  3850               	iorlw	80
   941  01B1  008F               	movwf	15	;volatile
   942  01B2                     l1089:
   943                           
   944                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/Osc_config.c: 27:             
      +                          OSCCONbits.SCS=1;
   945  01B2  140F               	bsf	15,0	;volatile
   946                           
   947                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/Osc_config.c: 28:             
      +                          break;
   948  01B3  29D8               	goto	l11
   949  01B4                     l1091:
   950                           
   951                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/Osc_config.c: 31:             
      +                          OSCCONbits.IRCF=0b110;
   952  01B4  1683               	bsf	3,5	;RP0=1, select bank1
   953  01B5  1303               	bcf	3,6	;RP1=0, select bank1
   954  01B6  080F               	movf	15,w	;volatile
   955  01B7  398F               	andlw	-113
   956  01B8  3860               	iorlw	96
   957  01B9  008F               	movwf	15	;volatile
   958  01BA                     l1093:
   959                           
   960                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/Osc_config.c: 32:             
      +                          OSCCONbits.SCS=1;
   961  01BA  140F               	bsf	15,0	;volatile
   962                           
   963                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/Osc_config.c: 33:             
      +                          break;
   964  01BB  29D8               	goto	l11
   965  01BC                     l1095:
   966                           
   967                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/Osc_config.c: 36:             
      +                          OSCCONbits.IRCF=0b111;
   968  01BC  3070               	movlw	112
   969  01BD  1683               	bsf	3,5	;RP0=1, select bank1
   970  01BE  1303               	bcf	3,6	;RP1=0, select bank1
   971  01BF  048F               	iorwf	15,f	;volatile
   972  01C0                     l1097:
   973                           
   974                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/Osc_config.c: 37:             
      +                          OSCCONbits.SCS=1;
   975  01C0  140F               	bsf	15,0	;volatile
   976                           
   977                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/Osc_config.c: 38:             
      +                          break;
   978  01C1  29D8               	goto	l11
   979  01C2                     l1101:
   980  01C2  082C               	movf	osc_config@freq,w
   981  01C3  00AA               	movwf	??_osc_config
   982  01C4  01AB               	clrf	??_osc_config+1
   983                           
   984                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
   985                           ; Switch size 1, requested type "simple"
   986                           ; Number of cases is 1, Range of values is 0 to 0
   987                           ; switch strategies available:
   988                           ; Name         Instructions Cycles
   989                           ; simple_byte            4     3 (average)
   990                           ; direct_byte           11     8 (fixed)
   991                           ; jumptable            260     6 (fixed)
   992                           ;	Chosen strategy is simple_byte
   993  01C5  082B               	movf	??_osc_config+1,w
   994  01C6  3A00               	xorlw	0	; case 0
   995  01C7  1903               	skipnz
   996  01C8  29CA               	goto	l1647
   997  01C9  29D8               	goto	l11
   998  01CA                     l1647:
   999                           
  1000                           ; Switch size 1, requested type "simple"
  1001                           ; Number of cases is 4, Range of values is 1 to 8
  1002                           ; switch strategies available:
  1003                           ; Name         Instructions Cycles
  1004                           ; simple_byte           13     7 (average)
  1005                           ; direct_byte           35    11 (fixed)
  1006                           ; jumptable            263     9 (fixed)
  1007                           ;	Chosen strategy is simple_byte
  1008  01CA  082A               	movf	??_osc_config,w
  1009  01CB  3A01               	xorlw	1	; case 1
  1010  01CC  1903               	skipnz
  1011  01CD  29A4               	goto	l1083
  1012  01CE  3A03               	xorlw	3	; case 2
  1013  01CF  1903               	skipnz
  1014  01D0  29AC               	goto	l1087
  1015  01D1  3A06               	xorlw	6	; case 4
  1016  01D2  1903               	skipnz
  1017  01D3  29B4               	goto	l1091
  1018  01D4  3A0C               	xorlw	12	; case 8
  1019  01D5  1903               	skipnz
  1020  01D6  29BC               	goto	l1095
  1021  01D7  29D8               	goto	l11
  1022  01D8                     l11:
  1023  01D8  0008               	return
  1024  01D9                     __end_of_osc_config:
  1025                           
  1026                           	psect	text4
  1027  0028                     __ptext4:	
  1028 ;; *************** function _botonazos *****************
  1029 ;; Defined at:
  1030 ;;		line 182 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c"
  1031 ;; Parameters:    Size  Location     Type
  1032 ;;		None
  1033 ;; Auto vars:     Size  Location     Type
  1034 ;;		None
  1035 ;; Return value:  Size  Location     Type
  1036 ;;                  1    wreg      void 
  1037 ;; Registers used:
  1038 ;;		wreg, status,2, status,0
  1039 ;; Tracked objects:
  1040 ;;		On entry : 0/0
  1041 ;;		On exit  : 0/0
  1042 ;;		Unchanged: 0/0
  1043 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  1044 ;;      Params:         0       0       0       0       0
  1045 ;;      Locals:         0       0       0       0       0
  1046 ;;      Temps:          0       0       0       0       0
  1047 ;;      Totals:         0       0       0       0       0
  1048 ;;Total ram usage:        0 bytes
  1049 ;; Hardware stack levels used: 1
  1050 ;; Hardware stack levels required when called: 2
  1051 ;; This function calls:
  1052 ;;		Nothing
  1053 ;; This function is called by:
  1054 ;;		_main
  1055 ;; This function uses a non-reentrant model
  1056 ;;
  1057                           
  1058                           
  1059                           ;psect for function _botonazos
  1060  0028                     _botonazos:
  1061  0028                     l1483:	
  1062                           ;incstack = 0
  1063                           ; Regs used in _botonazos: [wreg+status,2+status,0]
  1064                           
  1065                           
  1066                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 186:     if(antirr
      +                          ebote0==1 && PORTBbits.RB0==0)
  1067  0028  0376               	decf	_antirrebote0,w
  1068  0029  1D03               	btfss	3,2
  1069  002A  282C               	goto	u371
  1070  002B  282D               	goto	u370
  1071  002C                     u371:
  1072  002C  2837               	goto	l1491
  1073  002D                     u370:
  1074  002D                     l1485:
  1075  002D  1283               	bcf	3,5	;RP0=0, select bank0
  1076  002E  1303               	bcf	3,6	;RP1=0, select bank0
  1077  002F  1806               	btfsc	6,0	;volatile
  1078  0030  2832               	goto	u381
  1079  0031  2833               	goto	u380
  1080  0032                     u381:
  1081  0032  2837               	goto	l1491
  1082  0033                     u380:
  1083  0033                     l1487:
  1084                           
  1085                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 187:     {;C:/User
      +                          s/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 188:         antirrebote0=
      +                          0;
  1086  0033  01F6               	clrf	_antirrebote0
  1087  0034                     l1489:
  1088                           
  1089                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 189:         izqJ1
      +                          =1;
  1090  0034  01A7               	clrf	_izqJ1
  1091  0035  0AA7               	incf	_izqJ1,f
  1092                           
  1093                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 191:     }
  1094  0036  283A               	goto	l1493
  1095  0037                     l1491:
  1096                           
  1097                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 193:     {;C:/User
      +                          s/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 194:         izqJ1=0;
  1098  0037  1283               	bcf	3,5	;RP0=0, select bank0
  1099  0038  1303               	bcf	3,6	;RP1=0, select bank0
  1100  0039  01A7               	clrf	_izqJ1
  1101  003A                     l1493:
  1102                           
  1103                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 197:     if(antirr
      +                          ebote1==1 && PORTBbits.RB1==0)
  1104  003A  0375               	decf	_antirrebote1,w
  1105  003B  1D03               	btfss	3,2
  1106  003C  283E               	goto	u391
  1107  003D  283F               	goto	u390
  1108  003E                     u391:
  1109  003E  2847               	goto	l1501
  1110  003F                     u390:
  1111  003F                     l1495:
  1112  003F  1886               	btfsc	6,1	;volatile
  1113  0040  2842               	goto	u401
  1114  0041  2843               	goto	u400
  1115  0042                     u401:
  1116  0042  2847               	goto	l1501
  1117  0043                     u400:
  1118  0043                     l1497:
  1119                           
  1120                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 198:     {;C:/User
      +                          s/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 199:         antirrebote1=
      +                          0;
  1121  0043  01F5               	clrf	_antirrebote1
  1122  0044                     l1499:
  1123                           
  1124                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 200:         derJ1
      +                          =1;
  1125  0044  01A6               	clrf	_derJ1
  1126  0045  0AA6               	incf	_derJ1,f
  1127                           
  1128                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 201:     }
  1129  0046  2848               	goto	l1503
  1130  0047                     l1501:
  1131                           
  1132                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 203:     {;C:/User
      +                          s/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 204:         derJ1=0;
  1133  0047  01A6               	clrf	_derJ1
  1134  0048                     l1503:
  1135                           
  1136                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 207:     if(antirr
      +                          ebote2==1 && PORTBbits.RB2==0)
  1137  0048  0374               	decf	_antirrebote2,w
  1138  0049  1D03               	btfss	3,2
  1139  004A  284C               	goto	u411
  1140  004B  284D               	goto	u410
  1141  004C                     u411:
  1142  004C  2855               	goto	l1511
  1143  004D                     u410:
  1144  004D                     l1505:
  1145  004D  1906               	btfsc	6,2	;volatile
  1146  004E  2850               	goto	u421
  1147  004F  2851               	goto	u420
  1148  0050                     u421:
  1149  0050  2855               	goto	l1511
  1150  0051                     u420:
  1151  0051                     l1507:
  1152                           
  1153                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 208:     {;C:/User
      +                          s/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 209:         antirrebote2=
      +                          0;
  1154  0051  01F4               	clrf	_antirrebote2
  1155  0052                     l1509:
  1156                           
  1157                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 210:         upJ1=
      +                          1;
  1158  0052  01A5               	clrf	_upJ1
  1159  0053  0AA5               	incf	_upJ1,f
  1160                           
  1161                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 211:     }
  1162  0054  2856               	goto	l1513
  1163  0055                     l1511:
  1164                           
  1165                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 213:     {;C:/User
      +                          s/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 214:         upJ1=0;
  1166  0055  01A5               	clrf	_upJ1
  1167  0056                     l1513:
  1168                           
  1169                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 217:     if(antirr
      +                          ebote3==1 && PORTBbits.RB3==0)
  1170  0056  0373               	decf	_antirrebote3,w
  1171  0057  1D03               	btfss	3,2
  1172  0058  285A               	goto	u431
  1173  0059  285B               	goto	u430
  1174  005A                     u431:
  1175  005A  2863               	goto	l1521
  1176  005B                     u430:
  1177  005B                     l1515:
  1178  005B  1986               	btfsc	6,3	;volatile
  1179  005C  285E               	goto	u441
  1180  005D  285F               	goto	u440
  1181  005E                     u441:
  1182  005E  2863               	goto	l1521
  1183  005F                     u440:
  1184  005F                     l1517:
  1185                           
  1186                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 218:     {;C:/User
      +                          s/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 219:         antirrebote3=
      +                          0;
  1187  005F  01F3               	clrf	_antirrebote3
  1188  0060                     l1519:
  1189                           
  1190                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 220:         downJ
      +                          1=1;
  1191  0060  01A4               	clrf	_downJ1
  1192  0061  0AA4               	incf	_downJ1,f
  1193                           
  1194                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 221:     }
  1195  0062  2864               	goto	l1523
  1196  0063                     l1521:
  1197                           
  1198                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 223:     {;C:/User
      +                          s/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 224:         downJ1=0;
  1199  0063  01A4               	clrf	_downJ1
  1200  0064                     l1523:
  1201                           
  1202                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 228:     if(antirr
      +                          ebote4==1 && PORTBbits.RB4==0)
  1203  0064  0372               	decf	_antirrebote4,w
  1204  0065  1D03               	btfss	3,2
  1205  0066  2868               	goto	u451
  1206  0067  2869               	goto	u450
  1207  0068                     u451:
  1208  0068  2871               	goto	l1531
  1209  0069                     u450:
  1210  0069                     l1525:
  1211  0069  1A06               	btfsc	6,4	;volatile
  1212  006A  286C               	goto	u461
  1213  006B  286D               	goto	u460
  1214  006C                     u461:
  1215  006C  2871               	goto	l1531
  1216  006D                     u460:
  1217  006D                     l1527:
  1218                           
  1219                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 229:     {;C:/User
      +                          s/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 230:         antirrebote4=
      +                          0;
  1220  006D  01F2               	clrf	_antirrebote4
  1221  006E                     l1529:
  1222                           
  1223                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 231:         izqJ2
      +                          =1;
  1224  006E  01A3               	clrf	_izqJ2
  1225  006F  0AA3               	incf	_izqJ2,f
  1226                           
  1227                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 232:     }
  1228  0070  2872               	goto	l1533
  1229  0071                     l1531:
  1230                           
  1231                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 234:     {;C:/User
      +                          s/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 235:         izqJ2=0;
  1232  0071  01A3               	clrf	_izqJ2
  1233  0072                     l1533:
  1234                           
  1235                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 238:     if(antirr
      +                          ebote5==1 && PORTBbits.RB5==0)
  1236  0072  0371               	decf	_antirrebote5,w
  1237  0073  1D03               	btfss	3,2
  1238  0074  2876               	goto	u471
  1239  0075  2877               	goto	u470
  1240  0076                     u471:
  1241  0076  287F               	goto	l1541
  1242  0077                     u470:
  1243  0077                     l1535:
  1244  0077  1A86               	btfsc	6,5	;volatile
  1245  0078  287A               	goto	u481
  1246  0079  287B               	goto	u480
  1247  007A                     u481:
  1248  007A  287F               	goto	l1541
  1249  007B                     u480:
  1250  007B                     l1537:
  1251                           
  1252                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 239:     {;C:/User
      +                          s/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 240:         antirrebote5=
      +                          0;
  1253  007B  01F1               	clrf	_antirrebote5
  1254  007C                     l1539:
  1255                           
  1256                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 241:         derJ2
      +                          =1;
  1257  007C  01A2               	clrf	_derJ2
  1258  007D  0AA2               	incf	_derJ2,f
  1259                           
  1260                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 242:     }
  1261  007E  2880               	goto	l1543
  1262  007F                     l1541:
  1263                           
  1264                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 244:     {;C:/User
      +                          s/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 245:         derJ2=0;
  1265  007F  01A2               	clrf	_derJ2
  1266  0080                     l1543:
  1267                           
  1268                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 248:     if(antirr
      +                          ebote6==1 && PORTBbits.RB6==0)
  1269  0080  0329               	decf	_antirrebote6,w
  1270  0081  1D03               	btfss	3,2
  1271  0082  2884               	goto	u491
  1272  0083  2885               	goto	u490
  1273  0084                     u491:
  1274  0084  288D               	goto	l1551
  1275  0085                     u490:
  1276  0085                     l1545:
  1277  0085  1B06               	btfsc	6,6	;volatile
  1278  0086  2888               	goto	u501
  1279  0087  2889               	goto	u500
  1280  0088                     u501:
  1281  0088  288D               	goto	l1551
  1282  0089                     u500:
  1283  0089                     l1547:
  1284                           
  1285                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 249:     {;C:/User
      +                          s/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 250:         antirrebote6=
      +                          0;
  1286  0089  01A9               	clrf	_antirrebote6
  1287  008A                     l1549:
  1288                           
  1289                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 251:         upJ2=
      +                          1;
  1290  008A  01A1               	clrf	_upJ2
  1291  008B  0AA1               	incf	_upJ2,f
  1292                           
  1293                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 252:     }
  1294  008C  288E               	goto	l1553
  1295  008D                     l1551:
  1296                           
  1297                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 254:     {;C:/User
      +                          s/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 255:         upJ2=0;
  1298  008D  01A1               	clrf	_upJ2
  1299  008E                     l1553:
  1300                           
  1301                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 258:     if(antirr
      +                          ebote7==1 && PORTBbits.RB7==0)
  1302  008E  0328               	decf	_antirrebote7,w
  1303  008F  1D03               	btfss	3,2
  1304  0090  2892               	goto	u511
  1305  0091  2893               	goto	u510
  1306  0092                     u511:
  1307  0092  289B               	goto	l1561
  1308  0093                     u510:
  1309  0093                     l1555:
  1310  0093  1B86               	btfsc	6,7	;volatile
  1311  0094  2896               	goto	u521
  1312  0095  2897               	goto	u520
  1313  0096                     u521:
  1314  0096  289B               	goto	l1561
  1315  0097                     u520:
  1316  0097                     l1557:
  1317                           
  1318                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 259:     {;C:/User
      +                          s/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 260:         antirrebote7=
      +                          0;
  1319  0097  01A8               	clrf	_antirrebote7
  1320  0098                     l1559:
  1321                           
  1322                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 261:         downJ
      +                          2=1;
  1323  0098  01F0               	clrf	_downJ2
  1324  0099  0AF0               	incf	_downJ2,f
  1325                           
  1326                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 262:     }
  1327  009A  289C               	goto	l135
  1328  009B                     l1561:
  1329                           
  1330                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 264:     {;C:/User
      +                          s/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 265:         downJ2=0;
  1331  009B  01F0               	clrf	_downJ2
  1332  009C                     l135:
  1333  009C  0008               	return
  1334  009D                     __end_of_botonazos:
  1335                           
  1336                           	psect	text5
  1337  009D                     __ptext5:	
  1338 ;; *************** function _isr *****************
  1339 ;; Defined at:
  1340 ;;		line 60 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c"
  1341 ;; Parameters:    Size  Location     Type
  1342 ;;		None
  1343 ;; Auto vars:     Size  Location     Type
  1344 ;;		None
  1345 ;; Return value:  Size  Location     Type
  1346 ;;                  1    wreg      void 
  1347 ;; Registers used:
  1348 ;;		wreg, fsr0l, fsr0h, status,2, status,0, pclath, cstack
  1349 ;; Tracked objects:
  1350 ;;		On entry : 0/0
  1351 ;;		On exit  : 0/0
  1352 ;;		Unchanged: 0/0
  1353 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  1354 ;;      Params:         0       0       0       0       0
  1355 ;;      Locals:         0       0       0       0       0
  1356 ;;      Temps:          5       0       0       0       0
  1357 ;;      Totals:         5       0       0       0       0
  1358 ;;Total ram usage:        5 bytes
  1359 ;; Hardware stack levels used: 1
  1360 ;; Hardware stack levels required when called: 1
  1361 ;; This function calls:
  1362 ;;		_mandar_datos
  1363 ;; This function is called by:
  1364 ;;		Interrupt level 1
  1365 ;; This function uses a non-reentrant model
  1366 ;;
  1367                           
  1368                           
  1369                           ;psect for function _isr
  1370  009D                     _isr:
  1371  009D                     i1l1295:
  1372                           
  1373                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 63:     if (INTCON
      +                          bits.RBIF)
  1374  009D  1C0B               	btfss	11,0	;volatile
  1375  009E  28A0               	goto	u35_21
  1376  009F  28A1               	goto	u35_20
  1377  00A0                     u35_21:
  1378  00A0  28E8               	goto	i1l92
  1379  00A1                     u35_20:
  1380  00A1  28C3               	goto	i1l1303
  1381  00A2                     i1l94:	
  1382                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 66:         {;C:/U
      +                          sers/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 67:             case(0b
      +                          11111110):
  1383                           
  1384                           
  1385                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 68:               
      +                            antirrebote0=1;
  1386  00A2  01F6               	clrf	_antirrebote0
  1387  00A3  0AF6               	incf	_antirrebote0,f
  1388                           
  1389                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 69:               
      +                            break;
  1390  00A4  28E7               	goto	i1l95
  1391  00A5                     i1l96:	
  1392                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 70:             ca
      +                          se(0b11111101):
  1393                           
  1394                           
  1395                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 71:               
      +                            antirrebote1=1;
  1396  00A5  01F5               	clrf	_antirrebote1
  1397  00A6  0AF5               	incf	_antirrebote1,f
  1398                           
  1399                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 72:               
      +                            break;
  1400  00A7  28E7               	goto	i1l95
  1401  00A8                     i1l97:	
  1402                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 73:             ca
      +                          se(0b11111011):
  1403                           
  1404                           
  1405                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 74:               
      +                            antirrebote2=1;
  1406  00A8  01F4               	clrf	_antirrebote2
  1407  00A9  0AF4               	incf	_antirrebote2,f
  1408                           
  1409                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 75:               
      +                            break;
  1410  00AA  28E7               	goto	i1l95
  1411  00AB                     i1l98:	
  1412                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 76:             ca
      +                          se(0b11110111):
  1413                           
  1414                           
  1415                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 77:               
      +                            antirrebote3=1;
  1416  00AB  01F3               	clrf	_antirrebote3
  1417  00AC  0AF3               	incf	_antirrebote3,f
  1418                           
  1419                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 78:               
      +                            break;
  1420  00AD  28E7               	goto	i1l95
  1421  00AE                     i1l99:	
  1422                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 79:             ca
      +                          se(0b11101111):
  1423                           
  1424                           
  1425                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 80:               
      +                            antirrebote4=1;
  1426  00AE  01F2               	clrf	_antirrebote4
  1427  00AF  0AF2               	incf	_antirrebote4,f
  1428                           
  1429                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 81:               
      +                            break;
  1430  00B0  28E7               	goto	i1l95
  1431  00B1                     i1l100:	
  1432                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 82:             ca
      +                          se(0b11011111):
  1433                           
  1434                           
  1435                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 83:               
      +                            antirrebote5=1;
  1436  00B1  01F1               	clrf	_antirrebote5
  1437  00B2  0AF1               	incf	_antirrebote5,f
  1438                           
  1439                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 84:               
      +                            break;
  1440  00B3  28E7               	goto	i1l95
  1441  00B4                     i1l101:	
  1442                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 85:             ca
      +                          se(0b10111111):
  1443                           
  1444                           
  1445                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 86:               
      +                            antirrebote6=1;
  1446  00B4  01A9               	clrf	_antirrebote6
  1447  00B5  0AA9               	incf	_antirrebote6,f
  1448                           
  1449                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 87:               
      +                            break;
  1450  00B6  28E7               	goto	i1l95
  1451  00B7                     i1l102:	
  1452                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 88:             ca
      +                          se(0b01111111):
  1453                           
  1454                           
  1455                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 89:               
      +                            antirrebote7=1;
  1456  00B7  01A8               	clrf	_antirrebote7
  1457  00B8  0AA8               	incf	_antirrebote7,f
  1458                           
  1459                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 90:               
      +                            break;
  1460  00B9  28E7               	goto	i1l95
  1461  00BA                     i1l1299:
  1462                           
  1463                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 92:               
      +                            antirrebote0=0;
  1464  00BA  01F6               	clrf	_antirrebote0
  1465                           
  1466                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 93:               
      +                            antirrebote1=0;
  1467  00BB  01F5               	clrf	_antirrebote1
  1468                           
  1469                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 94:               
      +                            antirrebote2=0;
  1470  00BC  01F4               	clrf	_antirrebote2
  1471                           
  1472                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 95:               
      +                            antirrebote3=0;
  1473  00BD  01F3               	clrf	_antirrebote3
  1474                           
  1475                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 96:               
      +                            antirrebote4=0;
  1476  00BE  01F2               	clrf	_antirrebote4
  1477                           
  1478                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 97:               
      +                            antirrebote5=0;
  1479  00BF  01F1               	clrf	_antirrebote5
  1480                           
  1481                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 98:               
      +                            antirrebote6=0;
  1482  00C0  01A9               	clrf	_antirrebote6
  1483                           
  1484                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 99:               
      +                            antirrebote7=0;
  1485  00C1  01A8               	clrf	_antirrebote7
  1486                           
  1487                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 100:              
      +                             break;
  1488  00C2  28E7               	goto	i1l95
  1489  00C3                     i1l1303:
  1490  00C3  1283               	bcf	3,5	;RP0=0, select bank0
  1491  00C4  1303               	bcf	3,6	;RP1=0, select bank0
  1492  00C5  0806               	movf	6,w	;volatile
  1493  00C6  00F9               	movwf	??_isr
  1494  00C7  01FA               	clrf	??_isr+1
  1495                           
  1496                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
  1497                           ; Switch size 1, requested type "simple"
  1498                           ; Number of cases is 1, Range of values is 0 to 0
  1499                           ; switch strategies available:
  1500                           ; Name         Instructions Cycles
  1501                           ; simple_byte            4     3 (average)
  1502                           ; direct_byte           11     8 (fixed)
  1503                           ; jumptable            260     6 (fixed)
  1504                           ;	Chosen strategy is simple_byte
  1505  00C8  087A               	movf	??_isr+1,w
  1506  00C9  3A00               	xorlw	0	; case 0
  1507  00CA  1903               	skipnz
  1508  00CB  28CD               	goto	i1l1649
  1509  00CC  28BA               	goto	i1l1299
  1510  00CD                     i1l1649:
  1511                           
  1512                           ; Switch size 1, requested type "simple"
  1513                           ; Number of cases is 8, Range of values is 127 to 254
  1514                           ; switch strategies available:
  1515                           ; Name         Instructions Cycles
  1516                           ; simple_byte           25    13 (average)
  1517                           ; jumptable            263     9 (fixed)
  1518                           ;	Chosen strategy is simple_byte
  1519  00CD  0879               	movf	??_isr,w
  1520  00CE  3A7F               	xorlw	127	; case 127
  1521  00CF  1903               	skipnz
  1522  00D0  28B7               	goto	i1l102
  1523  00D1  3AC0               	xorlw	192	; case 191
  1524  00D2  1903               	skipnz
  1525  00D3  28B4               	goto	i1l101
  1526  00D4  3A60               	xorlw	96	; case 223
  1527  00D5  1903               	skipnz
  1528  00D6  28B1               	goto	i1l100
  1529  00D7  3A30               	xorlw	48	; case 239
  1530  00D8  1903               	skipnz
  1531  00D9  28AE               	goto	i1l99
  1532  00DA  3A18               	xorlw	24	; case 247
  1533  00DB  1903               	skipnz
  1534  00DC  28AB               	goto	i1l98
  1535  00DD  3A0C               	xorlw	12	; case 251
  1536  00DE  1903               	skipnz
  1537  00DF  28A8               	goto	i1l97
  1538  00E0  3A06               	xorlw	6	; case 253
  1539  00E1  1903               	skipnz
  1540  00E2  28A5               	goto	i1l96
  1541  00E3  3A03               	xorlw	3	; case 254
  1542  00E4  1903               	skipnz
  1543  00E5  28A2               	goto	i1l94
  1544  00E6  28BA               	goto	i1l1299
  1545  00E7                     i1l95:
  1546                           
  1547                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 102:         INTCO
      +                          Nbits.RBIF=0;
  1548  00E7  100B               	bcf	11,0	;volatile
  1549  00E8                     i1l92:	
  1550                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 103:     }
  1551                           
  1552                           
  1553                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 105:     if (PIR1b
      +                          its.TXIF)
  1554  00E8  1283               	bcf	3,5	;RP0=0, select bank0
  1555  00E9  1303               	bcf	3,6	;RP1=0, select bank0
  1556  00EA  1E0C               	btfss	12,4	;volatile
  1557  00EB  28ED               	goto	u36_21
  1558  00EC  28EE               	goto	u36_20
  1559  00ED                     u36_21:
  1560  00ED  28FA               	goto	i1l105
  1561  00EE                     u36_20:
  1562  00EE                     i1l1305:
  1563                           
  1564                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 106:     {;C:/User
      +                          s/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 107:         cuenta_uart++
      +                          ;
  1565  00EE  3001               	movlw	1
  1566  00EF  00F9               	movwf	??_isr
  1567  00F0  0879               	movf	??_isr,w
  1568  00F1  07A0               	addwf	_cuenta_uart,f
  1569  00F2                     i1l1307:
  1570                           
  1571                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 108:         manda
      +                          r_datos();
  1572  00F2  120A  118A  2103  120A  118A  	fcall	_mandar_datos
  1573  00F7                     i1l1309:
  1574                           
  1575                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 109:         PIR1b
      +                          its.TXIF=0;
  1576  00F7  1283               	bcf	3,5	;RP0=0, select bank0
  1577  00F8  1303               	bcf	3,6	;RP1=0, select bank0
  1578  00F9  120C               	bcf	12,4	;volatile
  1579  00FA                     i1l105:
  1580  00FA  087D               	movf	??_isr+4,w
  1581  00FB  008A               	movwf	10
  1582  00FC  087C               	movf	??_isr+3,w
  1583  00FD  0084               	movwf	4
  1584  00FE  0E7B               	swapf	??_isr+2,w
  1585  00FF  0083               	movwf	3
  1586  0100  0EFE               	swapf	btemp,f
  1587  0101  0E7E               	swapf	btemp,w
  1588  0102  0009               	retfie
  1589  0103                     __end_of_isr:
  1590                           
  1591                           	psect	intentry
  1592  0004                     __pintentry:	
  1593                           ;incstack = 0
  1594                           ; Regs used in _isr: [wreg-fsr0h+status,2+status,0+pclath+cstack]
  1595                           
  1596  0004                     interrupt_function:
  1597  007E                     saved_w	set	btemp
  1598  0004  00FE               	movwf	btemp
  1599  0005  0E03               	swapf	3,w
  1600  0006  00FB               	movwf	??_isr+2
  1601  0007  0804               	movf	4,w
  1602  0008  00FC               	movwf	??_isr+3
  1603  0009  080A               	movf	10,w
  1604  000A  00FD               	movwf	??_isr+4
  1605  000B  120A  118A  289D   	ljmp	_isr
  1606                           
  1607                           	psect	text6
  1608  0103                     __ptext6:	
  1609 ;; *************** function _mandar_datos *****************
  1610 ;; Defined at:
  1611 ;;		line 269 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c"
  1612 ;; Parameters:    Size  Location     Type
  1613 ;;		None
  1614 ;; Auto vars:     Size  Location     Type
  1615 ;;		None
  1616 ;; Return value:  Size  Location     Type
  1617 ;;                  1    wreg      void 
  1618 ;; Registers used:
  1619 ;;		wreg, fsr0l, fsr0h, status,2, status,0
  1620 ;; Tracked objects:
  1621 ;;		On entry : 0/0
  1622 ;;		On exit  : 0/0
  1623 ;;		Unchanged: 0/0
  1624 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  1625 ;;      Params:         0       0       0       0       0
  1626 ;;      Locals:         0       0       0       0       0
  1627 ;;      Temps:          2       0       0       0       0
  1628 ;;      Totals:         2       0       0       0       0
  1629 ;;Total ram usage:        2 bytes
  1630 ;; Hardware stack levels used: 1
  1631 ;; This function calls:
  1632 ;;		Nothing
  1633 ;; This function is called by:
  1634 ;;		_isr
  1635 ;; This function uses a non-reentrant model
  1636 ;;
  1637                           
  1638                           
  1639                           ;psect for function _mandar_datos
  1640  0103                     _mandar_datos:
  1641  0103                     i1l1109:	
  1642                           ;incstack = 0
  1643                           ; Regs used in _mandar_datos: [wreg-fsr0h+status,2+status,0]
  1644                           
  1645                           
  1646                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 271:     switch(cu
      +                          enta_uart)
  1647  0103  292B               	goto	i1l1141
  1648  0104                     i1l1111:
  1649                           
  1650                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 274:             T
      +                          XREG=(izqJ1+0x30);
  1651  0104  0827               	movf	_izqJ1,w
  1652  0105  3E30               	addlw	48
  1653  0106  0099               	movwf	25	;volatile
  1654                           
  1655                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 275:             b
      +                          reak;
  1656  0107  2961               	goto	i1l154
  1657  0108                     i1l1113:
  1658                           
  1659                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 277:             T
      +                          XREG=44;
  1660  0108  302C               	movlw	44
  1661  0109  0099               	movwf	25	;volatile
  1662                           
  1663                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 278:             b
      +                          reak;
  1664  010A  2961               	goto	i1l154
  1665  010B                     i1l1115:
  1666                           
  1667                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 280:             T
      +                          XREG=derJ1+0x30;
  1668  010B  0826               	movf	_derJ1,w
  1669  010C  3E30               	addlw	48
  1670  010D  0099               	movwf	25	;volatile
  1671                           
  1672                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 281:             b
      +                          reak;
  1673  010E  2961               	goto	i1l154
  1674  010F                     i1l1119:
  1675                           
  1676                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 286:             T
      +                          XREG=upJ1+0x30;
  1677  010F  0825               	movf	_upJ1,w
  1678  0110  3E30               	addlw	48
  1679  0111  0099               	movwf	25	;volatile
  1680                           
  1681                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 287:             b
      +                          reak;
  1682  0112  2961               	goto	i1l154
  1683  0113                     i1l1123:
  1684                           
  1685                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 292:             T
      +                          XREG=downJ2+0x30;
  1686  0113  0870               	movf	_downJ2,w
  1687  0114  3E30               	addlw	48
  1688  0115  0099               	movwf	25	;volatile
  1689                           
  1690                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 293:             b
      +                          reak;
  1691  0116  2961               	goto	i1l154
  1692  0117                     i1l1125:
  1693                           
  1694                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 295:             T
      +                          XREG=izqJ2+0x30;
  1695  0117  0823               	movf	_izqJ2,w
  1696  0118  3E30               	addlw	48
  1697  0119  0099               	movwf	25	;volatile
  1698                           
  1699                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 296:             b
      +                          reak;
  1700  011A  2961               	goto	i1l154
  1701  011B                     i1l1127:
  1702                           
  1703                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 298:             T
      +                          XREG=derJ2+0x30;
  1704  011B  0822               	movf	_derJ2,w
  1705  011C  3E30               	addlw	48
  1706  011D  0099               	movwf	25	;volatile
  1707                           
  1708                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 299:             b
      +                          reak;
  1709  011E  2961               	goto	i1l154
  1710  011F                     i1l1129:
  1711                           
  1712                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 301:             T
      +                          XREG=upJ2+0x30;
  1713  011F  0821               	movf	_upJ2,w
  1714  0120  3E30               	addlw	48
  1715  0121  0099               	movwf	25	;volatile
  1716                           
  1717                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 302:             b
      +                          reak;
  1718  0122  2961               	goto	i1l154
  1719  0123                     i1l1133:
  1720                           
  1721                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 307:             T
      +                          XREG=10;
  1722  0123  300A               	movlw	10
  1723  0124  0099               	movwf	25	;volatile
  1724                           
  1725                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 308:             b
      +                          reak;
  1726  0125  2961               	goto	i1l154
  1727  0126                     i1l1135:
  1728                           
  1729                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 310:             T
      +                          XREG=13;
  1730  0126  300D               	movlw	13
  1731  0127  0099               	movwf	25	;volatile
  1732                           
  1733                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 311:             b
      +                          reak;
  1734  0128  2961               	goto	i1l154
  1735  0129                     i1l1137:
  1736                           
  1737                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 313:             c
      +                          uenta_uart=0;
  1738  0129  01A0               	clrf	_cuenta_uart
  1739                           
  1740                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 314:             b
      +                          reak;
  1741  012A  2961               	goto	i1l154
  1742  012B                     i1l1141:
  1743  012B  1283               	bcf	3,5	;RP0=0, select bank0
  1744  012C  1303               	bcf	3,6	;RP1=0, select bank0
  1745  012D  0820               	movf	_cuenta_uart,w
  1746  012E  00F7               	movwf	??_mandar_datos
  1747  012F  01F8               	clrf	??_mandar_datos+1
  1748                           
  1749                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
  1750                           ; Switch size 1, requested type "simple"
  1751                           ; Number of cases is 1, Range of values is 0 to 0
  1752                           ; switch strategies available:
  1753                           ; Name         Instructions Cycles
  1754                           ; simple_byte            4     3 (average)
  1755                           ; direct_byte           11     8 (fixed)
  1756                           ; jumptable            260     6 (fixed)
  1757                           ;	Chosen strategy is simple_byte
  1758  0130  0878               	movf	??_mandar_datos+1,w
  1759  0131  3A00               	xorlw	0	; case 0
  1760  0132  1903               	skipnz
  1761  0133  2935               	goto	i1l1651
  1762  0134  2961               	goto	i1l154
  1763  0135                     i1l1651:
  1764                           
  1765                           ; Switch size 1, requested type "simple"
  1766                           ; Number of cases is 14, Range of values is 1 to 25
  1767                           ; switch strategies available:
  1768                           ; Name         Instructions Cycles
  1769                           ; simple_byte           43    22 (average)
  1770                           ; direct_byte           86    11 (fixed)
  1771                           ; jumptable            263     9 (fixed)
  1772                           ;	Chosen strategy is simple_byte
  1773  0135  0877               	movf	??_mandar_datos,w
  1774  0136  3A01               	xorlw	1	; case 1
  1775  0137  1903               	skipnz
  1776  0138  2904               	goto	i1l1111
  1777  0139  3A03               	xorlw	3	; case 2
  1778  013A  1903               	skipnz
  1779  013B  2908               	goto	i1l1113
  1780  013C  3A01               	xorlw	1	; case 3
  1781  013D  1903               	skipnz
  1782  013E  290B               	goto	i1l1115
  1783  013F  3A07               	xorlw	7	; case 4
  1784  0140  1903               	skipnz
  1785  0141  2908               	goto	i1l1113
  1786  0142  3A01               	xorlw	1	; case 5
  1787  0143  1903               	skipnz
  1788  0144  290F               	goto	i1l1119
  1789  0145  3A03               	xorlw	3	; case 6
  1790  0146  1903               	skipnz
  1791  0147  2908               	goto	i1l1113
  1792  0148  3A01               	xorlw	1	; case 7
  1793  0149  1903               	skipnz
  1794  014A  2913               	goto	i1l1123
  1795  014B  3A0F               	xorlw	15	; case 8
  1796  014C  1903               	skipnz
  1797  014D  2917               	goto	i1l1125
  1798  014E  3A01               	xorlw	1	; case 9
  1799  014F  1903               	skipnz
  1800  0150  291B               	goto	i1l1127
  1801  0151  3A03               	xorlw	3	; case 10
  1802  0152  1903               	skipnz
  1803  0153  291F               	goto	i1l1129
  1804  0154  3A01               	xorlw	1	; case 11
  1805  0155  1903               	skipnz
  1806  0156  2913               	goto	i1l1123
  1807  0157  3A07               	xorlw	7	; case 12
  1808  0158  1903               	skipnz
  1809  0159  2923               	goto	i1l1133
  1810  015A  3A01               	xorlw	1	; case 13
  1811  015B  1903               	skipnz
  1812  015C  2926               	goto	i1l1135
  1813  015D  3A14               	xorlw	20	; case 25
  1814  015E  1903               	skipnz
  1815  015F  2929               	goto	i1l1137
  1816  0160  2961               	goto	i1l154
  1817  0161                     i1l154:
  1818  0161  0008               	return
  1819  0162                     __end_of_mandar_datos:
  1820  007E                     btemp	set	126	;btemp
  1821  007E                     wtemp0	set	126
  1822                           
  1823                           	psect	config
  1824                           
  1825                           ;Config register CONFIG1 @ 0x2007
  1826                           ;	Oscillator Selection bits
  1827                           ;	FOSC = INTRC_NOCLKOUT, INTOSCIO oscillator: I/O function on RA6/OSC2/CLKOUT pin, I/O f
      +                          unction on RA7/OSC1/CLKIN
  1828                           ;	Watchdog Timer Enable bit
  1829                           ;	WDTE = OFF, WDT disabled and can be enabled by SWDTEN bit of the WDTCON register
  1830                           ;	Power-up Timer Enable bit
  1831                           ;	PWRTE = OFF, PWRT disabled
  1832                           ;	RE3/MCLR pin function select bit
  1833                           ;	MCLRE = OFF, RE3/MCLR pin function is digital input, MCLR internally tied to VDD
  1834                           ;	Code Protection bit
  1835                           ;	CP = OFF, Program memory code protection is disabled
  1836                           ;	Data Code Protection bit
  1837                           ;	CPD = OFF, Data memory code protection is disabled
  1838                           ;	Brown Out Reset Selection bits
  1839                           ;	BOREN = OFF, BOR disabled
  1840                           ;	Internal External Switchover bit
  1841                           ;	IESO = OFF, Internal/External Switchover mode is disabled
  1842                           ;	Fail-Safe Clock Monitor Enabled bit
  1843                           ;	FCMEN = OFF, Fail-Safe Clock Monitor is disabled
  1844                           ;	Low Voltage Programming Enable bit
  1845                           ;	LVP = OFF, RB3 pin has digital I/O, HV on MCLR must be used for programming
  1846                           ;	In-Circuit Debugger Mode bit
  1847                           ;	DEBUG = 0x1, unprogrammed default
  1848  2007                     	org	8199
  1849  2007  20D4               	dw	8404
  1850                           
  1851                           ;Config register CONFIG2 @ 0x2008
  1852                           ;	Brown-out Reset Selection bit
  1853                           ;	BOR4V = BOR40V, Brown-out Reset set to 4.0V
  1854                           ;	Flash Program Memory Self Write Enable bits
  1855                           ;	WRT = OFF, Write protection off
  1856  2008                     	org	8200
  1857  2008  3FFF               	dw	16383

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         17
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14      7      14
    BANK0            80      3      13
    BANK1            80      0       0
    BANK3            96      0       0
    BANK2            96      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    None.

Critical Paths under _isr in COMMON

    _isr->_mandar_datos

Critical Paths under _main in BANK0

    _setup->_osc_config

Critical Paths under _isr in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _isr in BANK1

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _isr in BANK3

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _isr in BANK2

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0      22
                          _botonazos
                              _setup
 ---------------------------------------------------------------------------------
 (1) _setup                                                0     0      0      22
                         _osc_config
                        _uart_config
 ---------------------------------------------------------------------------------
 (2) _uart_config                                          0     0      0       0
 ---------------------------------------------------------------------------------
 (2) _osc_config                                           3     3      0      22
                                              0 BANK0      3     3      0
 ---------------------------------------------------------------------------------
 (1) _botonazos                                            0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (3) _isr                                                  5     5      0       0
                                              2 COMMON     5     5      0
                       _mandar_datos
 ---------------------------------------------------------------------------------
 (4) _mandar_datos                                         2     2      0       0
                                              0 COMMON     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 4
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _botonazos
   _setup
     _osc_config
     _uart_config

 _isr (ROOT)
   _mandar_datos

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMMON            E      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMMON               E      7       E       1      100.0%
BITSFR0              0      0       0       1        0.0%
SFR0                 0      0       0       1        0.0%
BITSFR1              0      0       0       2        0.0%
SFR1                 0      0       0       2        0.0%
STACK                0      0       0       2        0.0%
ABS                  0      0      1B       3        0.0%
BITBANK0            50      0       0       4        0.0%
BITSFR3              0      0       0       4        0.0%
SFR3                 0      0       0       4        0.0%
BANK0               50      3       D       5       16.2%
BITSFR2              0      0       0       5        0.0%
SFR2                 0      0       0       5        0.0%
BITBANK1            50      0       0       6        0.0%
BANK1               50      0       0       7        0.0%
BITBANK3            60      0       0       8        0.0%
BANK3               60      0       0       9        0.0%
BITBANK2            60      0       0      10        0.0%
BANK2               60      0       0      11        0.0%
DATA                 0      0      1B      12        0.0%


Microchip Technology PIC Macro Assembler V2.32 build 20210201212658 
Symbol Table                                                                                   Tue Oct 12 10:51:44 2021

                     l11 01D8                      l116 019F                      l135 009C  
                    l167 01EE                      u400 0043                      u401 0042  
                    u410 004D                      u411 004C                      u500 0089  
                    u420 0051                      u501 0088                      u421 0050  
                    u510 0093                      u430 005B                      u511 0092  
                    u431 005A                      u520 0097                      u440 005F  
                    u521 0096                      u441 005E                      u450 0069  
                    u370 002D                      u451 0068                      u371 002C  
                    u460 006D                      u380 0033                      u461 006C  
                    u381 0032                      u470 0077                      u390 003F  
                    u471 0076                      u391 003E                      u480 007B  
                    u481 007A                      u490 0085                      u491 0084  
                    _isr 009D                      fsr0 0004                     l1101 01C2  
                   l1081 01A3                     l1401 01D9                     l1091 01B4  
                   l1083 01A4                     l1411 01EA                     l1403 01E1  
                   l1501 0047                     l1093 01BA                     l1085 01AA  
                   l1413 01EB                     l1405 01E4                     l1421 016B  
                   l1511 0055                     l1503 0048                     l1095 01BC  
                   l1087 01AC                     l1407 01E6                     l1431 0170  
                   l1423 016C                     l1415 0162                     l1521 0063  
                   l1513 0056                     l1505 004D                     l1097 01C0  
                   l1089 01B2                     l1409 01E9                     l1441 0186  
                   l1433 0177                     l1425 016D                     l1417 0169  
                   l1531 0071                     l1523 0064                     l1515 005B  
                   l1507 0051                     l1451 018B                     l1443 0187  
                   l1435 017D                     l1427 016E                     l1419 016A  
                   l1541 007F                     l1533 0072                     l1525 0069  
                   l1517 005F                     l1509 0052                     l1461 0190  
                   l1453 018C                     l1445 0188                     l1437 0182  
                   l1429 016F                     l1551 008D                     l1543 0080  
                   l1535 0077                     l1527 006D                     l1519 0060  
                   l1471 0199                     l1463 0191                     l1455 018D  
                   l1447 0189                     l1439 0185                     l1561 009B  
                   l1553 008E                     l1545 0085                     l1537 007B  
                   l1529 006E                     l1481 019E                     l1473 019A  
                   l1465 0192                     l1457 018E                     l1449 018A  
                   l1555 0093                     l1547 0089                     l1539 007C  
                   l1491 0037                     l1483 0028                     l1475 019B  
                   l1467 0195                     l1459 018F                     l1563 01EF  
                   l1557 0097                     l1549 008A                     l1493 003A  
                   l1485 002D                     l1477 019C                     l1469 0198  
                   l1565 01F4                     l1559 0098                     l1495 003F  
                   l1487 0033                     l1647 01CA                     l1479 019D  
                   l1497 0043                     l1489 0034                     l1499 0044  
                   ?_isr 0077                     i1l92 00E8                     i1l94 00A2  
                   i1l95 00E7                     i1l96 00A5                     i1l97 00A8  
                   i1l98 00AB                     i1l99 00AE                     _main 01EF  
                   _upJ1 0025                     _upJ2 0021                     btemp 007E  
                   start 000E           osc_config@freq 002C                    ??_isr 0079  
          ?_mandar_datos 0077                    ?_main 0077                    _ANSEL 0188  
                  i1l100 00B1                    i1l101 00B4                    i1l102 00B7  
                  i1l105 00FA                    i1l154 0161                    _SPBRG 0099  
                  u35_20 00A1                    u35_21 00A0                    _PORTA 0005  
                  _PORTB 0006                    _PORTD 0008                    u36_20 00EE  
                  u36_21 00ED                    _TRISA 0085                    _TRISD 0088  
                  _TXREG 0019                    _derJ1 0026                    _derJ2 0022  
                  _izqJ1 0027                    _izqJ2 0023                    _setup 0162  
                  pclath 000A                    status 0003                    wtemp0 007E  
        __initialization 0011             __end_of_main 01FD           ??_mandar_datos 0077  
                 ??_main 002D                   ?_setup 0077                   _ANSELH 0189  
                 i1l1111 0104                   i1l1113 0108                   i1l1123 0113  
                 i1l1115 010B                   i1l1133 0123                   i1l1125 0117  
                 i1l1141 012B                   i1l1109 0103                   i1l1135 0126  
                 i1l1127 011B                   i1l1119 010F                   i1l1303 00C3  
                 i1l1137 0129                   i1l1129 011F                   i1l1305 00EE  
                 i1l1307 00F2                   i1l1309 00F7                   i1l1295 009D  
                 i1l1651 0135                   i1l1299 00BA                   i1l1649 00CD  
                 _SPBRGH 009A                   _downJ1 0024                   _downJ2 0070  
           ?_uart_config 0077                   saved_w 007E  __end_of__initialization 0024  
         __pcstackCOMMON 0077            __end_of_setup 01A0           _OPTION_REGbits 0081  
                ??_setup 002D       __size_of_botonazos 0075               __pbssBANK0 0020  
   __end_of_mandar_datos 0162               __pmaintext 01EF               __pintentry 0004  
      __end_of_botonazos 009D                  __ptext1 0162                  __ptext2 01D9  
                __ptext3 01A0                  __ptext4 0028                  __ptext5 009D  
                __ptext6 0103             __size_of_isr 0066     __size_of_uart_config 0016  
   end_of_initialization 0024               _osc_config 01A0                _RCSTAbits 0018  
           _antirrebote0 0076             _antirrebote1 0075             _antirrebote2 0074  
           _antirrebote3 0073             _antirrebote4 0072             _antirrebote5 0071  
           _antirrebote6 0029             _antirrebote7 0028                _PORTBbits 0006  
              _TRISBbits 0086    __size_of_mandar_datos 005F                _TXSTAbits 0098  
           _mandar_datos 0103              _BAUDCTLbits 0187      start_initialization 0011  
            __end_of_isr 0103              ?_osc_config 0077              __pbssCOMMON 0070  
              ___latbits 0002            __pcstackBANK0 002A      __size_of_osc_config 0039  
              _botonazos 0028           __size_of_setup 003E        interrupt_function 0004  
               _IOCBbits 0096                 _PIE1bits 008C                 _PIR1bits 000C  
          ??_uart_config 002A               ?_botonazos 0077                 _WPUBbits 0095  
            _cuenta_uart 0020      __end_of_uart_config 01EF             ??_osc_config 002A  
          __size_of_main 000E              ??_botonazos 002A               _INTCONbits 000B  
     __end_of_osc_config 01D9                 intlevel1 0000               _OSCCONbits 008F  
            _uart_config 01D9  
