// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition"

// DATE "08/25/2025 19:12:17"

// 
// Device: Altera 10M50DAF484C6GES Package FBGA484
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module PE_FPGA_top (
	MAX10_CLK1_50,
	KEY,
	LEDR,
	iRx_serial,
	oTx_Serial,
	clk_1hz,
	xor_tot);
input 	MAX10_CLK1_50;
input 	[1:0] KEY;
output 	[9:0] LEDR;
input 	iRx_serial;
output 	oTx_Serial;
output 	clk_1hz;
output 	xor_tot;

// Design Ports Information
// LEDR[0]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[1]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[2]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[3]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[4]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[5]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[6]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[7]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[8]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[9]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// iRx_serial	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// oTx_Serial	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// clk_1hz	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// xor_tot	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MAX10_CLK1_50	=>  Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_A7,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_B8,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \iRx_serial~input_o ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \LEDR[0]~output_o ;
wire \LEDR[1]~output_o ;
wire \LEDR[2]~output_o ;
wire \LEDR[3]~output_o ;
wire \LEDR[4]~output_o ;
wire \LEDR[5]~output_o ;
wire \LEDR[6]~output_o ;
wire \LEDR[7]~output_o ;
wire \LEDR[8]~output_o ;
wire \LEDR[9]~output_o ;
wire \oTx_Serial~output_o ;
wire \clk_1hz~output_o ;
wire \xor_tot~output_o ;
wire \MAX10_CLK1_50~input_o ;
wire \MAX10_CLK1_50~inputclkctrl_outclk ;
wire \ctrl|counter[0]~29_combout ;
wire \ctrl|LessThan0~6_combout ;
wire \ctrl|LessThan0~4_combout ;
wire \ctrl|LessThan0~3_combout ;
wire \ctrl|LessThan0~5_combout ;
wire \ctrl|LessThan0~7_combout ;
wire \ctrl|counter[20]~70 ;
wire \ctrl|counter[21]~71_combout ;
wire \ctrl|counter[21]~72 ;
wire \ctrl|counter[22]~73_combout ;
wire \ctrl|counter[22]~74 ;
wire \ctrl|counter[23]~75_combout ;
wire \ctrl|counter[23]~76 ;
wire \ctrl|counter[24]~77_combout ;
wire \ctrl|counter[24]~78 ;
wire \ctrl|counter[25]~79_combout ;
wire \ctrl|LessThan0~2_combout ;
wire \ctrl|counter[25]~80 ;
wire \ctrl|counter[26]~81_combout ;
wire \ctrl|counter[26]~82 ;
wire \ctrl|counter[27]~83_combout ;
wire \ctrl|LessThan0~0_combout ;
wire \ctrl|counter[27]~84 ;
wire \ctrl|counter[28]~85_combout ;
wire \ctrl|LessThan0~1_combout ;
wire \ctrl|LessThan0~8_combout ;
wire \ctrl|LessThan1~5_combout ;
wire \ctrl|LessThan0~9_combout ;
wire \ctrl|LessThan0~10_combout ;
wire \ctrl|LessThan0~11_combout ;
wire \ctrl|counter[0]~30 ;
wire \ctrl|counter[1]~31_combout ;
wire \ctrl|counter[1]~32 ;
wire \ctrl|counter[2]~33_combout ;
wire \ctrl|counter[2]~34 ;
wire \ctrl|counter[3]~35_combout ;
wire \ctrl|counter[3]~36 ;
wire \ctrl|counter[4]~37_combout ;
wire \ctrl|counter[4]~38 ;
wire \ctrl|counter[5]~39_combout ;
wire \ctrl|counter[5]~40 ;
wire \ctrl|counter[6]~41_combout ;
wire \ctrl|counter[6]~42 ;
wire \ctrl|counter[7]~43_combout ;
wire \ctrl|counter[7]~44 ;
wire \ctrl|counter[8]~45_combout ;
wire \ctrl|counter[8]~46 ;
wire \ctrl|counter[9]~47_combout ;
wire \ctrl|counter[9]~48 ;
wire \ctrl|counter[10]~49_combout ;
wire \ctrl|counter[10]~50 ;
wire \ctrl|counter[11]~51_combout ;
wire \ctrl|counter[11]~52 ;
wire \ctrl|counter[12]~53_combout ;
wire \ctrl|counter[12]~54 ;
wire \ctrl|counter[13]~55_combout ;
wire \ctrl|counter[13]~56 ;
wire \ctrl|counter[14]~57_combout ;
wire \ctrl|counter[14]~58 ;
wire \ctrl|counter[15]~59_combout ;
wire \ctrl|counter[15]~60 ;
wire \ctrl|counter[16]~61_combout ;
wire \ctrl|counter[16]~62 ;
wire \ctrl|counter[17]~63_combout ;
wire \ctrl|counter[17]~64 ;
wire \ctrl|counter[18]~65_combout ;
wire \ctrl|counter[18]~66 ;
wire \ctrl|counter[19]~67_combout ;
wire \ctrl|counter[19]~68 ;
wire \ctrl|counter[20]~69_combout ;
wire \ctrl|LessThan1~8_combout ;
wire \ctrl|LessThan1~0_combout ;
wire \ctrl|LessThan1~1_combout ;
wire \ctrl|LessThan1~2_combout ;
wire \ctrl|LessThan1~3_combout ;
wire \ctrl|LessThan1~4_combout ;
wire \ctrl|LessThan1~6_combout ;
wire \ctrl|LessThan1~7_combout ;
wire \ctrl|LessThan1~9_combout ;
wire \ctrl|clk_1hz~q ;
wire \ctrl|ledr[0]~feeder_combout ;
wire \ctrl|ledr[1]~0_combout ;
wire \ctrl|ledr[2]~feeder_combout ;
wire \ctrl|ledr[3]~1_combout ;
wire \ctrl|ledr[4]~feeder_combout ;
wire \ctrl|ledr[5]~2_combout ;
wire \ctrl|ledr[6]~feeder_combout ;
wire \ctrl|ledr[7]~3_combout ;
wire \ctrl|ledr[8]~feeder_combout ;
wire \KEY[1]~input_o ;
wire \ctrl|ledr[9]~feeder_combout ;
wire \main_ctrl|uart_ctrl|Selector2~0_combout ;
wire \KEY[0]~input_o ;
wire \ctrl|rst_reg~0_combout ;
wire \ctrl|rst_reg~q ;
wire \main_ctrl|uart_ctrl|state.STATE2~q ;
wire \main_ctrl|uart_ctrl|state.STATE3~0_combout ;
wire \main_ctrl|uart_ctrl|state.STATE3~q ;
wire \main_ctrl|uart_ctrl|next_state.STATE4~0_combout ;
wire \main_ctrl|uart_ctrl|state.STATE4~q ;
wire \main_ctrl|uart_ctrl|num_of_bytes[0]~8_combout ;
wire \~GND~combout ;
wire \main_ctrl|uart_ctrl|num_of_bytes[2]~10_combout ;
wire \main_ctrl|uart_ctrl|num_of_bytes[0]~9 ;
wire \main_ctrl|uart_ctrl|num_of_bytes[1]~11_combout ;
wire \main_ctrl|uart_ctrl|num_of_bytes[1]~12 ;
wire \main_ctrl|uart_ctrl|num_of_bytes[2]~13_combout ;
wire \main_ctrl|uart_ctrl|num_of_bytes[2]~14 ;
wire \main_ctrl|uart_ctrl|num_of_bytes[3]~15_combout ;
wire \main_ctrl|uart_ctrl|Equal0~0_combout ;
wire \main_ctrl|uart_ctrl|num_of_bytes[3]~16 ;
wire \main_ctrl|uart_ctrl|num_of_bytes[4]~17_combout ;
wire \main_ctrl|uart_ctrl|num_of_bytes[4]~18 ;
wire \main_ctrl|uart_ctrl|num_of_bytes[5]~19_combout ;
wire \main_ctrl|uart_ctrl|num_of_bytes[5]~20 ;
wire \main_ctrl|uart_ctrl|num_of_bytes[6]~21_combout ;
wire \main_ctrl|uart_ctrl|num_of_bytes[6]~22 ;
wire \main_ctrl|uart_ctrl|num_of_bytes[7]~23_combout ;
wire \main_ctrl|uart_ctrl|Equal0~1_combout ;
wire \main_ctrl|uart_ctrl|Equal0~2_combout ;
wire \main_ctrl|uart_ctrl|Selector0~0_combout ;
wire \main_ctrl|uart_ctrl|state.STATE0~q ;
wire \main_ctrl|uart_ctrl|Selector1~0_combout ;
wire \main_ctrl|uart_ctrl|state.STATE1~q ;
wire \main_ctrl|uart_ctrl|tx_start~5_combout ;
wire \main_ctrl|uart_ctrl|tx_start~6_combout ;
wire \main_ctrl|uart_ctrl|tx_start~q ;
wire \uart|tx|bit_index~4_combout ;
wire \uart|tx|Add0~0_combout ;
wire \uart|tx|Add0~1 ;
wire \uart|tx|Add0~2_combout ;
wire \uart|tx|clk_div~4_combout ;
wire \uart|tx|Add0~3 ;
wire \uart|tx|Add0~4_combout ;
wire \uart|tx|Add0~5 ;
wire \uart|tx|Add0~6_combout ;
wire \uart|tx|Equal0~3_combout ;
wire \uart|tx|Add0~7 ;
wire \uart|tx|Add0~8_combout ;
wire \uart|tx|clk_div~3_combout ;
wire \uart|tx|Add0~9 ;
wire \uart|tx|Add0~10_combout ;
wire \uart|tx|clk_div~2_combout ;
wire \uart|tx|Add0~11 ;
wire \uart|tx|Add0~12_combout ;
wire \uart|tx|Add0~13 ;
wire \uart|tx|Add0~14_combout ;
wire \uart|tx|clk_div~1_combout ;
wire \uart|tx|Equal0~2_combout ;
wire \uart|tx|Add0~15 ;
wire \uart|tx|Add0~16_combout ;
wire \uart|tx|clk_div~0_combout ;
wire \uart|tx|Add0~17 ;
wire \uart|tx|Add0~18_combout ;
wire \uart|tx|Add0~19 ;
wire \uart|tx|Add0~20_combout ;
wire \uart|tx|Add0~21 ;
wire \uart|tx|Add0~22_combout ;
wire \uart|tx|Equal0~1_combout ;
wire \uart|tx|Add0~23 ;
wire \uart|tx|Add0~24_combout ;
wire \uart|tx|Add0~25 ;
wire \uart|tx|Add0~26_combout ;
wire \uart|tx|Add0~27 ;
wire \uart|tx|Add0~28_combout ;
wire \uart|tx|Add0~29 ;
wire \uart|tx|Add0~30_combout ;
wire \uart|tx|Equal0~0_combout ;
wire \uart|tx|Equal0~4_combout ;
wire \uart|tx|baud_tick~q ;
wire \uart|tx|bit_index[1]~3_combout ;
wire \uart|tx|bit_index~2_combout ;
wire \uart|tx|always1~0_combout ;
wire \uart|tx|bit_index~5_combout ;
wire \uart|tx|Add1~0_combout ;
wire \uart|tx|bit_index~6_combout ;
wire \uart|tx|busy~2_combout ;
wire \uart|tx|busy~3_combout ;
wire \uart|tx|busy~q ;
wire \main_ctrl|uart_ctrl|tx_data[0]~8_combout ;
wire \main_ctrl|uart_ctrl|tx_data[7]~20_combout ;
wire \main_ctrl|uart_ctrl|tx_data[0]~9 ;
wire \main_ctrl|uart_ctrl|tx_data[1]~10_combout ;
wire \main_ctrl|uart_ctrl|tx_data[1]~11 ;
wire \main_ctrl|uart_ctrl|tx_data[2]~12_combout ;
wire \main_ctrl|uart_ctrl|tx_data[2]~13 ;
wire \main_ctrl|uart_ctrl|tx_data[3]~14_combout ;
wire \main_ctrl|uart_ctrl|tx_data[3]~15 ;
wire \main_ctrl|uart_ctrl|tx_data[4]~16_combout ;
wire \main_ctrl|uart_ctrl|tx_data[4]~17 ;
wire \main_ctrl|uart_ctrl|tx_data[5]~18_combout ;
wire \main_ctrl|uart_ctrl|tx_data[5]~19 ;
wire \main_ctrl|uart_ctrl|tx_data[6]~21_combout ;
wire \main_ctrl|uart_ctrl|tx_data[6]~22 ;
wire \main_ctrl|uart_ctrl|tx_data[7]~23_combout ;
wire \uart|tx|shift_reg[8]~4_combout ;
wire \uart|tx|tx~0_combout ;
wire \uart|tx|shift_reg[3]~7_combout ;
wire \uart|tx|shift_reg[2]~5_combout ;
wire \uart|tx|shift_reg[0]~feeder_combout ;
wire \uart|tx|shift_reg[1]~6_combout ;
wire \uart|tx|Mux0~2_combout ;
wire \uart|tx|Mux0~3_combout ;
wire \uart|tx|tx~1_combout ;
wire \uart|tx|shift_reg[6]~0_combout ;
wire \uart|tx|shift_reg[5]~1_combout ;
wire \uart|tx|shift_reg[4]~2_combout ;
wire \uart|tx|Mux0~0_combout ;
wire \uart|tx|shift_reg[7]~3_combout ;
wire \uart|tx|Mux0~1_combout ;
wire \uart|tx|tx~2_combout ;
wire \uart|tx|tx~3_combout ;
wire \uart|tx|tx~q ;
wire \memories|current_state.STATE0~feeder_combout ;
wire \memories|current_state.STATE0~q ;
wire \memories|current_state.STATE1~0_combout ;
wire \memories|current_state.STATE1~q ;
wire \memories|addr[0]~10_combout ;
wire \memories|Selector0~1_combout ;
wire \memories|addr[0]~11 ;
wire \memories|addr[1]~12_combout ;
wire \memories|addr[1]~13 ;
wire \memories|addr[2]~14_combout ;
wire \memories|addr[2]~15 ;
wire \memories|addr[3]~16_combout ;
wire \memories|addr[3]~17 ;
wire \memories|addr[4]~18_combout ;
wire \memories|addr[4]~19 ;
wire \memories|addr[5]~20_combout ;
wire \memories|addr[5]~21 ;
wire \memories|addr[6]~22_combout ;
wire \memories|addr[6]~23 ;
wire \memories|addr[7]~24_combout ;
wire \memories|addr[7]~25 ;
wire \memories|addr[8]~26_combout ;
wire \memories|addr[8]~27 ;
wire \memories|addr[9]~28_combout ;
wire \memories|Equal0~0_combout ;
wire \memories|Equal0~1_combout ;
wire \memories|Equal0~2_combout ;
wire \memories|Selector0~0_combout ;
wire \memories|current_state.STATE2~q ;
wire \memories|current_state.STATE3~0_combout ;
wire \memories|current_state.STATE3~q ;
wire \memories|Selector3~0_combout ;
wire \memories|we2~q ;
wire \memories|Add1~0_combout ;
wire \memories|Add1~1 ;
wire \memories|Add1~2_combout ;
wire \memories|Add1~3 ;
wire \memories|Add1~4_combout ;
wire \memories|Add1~5 ;
wire \memories|Add1~6_combout ;
wire \memories|Add1~7 ;
wire \memories|Add1~8_combout ;
wire \memories|Add1~9 ;
wire \memories|Add1~10_combout ;
wire \memories|Add1~11 ;
wire \memories|Add1~12_combout ;
wire \memories|Add1~13 ;
wire \memories|Add1~14_combout ;
wire \memories|Add1~15 ;
wire \memories|Add1~16_combout ;
wire \memories|Add1~17 ;
wire \memories|Add1~18_combout ;
wire \memories|Add1~19 ;
wire \memories|Add1~20_combout ;
wire \memories|Add1~21 ;
wire \memories|Add1~22_combout ;
wire \memories|Add1~23 ;
wire \memories|Add1~24_combout ;
wire \memories|Add1~25 ;
wire \memories|Add1~26_combout ;
wire \memories|Add1~27 ;
wire \memories|Add1~28_combout ;
wire \memories|Add1~29 ;
wire \memories|Add1~30_combout ;
wire \memories|Add1~31 ;
wire \memories|Add1~32_combout ;
wire \memories|Add1~33 ;
wire \memories|Add1~34_combout ;
wire \memories|Add1~35 ;
wire \memories|Add1~36_combout ;
wire \memories|Add1~37 ;
wire \memories|Add1~38_combout ;
wire \memories|Add1~39 ;
wire \memories|Add1~40_combout ;
wire \memories|Add1~41 ;
wire \memories|Add1~42_combout ;
wire \memories|Add1~43 ;
wire \memories|Add1~44_combout ;
wire \memories|Add1~45 ;
wire \memories|Add1~46_combout ;
wire \memories|Add1~47 ;
wire \memories|Add1~48_combout ;
wire \memories|Add1~49 ;
wire \memories|Add1~50_combout ;
wire \memories|Add1~51 ;
wire \memories|Add1~52_combout ;
wire \memories|Add1~53 ;
wire \memories|Add1~54_combout ;
wire \memories|Add1~55 ;
wire \memories|Add1~56_combout ;
wire \memories|Add1~57 ;
wire \memories|Add1~58_combout ;
wire \memories|Add1~59 ;
wire \memories|Add1~60_combout ;
wire \memories|Add1~61 ;
wire \memories|Add1~62_combout ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a31 ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a30 ;
wire \memories|WideXor3~26_combout ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a27 ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a26 ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a28 ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \memories|WideXor3~30_combout ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a23 ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a24 ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a22 ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a25 ;
wire \memories|WideXor3~29_combout ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a18 ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a21 ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a19 ;
wire \memories|WideXor3~28_combout ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a15 ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a14 ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a17 ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a16 ;
wire \memories|WideXor3~27_combout ;
wire \memories|WideXor3~31_combout ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a3 ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a5 ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a2 ;
wire \memories|WideXor3~22_combout ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a11 ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a12 ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a10 ;
wire \memories|WideXor3~24_combout ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a8 ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a7 ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a9 ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a6 ;
wire \memories|WideXor3~23_combout ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a30 ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a1 ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a31 ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a0 ;
wire \memories|WideXor3~21_combout ;
wire \memories|WideXor3~25_combout ;
wire \memories|Selector6~0_combout ;
wire \memories|mem_wrd_start~q ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a1 ;
wire \memories|Selector7~0_combout ;
wire \memories|mem_wrd_end~q ;
wire \memories|WideXor3~0_combout ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a7 ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a8 ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a6 ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \memories|WideXor3~2_combout ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a11 ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a13 ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a10 ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a12 ;
wire \memories|WideXor3~3_combout ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a4 ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a3 ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a5 ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a2 ;
wire \memories|WideXor3~1_combout ;
wire \memories|WideXor3~4_combout ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a2 ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a4 ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a3 ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a5 ;
wire \memories|WideXor3~11_combout ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a7 ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a8 ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a6 ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \memories|WideXor3~12_combout ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a12 ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a10 ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a11 ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a13 ;
wire \memories|WideXor3~13_combout ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a31 ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a30 ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a1 ;
wire \memories|WideXor3~10_combout ;
wire \memories|WideXor3~14_combout ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a25 ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a24 ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a22 ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a23 ;
wire \memories|WideXor3~7_combout ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a26 ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a28 ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a29 ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \memories|WideXor3~8_combout ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a14 ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a15 ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a17 ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a16 ;
wire \memories|WideXor3~5_combout ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a20 ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a19 ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a21 ;
wire \memories|WideXor3~6_combout ;
wire \memories|WideXor3~9_combout ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a28 ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a26 ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a29 ;
wire \memories|WideXor3~18_combout ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a25 ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a24 ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a22 ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a23 ;
wire \memories|WideXor3~17_combout ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a16 ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a15 ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a17 ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a14 ;
wire \memories|WideXor3~15_combout ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a21 ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a19 ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a20 ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \memories|WideXor3~16_combout ;
wire \memories|WideXor3~19_combout ;
wire \memories|WideXor3~20_combout ;
wire \memories|WideXor3~combout ;
wire [28:0] \ctrl|counter ;
wire [3:0] \uart|tx|bit_index ;
wire [9:0] \memories|addr ;
wire [7:0] \main_ctrl|uart_ctrl|tx_data ;
wire [9:0] \uart|tx|shift_reg ;
wire [7:0] \main_ctrl|uart_ctrl|num_of_bytes ;
wire [9:0] \ctrl|ledr ;
wire [31:0] \memories|din ;
wire [15:0] \uart|tx|clk_div ;

wire [8:0] \memories|u1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [8:0] \memories|u1|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [8:0] \memories|u1|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [8:0] \memories|u1|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [8:0] \memories|u2|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [8:0] \memories|u2|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [8:0] \memories|u2|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [8:0] \memories|u2|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [8:0] \memories|u3|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [8:0] \memories|u3|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [8:0] \memories|u3|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [8:0] \memories|u3|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;

assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a1  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a2  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a3  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a4  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a5  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a6  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a7  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a8  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];

assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a9~portbdataout  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];
assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a10  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [1];
assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a11  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [2];
assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a12  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [3];
assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a13  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [4];
assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a14  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [5];
assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a15  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [6];
assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a16  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [7];
assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a17  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [8];

assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a18~portbdataout  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];
assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a19  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [1];
assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a20  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [2];
assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a21  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [3];
assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a22  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [4];
assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a23  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [5];
assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a24  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [6];
assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a25  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [7];
assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a26  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [8];

assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a27~portbdataout  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];
assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a28  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [1];
assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a29  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [2];
assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a30  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [3];
assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a31  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [4];

assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a1  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a2  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a3  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a4  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a5  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a6  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a7  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a8  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];

assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a9~portbdataout  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];
assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a10  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [1];
assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a11  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [2];
assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a12  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [3];
assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a13  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [4];
assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a14  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [5];
assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a15  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [6];
assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a16  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [7];
assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a17  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [8];

assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a18~portbdataout  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];
assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a19  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [1];
assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a20  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [2];
assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a21  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [3];
assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a22  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [4];
assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a23  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [5];
assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a24  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [6];
assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a25  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [7];
assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a26  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [8];

assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a27~portbdataout  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];
assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a28  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [1];
assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a29  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [2];
assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a30  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [3];
assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a31  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [4];
assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a0  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [5];
assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a1  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [6];
assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a2  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [7];
assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a3  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [8];

assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a4~portbdataout  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];
assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a5  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [1];
assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a6  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [2];
assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a7  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [3];
assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a8  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [4];
assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a9  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [5];
assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a10  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [6];
assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a11  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [7];
assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a12  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [8];

assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a13~portbdataout  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];
assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a14  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [1];
assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a15  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [2];
assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a16  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [3];
assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a17  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [4];
assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a18  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [5];
assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a19  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [6];
assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a30  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [7];
assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a31  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [8];

assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a20~portbdataout  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];
assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a21  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [1];
assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a22  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [2];
assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a23  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [3];
assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a24  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [4];
assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a25  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [5];
assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a26  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [6];
assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a27  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [7];
assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a28  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [8];

assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a29~portbdataout  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X46_Y54_N2
fiftyfivenm_io_obuf \LEDR[0]~output (
	.i(\ctrl|ledr [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N23
fiftyfivenm_io_obuf \LEDR[1]~output (
	.i(\ctrl|ledr [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N16
fiftyfivenm_io_obuf \LEDR[2]~output (
	.i(\ctrl|ledr [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N9
fiftyfivenm_io_obuf \LEDR[3]~output (
	.i(\ctrl|ledr [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \LEDR[4]~output (
	.i(\ctrl|ledr [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \LEDR[5]~output (
	.i(\ctrl|ledr [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \LEDR[6]~output (
	.i(\ctrl|ledr [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \LEDR[7]~output (
	.i(\ctrl|ledr [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N9
fiftyfivenm_io_obuf \LEDR[8]~output (
	.i(\ctrl|ledr [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N9
fiftyfivenm_io_obuf \LEDR[9]~output (
	.i(\ctrl|ledr [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
fiftyfivenm_io_obuf \oTx_Serial~output (
	.i(!\uart|tx|tx~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\oTx_Serial~output_o ),
	.obar());
// synopsys translate_off
defparam \oTx_Serial~output .bus_hold = "false";
defparam \oTx_Serial~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N16
fiftyfivenm_io_obuf \clk_1hz~output (
	.i(\ctrl|clk_1hz~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\clk_1hz~output_o ),
	.obar());
// synopsys translate_off
defparam \clk_1hz~output .bus_hold = "false";
defparam \clk_1hz~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N9
fiftyfivenm_io_obuf \xor_tot~output (
	.i(\memories|WideXor3~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\xor_tot~output_o ),
	.obar());
// synopsys translate_off
defparam \xor_tot~output .bus_hold = "false";
defparam \xor_tot~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \MAX10_CLK1_50~input (
	.i(MAX10_CLK1_50),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MAX10_CLK1_50~input_o ));
// synopsys translate_off
defparam \MAX10_CLK1_50~input .bus_hold = "false";
defparam \MAX10_CLK1_50~input .listen_to_nsleep_signal = "false";
defparam \MAX10_CLK1_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
fiftyfivenm_clkctrl \MAX10_CLK1_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\MAX10_CLK1_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\MAX10_CLK1_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \MAX10_CLK1_50~inputclkctrl .clock_type = "global clock";
defparam \MAX10_CLK1_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X46_Y53_N4
fiftyfivenm_lcell_comb \ctrl|counter[0]~29 (
// Equation(s):
// \ctrl|counter[0]~29_combout  = \ctrl|counter [0] $ (VCC)
// \ctrl|counter[0]~30  = CARRY(\ctrl|counter [0])

	.dataa(gnd),
	.datab(\ctrl|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ctrl|counter[0]~29_combout ),
	.cout(\ctrl|counter[0]~30 ));
// synopsys translate_off
defparam \ctrl|counter[0]~29 .lut_mask = 16'h33CC;
defparam \ctrl|counter[0]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y53_N0
fiftyfivenm_lcell_comb \ctrl|LessThan0~6 (
// Equation(s):
// \ctrl|LessThan0~6_combout  = (((!\ctrl|counter [6]) # (!\ctrl|counter [4])) # (!\ctrl|counter [5])) # (!\ctrl|counter [3])

	.dataa(\ctrl|counter [3]),
	.datab(\ctrl|counter [5]),
	.datac(\ctrl|counter [4]),
	.datad(\ctrl|counter [6]),
	.cin(gnd),
	.combout(\ctrl|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|LessThan0~6 .lut_mask = 16'h7FFF;
defparam \ctrl|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y53_N20
fiftyfivenm_lcell_comb \ctrl|LessThan0~4 (
// Equation(s):
// \ctrl|LessThan0~4_combout  = (!\ctrl|counter [11] & !\ctrl|counter [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ctrl|counter [11]),
	.datad(\ctrl|counter [12]),
	.cin(gnd),
	.combout(\ctrl|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|LessThan0~4 .lut_mask = 16'h000F;
defparam \ctrl|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y53_N26
fiftyfivenm_lcell_comb \ctrl|LessThan0~3 (
// Equation(s):
// \ctrl|LessThan0~3_combout  = (!\ctrl|counter [17] & (!\ctrl|counter [15] & (!\ctrl|counter [8] & !\ctrl|counter [9])))

	.dataa(\ctrl|counter [17]),
	.datab(\ctrl|counter [15]),
	.datac(\ctrl|counter [8]),
	.datad(\ctrl|counter [9]),
	.cin(gnd),
	.combout(\ctrl|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|LessThan0~3 .lut_mask = 16'h0001;
defparam \ctrl|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y53_N10
fiftyfivenm_lcell_comb \ctrl|LessThan0~5 (
// Equation(s):
// \ctrl|LessThan0~5_combout  = (((!\ctrl|counter [7]) # (!\ctrl|counter [0])) # (!\ctrl|counter [1])) # (!\ctrl|counter [2])

	.dataa(\ctrl|counter [2]),
	.datab(\ctrl|counter [1]),
	.datac(\ctrl|counter [0]),
	.datad(\ctrl|counter [7]),
	.cin(gnd),
	.combout(\ctrl|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|LessThan0~5 .lut_mask = 16'h7FFF;
defparam \ctrl|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y53_N4
fiftyfivenm_lcell_comb \ctrl|LessThan0~7 (
// Equation(s):
// \ctrl|LessThan0~7_combout  = (\ctrl|LessThan0~4_combout  & (\ctrl|LessThan0~3_combout  & ((\ctrl|LessThan0~6_combout ) # (\ctrl|LessThan0~5_combout ))))

	.dataa(\ctrl|LessThan0~6_combout ),
	.datab(\ctrl|LessThan0~4_combout ),
	.datac(\ctrl|LessThan0~3_combout ),
	.datad(\ctrl|LessThan0~5_combout ),
	.cin(gnd),
	.combout(\ctrl|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|LessThan0~7 .lut_mask = 16'hC080;
defparam \ctrl|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y52_N12
fiftyfivenm_lcell_comb \ctrl|counter[20]~69 (
// Equation(s):
// \ctrl|counter[20]~69_combout  = (\ctrl|counter [20] & (\ctrl|counter[19]~68  $ (GND))) # (!\ctrl|counter [20] & (!\ctrl|counter[19]~68  & VCC))
// \ctrl|counter[20]~70  = CARRY((\ctrl|counter [20] & !\ctrl|counter[19]~68 ))

	.dataa(\ctrl|counter [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ctrl|counter[19]~68 ),
	.combout(\ctrl|counter[20]~69_combout ),
	.cout(\ctrl|counter[20]~70 ));
// synopsys translate_off
defparam \ctrl|counter[20]~69 .lut_mask = 16'hA50A;
defparam \ctrl|counter[20]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y52_N14
fiftyfivenm_lcell_comb \ctrl|counter[21]~71 (
// Equation(s):
// \ctrl|counter[21]~71_combout  = (\ctrl|counter [21] & (!\ctrl|counter[20]~70 )) # (!\ctrl|counter [21] & ((\ctrl|counter[20]~70 ) # (GND)))
// \ctrl|counter[21]~72  = CARRY((!\ctrl|counter[20]~70 ) # (!\ctrl|counter [21]))

	.dataa(gnd),
	.datab(\ctrl|counter [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ctrl|counter[20]~70 ),
	.combout(\ctrl|counter[21]~71_combout ),
	.cout(\ctrl|counter[21]~72 ));
// synopsys translate_off
defparam \ctrl|counter[21]~71 .lut_mask = 16'h3C3F;
defparam \ctrl|counter[21]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y52_N15
dffeas \ctrl|counter[21] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\ctrl|counter[21]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ctrl|LessThan0~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|counter[21] .is_wysiwyg = "true";
defparam \ctrl|counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y52_N16
fiftyfivenm_lcell_comb \ctrl|counter[22]~73 (
// Equation(s):
// \ctrl|counter[22]~73_combout  = (\ctrl|counter [22] & (\ctrl|counter[21]~72  $ (GND))) # (!\ctrl|counter [22] & (!\ctrl|counter[21]~72  & VCC))
// \ctrl|counter[22]~74  = CARRY((\ctrl|counter [22] & !\ctrl|counter[21]~72 ))

	.dataa(gnd),
	.datab(\ctrl|counter [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ctrl|counter[21]~72 ),
	.combout(\ctrl|counter[22]~73_combout ),
	.cout(\ctrl|counter[22]~74 ));
// synopsys translate_off
defparam \ctrl|counter[22]~73 .lut_mask = 16'hC30C;
defparam \ctrl|counter[22]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y52_N17
dffeas \ctrl|counter[22] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\ctrl|counter[22]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ctrl|LessThan0~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|counter[22] .is_wysiwyg = "true";
defparam \ctrl|counter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y52_N18
fiftyfivenm_lcell_comb \ctrl|counter[23]~75 (
// Equation(s):
// \ctrl|counter[23]~75_combout  = (\ctrl|counter [23] & (!\ctrl|counter[22]~74 )) # (!\ctrl|counter [23] & ((\ctrl|counter[22]~74 ) # (GND)))
// \ctrl|counter[23]~76  = CARRY((!\ctrl|counter[22]~74 ) # (!\ctrl|counter [23]))

	.dataa(gnd),
	.datab(\ctrl|counter [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ctrl|counter[22]~74 ),
	.combout(\ctrl|counter[23]~75_combout ),
	.cout(\ctrl|counter[23]~76 ));
// synopsys translate_off
defparam \ctrl|counter[23]~75 .lut_mask = 16'h3C3F;
defparam \ctrl|counter[23]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y52_N19
dffeas \ctrl|counter[23] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\ctrl|counter[23]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ctrl|LessThan0~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|counter[23] .is_wysiwyg = "true";
defparam \ctrl|counter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y52_N20
fiftyfivenm_lcell_comb \ctrl|counter[24]~77 (
// Equation(s):
// \ctrl|counter[24]~77_combout  = (\ctrl|counter [24] & (\ctrl|counter[23]~76  $ (GND))) # (!\ctrl|counter [24] & (!\ctrl|counter[23]~76  & VCC))
// \ctrl|counter[24]~78  = CARRY((\ctrl|counter [24] & !\ctrl|counter[23]~76 ))

	.dataa(gnd),
	.datab(\ctrl|counter [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ctrl|counter[23]~76 ),
	.combout(\ctrl|counter[24]~77_combout ),
	.cout(\ctrl|counter[24]~78 ));
// synopsys translate_off
defparam \ctrl|counter[24]~77 .lut_mask = 16'hC30C;
defparam \ctrl|counter[24]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y52_N21
dffeas \ctrl|counter[24] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\ctrl|counter[24]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ctrl|LessThan0~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|counter[24] .is_wysiwyg = "true";
defparam \ctrl|counter[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y52_N22
fiftyfivenm_lcell_comb \ctrl|counter[25]~79 (
// Equation(s):
// \ctrl|counter[25]~79_combout  = (\ctrl|counter [25] & (!\ctrl|counter[24]~78 )) # (!\ctrl|counter [25] & ((\ctrl|counter[24]~78 ) # (GND)))
// \ctrl|counter[25]~80  = CARRY((!\ctrl|counter[24]~78 ) # (!\ctrl|counter [25]))

	.dataa(\ctrl|counter [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ctrl|counter[24]~78 ),
	.combout(\ctrl|counter[25]~79_combout ),
	.cout(\ctrl|counter[25]~80 ));
// synopsys translate_off
defparam \ctrl|counter[25]~79 .lut_mask = 16'h5A5F;
defparam \ctrl|counter[25]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y52_N23
dffeas \ctrl|counter[25] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\ctrl|counter[25]~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ctrl|LessThan0~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|counter[25] .is_wysiwyg = "true";
defparam \ctrl|counter[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y52_N30
fiftyfivenm_lcell_comb \ctrl|LessThan0~2 (
// Equation(s):
// \ctrl|LessThan0~2_combout  = (!\ctrl|counter [21] & (!\ctrl|counter [25] & !\ctrl|counter [20]))

	.dataa(gnd),
	.datab(\ctrl|counter [21]),
	.datac(\ctrl|counter [25]),
	.datad(\ctrl|counter [20]),
	.cin(gnd),
	.combout(\ctrl|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|LessThan0~2 .lut_mask = 16'h0003;
defparam \ctrl|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y52_N24
fiftyfivenm_lcell_comb \ctrl|counter[26]~81 (
// Equation(s):
// \ctrl|counter[26]~81_combout  = (\ctrl|counter [26] & (\ctrl|counter[25]~80  $ (GND))) # (!\ctrl|counter [26] & (!\ctrl|counter[25]~80  & VCC))
// \ctrl|counter[26]~82  = CARRY((\ctrl|counter [26] & !\ctrl|counter[25]~80 ))

	.dataa(gnd),
	.datab(\ctrl|counter [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ctrl|counter[25]~80 ),
	.combout(\ctrl|counter[26]~81_combout ),
	.cout(\ctrl|counter[26]~82 ));
// synopsys translate_off
defparam \ctrl|counter[26]~81 .lut_mask = 16'hC30C;
defparam \ctrl|counter[26]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y52_N25
dffeas \ctrl|counter[26] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\ctrl|counter[26]~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ctrl|LessThan0~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|counter[26] .is_wysiwyg = "true";
defparam \ctrl|counter[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y52_N26
fiftyfivenm_lcell_comb \ctrl|counter[27]~83 (
// Equation(s):
// \ctrl|counter[27]~83_combout  = (\ctrl|counter [27] & (!\ctrl|counter[26]~82 )) # (!\ctrl|counter [27] & ((\ctrl|counter[26]~82 ) # (GND)))
// \ctrl|counter[27]~84  = CARRY((!\ctrl|counter[26]~82 ) # (!\ctrl|counter [27]))

	.dataa(\ctrl|counter [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ctrl|counter[26]~82 ),
	.combout(\ctrl|counter[27]~83_combout ),
	.cout(\ctrl|counter[27]~84 ));
// synopsys translate_off
defparam \ctrl|counter[27]~83 .lut_mask = 16'h5A5F;
defparam \ctrl|counter[27]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y52_N27
dffeas \ctrl|counter[27] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\ctrl|counter[27]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ctrl|LessThan0~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|counter[27] .is_wysiwyg = "true";
defparam \ctrl|counter[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y52_N8
fiftyfivenm_lcell_comb \ctrl|LessThan0~0 (
// Equation(s):
// \ctrl|LessThan0~0_combout  = (!\ctrl|counter [25] & (((!\ctrl|counter [23]) # (!\ctrl|counter [24])) # (!\ctrl|counter [22])))

	.dataa(\ctrl|counter [22]),
	.datab(\ctrl|counter [24]),
	.datac(\ctrl|counter [23]),
	.datad(\ctrl|counter [25]),
	.cin(gnd),
	.combout(\ctrl|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|LessThan0~0 .lut_mask = 16'h007F;
defparam \ctrl|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y52_N28
fiftyfivenm_lcell_comb \ctrl|counter[28]~85 (
// Equation(s):
// \ctrl|counter[28]~85_combout  = \ctrl|counter[27]~84  $ (!\ctrl|counter [28])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ctrl|counter [28]),
	.cin(\ctrl|counter[27]~84 ),
	.combout(\ctrl|counter[28]~85_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|counter[28]~85 .lut_mask = 16'hF00F;
defparam \ctrl|counter[28]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y52_N29
dffeas \ctrl|counter[28] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\ctrl|counter[28]~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ctrl|LessThan0~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|counter [28]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|counter[28] .is_wysiwyg = "true";
defparam \ctrl|counter[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y52_N30
fiftyfivenm_lcell_comb \ctrl|LessThan0~1 (
// Equation(s):
// \ctrl|LessThan0~1_combout  = (((\ctrl|LessThan0~0_combout ) # (!\ctrl|counter [28])) # (!\ctrl|counter [26])) # (!\ctrl|counter [27])

	.dataa(\ctrl|counter [27]),
	.datab(\ctrl|counter [26]),
	.datac(\ctrl|LessThan0~0_combout ),
	.datad(\ctrl|counter [28]),
	.cin(gnd),
	.combout(\ctrl|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|LessThan0~1 .lut_mask = 16'hF7FF;
defparam \ctrl|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y53_N22
fiftyfivenm_lcell_comb \ctrl|LessThan0~8 (
// Equation(s):
// \ctrl|LessThan0~8_combout  = (((!\ctrl|counter [17] & !\ctrl|counter [16])) # (!\ctrl|counter [19])) # (!\ctrl|counter [18])

	.dataa(\ctrl|counter [17]),
	.datab(\ctrl|counter [18]),
	.datac(\ctrl|counter [19]),
	.datad(\ctrl|counter [16]),
	.cin(gnd),
	.combout(\ctrl|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|LessThan0~8 .lut_mask = 16'h3F7F;
defparam \ctrl|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y53_N8
fiftyfivenm_lcell_comb \ctrl|LessThan1~5 (
// Equation(s):
// \ctrl|LessThan1~5_combout  = (!\ctrl|counter [11] & !\ctrl|counter [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ctrl|counter [11]),
	.datad(\ctrl|counter [10]),
	.cin(gnd),
	.combout(\ctrl|LessThan1~5_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|LessThan1~5 .lut_mask = 16'h000F;
defparam \ctrl|LessThan1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y53_N12
fiftyfivenm_lcell_comb \ctrl|LessThan0~9 (
// Equation(s):
// \ctrl|LessThan0~9_combout  = (((\ctrl|LessThan1~5_combout  & !\ctrl|counter [12])) # (!\ctrl|counter [13])) # (!\ctrl|counter [14])

	.dataa(\ctrl|counter [14]),
	.datab(\ctrl|counter [13]),
	.datac(\ctrl|LessThan1~5_combout ),
	.datad(\ctrl|counter [12]),
	.cin(gnd),
	.combout(\ctrl|LessThan0~9_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|LessThan0~9 .lut_mask = 16'h77F7;
defparam \ctrl|LessThan0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y53_N18
fiftyfivenm_lcell_comb \ctrl|LessThan0~10 (
// Equation(s):
// \ctrl|LessThan0~10_combout  = (\ctrl|LessThan0~8_combout ) # ((!\ctrl|counter [17] & (!\ctrl|counter [15] & \ctrl|LessThan0~9_combout )))

	.dataa(\ctrl|counter [17]),
	.datab(\ctrl|counter [15]),
	.datac(\ctrl|LessThan0~8_combout ),
	.datad(\ctrl|LessThan0~9_combout ),
	.cin(gnd),
	.combout(\ctrl|LessThan0~10_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|LessThan0~10 .lut_mask = 16'hF1F0;
defparam \ctrl|LessThan0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y53_N2
fiftyfivenm_lcell_comb \ctrl|LessThan0~11 (
// Equation(s):
// \ctrl|LessThan0~11_combout  = (!\ctrl|LessThan0~1_combout  & (((!\ctrl|LessThan0~7_combout  & !\ctrl|LessThan0~10_combout )) # (!\ctrl|LessThan0~2_combout )))

	.dataa(\ctrl|LessThan0~7_combout ),
	.datab(\ctrl|LessThan0~2_combout ),
	.datac(\ctrl|LessThan0~1_combout ),
	.datad(\ctrl|LessThan0~10_combout ),
	.cin(gnd),
	.combout(\ctrl|LessThan0~11_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|LessThan0~11 .lut_mask = 16'h0307;
defparam \ctrl|LessThan0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y53_N5
dffeas \ctrl|counter[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\ctrl|counter[0]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ctrl|LessThan0~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|counter[0] .is_wysiwyg = "true";
defparam \ctrl|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y53_N6
fiftyfivenm_lcell_comb \ctrl|counter[1]~31 (
// Equation(s):
// \ctrl|counter[1]~31_combout  = (\ctrl|counter [1] & (!\ctrl|counter[0]~30 )) # (!\ctrl|counter [1] & ((\ctrl|counter[0]~30 ) # (GND)))
// \ctrl|counter[1]~32  = CARRY((!\ctrl|counter[0]~30 ) # (!\ctrl|counter [1]))

	.dataa(\ctrl|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ctrl|counter[0]~30 ),
	.combout(\ctrl|counter[1]~31_combout ),
	.cout(\ctrl|counter[1]~32 ));
// synopsys translate_off
defparam \ctrl|counter[1]~31 .lut_mask = 16'h5A5F;
defparam \ctrl|counter[1]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y53_N7
dffeas \ctrl|counter[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\ctrl|counter[1]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ctrl|LessThan0~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|counter[1] .is_wysiwyg = "true";
defparam \ctrl|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y53_N8
fiftyfivenm_lcell_comb \ctrl|counter[2]~33 (
// Equation(s):
// \ctrl|counter[2]~33_combout  = (\ctrl|counter [2] & (\ctrl|counter[1]~32  $ (GND))) # (!\ctrl|counter [2] & (!\ctrl|counter[1]~32  & VCC))
// \ctrl|counter[2]~34  = CARRY((\ctrl|counter [2] & !\ctrl|counter[1]~32 ))

	.dataa(gnd),
	.datab(\ctrl|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ctrl|counter[1]~32 ),
	.combout(\ctrl|counter[2]~33_combout ),
	.cout(\ctrl|counter[2]~34 ));
// synopsys translate_off
defparam \ctrl|counter[2]~33 .lut_mask = 16'hC30C;
defparam \ctrl|counter[2]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y53_N9
dffeas \ctrl|counter[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\ctrl|counter[2]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ctrl|LessThan0~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|counter[2] .is_wysiwyg = "true";
defparam \ctrl|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y53_N10
fiftyfivenm_lcell_comb \ctrl|counter[3]~35 (
// Equation(s):
// \ctrl|counter[3]~35_combout  = (\ctrl|counter [3] & (!\ctrl|counter[2]~34 )) # (!\ctrl|counter [3] & ((\ctrl|counter[2]~34 ) # (GND)))
// \ctrl|counter[3]~36  = CARRY((!\ctrl|counter[2]~34 ) # (!\ctrl|counter [3]))

	.dataa(\ctrl|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ctrl|counter[2]~34 ),
	.combout(\ctrl|counter[3]~35_combout ),
	.cout(\ctrl|counter[3]~36 ));
// synopsys translate_off
defparam \ctrl|counter[3]~35 .lut_mask = 16'h5A5F;
defparam \ctrl|counter[3]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y53_N11
dffeas \ctrl|counter[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\ctrl|counter[3]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ctrl|LessThan0~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|counter[3] .is_wysiwyg = "true";
defparam \ctrl|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y53_N12
fiftyfivenm_lcell_comb \ctrl|counter[4]~37 (
// Equation(s):
// \ctrl|counter[4]~37_combout  = (\ctrl|counter [4] & (\ctrl|counter[3]~36  $ (GND))) # (!\ctrl|counter [4] & (!\ctrl|counter[3]~36  & VCC))
// \ctrl|counter[4]~38  = CARRY((\ctrl|counter [4] & !\ctrl|counter[3]~36 ))

	.dataa(\ctrl|counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ctrl|counter[3]~36 ),
	.combout(\ctrl|counter[4]~37_combout ),
	.cout(\ctrl|counter[4]~38 ));
// synopsys translate_off
defparam \ctrl|counter[4]~37 .lut_mask = 16'hA50A;
defparam \ctrl|counter[4]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y53_N13
dffeas \ctrl|counter[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\ctrl|counter[4]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ctrl|LessThan0~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|counter[4] .is_wysiwyg = "true";
defparam \ctrl|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y53_N14
fiftyfivenm_lcell_comb \ctrl|counter[5]~39 (
// Equation(s):
// \ctrl|counter[5]~39_combout  = (\ctrl|counter [5] & (!\ctrl|counter[4]~38 )) # (!\ctrl|counter [5] & ((\ctrl|counter[4]~38 ) # (GND)))
// \ctrl|counter[5]~40  = CARRY((!\ctrl|counter[4]~38 ) # (!\ctrl|counter [5]))

	.dataa(gnd),
	.datab(\ctrl|counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ctrl|counter[4]~38 ),
	.combout(\ctrl|counter[5]~39_combout ),
	.cout(\ctrl|counter[5]~40 ));
// synopsys translate_off
defparam \ctrl|counter[5]~39 .lut_mask = 16'h3C3F;
defparam \ctrl|counter[5]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y53_N15
dffeas \ctrl|counter[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\ctrl|counter[5]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ctrl|LessThan0~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|counter[5] .is_wysiwyg = "true";
defparam \ctrl|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y53_N16
fiftyfivenm_lcell_comb \ctrl|counter[6]~41 (
// Equation(s):
// \ctrl|counter[6]~41_combout  = (\ctrl|counter [6] & (\ctrl|counter[5]~40  $ (GND))) # (!\ctrl|counter [6] & (!\ctrl|counter[5]~40  & VCC))
// \ctrl|counter[6]~42  = CARRY((\ctrl|counter [6] & !\ctrl|counter[5]~40 ))

	.dataa(gnd),
	.datab(\ctrl|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ctrl|counter[5]~40 ),
	.combout(\ctrl|counter[6]~41_combout ),
	.cout(\ctrl|counter[6]~42 ));
// synopsys translate_off
defparam \ctrl|counter[6]~41 .lut_mask = 16'hC30C;
defparam \ctrl|counter[6]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y53_N17
dffeas \ctrl|counter[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\ctrl|counter[6]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ctrl|LessThan0~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|counter[6] .is_wysiwyg = "true";
defparam \ctrl|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y53_N18
fiftyfivenm_lcell_comb \ctrl|counter[7]~43 (
// Equation(s):
// \ctrl|counter[7]~43_combout  = (\ctrl|counter [7] & (!\ctrl|counter[6]~42 )) # (!\ctrl|counter [7] & ((\ctrl|counter[6]~42 ) # (GND)))
// \ctrl|counter[7]~44  = CARRY((!\ctrl|counter[6]~42 ) # (!\ctrl|counter [7]))

	.dataa(gnd),
	.datab(\ctrl|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ctrl|counter[6]~42 ),
	.combout(\ctrl|counter[7]~43_combout ),
	.cout(\ctrl|counter[7]~44 ));
// synopsys translate_off
defparam \ctrl|counter[7]~43 .lut_mask = 16'h3C3F;
defparam \ctrl|counter[7]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y53_N19
dffeas \ctrl|counter[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\ctrl|counter[7]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ctrl|LessThan0~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|counter[7] .is_wysiwyg = "true";
defparam \ctrl|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y53_N20
fiftyfivenm_lcell_comb \ctrl|counter[8]~45 (
// Equation(s):
// \ctrl|counter[8]~45_combout  = (\ctrl|counter [8] & (\ctrl|counter[7]~44  $ (GND))) # (!\ctrl|counter [8] & (!\ctrl|counter[7]~44  & VCC))
// \ctrl|counter[8]~46  = CARRY((\ctrl|counter [8] & !\ctrl|counter[7]~44 ))

	.dataa(gnd),
	.datab(\ctrl|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ctrl|counter[7]~44 ),
	.combout(\ctrl|counter[8]~45_combout ),
	.cout(\ctrl|counter[8]~46 ));
// synopsys translate_off
defparam \ctrl|counter[8]~45 .lut_mask = 16'hC30C;
defparam \ctrl|counter[8]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y53_N21
dffeas \ctrl|counter[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\ctrl|counter[8]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ctrl|LessThan0~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|counter[8] .is_wysiwyg = "true";
defparam \ctrl|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y53_N22
fiftyfivenm_lcell_comb \ctrl|counter[9]~47 (
// Equation(s):
// \ctrl|counter[9]~47_combout  = (\ctrl|counter [9] & (!\ctrl|counter[8]~46 )) # (!\ctrl|counter [9] & ((\ctrl|counter[8]~46 ) # (GND)))
// \ctrl|counter[9]~48  = CARRY((!\ctrl|counter[8]~46 ) # (!\ctrl|counter [9]))

	.dataa(\ctrl|counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ctrl|counter[8]~46 ),
	.combout(\ctrl|counter[9]~47_combout ),
	.cout(\ctrl|counter[9]~48 ));
// synopsys translate_off
defparam \ctrl|counter[9]~47 .lut_mask = 16'h5A5F;
defparam \ctrl|counter[9]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y53_N23
dffeas \ctrl|counter[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\ctrl|counter[9]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ctrl|LessThan0~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|counter[9] .is_wysiwyg = "true";
defparam \ctrl|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y53_N24
fiftyfivenm_lcell_comb \ctrl|counter[10]~49 (
// Equation(s):
// \ctrl|counter[10]~49_combout  = (\ctrl|counter [10] & (\ctrl|counter[9]~48  $ (GND))) # (!\ctrl|counter [10] & (!\ctrl|counter[9]~48  & VCC))
// \ctrl|counter[10]~50  = CARRY((\ctrl|counter [10] & !\ctrl|counter[9]~48 ))

	.dataa(gnd),
	.datab(\ctrl|counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ctrl|counter[9]~48 ),
	.combout(\ctrl|counter[10]~49_combout ),
	.cout(\ctrl|counter[10]~50 ));
// synopsys translate_off
defparam \ctrl|counter[10]~49 .lut_mask = 16'hC30C;
defparam \ctrl|counter[10]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y53_N25
dffeas \ctrl|counter[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\ctrl|counter[10]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ctrl|LessThan0~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|counter[10] .is_wysiwyg = "true";
defparam \ctrl|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y53_N26
fiftyfivenm_lcell_comb \ctrl|counter[11]~51 (
// Equation(s):
// \ctrl|counter[11]~51_combout  = (\ctrl|counter [11] & (!\ctrl|counter[10]~50 )) # (!\ctrl|counter [11] & ((\ctrl|counter[10]~50 ) # (GND)))
// \ctrl|counter[11]~52  = CARRY((!\ctrl|counter[10]~50 ) # (!\ctrl|counter [11]))

	.dataa(\ctrl|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ctrl|counter[10]~50 ),
	.combout(\ctrl|counter[11]~51_combout ),
	.cout(\ctrl|counter[11]~52 ));
// synopsys translate_off
defparam \ctrl|counter[11]~51 .lut_mask = 16'h5A5F;
defparam \ctrl|counter[11]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y53_N27
dffeas \ctrl|counter[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\ctrl|counter[11]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ctrl|LessThan0~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|counter[11] .is_wysiwyg = "true";
defparam \ctrl|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y53_N28
fiftyfivenm_lcell_comb \ctrl|counter[12]~53 (
// Equation(s):
// \ctrl|counter[12]~53_combout  = (\ctrl|counter [12] & (\ctrl|counter[11]~52  $ (GND))) # (!\ctrl|counter [12] & (!\ctrl|counter[11]~52  & VCC))
// \ctrl|counter[12]~54  = CARRY((\ctrl|counter [12] & !\ctrl|counter[11]~52 ))

	.dataa(gnd),
	.datab(\ctrl|counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ctrl|counter[11]~52 ),
	.combout(\ctrl|counter[12]~53_combout ),
	.cout(\ctrl|counter[12]~54 ));
// synopsys translate_off
defparam \ctrl|counter[12]~53 .lut_mask = 16'hC30C;
defparam \ctrl|counter[12]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y53_N29
dffeas \ctrl|counter[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\ctrl|counter[12]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ctrl|LessThan0~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|counter[12] .is_wysiwyg = "true";
defparam \ctrl|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y53_N30
fiftyfivenm_lcell_comb \ctrl|counter[13]~55 (
// Equation(s):
// \ctrl|counter[13]~55_combout  = (\ctrl|counter [13] & (!\ctrl|counter[12]~54 )) # (!\ctrl|counter [13] & ((\ctrl|counter[12]~54 ) # (GND)))
// \ctrl|counter[13]~56  = CARRY((!\ctrl|counter[12]~54 ) # (!\ctrl|counter [13]))

	.dataa(\ctrl|counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ctrl|counter[12]~54 ),
	.combout(\ctrl|counter[13]~55_combout ),
	.cout(\ctrl|counter[13]~56 ));
// synopsys translate_off
defparam \ctrl|counter[13]~55 .lut_mask = 16'h5A5F;
defparam \ctrl|counter[13]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y53_N31
dffeas \ctrl|counter[13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\ctrl|counter[13]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ctrl|LessThan0~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|counter[13] .is_wysiwyg = "true";
defparam \ctrl|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y52_N0
fiftyfivenm_lcell_comb \ctrl|counter[14]~57 (
// Equation(s):
// \ctrl|counter[14]~57_combout  = (\ctrl|counter [14] & (\ctrl|counter[13]~56  $ (GND))) # (!\ctrl|counter [14] & (!\ctrl|counter[13]~56  & VCC))
// \ctrl|counter[14]~58  = CARRY((\ctrl|counter [14] & !\ctrl|counter[13]~56 ))

	.dataa(gnd),
	.datab(\ctrl|counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ctrl|counter[13]~56 ),
	.combout(\ctrl|counter[14]~57_combout ),
	.cout(\ctrl|counter[14]~58 ));
// synopsys translate_off
defparam \ctrl|counter[14]~57 .lut_mask = 16'hC30C;
defparam \ctrl|counter[14]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y52_N1
dffeas \ctrl|counter[14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\ctrl|counter[14]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ctrl|LessThan0~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|counter[14] .is_wysiwyg = "true";
defparam \ctrl|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y52_N2
fiftyfivenm_lcell_comb \ctrl|counter[15]~59 (
// Equation(s):
// \ctrl|counter[15]~59_combout  = (\ctrl|counter [15] & (!\ctrl|counter[14]~58 )) # (!\ctrl|counter [15] & ((\ctrl|counter[14]~58 ) # (GND)))
// \ctrl|counter[15]~60  = CARRY((!\ctrl|counter[14]~58 ) # (!\ctrl|counter [15]))

	.dataa(\ctrl|counter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ctrl|counter[14]~58 ),
	.combout(\ctrl|counter[15]~59_combout ),
	.cout(\ctrl|counter[15]~60 ));
// synopsys translate_off
defparam \ctrl|counter[15]~59 .lut_mask = 16'h5A5F;
defparam \ctrl|counter[15]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y53_N25
dffeas \ctrl|counter[15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ctrl|counter[15]~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ctrl|LessThan0~11_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|counter[15] .is_wysiwyg = "true";
defparam \ctrl|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y52_N4
fiftyfivenm_lcell_comb \ctrl|counter[16]~61 (
// Equation(s):
// \ctrl|counter[16]~61_combout  = (\ctrl|counter [16] & (\ctrl|counter[15]~60  $ (GND))) # (!\ctrl|counter [16] & (!\ctrl|counter[15]~60  & VCC))
// \ctrl|counter[16]~62  = CARRY((\ctrl|counter [16] & !\ctrl|counter[15]~60 ))

	.dataa(gnd),
	.datab(\ctrl|counter [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ctrl|counter[15]~60 ),
	.combout(\ctrl|counter[16]~61_combout ),
	.cout(\ctrl|counter[16]~62 ));
// synopsys translate_off
defparam \ctrl|counter[16]~61 .lut_mask = 16'hC30C;
defparam \ctrl|counter[16]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y52_N5
dffeas \ctrl|counter[16] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\ctrl|counter[16]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ctrl|LessThan0~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|counter[16] .is_wysiwyg = "true";
defparam \ctrl|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y52_N6
fiftyfivenm_lcell_comb \ctrl|counter[17]~63 (
// Equation(s):
// \ctrl|counter[17]~63_combout  = (\ctrl|counter [17] & (!\ctrl|counter[16]~62 )) # (!\ctrl|counter [17] & ((\ctrl|counter[16]~62 ) # (GND)))
// \ctrl|counter[17]~64  = CARRY((!\ctrl|counter[16]~62 ) # (!\ctrl|counter [17]))

	.dataa(gnd),
	.datab(\ctrl|counter [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ctrl|counter[16]~62 ),
	.combout(\ctrl|counter[17]~63_combout ),
	.cout(\ctrl|counter[17]~64 ));
// synopsys translate_off
defparam \ctrl|counter[17]~63 .lut_mask = 16'h3C3F;
defparam \ctrl|counter[17]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y53_N31
dffeas \ctrl|counter[17] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ctrl|counter[17]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ctrl|LessThan0~11_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|counter[17] .is_wysiwyg = "true";
defparam \ctrl|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y52_N8
fiftyfivenm_lcell_comb \ctrl|counter[18]~65 (
// Equation(s):
// \ctrl|counter[18]~65_combout  = (\ctrl|counter [18] & (\ctrl|counter[17]~64  $ (GND))) # (!\ctrl|counter [18] & (!\ctrl|counter[17]~64  & VCC))
// \ctrl|counter[18]~66  = CARRY((\ctrl|counter [18] & !\ctrl|counter[17]~64 ))

	.dataa(gnd),
	.datab(\ctrl|counter [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ctrl|counter[17]~64 ),
	.combout(\ctrl|counter[18]~65_combout ),
	.cout(\ctrl|counter[18]~66 ));
// synopsys translate_off
defparam \ctrl|counter[18]~65 .lut_mask = 16'hC30C;
defparam \ctrl|counter[18]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y53_N29
dffeas \ctrl|counter[18] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ctrl|counter[18]~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ctrl|LessThan0~11_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|counter[18] .is_wysiwyg = "true";
defparam \ctrl|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y52_N10
fiftyfivenm_lcell_comb \ctrl|counter[19]~67 (
// Equation(s):
// \ctrl|counter[19]~67_combout  = (\ctrl|counter [19] & (!\ctrl|counter[18]~66 )) # (!\ctrl|counter [19] & ((\ctrl|counter[18]~66 ) # (GND)))
// \ctrl|counter[19]~68  = CARRY((!\ctrl|counter[18]~66 ) # (!\ctrl|counter [19]))

	.dataa(\ctrl|counter [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ctrl|counter[18]~66 ),
	.combout(\ctrl|counter[19]~67_combout ),
	.cout(\ctrl|counter[19]~68 ));
// synopsys translate_off
defparam \ctrl|counter[19]~67 .lut_mask = 16'h5A5F;
defparam \ctrl|counter[19]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y53_N3
dffeas \ctrl|counter[19] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ctrl|counter[19]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ctrl|LessThan0~11_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|counter[19] .is_wysiwyg = "true";
defparam \ctrl|counter[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y52_N13
dffeas \ctrl|counter[20] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\ctrl|counter[20]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ctrl|LessThan0~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|counter[20] .is_wysiwyg = "true";
defparam \ctrl|counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y52_N22
fiftyfivenm_lcell_comb \ctrl|LessThan1~8 (
// Equation(s):
// \ctrl|LessThan1~8_combout  = (!\ctrl|counter [20] & (!\ctrl|counter [28] & (!\ctrl|counter [19] & !\ctrl|counter [24])))

	.dataa(\ctrl|counter [20]),
	.datab(\ctrl|counter [28]),
	.datac(\ctrl|counter [19]),
	.datad(\ctrl|counter [24]),
	.cin(gnd),
	.combout(\ctrl|LessThan1~8_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|LessThan1~8 .lut_mask = 16'h0001;
defparam \ctrl|LessThan1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y52_N16
fiftyfivenm_lcell_comb \ctrl|LessThan1~0 (
// Equation(s):
// \ctrl|LessThan1~0_combout  = (!\ctrl|counter [24] & (!\ctrl|counter [28] & ((!\ctrl|counter [22]) # (!\ctrl|counter [21]))))

	.dataa(\ctrl|counter [21]),
	.datab(\ctrl|counter [24]),
	.datac(\ctrl|counter [22]),
	.datad(\ctrl|counter [28]),
	.cin(gnd),
	.combout(\ctrl|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|LessThan1~0 .lut_mask = 16'h0013;
defparam \ctrl|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y52_N6
fiftyfivenm_lcell_comb \ctrl|LessThan1~1 (
// Equation(s):
// \ctrl|LessThan1~1_combout  = (!\ctrl|counter [28] & (((!\ctrl|counter [23] & !\ctrl|counter [24])) # (!\ctrl|counter [25])))

	.dataa(\ctrl|counter [23]),
	.datab(\ctrl|counter [28]),
	.datac(\ctrl|counter [24]),
	.datad(\ctrl|counter [25]),
	.cin(gnd),
	.combout(\ctrl|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|LessThan1~1 .lut_mask = 16'h0133;
defparam \ctrl|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y52_N4
fiftyfivenm_lcell_comb \ctrl|LessThan1~2 (
// Equation(s):
// \ctrl|LessThan1~2_combout  = (\ctrl|LessThan1~1_combout ) # ((!\ctrl|counter [28] & ((!\ctrl|counter [27]) # (!\ctrl|counter [26]))))

	.dataa(\ctrl|LessThan1~1_combout ),
	.datab(\ctrl|counter [26]),
	.datac(\ctrl|counter [27]),
	.datad(\ctrl|counter [28]),
	.cin(gnd),
	.combout(\ctrl|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|LessThan1~2 .lut_mask = 16'hAABF;
defparam \ctrl|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y53_N0
fiftyfivenm_lcell_comb \ctrl|LessThan1~3 (
// Equation(s):
// \ctrl|LessThan1~3_combout  = (((!\ctrl|counter [16] & !\ctrl|counter [15])) # (!\ctrl|counter [18])) # (!\ctrl|counter [17])

	.dataa(\ctrl|counter [17]),
	.datab(\ctrl|counter [18]),
	.datac(\ctrl|counter [16]),
	.datad(\ctrl|counter [15]),
	.cin(gnd),
	.combout(\ctrl|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|LessThan1~3 .lut_mask = 16'h777F;
defparam \ctrl|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y53_N14
fiftyfivenm_lcell_comb \ctrl|LessThan1~4 (
// Equation(s):
// \ctrl|LessThan1~4_combout  = ((!\ctrl|counter [7] & !\ctrl|counter [8])) # (!\ctrl|counter [9])

	.dataa(\ctrl|counter [7]),
	.datab(gnd),
	.datac(\ctrl|counter [8]),
	.datad(\ctrl|counter [9]),
	.cin(gnd),
	.combout(\ctrl|LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|LessThan1~4 .lut_mask = 16'h05FF;
defparam \ctrl|LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y53_N6
fiftyfivenm_lcell_comb \ctrl|LessThan1~6 (
// Equation(s):
// \ctrl|LessThan1~6_combout  = (((\ctrl|LessThan1~5_combout  & \ctrl|LessThan1~4_combout )) # (!\ctrl|counter [13])) # (!\ctrl|counter [12])

	.dataa(\ctrl|LessThan1~5_combout ),
	.datab(\ctrl|counter [12]),
	.datac(\ctrl|LessThan1~4_combout ),
	.datad(\ctrl|counter [13]),
	.cin(gnd),
	.combout(\ctrl|LessThan1~6_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|LessThan1~6 .lut_mask = 16'hB3FF;
defparam \ctrl|LessThan1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y53_N16
fiftyfivenm_lcell_comb \ctrl|LessThan1~7 (
// Equation(s):
// \ctrl|LessThan1~7_combout  = (\ctrl|LessThan1~3_combout ) # ((!\ctrl|counter [16] & (!\ctrl|counter [14] & \ctrl|LessThan1~6_combout )))

	.dataa(\ctrl|counter [16]),
	.datab(\ctrl|LessThan1~3_combout ),
	.datac(\ctrl|counter [14]),
	.datad(\ctrl|LessThan1~6_combout ),
	.cin(gnd),
	.combout(\ctrl|LessThan1~7_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|LessThan1~7 .lut_mask = 16'hCDCC;
defparam \ctrl|LessThan1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y52_N14
fiftyfivenm_lcell_comb \ctrl|LessThan1~9 (
// Equation(s):
// \ctrl|LessThan1~9_combout  = (\ctrl|LessThan1~0_combout ) # ((\ctrl|LessThan1~2_combout ) # ((\ctrl|LessThan1~8_combout  & \ctrl|LessThan1~7_combout )))

	.dataa(\ctrl|LessThan1~8_combout ),
	.datab(\ctrl|LessThan1~0_combout ),
	.datac(\ctrl|LessThan1~2_combout ),
	.datad(\ctrl|LessThan1~7_combout ),
	.cin(gnd),
	.combout(\ctrl|LessThan1~9_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|LessThan1~9 .lut_mask = 16'hFEFC;
defparam \ctrl|LessThan1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y52_N15
dffeas \ctrl|clk_1hz (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\ctrl|LessThan1~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|clk_1hz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|clk_1hz .is_wysiwyg = "true";
defparam \ctrl|clk_1hz .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y52_N28
fiftyfivenm_lcell_comb \ctrl|ledr[0]~feeder (
// Equation(s):
// \ctrl|ledr[0]~feeder_combout  = \ctrl|clk_1hz~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ctrl|clk_1hz~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl|ledr[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|ledr[0]~feeder .lut_mask = 16'hF0F0;
defparam \ctrl|ledr[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y52_N29
dffeas \ctrl|ledr[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\ctrl|ledr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|ledr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|ledr[0] .is_wysiwyg = "true";
defparam \ctrl|ledr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y52_N18
fiftyfivenm_lcell_comb \ctrl|ledr[1]~0 (
// Equation(s):
// \ctrl|ledr[1]~0_combout  = !\ctrl|clk_1hz~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ctrl|clk_1hz~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl|ledr[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|ledr[1]~0 .lut_mask = 16'h0F0F;
defparam \ctrl|ledr[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y52_N19
dffeas \ctrl|ledr[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\ctrl|ledr[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|ledr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|ledr[1] .is_wysiwyg = "true";
defparam \ctrl|ledr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y52_N0
fiftyfivenm_lcell_comb \ctrl|ledr[2]~feeder (
// Equation(s):
// \ctrl|ledr[2]~feeder_combout  = \ctrl|clk_1hz~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ctrl|clk_1hz~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl|ledr[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|ledr[2]~feeder .lut_mask = 16'hF0F0;
defparam \ctrl|ledr[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y52_N1
dffeas \ctrl|ledr[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\ctrl|ledr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|ledr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|ledr[2] .is_wysiwyg = "true";
defparam \ctrl|ledr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y52_N10
fiftyfivenm_lcell_comb \ctrl|ledr[3]~1 (
// Equation(s):
// \ctrl|ledr[3]~1_combout  = !\ctrl|clk_1hz~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ctrl|clk_1hz~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl|ledr[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|ledr[3]~1 .lut_mask = 16'h0F0F;
defparam \ctrl|ledr[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y52_N11
dffeas \ctrl|ledr[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\ctrl|ledr[3]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|ledr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|ledr[3] .is_wysiwyg = "true";
defparam \ctrl|ledr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y52_N12
fiftyfivenm_lcell_comb \ctrl|ledr[4]~feeder (
// Equation(s):
// \ctrl|ledr[4]~feeder_combout  = \ctrl|clk_1hz~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ctrl|clk_1hz~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl|ledr[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|ledr[4]~feeder .lut_mask = 16'hF0F0;
defparam \ctrl|ledr[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y52_N13
dffeas \ctrl|ledr[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\ctrl|ledr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|ledr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|ledr[4] .is_wysiwyg = "true";
defparam \ctrl|ledr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y52_N2
fiftyfivenm_lcell_comb \ctrl|ledr[5]~2 (
// Equation(s):
// \ctrl|ledr[5]~2_combout  = !\ctrl|clk_1hz~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ctrl|clk_1hz~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl|ledr[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|ledr[5]~2 .lut_mask = 16'h0F0F;
defparam \ctrl|ledr[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y52_N3
dffeas \ctrl|ledr[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\ctrl|ledr[5]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|ledr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|ledr[5] .is_wysiwyg = "true";
defparam \ctrl|ledr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y52_N24
fiftyfivenm_lcell_comb \ctrl|ledr[6]~feeder (
// Equation(s):
// \ctrl|ledr[6]~feeder_combout  = \ctrl|clk_1hz~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ctrl|clk_1hz~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl|ledr[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|ledr[6]~feeder .lut_mask = 16'hF0F0;
defparam \ctrl|ledr[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y52_N25
dffeas \ctrl|ledr[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\ctrl|ledr[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|ledr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|ledr[6] .is_wysiwyg = "true";
defparam \ctrl|ledr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y52_N26
fiftyfivenm_lcell_comb \ctrl|ledr[7]~3 (
// Equation(s):
// \ctrl|ledr[7]~3_combout  = !\ctrl|clk_1hz~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ctrl|clk_1hz~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl|ledr[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|ledr[7]~3 .lut_mask = 16'h0F0F;
defparam \ctrl|ledr[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y52_N27
dffeas \ctrl|ledr[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\ctrl|ledr[7]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|ledr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|ledr[7] .is_wysiwyg = "true";
defparam \ctrl|ledr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y52_N20
fiftyfivenm_lcell_comb \ctrl|ledr[8]~feeder (
// Equation(s):
// \ctrl|ledr[8]~feeder_combout  = \ctrl|clk_1hz~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ctrl|clk_1hz~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl|ledr[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|ledr[8]~feeder .lut_mask = 16'hF0F0;
defparam \ctrl|ledr[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y52_N21
dffeas \ctrl|ledr[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\ctrl|ledr[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|ledr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|ledr[8] .is_wysiwyg = "true";
defparam \ctrl|ledr[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N29
fiftyfivenm_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .listen_to_nsleep_signal = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N4
fiftyfivenm_lcell_comb \ctrl|ledr[9]~feeder (
// Equation(s):
// \ctrl|ledr[9]~feeder_combout  = \KEY[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\ctrl|ledr[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|ledr[9]~feeder .lut_mask = 16'hFF00;
defparam \ctrl|ledr[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y53_N5
dffeas \ctrl|ledr[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\ctrl|ledr[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|ledr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|ledr[9] .is_wysiwyg = "true";
defparam \ctrl|ledr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N24
fiftyfivenm_lcell_comb \main_ctrl|uart_ctrl|Selector2~0 (
// Equation(s):
// \main_ctrl|uart_ctrl|Selector2~0_combout  = (\main_ctrl|uart_ctrl|state.STATE1~q ) # ((\uart|tx|busy~q  & \main_ctrl|uart_ctrl|state.STATE2~q ))

	.dataa(\uart|tx|busy~q ),
	.datab(gnd),
	.datac(\main_ctrl|uart_ctrl|state.STATE2~q ),
	.datad(\main_ctrl|uart_ctrl|state.STATE1~q ),
	.cin(gnd),
	.combout(\main_ctrl|uart_ctrl|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_ctrl|uart_ctrl|Selector2~0 .lut_mask = 16'hFFA0;
defparam \main_ctrl|uart_ctrl|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .listen_to_nsleep_signal = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N2
fiftyfivenm_lcell_comb \ctrl|rst_reg~0 (
// Equation(s):
// \ctrl|rst_reg~0_combout  = !\KEY[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl|rst_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|rst_reg~0 .lut_mask = 16'h0F0F;
defparam \ctrl|rst_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N3
dffeas \ctrl|rst_reg (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\ctrl|rst_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|rst_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|rst_reg .is_wysiwyg = "true";
defparam \ctrl|rst_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y23_N25
dffeas \main_ctrl|uart_ctrl|state.STATE2 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\main_ctrl|uart_ctrl|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_ctrl|uart_ctrl|state.STATE2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_ctrl|uart_ctrl|state.STATE2 .is_wysiwyg = "true";
defparam \main_ctrl|uart_ctrl|state.STATE2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N8
fiftyfivenm_lcell_comb \main_ctrl|uart_ctrl|state.STATE3~0 (
// Equation(s):
// \main_ctrl|uart_ctrl|state.STATE3~0_combout  = (\uart|tx|busy~q  & (\main_ctrl|uart_ctrl|state.STATE3~q )) # (!\uart|tx|busy~q  & ((\main_ctrl|uart_ctrl|state.STATE2~q )))

	.dataa(\uart|tx|busy~q ),
	.datab(gnd),
	.datac(\main_ctrl|uart_ctrl|state.STATE3~q ),
	.datad(\main_ctrl|uart_ctrl|state.STATE2~q ),
	.cin(gnd),
	.combout(\main_ctrl|uart_ctrl|state.STATE3~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_ctrl|uart_ctrl|state.STATE3~0 .lut_mask = 16'hF5A0;
defparam \main_ctrl|uart_ctrl|state.STATE3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N9
dffeas \main_ctrl|uart_ctrl|state.STATE3 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\main_ctrl|uart_ctrl|state.STATE3~0_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_ctrl|uart_ctrl|state.STATE3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_ctrl|uart_ctrl|state.STATE3 .is_wysiwyg = "true";
defparam \main_ctrl|uart_ctrl|state.STATE3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N6
fiftyfivenm_lcell_comb \main_ctrl|uart_ctrl|next_state.STATE4~0 (
// Equation(s):
// \main_ctrl|uart_ctrl|next_state.STATE4~0_combout  = (!\uart|tx|busy~q  & \main_ctrl|uart_ctrl|state.STATE3~q )

	.dataa(\uart|tx|busy~q ),
	.datab(gnd),
	.datac(\main_ctrl|uart_ctrl|state.STATE3~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_ctrl|uart_ctrl|next_state.STATE4~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_ctrl|uart_ctrl|next_state.STATE4~0 .lut_mask = 16'h5050;
defparam \main_ctrl|uart_ctrl|next_state.STATE4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N7
dffeas \main_ctrl|uart_ctrl|state.STATE4 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\main_ctrl|uart_ctrl|next_state.STATE4~0_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_ctrl|uart_ctrl|state.STATE4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_ctrl|uart_ctrl|state.STATE4 .is_wysiwyg = "true";
defparam \main_ctrl|uart_ctrl|state.STATE4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N8
fiftyfivenm_lcell_comb \main_ctrl|uart_ctrl|num_of_bytes[0]~8 (
// Equation(s):
// \main_ctrl|uart_ctrl|num_of_bytes[0]~8_combout  = \main_ctrl|uart_ctrl|num_of_bytes [0] $ (VCC)
// \main_ctrl|uart_ctrl|num_of_bytes[0]~9  = CARRY(\main_ctrl|uart_ctrl|num_of_bytes [0])

	.dataa(gnd),
	.datab(\main_ctrl|uart_ctrl|num_of_bytes [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\main_ctrl|uart_ctrl|num_of_bytes[0]~8_combout ),
	.cout(\main_ctrl|uart_ctrl|num_of_bytes[0]~9 ));
// synopsys translate_off
defparam \main_ctrl|uart_ctrl|num_of_bytes[0]~8 .lut_mask = 16'h33CC;
defparam \main_ctrl|uart_ctrl|num_of_bytes[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N24
fiftyfivenm_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N0
fiftyfivenm_lcell_comb \main_ctrl|uart_ctrl|num_of_bytes[2]~10 (
// Equation(s):
// \main_ctrl|uart_ctrl|num_of_bytes[2]~10_combout  = (\main_ctrl|uart_ctrl|state.STATE1~q ) # (!\main_ctrl|uart_ctrl|state.STATE0~q )

	.dataa(\main_ctrl|uart_ctrl|state.STATE1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_ctrl|uart_ctrl|state.STATE0~q ),
	.cin(gnd),
	.combout(\main_ctrl|uart_ctrl|num_of_bytes[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \main_ctrl|uart_ctrl|num_of_bytes[2]~10 .lut_mask = 16'hAAFF;
defparam \main_ctrl|uart_ctrl|num_of_bytes[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N9
dffeas \main_ctrl|uart_ctrl|num_of_bytes[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\main_ctrl|uart_ctrl|num_of_bytes[0]~8_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\main_ctrl|uart_ctrl|state.STATE0~q ),
	.ena(\main_ctrl|uart_ctrl|num_of_bytes[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_ctrl|uart_ctrl|num_of_bytes [0]),
	.prn(vcc));
// synopsys translate_off
defparam \main_ctrl|uart_ctrl|num_of_bytes[0] .is_wysiwyg = "true";
defparam \main_ctrl|uart_ctrl|num_of_bytes[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N10
fiftyfivenm_lcell_comb \main_ctrl|uart_ctrl|num_of_bytes[1]~11 (
// Equation(s):
// \main_ctrl|uart_ctrl|num_of_bytes[1]~11_combout  = (\main_ctrl|uart_ctrl|num_of_bytes [1] & (\main_ctrl|uart_ctrl|num_of_bytes[0]~9  & VCC)) # (!\main_ctrl|uart_ctrl|num_of_bytes [1] & (!\main_ctrl|uart_ctrl|num_of_bytes[0]~9 ))
// \main_ctrl|uart_ctrl|num_of_bytes[1]~12  = CARRY((!\main_ctrl|uart_ctrl|num_of_bytes [1] & !\main_ctrl|uart_ctrl|num_of_bytes[0]~9 ))

	.dataa(\main_ctrl|uart_ctrl|num_of_bytes [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_ctrl|uart_ctrl|num_of_bytes[0]~9 ),
	.combout(\main_ctrl|uart_ctrl|num_of_bytes[1]~11_combout ),
	.cout(\main_ctrl|uart_ctrl|num_of_bytes[1]~12 ));
// synopsys translate_off
defparam \main_ctrl|uart_ctrl|num_of_bytes[1]~11 .lut_mask = 16'hA505;
defparam \main_ctrl|uart_ctrl|num_of_bytes[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y23_N11
dffeas \main_ctrl|uart_ctrl|num_of_bytes[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\main_ctrl|uart_ctrl|num_of_bytes[1]~11_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\main_ctrl|uart_ctrl|state.STATE0~q ),
	.ena(\main_ctrl|uart_ctrl|num_of_bytes[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_ctrl|uart_ctrl|num_of_bytes [1]),
	.prn(vcc));
// synopsys translate_off
defparam \main_ctrl|uart_ctrl|num_of_bytes[1] .is_wysiwyg = "true";
defparam \main_ctrl|uart_ctrl|num_of_bytes[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N12
fiftyfivenm_lcell_comb \main_ctrl|uart_ctrl|num_of_bytes[2]~13 (
// Equation(s):
// \main_ctrl|uart_ctrl|num_of_bytes[2]~13_combout  = (\main_ctrl|uart_ctrl|num_of_bytes [2] & ((GND) # (!\main_ctrl|uart_ctrl|num_of_bytes[1]~12 ))) # (!\main_ctrl|uart_ctrl|num_of_bytes [2] & (\main_ctrl|uart_ctrl|num_of_bytes[1]~12  $ (GND)))
// \main_ctrl|uart_ctrl|num_of_bytes[2]~14  = CARRY((\main_ctrl|uart_ctrl|num_of_bytes [2]) # (!\main_ctrl|uart_ctrl|num_of_bytes[1]~12 ))

	.dataa(\main_ctrl|uart_ctrl|num_of_bytes [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_ctrl|uart_ctrl|num_of_bytes[1]~12 ),
	.combout(\main_ctrl|uart_ctrl|num_of_bytes[2]~13_combout ),
	.cout(\main_ctrl|uart_ctrl|num_of_bytes[2]~14 ));
// synopsys translate_off
defparam \main_ctrl|uart_ctrl|num_of_bytes[2]~13 .lut_mask = 16'h5AAF;
defparam \main_ctrl|uart_ctrl|num_of_bytes[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y23_N13
dffeas \main_ctrl|uart_ctrl|num_of_bytes[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\main_ctrl|uart_ctrl|num_of_bytes[2]~13_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\main_ctrl|uart_ctrl|state.STATE0~q ),
	.ena(\main_ctrl|uart_ctrl|num_of_bytes[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_ctrl|uart_ctrl|num_of_bytes [2]),
	.prn(vcc));
// synopsys translate_off
defparam \main_ctrl|uart_ctrl|num_of_bytes[2] .is_wysiwyg = "true";
defparam \main_ctrl|uart_ctrl|num_of_bytes[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N14
fiftyfivenm_lcell_comb \main_ctrl|uart_ctrl|num_of_bytes[3]~15 (
// Equation(s):
// \main_ctrl|uart_ctrl|num_of_bytes[3]~15_combout  = (\main_ctrl|uart_ctrl|num_of_bytes [3] & (\main_ctrl|uart_ctrl|num_of_bytes[2]~14  & VCC)) # (!\main_ctrl|uart_ctrl|num_of_bytes [3] & (!\main_ctrl|uart_ctrl|num_of_bytes[2]~14 ))
// \main_ctrl|uart_ctrl|num_of_bytes[3]~16  = CARRY((!\main_ctrl|uart_ctrl|num_of_bytes [3] & !\main_ctrl|uart_ctrl|num_of_bytes[2]~14 ))

	.dataa(gnd),
	.datab(\main_ctrl|uart_ctrl|num_of_bytes [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_ctrl|uart_ctrl|num_of_bytes[2]~14 ),
	.combout(\main_ctrl|uart_ctrl|num_of_bytes[3]~15_combout ),
	.cout(\main_ctrl|uart_ctrl|num_of_bytes[3]~16 ));
// synopsys translate_off
defparam \main_ctrl|uart_ctrl|num_of_bytes[3]~15 .lut_mask = 16'hC303;
defparam \main_ctrl|uart_ctrl|num_of_bytes[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y23_N15
dffeas \main_ctrl|uart_ctrl|num_of_bytes[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\main_ctrl|uart_ctrl|num_of_bytes[3]~15_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\main_ctrl|uart_ctrl|state.STATE0~q ),
	.ena(\main_ctrl|uart_ctrl|num_of_bytes[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_ctrl|uart_ctrl|num_of_bytes [3]),
	.prn(vcc));
// synopsys translate_off
defparam \main_ctrl|uart_ctrl|num_of_bytes[3] .is_wysiwyg = "true";
defparam \main_ctrl|uart_ctrl|num_of_bytes[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N26
fiftyfivenm_lcell_comb \main_ctrl|uart_ctrl|Equal0~0 (
// Equation(s):
// \main_ctrl|uart_ctrl|Equal0~0_combout  = (!\main_ctrl|uart_ctrl|num_of_bytes [2] & (!\main_ctrl|uart_ctrl|num_of_bytes [3] & (!\main_ctrl|uart_ctrl|num_of_bytes [0] & !\main_ctrl|uart_ctrl|num_of_bytes [1])))

	.dataa(\main_ctrl|uart_ctrl|num_of_bytes [2]),
	.datab(\main_ctrl|uart_ctrl|num_of_bytes [3]),
	.datac(\main_ctrl|uart_ctrl|num_of_bytes [0]),
	.datad(\main_ctrl|uart_ctrl|num_of_bytes [1]),
	.cin(gnd),
	.combout(\main_ctrl|uart_ctrl|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_ctrl|uart_ctrl|Equal0~0 .lut_mask = 16'h0001;
defparam \main_ctrl|uart_ctrl|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N16
fiftyfivenm_lcell_comb \main_ctrl|uart_ctrl|num_of_bytes[4]~17 (
// Equation(s):
// \main_ctrl|uart_ctrl|num_of_bytes[4]~17_combout  = (\main_ctrl|uart_ctrl|num_of_bytes [4] & ((GND) # (!\main_ctrl|uart_ctrl|num_of_bytes[3]~16 ))) # (!\main_ctrl|uart_ctrl|num_of_bytes [4] & (\main_ctrl|uart_ctrl|num_of_bytes[3]~16  $ (GND)))
// \main_ctrl|uart_ctrl|num_of_bytes[4]~18  = CARRY((\main_ctrl|uart_ctrl|num_of_bytes [4]) # (!\main_ctrl|uart_ctrl|num_of_bytes[3]~16 ))

	.dataa(gnd),
	.datab(\main_ctrl|uart_ctrl|num_of_bytes [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_ctrl|uart_ctrl|num_of_bytes[3]~16 ),
	.combout(\main_ctrl|uart_ctrl|num_of_bytes[4]~17_combout ),
	.cout(\main_ctrl|uart_ctrl|num_of_bytes[4]~18 ));
// synopsys translate_off
defparam \main_ctrl|uart_ctrl|num_of_bytes[4]~17 .lut_mask = 16'h3CCF;
defparam \main_ctrl|uart_ctrl|num_of_bytes[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y23_N17
dffeas \main_ctrl|uart_ctrl|num_of_bytes[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\main_ctrl|uart_ctrl|num_of_bytes[4]~17_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\main_ctrl|uart_ctrl|state.STATE0~q ),
	.ena(\main_ctrl|uart_ctrl|num_of_bytes[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_ctrl|uart_ctrl|num_of_bytes [4]),
	.prn(vcc));
// synopsys translate_off
defparam \main_ctrl|uart_ctrl|num_of_bytes[4] .is_wysiwyg = "true";
defparam \main_ctrl|uart_ctrl|num_of_bytes[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N18
fiftyfivenm_lcell_comb \main_ctrl|uart_ctrl|num_of_bytes[5]~19 (
// Equation(s):
// \main_ctrl|uart_ctrl|num_of_bytes[5]~19_combout  = (\main_ctrl|uart_ctrl|num_of_bytes [5] & (\main_ctrl|uart_ctrl|num_of_bytes[4]~18  & VCC)) # (!\main_ctrl|uart_ctrl|num_of_bytes [5] & (!\main_ctrl|uart_ctrl|num_of_bytes[4]~18 ))
// \main_ctrl|uart_ctrl|num_of_bytes[5]~20  = CARRY((!\main_ctrl|uart_ctrl|num_of_bytes [5] & !\main_ctrl|uart_ctrl|num_of_bytes[4]~18 ))

	.dataa(gnd),
	.datab(\main_ctrl|uart_ctrl|num_of_bytes [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_ctrl|uart_ctrl|num_of_bytes[4]~18 ),
	.combout(\main_ctrl|uart_ctrl|num_of_bytes[5]~19_combout ),
	.cout(\main_ctrl|uart_ctrl|num_of_bytes[5]~20 ));
// synopsys translate_off
defparam \main_ctrl|uart_ctrl|num_of_bytes[5]~19 .lut_mask = 16'hC303;
defparam \main_ctrl|uart_ctrl|num_of_bytes[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y23_N19
dffeas \main_ctrl|uart_ctrl|num_of_bytes[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\main_ctrl|uart_ctrl|num_of_bytes[5]~19_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\main_ctrl|uart_ctrl|state.STATE0~q ),
	.ena(\main_ctrl|uart_ctrl|num_of_bytes[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_ctrl|uart_ctrl|num_of_bytes [5]),
	.prn(vcc));
// synopsys translate_off
defparam \main_ctrl|uart_ctrl|num_of_bytes[5] .is_wysiwyg = "true";
defparam \main_ctrl|uart_ctrl|num_of_bytes[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N20
fiftyfivenm_lcell_comb \main_ctrl|uart_ctrl|num_of_bytes[6]~21 (
// Equation(s):
// \main_ctrl|uart_ctrl|num_of_bytes[6]~21_combout  = (\main_ctrl|uart_ctrl|num_of_bytes [6] & ((GND) # (!\main_ctrl|uart_ctrl|num_of_bytes[5]~20 ))) # (!\main_ctrl|uart_ctrl|num_of_bytes [6] & (\main_ctrl|uart_ctrl|num_of_bytes[5]~20  $ (GND)))
// \main_ctrl|uart_ctrl|num_of_bytes[6]~22  = CARRY((\main_ctrl|uart_ctrl|num_of_bytes [6]) # (!\main_ctrl|uart_ctrl|num_of_bytes[5]~20 ))

	.dataa(gnd),
	.datab(\main_ctrl|uart_ctrl|num_of_bytes [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_ctrl|uart_ctrl|num_of_bytes[5]~20 ),
	.combout(\main_ctrl|uart_ctrl|num_of_bytes[6]~21_combout ),
	.cout(\main_ctrl|uart_ctrl|num_of_bytes[6]~22 ));
// synopsys translate_off
defparam \main_ctrl|uart_ctrl|num_of_bytes[6]~21 .lut_mask = 16'h3CCF;
defparam \main_ctrl|uart_ctrl|num_of_bytes[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y23_N21
dffeas \main_ctrl|uart_ctrl|num_of_bytes[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\main_ctrl|uart_ctrl|num_of_bytes[6]~21_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\main_ctrl|uart_ctrl|state.STATE0~q ),
	.ena(\main_ctrl|uart_ctrl|num_of_bytes[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_ctrl|uart_ctrl|num_of_bytes [6]),
	.prn(vcc));
// synopsys translate_off
defparam \main_ctrl|uart_ctrl|num_of_bytes[6] .is_wysiwyg = "true";
defparam \main_ctrl|uart_ctrl|num_of_bytes[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N22
fiftyfivenm_lcell_comb \main_ctrl|uart_ctrl|num_of_bytes[7]~23 (
// Equation(s):
// \main_ctrl|uart_ctrl|num_of_bytes[7]~23_combout  = \main_ctrl|uart_ctrl|num_of_bytes [7] $ (!\main_ctrl|uart_ctrl|num_of_bytes[6]~22 )

	.dataa(\main_ctrl|uart_ctrl|num_of_bytes [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\main_ctrl|uart_ctrl|num_of_bytes[6]~22 ),
	.combout(\main_ctrl|uart_ctrl|num_of_bytes[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \main_ctrl|uart_ctrl|num_of_bytes[7]~23 .lut_mask = 16'hA5A5;
defparam \main_ctrl|uart_ctrl|num_of_bytes[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y23_N23
dffeas \main_ctrl|uart_ctrl|num_of_bytes[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\main_ctrl|uart_ctrl|num_of_bytes[7]~23_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\main_ctrl|uart_ctrl|state.STATE0~q ),
	.ena(\main_ctrl|uart_ctrl|num_of_bytes[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_ctrl|uart_ctrl|num_of_bytes [7]),
	.prn(vcc));
// synopsys translate_off
defparam \main_ctrl|uart_ctrl|num_of_bytes[7] .is_wysiwyg = "true";
defparam \main_ctrl|uart_ctrl|num_of_bytes[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N4
fiftyfivenm_lcell_comb \main_ctrl|uart_ctrl|Equal0~1 (
// Equation(s):
// \main_ctrl|uart_ctrl|Equal0~1_combout  = (!\main_ctrl|uart_ctrl|num_of_bytes [6] & (!\main_ctrl|uart_ctrl|num_of_bytes [5] & (!\main_ctrl|uart_ctrl|num_of_bytes [7] & !\main_ctrl|uart_ctrl|num_of_bytes [4])))

	.dataa(\main_ctrl|uart_ctrl|num_of_bytes [6]),
	.datab(\main_ctrl|uart_ctrl|num_of_bytes [5]),
	.datac(\main_ctrl|uart_ctrl|num_of_bytes [7]),
	.datad(\main_ctrl|uart_ctrl|num_of_bytes [4]),
	.cin(gnd),
	.combout(\main_ctrl|uart_ctrl|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_ctrl|uart_ctrl|Equal0~1 .lut_mask = 16'h0001;
defparam \main_ctrl|uart_ctrl|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N2
fiftyfivenm_lcell_comb \main_ctrl|uart_ctrl|Equal0~2 (
// Equation(s):
// \main_ctrl|uart_ctrl|Equal0~2_combout  = (\main_ctrl|uart_ctrl|Equal0~0_combout  & \main_ctrl|uart_ctrl|Equal0~1_combout )

	.dataa(\main_ctrl|uart_ctrl|Equal0~0_combout ),
	.datab(gnd),
	.datac(\main_ctrl|uart_ctrl|Equal0~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_ctrl|uart_ctrl|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_ctrl|uart_ctrl|Equal0~2 .lut_mask = 16'hA0A0;
defparam \main_ctrl|uart_ctrl|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N28
fiftyfivenm_lcell_comb \main_ctrl|uart_ctrl|Selector0~0 (
// Equation(s):
// \main_ctrl|uart_ctrl|Selector0~0_combout  = (\uart|tx|busy~q  & (\main_ctrl|uart_ctrl|state.STATE0~q  & ((!\main_ctrl|uart_ctrl|Equal0~2_combout ) # (!\main_ctrl|uart_ctrl|state.STATE4~q )))) # (!\uart|tx|busy~q  & 
// (((!\main_ctrl|uart_ctrl|Equal0~2_combout )) # (!\main_ctrl|uart_ctrl|state.STATE4~q )))

	.dataa(\uart|tx|busy~q ),
	.datab(\main_ctrl|uart_ctrl|state.STATE4~q ),
	.datac(\main_ctrl|uart_ctrl|state.STATE0~q ),
	.datad(\main_ctrl|uart_ctrl|Equal0~2_combout ),
	.cin(gnd),
	.combout(\main_ctrl|uart_ctrl|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_ctrl|uart_ctrl|Selector0~0 .lut_mask = 16'h31F5;
defparam \main_ctrl|uart_ctrl|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N29
dffeas \main_ctrl|uart_ctrl|state.STATE0 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\main_ctrl|uart_ctrl|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_ctrl|uart_ctrl|state.STATE0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_ctrl|uart_ctrl|state.STATE0 .is_wysiwyg = "true";
defparam \main_ctrl|uart_ctrl|state.STATE0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N6
fiftyfivenm_lcell_comb \main_ctrl|uart_ctrl|Selector1~0 (
// Equation(s):
// \main_ctrl|uart_ctrl|Selector1~0_combout  = (\uart|tx|busy~q  & (((\main_ctrl|uart_ctrl|state.STATE4~q  & !\main_ctrl|uart_ctrl|Equal0~2_combout )))) # (!\uart|tx|busy~q  & (((\main_ctrl|uart_ctrl|state.STATE4~q  & !\main_ctrl|uart_ctrl|Equal0~2_combout 
// )) # (!\main_ctrl|uart_ctrl|state.STATE0~q )))

	.dataa(\uart|tx|busy~q ),
	.datab(\main_ctrl|uart_ctrl|state.STATE0~q ),
	.datac(\main_ctrl|uart_ctrl|state.STATE4~q ),
	.datad(\main_ctrl|uart_ctrl|Equal0~2_combout ),
	.cin(gnd),
	.combout(\main_ctrl|uart_ctrl|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_ctrl|uart_ctrl|Selector1~0 .lut_mask = 16'h11F1;
defparam \main_ctrl|uart_ctrl|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N7
dffeas \main_ctrl|uart_ctrl|state.STATE1 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\main_ctrl|uart_ctrl|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_ctrl|uart_ctrl|state.STATE1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_ctrl|uart_ctrl|state.STATE1 .is_wysiwyg = "true";
defparam \main_ctrl|uart_ctrl|state.STATE1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N24
fiftyfivenm_lcell_comb \main_ctrl|uart_ctrl|tx_start~5 (
// Equation(s):
// \main_ctrl|uart_ctrl|tx_start~5_combout  = (!\main_ctrl|uart_ctrl|state.STATE4~q  & (\main_ctrl|uart_ctrl|tx_start~q  & (!\main_ctrl|uart_ctrl|state.STATE3~q  & !\main_ctrl|uart_ctrl|state.STATE2~q )))

	.dataa(\main_ctrl|uart_ctrl|state.STATE4~q ),
	.datab(\main_ctrl|uart_ctrl|tx_start~q ),
	.datac(\main_ctrl|uart_ctrl|state.STATE3~q ),
	.datad(\main_ctrl|uart_ctrl|state.STATE2~q ),
	.cin(gnd),
	.combout(\main_ctrl|uart_ctrl|tx_start~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_ctrl|uart_ctrl|tx_start~5 .lut_mask = 16'h0004;
defparam \main_ctrl|uart_ctrl|tx_start~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N24
fiftyfivenm_lcell_comb \main_ctrl|uart_ctrl|tx_start~6 (
// Equation(s):
// \main_ctrl|uart_ctrl|tx_start~6_combout  = (\main_ctrl|uart_ctrl|state.STATE1~q ) # (\main_ctrl|uart_ctrl|tx_start~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_ctrl|uart_ctrl|state.STATE1~q ),
	.datad(\main_ctrl|uart_ctrl|tx_start~5_combout ),
	.cin(gnd),
	.combout(\main_ctrl|uart_ctrl|tx_start~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_ctrl|uart_ctrl|tx_start~6 .lut_mask = 16'hFFF0;
defparam \main_ctrl|uart_ctrl|tx_start~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N25
dffeas \main_ctrl|uart_ctrl|tx_start (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\main_ctrl|uart_ctrl|tx_start~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\main_ctrl|uart_ctrl|state.STATE0~q ),
	.sload(gnd),
	.ena(!\ctrl|rst_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_ctrl|uart_ctrl|tx_start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_ctrl|uart_ctrl|tx_start .is_wysiwyg = "true";
defparam \main_ctrl|uart_ctrl|tx_start .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N16
fiftyfivenm_lcell_comb \uart|tx|bit_index~4 (
// Equation(s):
// \uart|tx|bit_index~4_combout  = (!\uart|tx|bit_index [0] & ((\uart|tx|busy~q ) # (!\main_ctrl|uart_ctrl|tx_start~q )))

	.dataa(\uart|tx|busy~q ),
	.datab(\main_ctrl|uart_ctrl|tx_start~q ),
	.datac(\uart|tx|bit_index [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart|tx|bit_index~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart|tx|bit_index~4 .lut_mask = 16'h0B0B;
defparam \uart|tx|bit_index~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N0
fiftyfivenm_lcell_comb \uart|tx|Add0~0 (
// Equation(s):
// \uart|tx|Add0~0_combout  = \uart|tx|clk_div [0] $ (VCC)
// \uart|tx|Add0~1  = CARRY(\uart|tx|clk_div [0])

	.dataa(gnd),
	.datab(\uart|tx|clk_div [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\uart|tx|Add0~0_combout ),
	.cout(\uart|tx|Add0~1 ));
// synopsys translate_off
defparam \uart|tx|Add0~0 .lut_mask = 16'h33CC;
defparam \uart|tx|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N1
dffeas \uart|tx|clk_div[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart|tx|Add0~0_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|tx|clk_div [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|tx|clk_div[0] .is_wysiwyg = "true";
defparam \uart|tx|clk_div[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N2
fiftyfivenm_lcell_comb \uart|tx|Add0~2 (
// Equation(s):
// \uart|tx|Add0~2_combout  = (\uart|tx|clk_div [1] & (!\uart|tx|Add0~1 )) # (!\uart|tx|clk_div [1] & ((\uart|tx|Add0~1 ) # (GND)))
// \uart|tx|Add0~3  = CARRY((!\uart|tx|Add0~1 ) # (!\uart|tx|clk_div [1]))

	.dataa(\uart|tx|clk_div [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart|tx|Add0~1 ),
	.combout(\uart|tx|Add0~2_combout ),
	.cout(\uart|tx|Add0~3 ));
// synopsys translate_off
defparam \uart|tx|Add0~2 .lut_mask = 16'h5A5F;
defparam \uart|tx|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N14
fiftyfivenm_lcell_comb \uart|tx|clk_div~4 (
// Equation(s):
// \uart|tx|clk_div~4_combout  = (!\uart|tx|Equal0~4_combout  & \uart|tx|Add0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart|tx|Equal0~4_combout ),
	.datad(\uart|tx|Add0~2_combout ),
	.cin(gnd),
	.combout(\uart|tx|clk_div~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart|tx|clk_div~4 .lut_mask = 16'h0F00;
defparam \uart|tx|clk_div~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N15
dffeas \uart|tx|clk_div[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart|tx|clk_div~4_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|tx|clk_div [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|tx|clk_div[1] .is_wysiwyg = "true";
defparam \uart|tx|clk_div[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N4
fiftyfivenm_lcell_comb \uart|tx|Add0~4 (
// Equation(s):
// \uart|tx|Add0~4_combout  = (\uart|tx|clk_div [2] & (\uart|tx|Add0~3  $ (GND))) # (!\uart|tx|clk_div [2] & (!\uart|tx|Add0~3  & VCC))
// \uart|tx|Add0~5  = CARRY((\uart|tx|clk_div [2] & !\uart|tx|Add0~3 ))

	.dataa(gnd),
	.datab(\uart|tx|clk_div [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart|tx|Add0~3 ),
	.combout(\uart|tx|Add0~4_combout ),
	.cout(\uart|tx|Add0~5 ));
// synopsys translate_off
defparam \uart|tx|Add0~4 .lut_mask = 16'hC30C;
defparam \uart|tx|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y22_N5
dffeas \uart|tx|clk_div[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart|tx|Add0~4_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|tx|clk_div [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|tx|clk_div[2] .is_wysiwyg = "true";
defparam \uart|tx|clk_div[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N6
fiftyfivenm_lcell_comb \uart|tx|Add0~6 (
// Equation(s):
// \uart|tx|Add0~6_combout  = (\uart|tx|clk_div [3] & (!\uart|tx|Add0~5 )) # (!\uart|tx|clk_div [3] & ((\uart|tx|Add0~5 ) # (GND)))
// \uart|tx|Add0~7  = CARRY((!\uart|tx|Add0~5 ) # (!\uart|tx|clk_div [3]))

	.dataa(\uart|tx|clk_div [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart|tx|Add0~5 ),
	.combout(\uart|tx|Add0~6_combout ),
	.cout(\uart|tx|Add0~7 ));
// synopsys translate_off
defparam \uart|tx|Add0~6 .lut_mask = 16'h5A5F;
defparam \uart|tx|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y22_N7
dffeas \uart|tx|clk_div[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart|tx|Add0~6_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|tx|clk_div [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|tx|clk_div[3] .is_wysiwyg = "true";
defparam \uart|tx|clk_div[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N12
fiftyfivenm_lcell_comb \uart|tx|Equal0~3 (
// Equation(s):
// \uart|tx|Equal0~3_combout  = (!\uart|tx|clk_div [3] & (!\uart|tx|clk_div [1] & (\uart|tx|clk_div [0] & !\uart|tx|clk_div [2])))

	.dataa(\uart|tx|clk_div [3]),
	.datab(\uart|tx|clk_div [1]),
	.datac(\uart|tx|clk_div [0]),
	.datad(\uart|tx|clk_div [2]),
	.cin(gnd),
	.combout(\uart|tx|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart|tx|Equal0~3 .lut_mask = 16'h0010;
defparam \uart|tx|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N8
fiftyfivenm_lcell_comb \uart|tx|Add0~8 (
// Equation(s):
// \uart|tx|Add0~8_combout  = (\uart|tx|clk_div [4] & (\uart|tx|Add0~7  $ (GND))) # (!\uart|tx|clk_div [4] & (!\uart|tx|Add0~7  & VCC))
// \uart|tx|Add0~9  = CARRY((\uart|tx|clk_div [4] & !\uart|tx|Add0~7 ))

	.dataa(gnd),
	.datab(\uart|tx|clk_div [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart|tx|Add0~7 ),
	.combout(\uart|tx|Add0~8_combout ),
	.cout(\uart|tx|Add0~9 ));
// synopsys translate_off
defparam \uart|tx|Add0~8 .lut_mask = 16'hC30C;
defparam \uart|tx|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N6
fiftyfivenm_lcell_comb \uart|tx|clk_div~3 (
// Equation(s):
// \uart|tx|clk_div~3_combout  = (!\uart|tx|Equal0~4_combout  & \uart|tx|Add0~8_combout )

	.dataa(\uart|tx|Equal0~4_combout ),
	.datab(gnd),
	.datac(\uart|tx|Add0~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart|tx|clk_div~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart|tx|clk_div~3 .lut_mask = 16'h5050;
defparam \uart|tx|clk_div~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N7
dffeas \uart|tx|clk_div[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart|tx|clk_div~3_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|tx|clk_div [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|tx|clk_div[4] .is_wysiwyg = "true";
defparam \uart|tx|clk_div[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N10
fiftyfivenm_lcell_comb \uart|tx|Add0~10 (
// Equation(s):
// \uart|tx|Add0~10_combout  = (\uart|tx|clk_div [5] & (!\uart|tx|Add0~9 )) # (!\uart|tx|clk_div [5] & ((\uart|tx|Add0~9 ) # (GND)))
// \uart|tx|Add0~11  = CARRY((!\uart|tx|Add0~9 ) # (!\uart|tx|clk_div [5]))

	.dataa(\uart|tx|clk_div [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart|tx|Add0~9 ),
	.combout(\uart|tx|Add0~10_combout ),
	.cout(\uart|tx|Add0~11 ));
// synopsys translate_off
defparam \uart|tx|Add0~10 .lut_mask = 16'h5A5F;
defparam \uart|tx|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N16
fiftyfivenm_lcell_comb \uart|tx|clk_div~2 (
// Equation(s):
// \uart|tx|clk_div~2_combout  = (!\uart|tx|Equal0~4_combout  & \uart|tx|Add0~10_combout )

	.dataa(\uart|tx|Equal0~4_combout ),
	.datab(gnd),
	.datac(\uart|tx|Add0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart|tx|clk_div~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart|tx|clk_div~2 .lut_mask = 16'h5050;
defparam \uart|tx|clk_div~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N17
dffeas \uart|tx|clk_div[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart|tx|clk_div~2_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|tx|clk_div [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|tx|clk_div[5] .is_wysiwyg = "true";
defparam \uart|tx|clk_div[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N12
fiftyfivenm_lcell_comb \uart|tx|Add0~12 (
// Equation(s):
// \uart|tx|Add0~12_combout  = (\uart|tx|clk_div [6] & (\uart|tx|Add0~11  $ (GND))) # (!\uart|tx|clk_div [6] & (!\uart|tx|Add0~11  & VCC))
// \uart|tx|Add0~13  = CARRY((\uart|tx|clk_div [6] & !\uart|tx|Add0~11 ))

	.dataa(\uart|tx|clk_div [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart|tx|Add0~11 ),
	.combout(\uart|tx|Add0~12_combout ),
	.cout(\uart|tx|Add0~13 ));
// synopsys translate_off
defparam \uart|tx|Add0~12 .lut_mask = 16'hA50A;
defparam \uart|tx|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y22_N13
dffeas \uart|tx|clk_div[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart|tx|Add0~12_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|tx|clk_div [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|tx|clk_div[6] .is_wysiwyg = "true";
defparam \uart|tx|clk_div[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N14
fiftyfivenm_lcell_comb \uart|tx|Add0~14 (
// Equation(s):
// \uart|tx|Add0~14_combout  = (\uart|tx|clk_div [7] & (!\uart|tx|Add0~13 )) # (!\uart|tx|clk_div [7] & ((\uart|tx|Add0~13 ) # (GND)))
// \uart|tx|Add0~15  = CARRY((!\uart|tx|Add0~13 ) # (!\uart|tx|clk_div [7]))

	.dataa(\uart|tx|clk_div [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart|tx|Add0~13 ),
	.combout(\uart|tx|Add0~14_combout ),
	.cout(\uart|tx|Add0~15 ));
// synopsys translate_off
defparam \uart|tx|Add0~14 .lut_mask = 16'h5A5F;
defparam \uart|tx|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N26
fiftyfivenm_lcell_comb \uart|tx|clk_div~1 (
// Equation(s):
// \uart|tx|clk_div~1_combout  = (!\uart|tx|Equal0~4_combout  & \uart|tx|Add0~14_combout )

	.dataa(\uart|tx|Equal0~4_combout ),
	.datab(gnd),
	.datac(\uart|tx|Add0~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart|tx|clk_div~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart|tx|clk_div~1 .lut_mask = 16'h5050;
defparam \uart|tx|clk_div~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N27
dffeas \uart|tx|clk_div[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart|tx|clk_div~1_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|tx|clk_div [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|tx|clk_div[7] .is_wysiwyg = "true";
defparam \uart|tx|clk_div[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N8
fiftyfivenm_lcell_comb \uart|tx|Equal0~2 (
// Equation(s):
// \uart|tx|Equal0~2_combout  = (\uart|tx|clk_div [7] & (\uart|tx|clk_div [5] & (!\uart|tx|clk_div [6] & \uart|tx|clk_div [4])))

	.dataa(\uart|tx|clk_div [7]),
	.datab(\uart|tx|clk_div [5]),
	.datac(\uart|tx|clk_div [6]),
	.datad(\uart|tx|clk_div [4]),
	.cin(gnd),
	.combout(\uart|tx|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart|tx|Equal0~2 .lut_mask = 16'h0800;
defparam \uart|tx|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N16
fiftyfivenm_lcell_comb \uart|tx|Add0~16 (
// Equation(s):
// \uart|tx|Add0~16_combout  = (\uart|tx|clk_div [8] & (\uart|tx|Add0~15  $ (GND))) # (!\uart|tx|clk_div [8] & (!\uart|tx|Add0~15  & VCC))
// \uart|tx|Add0~17  = CARRY((\uart|tx|clk_div [8] & !\uart|tx|Add0~15 ))

	.dataa(\uart|tx|clk_div [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart|tx|Add0~15 ),
	.combout(\uart|tx|Add0~16_combout ),
	.cout(\uart|tx|Add0~17 ));
// synopsys translate_off
defparam \uart|tx|Add0~16 .lut_mask = 16'hA50A;
defparam \uart|tx|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N10
fiftyfivenm_lcell_comb \uart|tx|clk_div~0 (
// Equation(s):
// \uart|tx|clk_div~0_combout  = (!\uart|tx|Equal0~4_combout  & \uart|tx|Add0~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart|tx|Equal0~4_combout ),
	.datad(\uart|tx|Add0~16_combout ),
	.cin(gnd),
	.combout(\uart|tx|clk_div~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart|tx|clk_div~0 .lut_mask = 16'h0F00;
defparam \uart|tx|clk_div~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N11
dffeas \uart|tx|clk_div[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart|tx|clk_div~0_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|tx|clk_div [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|tx|clk_div[8] .is_wysiwyg = "true";
defparam \uart|tx|clk_div[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N18
fiftyfivenm_lcell_comb \uart|tx|Add0~18 (
// Equation(s):
// \uart|tx|Add0~18_combout  = (\uart|tx|clk_div [9] & (!\uart|tx|Add0~17 )) # (!\uart|tx|clk_div [9] & ((\uart|tx|Add0~17 ) # (GND)))
// \uart|tx|Add0~19  = CARRY((!\uart|tx|Add0~17 ) # (!\uart|tx|clk_div [9]))

	.dataa(gnd),
	.datab(\uart|tx|clk_div [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart|tx|Add0~17 ),
	.combout(\uart|tx|Add0~18_combout ),
	.cout(\uart|tx|Add0~19 ));
// synopsys translate_off
defparam \uart|tx|Add0~18 .lut_mask = 16'h3C3F;
defparam \uart|tx|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y22_N19
dffeas \uart|tx|clk_div[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart|tx|Add0~18_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|tx|clk_div [9]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|tx|clk_div[9] .is_wysiwyg = "true";
defparam \uart|tx|clk_div[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N20
fiftyfivenm_lcell_comb \uart|tx|Add0~20 (
// Equation(s):
// \uart|tx|Add0~20_combout  = (\uart|tx|clk_div [10] & (\uart|tx|Add0~19  $ (GND))) # (!\uart|tx|clk_div [10] & (!\uart|tx|Add0~19  & VCC))
// \uart|tx|Add0~21  = CARRY((\uart|tx|clk_div [10] & !\uart|tx|Add0~19 ))

	.dataa(gnd),
	.datab(\uart|tx|clk_div [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart|tx|Add0~19 ),
	.combout(\uart|tx|Add0~20_combout ),
	.cout(\uart|tx|Add0~21 ));
// synopsys translate_off
defparam \uart|tx|Add0~20 .lut_mask = 16'hC30C;
defparam \uart|tx|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y22_N21
dffeas \uart|tx|clk_div[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart|tx|Add0~20_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|tx|clk_div [10]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|tx|clk_div[10] .is_wysiwyg = "true";
defparam \uart|tx|clk_div[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N22
fiftyfivenm_lcell_comb \uart|tx|Add0~22 (
// Equation(s):
// \uart|tx|Add0~22_combout  = (\uart|tx|clk_div [11] & (!\uart|tx|Add0~21 )) # (!\uart|tx|clk_div [11] & ((\uart|tx|Add0~21 ) # (GND)))
// \uart|tx|Add0~23  = CARRY((!\uart|tx|Add0~21 ) # (!\uart|tx|clk_div [11]))

	.dataa(\uart|tx|clk_div [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart|tx|Add0~21 ),
	.combout(\uart|tx|Add0~22_combout ),
	.cout(\uart|tx|Add0~23 ));
// synopsys translate_off
defparam \uart|tx|Add0~22 .lut_mask = 16'h5A5F;
defparam \uart|tx|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y22_N23
dffeas \uart|tx|clk_div[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart|tx|Add0~22_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|tx|clk_div [11]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|tx|clk_div[11] .is_wysiwyg = "true";
defparam \uart|tx|clk_div[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N4
fiftyfivenm_lcell_comb \uart|tx|Equal0~1 (
// Equation(s):
// \uart|tx|Equal0~1_combout  = (\uart|tx|clk_div [8] & (!\uart|tx|clk_div [11] & (!\uart|tx|clk_div [10] & !\uart|tx|clk_div [9])))

	.dataa(\uart|tx|clk_div [8]),
	.datab(\uart|tx|clk_div [11]),
	.datac(\uart|tx|clk_div [10]),
	.datad(\uart|tx|clk_div [9]),
	.cin(gnd),
	.combout(\uart|tx|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart|tx|Equal0~1 .lut_mask = 16'h0002;
defparam \uart|tx|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N24
fiftyfivenm_lcell_comb \uart|tx|Add0~24 (
// Equation(s):
// \uart|tx|Add0~24_combout  = (\uart|tx|clk_div [12] & (\uart|tx|Add0~23  $ (GND))) # (!\uart|tx|clk_div [12] & (!\uart|tx|Add0~23  & VCC))
// \uart|tx|Add0~25  = CARRY((\uart|tx|clk_div [12] & !\uart|tx|Add0~23 ))

	.dataa(gnd),
	.datab(\uart|tx|clk_div [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart|tx|Add0~23 ),
	.combout(\uart|tx|Add0~24_combout ),
	.cout(\uart|tx|Add0~25 ));
// synopsys translate_off
defparam \uart|tx|Add0~24 .lut_mask = 16'hC30C;
defparam \uart|tx|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y22_N25
dffeas \uart|tx|clk_div[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart|tx|Add0~24_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|tx|clk_div [12]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|tx|clk_div[12] .is_wysiwyg = "true";
defparam \uart|tx|clk_div[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N26
fiftyfivenm_lcell_comb \uart|tx|Add0~26 (
// Equation(s):
// \uart|tx|Add0~26_combout  = (\uart|tx|clk_div [13] & (!\uart|tx|Add0~25 )) # (!\uart|tx|clk_div [13] & ((\uart|tx|Add0~25 ) # (GND)))
// \uart|tx|Add0~27  = CARRY((!\uart|tx|Add0~25 ) # (!\uart|tx|clk_div [13]))

	.dataa(\uart|tx|clk_div [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart|tx|Add0~25 ),
	.combout(\uart|tx|Add0~26_combout ),
	.cout(\uart|tx|Add0~27 ));
// synopsys translate_off
defparam \uart|tx|Add0~26 .lut_mask = 16'h5A5F;
defparam \uart|tx|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y22_N27
dffeas \uart|tx|clk_div[13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart|tx|Add0~26_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|tx|clk_div [13]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|tx|clk_div[13] .is_wysiwyg = "true";
defparam \uart|tx|clk_div[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N28
fiftyfivenm_lcell_comb \uart|tx|Add0~28 (
// Equation(s):
// \uart|tx|Add0~28_combout  = (\uart|tx|clk_div [14] & (\uart|tx|Add0~27  $ (GND))) # (!\uart|tx|clk_div [14] & (!\uart|tx|Add0~27  & VCC))
// \uart|tx|Add0~29  = CARRY((\uart|tx|clk_div [14] & !\uart|tx|Add0~27 ))

	.dataa(gnd),
	.datab(\uart|tx|clk_div [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart|tx|Add0~27 ),
	.combout(\uart|tx|Add0~28_combout ),
	.cout(\uart|tx|Add0~29 ));
// synopsys translate_off
defparam \uart|tx|Add0~28 .lut_mask = 16'hC30C;
defparam \uart|tx|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y22_N29
dffeas \uart|tx|clk_div[14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart|tx|Add0~28_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|tx|clk_div [14]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|tx|clk_div[14] .is_wysiwyg = "true";
defparam \uart|tx|clk_div[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N30
fiftyfivenm_lcell_comb \uart|tx|Add0~30 (
// Equation(s):
// \uart|tx|Add0~30_combout  = \uart|tx|clk_div [15] $ (\uart|tx|Add0~29 )

	.dataa(\uart|tx|clk_div [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\uart|tx|Add0~29 ),
	.combout(\uart|tx|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \uart|tx|Add0~30 .lut_mask = 16'h5A5A;
defparam \uart|tx|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y22_N31
dffeas \uart|tx|clk_div[15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart|tx|Add0~30_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|tx|clk_div [15]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|tx|clk_div[15] .is_wysiwyg = "true";
defparam \uart|tx|clk_div[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N20
fiftyfivenm_lcell_comb \uart|tx|Equal0~0 (
// Equation(s):
// \uart|tx|Equal0~0_combout  = (!\uart|tx|clk_div [13] & (!\uart|tx|clk_div [14] & (!\uart|tx|clk_div [15] & !\uart|tx|clk_div [12])))

	.dataa(\uart|tx|clk_div [13]),
	.datab(\uart|tx|clk_div [14]),
	.datac(\uart|tx|clk_div [15]),
	.datad(\uart|tx|clk_div [12]),
	.cin(gnd),
	.combout(\uart|tx|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart|tx|Equal0~0 .lut_mask = 16'h0001;
defparam \uart|tx|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N22
fiftyfivenm_lcell_comb \uart|tx|Equal0~4 (
// Equation(s):
// \uart|tx|Equal0~4_combout  = (\uart|tx|Equal0~3_combout  & (\uart|tx|Equal0~2_combout  & (\uart|tx|Equal0~1_combout  & \uart|tx|Equal0~0_combout )))

	.dataa(\uart|tx|Equal0~3_combout ),
	.datab(\uart|tx|Equal0~2_combout ),
	.datac(\uart|tx|Equal0~1_combout ),
	.datad(\uart|tx|Equal0~0_combout ),
	.cin(gnd),
	.combout(\uart|tx|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart|tx|Equal0~4 .lut_mask = 16'h8000;
defparam \uart|tx|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N25
dffeas \uart|tx|baud_tick (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart|tx|Equal0~4_combout ),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|tx|baud_tick~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart|tx|baud_tick .is_wysiwyg = "true";
defparam \uart|tx|baud_tick .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N18
fiftyfivenm_lcell_comb \uart|tx|bit_index[1]~3 (
// Equation(s):
// \uart|tx|bit_index[1]~3_combout  = (\uart|tx|busy~q  & (\uart|tx|baud_tick~q )) # (!\uart|tx|busy~q  & ((\main_ctrl|uart_ctrl|tx_start~q )))

	.dataa(\uart|tx|busy~q ),
	.datab(gnd),
	.datac(\uart|tx|baud_tick~q ),
	.datad(\main_ctrl|uart_ctrl|tx_start~q ),
	.cin(gnd),
	.combout(\uart|tx|bit_index[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart|tx|bit_index[1]~3 .lut_mask = 16'hF5A0;
defparam \uart|tx|bit_index[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N17
dffeas \uart|tx|bit_index[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart|tx|bit_index~4_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart|tx|bit_index[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|tx|bit_index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|tx|bit_index[0] .is_wysiwyg = "true";
defparam \uart|tx|bit_index[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N2
fiftyfivenm_lcell_comb \uart|tx|bit_index~2 (
// Equation(s):
// \uart|tx|bit_index~2_combout  = (\uart|tx|busy~q  & ((\uart|tx|bit_index [1] $ (\uart|tx|bit_index [0])))) # (!\uart|tx|busy~q  & (!\main_ctrl|uart_ctrl|tx_start~q  & (\uart|tx|bit_index [1] $ (\uart|tx|bit_index [0]))))

	.dataa(\uart|tx|busy~q ),
	.datab(\main_ctrl|uart_ctrl|tx_start~q ),
	.datac(\uart|tx|bit_index [1]),
	.datad(\uart|tx|bit_index [0]),
	.cin(gnd),
	.combout(\uart|tx|bit_index~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart|tx|bit_index~2 .lut_mask = 16'h0BB0;
defparam \uart|tx|bit_index~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N3
dffeas \uart|tx|bit_index[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart|tx|bit_index~2_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart|tx|bit_index[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|tx|bit_index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|tx|bit_index[1] .is_wysiwyg = "true";
defparam \uart|tx|bit_index[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N4
fiftyfivenm_lcell_comb \uart|tx|always1~0 (
// Equation(s):
// \uart|tx|always1~0_combout  = (!\uart|tx|busy~q  & \main_ctrl|uart_ctrl|tx_start~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart|tx|busy~q ),
	.datad(\main_ctrl|uart_ctrl|tx_start~q ),
	.cin(gnd),
	.combout(\uart|tx|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart|tx|always1~0 .lut_mask = 16'h0F00;
defparam \uart|tx|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N28
fiftyfivenm_lcell_comb \uart|tx|bit_index~5 (
// Equation(s):
// \uart|tx|bit_index~5_combout  = (!\uart|tx|always1~0_combout  & (\uart|tx|bit_index [2] $ (((\uart|tx|bit_index [1] & \uart|tx|bit_index [0])))))

	.dataa(\uart|tx|bit_index [1]),
	.datab(\uart|tx|always1~0_combout ),
	.datac(\uart|tx|bit_index [2]),
	.datad(\uart|tx|bit_index [0]),
	.cin(gnd),
	.combout(\uart|tx|bit_index~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart|tx|bit_index~5 .lut_mask = 16'h1230;
defparam \uart|tx|bit_index~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N29
dffeas \uart|tx|bit_index[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart|tx|bit_index~5_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart|tx|bit_index[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|tx|bit_index [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|tx|bit_index[2] .is_wysiwyg = "true";
defparam \uart|tx|bit_index[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N22
fiftyfivenm_lcell_comb \uart|tx|Add1~0 (
// Equation(s):
// \uart|tx|Add1~0_combout  = \uart|tx|bit_index [3] $ (((\uart|tx|bit_index [0] & (\uart|tx|bit_index [1] & \uart|tx|bit_index [2]))))

	.dataa(\uart|tx|bit_index [3]),
	.datab(\uart|tx|bit_index [0]),
	.datac(\uart|tx|bit_index [1]),
	.datad(\uart|tx|bit_index [2]),
	.cin(gnd),
	.combout(\uart|tx|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart|tx|Add1~0 .lut_mask = 16'h6AAA;
defparam \uart|tx|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N10
fiftyfivenm_lcell_comb \uart|tx|bit_index~6 (
// Equation(s):
// \uart|tx|bit_index~6_combout  = (\uart|tx|Add1~0_combout  & ((\uart|tx|busy~q ) # (!\main_ctrl|uart_ctrl|tx_start~q )))

	.dataa(\uart|tx|busy~q ),
	.datab(\main_ctrl|uart_ctrl|tx_start~q ),
	.datac(\uart|tx|Add1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart|tx|bit_index~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart|tx|bit_index~6 .lut_mask = 16'hB0B0;
defparam \uart|tx|bit_index~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N11
dffeas \uart|tx|bit_index[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart|tx|bit_index~6_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart|tx|bit_index[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|tx|bit_index [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|tx|bit_index[3] .is_wysiwyg = "true";
defparam \uart|tx|bit_index[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N12
fiftyfivenm_lcell_comb \uart|tx|busy~2 (
// Equation(s):
// \uart|tx|busy~2_combout  = ((\uart|tx|bit_index [2]) # ((\uart|tx|bit_index [1]) # (!\uart|tx|baud_tick~q ))) # (!\uart|tx|bit_index [3])

	.dataa(\uart|tx|bit_index [3]),
	.datab(\uart|tx|bit_index [2]),
	.datac(\uart|tx|baud_tick~q ),
	.datad(\uart|tx|bit_index [1]),
	.cin(gnd),
	.combout(\uart|tx|busy~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart|tx|busy~2 .lut_mask = 16'hFFDF;
defparam \uart|tx|busy~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N26
fiftyfivenm_lcell_comb \uart|tx|busy~3 (
// Equation(s):
// \uart|tx|busy~3_combout  = (\uart|tx|busy~q  & ((\uart|tx|busy~2_combout ) # ((!\uart|tx|bit_index [0])))) # (!\uart|tx|busy~q  & (((\main_ctrl|uart_ctrl|tx_start~q ))))

	.dataa(\uart|tx|busy~2_combout ),
	.datab(\main_ctrl|uart_ctrl|tx_start~q ),
	.datac(\uart|tx|busy~q ),
	.datad(\uart|tx|bit_index [0]),
	.cin(gnd),
	.combout(\uart|tx|busy~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart|tx|busy~3 .lut_mask = 16'hACFC;
defparam \uart|tx|busy~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N27
dffeas \uart|tx|busy (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart|tx|busy~3_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|tx|busy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart|tx|busy .is_wysiwyg = "true";
defparam \uart|tx|busy .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N8
fiftyfivenm_lcell_comb \main_ctrl|uart_ctrl|tx_data[0]~8 (
// Equation(s):
// \main_ctrl|uart_ctrl|tx_data[0]~8_combout  = \main_ctrl|uart_ctrl|tx_data [0] $ (VCC)
// \main_ctrl|uart_ctrl|tx_data[0]~9  = CARRY(\main_ctrl|uart_ctrl|tx_data [0])

	.dataa(gnd),
	.datab(\main_ctrl|uart_ctrl|tx_data [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\main_ctrl|uart_ctrl|tx_data[0]~8_combout ),
	.cout(\main_ctrl|uart_ctrl|tx_data[0]~9 ));
// synopsys translate_off
defparam \main_ctrl|uart_ctrl|tx_data[0]~8 .lut_mask = 16'h33CC;
defparam \main_ctrl|uart_ctrl|tx_data[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N26
fiftyfivenm_lcell_comb \main_ctrl|uart_ctrl|tx_data[7]~20 (
// Equation(s):
// \main_ctrl|uart_ctrl|tx_data[7]~20_combout  = (!\ctrl|rst_reg~q  & ((\main_ctrl|uart_ctrl|state.STATE1~q ) # (!\main_ctrl|uart_ctrl|state.STATE0~q )))

	.dataa(\ctrl|rst_reg~q ),
	.datab(gnd),
	.datac(\main_ctrl|uart_ctrl|state.STATE1~q ),
	.datad(\main_ctrl|uart_ctrl|state.STATE0~q ),
	.cin(gnd),
	.combout(\main_ctrl|uart_ctrl|tx_data[7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \main_ctrl|uart_ctrl|tx_data[7]~20 .lut_mask = 16'h5055;
defparam \main_ctrl|uart_ctrl|tx_data[7]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N9
dffeas \main_ctrl|uart_ctrl|tx_data[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\main_ctrl|uart_ctrl|tx_data[0]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\main_ctrl|uart_ctrl|state.STATE0~q ),
	.ena(\main_ctrl|uart_ctrl|tx_data[7]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_ctrl|uart_ctrl|tx_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \main_ctrl|uart_ctrl|tx_data[0] .is_wysiwyg = "true";
defparam \main_ctrl|uart_ctrl|tx_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N10
fiftyfivenm_lcell_comb \main_ctrl|uart_ctrl|tx_data[1]~10 (
// Equation(s):
// \main_ctrl|uart_ctrl|tx_data[1]~10_combout  = (\main_ctrl|uart_ctrl|tx_data [1] & (!\main_ctrl|uart_ctrl|tx_data[0]~9 )) # (!\main_ctrl|uart_ctrl|tx_data [1] & ((\main_ctrl|uart_ctrl|tx_data[0]~9 ) # (GND)))
// \main_ctrl|uart_ctrl|tx_data[1]~11  = CARRY((!\main_ctrl|uart_ctrl|tx_data[0]~9 ) # (!\main_ctrl|uart_ctrl|tx_data [1]))

	.dataa(\main_ctrl|uart_ctrl|tx_data [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_ctrl|uart_ctrl|tx_data[0]~9 ),
	.combout(\main_ctrl|uart_ctrl|tx_data[1]~10_combout ),
	.cout(\main_ctrl|uart_ctrl|tx_data[1]~11 ));
// synopsys translate_off
defparam \main_ctrl|uart_ctrl|tx_data[1]~10 .lut_mask = 16'h5A5F;
defparam \main_ctrl|uart_ctrl|tx_data[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y23_N11
dffeas \main_ctrl|uart_ctrl|tx_data[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\main_ctrl|uart_ctrl|tx_data[1]~10_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\main_ctrl|uart_ctrl|state.STATE0~q ),
	.ena(\main_ctrl|uart_ctrl|tx_data[7]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_ctrl|uart_ctrl|tx_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \main_ctrl|uart_ctrl|tx_data[1] .is_wysiwyg = "true";
defparam \main_ctrl|uart_ctrl|tx_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N12
fiftyfivenm_lcell_comb \main_ctrl|uart_ctrl|tx_data[2]~12 (
// Equation(s):
// \main_ctrl|uart_ctrl|tx_data[2]~12_combout  = (\main_ctrl|uart_ctrl|tx_data [2] & (\main_ctrl|uart_ctrl|tx_data[1]~11  $ (GND))) # (!\main_ctrl|uart_ctrl|tx_data [2] & (!\main_ctrl|uart_ctrl|tx_data[1]~11  & VCC))
// \main_ctrl|uart_ctrl|tx_data[2]~13  = CARRY((\main_ctrl|uart_ctrl|tx_data [2] & !\main_ctrl|uart_ctrl|tx_data[1]~11 ))

	.dataa(\main_ctrl|uart_ctrl|tx_data [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_ctrl|uart_ctrl|tx_data[1]~11 ),
	.combout(\main_ctrl|uart_ctrl|tx_data[2]~12_combout ),
	.cout(\main_ctrl|uart_ctrl|tx_data[2]~13 ));
// synopsys translate_off
defparam \main_ctrl|uart_ctrl|tx_data[2]~12 .lut_mask = 16'hA50A;
defparam \main_ctrl|uart_ctrl|tx_data[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y23_N13
dffeas \main_ctrl|uart_ctrl|tx_data[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\main_ctrl|uart_ctrl|tx_data[2]~12_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\main_ctrl|uart_ctrl|state.STATE0~q ),
	.ena(\main_ctrl|uart_ctrl|tx_data[7]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_ctrl|uart_ctrl|tx_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \main_ctrl|uart_ctrl|tx_data[2] .is_wysiwyg = "true";
defparam \main_ctrl|uart_ctrl|tx_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N14
fiftyfivenm_lcell_comb \main_ctrl|uart_ctrl|tx_data[3]~14 (
// Equation(s):
// \main_ctrl|uart_ctrl|tx_data[3]~14_combout  = (\main_ctrl|uart_ctrl|tx_data [3] & (!\main_ctrl|uart_ctrl|tx_data[2]~13 )) # (!\main_ctrl|uart_ctrl|tx_data [3] & ((\main_ctrl|uart_ctrl|tx_data[2]~13 ) # (GND)))
// \main_ctrl|uart_ctrl|tx_data[3]~15  = CARRY((!\main_ctrl|uart_ctrl|tx_data[2]~13 ) # (!\main_ctrl|uart_ctrl|tx_data [3]))

	.dataa(gnd),
	.datab(\main_ctrl|uart_ctrl|tx_data [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_ctrl|uart_ctrl|tx_data[2]~13 ),
	.combout(\main_ctrl|uart_ctrl|tx_data[3]~14_combout ),
	.cout(\main_ctrl|uart_ctrl|tx_data[3]~15 ));
// synopsys translate_off
defparam \main_ctrl|uart_ctrl|tx_data[3]~14 .lut_mask = 16'h3C3F;
defparam \main_ctrl|uart_ctrl|tx_data[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y23_N15
dffeas \main_ctrl|uart_ctrl|tx_data[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\main_ctrl|uart_ctrl|tx_data[3]~14_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\main_ctrl|uart_ctrl|state.STATE0~q ),
	.ena(\main_ctrl|uart_ctrl|tx_data[7]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_ctrl|uart_ctrl|tx_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \main_ctrl|uart_ctrl|tx_data[3] .is_wysiwyg = "true";
defparam \main_ctrl|uart_ctrl|tx_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N16
fiftyfivenm_lcell_comb \main_ctrl|uart_ctrl|tx_data[4]~16 (
// Equation(s):
// \main_ctrl|uart_ctrl|tx_data[4]~16_combout  = (\main_ctrl|uart_ctrl|tx_data [4] & (\main_ctrl|uart_ctrl|tx_data[3]~15  $ (GND))) # (!\main_ctrl|uart_ctrl|tx_data [4] & (!\main_ctrl|uart_ctrl|tx_data[3]~15  & VCC))
// \main_ctrl|uart_ctrl|tx_data[4]~17  = CARRY((\main_ctrl|uart_ctrl|tx_data [4] & !\main_ctrl|uart_ctrl|tx_data[3]~15 ))

	.dataa(gnd),
	.datab(\main_ctrl|uart_ctrl|tx_data [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_ctrl|uart_ctrl|tx_data[3]~15 ),
	.combout(\main_ctrl|uart_ctrl|tx_data[4]~16_combout ),
	.cout(\main_ctrl|uart_ctrl|tx_data[4]~17 ));
// synopsys translate_off
defparam \main_ctrl|uart_ctrl|tx_data[4]~16 .lut_mask = 16'hC30C;
defparam \main_ctrl|uart_ctrl|tx_data[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y23_N17
dffeas \main_ctrl|uart_ctrl|tx_data[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\main_ctrl|uart_ctrl|tx_data[4]~16_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\main_ctrl|uart_ctrl|state.STATE0~q ),
	.ena(\main_ctrl|uart_ctrl|tx_data[7]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_ctrl|uart_ctrl|tx_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \main_ctrl|uart_ctrl|tx_data[4] .is_wysiwyg = "true";
defparam \main_ctrl|uart_ctrl|tx_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N18
fiftyfivenm_lcell_comb \main_ctrl|uart_ctrl|tx_data[5]~18 (
// Equation(s):
// \main_ctrl|uart_ctrl|tx_data[5]~18_combout  = (\main_ctrl|uart_ctrl|tx_data [5] & (!\main_ctrl|uart_ctrl|tx_data[4]~17 )) # (!\main_ctrl|uart_ctrl|tx_data [5] & ((\main_ctrl|uart_ctrl|tx_data[4]~17 ) # (GND)))
// \main_ctrl|uart_ctrl|tx_data[5]~19  = CARRY((!\main_ctrl|uart_ctrl|tx_data[4]~17 ) # (!\main_ctrl|uart_ctrl|tx_data [5]))

	.dataa(gnd),
	.datab(\main_ctrl|uart_ctrl|tx_data [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_ctrl|uart_ctrl|tx_data[4]~17 ),
	.combout(\main_ctrl|uart_ctrl|tx_data[5]~18_combout ),
	.cout(\main_ctrl|uart_ctrl|tx_data[5]~19 ));
// synopsys translate_off
defparam \main_ctrl|uart_ctrl|tx_data[5]~18 .lut_mask = 16'h3C3F;
defparam \main_ctrl|uart_ctrl|tx_data[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y23_N19
dffeas \main_ctrl|uart_ctrl|tx_data[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\main_ctrl|uart_ctrl|tx_data[5]~18_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\main_ctrl|uart_ctrl|state.STATE0~q ),
	.ena(\main_ctrl|uart_ctrl|tx_data[7]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_ctrl|uart_ctrl|tx_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \main_ctrl|uart_ctrl|tx_data[5] .is_wysiwyg = "true";
defparam \main_ctrl|uart_ctrl|tx_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N20
fiftyfivenm_lcell_comb \main_ctrl|uart_ctrl|tx_data[6]~21 (
// Equation(s):
// \main_ctrl|uart_ctrl|tx_data[6]~21_combout  = (\main_ctrl|uart_ctrl|tx_data [6] & (\main_ctrl|uart_ctrl|tx_data[5]~19  $ (GND))) # (!\main_ctrl|uart_ctrl|tx_data [6] & (!\main_ctrl|uart_ctrl|tx_data[5]~19  & VCC))
// \main_ctrl|uart_ctrl|tx_data[6]~22  = CARRY((\main_ctrl|uart_ctrl|tx_data [6] & !\main_ctrl|uart_ctrl|tx_data[5]~19 ))

	.dataa(gnd),
	.datab(\main_ctrl|uart_ctrl|tx_data [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_ctrl|uart_ctrl|tx_data[5]~19 ),
	.combout(\main_ctrl|uart_ctrl|tx_data[6]~21_combout ),
	.cout(\main_ctrl|uart_ctrl|tx_data[6]~22 ));
// synopsys translate_off
defparam \main_ctrl|uart_ctrl|tx_data[6]~21 .lut_mask = 16'hC30C;
defparam \main_ctrl|uart_ctrl|tx_data[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y23_N21
dffeas \main_ctrl|uart_ctrl|tx_data[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\main_ctrl|uart_ctrl|tx_data[6]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\main_ctrl|uart_ctrl|state.STATE0~q ),
	.ena(\main_ctrl|uart_ctrl|tx_data[7]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_ctrl|uart_ctrl|tx_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \main_ctrl|uart_ctrl|tx_data[6] .is_wysiwyg = "true";
defparam \main_ctrl|uart_ctrl|tx_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N22
fiftyfivenm_lcell_comb \main_ctrl|uart_ctrl|tx_data[7]~23 (
// Equation(s):
// \main_ctrl|uart_ctrl|tx_data[7]~23_combout  = \main_ctrl|uart_ctrl|tx_data [7] $ (\main_ctrl|uart_ctrl|tx_data[6]~22 )

	.dataa(\main_ctrl|uart_ctrl|tx_data [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\main_ctrl|uart_ctrl|tx_data[6]~22 ),
	.combout(\main_ctrl|uart_ctrl|tx_data[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \main_ctrl|uart_ctrl|tx_data[7]~23 .lut_mask = 16'h5A5A;
defparam \main_ctrl|uart_ctrl|tx_data[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y23_N23
dffeas \main_ctrl|uart_ctrl|tx_data[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\main_ctrl|uart_ctrl|tx_data[7]~23_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\main_ctrl|uart_ctrl|state.STATE0~q ),
	.ena(\main_ctrl|uart_ctrl|tx_data[7]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_ctrl|uart_ctrl|tx_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \main_ctrl|uart_ctrl|tx_data[7] .is_wysiwyg = "true";
defparam \main_ctrl|uart_ctrl|tx_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N16
fiftyfivenm_lcell_comb \uart|tx|shift_reg[8]~4 (
// Equation(s):
// \uart|tx|shift_reg[8]~4_combout  = !\main_ctrl|uart_ctrl|tx_data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_ctrl|uart_ctrl|tx_data [7]),
	.cin(gnd),
	.combout(\uart|tx|shift_reg[8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart|tx|shift_reg[8]~4 .lut_mask = 16'h00FF;
defparam \uart|tx|shift_reg[8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N17
dffeas \uart|tx|shift_reg[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart|tx|shift_reg[8]~4_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart|tx|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|tx|shift_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|tx|shift_reg[8] .is_wysiwyg = "true";
defparam \uart|tx|shift_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N6
fiftyfivenm_lcell_comb \uart|tx|tx~0 (
// Equation(s):
// \uart|tx|tx~0_combout  = (!\uart|tx|bit_index [1] & (\uart|tx|bit_index [3] & ((\uart|tx|bit_index [0]) # (!\uart|tx|shift_reg [8]))))

	.dataa(\uart|tx|bit_index [1]),
	.datab(\uart|tx|shift_reg [8]),
	.datac(\uart|tx|bit_index [3]),
	.datad(\uart|tx|bit_index [0]),
	.cin(gnd),
	.combout(\uart|tx|tx~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart|tx|tx~0 .lut_mask = 16'h5010;
defparam \uart|tx|tx~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N12
fiftyfivenm_lcell_comb \uart|tx|shift_reg[3]~7 (
// Equation(s):
// \uart|tx|shift_reg[3]~7_combout  = !\main_ctrl|uart_ctrl|tx_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_ctrl|uart_ctrl|tx_data [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart|tx|shift_reg[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \uart|tx|shift_reg[3]~7 .lut_mask = 16'h0F0F;
defparam \uart|tx|shift_reg[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N13
dffeas \uart|tx|shift_reg[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart|tx|shift_reg[3]~7_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart|tx|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|tx|shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|tx|shift_reg[3] .is_wysiwyg = "true";
defparam \uart|tx|shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N28
fiftyfivenm_lcell_comb \uart|tx|shift_reg[2]~5 (
// Equation(s):
// \uart|tx|shift_reg[2]~5_combout  = !\main_ctrl|uart_ctrl|tx_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_ctrl|uart_ctrl|tx_data [1]),
	.cin(gnd),
	.combout(\uart|tx|shift_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart|tx|shift_reg[2]~5 .lut_mask = 16'h00FF;
defparam \uart|tx|shift_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N29
dffeas \uart|tx|shift_reg[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart|tx|shift_reg[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart|tx|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|tx|shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|tx|shift_reg[2] .is_wysiwyg = "true";
defparam \uart|tx|shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N4
fiftyfivenm_lcell_comb \uart|tx|shift_reg[0]~feeder (
// Equation(s):
// \uart|tx|shift_reg[0]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart|tx|shift_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart|tx|shift_reg[0]~feeder .lut_mask = 16'hFFFF;
defparam \uart|tx|shift_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N5
dffeas \uart|tx|shift_reg[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart|tx|shift_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart|tx|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|tx|shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|tx|shift_reg[0] .is_wysiwyg = "true";
defparam \uart|tx|shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N14
fiftyfivenm_lcell_comb \uart|tx|shift_reg[1]~6 (
// Equation(s):
// \uart|tx|shift_reg[1]~6_combout  = !\main_ctrl|uart_ctrl|tx_data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_ctrl|uart_ctrl|tx_data [0]),
	.cin(gnd),
	.combout(\uart|tx|shift_reg[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart|tx|shift_reg[1]~6 .lut_mask = 16'h00FF;
defparam \uart|tx|shift_reg[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N15
dffeas \uart|tx|shift_reg[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart|tx|shift_reg[1]~6_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart|tx|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|tx|shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|tx|shift_reg[1] .is_wysiwyg = "true";
defparam \uart|tx|shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N26
fiftyfivenm_lcell_comb \uart|tx|Mux0~2 (
// Equation(s):
// \uart|tx|Mux0~2_combout  = (\uart|tx|bit_index [1] & (((\uart|tx|bit_index [0])))) # (!\uart|tx|bit_index [1] & ((\uart|tx|bit_index [0] & ((!\uart|tx|shift_reg [1]))) # (!\uart|tx|bit_index [0] & (!\uart|tx|shift_reg [0]))))

	.dataa(\uart|tx|bit_index [1]),
	.datab(\uart|tx|shift_reg [0]),
	.datac(\uart|tx|shift_reg [1]),
	.datad(\uart|tx|bit_index [0]),
	.cin(gnd),
	.combout(\uart|tx|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart|tx|Mux0~2 .lut_mask = 16'hAF11;
defparam \uart|tx|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N2
fiftyfivenm_lcell_comb \uart|tx|Mux0~3 (
// Equation(s):
// \uart|tx|Mux0~3_combout  = (\uart|tx|Mux0~2_combout  & (((!\uart|tx|bit_index [1])) # (!\uart|tx|shift_reg [3]))) # (!\uart|tx|Mux0~2_combout  & (((!\uart|tx|shift_reg [2] & \uart|tx|bit_index [1]))))

	.dataa(\uart|tx|shift_reg [3]),
	.datab(\uart|tx|shift_reg [2]),
	.datac(\uart|tx|Mux0~2_combout ),
	.datad(\uart|tx|bit_index [1]),
	.cin(gnd),
	.combout(\uart|tx|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart|tx|Mux0~3 .lut_mask = 16'h53F0;
defparam \uart|tx|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N8
fiftyfivenm_lcell_comb \uart|tx|tx~1 (
// Equation(s):
// \uart|tx|tx~1_combout  = (\uart|tx|tx~0_combout ) # ((!\uart|tx|bit_index [3] & \uart|tx|Mux0~3_combout ))

	.dataa(\uart|tx|tx~0_combout ),
	.datab(gnd),
	.datac(\uart|tx|bit_index [3]),
	.datad(\uart|tx|Mux0~3_combout ),
	.cin(gnd),
	.combout(\uart|tx|tx~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart|tx|tx~1 .lut_mask = 16'hAFAA;
defparam \uart|tx|tx~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N10
fiftyfivenm_lcell_comb \uart|tx|shift_reg[6]~0 (
// Equation(s):
// \uart|tx|shift_reg[6]~0_combout  = !\main_ctrl|uart_ctrl|tx_data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_ctrl|uart_ctrl|tx_data [5]),
	.cin(gnd),
	.combout(\uart|tx|shift_reg[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart|tx|shift_reg[6]~0 .lut_mask = 16'h00FF;
defparam \uart|tx|shift_reg[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N11
dffeas \uart|tx|shift_reg[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart|tx|shift_reg[6]~0_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart|tx|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|tx|shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|tx|shift_reg[6] .is_wysiwyg = "true";
defparam \uart|tx|shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N0
fiftyfivenm_lcell_comb \uart|tx|shift_reg[5]~1 (
// Equation(s):
// \uart|tx|shift_reg[5]~1_combout  = !\main_ctrl|uart_ctrl|tx_data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_ctrl|uart_ctrl|tx_data [4]),
	.cin(gnd),
	.combout(\uart|tx|shift_reg[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart|tx|shift_reg[5]~1 .lut_mask = 16'h00FF;
defparam \uart|tx|shift_reg[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N1
dffeas \uart|tx|shift_reg[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart|tx|shift_reg[5]~1_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart|tx|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|tx|shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|tx|shift_reg[5] .is_wysiwyg = "true";
defparam \uart|tx|shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N22
fiftyfivenm_lcell_comb \uart|tx|shift_reg[4]~2 (
// Equation(s):
// \uart|tx|shift_reg[4]~2_combout  = !\main_ctrl|uart_ctrl|tx_data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_ctrl|uart_ctrl|tx_data [3]),
	.cin(gnd),
	.combout(\uart|tx|shift_reg[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart|tx|shift_reg[4]~2 .lut_mask = 16'h00FF;
defparam \uart|tx|shift_reg[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N23
dffeas \uart|tx|shift_reg[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart|tx|shift_reg[4]~2_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart|tx|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|tx|shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|tx|shift_reg[4] .is_wysiwyg = "true";
defparam \uart|tx|shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N20
fiftyfivenm_lcell_comb \uart|tx|Mux0~0 (
// Equation(s):
// \uart|tx|Mux0~0_combout  = (\uart|tx|bit_index [1] & (((\uart|tx|bit_index [0])))) # (!\uart|tx|bit_index [1] & ((\uart|tx|bit_index [0] & (!\uart|tx|shift_reg [5])) # (!\uart|tx|bit_index [0] & ((!\uart|tx|shift_reg [4])))))

	.dataa(\uart|tx|bit_index [1]),
	.datab(\uart|tx|shift_reg [5]),
	.datac(\uart|tx|shift_reg [4]),
	.datad(\uart|tx|bit_index [0]),
	.cin(gnd),
	.combout(\uart|tx|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart|tx|Mux0~0 .lut_mask = 16'hBB05;
defparam \uart|tx|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N4
fiftyfivenm_lcell_comb \uart|tx|shift_reg[7]~3 (
// Equation(s):
// \uart|tx|shift_reg[7]~3_combout  = !\main_ctrl|uart_ctrl|tx_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_ctrl|uart_ctrl|tx_data [6]),
	.cin(gnd),
	.combout(\uart|tx|shift_reg[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart|tx|shift_reg[7]~3 .lut_mask = 16'h00FF;
defparam \uart|tx|shift_reg[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N5
dffeas \uart|tx|shift_reg[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart|tx|shift_reg[7]~3_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart|tx|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|tx|shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart|tx|shift_reg[7] .is_wysiwyg = "true";
defparam \uart|tx|shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N18
fiftyfivenm_lcell_comb \uart|tx|Mux0~1 (
// Equation(s):
// \uart|tx|Mux0~1_combout  = (\uart|tx|Mux0~0_combout  & (((!\uart|tx|bit_index [1]) # (!\uart|tx|shift_reg [7])))) # (!\uart|tx|Mux0~0_combout  & (!\uart|tx|shift_reg [6] & ((\uart|tx|bit_index [1]))))

	.dataa(\uart|tx|shift_reg [6]),
	.datab(\uart|tx|Mux0~0_combout ),
	.datac(\uart|tx|shift_reg [7]),
	.datad(\uart|tx|bit_index [1]),
	.cin(gnd),
	.combout(\uart|tx|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart|tx|Mux0~1 .lut_mask = 16'h1DCC;
defparam \uart|tx|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N30
fiftyfivenm_lcell_comb \uart|tx|tx~2 (
// Equation(s):
// \uart|tx|tx~2_combout  = (\uart|tx|bit_index [2] & (!\uart|tx|bit_index [3] & ((\uart|tx|Mux0~1_combout )))) # (!\uart|tx|bit_index [2] & (((\uart|tx|tx~1_combout ))))

	.dataa(\uart|tx|bit_index [2]),
	.datab(\uart|tx|bit_index [3]),
	.datac(\uart|tx|tx~1_combout ),
	.datad(\uart|tx|Mux0~1_combout ),
	.cin(gnd),
	.combout(\uart|tx|tx~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart|tx|tx~2 .lut_mask = 16'h7250;
defparam \uart|tx|tx~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N0
fiftyfivenm_lcell_comb \uart|tx|tx~3 (
// Equation(s):
// \uart|tx|tx~3_combout  = (\uart|tx|busy~q  & ((\uart|tx|baud_tick~q  & ((!\uart|tx|tx~2_combout ))) # (!\uart|tx|baud_tick~q  & (\uart|tx|tx~q )))) # (!\uart|tx|busy~q  & (((\uart|tx|tx~q ))))

	.dataa(\uart|tx|busy~q ),
	.datab(\uart|tx|baud_tick~q ),
	.datac(\uart|tx|tx~q ),
	.datad(\uart|tx|tx~2_combout ),
	.cin(gnd),
	.combout(\uart|tx|tx~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart|tx|tx~3 .lut_mask = 16'h70F8;
defparam \uart|tx|tx~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N1
dffeas \uart|tx|tx (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart|tx|tx~3_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart|tx|tx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart|tx|tx .is_wysiwyg = "true";
defparam \uart|tx|tx .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N4
fiftyfivenm_lcell_comb \memories|current_state.STATE0~feeder (
// Equation(s):
// \memories|current_state.STATE0~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memories|current_state.STATE0~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memories|current_state.STATE0~feeder .lut_mask = 16'hFFFF;
defparam \memories|current_state.STATE0~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N5
dffeas \memories|current_state.STATE0 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|current_state.STATE0~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|current_state.STATE0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memories|current_state.STATE0 .is_wysiwyg = "true";
defparam \memories|current_state.STATE0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N8
fiftyfivenm_lcell_comb \memories|current_state.STATE1~0 (
// Equation(s):
// \memories|current_state.STATE1~0_combout  = !\memories|current_state.STATE0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memories|current_state.STATE0~q ),
	.cin(gnd),
	.combout(\memories|current_state.STATE1~0_combout ),
	.cout());
// synopsys translate_off
defparam \memories|current_state.STATE1~0 .lut_mask = 16'h00FF;
defparam \memories|current_state.STATE1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N9
dffeas \memories|current_state.STATE1 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|current_state.STATE1~0_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|current_state.STATE1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memories|current_state.STATE1 .is_wysiwyg = "true";
defparam \memories|current_state.STATE1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N4
fiftyfivenm_lcell_comb \memories|addr[0]~10 (
// Equation(s):
// \memories|addr[0]~10_combout  = \memories|addr [0] $ (VCC)
// \memories|addr[0]~11  = CARRY(\memories|addr [0])

	.dataa(gnd),
	.datab(\memories|addr [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\memories|addr[0]~10_combout ),
	.cout(\memories|addr[0]~11 ));
// synopsys translate_off
defparam \memories|addr[0]~10 .lut_mask = 16'h33CC;
defparam \memories|addr[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N24
fiftyfivenm_lcell_comb \memories|Selector0~1 (
// Equation(s):
// \memories|Selector0~1_combout  = (!\memories|Equal0~2_combout  & \memories|current_state.STATE2~q )

	.dataa(\memories|Equal0~2_combout ),
	.datab(\memories|current_state.STATE2~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memories|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \memories|Selector0~1 .lut_mask = 16'h4444;
defparam \memories|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N5
dffeas \memories|addr[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|addr[0]~10_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|addr[0] .is_wysiwyg = "true";
defparam \memories|addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N6
fiftyfivenm_lcell_comb \memories|addr[1]~12 (
// Equation(s):
// \memories|addr[1]~12_combout  = (\memories|addr [1] & (!\memories|addr[0]~11 )) # (!\memories|addr [1] & ((\memories|addr[0]~11 ) # (GND)))
// \memories|addr[1]~13  = CARRY((!\memories|addr[0]~11 ) # (!\memories|addr [1]))

	.dataa(\memories|addr [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|addr[0]~11 ),
	.combout(\memories|addr[1]~12_combout ),
	.cout(\memories|addr[1]~13 ));
// synopsys translate_off
defparam \memories|addr[1]~12 .lut_mask = 16'h5A5F;
defparam \memories|addr[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y23_N7
dffeas \memories|addr[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|addr[1]~12_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|addr[1] .is_wysiwyg = "true";
defparam \memories|addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N8
fiftyfivenm_lcell_comb \memories|addr[2]~14 (
// Equation(s):
// \memories|addr[2]~14_combout  = (\memories|addr [2] & (\memories|addr[1]~13  $ (GND))) # (!\memories|addr [2] & (!\memories|addr[1]~13  & VCC))
// \memories|addr[2]~15  = CARRY((\memories|addr [2] & !\memories|addr[1]~13 ))

	.dataa(gnd),
	.datab(\memories|addr [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|addr[1]~13 ),
	.combout(\memories|addr[2]~14_combout ),
	.cout(\memories|addr[2]~15 ));
// synopsys translate_off
defparam \memories|addr[2]~14 .lut_mask = 16'hC30C;
defparam \memories|addr[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y23_N9
dffeas \memories|addr[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|addr[2]~14_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|addr[2] .is_wysiwyg = "true";
defparam \memories|addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N10
fiftyfivenm_lcell_comb \memories|addr[3]~16 (
// Equation(s):
// \memories|addr[3]~16_combout  = (\memories|addr [3] & (!\memories|addr[2]~15 )) # (!\memories|addr [3] & ((\memories|addr[2]~15 ) # (GND)))
// \memories|addr[3]~17  = CARRY((!\memories|addr[2]~15 ) # (!\memories|addr [3]))

	.dataa(\memories|addr [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|addr[2]~15 ),
	.combout(\memories|addr[3]~16_combout ),
	.cout(\memories|addr[3]~17 ));
// synopsys translate_off
defparam \memories|addr[3]~16 .lut_mask = 16'h5A5F;
defparam \memories|addr[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y23_N11
dffeas \memories|addr[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|addr[3]~16_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|addr[3] .is_wysiwyg = "true";
defparam \memories|addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N12
fiftyfivenm_lcell_comb \memories|addr[4]~18 (
// Equation(s):
// \memories|addr[4]~18_combout  = (\memories|addr [4] & (\memories|addr[3]~17  $ (GND))) # (!\memories|addr [4] & (!\memories|addr[3]~17  & VCC))
// \memories|addr[4]~19  = CARRY((\memories|addr [4] & !\memories|addr[3]~17 ))

	.dataa(\memories|addr [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|addr[3]~17 ),
	.combout(\memories|addr[4]~18_combout ),
	.cout(\memories|addr[4]~19 ));
// synopsys translate_off
defparam \memories|addr[4]~18 .lut_mask = 16'hA50A;
defparam \memories|addr[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y23_N13
dffeas \memories|addr[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|addr[4]~18_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|addr[4] .is_wysiwyg = "true";
defparam \memories|addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N14
fiftyfivenm_lcell_comb \memories|addr[5]~20 (
// Equation(s):
// \memories|addr[5]~20_combout  = (\memories|addr [5] & (!\memories|addr[4]~19 )) # (!\memories|addr [5] & ((\memories|addr[4]~19 ) # (GND)))
// \memories|addr[5]~21  = CARRY((!\memories|addr[4]~19 ) # (!\memories|addr [5]))

	.dataa(gnd),
	.datab(\memories|addr [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|addr[4]~19 ),
	.combout(\memories|addr[5]~20_combout ),
	.cout(\memories|addr[5]~21 ));
// synopsys translate_off
defparam \memories|addr[5]~20 .lut_mask = 16'h3C3F;
defparam \memories|addr[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y23_N15
dffeas \memories|addr[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|addr[5]~20_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|addr[5] .is_wysiwyg = "true";
defparam \memories|addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N16
fiftyfivenm_lcell_comb \memories|addr[6]~22 (
// Equation(s):
// \memories|addr[6]~22_combout  = (\memories|addr [6] & (\memories|addr[5]~21  $ (GND))) # (!\memories|addr [6] & (!\memories|addr[5]~21  & VCC))
// \memories|addr[6]~23  = CARRY((\memories|addr [6] & !\memories|addr[5]~21 ))

	.dataa(gnd),
	.datab(\memories|addr [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|addr[5]~21 ),
	.combout(\memories|addr[6]~22_combout ),
	.cout(\memories|addr[6]~23 ));
// synopsys translate_off
defparam \memories|addr[6]~22 .lut_mask = 16'hC30C;
defparam \memories|addr[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y23_N17
dffeas \memories|addr[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|addr[6]~22_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|addr[6] .is_wysiwyg = "true";
defparam \memories|addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N18
fiftyfivenm_lcell_comb \memories|addr[7]~24 (
// Equation(s):
// \memories|addr[7]~24_combout  = (\memories|addr [7] & (!\memories|addr[6]~23 )) # (!\memories|addr [7] & ((\memories|addr[6]~23 ) # (GND)))
// \memories|addr[7]~25  = CARRY((!\memories|addr[6]~23 ) # (!\memories|addr [7]))

	.dataa(\memories|addr [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|addr[6]~23 ),
	.combout(\memories|addr[7]~24_combout ),
	.cout(\memories|addr[7]~25 ));
// synopsys translate_off
defparam \memories|addr[7]~24 .lut_mask = 16'h5A5F;
defparam \memories|addr[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y23_N19
dffeas \memories|addr[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|addr[7]~24_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|addr[7] .is_wysiwyg = "true";
defparam \memories|addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N20
fiftyfivenm_lcell_comb \memories|addr[8]~26 (
// Equation(s):
// \memories|addr[8]~26_combout  = (\memories|addr [8] & (\memories|addr[7]~25  $ (GND))) # (!\memories|addr [8] & (!\memories|addr[7]~25  & VCC))
// \memories|addr[8]~27  = CARRY((\memories|addr [8] & !\memories|addr[7]~25 ))

	.dataa(gnd),
	.datab(\memories|addr [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|addr[7]~25 ),
	.combout(\memories|addr[8]~26_combout ),
	.cout(\memories|addr[8]~27 ));
// synopsys translate_off
defparam \memories|addr[8]~26 .lut_mask = 16'hC30C;
defparam \memories|addr[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y23_N21
dffeas \memories|addr[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|addr[8]~26_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|addr[8] .is_wysiwyg = "true";
defparam \memories|addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N22
fiftyfivenm_lcell_comb \memories|addr[9]~28 (
// Equation(s):
// \memories|addr[9]~28_combout  = \memories|addr [9] $ (\memories|addr[8]~27 )

	.dataa(\memories|addr [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\memories|addr[8]~27 ),
	.combout(\memories|addr[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \memories|addr[9]~28 .lut_mask = 16'h5A5A;
defparam \memories|addr[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y23_N23
dffeas \memories|addr[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|addr[9]~28_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|addr[9] .is_wysiwyg = "true";
defparam \memories|addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N26
fiftyfivenm_lcell_comb \memories|Equal0~0 (
// Equation(s):
// \memories|Equal0~0_combout  = (!\memories|addr [3] & (!\memories|addr [0] & (\memories|addr [2] & \memories|addr [1])))

	.dataa(\memories|addr [3]),
	.datab(\memories|addr [0]),
	.datac(\memories|addr [2]),
	.datad(\memories|addr [1]),
	.cin(gnd),
	.combout(\memories|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \memories|Equal0~0 .lut_mask = 16'h1000;
defparam \memories|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N28
fiftyfivenm_lcell_comb \memories|Equal0~1 (
// Equation(s):
// \memories|Equal0~1_combout  = (!\memories|addr [4] & (!\memories|addr [5] & (!\memories|addr [7] & !\memories|addr [6])))

	.dataa(\memories|addr [4]),
	.datab(\memories|addr [5]),
	.datac(\memories|addr [7]),
	.datad(\memories|addr [6]),
	.cin(gnd),
	.combout(\memories|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \memories|Equal0~1 .lut_mask = 16'h0001;
defparam \memories|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N30
fiftyfivenm_lcell_comb \memories|Equal0~2 (
// Equation(s):
// \memories|Equal0~2_combout  = (!\memories|addr [9] & (!\memories|addr [8] & (\memories|Equal0~0_combout  & \memories|Equal0~1_combout )))

	.dataa(\memories|addr [9]),
	.datab(\memories|addr [8]),
	.datac(\memories|Equal0~0_combout ),
	.datad(\memories|Equal0~1_combout ),
	.cin(gnd),
	.combout(\memories|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \memories|Equal0~2 .lut_mask = 16'h1000;
defparam \memories|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N0
fiftyfivenm_lcell_comb \memories|Selector0~0 (
// Equation(s):
// \memories|Selector0~0_combout  = (\memories|current_state.STATE1~q ) # ((!\memories|Equal0~2_combout  & \memories|current_state.STATE2~q ))

	.dataa(\memories|Equal0~2_combout ),
	.datab(gnd),
	.datac(\memories|current_state.STATE2~q ),
	.datad(\memories|current_state.STATE1~q ),
	.cin(gnd),
	.combout(\memories|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \memories|Selector0~0 .lut_mask = 16'hFF50;
defparam \memories|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N1
dffeas \memories|current_state.STATE2 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|current_state.STATE2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memories|current_state.STATE2 .is_wysiwyg = "true";
defparam \memories|current_state.STATE2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N6
fiftyfivenm_lcell_comb \memories|current_state.STATE3~0 (
// Equation(s):
// \memories|current_state.STATE3~0_combout  = (\memories|current_state.STATE3~q ) # ((\memories|current_state.STATE2~q  & \memories|Equal0~2_combout ))

	.dataa(\memories|current_state.STATE2~q ),
	.datab(gnd),
	.datac(\memories|current_state.STATE3~q ),
	.datad(\memories|Equal0~2_combout ),
	.cin(gnd),
	.combout(\memories|current_state.STATE3~0_combout ),
	.cout());
// synopsys translate_off
defparam \memories|current_state.STATE3~0 .lut_mask = 16'hFAF0;
defparam \memories|current_state.STATE3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N7
dffeas \memories|current_state.STATE3 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|current_state.STATE3~0_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|current_state.STATE3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memories|current_state.STATE3 .is_wysiwyg = "true";
defparam \memories|current_state.STATE3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N30
fiftyfivenm_lcell_comb \memories|Selector3~0 (
// Equation(s):
// \memories|Selector3~0_combout  = (\memories|current_state.STATE1~q ) # ((\memories|current_state.STATE0~q  & (\memories|we2~q  & !\memories|current_state.STATE3~q )))

	.dataa(\memories|current_state.STATE0~q ),
	.datab(\memories|current_state.STATE1~q ),
	.datac(\memories|we2~q ),
	.datad(\memories|current_state.STATE3~q ),
	.cin(gnd),
	.combout(\memories|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \memories|Selector3~0 .lut_mask = 16'hCCEC;
defparam \memories|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N31
dffeas \memories|we2 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\ctrl|rst_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|we2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memories|we2 .is_wysiwyg = "true";
defparam \memories|we2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N0
fiftyfivenm_lcell_comb \memories|Add1~0 (
// Equation(s):
// \memories|Add1~0_combout  = \memories|din [0] $ (VCC)
// \memories|Add1~1  = CARRY(\memories|din [0])

	.dataa(gnd),
	.datab(\memories|din [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\memories|Add1~0_combout ),
	.cout(\memories|Add1~1 ));
// synopsys translate_off
defparam \memories|Add1~0 .lut_mask = 16'h33CC;
defparam \memories|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N1
dffeas \memories|din[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~0_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[0] .is_wysiwyg = "true";
defparam \memories|din[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N2
fiftyfivenm_lcell_comb \memories|Add1~2 (
// Equation(s):
// \memories|Add1~2_combout  = (\memories|din [1] & (!\memories|Add1~1 )) # (!\memories|din [1] & ((\memories|Add1~1 ) # (GND)))
// \memories|Add1~3  = CARRY((!\memories|Add1~1 ) # (!\memories|din [1]))

	.dataa(gnd),
	.datab(\memories|din [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|Add1~1 ),
	.combout(\memories|Add1~2_combout ),
	.cout(\memories|Add1~3 ));
// synopsys translate_off
defparam \memories|Add1~2 .lut_mask = 16'h3C3F;
defparam \memories|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y24_N3
dffeas \memories|din[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~2_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[1] .is_wysiwyg = "true";
defparam \memories|din[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N4
fiftyfivenm_lcell_comb \memories|Add1~4 (
// Equation(s):
// \memories|Add1~4_combout  = (\memories|din [2] & (\memories|Add1~3  $ (GND))) # (!\memories|din [2] & (!\memories|Add1~3  & VCC))
// \memories|Add1~5  = CARRY((\memories|din [2] & !\memories|Add1~3 ))

	.dataa(gnd),
	.datab(\memories|din [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|Add1~3 ),
	.combout(\memories|Add1~4_combout ),
	.cout(\memories|Add1~5 ));
// synopsys translate_off
defparam \memories|Add1~4 .lut_mask = 16'hC30C;
defparam \memories|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y24_N5
dffeas \memories|din[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~4_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[2] .is_wysiwyg = "true";
defparam \memories|din[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N6
fiftyfivenm_lcell_comb \memories|Add1~6 (
// Equation(s):
// \memories|Add1~6_combout  = (\memories|din [3] & (!\memories|Add1~5 )) # (!\memories|din [3] & ((\memories|Add1~5 ) # (GND)))
// \memories|Add1~7  = CARRY((!\memories|Add1~5 ) # (!\memories|din [3]))

	.dataa(\memories|din [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|Add1~5 ),
	.combout(\memories|Add1~6_combout ),
	.cout(\memories|Add1~7 ));
// synopsys translate_off
defparam \memories|Add1~6 .lut_mask = 16'h5A5F;
defparam \memories|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y24_N7
dffeas \memories|din[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~6_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[3] .is_wysiwyg = "true";
defparam \memories|din[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N8
fiftyfivenm_lcell_comb \memories|Add1~8 (
// Equation(s):
// \memories|Add1~8_combout  = (\memories|din [4] & (\memories|Add1~7  $ (GND))) # (!\memories|din [4] & (!\memories|Add1~7  & VCC))
// \memories|Add1~9  = CARRY((\memories|din [4] & !\memories|Add1~7 ))

	.dataa(gnd),
	.datab(\memories|din [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|Add1~7 ),
	.combout(\memories|Add1~8_combout ),
	.cout(\memories|Add1~9 ));
// synopsys translate_off
defparam \memories|Add1~8 .lut_mask = 16'hC30C;
defparam \memories|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y24_N9
dffeas \memories|din[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~8_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[4] .is_wysiwyg = "true";
defparam \memories|din[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N10
fiftyfivenm_lcell_comb \memories|Add1~10 (
// Equation(s):
// \memories|Add1~10_combout  = (\memories|din [5] & (!\memories|Add1~9 )) # (!\memories|din [5] & ((\memories|Add1~9 ) # (GND)))
// \memories|Add1~11  = CARRY((!\memories|Add1~9 ) # (!\memories|din [5]))

	.dataa(\memories|din [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|Add1~9 ),
	.combout(\memories|Add1~10_combout ),
	.cout(\memories|Add1~11 ));
// synopsys translate_off
defparam \memories|Add1~10 .lut_mask = 16'h5A5F;
defparam \memories|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y24_N11
dffeas \memories|din[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~10_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [5]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[5] .is_wysiwyg = "true";
defparam \memories|din[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N12
fiftyfivenm_lcell_comb \memories|Add1~12 (
// Equation(s):
// \memories|Add1~12_combout  = (\memories|din [6] & (\memories|Add1~11  $ (GND))) # (!\memories|din [6] & (!\memories|Add1~11  & VCC))
// \memories|Add1~13  = CARRY((\memories|din [6] & !\memories|Add1~11 ))

	.dataa(\memories|din [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|Add1~11 ),
	.combout(\memories|Add1~12_combout ),
	.cout(\memories|Add1~13 ));
// synopsys translate_off
defparam \memories|Add1~12 .lut_mask = 16'hA50A;
defparam \memories|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y24_N13
dffeas \memories|din[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~12_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [6]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[6] .is_wysiwyg = "true";
defparam \memories|din[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N14
fiftyfivenm_lcell_comb \memories|Add1~14 (
// Equation(s):
// \memories|Add1~14_combout  = (\memories|din [7] & (!\memories|Add1~13 )) # (!\memories|din [7] & ((\memories|Add1~13 ) # (GND)))
// \memories|Add1~15  = CARRY((!\memories|Add1~13 ) # (!\memories|din [7]))

	.dataa(gnd),
	.datab(\memories|din [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|Add1~13 ),
	.combout(\memories|Add1~14_combout ),
	.cout(\memories|Add1~15 ));
// synopsys translate_off
defparam \memories|Add1~14 .lut_mask = 16'h3C3F;
defparam \memories|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y24_N15
dffeas \memories|din[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~14_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [7]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[7] .is_wysiwyg = "true";
defparam \memories|din[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N16
fiftyfivenm_lcell_comb \memories|Add1~16 (
// Equation(s):
// \memories|Add1~16_combout  = (\memories|din [8] & (\memories|Add1~15  $ (GND))) # (!\memories|din [8] & (!\memories|Add1~15  & VCC))
// \memories|Add1~17  = CARRY((\memories|din [8] & !\memories|Add1~15 ))

	.dataa(gnd),
	.datab(\memories|din [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|Add1~15 ),
	.combout(\memories|Add1~16_combout ),
	.cout(\memories|Add1~17 ));
// synopsys translate_off
defparam \memories|Add1~16 .lut_mask = 16'hC30C;
defparam \memories|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y24_N17
dffeas \memories|din[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~16_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [8]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[8] .is_wysiwyg = "true";
defparam \memories|din[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N18
fiftyfivenm_lcell_comb \memories|Add1~18 (
// Equation(s):
// \memories|Add1~18_combout  = (\memories|din [9] & (!\memories|Add1~17 )) # (!\memories|din [9] & ((\memories|Add1~17 ) # (GND)))
// \memories|Add1~19  = CARRY((!\memories|Add1~17 ) # (!\memories|din [9]))

	.dataa(gnd),
	.datab(\memories|din [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|Add1~17 ),
	.combout(\memories|Add1~18_combout ),
	.cout(\memories|Add1~19 ));
// synopsys translate_off
defparam \memories|Add1~18 .lut_mask = 16'h3C3F;
defparam \memories|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y24_N19
dffeas \memories|din[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~18_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [9]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[9] .is_wysiwyg = "true";
defparam \memories|din[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N20
fiftyfivenm_lcell_comb \memories|Add1~20 (
// Equation(s):
// \memories|Add1~20_combout  = (\memories|din [10] & (\memories|Add1~19  $ (GND))) # (!\memories|din [10] & (!\memories|Add1~19  & VCC))
// \memories|Add1~21  = CARRY((\memories|din [10] & !\memories|Add1~19 ))

	.dataa(gnd),
	.datab(\memories|din [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|Add1~19 ),
	.combout(\memories|Add1~20_combout ),
	.cout(\memories|Add1~21 ));
// synopsys translate_off
defparam \memories|Add1~20 .lut_mask = 16'hC30C;
defparam \memories|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y24_N21
dffeas \memories|din[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~20_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [10]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[10] .is_wysiwyg = "true";
defparam \memories|din[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N22
fiftyfivenm_lcell_comb \memories|Add1~22 (
// Equation(s):
// \memories|Add1~22_combout  = (\memories|din [11] & (!\memories|Add1~21 )) # (!\memories|din [11] & ((\memories|Add1~21 ) # (GND)))
// \memories|Add1~23  = CARRY((!\memories|Add1~21 ) # (!\memories|din [11]))

	.dataa(\memories|din [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|Add1~21 ),
	.combout(\memories|Add1~22_combout ),
	.cout(\memories|Add1~23 ));
// synopsys translate_off
defparam \memories|Add1~22 .lut_mask = 16'h5A5F;
defparam \memories|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y24_N23
dffeas \memories|din[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~22_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [11]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[11] .is_wysiwyg = "true";
defparam \memories|din[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N24
fiftyfivenm_lcell_comb \memories|Add1~24 (
// Equation(s):
// \memories|Add1~24_combout  = (\memories|din [12] & (\memories|Add1~23  $ (GND))) # (!\memories|din [12] & (!\memories|Add1~23  & VCC))
// \memories|Add1~25  = CARRY((\memories|din [12] & !\memories|Add1~23 ))

	.dataa(gnd),
	.datab(\memories|din [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|Add1~23 ),
	.combout(\memories|Add1~24_combout ),
	.cout(\memories|Add1~25 ));
// synopsys translate_off
defparam \memories|Add1~24 .lut_mask = 16'hC30C;
defparam \memories|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y24_N25
dffeas \memories|din[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~24_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [12]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[12] .is_wysiwyg = "true";
defparam \memories|din[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N26
fiftyfivenm_lcell_comb \memories|Add1~26 (
// Equation(s):
// \memories|Add1~26_combout  = (\memories|din [13] & (!\memories|Add1~25 )) # (!\memories|din [13] & ((\memories|Add1~25 ) # (GND)))
// \memories|Add1~27  = CARRY((!\memories|Add1~25 ) # (!\memories|din [13]))

	.dataa(\memories|din [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|Add1~25 ),
	.combout(\memories|Add1~26_combout ),
	.cout(\memories|Add1~27 ));
// synopsys translate_off
defparam \memories|Add1~26 .lut_mask = 16'h5A5F;
defparam \memories|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y24_N27
dffeas \memories|din[13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~26_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [13]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[13] .is_wysiwyg = "true";
defparam \memories|din[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N28
fiftyfivenm_lcell_comb \memories|Add1~28 (
// Equation(s):
// \memories|Add1~28_combout  = (\memories|din [14] & (\memories|Add1~27  $ (GND))) # (!\memories|din [14] & (!\memories|Add1~27  & VCC))
// \memories|Add1~29  = CARRY((\memories|din [14] & !\memories|Add1~27 ))

	.dataa(gnd),
	.datab(\memories|din [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|Add1~27 ),
	.combout(\memories|Add1~28_combout ),
	.cout(\memories|Add1~29 ));
// synopsys translate_off
defparam \memories|Add1~28 .lut_mask = 16'hC30C;
defparam \memories|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y24_N29
dffeas \memories|din[14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~28_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [14]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[14] .is_wysiwyg = "true";
defparam \memories|din[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N30
fiftyfivenm_lcell_comb \memories|Add1~30 (
// Equation(s):
// \memories|Add1~30_combout  = (\memories|din [15] & (!\memories|Add1~29 )) # (!\memories|din [15] & ((\memories|Add1~29 ) # (GND)))
// \memories|Add1~31  = CARRY((!\memories|Add1~29 ) # (!\memories|din [15]))

	.dataa(\memories|din [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|Add1~29 ),
	.combout(\memories|Add1~30_combout ),
	.cout(\memories|Add1~31 ));
// synopsys translate_off
defparam \memories|Add1~30 .lut_mask = 16'h5A5F;
defparam \memories|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y24_N31
dffeas \memories|din[15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~30_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [15]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[15] .is_wysiwyg = "true";
defparam \memories|din[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N0
fiftyfivenm_lcell_comb \memories|Add1~32 (
// Equation(s):
// \memories|Add1~32_combout  = (\memories|din [16] & (\memories|Add1~31  $ (GND))) # (!\memories|din [16] & (!\memories|Add1~31  & VCC))
// \memories|Add1~33  = CARRY((\memories|din [16] & !\memories|Add1~31 ))

	.dataa(gnd),
	.datab(\memories|din [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|Add1~31 ),
	.combout(\memories|Add1~32_combout ),
	.cout(\memories|Add1~33 ));
// synopsys translate_off
defparam \memories|Add1~32 .lut_mask = 16'hC30C;
defparam \memories|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y23_N1
dffeas \memories|din[16] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~32_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [16]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[16] .is_wysiwyg = "true";
defparam \memories|din[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N2
fiftyfivenm_lcell_comb \memories|Add1~34 (
// Equation(s):
// \memories|Add1~34_combout  = (\memories|din [17] & (!\memories|Add1~33 )) # (!\memories|din [17] & ((\memories|Add1~33 ) # (GND)))
// \memories|Add1~35  = CARRY((!\memories|Add1~33 ) # (!\memories|din [17]))

	.dataa(gnd),
	.datab(\memories|din [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|Add1~33 ),
	.combout(\memories|Add1~34_combout ),
	.cout(\memories|Add1~35 ));
// synopsys translate_off
defparam \memories|Add1~34 .lut_mask = 16'h3C3F;
defparam \memories|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y23_N3
dffeas \memories|din[17] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~34_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [17]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[17] .is_wysiwyg = "true";
defparam \memories|din[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N4
fiftyfivenm_lcell_comb \memories|Add1~36 (
// Equation(s):
// \memories|Add1~36_combout  = (\memories|din [18] & (\memories|Add1~35  $ (GND))) # (!\memories|din [18] & (!\memories|Add1~35  & VCC))
// \memories|Add1~37  = CARRY((\memories|din [18] & !\memories|Add1~35 ))

	.dataa(gnd),
	.datab(\memories|din [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|Add1~35 ),
	.combout(\memories|Add1~36_combout ),
	.cout(\memories|Add1~37 ));
// synopsys translate_off
defparam \memories|Add1~36 .lut_mask = 16'hC30C;
defparam \memories|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y23_N5
dffeas \memories|din[18] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~36_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [18]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[18] .is_wysiwyg = "true";
defparam \memories|din[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N6
fiftyfivenm_lcell_comb \memories|Add1~38 (
// Equation(s):
// \memories|Add1~38_combout  = (\memories|din [19] & (!\memories|Add1~37 )) # (!\memories|din [19] & ((\memories|Add1~37 ) # (GND)))
// \memories|Add1~39  = CARRY((!\memories|Add1~37 ) # (!\memories|din [19]))

	.dataa(\memories|din [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|Add1~37 ),
	.combout(\memories|Add1~38_combout ),
	.cout(\memories|Add1~39 ));
// synopsys translate_off
defparam \memories|Add1~38 .lut_mask = 16'h5A5F;
defparam \memories|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y23_N7
dffeas \memories|din[19] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~38_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [19]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[19] .is_wysiwyg = "true";
defparam \memories|din[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N8
fiftyfivenm_lcell_comb \memories|Add1~40 (
// Equation(s):
// \memories|Add1~40_combout  = (\memories|din [20] & (\memories|Add1~39  $ (GND))) # (!\memories|din [20] & (!\memories|Add1~39  & VCC))
// \memories|Add1~41  = CARRY((\memories|din [20] & !\memories|Add1~39 ))

	.dataa(gnd),
	.datab(\memories|din [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|Add1~39 ),
	.combout(\memories|Add1~40_combout ),
	.cout(\memories|Add1~41 ));
// synopsys translate_off
defparam \memories|Add1~40 .lut_mask = 16'hC30C;
defparam \memories|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y23_N9
dffeas \memories|din[20] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~40_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [20]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[20] .is_wysiwyg = "true";
defparam \memories|din[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N10
fiftyfivenm_lcell_comb \memories|Add1~42 (
// Equation(s):
// \memories|Add1~42_combout  = (\memories|din [21] & (!\memories|Add1~41 )) # (!\memories|din [21] & ((\memories|Add1~41 ) # (GND)))
// \memories|Add1~43  = CARRY((!\memories|Add1~41 ) # (!\memories|din [21]))

	.dataa(\memories|din [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|Add1~41 ),
	.combout(\memories|Add1~42_combout ),
	.cout(\memories|Add1~43 ));
// synopsys translate_off
defparam \memories|Add1~42 .lut_mask = 16'h5A5F;
defparam \memories|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y23_N11
dffeas \memories|din[21] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~42_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [21]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[21] .is_wysiwyg = "true";
defparam \memories|din[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N12
fiftyfivenm_lcell_comb \memories|Add1~44 (
// Equation(s):
// \memories|Add1~44_combout  = (\memories|din [22] & (\memories|Add1~43  $ (GND))) # (!\memories|din [22] & (!\memories|Add1~43  & VCC))
// \memories|Add1~45  = CARRY((\memories|din [22] & !\memories|Add1~43 ))

	.dataa(\memories|din [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|Add1~43 ),
	.combout(\memories|Add1~44_combout ),
	.cout(\memories|Add1~45 ));
// synopsys translate_off
defparam \memories|Add1~44 .lut_mask = 16'hA50A;
defparam \memories|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y23_N13
dffeas \memories|din[22] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~44_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [22]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[22] .is_wysiwyg = "true";
defparam \memories|din[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N14
fiftyfivenm_lcell_comb \memories|Add1~46 (
// Equation(s):
// \memories|Add1~46_combout  = (\memories|din [23] & (!\memories|Add1~45 )) # (!\memories|din [23] & ((\memories|Add1~45 ) # (GND)))
// \memories|Add1~47  = CARRY((!\memories|Add1~45 ) # (!\memories|din [23]))

	.dataa(gnd),
	.datab(\memories|din [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|Add1~45 ),
	.combout(\memories|Add1~46_combout ),
	.cout(\memories|Add1~47 ));
// synopsys translate_off
defparam \memories|Add1~46 .lut_mask = 16'h3C3F;
defparam \memories|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y23_N15
dffeas \memories|din[23] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~46_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [23]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[23] .is_wysiwyg = "true";
defparam \memories|din[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N16
fiftyfivenm_lcell_comb \memories|Add1~48 (
// Equation(s):
// \memories|Add1~48_combout  = (\memories|din [24] & (\memories|Add1~47  $ (GND))) # (!\memories|din [24] & (!\memories|Add1~47  & VCC))
// \memories|Add1~49  = CARRY((\memories|din [24] & !\memories|Add1~47 ))

	.dataa(gnd),
	.datab(\memories|din [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|Add1~47 ),
	.combout(\memories|Add1~48_combout ),
	.cout(\memories|Add1~49 ));
// synopsys translate_off
defparam \memories|Add1~48 .lut_mask = 16'hC30C;
defparam \memories|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y23_N17
dffeas \memories|din[24] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~48_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [24]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[24] .is_wysiwyg = "true";
defparam \memories|din[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N18
fiftyfivenm_lcell_comb \memories|Add1~50 (
// Equation(s):
// \memories|Add1~50_combout  = (\memories|din [25] & (!\memories|Add1~49 )) # (!\memories|din [25] & ((\memories|Add1~49 ) # (GND)))
// \memories|Add1~51  = CARRY((!\memories|Add1~49 ) # (!\memories|din [25]))

	.dataa(gnd),
	.datab(\memories|din [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|Add1~49 ),
	.combout(\memories|Add1~50_combout ),
	.cout(\memories|Add1~51 ));
// synopsys translate_off
defparam \memories|Add1~50 .lut_mask = 16'h3C3F;
defparam \memories|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y23_N19
dffeas \memories|din[25] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~50_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [25]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[25] .is_wysiwyg = "true";
defparam \memories|din[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N20
fiftyfivenm_lcell_comb \memories|Add1~52 (
// Equation(s):
// \memories|Add1~52_combout  = (\memories|din [26] & (\memories|Add1~51  $ (GND))) # (!\memories|din [26] & (!\memories|Add1~51  & VCC))
// \memories|Add1~53  = CARRY((\memories|din [26] & !\memories|Add1~51 ))

	.dataa(gnd),
	.datab(\memories|din [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|Add1~51 ),
	.combout(\memories|Add1~52_combout ),
	.cout(\memories|Add1~53 ));
// synopsys translate_off
defparam \memories|Add1~52 .lut_mask = 16'hC30C;
defparam \memories|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y23_N21
dffeas \memories|din[26] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~52_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [26]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[26] .is_wysiwyg = "true";
defparam \memories|din[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N22
fiftyfivenm_lcell_comb \memories|Add1~54 (
// Equation(s):
// \memories|Add1~54_combout  = (\memories|din [27] & (!\memories|Add1~53 )) # (!\memories|din [27] & ((\memories|Add1~53 ) # (GND)))
// \memories|Add1~55  = CARRY((!\memories|Add1~53 ) # (!\memories|din [27]))

	.dataa(\memories|din [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|Add1~53 ),
	.combout(\memories|Add1~54_combout ),
	.cout(\memories|Add1~55 ));
// synopsys translate_off
defparam \memories|Add1~54 .lut_mask = 16'h5A5F;
defparam \memories|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y23_N23
dffeas \memories|din[27] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~54_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [27]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[27] .is_wysiwyg = "true";
defparam \memories|din[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N24
fiftyfivenm_lcell_comb \memories|Add1~56 (
// Equation(s):
// \memories|Add1~56_combout  = (\memories|din [28] & (\memories|Add1~55  $ (GND))) # (!\memories|din [28] & (!\memories|Add1~55  & VCC))
// \memories|Add1~57  = CARRY((\memories|din [28] & !\memories|Add1~55 ))

	.dataa(gnd),
	.datab(\memories|din [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|Add1~55 ),
	.combout(\memories|Add1~56_combout ),
	.cout(\memories|Add1~57 ));
// synopsys translate_off
defparam \memories|Add1~56 .lut_mask = 16'hC30C;
defparam \memories|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y23_N25
dffeas \memories|din[28] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~56_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [28]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[28] .is_wysiwyg = "true";
defparam \memories|din[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N26
fiftyfivenm_lcell_comb \memories|Add1~58 (
// Equation(s):
// \memories|Add1~58_combout  = (\memories|din [29] & (!\memories|Add1~57 )) # (!\memories|din [29] & ((\memories|Add1~57 ) # (GND)))
// \memories|Add1~59  = CARRY((!\memories|Add1~57 ) # (!\memories|din [29]))

	.dataa(\memories|din [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|Add1~57 ),
	.combout(\memories|Add1~58_combout ),
	.cout(\memories|Add1~59 ));
// synopsys translate_off
defparam \memories|Add1~58 .lut_mask = 16'h5A5F;
defparam \memories|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y23_N27
dffeas \memories|din[29] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~58_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [29]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[29] .is_wysiwyg = "true";
defparam \memories|din[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N28
fiftyfivenm_lcell_comb \memories|Add1~60 (
// Equation(s):
// \memories|Add1~60_combout  = (\memories|din [30] & (\memories|Add1~59  $ (GND))) # (!\memories|din [30] & (!\memories|Add1~59  & VCC))
// \memories|Add1~61  = CARRY((\memories|din [30] & !\memories|Add1~59 ))

	.dataa(gnd),
	.datab(\memories|din [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|Add1~59 ),
	.combout(\memories|Add1~60_combout ),
	.cout(\memories|Add1~61 ));
// synopsys translate_off
defparam \memories|Add1~60 .lut_mask = 16'hC30C;
defparam \memories|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y23_N29
dffeas \memories|din[30] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~60_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [30]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[30] .is_wysiwyg = "true";
defparam \memories|din[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N30
fiftyfivenm_lcell_comb \memories|Add1~62 (
// Equation(s):
// \memories|Add1~62_combout  = \memories|din [31] $ (\memories|Add1~61 )

	.dataa(\memories|din [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\memories|Add1~61 ),
	.combout(\memories|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \memories|Add1~62 .lut_mask = 16'h5A5A;
defparam \memories|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y23_N31
dffeas \memories|din[31] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~62_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [31]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[31] .is_wysiwyg = "true";
defparam \memories|din[31] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y23_N0
fiftyfivenm_ram_block \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\memories|we2~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.ena0(\memories|we2~q ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memories|din [31],\memories|din [30],\memories|din [19],\memories|din [18],\memories|din [17],\memories|din [16],\memories|din [15],\memories|din [14],\memories|din [13]}),
	.portaaddr({\memories|addr [9],\memories|addr [8],\memories|addr [7],\memories|addr [6],\memories|addr [5],\memories|addr [4],\memories|addr [3],\memories|addr [2],\memories|addr [1],\memories|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\memories|addr [9],\memories|addr [8],\memories|addr [7],\memories|addr [6],\memories|addr [5],\memories|addr [4],\memories|addr [3],\memories|addr [2],\memories|addr [1],\memories|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memories|u3|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .clk1_input_clock_enable = "ena1";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "memories:memories|ram_test:u3|altsyncram:ram_rtl_0|altsyncram_mcd1:auto_generated|ALTSYNCRAM";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 10;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 9;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 1023;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 1024;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 10;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 9;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 1023;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 1024;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N10
fiftyfivenm_lcell_comb \memories|WideXor3~26 (
// Equation(s):
// \memories|WideXor3~26_combout  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a31  $ (\memories|u3|ram_rtl_0|auto_generated|ram_block1a30 )

	.dataa(gnd),
	.datab(\memories|u3|ram_rtl_0|auto_generated|ram_block1a31 ),
	.datac(\memories|u3|ram_rtl_0|auto_generated|ram_block1a30 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memories|WideXor3~26_combout ),
	.cout());
// synopsys translate_off
defparam \memories|WideXor3~26 .lut_mask = 16'h3C3C;
defparam \memories|WideXor3~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y26_N0
fiftyfivenm_ram_block \memories|u3|ram_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\memories|we2~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.ena0(\memories|we2~q ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memories|din [28],\memories|din [27],\memories|din [26],\memories|din [25],\memories|din [24],\memories|din [23],\memories|din [22],\memories|din [21],\memories|din [20]}),
	.portaaddr({\memories|addr [9],\memories|addr [8],\memories|addr [7],\memories|addr [6],\memories|addr [5],\memories|addr [4],\memories|addr [3],\memories|addr [2],\memories|addr [1],\memories|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\memories|addr [9],\memories|addr [8],\memories|addr [7],\memories|addr [6],\memories|addr [5],\memories|addr [4],\memories|addr [3],\memories|addr [2],\memories|addr [1],\memories|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memories|u3|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a20 .clk1_input_clock_enable = "ena1";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "memories:memories|ram_test:u3|altsyncram:ram_rtl_0|altsyncram_mcd1:auto_generated|ALTSYNCRAM";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 10;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 9;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 1023;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 1024;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 10;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 9;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 1023;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 1024;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y22_N0
fiftyfivenm_ram_block \memories|u3|ram_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\memories|we2~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.ena0(\memories|we2~q ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\memories|din [29]}),
	.portaaddr({\memories|addr [9],\memories|addr [8],\memories|addr [7],\memories|addr [6],\memories|addr [5],\memories|addr [4],\memories|addr [3],\memories|addr [2],\memories|addr [1],\memories|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\memories|addr [9],\memories|addr [8],\memories|addr [7],\memories|addr [6],\memories|addr [5],\memories|addr [4],\memories|addr [3],\memories|addr [2],\memories|addr [1],\memories|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memories|u3|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a29 .clk1_input_clock_enable = "ena1";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "memories:memories|ram_test:u3|altsyncram:ram_rtl_0|altsyncram_mcd1:auto_generated|ALTSYNCRAM";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 10;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 9;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 1023;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 1024;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 10;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 9;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 1023;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 1024;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 32;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N6
fiftyfivenm_lcell_comb \memories|WideXor3~30 (
// Equation(s):
// \memories|WideXor3~30_combout  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a27  $ (\memories|u3|ram_rtl_0|auto_generated|ram_block1a26  $ (\memories|u3|ram_rtl_0|auto_generated|ram_block1a28  $ 
// (\memories|u3|ram_rtl_0|auto_generated|ram_block1a29~portbdataout )))

	.dataa(\memories|u3|ram_rtl_0|auto_generated|ram_block1a27 ),
	.datab(\memories|u3|ram_rtl_0|auto_generated|ram_block1a26 ),
	.datac(\memories|u3|ram_rtl_0|auto_generated|ram_block1a28 ),
	.datad(\memories|u3|ram_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.cin(gnd),
	.combout(\memories|WideXor3~30_combout ),
	.cout());
// synopsys translate_off
defparam \memories|WideXor3~30 .lut_mask = 16'h6996;
defparam \memories|WideXor3~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N16
fiftyfivenm_lcell_comb \memories|WideXor3~29 (
// Equation(s):
// \memories|WideXor3~29_combout  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a23  $ (\memories|u3|ram_rtl_0|auto_generated|ram_block1a24  $ (\memories|u3|ram_rtl_0|auto_generated|ram_block1a22  $ (\memories|u3|ram_rtl_0|auto_generated|ram_block1a25 
// )))

	.dataa(\memories|u3|ram_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\memories|u3|ram_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\memories|u3|ram_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\memories|u3|ram_rtl_0|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\memories|WideXor3~29_combout ),
	.cout());
// synopsys translate_off
defparam \memories|WideXor3~29 .lut_mask = 16'h6996;
defparam \memories|WideXor3~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N8
fiftyfivenm_lcell_comb \memories|WideXor3~28 (
// Equation(s):
// \memories|WideXor3~28_combout  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a20~portbdataout  $ (\memories|u3|ram_rtl_0|auto_generated|ram_block1a18  $ (\memories|u3|ram_rtl_0|auto_generated|ram_block1a21  $ 
// (\memories|u3|ram_rtl_0|auto_generated|ram_block1a19 )))

	.dataa(\memories|u3|ram_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datab(\memories|u3|ram_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\memories|u3|ram_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\memories|u3|ram_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\memories|WideXor3~28_combout ),
	.cout());
// synopsys translate_off
defparam \memories|WideXor3~28 .lut_mask = 16'h6996;
defparam \memories|WideXor3~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N24
fiftyfivenm_lcell_comb \memories|WideXor3~27 (
// Equation(s):
// \memories|WideXor3~27_combout  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a15  $ (\memories|u3|ram_rtl_0|auto_generated|ram_block1a14  $ (\memories|u3|ram_rtl_0|auto_generated|ram_block1a17  $ (\memories|u3|ram_rtl_0|auto_generated|ram_block1a16 
// )))

	.dataa(\memories|u3|ram_rtl_0|auto_generated|ram_block1a15 ),
	.datab(\memories|u3|ram_rtl_0|auto_generated|ram_block1a14 ),
	.datac(\memories|u3|ram_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\memories|u3|ram_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\memories|WideXor3~27_combout ),
	.cout());
// synopsys translate_off
defparam \memories|WideXor3~27 .lut_mask = 16'h6996;
defparam \memories|WideXor3~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N18
fiftyfivenm_lcell_comb \memories|WideXor3~31 (
// Equation(s):
// \memories|WideXor3~31_combout  = \memories|WideXor3~30_combout  $ (\memories|WideXor3~29_combout  $ (\memories|WideXor3~28_combout  $ (\memories|WideXor3~27_combout )))

	.dataa(\memories|WideXor3~30_combout ),
	.datab(\memories|WideXor3~29_combout ),
	.datac(\memories|WideXor3~28_combout ),
	.datad(\memories|WideXor3~27_combout ),
	.cin(gnd),
	.combout(\memories|WideXor3~31_combout ),
	.cout());
// synopsys translate_off
defparam \memories|WideXor3~31 .lut_mask = 16'h6996;
defparam \memories|WideXor3~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y22_N0
fiftyfivenm_ram_block \memories|u2|ram_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\memories|we2~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.ena0(\memories|we2~q ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memories|din [3],\memories|din [2],\memories|din [1],\memories|din [0],\memories|din [31],\memories|din [30],\memories|din [29],\memories|din [28],\memories|din [27]}),
	.portaaddr({\memories|addr [9],\memories|addr [8],\memories|addr [7],\memories|addr [6],\memories|addr [5],\memories|addr [4],\memories|addr [3],\memories|addr [2],\memories|addr [1],\memories|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\memories|addr [9],\memories|addr [8],\memories|addr [7],\memories|addr [6],\memories|addr [5],\memories|addr [4],\memories|addr [3],\memories|addr [2],\memories|addr [1],\memories|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memories|u2|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a27 .clk1_input_clock_enable = "ena1";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "memories:memories|ram_test:u2|altsyncram:ram_rtl_0|altsyncram_mcd1:auto_generated|ALTSYNCRAM";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 10;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 9;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 0;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 1023;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 1024;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 10;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 9;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 0;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 1023;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 1024;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y23_N0
fiftyfivenm_ram_block \memories|u3|ram_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\memories|we2~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.ena0(\memories|we2~q ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memories|din [12],\memories|din [11],\memories|din [10],\memories|din [9],\memories|din [8],\memories|din [7],\memories|din [6],\memories|din [5],\memories|din [4]}),
	.portaaddr({\memories|addr [9],\memories|addr [8],\memories|addr [7],\memories|addr [6],\memories|addr [5],\memories|addr [4],\memories|addr [3],\memories|addr [2],\memories|addr [1],\memories|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\memories|addr [9],\memories|addr [8],\memories|addr [7],\memories|addr [6],\memories|addr [5],\memories|addr [4],\memories|addr [3],\memories|addr [2],\memories|addr [1],\memories|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memories|u3|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a4 .clk1_input_clock_enable = "ena1";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "memories:memories|ram_test:u3|altsyncram:ram_rtl_0|altsyncram_mcd1:auto_generated|ALTSYNCRAM";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 10;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 9;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 1023;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 1024;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 10;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 9;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 1023;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 1024;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N6
fiftyfivenm_lcell_comb \memories|WideXor3~22 (
// Equation(s):
// \memories|WideXor3~22_combout  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a3  $ (\memories|u3|ram_rtl_0|auto_generated|ram_block1a5  $ (\memories|u3|ram_rtl_0|auto_generated|ram_block1a4~portbdataout  $ 
// (\memories|u3|ram_rtl_0|auto_generated|ram_block1a2 )))

	.dataa(\memories|u3|ram_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\memories|u3|ram_rtl_0|auto_generated|ram_block1a5 ),
	.datac(\memories|u3|ram_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datad(\memories|u3|ram_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\memories|WideXor3~22_combout ),
	.cout());
// synopsys translate_off
defparam \memories|WideXor3~22 .lut_mask = 16'h6996;
defparam \memories|WideXor3~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N30
fiftyfivenm_lcell_comb \memories|WideXor3~24 (
// Equation(s):
// \memories|WideXor3~24_combout  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a11  $ (\memories|u3|ram_rtl_0|auto_generated|ram_block1a12  $ (\memories|u3|ram_rtl_0|auto_generated|ram_block1a13~portbdataout  $ 
// (\memories|u3|ram_rtl_0|auto_generated|ram_block1a10 )))

	.dataa(\memories|u3|ram_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\memories|u3|ram_rtl_0|auto_generated|ram_block1a12 ),
	.datac(\memories|u3|ram_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datad(\memories|u3|ram_rtl_0|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\memories|WideXor3~24_combout ),
	.cout());
// synopsys translate_off
defparam \memories|WideXor3~24 .lut_mask = 16'h6996;
defparam \memories|WideXor3~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N20
fiftyfivenm_lcell_comb \memories|WideXor3~23 (
// Equation(s):
// \memories|WideXor3~23_combout  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a8  $ (\memories|u3|ram_rtl_0|auto_generated|ram_block1a7  $ (\memories|u3|ram_rtl_0|auto_generated|ram_block1a9  $ (\memories|u3|ram_rtl_0|auto_generated|ram_block1a6 )))

	.dataa(\memories|u3|ram_rtl_0|auto_generated|ram_block1a8 ),
	.datab(\memories|u3|ram_rtl_0|auto_generated|ram_block1a7 ),
	.datac(\memories|u3|ram_rtl_0|auto_generated|ram_block1a9 ),
	.datad(\memories|u3|ram_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\memories|WideXor3~23_combout ),
	.cout());
// synopsys translate_off
defparam \memories|WideXor3~23 .lut_mask = 16'h6996;
defparam \memories|WideXor3~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N12
fiftyfivenm_lcell_comb \memories|WideXor3~21 (
// Equation(s):
// \memories|WideXor3~21_combout  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a30  $ (\memories|u3|ram_rtl_0|auto_generated|ram_block1a1  $ (\memories|u2|ram_rtl_0|auto_generated|ram_block1a31  $ (\memories|u3|ram_rtl_0|auto_generated|ram_block1a0 )))

	.dataa(\memories|u2|ram_rtl_0|auto_generated|ram_block1a30 ),
	.datab(\memories|u3|ram_rtl_0|auto_generated|ram_block1a1 ),
	.datac(\memories|u2|ram_rtl_0|auto_generated|ram_block1a31 ),
	.datad(\memories|u3|ram_rtl_0|auto_generated|ram_block1a0 ),
	.cin(gnd),
	.combout(\memories|WideXor3~21_combout ),
	.cout());
// synopsys translate_off
defparam \memories|WideXor3~21 .lut_mask = 16'h6996;
defparam \memories|WideXor3~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N4
fiftyfivenm_lcell_comb \memories|WideXor3~25 (
// Equation(s):
// \memories|WideXor3~25_combout  = \memories|WideXor3~22_combout  $ (\memories|WideXor3~24_combout  $ (\memories|WideXor3~23_combout  $ (\memories|WideXor3~21_combout )))

	.dataa(\memories|WideXor3~22_combout ),
	.datab(\memories|WideXor3~24_combout ),
	.datac(\memories|WideXor3~23_combout ),
	.datad(\memories|WideXor3~21_combout ),
	.cin(gnd),
	.combout(\memories|WideXor3~25_combout ),
	.cout());
// synopsys translate_off
defparam \memories|WideXor3~25 .lut_mask = 16'h6996;
defparam \memories|WideXor3~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N0
fiftyfivenm_lcell_comb \memories|Selector6~0 (
// Equation(s):
// \memories|Selector6~0_combout  = (\memories|current_state.STATE1~q ) # ((\memories|mem_wrd_start~q  & \memories|current_state.STATE2~q ))

	.dataa(gnd),
	.datab(\memories|current_state.STATE1~q ),
	.datac(\memories|mem_wrd_start~q ),
	.datad(\memories|current_state.STATE2~q ),
	.cin(gnd),
	.combout(\memories|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \memories|Selector6~0 .lut_mask = 16'hFCCC;
defparam \memories|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N1
dffeas \memories|mem_wrd_start (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\ctrl|rst_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|mem_wrd_start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memories|mem_wrd_start .is_wysiwyg = "true";
defparam \memories|mem_wrd_start .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y19_N0
fiftyfivenm_ram_block \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\memories|mem_wrd_start~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.ena0(\memories|mem_wrd_start~q ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memories|din [8],\memories|din [7],\memories|din [6],\memories|din [5],\memories|din [4],\memories|din [3],\memories|din [2],\memories|din [1],\memories|din [0]}),
	.portaaddr({\memories|addr [9],\memories|addr [8],\memories|addr [7],\memories|addr [6],\memories|addr [5],\memories|addr [4],\memories|addr [3],\memories|addr [2],\memories|addr [1],\memories|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\memories|addr [9],\memories|addr [8],\memories|addr [7],\memories|addr [6],\memories|addr [5],\memories|addr [4],\memories|addr [3],\memories|addr [2],\memories|addr [1],\memories|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memories|u1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "memories:memories|ram_test:u1|altsyncram:ram_rtl_0|altsyncram_mcd1:auto_generated|ALTSYNCRAM";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N18
fiftyfivenm_lcell_comb \memories|Selector7~0 (
// Equation(s):
// \memories|Selector7~0_combout  = (\memories|current_state.STATE3~q ) # ((\memories|current_state.STATE0~q  & \memories|mem_wrd_end~q ))

	.dataa(\memories|current_state.STATE0~q ),
	.datab(gnd),
	.datac(\memories|mem_wrd_end~q ),
	.datad(\memories|current_state.STATE3~q ),
	.cin(gnd),
	.combout(\memories|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \memories|Selector7~0 .lut_mask = 16'hFFA0;
defparam \memories|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N19
dffeas \memories|mem_wrd_end (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\ctrl|rst_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|mem_wrd_end~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memories|mem_wrd_end .is_wysiwyg = "true";
defparam \memories|mem_wrd_end .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N12
fiftyfivenm_lcell_comb \memories|WideXor3~0 (
// Equation(s):
// \memories|WideXor3~0_combout  = \memories|mem_wrd_start~q  $ (\memories|u1|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  $ (\memories|u1|ram_rtl_0|auto_generated|ram_block1a1  $ (\memories|mem_wrd_end~q )))

	.dataa(\memories|mem_wrd_start~q ),
	.datab(\memories|u1|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(\memories|u1|ram_rtl_0|auto_generated|ram_block1a1 ),
	.datad(\memories|mem_wrd_end~q ),
	.cin(gnd),
	.combout(\memories|WideXor3~0_combout ),
	.cout());
// synopsys translate_off
defparam \memories|WideXor3~0 .lut_mask = 16'h6996;
defparam \memories|WideXor3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y21_N0
fiftyfivenm_ram_block \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\memories|mem_wrd_start~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.ena0(\memories|mem_wrd_start~q ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memories|din [17],\memories|din [16],\memories|din [15],\memories|din [14],\memories|din [13],\memories|din [12],\memories|din [11],\memories|din [10],\memories|din [9]}),
	.portaaddr({\memories|addr [9],\memories|addr [8],\memories|addr [7],\memories|addr [6],\memories|addr [5],\memories|addr [4],\memories|addr [3],\memories|addr [2],\memories|addr [1],\memories|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\memories|addr [9],\memories|addr [8],\memories|addr [7],\memories|addr [6],\memories|addr [5],\memories|addr [4],\memories|addr [3],\memories|addr [2],\memories|addr [1],\memories|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memories|u1|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .clk1_input_clock_enable = "ena1";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "memories:memories|ram_test:u1|altsyncram:ram_rtl_0|altsyncram_mcd1:auto_generated|ALTSYNCRAM";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 10;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 9;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 1023;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 1024;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 10;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 9;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 1023;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 1024;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N0
fiftyfivenm_lcell_comb \memories|WideXor3~2 (
// Equation(s):
// \memories|WideXor3~2_combout  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a7  $ (\memories|u1|ram_rtl_0|auto_generated|ram_block1a8  $ (\memories|u1|ram_rtl_0|auto_generated|ram_block1a6  $ 
// (\memories|u1|ram_rtl_0|auto_generated|ram_block1a9~portbdataout )))

	.dataa(\memories|u1|ram_rtl_0|auto_generated|ram_block1a7 ),
	.datab(\memories|u1|ram_rtl_0|auto_generated|ram_block1a8 ),
	.datac(\memories|u1|ram_rtl_0|auto_generated|ram_block1a6 ),
	.datad(\memories|u1|ram_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.cin(gnd),
	.combout(\memories|WideXor3~2_combout ),
	.cout());
// synopsys translate_off
defparam \memories|WideXor3~2 .lut_mask = 16'h6996;
defparam \memories|WideXor3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N2
fiftyfivenm_lcell_comb \memories|WideXor3~3 (
// Equation(s):
// \memories|WideXor3~3_combout  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a11  $ (\memories|u1|ram_rtl_0|auto_generated|ram_block1a13  $ (\memories|u1|ram_rtl_0|auto_generated|ram_block1a10  $ (\memories|u1|ram_rtl_0|auto_generated|ram_block1a12 )))

	.dataa(\memories|u1|ram_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\memories|u1|ram_rtl_0|auto_generated|ram_block1a13 ),
	.datac(\memories|u1|ram_rtl_0|auto_generated|ram_block1a10 ),
	.datad(\memories|u1|ram_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\memories|WideXor3~3_combout ),
	.cout());
// synopsys translate_off
defparam \memories|WideXor3~3 .lut_mask = 16'h6996;
defparam \memories|WideXor3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N24
fiftyfivenm_lcell_comb \memories|WideXor3~1 (
// Equation(s):
// \memories|WideXor3~1_combout  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a4  $ (\memories|u1|ram_rtl_0|auto_generated|ram_block1a3  $ (\memories|u1|ram_rtl_0|auto_generated|ram_block1a5  $ (\memories|u1|ram_rtl_0|auto_generated|ram_block1a2 )))

	.dataa(\memories|u1|ram_rtl_0|auto_generated|ram_block1a4 ),
	.datab(\memories|u1|ram_rtl_0|auto_generated|ram_block1a3 ),
	.datac(\memories|u1|ram_rtl_0|auto_generated|ram_block1a5 ),
	.datad(\memories|u1|ram_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\memories|WideXor3~1_combout ),
	.cout());
// synopsys translate_off
defparam \memories|WideXor3~1 .lut_mask = 16'h6996;
defparam \memories|WideXor3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N22
fiftyfivenm_lcell_comb \memories|WideXor3~4 (
// Equation(s):
// \memories|WideXor3~4_combout  = \memories|WideXor3~0_combout  $ (\memories|WideXor3~2_combout  $ (\memories|WideXor3~3_combout  $ (\memories|WideXor3~1_combout )))

	.dataa(\memories|WideXor3~0_combout ),
	.datab(\memories|WideXor3~2_combout ),
	.datac(\memories|WideXor3~3_combout ),
	.datad(\memories|WideXor3~1_combout ),
	.cin(gnd),
	.combout(\memories|WideXor3~4_combout ),
	.cout());
// synopsys translate_off
defparam \memories|WideXor3~4 .lut_mask = 16'h6996;
defparam \memories|WideXor3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y24_N0
fiftyfivenm_ram_block \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\memories|we2~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.ena0(\memories|we2~q ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memories|din [8],\memories|din [7],\memories|din [6],\memories|din [5],\memories|din [4],\memories|din [3],\memories|din [2],\memories|din [1],\memories|din [0]}),
	.portaaddr({\memories|addr [9],\memories|addr [8],\memories|addr [7],\memories|addr [6],\memories|addr [5],\memories|addr [4],\memories|addr [3],\memories|addr [2],\memories|addr [1],\memories|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\memories|addr [9],\memories|addr [8],\memories|addr [7],\memories|addr [6],\memories|addr [5],\memories|addr [4],\memories|addr [3],\memories|addr [2],\memories|addr [1],\memories|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memories|u2|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "memories:memories|ram_test:u2|altsyncram:ram_rtl_0|altsyncram_mcd1:auto_generated|ALTSYNCRAM";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N10
fiftyfivenm_lcell_comb \memories|WideXor3~11 (
// Equation(s):
// \memories|WideXor3~11_combout  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a2  $ (\memories|u2|ram_rtl_0|auto_generated|ram_block1a4  $ (\memories|u2|ram_rtl_0|auto_generated|ram_block1a3  $ (\memories|u2|ram_rtl_0|auto_generated|ram_block1a5 )))

	.dataa(\memories|u2|ram_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\memories|u2|ram_rtl_0|auto_generated|ram_block1a4 ),
	.datac(\memories|u2|ram_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\memories|u2|ram_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\memories|WideXor3~11_combout ),
	.cout());
// synopsys translate_off
defparam \memories|WideXor3~11 .lut_mask = 16'h6996;
defparam \memories|WideXor3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y20_N0
fiftyfivenm_ram_block \memories|u2|ram_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\memories|we2~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.ena0(\memories|we2~q ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memories|din [17],\memories|din [16],\memories|din [15],\memories|din [14],\memories|din [13],\memories|din [12],\memories|din [11],\memories|din [10],\memories|din [9]}),
	.portaaddr({\memories|addr [9],\memories|addr [8],\memories|addr [7],\memories|addr [6],\memories|addr [5],\memories|addr [4],\memories|addr [3],\memories|addr [2],\memories|addr [1],\memories|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\memories|addr [9],\memories|addr [8],\memories|addr [7],\memories|addr [6],\memories|addr [5],\memories|addr [4],\memories|addr [3],\memories|addr [2],\memories|addr [1],\memories|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memories|u2|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a9 .clk1_input_clock_enable = "ena1";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "memories:memories|ram_test:u2|altsyncram:ram_rtl_0|altsyncram_mcd1:auto_generated|ALTSYNCRAM";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 10;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 9;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 1023;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 1024;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 10;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 9;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 1023;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 1024;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N4
fiftyfivenm_lcell_comb \memories|WideXor3~12 (
// Equation(s):
// \memories|WideXor3~12_combout  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a7  $ (\memories|u2|ram_rtl_0|auto_generated|ram_block1a8  $ (\memories|u2|ram_rtl_0|auto_generated|ram_block1a6  $ 
// (\memories|u2|ram_rtl_0|auto_generated|ram_block1a9~portbdataout )))

	.dataa(\memories|u2|ram_rtl_0|auto_generated|ram_block1a7 ),
	.datab(\memories|u2|ram_rtl_0|auto_generated|ram_block1a8 ),
	.datac(\memories|u2|ram_rtl_0|auto_generated|ram_block1a6 ),
	.datad(\memories|u2|ram_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.cin(gnd),
	.combout(\memories|WideXor3~12_combout ),
	.cout());
// synopsys translate_off
defparam \memories|WideXor3~12 .lut_mask = 16'h6996;
defparam \memories|WideXor3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N24
fiftyfivenm_lcell_comb \memories|WideXor3~13 (
// Equation(s):
// \memories|WideXor3~13_combout  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a12  $ (\memories|u2|ram_rtl_0|auto_generated|ram_block1a10  $ (\memories|u2|ram_rtl_0|auto_generated|ram_block1a11  $ (\memories|u2|ram_rtl_0|auto_generated|ram_block1a13 
// )))

	.dataa(\memories|u2|ram_rtl_0|auto_generated|ram_block1a12 ),
	.datab(\memories|u2|ram_rtl_0|auto_generated|ram_block1a10 ),
	.datac(\memories|u2|ram_rtl_0|auto_generated|ram_block1a11 ),
	.datad(\memories|u2|ram_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\memories|WideXor3~13_combout ),
	.cout());
// synopsys translate_off
defparam \memories|WideXor3~13 .lut_mask = 16'h6996;
defparam \memories|WideXor3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y25_N0
fiftyfivenm_ram_block \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\memories|mem_wrd_start~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.ena0(\memories|mem_wrd_start~q ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\memories|din [31],\memories|din [30],\memories|din [29],\memories|din [28],\memories|din [27]}),
	.portaaddr({\memories|addr [9],\memories|addr [8],\memories|addr [7],\memories|addr [6],\memories|addr [5],\memories|addr [4],\memories|addr [3],\memories|addr [2],\memories|addr [1],\memories|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\memories|addr [9],\memories|addr [8],\memories|addr [7],\memories|addr [6],\memories|addr [5],\memories|addr [4],\memories|addr [3],\memories|addr [2],\memories|addr [1],\memories|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memories|u1|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .clk1_input_clock_enable = "ena1";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "memories:memories|ram_test:u1|altsyncram:ram_rtl_0|altsyncram_mcd1:auto_generated|ALTSYNCRAM";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 10;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 9;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 1023;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 1024;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 10;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 9;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 1023;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 1024;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N28
fiftyfivenm_lcell_comb \memories|WideXor3~10 (
// Equation(s):
// \memories|WideXor3~10_combout  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  $ (\memories|u1|ram_rtl_0|auto_generated|ram_block1a31  $ (\memories|u1|ram_rtl_0|auto_generated|ram_block1a30  $ 
// (\memories|u2|ram_rtl_0|auto_generated|ram_block1a1 )))

	.dataa(\memories|u2|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(\memories|u1|ram_rtl_0|auto_generated|ram_block1a31 ),
	.datac(\memories|u1|ram_rtl_0|auto_generated|ram_block1a30 ),
	.datad(\memories|u2|ram_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\memories|WideXor3~10_combout ),
	.cout());
// synopsys translate_off
defparam \memories|WideXor3~10 .lut_mask = 16'h6996;
defparam \memories|WideXor3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N18
fiftyfivenm_lcell_comb \memories|WideXor3~14 (
// Equation(s):
// \memories|WideXor3~14_combout  = \memories|WideXor3~11_combout  $ (\memories|WideXor3~12_combout  $ (\memories|WideXor3~13_combout  $ (\memories|WideXor3~10_combout )))

	.dataa(\memories|WideXor3~11_combout ),
	.datab(\memories|WideXor3~12_combout ),
	.datac(\memories|WideXor3~13_combout ),
	.datad(\memories|WideXor3~10_combout ),
	.cin(gnd),
	.combout(\memories|WideXor3~14_combout ),
	.cout());
// synopsys translate_off
defparam \memories|WideXor3~14 .lut_mask = 16'h6996;
defparam \memories|WideXor3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y27_N0
fiftyfivenm_ram_block \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\memories|mem_wrd_start~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.ena0(\memories|mem_wrd_start~q ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memories|din [26],\memories|din [25],\memories|din [24],\memories|din [23],\memories|din [22],\memories|din [21],\memories|din [20],\memories|din [19],\memories|din [18]}),
	.portaaddr({\memories|addr [9],\memories|addr [8],\memories|addr [7],\memories|addr [6],\memories|addr [5],\memories|addr [4],\memories|addr [3],\memories|addr [2],\memories|addr [1],\memories|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\memories|addr [9],\memories|addr [8],\memories|addr [7],\memories|addr [6],\memories|addr [5],\memories|addr [4],\memories|addr [3],\memories|addr [2],\memories|addr [1],\memories|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memories|u1|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .clk1_input_clock_enable = "ena1";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "memories:memories|ram_test:u1|altsyncram:ram_rtl_0|altsyncram_mcd1:auto_generated|ALTSYNCRAM";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 10;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 9;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 1023;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 1024;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 10;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 9;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 1023;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 1024;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N18
fiftyfivenm_lcell_comb \memories|WideXor3~7 (
// Equation(s):
// \memories|WideXor3~7_combout  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a25  $ (\memories|u1|ram_rtl_0|auto_generated|ram_block1a24  $ (\memories|u1|ram_rtl_0|auto_generated|ram_block1a22  $ (\memories|u1|ram_rtl_0|auto_generated|ram_block1a23 )))

	.dataa(\memories|u1|ram_rtl_0|auto_generated|ram_block1a25 ),
	.datab(\memories|u1|ram_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\memories|u1|ram_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\memories|u1|ram_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\memories|WideXor3~7_combout ),
	.cout());
// synopsys translate_off
defparam \memories|WideXor3~7 .lut_mask = 16'h6996;
defparam \memories|WideXor3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N28
fiftyfivenm_lcell_comb \memories|WideXor3~8 (
// Equation(s):
// \memories|WideXor3~8_combout  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a26  $ (\memories|u1|ram_rtl_0|auto_generated|ram_block1a28  $ (\memories|u1|ram_rtl_0|auto_generated|ram_block1a29  $ 
// (\memories|u1|ram_rtl_0|auto_generated|ram_block1a27~portbdataout )))

	.dataa(\memories|u1|ram_rtl_0|auto_generated|ram_block1a26 ),
	.datab(\memories|u1|ram_rtl_0|auto_generated|ram_block1a28 ),
	.datac(\memories|u1|ram_rtl_0|auto_generated|ram_block1a29 ),
	.datad(\memories|u1|ram_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.cin(gnd),
	.combout(\memories|WideXor3~8_combout ),
	.cout());
// synopsys translate_off
defparam \memories|WideXor3~8 .lut_mask = 16'h6996;
defparam \memories|WideXor3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N16
fiftyfivenm_lcell_comb \memories|WideXor3~5 (
// Equation(s):
// \memories|WideXor3~5_combout  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a14  $ (\memories|u1|ram_rtl_0|auto_generated|ram_block1a15  $ (\memories|u1|ram_rtl_0|auto_generated|ram_block1a17  $ (\memories|u1|ram_rtl_0|auto_generated|ram_block1a16 )))

	.dataa(\memories|u1|ram_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\memories|u1|ram_rtl_0|auto_generated|ram_block1a15 ),
	.datac(\memories|u1|ram_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\memories|u1|ram_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\memories|WideXor3~5_combout ),
	.cout());
// synopsys translate_off
defparam \memories|WideXor3~5 .lut_mask = 16'h6996;
defparam \memories|WideXor3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N16
fiftyfivenm_lcell_comb \memories|WideXor3~6 (
// Equation(s):
// \memories|WideXor3~6_combout  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a20  $ (\memories|u1|ram_rtl_0|auto_generated|ram_block1a18~portbdataout  $ (\memories|u1|ram_rtl_0|auto_generated|ram_block1a19  $ 
// (\memories|u1|ram_rtl_0|auto_generated|ram_block1a21 )))

	.dataa(\memories|u1|ram_rtl_0|auto_generated|ram_block1a20 ),
	.datab(\memories|u1|ram_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datac(\memories|u1|ram_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\memories|u1|ram_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\memories|WideXor3~6_combout ),
	.cout());
// synopsys translate_off
defparam \memories|WideXor3~6 .lut_mask = 16'h6996;
defparam \memories|WideXor3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N30
fiftyfivenm_lcell_comb \memories|WideXor3~9 (
// Equation(s):
// \memories|WideXor3~9_combout  = \memories|WideXor3~7_combout  $ (\memories|WideXor3~8_combout  $ (\memories|WideXor3~5_combout  $ (\memories|WideXor3~6_combout )))

	.dataa(\memories|WideXor3~7_combout ),
	.datab(\memories|WideXor3~8_combout ),
	.datac(\memories|WideXor3~5_combout ),
	.datad(\memories|WideXor3~6_combout ),
	.cin(gnd),
	.combout(\memories|WideXor3~9_combout ),
	.cout());
// synopsys translate_off
defparam \memories|WideXor3~9 .lut_mask = 16'h6996;
defparam \memories|WideXor3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y24_N0
fiftyfivenm_ram_block \memories|u2|ram_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\memories|we2~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.ena0(\memories|we2~q ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memories|din [26],\memories|din [25],\memories|din [24],\memories|din [23],\memories|din [22],\memories|din [21],\memories|din [20],\memories|din [19],\memories|din [18]}),
	.portaaddr({\memories|addr [9],\memories|addr [8],\memories|addr [7],\memories|addr [6],\memories|addr [5],\memories|addr [4],\memories|addr [3],\memories|addr [2],\memories|addr [1],\memories|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\memories|addr [9],\memories|addr [8],\memories|addr [7],\memories|addr [6],\memories|addr [5],\memories|addr [4],\memories|addr [3],\memories|addr [2],\memories|addr [1],\memories|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memories|u2|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a18 .clk1_input_clock_enable = "ena1";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "memories:memories|ram_test:u2|altsyncram:ram_rtl_0|altsyncram_mcd1:auto_generated|ALTSYNCRAM";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 10;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 9;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 1023;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 1024;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 10;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 9;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 1023;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 1024;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N12
fiftyfivenm_lcell_comb \memories|WideXor3~18 (
// Equation(s):
// \memories|WideXor3~18_combout  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a28  $ (\memories|u2|ram_rtl_0|auto_generated|ram_block1a27~portbdataout  $ (\memories|u2|ram_rtl_0|auto_generated|ram_block1a26  $ 
// (\memories|u2|ram_rtl_0|auto_generated|ram_block1a29 )))

	.dataa(\memories|u2|ram_rtl_0|auto_generated|ram_block1a28 ),
	.datab(\memories|u2|ram_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datac(\memories|u2|ram_rtl_0|auto_generated|ram_block1a26 ),
	.datad(\memories|u2|ram_rtl_0|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\memories|WideXor3~18_combout ),
	.cout());
// synopsys translate_off
defparam \memories|WideXor3~18 .lut_mask = 16'h6996;
defparam \memories|WideXor3~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N18
fiftyfivenm_lcell_comb \memories|WideXor3~17 (
// Equation(s):
// \memories|WideXor3~17_combout  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a25  $ (\memories|u2|ram_rtl_0|auto_generated|ram_block1a24  $ (\memories|u2|ram_rtl_0|auto_generated|ram_block1a22  $ (\memories|u2|ram_rtl_0|auto_generated|ram_block1a23 
// )))

	.dataa(\memories|u2|ram_rtl_0|auto_generated|ram_block1a25 ),
	.datab(\memories|u2|ram_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\memories|u2|ram_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\memories|u2|ram_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\memories|WideXor3~17_combout ),
	.cout());
// synopsys translate_off
defparam \memories|WideXor3~17 .lut_mask = 16'h6996;
defparam \memories|WideXor3~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N2
fiftyfivenm_lcell_comb \memories|WideXor3~15 (
// Equation(s):
// \memories|WideXor3~15_combout  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a16  $ (\memories|u2|ram_rtl_0|auto_generated|ram_block1a15  $ (\memories|u2|ram_rtl_0|auto_generated|ram_block1a17  $ (\memories|u2|ram_rtl_0|auto_generated|ram_block1a14 
// )))

	.dataa(\memories|u2|ram_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\memories|u2|ram_rtl_0|auto_generated|ram_block1a15 ),
	.datac(\memories|u2|ram_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\memories|u2|ram_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\memories|WideXor3~15_combout ),
	.cout());
// synopsys translate_off
defparam \memories|WideXor3~15 .lut_mask = 16'h6996;
defparam \memories|WideXor3~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N28
fiftyfivenm_lcell_comb \memories|WideXor3~16 (
// Equation(s):
// \memories|WideXor3~16_combout  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a21  $ (\memories|u2|ram_rtl_0|auto_generated|ram_block1a19  $ (\memories|u2|ram_rtl_0|auto_generated|ram_block1a20  $ 
// (\memories|u2|ram_rtl_0|auto_generated|ram_block1a18~portbdataout )))

	.dataa(\memories|u2|ram_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\memories|u2|ram_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\memories|u2|ram_rtl_0|auto_generated|ram_block1a20 ),
	.datad(\memories|u2|ram_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.cin(gnd),
	.combout(\memories|WideXor3~16_combout ),
	.cout());
// synopsys translate_off
defparam \memories|WideXor3~16 .lut_mask = 16'h6996;
defparam \memories|WideXor3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N10
fiftyfivenm_lcell_comb \memories|WideXor3~19 (
// Equation(s):
// \memories|WideXor3~19_combout  = \memories|WideXor3~18_combout  $ (\memories|WideXor3~17_combout  $ (\memories|WideXor3~15_combout  $ (\memories|WideXor3~16_combout )))

	.dataa(\memories|WideXor3~18_combout ),
	.datab(\memories|WideXor3~17_combout ),
	.datac(\memories|WideXor3~15_combout ),
	.datad(\memories|WideXor3~16_combout ),
	.cin(gnd),
	.combout(\memories|WideXor3~19_combout ),
	.cout());
// synopsys translate_off
defparam \memories|WideXor3~19 .lut_mask = 16'h6996;
defparam \memories|WideXor3~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N8
fiftyfivenm_lcell_comb \memories|WideXor3~20 (
// Equation(s):
// \memories|WideXor3~20_combout  = \memories|WideXor3~4_combout  $ (\memories|WideXor3~14_combout  $ (\memories|WideXor3~9_combout  $ (\memories|WideXor3~19_combout )))

	.dataa(\memories|WideXor3~4_combout ),
	.datab(\memories|WideXor3~14_combout ),
	.datac(\memories|WideXor3~9_combout ),
	.datad(\memories|WideXor3~19_combout ),
	.cin(gnd),
	.combout(\memories|WideXor3~20_combout ),
	.cout());
// synopsys translate_off
defparam \memories|WideXor3~20 .lut_mask = 16'h6996;
defparam \memories|WideXor3~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N28
fiftyfivenm_lcell_comb \memories|WideXor3 (
// Equation(s):
// \memories|WideXor3~combout  = \memories|WideXor3~26_combout  $ (\memories|WideXor3~31_combout  $ (\memories|WideXor3~25_combout  $ (\memories|WideXor3~20_combout )))

	.dataa(\memories|WideXor3~26_combout ),
	.datab(\memories|WideXor3~31_combout ),
	.datac(\memories|WideXor3~25_combout ),
	.datad(\memories|WideXor3~20_combout ),
	.cin(gnd),
	.combout(\memories|WideXor3~combout ),
	.cout());
// synopsys translate_off
defparam \memories|WideXor3 .lut_mask = 16'h6996;
defparam \memories|WideXor3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N8
fiftyfivenm_io_ibuf \iRx_serial~input (
	.i(iRx_serial),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\iRx_serial~input_o ));
// synopsys translate_off
defparam \iRx_serial~input .bus_hold = "false";
defparam \iRx_serial~input .listen_to_nsleep_signal = "false";
defparam \iRx_serial~input .simulate_z_as = "z";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~GND~combout ),
	.par_en(vcc),
	.xe_ye(\~GND~combout ),
	.se(\~GND~combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~GND~combout ),
	.usr_pwd(vcc),
	.tsen(\~GND~combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~GND~combout ),
	.usr_pwd(vcc),
	.tsen(\~GND~combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign LEDR[0] = \LEDR[0]~output_o ;

assign LEDR[1] = \LEDR[1]~output_o ;

assign LEDR[2] = \LEDR[2]~output_o ;

assign LEDR[3] = \LEDR[3]~output_o ;

assign LEDR[4] = \LEDR[4]~output_o ;

assign LEDR[5] = \LEDR[5]~output_o ;

assign LEDR[6] = \LEDR[6]~output_o ;

assign LEDR[7] = \LEDR[7]~output_o ;

assign LEDR[8] = \LEDR[8]~output_o ;

assign LEDR[9] = \LEDR[9]~output_o ;

assign oTx_Serial = \oTx_Serial~output_o ;

assign clk_1hz = \clk_1hz~output_o ;

assign xor_tot = \xor_tot~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
