Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Mar 29 12:56:08 2019
| Host         : DESKTOP-DSNARA2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file tetris_timing_summary_routed.rpt -pb tetris_timing_summary_routed.pb -rpx tetris_timing_summary_routed.rpx -warn_on_violation
| Design       : tetris
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 50 register/latch pins with no clock driven by root clock pin: flag_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lb/Q1_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lb/Q2_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lb/Q3_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rb/Q1_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rb/Q2_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rb/Q3_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rotb/Q1_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rotb/Q2_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rotb/Q3_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 53 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -19.061   -10319.184                    626                 1186        0.240        0.000                      0                 1186        4.500        0.000                       0                   565  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -19.061   -10319.184                    626                 1186        0.240        0.000                      0                 1186        4.500        0.000                       0                   565  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          626  Failing Endpoints,  Worst Slack      -19.061ns,  Total Violation   -10319.183ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.240ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -19.061ns  (required time - arrival time)
  Source:                 ayy_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MATRICE_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.034ns  (logic 9.106ns (31.363%)  route 19.928ns (68.637%))
  Logic Levels:           40  (CARRY4=18 LUT2=3 LUT3=3 LUT4=3 LUT5=1 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.721     5.242    clk_IBUF_BUFG
    SLICE_X22Y126        FDRE                                         r  ayy_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y126        FDRE (Prop_fdre_C_Q)         0.456     5.698 r  ayy_reg[1][2]/Q
                         net (fo=58, routed)          1.589     7.287    ayy_reg_n_0_[1][2]
    SLICE_X39Y121        LUT3 (Prop_lut3_I0_O)        0.124     7.411 r  ayy[2][3]_i_4/O
                         net (fo=1, routed)           0.799     8.210    ayy[2][3]_i_4_n_0
    SLICE_X41Y122        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.595 r  ayy_reg[2][3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.595    ayy_reg[2][3]_i_3_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.709 r  ayy_reg[2][7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.709    ayy_reg[2][7]_i_3_n_0
    SLICE_X41Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.823 r  ayy_reg[2][13]_i_3/CO[3]
                         net (fo=1, routed)           0.009     8.832    ayy_reg[2][13]_i_3_n_0
    SLICE_X41Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.946 r  ayy_reg[2][13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.946    ayy_reg[2][13]_i_2_n_0
    SLICE_X41Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.060 r  ayy_reg[2][16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.060    ayy_reg[2][16]_i_2_n_0
    SLICE_X41Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.174 r  ayy_reg[2][23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.174    ayy_reg[2][23]_i_3_n_0
    SLICE_X41Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.508 f  ayy_reg[2][27]_i_3/O[1]
                         net (fo=5, routed)           1.014    10.522    ayy_reg[2][27]_i_3_n_6
    SLICE_X36Y126        LUT2 (Prop_lut2_I0_O)        0.303    10.825 r  ayy[0][17]_i_224/O
                         net (fo=1, routed)           0.000    10.825    ayy[0][17]_i_224_n_0
    SLICE_X36Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.375 r  ayy_reg[0][17]_i_133/CO[3]
                         net (fo=1, routed)           0.000    11.375    ayy_reg[0][17]_i_133_n_0
    SLICE_X36Y127        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.646 f  ayy_reg[0][17]_i_54/CO[0]
                         net (fo=1, routed)           1.251    12.897    free2332_in
    SLICE_X34Y131        LUT6 (Prop_lut6_I1_O)        0.373    13.270 f  ayy[0][17]_i_32/O
                         net (fo=1, routed)           0.161    13.431    ayy[0][17]_i_32_n_0
    SLICE_X34Y131        LUT6 (Prop_lut6_I0_O)        0.124    13.555 f  ayy[0][17]_i_15/O
                         net (fo=2, routed)           0.317    13.872    ayy[0][17]_i_15_n_0
    SLICE_X34Y130        LUT6 (Prop_lut6_I1_O)        0.124    13.996 r  ayy[0][17]_i_3/O
                         net (fo=716, routed)         0.861    14.857    ayy[0][17]_i_3_n_0
    SLICE_X45Y131        LUT3 (Prop_lut3_I1_O)        0.124    14.981 r  axx[3][2]_i_18/O
                         net (fo=20, routed)          0.594    15.575    axx[3][2]_i_18_n_0
    SLICE_X47Y126        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.155 r  axx_reg[3][2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.155    axx_reg[3][2]_i_13_n_0
    SLICE_X47Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.269 r  axx_reg[3][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.269    axx_reg[3][8]_i_9_n_0
    SLICE_X47Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.383 r  axx_reg[3][12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.383    axx_reg[3][12]_i_8_n_0
    SLICE_X47Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.497 r  axx_reg[3][16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.497    axx_reg[3][16]_i_8_n_0
    SLICE_X47Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.611 r  axx_reg[3][20]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.611    axx_reg[3][20]_i_8_n_0
    SLICE_X47Y131        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.833 f  axx_reg[3][24]_i_8/O[0]
                         net (fo=3, routed)           0.931    17.764    axx_reg[3][24]_i_8_n_7
    SLICE_X45Y128        LUT2 (Prop_lut2_I0_O)        0.299    18.063 r  axx[0][31]_i_247/O
                         net (fo=1, routed)           0.000    18.063    axx[0][31]_i_247_n_0
    SLICE_X45Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.613 r  axx_reg[0][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    18.613    axx_reg[0][31]_i_171_n_0
    SLICE_X45Y129        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.841 f  axx_reg[0][31]_i_70/CO[2]
                         net (fo=1, routed)           1.155    19.996    axx_reg[0][31]_i_70_n_1
    SLICE_X49Y129        LUT4 (Prop_lut4_I0_O)        0.313    20.309 f  axx[0][31]_i_29/O
                         net (fo=1, routed)           0.149    20.458    axx[0][31]_i_29_n_0
    SLICE_X49Y129        LUT4 (Prop_lut4_I1_O)        0.124    20.582 f  axx[0][31]_i_12/O
                         net (fo=2, routed)           0.312    20.894    axx[0][31]_i_12_n_0
    SLICE_X48Y128        LUT6 (Prop_lut6_I3_O)        0.124    21.018 r  axx[0][31]_i_4/O
                         net (fo=184, routed)         0.946    21.963    axx[0][31]_i_4_n_0
    SLICE_X45Y130        LUT4 (Prop_lut4_I3_O)        0.124    22.087 r  axx[0][4]_i_4/O
                         net (fo=13, routed)          0.666    22.753    axx[0][4]_i_4_n_0
    SLICE_X37Y130        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    23.235 r  axx_reg[0][4]_i_2/O[0]
                         net (fo=22, routed)          1.127    24.362    free2__0[1]
    SLICE_X51Y130        MUXF7 (Prop_muxf7_S_O)       0.451    24.813 r  axx_reg[0][0]_i_26/O
                         net (fo=1, routed)           0.909    25.722    axx_reg[0][0]_i_26_n_0
    SLICE_X34Y131        LUT6 (Prop_lut6_I5_O)        0.299    26.021 r  axx[0][0]_i_9/O
                         net (fo=2, routed)           0.694    26.716    axx[0][0]_i_9_n_0
    SLICE_X34Y131        LUT6 (Prop_lut6_I4_O)        0.124    26.840 r  axx[0][0]_i_3/O
                         net (fo=169, routed)         0.870    27.709    axx[0][0]_i_3_n_0
    SLICE_X31Y135        LUT3 (Prop_lut3_I1_O)        0.124    27.833 f  axx[0][2]_i_3/O
                         net (fo=33, routed)          1.082    28.915    axx[0][2]_i_3_n_0
    SLICE_X25Y134        LUT6 (Prop_lut6_I0_O)        0.124    29.039 f  ayy[0][31]_i_8/O
                         net (fo=1, routed)           0.807    29.846    ayy[0][31]_i_8_n_0
    SLICE_X22Y134        LUT6 (Prop_lut6_I1_O)        0.124    29.970 f  ayy[0][31]_i_3/O
                         net (fo=345, routed)         0.626    30.596    ayy[0][31]_i_3_n_0
    SLICE_X21Y133        LUT2 (Prop_lut2_I0_O)        0.124    30.720 f  ayy[0][17]_i_4/O
                         net (fo=163, routed)         0.812    31.532    ayy[0][17]_i_4_n_0
    SLICE_X18Y132        LUT6 (Prop_lut6_I3_O)        0.124    31.656 f  MATRICE[0][0]_i_29/O
                         net (fo=8, routed)           1.169    32.826    MATRICE[0][0]_i_29_n_0
    SLICE_X18Y140        LUT5 (Prop_lut5_I1_O)        0.124    32.950 f  MATRICE[0][7]_i_12/O
                         net (fo=1, routed)           0.586    33.536    randgen/MATRICE_reg[0][7]_4
    SLICE_X18Y142        LUT6 (Prop_lut6_I2_O)        0.124    33.660 f  randgen/MATRICE[0][7]_i_3/O
                         net (fo=1, routed)           0.492    34.152    randgen/MATRICE[0][7]_i_3_n_0
    SLICE_X19Y142        LUT6 (Prop_lut6_I1_O)        0.124    34.276 r  randgen/MATRICE[0][7]_i_1/O
                         net (fo=1, routed)           0.000    34.276    randgen_n_127
    SLICE_X19Y142        FDRE                                         r  MATRICE_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.613    14.954    clk_IBUF_BUFG
    SLICE_X19Y142        FDRE                                         r  MATRICE_reg[0][7]/C
                         clock pessimism              0.267    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X19Y142        FDRE (Setup_fdre_C_D)        0.029    15.215    MATRICE_reg[0][7]
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                         -34.276    
  -------------------------------------------------------------------
                         slack                                -19.061    

Slack (VIOLATED) :        -19.017ns  (required time - arrival time)
  Source:                 ayy_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MATRICE_reg[10][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.042ns  (logic 9.106ns (31.355%)  route 19.936ns (68.645%))
  Logic Levels:           40  (CARRY4=18 LUT2=3 LUT3=3 LUT4=4 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.721     5.242    clk_IBUF_BUFG
    SLICE_X22Y126        FDRE                                         r  ayy_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y126        FDRE (Prop_fdre_C_Q)         0.456     5.698 r  ayy_reg[1][2]/Q
                         net (fo=58, routed)          1.589     7.287    ayy_reg_n_0_[1][2]
    SLICE_X39Y121        LUT3 (Prop_lut3_I0_O)        0.124     7.411 r  ayy[2][3]_i_4/O
                         net (fo=1, routed)           0.799     8.210    ayy[2][3]_i_4_n_0
    SLICE_X41Y122        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.595 r  ayy_reg[2][3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.595    ayy_reg[2][3]_i_3_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.709 r  ayy_reg[2][7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.709    ayy_reg[2][7]_i_3_n_0
    SLICE_X41Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.823 r  ayy_reg[2][13]_i_3/CO[3]
                         net (fo=1, routed)           0.009     8.832    ayy_reg[2][13]_i_3_n_0
    SLICE_X41Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.946 r  ayy_reg[2][13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.946    ayy_reg[2][13]_i_2_n_0
    SLICE_X41Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.060 r  ayy_reg[2][16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.060    ayy_reg[2][16]_i_2_n_0
    SLICE_X41Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.174 r  ayy_reg[2][23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.174    ayy_reg[2][23]_i_3_n_0
    SLICE_X41Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.508 f  ayy_reg[2][27]_i_3/O[1]
                         net (fo=5, routed)           1.014    10.522    ayy_reg[2][27]_i_3_n_6
    SLICE_X36Y126        LUT2 (Prop_lut2_I0_O)        0.303    10.825 r  ayy[0][17]_i_224/O
                         net (fo=1, routed)           0.000    10.825    ayy[0][17]_i_224_n_0
    SLICE_X36Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.375 r  ayy_reg[0][17]_i_133/CO[3]
                         net (fo=1, routed)           0.000    11.375    ayy_reg[0][17]_i_133_n_0
    SLICE_X36Y127        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.646 f  ayy_reg[0][17]_i_54/CO[0]
                         net (fo=1, routed)           1.251    12.897    free2332_in
    SLICE_X34Y131        LUT6 (Prop_lut6_I1_O)        0.373    13.270 f  ayy[0][17]_i_32/O
                         net (fo=1, routed)           0.161    13.431    ayy[0][17]_i_32_n_0
    SLICE_X34Y131        LUT6 (Prop_lut6_I0_O)        0.124    13.555 f  ayy[0][17]_i_15/O
                         net (fo=2, routed)           0.317    13.872    ayy[0][17]_i_15_n_0
    SLICE_X34Y130        LUT6 (Prop_lut6_I1_O)        0.124    13.996 r  ayy[0][17]_i_3/O
                         net (fo=716, routed)         0.861    14.857    ayy[0][17]_i_3_n_0
    SLICE_X45Y131        LUT3 (Prop_lut3_I1_O)        0.124    14.981 r  axx[3][2]_i_18/O
                         net (fo=20, routed)          0.594    15.575    axx[3][2]_i_18_n_0
    SLICE_X47Y126        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.155 r  axx_reg[3][2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.155    axx_reg[3][2]_i_13_n_0
    SLICE_X47Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.269 r  axx_reg[3][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.269    axx_reg[3][8]_i_9_n_0
    SLICE_X47Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.383 r  axx_reg[3][12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.383    axx_reg[3][12]_i_8_n_0
    SLICE_X47Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.497 r  axx_reg[3][16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.497    axx_reg[3][16]_i_8_n_0
    SLICE_X47Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.611 r  axx_reg[3][20]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.611    axx_reg[3][20]_i_8_n_0
    SLICE_X47Y131        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.833 f  axx_reg[3][24]_i_8/O[0]
                         net (fo=3, routed)           0.931    17.764    axx_reg[3][24]_i_8_n_7
    SLICE_X45Y128        LUT2 (Prop_lut2_I0_O)        0.299    18.063 r  axx[0][31]_i_247/O
                         net (fo=1, routed)           0.000    18.063    axx[0][31]_i_247_n_0
    SLICE_X45Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.613 r  axx_reg[0][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    18.613    axx_reg[0][31]_i_171_n_0
    SLICE_X45Y129        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.841 f  axx_reg[0][31]_i_70/CO[2]
                         net (fo=1, routed)           1.155    19.996    axx_reg[0][31]_i_70_n_1
    SLICE_X49Y129        LUT4 (Prop_lut4_I0_O)        0.313    20.309 f  axx[0][31]_i_29/O
                         net (fo=1, routed)           0.149    20.458    axx[0][31]_i_29_n_0
    SLICE_X49Y129        LUT4 (Prop_lut4_I1_O)        0.124    20.582 f  axx[0][31]_i_12/O
                         net (fo=2, routed)           0.312    20.894    axx[0][31]_i_12_n_0
    SLICE_X48Y128        LUT6 (Prop_lut6_I3_O)        0.124    21.018 r  axx[0][31]_i_4/O
                         net (fo=184, routed)         0.946    21.963    axx[0][31]_i_4_n_0
    SLICE_X45Y130        LUT4 (Prop_lut4_I3_O)        0.124    22.087 r  axx[0][4]_i_4/O
                         net (fo=13, routed)          0.666    22.753    axx[0][4]_i_4_n_0
    SLICE_X37Y130        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    23.235 r  axx_reg[0][4]_i_2/O[0]
                         net (fo=22, routed)          1.127    24.362    free2__0[1]
    SLICE_X51Y130        MUXF7 (Prop_muxf7_S_O)       0.451    24.813 r  axx_reg[0][0]_i_26/O
                         net (fo=1, routed)           0.909    25.722    axx_reg[0][0]_i_26_n_0
    SLICE_X34Y131        LUT6 (Prop_lut6_I5_O)        0.299    26.021 r  axx[0][0]_i_9/O
                         net (fo=2, routed)           0.694    26.716    axx[0][0]_i_9_n_0
    SLICE_X34Y131        LUT6 (Prop_lut6_I4_O)        0.124    26.840 r  axx[0][0]_i_3/O
                         net (fo=169, routed)         0.870    27.709    axx[0][0]_i_3_n_0
    SLICE_X31Y135        LUT3 (Prop_lut3_I1_O)        0.124    27.833 f  axx[0][2]_i_3/O
                         net (fo=33, routed)          1.082    28.915    axx[0][2]_i_3_n_0
    SLICE_X25Y134        LUT6 (Prop_lut6_I0_O)        0.124    29.039 f  ayy[0][31]_i_8/O
                         net (fo=1, routed)           0.807    29.846    ayy[0][31]_i_8_n_0
    SLICE_X22Y134        LUT6 (Prop_lut6_I1_O)        0.124    29.970 f  ayy[0][31]_i_3/O
                         net (fo=345, routed)         0.626    30.596    ayy[0][31]_i_3_n_0
    SLICE_X21Y133        LUT2 (Prop_lut2_I0_O)        0.124    30.720 f  ayy[0][17]_i_4/O
                         net (fo=163, routed)         0.968    31.688    ayy[0][17]_i_4_n_0
    SLICE_X17Y136        LUT6 (Prop_lut6_I5_O)        0.124    31.812 r  MATRICE[11][7]_i_10/O
                         net (fo=16, routed)          1.070    32.882    randgen/MATRICE_reg[2][7]_5
    SLICE_X14Y138        LUT6 (Prop_lut6_I0_O)        0.124    33.006 r  randgen/MATRICE[10][7]_i_10/O
                         net (fo=1, routed)           0.426    33.432    randgen/MATRICE[10][7]_i_10_n_0
    SLICE_X14Y138        LUT4 (Prop_lut4_I1_O)        0.124    33.556 r  randgen/MATRICE[10][7]_i_3/O
                         net (fo=1, routed)           0.604    34.160    randgen/MATRICE[10][7]_i_3_n_0
    SLICE_X14Y140        LUT6 (Prop_lut6_I1_O)        0.124    34.284 r  randgen/MATRICE[10][7]_i_1/O
                         net (fo=1, routed)           0.000    34.284    randgen_n_7
    SLICE_X14Y140        FDRE                                         r  MATRICE_reg[10][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.613    14.954    clk_IBUF_BUFG
    SLICE_X14Y140        FDRE                                         r  MATRICE_reg[10][7]/C
                         clock pessimism              0.267    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X14Y140        FDRE (Setup_fdre_C_D)        0.081    15.267    MATRICE_reg[10][7]
  -------------------------------------------------------------------
                         required time                         15.267    
                         arrival time                         -34.284    
  -------------------------------------------------------------------
                         slack                                -19.017    

Slack (VIOLATED) :        -18.993ns  (required time - arrival time)
  Source:                 ayy_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MATRICE_reg[3][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.966ns  (logic 9.106ns (31.437%)  route 19.860ns (68.563%))
  Logic Levels:           40  (CARRY4=18 LUT2=4 LUT3=3 LUT4=3 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.721     5.242    clk_IBUF_BUFG
    SLICE_X22Y126        FDRE                                         r  ayy_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y126        FDRE (Prop_fdre_C_Q)         0.456     5.698 r  ayy_reg[1][2]/Q
                         net (fo=58, routed)          1.589     7.287    ayy_reg_n_0_[1][2]
    SLICE_X39Y121        LUT3 (Prop_lut3_I0_O)        0.124     7.411 r  ayy[2][3]_i_4/O
                         net (fo=1, routed)           0.799     8.210    ayy[2][3]_i_4_n_0
    SLICE_X41Y122        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.595 r  ayy_reg[2][3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.595    ayy_reg[2][3]_i_3_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.709 r  ayy_reg[2][7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.709    ayy_reg[2][7]_i_3_n_0
    SLICE_X41Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.823 r  ayy_reg[2][13]_i_3/CO[3]
                         net (fo=1, routed)           0.009     8.832    ayy_reg[2][13]_i_3_n_0
    SLICE_X41Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.946 r  ayy_reg[2][13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.946    ayy_reg[2][13]_i_2_n_0
    SLICE_X41Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.060 r  ayy_reg[2][16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.060    ayy_reg[2][16]_i_2_n_0
    SLICE_X41Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.174 r  ayy_reg[2][23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.174    ayy_reg[2][23]_i_3_n_0
    SLICE_X41Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.508 f  ayy_reg[2][27]_i_3/O[1]
                         net (fo=5, routed)           1.014    10.522    ayy_reg[2][27]_i_3_n_6
    SLICE_X36Y126        LUT2 (Prop_lut2_I0_O)        0.303    10.825 r  ayy[0][17]_i_224/O
                         net (fo=1, routed)           0.000    10.825    ayy[0][17]_i_224_n_0
    SLICE_X36Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.375 r  ayy_reg[0][17]_i_133/CO[3]
                         net (fo=1, routed)           0.000    11.375    ayy_reg[0][17]_i_133_n_0
    SLICE_X36Y127        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.646 f  ayy_reg[0][17]_i_54/CO[0]
                         net (fo=1, routed)           1.251    12.897    free2332_in
    SLICE_X34Y131        LUT6 (Prop_lut6_I1_O)        0.373    13.270 f  ayy[0][17]_i_32/O
                         net (fo=1, routed)           0.161    13.431    ayy[0][17]_i_32_n_0
    SLICE_X34Y131        LUT6 (Prop_lut6_I0_O)        0.124    13.555 f  ayy[0][17]_i_15/O
                         net (fo=2, routed)           0.317    13.872    ayy[0][17]_i_15_n_0
    SLICE_X34Y130        LUT6 (Prop_lut6_I1_O)        0.124    13.996 r  ayy[0][17]_i_3/O
                         net (fo=716, routed)         0.861    14.857    ayy[0][17]_i_3_n_0
    SLICE_X45Y131        LUT3 (Prop_lut3_I1_O)        0.124    14.981 r  axx[3][2]_i_18/O
                         net (fo=20, routed)          0.594    15.575    axx[3][2]_i_18_n_0
    SLICE_X47Y126        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.155 r  axx_reg[3][2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.155    axx_reg[3][2]_i_13_n_0
    SLICE_X47Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.269 r  axx_reg[3][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.269    axx_reg[3][8]_i_9_n_0
    SLICE_X47Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.383 r  axx_reg[3][12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.383    axx_reg[3][12]_i_8_n_0
    SLICE_X47Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.497 r  axx_reg[3][16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.497    axx_reg[3][16]_i_8_n_0
    SLICE_X47Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.611 r  axx_reg[3][20]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.611    axx_reg[3][20]_i_8_n_0
    SLICE_X47Y131        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.833 f  axx_reg[3][24]_i_8/O[0]
                         net (fo=3, routed)           0.931    17.764    axx_reg[3][24]_i_8_n_7
    SLICE_X45Y128        LUT2 (Prop_lut2_I0_O)        0.299    18.063 r  axx[0][31]_i_247/O
                         net (fo=1, routed)           0.000    18.063    axx[0][31]_i_247_n_0
    SLICE_X45Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.613 r  axx_reg[0][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    18.613    axx_reg[0][31]_i_171_n_0
    SLICE_X45Y129        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.841 f  axx_reg[0][31]_i_70/CO[2]
                         net (fo=1, routed)           1.155    19.996    axx_reg[0][31]_i_70_n_1
    SLICE_X49Y129        LUT4 (Prop_lut4_I0_O)        0.313    20.309 f  axx[0][31]_i_29/O
                         net (fo=1, routed)           0.149    20.458    axx[0][31]_i_29_n_0
    SLICE_X49Y129        LUT4 (Prop_lut4_I1_O)        0.124    20.582 f  axx[0][31]_i_12/O
                         net (fo=2, routed)           0.312    20.894    axx[0][31]_i_12_n_0
    SLICE_X48Y128        LUT6 (Prop_lut6_I3_O)        0.124    21.018 r  axx[0][31]_i_4/O
                         net (fo=184, routed)         0.946    21.963    axx[0][31]_i_4_n_0
    SLICE_X45Y130        LUT4 (Prop_lut4_I3_O)        0.124    22.087 r  axx[0][4]_i_4/O
                         net (fo=13, routed)          0.666    22.753    axx[0][4]_i_4_n_0
    SLICE_X37Y130        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    23.235 r  axx_reg[0][4]_i_2/O[0]
                         net (fo=22, routed)          1.127    24.362    free2__0[1]
    SLICE_X51Y130        MUXF7 (Prop_muxf7_S_O)       0.451    24.813 r  axx_reg[0][0]_i_26/O
                         net (fo=1, routed)           0.909    25.722    axx_reg[0][0]_i_26_n_0
    SLICE_X34Y131        LUT6 (Prop_lut6_I5_O)        0.299    26.021 r  axx[0][0]_i_9/O
                         net (fo=2, routed)           0.694    26.716    axx[0][0]_i_9_n_0
    SLICE_X34Y131        LUT6 (Prop_lut6_I4_O)        0.124    26.840 r  axx[0][0]_i_3/O
                         net (fo=169, routed)         0.870    27.709    axx[0][0]_i_3_n_0
    SLICE_X31Y135        LUT3 (Prop_lut3_I1_O)        0.124    27.833 f  axx[0][2]_i_3/O
                         net (fo=33, routed)          1.082    28.915    axx[0][2]_i_3_n_0
    SLICE_X25Y134        LUT6 (Prop_lut6_I0_O)        0.124    29.039 f  ayy[0][31]_i_8/O
                         net (fo=1, routed)           0.807    29.846    ayy[0][31]_i_8_n_0
    SLICE_X22Y134        LUT6 (Prop_lut6_I1_O)        0.124    29.970 f  ayy[0][31]_i_3/O
                         net (fo=345, routed)         0.769    30.739    ayy[0][31]_i_3_n_0
    SLICE_X19Y134        LUT2 (Prop_lut2_I1_O)        0.124    30.863 r  ayy[0][3]_i_3/O
                         net (fo=25, routed)          0.708    31.572    randgen/ayy_reg[0][0]
    SLICE_X19Y133        LUT6 (Prop_lut6_I4_O)        0.124    31.696 f  randgen/MATRICE[7][0]_i_10/O
                         net (fo=7, routed)           0.807    32.502    randgen/MATRICE[7][0]_i_10_n_0
    SLICE_X19Y138        LUT2 (Prop_lut2_I0_O)        0.124    32.626 f  randgen/MATRICE[3][0]_i_8/O
                         net (fo=8, routed)           0.712    33.338    randgen/MATRICE[3][0]_i_8_n_0
    SLICE_X15Y138        LUT6 (Prop_lut6_I3_O)        0.124    33.462 r  randgen/MATRICE[3][4]_i_4/O
                         net (fo=1, routed)           0.622    34.084    randgen/MATRICE[3][4]_i_4_n_0
    SLICE_X15Y139        LUT6 (Prop_lut6_I2_O)        0.124    34.208 r  randgen/MATRICE[3][4]_i_1/O
                         net (fo=1, routed)           0.000    34.208    randgen_n_60
    SLICE_X15Y139        FDRE                                         r  MATRICE_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.613    14.954    clk_IBUF_BUFG
    SLICE_X15Y139        FDRE                                         r  MATRICE_reg[3][4]/C
                         clock pessimism              0.267    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X15Y139        FDRE (Setup_fdre_C_D)        0.029    15.215    MATRICE_reg[3][4]
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                         -34.208    
  -------------------------------------------------------------------
                         slack                                -18.993    

Slack (VIOLATED) :        -18.957ns  (required time - arrival time)
  Source:                 ayy_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MATRICE_reg[6][5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.928ns  (logic 9.106ns (31.478%)  route 19.822ns (68.522%))
  Logic Levels:           40  (CARRY4=18 LUT2=3 LUT3=3 LUT4=3 LUT5=1 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.721     5.242    clk_IBUF_BUFG
    SLICE_X22Y126        FDRE                                         r  ayy_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y126        FDRE (Prop_fdre_C_Q)         0.456     5.698 r  ayy_reg[1][2]/Q
                         net (fo=58, routed)          1.589     7.287    ayy_reg_n_0_[1][2]
    SLICE_X39Y121        LUT3 (Prop_lut3_I0_O)        0.124     7.411 r  ayy[2][3]_i_4/O
                         net (fo=1, routed)           0.799     8.210    ayy[2][3]_i_4_n_0
    SLICE_X41Y122        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.595 r  ayy_reg[2][3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.595    ayy_reg[2][3]_i_3_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.709 r  ayy_reg[2][7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.709    ayy_reg[2][7]_i_3_n_0
    SLICE_X41Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.823 r  ayy_reg[2][13]_i_3/CO[3]
                         net (fo=1, routed)           0.009     8.832    ayy_reg[2][13]_i_3_n_0
    SLICE_X41Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.946 r  ayy_reg[2][13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.946    ayy_reg[2][13]_i_2_n_0
    SLICE_X41Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.060 r  ayy_reg[2][16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.060    ayy_reg[2][16]_i_2_n_0
    SLICE_X41Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.174 r  ayy_reg[2][23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.174    ayy_reg[2][23]_i_3_n_0
    SLICE_X41Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.508 f  ayy_reg[2][27]_i_3/O[1]
                         net (fo=5, routed)           1.014    10.522    ayy_reg[2][27]_i_3_n_6
    SLICE_X36Y126        LUT2 (Prop_lut2_I0_O)        0.303    10.825 r  ayy[0][17]_i_224/O
                         net (fo=1, routed)           0.000    10.825    ayy[0][17]_i_224_n_0
    SLICE_X36Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.375 r  ayy_reg[0][17]_i_133/CO[3]
                         net (fo=1, routed)           0.000    11.375    ayy_reg[0][17]_i_133_n_0
    SLICE_X36Y127        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.646 f  ayy_reg[0][17]_i_54/CO[0]
                         net (fo=1, routed)           1.251    12.897    free2332_in
    SLICE_X34Y131        LUT6 (Prop_lut6_I1_O)        0.373    13.270 f  ayy[0][17]_i_32/O
                         net (fo=1, routed)           0.161    13.431    ayy[0][17]_i_32_n_0
    SLICE_X34Y131        LUT6 (Prop_lut6_I0_O)        0.124    13.555 f  ayy[0][17]_i_15/O
                         net (fo=2, routed)           0.317    13.872    ayy[0][17]_i_15_n_0
    SLICE_X34Y130        LUT6 (Prop_lut6_I1_O)        0.124    13.996 r  ayy[0][17]_i_3/O
                         net (fo=716, routed)         0.861    14.857    ayy[0][17]_i_3_n_0
    SLICE_X45Y131        LUT3 (Prop_lut3_I1_O)        0.124    14.981 r  axx[3][2]_i_18/O
                         net (fo=20, routed)          0.594    15.575    axx[3][2]_i_18_n_0
    SLICE_X47Y126        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.155 r  axx_reg[3][2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.155    axx_reg[3][2]_i_13_n_0
    SLICE_X47Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.269 r  axx_reg[3][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.269    axx_reg[3][8]_i_9_n_0
    SLICE_X47Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.383 r  axx_reg[3][12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.383    axx_reg[3][12]_i_8_n_0
    SLICE_X47Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.497 r  axx_reg[3][16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.497    axx_reg[3][16]_i_8_n_0
    SLICE_X47Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.611 r  axx_reg[3][20]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.611    axx_reg[3][20]_i_8_n_0
    SLICE_X47Y131        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.833 f  axx_reg[3][24]_i_8/O[0]
                         net (fo=3, routed)           0.931    17.764    axx_reg[3][24]_i_8_n_7
    SLICE_X45Y128        LUT2 (Prop_lut2_I0_O)        0.299    18.063 r  axx[0][31]_i_247/O
                         net (fo=1, routed)           0.000    18.063    axx[0][31]_i_247_n_0
    SLICE_X45Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.613 r  axx_reg[0][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    18.613    axx_reg[0][31]_i_171_n_0
    SLICE_X45Y129        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.841 f  axx_reg[0][31]_i_70/CO[2]
                         net (fo=1, routed)           1.155    19.996    axx_reg[0][31]_i_70_n_1
    SLICE_X49Y129        LUT4 (Prop_lut4_I0_O)        0.313    20.309 f  axx[0][31]_i_29/O
                         net (fo=1, routed)           0.149    20.458    axx[0][31]_i_29_n_0
    SLICE_X49Y129        LUT4 (Prop_lut4_I1_O)        0.124    20.582 f  axx[0][31]_i_12/O
                         net (fo=2, routed)           0.312    20.894    axx[0][31]_i_12_n_0
    SLICE_X48Y128        LUT6 (Prop_lut6_I3_O)        0.124    21.018 r  axx[0][31]_i_4/O
                         net (fo=184, routed)         0.946    21.963    axx[0][31]_i_4_n_0
    SLICE_X45Y130        LUT4 (Prop_lut4_I3_O)        0.124    22.087 r  axx[0][4]_i_4/O
                         net (fo=13, routed)          0.666    22.753    axx[0][4]_i_4_n_0
    SLICE_X37Y130        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    23.235 r  axx_reg[0][4]_i_2/O[0]
                         net (fo=22, routed)          1.127    24.362    free2__0[1]
    SLICE_X51Y130        MUXF7 (Prop_muxf7_S_O)       0.451    24.813 r  axx_reg[0][0]_i_26/O
                         net (fo=1, routed)           0.909    25.722    axx_reg[0][0]_i_26_n_0
    SLICE_X34Y131        LUT6 (Prop_lut6_I5_O)        0.299    26.021 r  axx[0][0]_i_9/O
                         net (fo=2, routed)           0.694    26.716    axx[0][0]_i_9_n_0
    SLICE_X34Y131        LUT6 (Prop_lut6_I4_O)        0.124    26.840 r  axx[0][0]_i_3/O
                         net (fo=169, routed)         0.870    27.709    axx[0][0]_i_3_n_0
    SLICE_X31Y135        LUT3 (Prop_lut3_I1_O)        0.124    27.833 f  axx[0][2]_i_3/O
                         net (fo=33, routed)          1.082    28.915    axx[0][2]_i_3_n_0
    SLICE_X25Y134        LUT6 (Prop_lut6_I0_O)        0.124    29.039 f  ayy[0][31]_i_8/O
                         net (fo=1, routed)           0.807    29.846    ayy[0][31]_i_8_n_0
    SLICE_X22Y134        LUT6 (Prop_lut6_I1_O)        0.124    29.970 f  ayy[0][31]_i_3/O
                         net (fo=345, routed)         0.626    30.596    ayy[0][31]_i_3_n_0
    SLICE_X21Y133        LUT2 (Prop_lut2_I0_O)        0.124    30.720 f  ayy[0][17]_i_4/O
                         net (fo=163, routed)         1.067    31.788    randgen/ayy_reg[1][0]
    SLICE_X13Y134        LUT6 (Prop_lut6_I3_O)        0.124    31.912 f  randgen/MATRICE[6][0]_i_26/O
                         net (fo=2, routed)           0.585    32.496    randgen/MATRICE[6][0]_i_26_n_0
    SLICE_X13Y136        LUT6 (Prop_lut6_I5_O)        0.124    32.620 f  randgen/MATRICE[6][0]_i_12/O
                         net (fo=8, routed)           0.669    33.289    randgen/MATRICE[6][0]_i_12_n_0
    SLICE_X13Y136        LUT6 (Prop_lut6_I1_O)        0.124    33.413 r  randgen/MATRICE[6][5]_i_3/O
                         net (fo=1, routed)           0.633    34.046    randgen/MATRICE[6][5]_i_3_n_0
    SLICE_X13Y137        LUT5 (Prop_lut5_I1_O)        0.124    34.170 r  randgen/MATRICE[6][5]_i_1/O
                         net (fo=1, routed)           0.000    34.170    randgen_n_93
    SLICE_X13Y137        FDSE                                         r  MATRICE_reg[6][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.611    14.952    clk_IBUF_BUFG
    SLICE_X13Y137        FDSE                                         r  MATRICE_reg[6][5]/C
                         clock pessimism              0.267    15.219    
                         clock uncertainty           -0.035    15.184    
    SLICE_X13Y137        FDSE (Setup_fdse_C_D)        0.029    15.213    MATRICE_reg[6][5]
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                         -34.170    
  -------------------------------------------------------------------
                         slack                                -18.957    

Slack (VIOLATED) :        -18.927ns  (required time - arrival time)
  Source:                 ayy_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MATRICE_reg[9][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.947ns  (logic 9.106ns (31.457%)  route 19.841ns (68.543%))
  Logic Levels:           40  (CARRY4=18 LUT2=2 LUT3=3 LUT4=3 LUT5=1 LUT6=12 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.721     5.242    clk_IBUF_BUFG
    SLICE_X22Y126        FDRE                                         r  ayy_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y126        FDRE (Prop_fdre_C_Q)         0.456     5.698 r  ayy_reg[1][2]/Q
                         net (fo=58, routed)          1.589     7.287    ayy_reg_n_0_[1][2]
    SLICE_X39Y121        LUT3 (Prop_lut3_I0_O)        0.124     7.411 r  ayy[2][3]_i_4/O
                         net (fo=1, routed)           0.799     8.210    ayy[2][3]_i_4_n_0
    SLICE_X41Y122        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.595 r  ayy_reg[2][3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.595    ayy_reg[2][3]_i_3_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.709 r  ayy_reg[2][7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.709    ayy_reg[2][7]_i_3_n_0
    SLICE_X41Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.823 r  ayy_reg[2][13]_i_3/CO[3]
                         net (fo=1, routed)           0.009     8.832    ayy_reg[2][13]_i_3_n_0
    SLICE_X41Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.946 r  ayy_reg[2][13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.946    ayy_reg[2][13]_i_2_n_0
    SLICE_X41Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.060 r  ayy_reg[2][16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.060    ayy_reg[2][16]_i_2_n_0
    SLICE_X41Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.174 r  ayy_reg[2][23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.174    ayy_reg[2][23]_i_3_n_0
    SLICE_X41Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.508 f  ayy_reg[2][27]_i_3/O[1]
                         net (fo=5, routed)           1.014    10.522    ayy_reg[2][27]_i_3_n_6
    SLICE_X36Y126        LUT2 (Prop_lut2_I0_O)        0.303    10.825 r  ayy[0][17]_i_224/O
                         net (fo=1, routed)           0.000    10.825    ayy[0][17]_i_224_n_0
    SLICE_X36Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.375 r  ayy_reg[0][17]_i_133/CO[3]
                         net (fo=1, routed)           0.000    11.375    ayy_reg[0][17]_i_133_n_0
    SLICE_X36Y127        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.646 f  ayy_reg[0][17]_i_54/CO[0]
                         net (fo=1, routed)           1.251    12.897    free2332_in
    SLICE_X34Y131        LUT6 (Prop_lut6_I1_O)        0.373    13.270 f  ayy[0][17]_i_32/O
                         net (fo=1, routed)           0.161    13.431    ayy[0][17]_i_32_n_0
    SLICE_X34Y131        LUT6 (Prop_lut6_I0_O)        0.124    13.555 f  ayy[0][17]_i_15/O
                         net (fo=2, routed)           0.317    13.872    ayy[0][17]_i_15_n_0
    SLICE_X34Y130        LUT6 (Prop_lut6_I1_O)        0.124    13.996 r  ayy[0][17]_i_3/O
                         net (fo=716, routed)         0.861    14.857    ayy[0][17]_i_3_n_0
    SLICE_X45Y131        LUT3 (Prop_lut3_I1_O)        0.124    14.981 r  axx[3][2]_i_18/O
                         net (fo=20, routed)          0.594    15.575    axx[3][2]_i_18_n_0
    SLICE_X47Y126        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.155 r  axx_reg[3][2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.155    axx_reg[3][2]_i_13_n_0
    SLICE_X47Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.269 r  axx_reg[3][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.269    axx_reg[3][8]_i_9_n_0
    SLICE_X47Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.383 r  axx_reg[3][12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.383    axx_reg[3][12]_i_8_n_0
    SLICE_X47Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.497 r  axx_reg[3][16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.497    axx_reg[3][16]_i_8_n_0
    SLICE_X47Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.611 r  axx_reg[3][20]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.611    axx_reg[3][20]_i_8_n_0
    SLICE_X47Y131        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.833 f  axx_reg[3][24]_i_8/O[0]
                         net (fo=3, routed)           0.931    17.764    axx_reg[3][24]_i_8_n_7
    SLICE_X45Y128        LUT2 (Prop_lut2_I0_O)        0.299    18.063 r  axx[0][31]_i_247/O
                         net (fo=1, routed)           0.000    18.063    axx[0][31]_i_247_n_0
    SLICE_X45Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.613 r  axx_reg[0][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    18.613    axx_reg[0][31]_i_171_n_0
    SLICE_X45Y129        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.841 f  axx_reg[0][31]_i_70/CO[2]
                         net (fo=1, routed)           1.155    19.996    axx_reg[0][31]_i_70_n_1
    SLICE_X49Y129        LUT4 (Prop_lut4_I0_O)        0.313    20.309 f  axx[0][31]_i_29/O
                         net (fo=1, routed)           0.149    20.458    axx[0][31]_i_29_n_0
    SLICE_X49Y129        LUT4 (Prop_lut4_I1_O)        0.124    20.582 f  axx[0][31]_i_12/O
                         net (fo=2, routed)           0.312    20.894    axx[0][31]_i_12_n_0
    SLICE_X48Y128        LUT6 (Prop_lut6_I3_O)        0.124    21.018 r  axx[0][31]_i_4/O
                         net (fo=184, routed)         0.946    21.963    axx[0][31]_i_4_n_0
    SLICE_X45Y130        LUT4 (Prop_lut4_I3_O)        0.124    22.087 r  axx[0][4]_i_4/O
                         net (fo=13, routed)          0.666    22.753    axx[0][4]_i_4_n_0
    SLICE_X37Y130        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    23.235 r  axx_reg[0][4]_i_2/O[0]
                         net (fo=22, routed)          1.127    24.362    free2__0[1]
    SLICE_X51Y130        MUXF7 (Prop_muxf7_S_O)       0.451    24.813 r  axx_reg[0][0]_i_26/O
                         net (fo=1, routed)           0.909    25.722    axx_reg[0][0]_i_26_n_0
    SLICE_X34Y131        LUT6 (Prop_lut6_I5_O)        0.299    26.021 r  axx[0][0]_i_9/O
                         net (fo=2, routed)           0.694    26.716    axx[0][0]_i_9_n_0
    SLICE_X34Y131        LUT6 (Prop_lut6_I4_O)        0.124    26.840 r  axx[0][0]_i_3/O
                         net (fo=169, routed)         0.870    27.709    axx[0][0]_i_3_n_0
    SLICE_X31Y135        LUT3 (Prop_lut3_I1_O)        0.124    27.833 r  axx[0][2]_i_3/O
                         net (fo=33, routed)          1.082    28.915    axx[0][2]_i_3_n_0
    SLICE_X25Y134        LUT6 (Prop_lut6_I0_O)        0.124    29.039 r  ayy[0][31]_i_8/O
                         net (fo=1, routed)           0.807    29.846    ayy[0][31]_i_8_n_0
    SLICE_X22Y134        LUT6 (Prop_lut6_I1_O)        0.124    29.970 r  ayy[0][31]_i_3/O
                         net (fo=345, routed)         1.053    31.023    ayy[0][31]_i_3_n_0
    SLICE_X18Y134        LUT5 (Prop_lut5_I2_O)        0.124    31.147 r  MATRICE[10][1]_i_34/O
                         net (fo=3, routed)           0.728    31.875    randgen/MATRICE[10][5]_i_11_1
    SLICE_X17Y135        LUT6 (Prop_lut6_I0_O)        0.124    31.999 r  randgen/MATRICE[9][0]_i_22/O
                         net (fo=8, routed)           0.625    32.624    randgen/MATRICE[9][0]_i_22_n_0
    SLICE_X16Y137        LUT6 (Prop_lut6_I5_O)        0.124    32.748 f  randgen/MATRICE[9][0]_i_11/O
                         net (fo=1, routed)           0.582    33.330    randgen/MATRICE[9][0]_i_11_n_0
    SLICE_X15Y137        LUT6 (Prop_lut6_I5_O)        0.124    33.454 r  randgen/MATRICE[9][0]_i_6/O
                         net (fo=1, routed)           0.612    34.066    randgen/MATRICE[9][0]_i_6_n_0
    SLICE_X14Y137        LUT6 (Prop_lut6_I4_O)        0.124    34.190 r  randgen/MATRICE[9][0]_i_1/O
                         net (fo=1, routed)           0.000    34.190    randgen_n_8
    SLICE_X14Y137        FDRE                                         r  MATRICE_reg[9][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.611    14.952    clk_IBUF_BUFG
    SLICE_X14Y137        FDRE                                         r  MATRICE_reg[9][0]/C
                         clock pessimism              0.267    15.219    
                         clock uncertainty           -0.035    15.184    
    SLICE_X14Y137        FDRE (Setup_fdre_C_D)        0.079    15.263    MATRICE_reg[9][0]
  -------------------------------------------------------------------
                         required time                         15.263    
                         arrival time                         -34.190    
  -------------------------------------------------------------------
                         slack                                -18.927    

Slack (VIOLATED) :        -18.885ns  (required time - arrival time)
  Source:                 ayy_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MATRICE_reg[1][1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.909ns  (logic 9.106ns (31.499%)  route 19.803ns (68.501%))
  Logic Levels:           40  (CARRY4=18 LUT2=3 LUT3=3 LUT4=4 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 14.955 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.721     5.242    clk_IBUF_BUFG
    SLICE_X22Y126        FDRE                                         r  ayy_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y126        FDRE (Prop_fdre_C_Q)         0.456     5.698 r  ayy_reg[1][2]/Q
                         net (fo=58, routed)          1.589     7.287    ayy_reg_n_0_[1][2]
    SLICE_X39Y121        LUT3 (Prop_lut3_I0_O)        0.124     7.411 r  ayy[2][3]_i_4/O
                         net (fo=1, routed)           0.799     8.210    ayy[2][3]_i_4_n_0
    SLICE_X41Y122        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.595 r  ayy_reg[2][3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.595    ayy_reg[2][3]_i_3_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.709 r  ayy_reg[2][7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.709    ayy_reg[2][7]_i_3_n_0
    SLICE_X41Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.823 r  ayy_reg[2][13]_i_3/CO[3]
                         net (fo=1, routed)           0.009     8.832    ayy_reg[2][13]_i_3_n_0
    SLICE_X41Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.946 r  ayy_reg[2][13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.946    ayy_reg[2][13]_i_2_n_0
    SLICE_X41Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.060 r  ayy_reg[2][16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.060    ayy_reg[2][16]_i_2_n_0
    SLICE_X41Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.174 r  ayy_reg[2][23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.174    ayy_reg[2][23]_i_3_n_0
    SLICE_X41Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.508 f  ayy_reg[2][27]_i_3/O[1]
                         net (fo=5, routed)           1.014    10.522    ayy_reg[2][27]_i_3_n_6
    SLICE_X36Y126        LUT2 (Prop_lut2_I0_O)        0.303    10.825 r  ayy[0][17]_i_224/O
                         net (fo=1, routed)           0.000    10.825    ayy[0][17]_i_224_n_0
    SLICE_X36Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.375 r  ayy_reg[0][17]_i_133/CO[3]
                         net (fo=1, routed)           0.000    11.375    ayy_reg[0][17]_i_133_n_0
    SLICE_X36Y127        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.646 f  ayy_reg[0][17]_i_54/CO[0]
                         net (fo=1, routed)           1.251    12.897    free2332_in
    SLICE_X34Y131        LUT6 (Prop_lut6_I1_O)        0.373    13.270 f  ayy[0][17]_i_32/O
                         net (fo=1, routed)           0.161    13.431    ayy[0][17]_i_32_n_0
    SLICE_X34Y131        LUT6 (Prop_lut6_I0_O)        0.124    13.555 f  ayy[0][17]_i_15/O
                         net (fo=2, routed)           0.317    13.872    ayy[0][17]_i_15_n_0
    SLICE_X34Y130        LUT6 (Prop_lut6_I1_O)        0.124    13.996 r  ayy[0][17]_i_3/O
                         net (fo=716, routed)         0.861    14.857    ayy[0][17]_i_3_n_0
    SLICE_X45Y131        LUT3 (Prop_lut3_I1_O)        0.124    14.981 r  axx[3][2]_i_18/O
                         net (fo=20, routed)          0.594    15.575    axx[3][2]_i_18_n_0
    SLICE_X47Y126        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.155 r  axx_reg[3][2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.155    axx_reg[3][2]_i_13_n_0
    SLICE_X47Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.269 r  axx_reg[3][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.269    axx_reg[3][8]_i_9_n_0
    SLICE_X47Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.383 r  axx_reg[3][12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.383    axx_reg[3][12]_i_8_n_0
    SLICE_X47Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.497 r  axx_reg[3][16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.497    axx_reg[3][16]_i_8_n_0
    SLICE_X47Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.611 r  axx_reg[3][20]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.611    axx_reg[3][20]_i_8_n_0
    SLICE_X47Y131        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.833 f  axx_reg[3][24]_i_8/O[0]
                         net (fo=3, routed)           0.931    17.764    axx_reg[3][24]_i_8_n_7
    SLICE_X45Y128        LUT2 (Prop_lut2_I0_O)        0.299    18.063 r  axx[0][31]_i_247/O
                         net (fo=1, routed)           0.000    18.063    axx[0][31]_i_247_n_0
    SLICE_X45Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.613 r  axx_reg[0][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    18.613    axx_reg[0][31]_i_171_n_0
    SLICE_X45Y129        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.841 f  axx_reg[0][31]_i_70/CO[2]
                         net (fo=1, routed)           1.155    19.996    axx_reg[0][31]_i_70_n_1
    SLICE_X49Y129        LUT4 (Prop_lut4_I0_O)        0.313    20.309 f  axx[0][31]_i_29/O
                         net (fo=1, routed)           0.149    20.458    axx[0][31]_i_29_n_0
    SLICE_X49Y129        LUT4 (Prop_lut4_I1_O)        0.124    20.582 f  axx[0][31]_i_12/O
                         net (fo=2, routed)           0.312    20.894    axx[0][31]_i_12_n_0
    SLICE_X48Y128        LUT6 (Prop_lut6_I3_O)        0.124    21.018 r  axx[0][31]_i_4/O
                         net (fo=184, routed)         0.946    21.963    axx[0][31]_i_4_n_0
    SLICE_X45Y130        LUT4 (Prop_lut4_I3_O)        0.124    22.087 r  axx[0][4]_i_4/O
                         net (fo=13, routed)          0.666    22.753    axx[0][4]_i_4_n_0
    SLICE_X37Y130        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    23.235 r  axx_reg[0][4]_i_2/O[0]
                         net (fo=22, routed)          1.127    24.362    free2__0[1]
    SLICE_X51Y130        MUXF7 (Prop_muxf7_S_O)       0.451    24.813 r  axx_reg[0][0]_i_26/O
                         net (fo=1, routed)           0.909    25.722    axx_reg[0][0]_i_26_n_0
    SLICE_X34Y131        LUT6 (Prop_lut6_I5_O)        0.299    26.021 r  axx[0][0]_i_9/O
                         net (fo=2, routed)           0.694    26.716    axx[0][0]_i_9_n_0
    SLICE_X34Y131        LUT6 (Prop_lut6_I4_O)        0.124    26.840 r  axx[0][0]_i_3/O
                         net (fo=169, routed)         0.870    27.709    axx[0][0]_i_3_n_0
    SLICE_X31Y135        LUT3 (Prop_lut3_I1_O)        0.124    27.833 r  axx[0][2]_i_3/O
                         net (fo=33, routed)          1.082    28.915    axx[0][2]_i_3_n_0
    SLICE_X25Y134        LUT6 (Prop_lut6_I0_O)        0.124    29.039 r  ayy[0][31]_i_8/O
                         net (fo=1, routed)           0.807    29.846    ayy[0][31]_i_8_n_0
    SLICE_X22Y134        LUT6 (Prop_lut6_I1_O)        0.124    29.970 r  ayy[0][31]_i_3/O
                         net (fo=345, routed)         0.769    30.739    ayy[0][31]_i_3_n_0
    SLICE_X19Y134        LUT2 (Prop_lut2_I1_O)        0.124    30.863 f  ayy[0][3]_i_3/O
                         net (fo=25, routed)          0.812    31.676    randgen/ayy_reg[0][0]
    SLICE_X16Y136        LUT6 (Prop_lut6_I1_O)        0.124    31.800 f  randgen/MATRICE[1][0]_i_10/O
                         net (fo=8, routed)           1.175    32.975    randgen/MATRICE[1][0]_i_10_n_0
    SLICE_X14Y142        LUT6 (Prop_lut6_I0_O)        0.124    33.099 r  randgen/MATRICE[1][1]_i_13/O
                         net (fo=1, routed)           0.426    33.525    randgen/MATRICE[1][1]_i_13_n_0
    SLICE_X14Y142        LUT4 (Prop_lut4_I1_O)        0.124    33.649 r  randgen/MATRICE[1][1]_i_3/O
                         net (fo=1, routed)           0.378    34.027    randgen/MATRICE[1][1]_i_3_n_0
    SLICE_X14Y142        LUT6 (Prop_lut6_I1_O)        0.124    34.151 r  randgen/MATRICE[1][1]_i_1/O
                         net (fo=1, routed)           0.000    34.151    randgen_n_113
    SLICE_X14Y142        FDSE                                         r  MATRICE_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.614    14.955    clk_IBUF_BUFG
    SLICE_X14Y142        FDSE                                         r  MATRICE_reg[1][1]/C
                         clock pessimism              0.267    15.222    
                         clock uncertainty           -0.035    15.187    
    SLICE_X14Y142        FDSE (Setup_fdse_C_D)        0.079    15.266    MATRICE_reg[1][1]
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                         -34.151    
  -------------------------------------------------------------------
                         slack                                -18.885    

Slack (VIOLATED) :        -18.883ns  (required time - arrival time)
  Source:                 ayy_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MATRICE_reg[9][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.856ns  (logic 9.106ns (31.556%)  route 19.750ns (68.444%))
  Logic Levels:           40  (CARRY4=18 LUT2=2 LUT3=3 LUT4=3 LUT5=1 LUT6=12 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 14.953 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.721     5.242    clk_IBUF_BUFG
    SLICE_X22Y126        FDRE                                         r  ayy_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y126        FDRE (Prop_fdre_C_Q)         0.456     5.698 r  ayy_reg[1][2]/Q
                         net (fo=58, routed)          1.589     7.287    ayy_reg_n_0_[1][2]
    SLICE_X39Y121        LUT3 (Prop_lut3_I0_O)        0.124     7.411 r  ayy[2][3]_i_4/O
                         net (fo=1, routed)           0.799     8.210    ayy[2][3]_i_4_n_0
    SLICE_X41Y122        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.595 r  ayy_reg[2][3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.595    ayy_reg[2][3]_i_3_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.709 r  ayy_reg[2][7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.709    ayy_reg[2][7]_i_3_n_0
    SLICE_X41Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.823 r  ayy_reg[2][13]_i_3/CO[3]
                         net (fo=1, routed)           0.009     8.832    ayy_reg[2][13]_i_3_n_0
    SLICE_X41Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.946 r  ayy_reg[2][13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.946    ayy_reg[2][13]_i_2_n_0
    SLICE_X41Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.060 r  ayy_reg[2][16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.060    ayy_reg[2][16]_i_2_n_0
    SLICE_X41Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.174 r  ayy_reg[2][23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.174    ayy_reg[2][23]_i_3_n_0
    SLICE_X41Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.508 f  ayy_reg[2][27]_i_3/O[1]
                         net (fo=5, routed)           1.014    10.522    ayy_reg[2][27]_i_3_n_6
    SLICE_X36Y126        LUT2 (Prop_lut2_I0_O)        0.303    10.825 r  ayy[0][17]_i_224/O
                         net (fo=1, routed)           0.000    10.825    ayy[0][17]_i_224_n_0
    SLICE_X36Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.375 r  ayy_reg[0][17]_i_133/CO[3]
                         net (fo=1, routed)           0.000    11.375    ayy_reg[0][17]_i_133_n_0
    SLICE_X36Y127        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.646 f  ayy_reg[0][17]_i_54/CO[0]
                         net (fo=1, routed)           1.251    12.897    free2332_in
    SLICE_X34Y131        LUT6 (Prop_lut6_I1_O)        0.373    13.270 f  ayy[0][17]_i_32/O
                         net (fo=1, routed)           0.161    13.431    ayy[0][17]_i_32_n_0
    SLICE_X34Y131        LUT6 (Prop_lut6_I0_O)        0.124    13.555 f  ayy[0][17]_i_15/O
                         net (fo=2, routed)           0.317    13.872    ayy[0][17]_i_15_n_0
    SLICE_X34Y130        LUT6 (Prop_lut6_I1_O)        0.124    13.996 r  ayy[0][17]_i_3/O
                         net (fo=716, routed)         0.861    14.857    ayy[0][17]_i_3_n_0
    SLICE_X45Y131        LUT3 (Prop_lut3_I1_O)        0.124    14.981 r  axx[3][2]_i_18/O
                         net (fo=20, routed)          0.594    15.575    axx[3][2]_i_18_n_0
    SLICE_X47Y126        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.155 r  axx_reg[3][2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.155    axx_reg[3][2]_i_13_n_0
    SLICE_X47Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.269 r  axx_reg[3][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.269    axx_reg[3][8]_i_9_n_0
    SLICE_X47Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.383 r  axx_reg[3][12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.383    axx_reg[3][12]_i_8_n_0
    SLICE_X47Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.497 r  axx_reg[3][16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.497    axx_reg[3][16]_i_8_n_0
    SLICE_X47Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.611 r  axx_reg[3][20]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.611    axx_reg[3][20]_i_8_n_0
    SLICE_X47Y131        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.833 f  axx_reg[3][24]_i_8/O[0]
                         net (fo=3, routed)           0.931    17.764    axx_reg[3][24]_i_8_n_7
    SLICE_X45Y128        LUT2 (Prop_lut2_I0_O)        0.299    18.063 r  axx[0][31]_i_247/O
                         net (fo=1, routed)           0.000    18.063    axx[0][31]_i_247_n_0
    SLICE_X45Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.613 r  axx_reg[0][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    18.613    axx_reg[0][31]_i_171_n_0
    SLICE_X45Y129        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.841 f  axx_reg[0][31]_i_70/CO[2]
                         net (fo=1, routed)           1.155    19.996    axx_reg[0][31]_i_70_n_1
    SLICE_X49Y129        LUT4 (Prop_lut4_I0_O)        0.313    20.309 f  axx[0][31]_i_29/O
                         net (fo=1, routed)           0.149    20.458    axx[0][31]_i_29_n_0
    SLICE_X49Y129        LUT4 (Prop_lut4_I1_O)        0.124    20.582 f  axx[0][31]_i_12/O
                         net (fo=2, routed)           0.312    20.894    axx[0][31]_i_12_n_0
    SLICE_X48Y128        LUT6 (Prop_lut6_I3_O)        0.124    21.018 r  axx[0][31]_i_4/O
                         net (fo=184, routed)         0.946    21.963    axx[0][31]_i_4_n_0
    SLICE_X45Y130        LUT4 (Prop_lut4_I3_O)        0.124    22.087 r  axx[0][4]_i_4/O
                         net (fo=13, routed)          0.666    22.753    axx[0][4]_i_4_n_0
    SLICE_X37Y130        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    23.235 r  axx_reg[0][4]_i_2/O[0]
                         net (fo=22, routed)          1.127    24.362    free2__0[1]
    SLICE_X51Y130        MUXF7 (Prop_muxf7_S_O)       0.451    24.813 r  axx_reg[0][0]_i_26/O
                         net (fo=1, routed)           0.909    25.722    axx_reg[0][0]_i_26_n_0
    SLICE_X34Y131        LUT6 (Prop_lut6_I5_O)        0.299    26.021 r  axx[0][0]_i_9/O
                         net (fo=2, routed)           0.694    26.716    axx[0][0]_i_9_n_0
    SLICE_X34Y131        LUT6 (Prop_lut6_I4_O)        0.124    26.840 r  axx[0][0]_i_3/O
                         net (fo=169, routed)         0.870    27.709    axx[0][0]_i_3_n_0
    SLICE_X31Y135        LUT3 (Prop_lut3_I1_O)        0.124    27.833 r  axx[0][2]_i_3/O
                         net (fo=33, routed)          1.082    28.915    axx[0][2]_i_3_n_0
    SLICE_X25Y134        LUT6 (Prop_lut6_I0_O)        0.124    29.039 r  ayy[0][31]_i_8/O
                         net (fo=1, routed)           0.807    29.846    ayy[0][31]_i_8_n_0
    SLICE_X22Y134        LUT6 (Prop_lut6_I1_O)        0.124    29.970 r  ayy[0][31]_i_3/O
                         net (fo=345, routed)         1.053    31.023    ayy[0][31]_i_3_n_0
    SLICE_X18Y134        LUT5 (Prop_lut5_I2_O)        0.124    31.147 r  MATRICE[10][1]_i_34/O
                         net (fo=3, routed)           0.728    31.875    randgen/MATRICE[10][5]_i_11_1
    SLICE_X17Y135        LUT6 (Prop_lut6_I0_O)        0.124    31.999 r  randgen/MATRICE[9][0]_i_22/O
                         net (fo=8, routed)           1.024    33.024    randgen/MATRICE[9][0]_i_22_n_0
    SLICE_X15Y139        LUT6 (Prop_lut6_I5_O)        0.124    33.148 f  randgen/MATRICE[9][6]_i_10/O
                         net (fo=1, routed)           0.291    33.438    randgen/MATRICE[9][6]_i_10_n_0
    SLICE_X15Y140        LUT6 (Prop_lut6_I5_O)        0.124    33.562 r  randgen/MATRICE[9][6]_i_6/O
                         net (fo=1, routed)           0.412    33.975    randgen/MATRICE[9][6]_i_6_n_0
    SLICE_X17Y140        LUT6 (Prop_lut6_I4_O)        0.124    34.099 r  randgen/MATRICE[9][6]_i_1/O
                         net (fo=1, routed)           0.000    34.099    randgen_n_14
    SLICE_X17Y140        FDRE                                         r  MATRICE_reg[9][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.612    14.953    clk_IBUF_BUFG
    SLICE_X17Y140        FDRE                                         r  MATRICE_reg[9][6]/C
                         clock pessimism              0.267    15.220    
                         clock uncertainty           -0.035    15.185    
    SLICE_X17Y140        FDRE (Setup_fdre_C_D)        0.031    15.216    MATRICE_reg[9][6]
  -------------------------------------------------------------------
                         required time                         15.216    
                         arrival time                         -34.099    
  -------------------------------------------------------------------
                         slack                                -18.883    

Slack (VIOLATED) :        -18.863ns  (required time - arrival time)
  Source:                 ayy_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MATRICE_reg[12][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.840ns  (logic 9.106ns (31.574%)  route 19.734ns (68.426%))
  Logic Levels:           40  (CARRY4=18 LUT2=3 LUT3=3 LUT4=3 LUT6=12 MUXF7=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.721     5.242    clk_IBUF_BUFG
    SLICE_X22Y126        FDRE                                         r  ayy_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y126        FDRE (Prop_fdre_C_Q)         0.456     5.698 r  ayy_reg[1][2]/Q
                         net (fo=58, routed)          1.589     7.287    ayy_reg_n_0_[1][2]
    SLICE_X39Y121        LUT3 (Prop_lut3_I0_O)        0.124     7.411 r  ayy[2][3]_i_4/O
                         net (fo=1, routed)           0.799     8.210    ayy[2][3]_i_4_n_0
    SLICE_X41Y122        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.595 r  ayy_reg[2][3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.595    ayy_reg[2][3]_i_3_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.709 r  ayy_reg[2][7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.709    ayy_reg[2][7]_i_3_n_0
    SLICE_X41Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.823 r  ayy_reg[2][13]_i_3/CO[3]
                         net (fo=1, routed)           0.009     8.832    ayy_reg[2][13]_i_3_n_0
    SLICE_X41Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.946 r  ayy_reg[2][13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.946    ayy_reg[2][13]_i_2_n_0
    SLICE_X41Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.060 r  ayy_reg[2][16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.060    ayy_reg[2][16]_i_2_n_0
    SLICE_X41Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.174 r  ayy_reg[2][23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.174    ayy_reg[2][23]_i_3_n_0
    SLICE_X41Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.508 f  ayy_reg[2][27]_i_3/O[1]
                         net (fo=5, routed)           1.014    10.522    ayy_reg[2][27]_i_3_n_6
    SLICE_X36Y126        LUT2 (Prop_lut2_I0_O)        0.303    10.825 r  ayy[0][17]_i_224/O
                         net (fo=1, routed)           0.000    10.825    ayy[0][17]_i_224_n_0
    SLICE_X36Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.375 r  ayy_reg[0][17]_i_133/CO[3]
                         net (fo=1, routed)           0.000    11.375    ayy_reg[0][17]_i_133_n_0
    SLICE_X36Y127        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.646 f  ayy_reg[0][17]_i_54/CO[0]
                         net (fo=1, routed)           1.251    12.897    free2332_in
    SLICE_X34Y131        LUT6 (Prop_lut6_I1_O)        0.373    13.270 f  ayy[0][17]_i_32/O
                         net (fo=1, routed)           0.161    13.431    ayy[0][17]_i_32_n_0
    SLICE_X34Y131        LUT6 (Prop_lut6_I0_O)        0.124    13.555 f  ayy[0][17]_i_15/O
                         net (fo=2, routed)           0.317    13.872    ayy[0][17]_i_15_n_0
    SLICE_X34Y130        LUT6 (Prop_lut6_I1_O)        0.124    13.996 r  ayy[0][17]_i_3/O
                         net (fo=716, routed)         0.861    14.857    ayy[0][17]_i_3_n_0
    SLICE_X45Y131        LUT3 (Prop_lut3_I1_O)        0.124    14.981 r  axx[3][2]_i_18/O
                         net (fo=20, routed)          0.594    15.575    axx[3][2]_i_18_n_0
    SLICE_X47Y126        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.155 r  axx_reg[3][2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.155    axx_reg[3][2]_i_13_n_0
    SLICE_X47Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.269 r  axx_reg[3][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.269    axx_reg[3][8]_i_9_n_0
    SLICE_X47Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.383 r  axx_reg[3][12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.383    axx_reg[3][12]_i_8_n_0
    SLICE_X47Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.497 r  axx_reg[3][16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.497    axx_reg[3][16]_i_8_n_0
    SLICE_X47Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.611 r  axx_reg[3][20]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.611    axx_reg[3][20]_i_8_n_0
    SLICE_X47Y131        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.833 f  axx_reg[3][24]_i_8/O[0]
                         net (fo=3, routed)           0.931    17.764    axx_reg[3][24]_i_8_n_7
    SLICE_X45Y128        LUT2 (Prop_lut2_I0_O)        0.299    18.063 r  axx[0][31]_i_247/O
                         net (fo=1, routed)           0.000    18.063    axx[0][31]_i_247_n_0
    SLICE_X45Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.613 r  axx_reg[0][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    18.613    axx_reg[0][31]_i_171_n_0
    SLICE_X45Y129        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.841 f  axx_reg[0][31]_i_70/CO[2]
                         net (fo=1, routed)           1.155    19.996    axx_reg[0][31]_i_70_n_1
    SLICE_X49Y129        LUT4 (Prop_lut4_I0_O)        0.313    20.309 f  axx[0][31]_i_29/O
                         net (fo=1, routed)           0.149    20.458    axx[0][31]_i_29_n_0
    SLICE_X49Y129        LUT4 (Prop_lut4_I1_O)        0.124    20.582 f  axx[0][31]_i_12/O
                         net (fo=2, routed)           0.312    20.894    axx[0][31]_i_12_n_0
    SLICE_X48Y128        LUT6 (Prop_lut6_I3_O)        0.124    21.018 r  axx[0][31]_i_4/O
                         net (fo=184, routed)         0.946    21.963    axx[0][31]_i_4_n_0
    SLICE_X45Y130        LUT4 (Prop_lut4_I3_O)        0.124    22.087 r  axx[0][4]_i_4/O
                         net (fo=13, routed)          0.666    22.753    axx[0][4]_i_4_n_0
    SLICE_X37Y130        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    23.235 r  axx_reg[0][4]_i_2/O[0]
                         net (fo=22, routed)          1.127    24.362    free2__0[1]
    SLICE_X51Y130        MUXF7 (Prop_muxf7_S_O)       0.451    24.813 r  axx_reg[0][0]_i_26/O
                         net (fo=1, routed)           0.909    25.722    axx_reg[0][0]_i_26_n_0
    SLICE_X34Y131        LUT6 (Prop_lut6_I5_O)        0.299    26.021 r  axx[0][0]_i_9/O
                         net (fo=2, routed)           0.694    26.716    axx[0][0]_i_9_n_0
    SLICE_X34Y131        LUT6 (Prop_lut6_I4_O)        0.124    26.840 r  axx[0][0]_i_3/O
                         net (fo=169, routed)         0.870    27.709    axx[0][0]_i_3_n_0
    SLICE_X31Y135        LUT3 (Prop_lut3_I1_O)        0.124    27.833 r  axx[0][2]_i_3/O
                         net (fo=33, routed)          1.082    28.915    axx[0][2]_i_3_n_0
    SLICE_X25Y134        LUT6 (Prop_lut6_I0_O)        0.124    29.039 r  ayy[0][31]_i_8/O
                         net (fo=1, routed)           0.807    29.846    ayy[0][31]_i_8_n_0
    SLICE_X22Y134        LUT6 (Prop_lut6_I1_O)        0.124    29.970 r  ayy[0][31]_i_3/O
                         net (fo=345, routed)         0.769    30.739    ayy[0][31]_i_3_n_0
    SLICE_X19Y134        LUT2 (Prop_lut2_I1_O)        0.124    30.863 f  ayy[0][3]_i_3/O
                         net (fo=25, routed)          0.556    31.419    randgen/ayy_reg[0][0]
    SLICE_X19Y134        LUT6 (Prop_lut6_I1_O)        0.124    31.543 f  randgen/MATRICE[4][0]_i_12/O
                         net (fo=9, routed)           0.680    32.223    randgen/MATRICE[4][0]_i_12_n_0
    SLICE_X17Y133        LUT6 (Prop_lut6_I2_O)        0.124    32.347 f  randgen/MATRICE[12][0]_i_15/O
                         net (fo=8, routed)           0.821    33.168    randgen/MATRICE[12][0]_i_15_n_0
    SLICE_X20Y130        LUT6 (Prop_lut6_I4_O)        0.124    33.292 r  randgen/MATRICE[12][3]_i_4/O
                         net (fo=1, routed)           0.667    33.959    randgen/MATRICE[12][3]_i_4_n_0
    SLICE_X20Y130        LUT6 (Prop_lut6_I2_O)        0.124    34.083 r  randgen/MATRICE[12][3]_i_1/O
                         net (fo=1, routed)           0.000    34.083    randgen_n_27
    SLICE_X20Y130        FDRE                                         r  MATRICE_reg[12][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.602    14.943    clk_IBUF_BUFG
    SLICE_X20Y130        FDRE                                         r  MATRICE_reg[12][3]/C
                         clock pessimism              0.281    15.224    
                         clock uncertainty           -0.035    15.189    
    SLICE_X20Y130        FDRE (Setup_fdre_C_D)        0.031    15.220    MATRICE_reg[12][3]
  -------------------------------------------------------------------
                         required time                         15.220    
                         arrival time                         -34.083    
  -------------------------------------------------------------------
                         slack                                -18.863    

Slack (VIOLATED) :        -18.846ns  (required time - arrival time)
  Source:                 ayy_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MATRICE_reg[10][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.816ns  (logic 9.106ns (31.601%)  route 19.710ns (68.399%))
  Logic Levels:           40  (CARRY4=18 LUT2=3 LUT3=3 LUT4=4 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.721     5.242    clk_IBUF_BUFG
    SLICE_X22Y126        FDRE                                         r  ayy_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y126        FDRE (Prop_fdre_C_Q)         0.456     5.698 r  ayy_reg[1][2]/Q
                         net (fo=58, routed)          1.589     7.287    ayy_reg_n_0_[1][2]
    SLICE_X39Y121        LUT3 (Prop_lut3_I0_O)        0.124     7.411 r  ayy[2][3]_i_4/O
                         net (fo=1, routed)           0.799     8.210    ayy[2][3]_i_4_n_0
    SLICE_X41Y122        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.595 r  ayy_reg[2][3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.595    ayy_reg[2][3]_i_3_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.709 r  ayy_reg[2][7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.709    ayy_reg[2][7]_i_3_n_0
    SLICE_X41Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.823 r  ayy_reg[2][13]_i_3/CO[3]
                         net (fo=1, routed)           0.009     8.832    ayy_reg[2][13]_i_3_n_0
    SLICE_X41Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.946 r  ayy_reg[2][13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.946    ayy_reg[2][13]_i_2_n_0
    SLICE_X41Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.060 r  ayy_reg[2][16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.060    ayy_reg[2][16]_i_2_n_0
    SLICE_X41Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.174 r  ayy_reg[2][23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.174    ayy_reg[2][23]_i_3_n_0
    SLICE_X41Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.508 f  ayy_reg[2][27]_i_3/O[1]
                         net (fo=5, routed)           1.014    10.522    ayy_reg[2][27]_i_3_n_6
    SLICE_X36Y126        LUT2 (Prop_lut2_I0_O)        0.303    10.825 r  ayy[0][17]_i_224/O
                         net (fo=1, routed)           0.000    10.825    ayy[0][17]_i_224_n_0
    SLICE_X36Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.375 r  ayy_reg[0][17]_i_133/CO[3]
                         net (fo=1, routed)           0.000    11.375    ayy_reg[0][17]_i_133_n_0
    SLICE_X36Y127        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.646 f  ayy_reg[0][17]_i_54/CO[0]
                         net (fo=1, routed)           1.251    12.897    free2332_in
    SLICE_X34Y131        LUT6 (Prop_lut6_I1_O)        0.373    13.270 f  ayy[0][17]_i_32/O
                         net (fo=1, routed)           0.161    13.431    ayy[0][17]_i_32_n_0
    SLICE_X34Y131        LUT6 (Prop_lut6_I0_O)        0.124    13.555 f  ayy[0][17]_i_15/O
                         net (fo=2, routed)           0.317    13.872    ayy[0][17]_i_15_n_0
    SLICE_X34Y130        LUT6 (Prop_lut6_I1_O)        0.124    13.996 r  ayy[0][17]_i_3/O
                         net (fo=716, routed)         0.861    14.857    ayy[0][17]_i_3_n_0
    SLICE_X45Y131        LUT3 (Prop_lut3_I1_O)        0.124    14.981 r  axx[3][2]_i_18/O
                         net (fo=20, routed)          0.594    15.575    axx[3][2]_i_18_n_0
    SLICE_X47Y126        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.155 r  axx_reg[3][2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.155    axx_reg[3][2]_i_13_n_0
    SLICE_X47Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.269 r  axx_reg[3][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.269    axx_reg[3][8]_i_9_n_0
    SLICE_X47Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.383 r  axx_reg[3][12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.383    axx_reg[3][12]_i_8_n_0
    SLICE_X47Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.497 r  axx_reg[3][16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.497    axx_reg[3][16]_i_8_n_0
    SLICE_X47Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.611 r  axx_reg[3][20]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.611    axx_reg[3][20]_i_8_n_0
    SLICE_X47Y131        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.833 f  axx_reg[3][24]_i_8/O[0]
                         net (fo=3, routed)           0.931    17.764    axx_reg[3][24]_i_8_n_7
    SLICE_X45Y128        LUT2 (Prop_lut2_I0_O)        0.299    18.063 r  axx[0][31]_i_247/O
                         net (fo=1, routed)           0.000    18.063    axx[0][31]_i_247_n_0
    SLICE_X45Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.613 r  axx_reg[0][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    18.613    axx_reg[0][31]_i_171_n_0
    SLICE_X45Y129        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.841 f  axx_reg[0][31]_i_70/CO[2]
                         net (fo=1, routed)           1.155    19.996    axx_reg[0][31]_i_70_n_1
    SLICE_X49Y129        LUT4 (Prop_lut4_I0_O)        0.313    20.309 f  axx[0][31]_i_29/O
                         net (fo=1, routed)           0.149    20.458    axx[0][31]_i_29_n_0
    SLICE_X49Y129        LUT4 (Prop_lut4_I1_O)        0.124    20.582 f  axx[0][31]_i_12/O
                         net (fo=2, routed)           0.312    20.894    axx[0][31]_i_12_n_0
    SLICE_X48Y128        LUT6 (Prop_lut6_I3_O)        0.124    21.018 r  axx[0][31]_i_4/O
                         net (fo=184, routed)         0.946    21.963    axx[0][31]_i_4_n_0
    SLICE_X45Y130        LUT4 (Prop_lut4_I3_O)        0.124    22.087 r  axx[0][4]_i_4/O
                         net (fo=13, routed)          0.666    22.753    axx[0][4]_i_4_n_0
    SLICE_X37Y130        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    23.235 r  axx_reg[0][4]_i_2/O[0]
                         net (fo=22, routed)          1.127    24.362    free2__0[1]
    SLICE_X51Y130        MUXF7 (Prop_muxf7_S_O)       0.451    24.813 r  axx_reg[0][0]_i_26/O
                         net (fo=1, routed)           0.909    25.722    axx_reg[0][0]_i_26_n_0
    SLICE_X34Y131        LUT6 (Prop_lut6_I5_O)        0.299    26.021 r  axx[0][0]_i_9/O
                         net (fo=2, routed)           0.694    26.716    axx[0][0]_i_9_n_0
    SLICE_X34Y131        LUT6 (Prop_lut6_I4_O)        0.124    26.840 r  axx[0][0]_i_3/O
                         net (fo=169, routed)         0.870    27.709    axx[0][0]_i_3_n_0
    SLICE_X31Y135        LUT3 (Prop_lut3_I1_O)        0.124    27.833 r  axx[0][2]_i_3/O
                         net (fo=33, routed)          1.082    28.915    axx[0][2]_i_3_n_0
    SLICE_X25Y134        LUT6 (Prop_lut6_I0_O)        0.124    29.039 r  ayy[0][31]_i_8/O
                         net (fo=1, routed)           0.807    29.846    ayy[0][31]_i_8_n_0
    SLICE_X22Y134        LUT6 (Prop_lut6_I1_O)        0.124    29.970 r  ayy[0][31]_i_3/O
                         net (fo=345, routed)         0.626    30.596    ayy[0][31]_i_3_n_0
    SLICE_X21Y133        LUT2 (Prop_lut2_I0_O)        0.124    30.720 r  ayy[0][17]_i_4/O
                         net (fo=163, routed)         0.825    31.545    randgen/ayy_reg[1][0]
    SLICE_X19Y133        LUT6 (Prop_lut6_I1_O)        0.124    31.669 r  randgen/MATRICE[11][6]_i_9/O
                         net (fo=16, routed)          1.210    32.879    randgen/MATRICE[11][6]_i_9_n_0
    SLICE_X10Y135        LUT6 (Prop_lut6_I3_O)        0.124    33.003 r  randgen/MATRICE[10][6]_i_11/O
                         net (fo=1, routed)           0.314    33.316    randgen/MATRICE[10][6]_i_11_n_0
    SLICE_X8Y135         LUT4 (Prop_lut4_I1_O)        0.124    33.440 r  randgen/MATRICE[10][6]_i_3/O
                         net (fo=1, routed)           0.493    33.934    randgen/MATRICE[10][6]_i_3_n_0
    SLICE_X9Y135         LUT6 (Prop_lut6_I1_O)        0.124    34.058 r  randgen/MATRICE[10][6]_i_1/O
                         net (fo=1, routed)           0.000    34.058    randgen_n_6
    SLICE_X9Y135         FDRE                                         r  MATRICE_reg[10][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.610    14.951    clk_IBUF_BUFG
    SLICE_X9Y135         FDRE                                         r  MATRICE_reg[10][6]/C
                         clock pessimism              0.267    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X9Y135         FDRE (Setup_fdre_C_D)        0.029    15.212    MATRICE_reg[10][6]
  -------------------------------------------------------------------
                         required time                         15.212    
                         arrival time                         -34.058    
  -------------------------------------------------------------------
                         slack                                -18.846    

Slack (VIOLATED) :        -18.843ns  (required time - arrival time)
  Source:                 ayy_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MATRICE_reg[8][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.814ns  (logic 9.106ns (31.602%)  route 19.708ns (68.398%))
  Logic Levels:           40  (CARRY4=18 LUT2=3 LUT3=3 LUT4=3 LUT5=1 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 14.953 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.721     5.242    clk_IBUF_BUFG
    SLICE_X22Y126        FDRE                                         r  ayy_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y126        FDRE (Prop_fdre_C_Q)         0.456     5.698 r  ayy_reg[1][2]/Q
                         net (fo=58, routed)          1.589     7.287    ayy_reg_n_0_[1][2]
    SLICE_X39Y121        LUT3 (Prop_lut3_I0_O)        0.124     7.411 r  ayy[2][3]_i_4/O
                         net (fo=1, routed)           0.799     8.210    ayy[2][3]_i_4_n_0
    SLICE_X41Y122        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.595 r  ayy_reg[2][3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.595    ayy_reg[2][3]_i_3_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.709 r  ayy_reg[2][7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.709    ayy_reg[2][7]_i_3_n_0
    SLICE_X41Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.823 r  ayy_reg[2][13]_i_3/CO[3]
                         net (fo=1, routed)           0.009     8.832    ayy_reg[2][13]_i_3_n_0
    SLICE_X41Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.946 r  ayy_reg[2][13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.946    ayy_reg[2][13]_i_2_n_0
    SLICE_X41Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.060 r  ayy_reg[2][16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.060    ayy_reg[2][16]_i_2_n_0
    SLICE_X41Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.174 r  ayy_reg[2][23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.174    ayy_reg[2][23]_i_3_n_0
    SLICE_X41Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.508 f  ayy_reg[2][27]_i_3/O[1]
                         net (fo=5, routed)           1.014    10.522    ayy_reg[2][27]_i_3_n_6
    SLICE_X36Y126        LUT2 (Prop_lut2_I0_O)        0.303    10.825 r  ayy[0][17]_i_224/O
                         net (fo=1, routed)           0.000    10.825    ayy[0][17]_i_224_n_0
    SLICE_X36Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.375 r  ayy_reg[0][17]_i_133/CO[3]
                         net (fo=1, routed)           0.000    11.375    ayy_reg[0][17]_i_133_n_0
    SLICE_X36Y127        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.646 f  ayy_reg[0][17]_i_54/CO[0]
                         net (fo=1, routed)           1.251    12.897    free2332_in
    SLICE_X34Y131        LUT6 (Prop_lut6_I1_O)        0.373    13.270 f  ayy[0][17]_i_32/O
                         net (fo=1, routed)           0.161    13.431    ayy[0][17]_i_32_n_0
    SLICE_X34Y131        LUT6 (Prop_lut6_I0_O)        0.124    13.555 f  ayy[0][17]_i_15/O
                         net (fo=2, routed)           0.317    13.872    ayy[0][17]_i_15_n_0
    SLICE_X34Y130        LUT6 (Prop_lut6_I1_O)        0.124    13.996 r  ayy[0][17]_i_3/O
                         net (fo=716, routed)         0.861    14.857    ayy[0][17]_i_3_n_0
    SLICE_X45Y131        LUT3 (Prop_lut3_I1_O)        0.124    14.981 r  axx[3][2]_i_18/O
                         net (fo=20, routed)          0.594    15.575    axx[3][2]_i_18_n_0
    SLICE_X47Y126        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.155 r  axx_reg[3][2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.155    axx_reg[3][2]_i_13_n_0
    SLICE_X47Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.269 r  axx_reg[3][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.269    axx_reg[3][8]_i_9_n_0
    SLICE_X47Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.383 r  axx_reg[3][12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.383    axx_reg[3][12]_i_8_n_0
    SLICE_X47Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.497 r  axx_reg[3][16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.497    axx_reg[3][16]_i_8_n_0
    SLICE_X47Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.611 r  axx_reg[3][20]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.611    axx_reg[3][20]_i_8_n_0
    SLICE_X47Y131        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.833 f  axx_reg[3][24]_i_8/O[0]
                         net (fo=3, routed)           0.931    17.764    axx_reg[3][24]_i_8_n_7
    SLICE_X45Y128        LUT2 (Prop_lut2_I0_O)        0.299    18.063 r  axx[0][31]_i_247/O
                         net (fo=1, routed)           0.000    18.063    axx[0][31]_i_247_n_0
    SLICE_X45Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.613 r  axx_reg[0][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    18.613    axx_reg[0][31]_i_171_n_0
    SLICE_X45Y129        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.841 f  axx_reg[0][31]_i_70/CO[2]
                         net (fo=1, routed)           1.155    19.996    axx_reg[0][31]_i_70_n_1
    SLICE_X49Y129        LUT4 (Prop_lut4_I0_O)        0.313    20.309 f  axx[0][31]_i_29/O
                         net (fo=1, routed)           0.149    20.458    axx[0][31]_i_29_n_0
    SLICE_X49Y129        LUT4 (Prop_lut4_I1_O)        0.124    20.582 f  axx[0][31]_i_12/O
                         net (fo=2, routed)           0.312    20.894    axx[0][31]_i_12_n_0
    SLICE_X48Y128        LUT6 (Prop_lut6_I3_O)        0.124    21.018 r  axx[0][31]_i_4/O
                         net (fo=184, routed)         0.946    21.963    axx[0][31]_i_4_n_0
    SLICE_X45Y130        LUT4 (Prop_lut4_I3_O)        0.124    22.087 r  axx[0][4]_i_4/O
                         net (fo=13, routed)          0.666    22.753    axx[0][4]_i_4_n_0
    SLICE_X37Y130        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    23.235 r  axx_reg[0][4]_i_2/O[0]
                         net (fo=22, routed)          1.127    24.362    free2__0[1]
    SLICE_X51Y130        MUXF7 (Prop_muxf7_S_O)       0.451    24.813 r  axx_reg[0][0]_i_26/O
                         net (fo=1, routed)           0.909    25.722    axx_reg[0][0]_i_26_n_0
    SLICE_X34Y131        LUT6 (Prop_lut6_I5_O)        0.299    26.021 r  axx[0][0]_i_9/O
                         net (fo=2, routed)           0.694    26.716    axx[0][0]_i_9_n_0
    SLICE_X34Y131        LUT6 (Prop_lut6_I4_O)        0.124    26.840 r  axx[0][0]_i_3/O
                         net (fo=169, routed)         0.870    27.709    axx[0][0]_i_3_n_0
    SLICE_X31Y135        LUT3 (Prop_lut3_I1_O)        0.124    27.833 r  axx[0][2]_i_3/O
                         net (fo=33, routed)          1.082    28.915    axx[0][2]_i_3_n_0
    SLICE_X25Y134        LUT6 (Prop_lut6_I0_O)        0.124    29.039 r  ayy[0][31]_i_8/O
                         net (fo=1, routed)           0.807    29.846    ayy[0][31]_i_8_n_0
    SLICE_X22Y134        LUT6 (Prop_lut6_I1_O)        0.124    29.970 r  ayy[0][31]_i_3/O
                         net (fo=345, routed)         0.626    30.596    ayy[0][31]_i_3_n_0
    SLICE_X21Y133        LUT2 (Prop_lut2_I0_O)        0.124    30.720 r  ayy[0][17]_i_4/O
                         net (fo=163, routed)         1.097    31.818    randgen/ayy_reg[1][0]
    SLICE_X14Y133        LUT6 (Prop_lut6_I1_O)        0.124    31.942 f  randgen/MATRICE[8][0]_i_9/O
                         net (fo=8, routed)           0.827    32.768    randgen/MATRICE[8][0]_i_9_n_0
    SLICE_X11Y137        LUT6 (Prop_lut6_I5_O)        0.124    32.892 f  randgen/MATRICE[8][1]_i_8/O
                         net (fo=1, routed)           0.451    33.343    randgen/MATRICE[8][1]_i_8_n_0
    SLICE_X11Y137        LUT5 (Prop_lut5_I0_O)        0.124    33.467 f  randgen/MATRICE[8][1]_i_4/O
                         net (fo=1, routed)           0.465    33.933    randgen/MATRICE[8][1]_i_4_n_0
    SLICE_X11Y138        LUT6 (Prop_lut6_I2_O)        0.124    34.057 r  randgen/MATRICE[8][1]_i_1/O
                         net (fo=1, routed)           0.000    34.057    randgen_n_65
    SLICE_X11Y138        FDRE                                         r  MATRICE_reg[8][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.612    14.953    clk_IBUF_BUFG
    SLICE_X11Y138        FDRE                                         r  MATRICE_reg[8][1]/C
                         clock pessimism              0.267    15.220    
                         clock uncertainty           -0.035    15.185    
    SLICE_X11Y138        FDRE (Setup_fdre_C_D)        0.029    15.214    MATRICE_reg[8][1]
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                         -34.057    
  -------------------------------------------------------------------
                         slack                                -18.843    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 lb/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lb/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.141ns (21.396%)  route 0.518ns (78.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.594     1.477    lb/clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  lb/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  lb/Q1_reg/Q
                         net (fo=2, routed)           0.518     2.136    lb/Q1
    SLICE_X1Y110         FDRE                                         r  lb/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.948     2.076    lb/clk_IBUF_BUFG
    SLICE_X1Y110         FDRE                                         r  lb/Q2_reg/C
                         clock pessimism             -0.249     1.827    
    SLICE_X1Y110         FDRE (Hold_fdre_C_D)         0.070     1.897    lb/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 rb/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rb/Q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.165%)  route 0.193ns (57.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.594     1.477    rb/clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  rb/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  rb/Q2_reg/Q
                         net (fo=2, routed)           0.193     1.812    rb/Q2
    SLICE_X0Y98          FDRE                                         r  rb/Q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.864     1.992    rb/clk_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  rb/Q3_reg/C
                         clock pessimism             -0.502     1.490    
    SLICE_X0Y98          FDRE (Hold_fdre_C_D)         0.070     1.560    rb/Q3_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 rotb/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rotb/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.441%)  route 0.184ns (56.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.594     1.477    rotb/clk_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  rotb/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  rotb/Q1_reg/Q
                         net (fo=2, routed)           0.184     1.802    rotb/Q1
    SLICE_X0Y98          FDRE                                         r  rotb/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.864     1.992    rotb/clk_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  rotb/Q2_reg/C
                         clock pessimism             -0.515     1.477    
    SLICE_X0Y98          FDRE (Hold_fdre_C_D)         0.070     1.547    rotb/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 MATRICE_reg[14][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MATRICE_reg[14][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.644     1.528    clk_IBUF_BUFG
    SLICE_X17Y138        FDRE                                         r  MATRICE_reg[14][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y138        FDRE (Prop_fdre_C_Q)         0.141     1.669 r  MATRICE_reg[14][0]/Q
                         net (fo=7, routed)           0.168     1.837    randgen/p_1_in284_in
    SLICE_X17Y138        LUT6 (Prop_lut6_I5_O)        0.045     1.882 r  randgen/MATRICE[14][0]_i_1/O
                         net (fo=1, routed)           0.000     1.882    randgen_n_72
    SLICE_X17Y138        FDRE                                         r  MATRICE_reg[14][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.917     2.045    clk_IBUF_BUFG
    SLICE_X17Y138        FDRE                                         r  MATRICE_reg[14][0]/C
                         clock pessimism             -0.517     1.528    
    SLICE_X17Y138        FDRE (Hold_fdre_C_D)         0.091     1.619    MATRICE_reg[14][0]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 flag_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flag_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.563     1.446    clk_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  flag_reg/Q
                         net (fo=2, routed)           0.168     1.755    flag
    SLICE_X37Y45         LUT5 (Prop_lut5_I4_O)        0.045     1.800 r  flag_i_1/O
                         net (fo=1, routed)           0.000     1.800    flag_i_1_n_0
    SLICE_X37Y45         FDRE                                         r  flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  flag_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.091     1.537    flag_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 MATRICE_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MATRICE_reg[8][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.645     1.529    clk_IBUF_BUFG
    SLICE_X9Y142         FDRE                                         r  MATRICE_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y142         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  MATRICE_reg[8][0]/Q
                         net (fo=6, routed)           0.168     1.838    randgen/p_1_in152_in
    SLICE_X9Y142         LUT6 (Prop_lut6_I5_O)        0.045     1.883 r  randgen/MATRICE[8][0]_i_1/O
                         net (fo=1, routed)           0.000     1.883    randgen_n_64
    SLICE_X9Y142         FDRE                                         r  MATRICE_reg[8][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.920     2.048    clk_IBUF_BUFG
    SLICE_X9Y142         FDRE                                         r  MATRICE_reg[8][0]/C
                         clock pessimism             -0.519     1.529    
    SLICE_X9Y142         FDRE (Hold_fdre_C_D)         0.091     1.620    MATRICE_reg[8][0]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 MATRICE_reg[8][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MATRICE_reg[8][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.639     1.523    clk_IBUF_BUFG
    SLICE_X15Y131        FDRE                                         r  MATRICE_reg[8][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y131        FDRE (Prop_fdre_C_Q)         0.141     1.664 r  MATRICE_reg[8][5]/Q
                         net (fo=6, routed)           0.168     1.832    randgen/p_1_in167_in
    SLICE_X15Y131        LUT6 (Prop_lut6_I5_O)        0.045     1.877 r  randgen/MATRICE[8][5]_i_1/O
                         net (fo=1, routed)           0.000     1.877    randgen_n_69
    SLICE_X15Y131        FDRE                                         r  MATRICE_reg[8][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.911     2.039    clk_IBUF_BUFG
    SLICE_X15Y131        FDRE                                         r  MATRICE_reg[8][5]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X15Y131        FDRE (Hold_fdre_C_D)         0.091     1.614    MATRICE_reg[8][5]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 MATRICE_reg[13][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MATRICE_reg[13][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.638     1.522    clk_IBUF_BUFG
    SLICE_X10Y130        FDRE                                         r  MATRICE_reg[13][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDRE (Prop_fdre_C_Q)         0.164     1.686 r  MATRICE_reg[13][5]/Q
                         net (fo=4, routed)           0.175     1.861    randgen/p_1_in277_in
    SLICE_X10Y130        LUT6 (Prop_lut6_I5_O)        0.045     1.906 r  randgen/MATRICE[13][5]_i_1/O
                         net (fo=1, routed)           0.000     1.906    randgen_n_37
    SLICE_X10Y130        FDRE                                         r  MATRICE_reg[13][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.911     2.039    clk_IBUF_BUFG
    SLICE_X10Y130        FDRE                                         r  MATRICE_reg[13][5]/C
                         clock pessimism             -0.517     1.522    
    SLICE_X10Y130        FDRE (Hold_fdre_C_D)         0.120     1.642    MATRICE_reg[13][5]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 MATRICE_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MATRICE_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.637     1.521    clk_IBUF_BUFG
    SLICE_X12Y129        FDRE                                         r  MATRICE_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y129        FDRE (Prop_fdre_C_Q)         0.164     1.685 r  MATRICE_reg[0][5]/Q
                         net (fo=2, routed)           0.175     1.860    randgen/MATRICE_reg[0][5]_3
    SLICE_X12Y129        LUT6 (Prop_lut6_I5_O)        0.045     1.905 r  randgen/MATRICE[0][5]_i_1/O
                         net (fo=1, routed)           0.000     1.905    randgen_n_125
    SLICE_X12Y129        FDRE                                         r  MATRICE_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.909     2.037    clk_IBUF_BUFG
    SLICE_X12Y129        FDRE                                         r  MATRICE_reg[0][5]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X12Y129        FDRE (Hold_fdre_C_D)         0.120     1.641    MATRICE_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 MATRICE_reg[4][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MATRICE_reg[4][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.645     1.529    clk_IBUF_BUFG
    SLICE_X10Y140        FDRE                                         r  MATRICE_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y140        FDRE (Prop_fdre_C_Q)         0.164     1.693 r  MATRICE_reg[4][7]/Q
                         net (fo=8, routed)           0.175     1.868    randgen/MATRICE_reg[4][7]_3
    SLICE_X10Y140        LUT6 (Prop_lut6_I5_O)        0.045     1.913 r  randgen/MATRICE[4][7]_i_1/O
                         net (fo=1, routed)           0.000     1.913    randgen_n_103
    SLICE_X10Y140        FDRE                                         r  MATRICE_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.920     2.048    clk_IBUF_BUFG
    SLICE_X10Y140        FDRE                                         r  MATRICE_reg[4][7]/C
                         clock pessimism             -0.519     1.529    
    SLICE_X10Y140        FDRE (Hold_fdre_C_D)         0.120     1.649    MATRICE_reg[4][7]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X17Y140  MATRICE_reg[11][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y130  MATRICE_reg[11][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y138  MATRICE_reg[11][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y137   MATRICE_reg[11][4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y133  MATRICE_reg[11][5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X16Y139  MATRICE_reg[11][6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y139  MATRICE_reg[11][7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X20Y135  MATRICE_reg[12][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y130  MATRICE_reg[12][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y130  MATRICE_reg[11][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y130  MATRICE_reg[12][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X17Y128  MATRICE_reg[12][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X20Y130  MATRICE_reg[12][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y134  axx_reg[0][21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X19Y128  MATRICE_reg[13][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y130  MATRICE_reg[15][6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X22Y130  ayy_reg[1][13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X21Y129  ayy_reg[1][15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y138  div1_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X17Y140  MATRICE_reg[11][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y138  MATRICE_reg[11][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X16Y139  MATRICE_reg[11][6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y139  MATRICE_reg[11][7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X19Y139  MATRICE_reg[12][7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y124  axx_reg[0][22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y135  axx_reg[2][17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y135  axx_reg[2][18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X23Y140  MATRICE_reg[13][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y130  MATRICE_reg[13][5]/C



