<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/hotspot/cpu/x86/nativeInst_x86.hpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="macroAssembler_x86.hpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="register_definitions_x86.cpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/x86/nativeInst_x86.hpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
  1 /*
<span class="line-modified">  2  * Copyright (c) 1997, 2019, Oracle and/or its affiliates. All rights reserved.</span>
  3  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
  4  *
  5  * This code is free software; you can redistribute it and/or modify it
  6  * under the terms of the GNU General Public License version 2 only, as
  7  * published by the Free Software Foundation.
  8  *
  9  * This code is distributed in the hope that it will be useful, but WITHOUT
 10  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
 12  * version 2 for more details (a copy is included in the LICENSE file that
 13  * accompanied this code).
 14  *
 15  * You should have received a copy of the GNU General Public License version
 16  * 2 along with this work; if not, write to the Free Software Foundation,
 17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
 18  *
 19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
 20  * or visit www.oracle.com if you need additional information or have any
 21  * questions.
 22  *
</pre>
<hr />
<pre>
714 };
715 
716 inline bool NativeInstruction::is_illegal()      { return (short)int_at(0) == (short)NativeIllegalInstruction::instruction_code; }
717 inline bool NativeInstruction::is_call()         { return ubyte_at(0) == NativeCall::instruction_code; }
718 inline bool NativeInstruction::is_call_reg()     { return ubyte_at(0) == NativeCallReg::instruction_code ||
719                                                           (ubyte_at(1) == NativeCallReg::instruction_code &amp;&amp;
720                                                            (ubyte_at(0) == Assembler::REX || ubyte_at(0) == Assembler::REX_B)); }
721 inline bool NativeInstruction::is_return()       { return ubyte_at(0) == NativeReturn::instruction_code ||
722                                                           ubyte_at(0) == NativeReturnX::instruction_code; }
723 inline bool NativeInstruction::is_jump()         { return ubyte_at(0) == NativeJump::instruction_code ||
724                                                           ubyte_at(0) == 0xEB; /* short jump */ }
725 inline bool NativeInstruction::is_jump_reg()     {
726   int pos = 0;
727   if (ubyte_at(0) == Assembler::REX_B) pos = 1;
728   return ubyte_at(pos) == 0xFF &amp;&amp; (ubyte_at(pos + 1) &amp; 0xF0) == 0xE0;
729 }
730 inline bool NativeInstruction::is_far_jump()     { return is_mov_literal64(); }
731 inline bool NativeInstruction::is_cond_jump()    { return (int_at(0) &amp; 0xF0FF) == 0x800F /* long jump */ ||
732                                                           (ubyte_at(0) &amp; 0xF0) == 0x70;  /* short jump */ }
733 inline bool NativeInstruction::is_safepoint_poll() {
<span class="line-removed">734   if (SafepointMechanism::uses_thread_local_poll()) {</span>
735 #ifdef AMD64
<span class="line-modified">736     const bool has_rex_prefix = ubyte_at(0) == NativeTstRegMem::instruction_rex_b_prefix;</span>
<span class="line-modified">737     const int test_offset = has_rex_prefix ? 1 : 0;</span>
738 #else
<span class="line-modified">739     const int test_offset = 0;</span>
740 #endif
<span class="line-modified">741     const bool is_test_opcode = ubyte_at(test_offset) == NativeTstRegMem::instruction_code_memXregl;</span>
<span class="line-modified">742     const bool is_rax_target = (ubyte_at(test_offset + 1) &amp; NativeTstRegMem::modrm_mask) == NativeTstRegMem::modrm_reg;</span>
<span class="line-modified">743     return is_test_opcode &amp;&amp; is_rax_target;</span>
<span class="line-removed">744   }</span>
<span class="line-removed">745 #ifdef AMD64</span>
<span class="line-removed">746   // Try decoding a near safepoint first:</span>
<span class="line-removed">747   if (ubyte_at(0) == NativeTstRegMem::instruction_code_memXregl &amp;&amp;</span>
<span class="line-removed">748       ubyte_at(1) == 0x05) { // 00 rax 101</span>
<span class="line-removed">749     address fault = addr_at(6) + int_at(2);</span>
<span class="line-removed">750     NOT_JVMCI(assert(!Assembler::is_polling_page_far(), &quot;unexpected poll encoding&quot;);)</span>
<span class="line-removed">751     return os::is_poll_address(fault);</span>
<span class="line-removed">752   }</span>
<span class="line-removed">753   // Now try decoding a far safepoint:</span>
<span class="line-removed">754   // two cases, depending on the choice of the base register in the address.</span>
<span class="line-removed">755   if (((ubyte_at(0) &amp; NativeTstRegMem::instruction_rex_prefix_mask) == NativeTstRegMem::instruction_rex_prefix &amp;&amp;</span>
<span class="line-removed">756        ubyte_at(1) == NativeTstRegMem::instruction_code_memXregl &amp;&amp;</span>
<span class="line-removed">757        (ubyte_at(2) &amp; NativeTstRegMem::modrm_mask) == NativeTstRegMem::modrm_reg) ||</span>
<span class="line-removed">758       (ubyte_at(0) == NativeTstRegMem::instruction_code_memXregl &amp;&amp;</span>
<span class="line-removed">759        (ubyte_at(1) &amp; NativeTstRegMem::modrm_mask) == NativeTstRegMem::modrm_reg)) {</span>
<span class="line-removed">760     NOT_JVMCI(assert(Assembler::is_polling_page_far(), &quot;unexpected poll encoding&quot;);)</span>
<span class="line-removed">761     return true;</span>
<span class="line-removed">762   }</span>
<span class="line-removed">763   return false;</span>
<span class="line-removed">764 #else</span>
<span class="line-removed">765   return ( ubyte_at(0) == NativeMovRegMem::instruction_code_mem2reg ||</span>
<span class="line-removed">766            ubyte_at(0) == NativeTstRegMem::instruction_code_memXregl ) &amp;&amp;</span>
<span class="line-removed">767            (ubyte_at(1)&amp;0xC7) == 0x05 &amp;&amp; /* Mod R/M == disp32 */</span>
<span class="line-removed">768            (os::is_poll_address((address)int_at(2)));</span>
<span class="line-removed">769 #endif // AMD64</span>
770 }
771 
772 inline bool NativeInstruction::is_mov_literal64() {
773 #ifdef AMD64
774   return ((ubyte_at(0) == Assembler::REX_W || ubyte_at(0) == Assembler::REX_WB) &amp;&amp;
775           (ubyte_at(1) &amp; (0xff ^ NativeMovConstReg::register_mask)) == 0xB8);
776 #else
777   return false;
778 #endif // AMD64
779 }
780 
781 #endif // CPU_X86_NATIVEINST_X86_HPP
</pre>
</td>
<td>
<hr />
<pre>
  1 /*
<span class="line-modified">  2  * Copyright (c) 1997, 2020, Oracle and/or its affiliates. All rights reserved.</span>
  3  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
  4  *
  5  * This code is free software; you can redistribute it and/or modify it
  6  * under the terms of the GNU General Public License version 2 only, as
  7  * published by the Free Software Foundation.
  8  *
  9  * This code is distributed in the hope that it will be useful, but WITHOUT
 10  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
 12  * version 2 for more details (a copy is included in the LICENSE file that
 13  * accompanied this code).
 14  *
 15  * You should have received a copy of the GNU General Public License version
 16  * 2 along with this work; if not, write to the Free Software Foundation,
 17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
 18  *
 19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
 20  * or visit www.oracle.com if you need additional information or have any
 21  * questions.
 22  *
</pre>
<hr />
<pre>
714 };
715 
716 inline bool NativeInstruction::is_illegal()      { return (short)int_at(0) == (short)NativeIllegalInstruction::instruction_code; }
717 inline bool NativeInstruction::is_call()         { return ubyte_at(0) == NativeCall::instruction_code; }
718 inline bool NativeInstruction::is_call_reg()     { return ubyte_at(0) == NativeCallReg::instruction_code ||
719                                                           (ubyte_at(1) == NativeCallReg::instruction_code &amp;&amp;
720                                                            (ubyte_at(0) == Assembler::REX || ubyte_at(0) == Assembler::REX_B)); }
721 inline bool NativeInstruction::is_return()       { return ubyte_at(0) == NativeReturn::instruction_code ||
722                                                           ubyte_at(0) == NativeReturnX::instruction_code; }
723 inline bool NativeInstruction::is_jump()         { return ubyte_at(0) == NativeJump::instruction_code ||
724                                                           ubyte_at(0) == 0xEB; /* short jump */ }
725 inline bool NativeInstruction::is_jump_reg()     {
726   int pos = 0;
727   if (ubyte_at(0) == Assembler::REX_B) pos = 1;
728   return ubyte_at(pos) == 0xFF &amp;&amp; (ubyte_at(pos + 1) &amp; 0xF0) == 0xE0;
729 }
730 inline bool NativeInstruction::is_far_jump()     { return is_mov_literal64(); }
731 inline bool NativeInstruction::is_cond_jump()    { return (int_at(0) &amp; 0xF0FF) == 0x800F /* long jump */ ||
732                                                           (ubyte_at(0) &amp; 0xF0) == 0x70;  /* short jump */ }
733 inline bool NativeInstruction::is_safepoint_poll() {

734 #ifdef AMD64
<span class="line-modified">735   const bool has_rex_prefix = ubyte_at(0) == NativeTstRegMem::instruction_rex_b_prefix;</span>
<span class="line-modified">736   const int test_offset = has_rex_prefix ? 1 : 0;</span>
737 #else
<span class="line-modified">738   const int test_offset = 0;</span>
739 #endif
<span class="line-modified">740   const bool is_test_opcode = ubyte_at(test_offset) == NativeTstRegMem::instruction_code_memXregl;</span>
<span class="line-modified">741   const bool is_rax_target = (ubyte_at(test_offset + 1) &amp; NativeTstRegMem::modrm_mask) == NativeTstRegMem::modrm_reg;</span>
<span class="line-modified">742   return is_test_opcode &amp;&amp; is_rax_target;</span>


























743 }
744 
745 inline bool NativeInstruction::is_mov_literal64() {
746 #ifdef AMD64
747   return ((ubyte_at(0) == Assembler::REX_W || ubyte_at(0) == Assembler::REX_WB) &amp;&amp;
748           (ubyte_at(1) &amp; (0xff ^ NativeMovConstReg::register_mask)) == 0xB8);
749 #else
750   return false;
751 #endif // AMD64
752 }
753 
754 #endif // CPU_X86_NATIVEINST_X86_HPP
</pre>
</td>
</tr>
</table>
<center><a href="macroAssembler_x86.hpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="register_definitions_x86.cpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>