Analysis & Synthesis Status : Successful - Thu Nov 09 12:25:53 2023
Quartus II Version : 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition
Revision Name : bus_merger
Top-level Entity Name : bus_merger
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 0
    Dedicated logic registers : 0
Total registers : 0
Total pins : 64
Total virtual pins : 0
Total block memory bits : 0
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
