Structural (Gate-Level) Modeling
Code
module Code(
input wire in,
output wire out
    );
    not gate(out,in);
endmodule

Testbench
module Testbench1(
    );
    reg in;
    wire out;
    Code uut(in,out);
    initial 
    begin

    in=0;
    #10 
    in=1;
    #10 $finish;
    end
endmodule
