#
# Logical Preferences generated for Lattice by Synplify maplat, Build 1498R.
#

# Period Constraints 
#FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 1.0 MHz;
#FREQUENCY PORT "PIXCLK" 1.0 MHz;
#FREQUENCY NET "u_sony_block_to_yuv422_csi/plldoubler/w_pixclk" 1.0 MHz;
#FREQUENCY NET "u_pll_pix2byte_YUV422_8bit_4lane/byte_clk" 1.0 MHz;


# Output Constraints 

# Input Constraints 
#INPUT_SETUP "PIXCLK" 1000.0 NS CLKNET  = "u_sony_block_to_yuv422_csi/plldoubler/w_pixclk";
#INPUT_SETUP "PIXDATA[0]" 1000.0 NS CLKNET  = "u_sony_block_to_yuv422_csi/plldoubler/w_pixclk";
#INPUT_SETUP "PIXDATA[0]" 1000.0 NS CLKPORT  = "PIXCLK";
#INPUT_SETUP "PIXDATA[1]" 1000.0 NS CLKNET  = "u_sony_block_to_yuv422_csi/plldoubler/w_pixclk";
#INPUT_SETUP "PIXDATA[1]" 1000.0 NS CLKPORT  = "PIXCLK";
#INPUT_SETUP "PIXDATA[2]" 1000.0 NS CLKNET  = "u_sony_block_to_yuv422_csi/plldoubler/w_pixclk";
#INPUT_SETUP "PIXDATA[2]" 1000.0 NS CLKPORT  = "PIXCLK";
#INPUT_SETUP "PIXDATA[3]" 1000.0 NS CLKNET  = "u_sony_block_to_yuv422_csi/plldoubler/w_pixclk";
#INPUT_SETUP "PIXDATA[3]" 1000.0 NS CLKPORT  = "PIXCLK";
#INPUT_SETUP "PIXDATA[4]" 1000.0 NS CLKNET  = "u_sony_block_to_yuv422_csi/plldoubler/w_pixclk";
#INPUT_SETUP "PIXDATA[4]" 1000.0 NS CLKPORT  = "PIXCLK";
#INPUT_SETUP "PIXDATA[5]" 1000.0 NS CLKNET  = "u_sony_block_to_yuv422_csi/plldoubler/w_pixclk";
#INPUT_SETUP "PIXDATA[5]" 1000.0 NS CLKPORT  = "PIXCLK";
#INPUT_SETUP "PIXDATA[6]" 1000.0 NS CLKNET  = "u_sony_block_to_yuv422_csi/plldoubler/w_pixclk";
#INPUT_SETUP "PIXDATA[6]" 1000.0 NS CLKPORT  = "PIXCLK";
#INPUT_SETUP "PIXDATA[7]" 1000.0 NS CLKNET  = "u_sony_block_to_yuv422_csi/plldoubler/w_pixclk";
#INPUT_SETUP "PIXDATA[7]" 1000.0 NS CLKPORT  = "PIXCLK";
#INPUT_SETUP "PIXDATA[8]" 1000.0 NS CLKNET  = "u_sony_block_to_yuv422_csi/plldoubler/w_pixclk";
#INPUT_SETUP "PIXDATA[8]" 1000.0 NS CLKPORT  = "PIXCLK";
#INPUT_SETUP "PIXDATA[9]" 1000.0 NS CLKNET  = "u_sony_block_to_yuv422_csi/plldoubler/w_pixclk";
#INPUT_SETUP "PIXDATA[9]" 1000.0 NS CLKPORT  = "PIXCLK";
#INPUT_SETUP "PIXDATA[10]" 1000.0 NS CLKNET  = "u_sony_block_to_yuv422_csi/plldoubler/w_pixclk";
#INPUT_SETUP "PIXDATA[10]" 1000.0 NS CLKPORT  = "PIXCLK";
#INPUT_SETUP "PIXDATA[11]" 1000.0 NS CLKNET  = "u_sony_block_to_yuv422_csi/plldoubler/w_pixclk";
#INPUT_SETUP "PIXDATA[11]" 1000.0 NS CLKPORT  = "PIXCLK";
#INPUT_SETUP "PIXDATA[12]" 1000.0 NS CLKNET  = "u_sony_block_to_yuv422_csi/plldoubler/w_pixclk";
#INPUT_SETUP "PIXDATA[12]" 1000.0 NS CLKPORT  = "PIXCLK";
#INPUT_SETUP "PIXDATA[13]" 1000.0 NS CLKNET  = "u_sony_block_to_yuv422_csi/plldoubler/w_pixclk";
#INPUT_SETUP "PIXDATA[13]" 1000.0 NS CLKPORT  = "PIXCLK";
#INPUT_SETUP "PIXDATA[14]" 1000.0 NS CLKNET  = "u_sony_block_to_yuv422_csi/plldoubler/w_pixclk";
#INPUT_SETUP "PIXDATA[14]" 1000.0 NS CLKPORT  = "PIXCLK";
#INPUT_SETUP "PIXDATA[15]" 1000.0 NS CLKNET  = "u_sony_block_to_yuv422_csi/plldoubler/w_pixclk";
#INPUT_SETUP "PIXDATA[15]" 1000.0 NS CLKPORT  = "PIXCLK";

# Point-to-point Delay Constraints 



# Block Path Constraints 
#BLOCK PATH FROM CLKNET "u_DPHY_TX_INST/u_oDDRx4/sclk" TO CLKNET "u_pll_pix2byte_YUV422_8bit_4lane/byte_clk";
#BLOCK PATH FROM CLKNET "u_DPHY_TX_INST/u_oDDRx4/sclk" TO CLKNET "u_sony_block_to_yuv422_csi/plldoubler/w_pixclk";
#BLOCK PATH FROM CLKNET "u_DPHY_TX_INST/u_oDDRx4/sclk" TO CLKNET "PIXCLK_c";
#BLOCK PATH FROM CLKNET "u_pll_pix2byte_YUV422_8bit_4lane/byte_clk" TO CLKNET "u_DPHY_TX_INST/u_oDDRx4/sclk";
#BLOCK PATH FROM CLKNET "u_pll_pix2byte_YUV422_8bit_4lane/byte_clk" TO CLKNET "u_sony_block_to_yuv422_csi/plldoubler/w_pixclk";
#BLOCK PATH FROM CLKNET "u_pll_pix2byte_YUV422_8bit_4lane/byte_clk" TO CLKNET "PIXCLK_c";
#BLOCK PATH FROM CLKNET "u_sony_block_to_yuv422_csi/plldoubler/w_pixclk" TO CLKNET "u_DPHY_TX_INST/u_oDDRx4/sclk";
#BLOCK PATH FROM CLKNET "u_sony_block_to_yuv422_csi/plldoubler/w_pixclk" TO CLKNET "u_pll_pix2byte_YUV422_8bit_4lane/byte_clk";
#BLOCK PATH FROM CLKNET "u_sony_block_to_yuv422_csi/plldoubler/w_pixclk" TO CLKNET "PIXCLK_c";
#BLOCK PATH FROM CLKNET "PIXCLK_c" TO CLKNET "u_DPHY_TX_INST/u_oDDRx4/sclk";
#BLOCK PATH FROM CLKNET "PIXCLK_c" TO CLKNET "u_pll_pix2byte_YUV422_8bit_4lane/byte_clk";
#BLOCK PATH FROM CLKNET "PIXCLK_c" TO CLKNET "u_sony_block_to_yuv422_csi/plldoubler/w_pixclk";

BLOCK ASYNCPATHS;

# End of generated Logical Preferences.
