<HTML>
<HEAD>
<TITLE>Timing Report</TITLE>
<link href="" rel="stylesheet" type="text/css" media="screen"/>
<link href="" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
tapath {
  display: none;
}
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" class="Child" onclick="hideTocList()"><PRE>
<A name="Timing_rpt_top">Timing Report</A><B><U><big></big></U></B>
Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.2.0.3.0

Sat Mar 22 21:01:54 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt robot_impl_1.twr robot_impl_1.udb -gui -msgset /home/seb/ecam/robot/project/robot/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
<LI>    <A href=#Timing_rpt_DesignChecking>1  Timing Overview</A></LI>
<LI>        <A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI>        <A href=#Timing_rpt_ConstraintCoverage>1.2  Constraint Coverage</A></LI>
<LI>        <A href=#Timing_rpt_OverallSummary>1.3  Overall Summary</A></LI>
<LI>        <A href=#Timing_rpt_UnconstrainedReport>1.4  Unconstrained Report</A></LI>
<LI>        <A href=#Timing_rpt_CombinationalLoop>1.5  Combinational Loop</A></LI>
<LI>    <A href=#Timing_rpt_SetupSlowCornerMaxDegree>2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees</A></LI>
<LI>        <A href=#Timing_rpt_ClockSummarySetupSlowCornerMaxDegree>2.1  Clock Summary</A></LI>
<LI>        <A href=#Timing_rpt_EndpointSlackSetupSlowCornerMaxDegree>2.2  Endpoint slacks</A></LI>
<LI>        <A href=#Timing_rpt_DetailReportSetupSlowCornerMaxDegree>2.3  Detailed Report</A></LI>
<LI>    <A href=#Timing_rpt_HoldFastCornerMinDegreeNoAV>3  Hold at Speed Grade m Corner at -40 Degrees</A></LI>
<LI>        <A href=#Timing_rpt_EndpointSlackHoldFastCornerMinDegreeNoAV>3.1  Endpoint slacks</A></LI>
<LI>        <A href=#Timing_rpt_DetailReportHoldFastCornerMinDegreeNoAV>3.2  Detailed Report</A></LI>

=====================================================================
                    End of Table of Contents
=====================================================================


<A name="Timing_rpt_DesignChecking"></A><B><U><big>1  Timing Overview</big></U></B>

<A name="Timing_rpt_SDCConstraints"></A><B><U><big>1.1  SDC Constraints</big></U></B>

create_clock -name {main_clk} -period 83.333 -waveform {0.000 41.667} [get_ports clk]
set_false_path -from [get_ports rstn]
set_false_path -to [get_ports {uart_txd led_r led_g led_b}]
set_false_path -from [get_ports uart_rxd]

<A name="Timing_rpt_ConstraintCoverage"></A><B><U><big>1.2  Constraint Coverage</big></U></B>

Constraint Coverage: 100%

<A name="Timing_rpt_OverallSummary"></A><B><U><big>1.3  Overall Summary</big></U></B>

 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

<A name="Timing_rpt_UnconstrainedReport"></A><B><U><big>1.4  Unconstrained Report</big></U></B>

<A name="Timing_rpt_UnconstrainedEndpoints"></A><B><U><big>1.4.1  Unconstrained Start/End Points</big></U></B>

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


<A name="Timing_rpt_StartEndPointsWithoutTimingConstraints"></A><B><U><big>1.4.2  Start/End Points Without Timing Constraints</big></U></B>

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 5 Start or End Points      |           Type           
-------------------------------------------------------------------
us_echo                                 |                     input
quad1[1]                                |                     input
quad1[0]                                |                     input
quad2[1]                                |                     input
quad2[0]                                |                     input
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                         5
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



<A name="Timing_rpt_CombinationalLoop"></A><B><U><big>1.5  Combinational Loop</big></U></B>

None


<A name="Timing_rpt_SetupSlowCornerMaxDegree"></A><B><U><big>2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees</big></U></B>
<A name="Timing_rpt_ClockSummarySetupSlowCornerMaxDegree"></A><B><U><big>2.1  Clock Summary</big></U></B>
<A name="Timing_rpt_Clk_1"></A><B><U><big>2.1.1 Clock "main_clk"</big></U></B>

create_clock -name {main_clk} -period 83.333 -waveform {0.000 41.667} [get_ports clk]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock main_clk             |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From main_clk                          |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |          17.909 ns |         55.838 MHz 
olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/RCLK (MPW)                                                                
                                        |   (50% duty cycle) |           1.336 ns |        748.503 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

<A name="Timing_rpt_EndpointSlackSetupSlowCornerMaxDegree"></A><B><U><big>2.2  Endpoint slacks</big></U></B>
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/RADDR0              
                                         |   65.424 ns 
olo_base_fifo_sync_inst/r.RdAddr[2].ff_inst/D              
                                         |   65.727 ns 
olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/RADDR1              
                                         |   66.018 ns 
olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/RADDR2              
                                         |   66.018 ns 
olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/RADDR3              
                                         |   66.018 ns 
olo_base_fifo_sync_inst/r.RdAddr[0].ff_inst/D              
                                         |   66.058 ns 
olo_base_fifo_sync_inst/r.RdAddr[1].ff_inst/D              
                                         |   66.058 ns 
olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/RADDR4              
                                         |   66.137 ns 
olo_base_fifo_sync_inst/r.RdAddr[3].ff_inst/D              
                                         |   66.322 ns 
olo_base_fifo_sync_inst/r.RdAddr[4].ff_inst/D              
                                         |   66.441 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_DetailReportSetupSlowCornerMaxDegree"></A><B><U><big>2.3  Detailed Report</big></U></B>


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/Q  (SLICE_R24C22B)
Path End         : olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/RADDR0  (EBR_EBR_R20C22)
Source Clock     : main_clk (R)
Destination Clock: main_clk (R)
Logic Level      : 5
Delay Ratio      : 81.8% (route), 18.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 65.424 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk",
        "phy_name":"clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/CK",
        "phy_name":"olo_base_fifo_sync_inst.SLICE_27/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_ibuf.bb_inst/B",
            "phy_name":"clk_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_ibuf.bb_inst/O",
            "phy_name":"clk_ibuf.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"reset_gen_inst/clk_c",
            "phy_name":"clk_c"
        },
        "arrive":6.009,
        "delay":5.499
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":6.009,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
clk                                       top             CLOCK LATENCY            0.000                  0.000  1       
clk                                                       NET DELAY                0.000                  0.000  1       
clk_ibuf.bb_inst/B->clk_ibuf.bb_inst/O    PIO_35          IOPAD_TO_PADDI_DELAY     0.510                  0.510  71      
reset_gen_inst/clk_c                                      NET DELAY                5.499                  6.009  71      
{olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/CK   olo_base_fifo_sync_inst/r.RdLevel[2].ff_inst/CK}
                                                          CLOCK PIN                0.000                  6.009  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/Q",
        "phy_name":"olo_base_fifo_sync_inst.SLICE_27/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/RADDR0",
        "phy_name":"olo_base_fifo_sync_inst.i_ram.mem_v_mem_v_0_0.ebr_inst/RADDR0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/CK",
            "phy_name":"olo_base_fifo_sync_inst.SLICE_27/CLK"
        },
        "pin1":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/Q",
            "phy_name":"olo_base_fifo_sync_inst.SLICE_27/Q0"
        },
        "arrive":7.397,
        "delay":1.388
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"olo_base_fifo_sync_inst/RdLevel[1]",
            "phy_name":"olo_base_fifo_sync_inst.RdLevel[1]"
        },
        "arrive":10.583,
        "delay":3.186
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdLevel_RNIQ6O85[1]/A",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_116/B0"
        },
        "pin1":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdLevel_RNIQ6O85[1]/Z",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_116/F0"
        },
        "arrive":11.032,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"olo_base_fifo_sync_inst/out_valid2lto5_3",
            "phy_name":"olo_base_fifo_sync_inst.out_valid2lto5_3"
        },
        "arrive":13.200,
        "delay":2.168
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdLevel_RNIEELHD[5]/D",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_104/D0"
        },
        "pin1":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdLevel_RNIEELHD[5]/Z",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_104/F0"
        },
        "arrive":13.649,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"olo_base_fifo_sync_inst/rdaddr7",
            "phy_name":"olo_base_fifo_sync_inst.rdaddr7"
        },
        "arrive":16.729,
        "delay":3.080
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdAddr_RNIRKJ2Q[0]/B",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_125/B1"
        },
        "pin1":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdAddr_RNIRKJ2Q[0]/Z",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_125/F1"
        },
        "arrive":17.178,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"olo_base_fifo_sync_inst/rdaddr7_1_0",
            "phy_name":"olo_base_fifo_sync_inst.rdaddr7_1_0"
        },
        "arrive":19.729,
        "delay":2.551
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"olo_base_fifo_sync_inst/un1_r.RdAddr_cry_0_c_0.fa22_inst/A1",
            "phy_name":"olo_base_fifo_sync_inst.un1_r.RdAddr_cry_0_c_0.SLICE_20/A1"
        },
        "pin1":
        {
            "log_name":"olo_base_fifo_sync_inst/un1_r.RdAddr_cry_0_c_0.fa22_inst/S1",
            "phy_name":"olo_base_fifo_sync_inst.un1_r.RdAddr_cry_0_c_0.SLICE_20/F1"
        },
        "arrive":20.178,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"olo_base_fifo_sync_inst/i_ram/RdAddr_4[0]",
            "phy_name":"olo_base_fifo_sync_inst.RdAddr_4[0]"
        },
        "arrive":23.535,
        "delay":3.357
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":23.535,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/CK->olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/Q
                                          SLICE_R24C22B   CLK_TO_Q0_DELAY          1.388                  7.397  3       
olo_base_fifo_sync_inst/RdLevel[1]                        NET DELAY                3.186                 10.583  3       
olo_base_fifo_sync_inst/r.RdLevel_RNIQ6O85[1]/A->olo_base_fifo_sync_inst/r.RdLevel_RNIQ6O85[1]/Z
                                          SLICE_R23C21A   B0_TO_F0_DELAY           0.449                 11.032  3       
olo_base_fifo_sync_inst/out_valid2lto5_3                  NET DELAY                2.168                 13.200  3       
olo_base_fifo_sync_inst/r.RdLevel_RNIEELHD[5]/D->olo_base_fifo_sync_inst/r.RdLevel_RNIEELHD[5]/Z
                                          SLICE_R23C22D   D0_TO_F0_DELAY           0.449                 13.649  8       
olo_base_fifo_sync_inst/rdaddr7                           NET DELAY                3.080                 16.729  8       
olo_base_fifo_sync_inst/r.RdAddr_RNIRKJ2Q[0]/B->olo_base_fifo_sync_inst/r.RdAddr_RNIRKJ2Q[0]/Z
                                          SLICE_R22C22D   B1_TO_F1_DELAY           0.449                 17.178  5       
olo_base_fifo_sync_inst/rdaddr7_1_0                       NET DELAY                2.551                 19.729  5       
olo_base_fifo_sync_inst/un1_r.RdAddr_cry_0_c_0.fa22_inst/A1->olo_base_fifo_sync_inst/un1_r.RdAddr_cry_0_c_0.fa22_inst/S1
                                          SLICE_R22C22A   A1_TO_F1_DELAY           0.449                 20.178  2       
olo_base_fifo_sync_inst/i_ram/RdAddr_4[0]
                                                          NET DELAY                3.357                 23.535  2       
olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/RADDR0
                                                          ENDPOINT                 0.000                 23.535  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk",
        "phy_name":"clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/RCLK",
        "phy_name":"olo_base_fifo_sync_inst.i_ram.mem_v_mem_v_0_0.ebr_inst/RCLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":83.333,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":83.333,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_ibuf.bb_inst/B",
            "phy_name":"clk_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_ibuf.bb_inst/O",
            "phy_name":"clk_ibuf.bb_inst/PADDI"
        },
        "arrive":83.843,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"reset_gen_inst/clk_c",
            "phy_name":"clk_c"
        },
        "arrive":89.342,
        "delay":5.499
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":89.342,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
                                                          CONSTRAINT               0.000                 83.333  1       
clk                                       top             CLOCK LATENCY            0.000                 83.333  1       
clk                                                       NET DELAY                0.000                 83.333  1       
clk_ibuf.bb_inst/B->clk_ibuf.bb_inst/O    PIO_35          IOPAD_TO_PADDI_DELAY     0.510                 83.843  71      
reset_gen_inst/clk_c                                      NET DELAY                5.499                 89.342  71      
olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/RCLK
                                                          CLOCK PIN                0.000                 89.342  1       
                                                          Uncertainty           -(0.000)                 89.342  
                                                          Setup time            -(0.383)                 88.959  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
Required Time                                                                                            88.959  
Arrival Time                                                                                          -(23.535)  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                     65.424  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/Q  (SLICE_R24C22B)
Path End         : olo_base_fifo_sync_inst/r.RdAddr[2].ff_inst/D  (SLICE_R22C23D)
Source Clock     : main_clk (R)
Destination Clock: main_clk (R)
Logic Level      : 6
Delay Ratio      : 79.0% (route), 21.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 65.727 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk",
        "phy_name":"clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/CK",
        "phy_name":"olo_base_fifo_sync_inst.SLICE_27/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_ibuf.bb_inst/B",
            "phy_name":"clk_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_ibuf.bb_inst/O",
            "phy_name":"clk_ibuf.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"reset_gen_inst/clk_c",
            "phy_name":"clk_c"
        },
        "arrive":6.009,
        "delay":5.499
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":6.009,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
clk                                       top             CLOCK LATENCY            0.000                  0.000  1       
clk                                                       NET DELAY                0.000                  0.000  1       
clk_ibuf.bb_inst/B->clk_ibuf.bb_inst/O    PIO_35          IOPAD_TO_PADDI_DELAY     0.510                  0.510  71      
reset_gen_inst/clk_c                                      NET DELAY                5.499                  6.009  71      
{olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/CK   olo_base_fifo_sync_inst/r.RdLevel[2].ff_inst/CK}
                                                          CLOCK PIN                0.000                  6.009  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/Q",
        "phy_name":"olo_base_fifo_sync_inst.SLICE_27/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/r.RdAddr[2].ff_inst/D",
        "phy_name":"olo_base_fifo_sync_inst.r.SLICE_92/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/CK",
            "phy_name":"olo_base_fifo_sync_inst.SLICE_27/CLK"
        },
        "pin1":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/Q",
            "phy_name":"olo_base_fifo_sync_inst.SLICE_27/Q0"
        },
        "arrive":7.397,
        "delay":1.388
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"olo_base_fifo_sync_inst/RdLevel[1]",
            "phy_name":"olo_base_fifo_sync_inst.RdLevel[1]"
        },
        "arrive":10.583,
        "delay":3.186
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdLevel_RNIQ6O85[1]/A",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_116/B0"
        },
        "pin1":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdLevel_RNIQ6O85[1]/Z",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_116/F0"
        },
        "arrive":11.032,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"olo_base_fifo_sync_inst/out_valid2lto5_3",
            "phy_name":"olo_base_fifo_sync_inst.out_valid2lto5_3"
        },
        "arrive":13.200,
        "delay":2.168
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdLevel_RNIEELHD[5]/D",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_104/D0"
        },
        "pin1":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdLevel_RNIEELHD[5]/Z",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_104/F0"
        },
        "arrive":13.649,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"olo_base_fifo_sync_inst/rdaddr7",
            "phy_name":"olo_base_fifo_sync_inst.rdaddr7"
        },
        "arrive":16.729,
        "delay":3.080
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdAddr_RNIRKJ2Q[0]/B",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_125/B1"
        },
        "pin1":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdAddr_RNIRKJ2Q[0]/Z",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_125/F1"
        },
        "arrive":17.178,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"olo_base_fifo_sync_inst/rdaddr7_1_0",
            "phy_name":"olo_base_fifo_sync_inst.rdaddr7_1_0"
        },
        "arrive":19.729,
        "delay":2.551
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"olo_base_fifo_sync_inst/un1_r.RdAddr_cry_1_c_0.fa22_inst/A1",
            "phy_name":"olo_base_fifo_sync_inst.un1_r.RdAddr_cry_1_c_0.SLICE_19/A1"
        },
        "pin1":
        {
            "log_name":"olo_base_fifo_sync_inst/un1_r.RdAddr_cry_1_c_0.fa22_inst/S1",
            "phy_name":"olo_base_fifo_sync_inst.un1_r.RdAddr_cry_1_c_0.SLICE_19/F1"
        },
        "arrive":20.178,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"olo_base_fifo_sync_inst/i_ram/RdAddr_4[2]",
            "phy_name":"olo_base_fifo_sync_inst.RdAddr_4[2]"
        },
        "arrive":22.941,
        "delay":2.763
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdAddr_RNO[2]/B",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_92/D0"
        },
        "pin1":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdAddr_RNO[2]/Z",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_92/F0"
        },
        "arrive":23.417,
        "delay":0.476
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"olo_base_fifo_sync_inst/RdAddr_0",
            "phy_name":"olo_base_fifo_sync_inst.RdAddr_0"
        },
        "arrive":23.417,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":23.417,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/CK->olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/Q
                                          SLICE_R24C22B   CLK_TO_Q0_DELAY          1.388                  7.397  3       
olo_base_fifo_sync_inst/RdLevel[1]                        NET DELAY                3.186                 10.583  3       
olo_base_fifo_sync_inst/r.RdLevel_RNIQ6O85[1]/A->olo_base_fifo_sync_inst/r.RdLevel_RNIQ6O85[1]/Z
                                          SLICE_R23C21A   B0_TO_F0_DELAY           0.449                 11.032  3       
olo_base_fifo_sync_inst/out_valid2lto5_3                  NET DELAY                2.168                 13.200  3       
olo_base_fifo_sync_inst/r.RdLevel_RNIEELHD[5]/D->olo_base_fifo_sync_inst/r.RdLevel_RNIEELHD[5]/Z
                                          SLICE_R23C22D   D0_TO_F0_DELAY           0.449                 13.649  8       
olo_base_fifo_sync_inst/rdaddr7                           NET DELAY                3.080                 16.729  8       
olo_base_fifo_sync_inst/r.RdAddr_RNIRKJ2Q[0]/B->olo_base_fifo_sync_inst/r.RdAddr_RNIRKJ2Q[0]/Z
                                          SLICE_R22C22D   B1_TO_F1_DELAY           0.449                 17.178  5       
olo_base_fifo_sync_inst/rdaddr7_1_0                       NET DELAY                2.551                 19.729  5       
olo_base_fifo_sync_inst/un1_r.RdAddr_cry_1_c_0.fa22_inst/A1->olo_base_fifo_sync_inst/un1_r.RdAddr_cry_1_c_0.fa22_inst/S1
                                          SLICE_R22C22B   A1_TO_F1_DELAY           0.449                 20.178  2       
olo_base_fifo_sync_inst/i_ram/RdAddr_4[2]
                                                          NET DELAY                2.763                 22.941  2       
olo_base_fifo_sync_inst/r.RdAddr_RNO[2]/B->olo_base_fifo_sync_inst/r.RdAddr_RNO[2]/Z
                                          SLICE_R22C23D   D0_TO_F0_DELAY           0.476                 23.417  1       
olo_base_fifo_sync_inst/RdAddr_0                          NET DELAY                0.000                 23.417  1       
olo_base_fifo_sync_inst/r.RdAddr[2].ff_inst/D
                                                          ENDPOINT                 0.000                 23.417  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk",
        "phy_name":"clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/r.RdAddr[2].ff_inst/CK",
        "phy_name":"olo_base_fifo_sync_inst.r.SLICE_92/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":83.333,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":83.333,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_ibuf.bb_inst/B",
            "phy_name":"clk_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_ibuf.bb_inst/O",
            "phy_name":"clk_ibuf.bb_inst/PADDI"
        },
        "arrive":83.843,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"reset_gen_inst/clk_c",
            "phy_name":"clk_c"
        },
        "arrive":89.342,
        "delay":5.499
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":89.342,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
                                                          CONSTRAINT               0.000                 83.333  1       
clk                                       top             CLOCK LATENCY            0.000                 83.333  1       
clk                                                       NET DELAY                0.000                 83.333  1       
clk_ibuf.bb_inst/B->clk_ibuf.bb_inst/O    PIO_35          IOPAD_TO_PADDI_DELAY     0.510                 83.843  71      
reset_gen_inst/clk_c                                      NET DELAY                5.499                 89.342  71      
{olo_base_fifo_sync_inst/r.RdAddr[2].ff_inst/CK   olo_base_fifo_sync_inst/r.RdAddr[3].ff_inst/CK}
                                                          CLOCK PIN                0.000                 89.342  1       
                                                          Uncertainty           -(0.000)                 89.342  
                                                          Setup time            -(0.198)                 89.144  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
Required Time                                                                                            89.144  
Arrival Time                                                                                          -(23.417)  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                     65.727  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/Q  (SLICE_R24C22B)
Path End         : olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/RADDR1  (EBR_EBR_R20C22)
Source Clock     : main_clk (R)
Destination Clock: main_clk (R)
Logic Level      : 5
Delay Ratio      : 81.2% (route), 18.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 66.018 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk",
        "phy_name":"clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/CK",
        "phy_name":"olo_base_fifo_sync_inst.SLICE_27/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_ibuf.bb_inst/B",
            "phy_name":"clk_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_ibuf.bb_inst/O",
            "phy_name":"clk_ibuf.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"reset_gen_inst/clk_c",
            "phy_name":"clk_c"
        },
        "arrive":6.009,
        "delay":5.499
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":6.009,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
clk                                       top             CLOCK LATENCY            0.000                  0.000  1       
clk                                                       NET DELAY                0.000                  0.000  1       
clk_ibuf.bb_inst/B->clk_ibuf.bb_inst/O    PIO_35          IOPAD_TO_PADDI_DELAY     0.510                  0.510  71      
reset_gen_inst/clk_c                                      NET DELAY                5.499                  6.009  71      
{olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/CK   olo_base_fifo_sync_inst/r.RdLevel[2].ff_inst/CK}
                                                          CLOCK PIN                0.000                  6.009  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/Q",
        "phy_name":"olo_base_fifo_sync_inst.SLICE_27/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/RADDR1",
        "phy_name":"olo_base_fifo_sync_inst.i_ram.mem_v_mem_v_0_0.ebr_inst/RADDR1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/CK",
            "phy_name":"olo_base_fifo_sync_inst.SLICE_27/CLK"
        },
        "pin1":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/Q",
            "phy_name":"olo_base_fifo_sync_inst.SLICE_27/Q0"
        },
        "arrive":7.397,
        "delay":1.388
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"olo_base_fifo_sync_inst/RdLevel[1]",
            "phy_name":"olo_base_fifo_sync_inst.RdLevel[1]"
        },
        "arrive":10.583,
        "delay":3.186
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdLevel_RNIQ6O85[1]/A",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_116/B0"
        },
        "pin1":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdLevel_RNIQ6O85[1]/Z",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_116/F0"
        },
        "arrive":11.032,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"olo_base_fifo_sync_inst/out_valid2lto5_3",
            "phy_name":"olo_base_fifo_sync_inst.out_valid2lto5_3"
        },
        "arrive":13.200,
        "delay":2.168
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdLevel_RNIEELHD[5]/D",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_104/D0"
        },
        "pin1":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdLevel_RNIEELHD[5]/Z",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_104/F0"
        },
        "arrive":13.649,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"olo_base_fifo_sync_inst/rdaddr7",
            "phy_name":"olo_base_fifo_sync_inst.rdaddr7"
        },
        "arrive":16.729,
        "delay":3.080
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdAddr_RNIRKJ2Q[0]/B",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_125/B1"
        },
        "pin1":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdAddr_RNIRKJ2Q[0]/Z",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_125/F1"
        },
        "arrive":17.178,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"olo_base_fifo_sync_inst/rdaddr7_1_0",
            "phy_name":"olo_base_fifo_sync_inst.rdaddr7_1_0"
        },
        "arrive":19.729,
        "delay":2.551
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"olo_base_fifo_sync_inst/un1_r.RdAddr_cry_1_c_0.fa22_inst/A0",
            "phy_name":"olo_base_fifo_sync_inst.un1_r.RdAddr_cry_1_c_0.SLICE_19/A0"
        },
        "pin1":
        {
            "log_name":"olo_base_fifo_sync_inst/un1_r.RdAddr_cry_1_c_0.fa22_inst/S0",
            "phy_name":"olo_base_fifo_sync_inst.un1_r.RdAddr_cry_1_c_0.SLICE_19/F0"
        },
        "arrive":20.178,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"olo_base_fifo_sync_inst/i_ram/RdAddr_4[1]",
            "phy_name":"olo_base_fifo_sync_inst.RdAddr_4[1]"
        },
        "arrive":22.941,
        "delay":2.763
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":22.941,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/CK->olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/Q
                                          SLICE_R24C22B   CLK_TO_Q0_DELAY          1.388                  7.397  3       
olo_base_fifo_sync_inst/RdLevel[1]                        NET DELAY                3.186                 10.583  3       
olo_base_fifo_sync_inst/r.RdLevel_RNIQ6O85[1]/A->olo_base_fifo_sync_inst/r.RdLevel_RNIQ6O85[1]/Z
                                          SLICE_R23C21A   B0_TO_F0_DELAY           0.449                 11.032  3       
olo_base_fifo_sync_inst/out_valid2lto5_3                  NET DELAY                2.168                 13.200  3       
olo_base_fifo_sync_inst/r.RdLevel_RNIEELHD[5]/D->olo_base_fifo_sync_inst/r.RdLevel_RNIEELHD[5]/Z
                                          SLICE_R23C22D   D0_TO_F0_DELAY           0.449                 13.649  8       
olo_base_fifo_sync_inst/rdaddr7                           NET DELAY                3.080                 16.729  8       
olo_base_fifo_sync_inst/r.RdAddr_RNIRKJ2Q[0]/B->olo_base_fifo_sync_inst/r.RdAddr_RNIRKJ2Q[0]/Z
                                          SLICE_R22C22D   B1_TO_F1_DELAY           0.449                 17.178  5       
olo_base_fifo_sync_inst/rdaddr7_1_0                       NET DELAY                2.551                 19.729  5       
olo_base_fifo_sync_inst/un1_r.RdAddr_cry_1_c_0.fa22_inst/A0->olo_base_fifo_sync_inst/un1_r.RdAddr_cry_1_c_0.fa22_inst/S0
                                          SLICE_R22C22B   A0_TO_F0_DELAY           0.449                 20.178  2       
olo_base_fifo_sync_inst/i_ram/RdAddr_4[1]
                                                          NET DELAY                2.763                 22.941  2       
olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/RADDR1
                                                          ENDPOINT                 0.000                 22.941  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk",
        "phy_name":"clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/RCLK",
        "phy_name":"olo_base_fifo_sync_inst.i_ram.mem_v_mem_v_0_0.ebr_inst/RCLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":83.333,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":83.333,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_ibuf.bb_inst/B",
            "phy_name":"clk_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_ibuf.bb_inst/O",
            "phy_name":"clk_ibuf.bb_inst/PADDI"
        },
        "arrive":83.843,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"reset_gen_inst/clk_c",
            "phy_name":"clk_c"
        },
        "arrive":89.342,
        "delay":5.499
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":89.342,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
                                                          CONSTRAINT               0.000                 83.333  1       
clk                                       top             CLOCK LATENCY            0.000                 83.333  1       
clk                                                       NET DELAY                0.000                 83.333  1       
clk_ibuf.bb_inst/B->clk_ibuf.bb_inst/O    PIO_35          IOPAD_TO_PADDI_DELAY     0.510                 83.843  71      
reset_gen_inst/clk_c                                      NET DELAY                5.499                 89.342  71      
olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/RCLK
                                                          CLOCK PIN                0.000                 89.342  1       
                                                          Uncertainty           -(0.000)                 89.342  
                                                          Setup time            -(0.383)                 88.959  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
Required Time                                                                                            88.959  
Arrival Time                                                                                          -(22.941)  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                     66.018  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/Q  (SLICE_R24C22B)
Path End         : olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/RADDR2  (EBR_EBR_R20C22)
Source Clock     : main_clk (R)
Destination Clock: main_clk (R)
Logic Level      : 5
Delay Ratio      : 81.2% (route), 18.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 66.018 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk",
        "phy_name":"clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/CK",
        "phy_name":"olo_base_fifo_sync_inst.SLICE_27/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_ibuf.bb_inst/B",
            "phy_name":"clk_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_ibuf.bb_inst/O",
            "phy_name":"clk_ibuf.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"reset_gen_inst/clk_c",
            "phy_name":"clk_c"
        },
        "arrive":6.009,
        "delay":5.499
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":6.009,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
clk                                       top             CLOCK LATENCY            0.000                  0.000  1       
clk                                                       NET DELAY                0.000                  0.000  1       
clk_ibuf.bb_inst/B->clk_ibuf.bb_inst/O    PIO_35          IOPAD_TO_PADDI_DELAY     0.510                  0.510  71      
reset_gen_inst/clk_c                                      NET DELAY                5.499                  6.009  71      
{olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/CK   olo_base_fifo_sync_inst/r.RdLevel[2].ff_inst/CK}
                                                          CLOCK PIN                0.000                  6.009  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/Q",
        "phy_name":"olo_base_fifo_sync_inst.SLICE_27/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/RADDR2",
        "phy_name":"olo_base_fifo_sync_inst.i_ram.mem_v_mem_v_0_0.ebr_inst/RADDR2"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/CK",
            "phy_name":"olo_base_fifo_sync_inst.SLICE_27/CLK"
        },
        "pin1":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/Q",
            "phy_name":"olo_base_fifo_sync_inst.SLICE_27/Q0"
        },
        "arrive":7.397,
        "delay":1.388
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"olo_base_fifo_sync_inst/RdLevel[1]",
            "phy_name":"olo_base_fifo_sync_inst.RdLevel[1]"
        },
        "arrive":10.583,
        "delay":3.186
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdLevel_RNIQ6O85[1]/A",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_116/B0"
        },
        "pin1":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdLevel_RNIQ6O85[1]/Z",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_116/F0"
        },
        "arrive":11.032,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"olo_base_fifo_sync_inst/out_valid2lto5_3",
            "phy_name":"olo_base_fifo_sync_inst.out_valid2lto5_3"
        },
        "arrive":13.200,
        "delay":2.168
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdLevel_RNIEELHD[5]/D",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_104/D0"
        },
        "pin1":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdLevel_RNIEELHD[5]/Z",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_104/F0"
        },
        "arrive":13.649,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"olo_base_fifo_sync_inst/rdaddr7",
            "phy_name":"olo_base_fifo_sync_inst.rdaddr7"
        },
        "arrive":16.729,
        "delay":3.080
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdAddr_RNIRKJ2Q[0]/B",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_125/B1"
        },
        "pin1":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdAddr_RNIRKJ2Q[0]/Z",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_125/F1"
        },
        "arrive":17.178,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"olo_base_fifo_sync_inst/rdaddr7_1_0",
            "phy_name":"olo_base_fifo_sync_inst.rdaddr7_1_0"
        },
        "arrive":19.729,
        "delay":2.551
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"olo_base_fifo_sync_inst/un1_r.RdAddr_cry_1_c_0.fa22_inst/A1",
            "phy_name":"olo_base_fifo_sync_inst.un1_r.RdAddr_cry_1_c_0.SLICE_19/A1"
        },
        "pin1":
        {
            "log_name":"olo_base_fifo_sync_inst/un1_r.RdAddr_cry_1_c_0.fa22_inst/S1",
            "phy_name":"olo_base_fifo_sync_inst.un1_r.RdAddr_cry_1_c_0.SLICE_19/F1"
        },
        "arrive":20.178,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"olo_base_fifo_sync_inst/i_ram/RdAddr_4[2]",
            "phy_name":"olo_base_fifo_sync_inst.RdAddr_4[2]"
        },
        "arrive":22.941,
        "delay":2.763
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":22.941,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/CK->olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/Q
                                          SLICE_R24C22B   CLK_TO_Q0_DELAY          1.388                  7.397  3       
olo_base_fifo_sync_inst/RdLevel[1]                        NET DELAY                3.186                 10.583  3       
olo_base_fifo_sync_inst/r.RdLevel_RNIQ6O85[1]/A->olo_base_fifo_sync_inst/r.RdLevel_RNIQ6O85[1]/Z
                                          SLICE_R23C21A   B0_TO_F0_DELAY           0.449                 11.032  3       
olo_base_fifo_sync_inst/out_valid2lto5_3                  NET DELAY                2.168                 13.200  3       
olo_base_fifo_sync_inst/r.RdLevel_RNIEELHD[5]/D->olo_base_fifo_sync_inst/r.RdLevel_RNIEELHD[5]/Z
                                          SLICE_R23C22D   D0_TO_F0_DELAY           0.449                 13.649  8       
olo_base_fifo_sync_inst/rdaddr7                           NET DELAY                3.080                 16.729  8       
olo_base_fifo_sync_inst/r.RdAddr_RNIRKJ2Q[0]/B->olo_base_fifo_sync_inst/r.RdAddr_RNIRKJ2Q[0]/Z
                                          SLICE_R22C22D   B1_TO_F1_DELAY           0.449                 17.178  5       
olo_base_fifo_sync_inst/rdaddr7_1_0                       NET DELAY                2.551                 19.729  5       
olo_base_fifo_sync_inst/un1_r.RdAddr_cry_1_c_0.fa22_inst/A1->olo_base_fifo_sync_inst/un1_r.RdAddr_cry_1_c_0.fa22_inst/S1
                                          SLICE_R22C22B   A1_TO_F1_DELAY           0.449                 20.178  2       
olo_base_fifo_sync_inst/i_ram/RdAddr_4[2]
                                                          NET DELAY                2.763                 22.941  2       
olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/RADDR2
                                                          ENDPOINT                 0.000                 22.941  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk",
        "phy_name":"clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/RCLK",
        "phy_name":"olo_base_fifo_sync_inst.i_ram.mem_v_mem_v_0_0.ebr_inst/RCLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":83.333,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":83.333,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_ibuf.bb_inst/B",
            "phy_name":"clk_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_ibuf.bb_inst/O",
            "phy_name":"clk_ibuf.bb_inst/PADDI"
        },
        "arrive":83.843,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"reset_gen_inst/clk_c",
            "phy_name":"clk_c"
        },
        "arrive":89.342,
        "delay":5.499
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":89.342,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
                                                          CONSTRAINT               0.000                 83.333  1       
clk                                       top             CLOCK LATENCY            0.000                 83.333  1       
clk                                                       NET DELAY                0.000                 83.333  1       
clk_ibuf.bb_inst/B->clk_ibuf.bb_inst/O    PIO_35          IOPAD_TO_PADDI_DELAY     0.510                 83.843  71      
reset_gen_inst/clk_c                                      NET DELAY                5.499                 89.342  71      
olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/RCLK
                                                          CLOCK PIN                0.000                 89.342  1       
                                                          Uncertainty           -(0.000)                 89.342  
                                                          Setup time            -(0.383)                 88.959  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
Required Time                                                                                            88.959  
Arrival Time                                                                                          -(22.941)  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                     66.018  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/Q  (SLICE_R24C22B)
Path End         : olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/RADDR3  (EBR_EBR_R20C22)
Source Clock     : main_clk (R)
Destination Clock: main_clk (R)
Logic Level      : 5
Delay Ratio      : 81.2% (route), 18.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 66.018 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk",
        "phy_name":"clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/CK",
        "phy_name":"olo_base_fifo_sync_inst.SLICE_27/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_ibuf.bb_inst/B",
            "phy_name":"clk_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_ibuf.bb_inst/O",
            "phy_name":"clk_ibuf.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"reset_gen_inst/clk_c",
            "phy_name":"clk_c"
        },
        "arrive":6.009,
        "delay":5.499
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":6.009,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
clk                                       top             CLOCK LATENCY            0.000                  0.000  1       
clk                                                       NET DELAY                0.000                  0.000  1       
clk_ibuf.bb_inst/B->clk_ibuf.bb_inst/O    PIO_35          IOPAD_TO_PADDI_DELAY     0.510                  0.510  71      
reset_gen_inst/clk_c                                      NET DELAY                5.499                  6.009  71      
{olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/CK   olo_base_fifo_sync_inst/r.RdLevel[2].ff_inst/CK}
                                                          CLOCK PIN                0.000                  6.009  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/Q",
        "phy_name":"olo_base_fifo_sync_inst.SLICE_27/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/RADDR3",
        "phy_name":"olo_base_fifo_sync_inst.i_ram.mem_v_mem_v_0_0.ebr_inst/RADDR3"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/CK",
            "phy_name":"olo_base_fifo_sync_inst.SLICE_27/CLK"
        },
        "pin1":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/Q",
            "phy_name":"olo_base_fifo_sync_inst.SLICE_27/Q0"
        },
        "arrive":7.397,
        "delay":1.388
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"olo_base_fifo_sync_inst/RdLevel[1]",
            "phy_name":"olo_base_fifo_sync_inst.RdLevel[1]"
        },
        "arrive":10.583,
        "delay":3.186
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdLevel_RNIQ6O85[1]/A",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_116/B0"
        },
        "pin1":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdLevel_RNIQ6O85[1]/Z",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_116/F0"
        },
        "arrive":11.032,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"olo_base_fifo_sync_inst/out_valid2lto5_3",
            "phy_name":"olo_base_fifo_sync_inst.out_valid2lto5_3"
        },
        "arrive":13.200,
        "delay":2.168
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdLevel_RNIEELHD[5]/D",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_104/D0"
        },
        "pin1":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdLevel_RNIEELHD[5]/Z",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_104/F0"
        },
        "arrive":13.649,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"olo_base_fifo_sync_inst/rdaddr7",
            "phy_name":"olo_base_fifo_sync_inst.rdaddr7"
        },
        "arrive":16.729,
        "delay":3.080
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdAddr_RNIRKJ2Q[0]/B",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_125/B1"
        },
        "pin1":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdAddr_RNIRKJ2Q[0]/Z",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_125/F1"
        },
        "arrive":17.178,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"olo_base_fifo_sync_inst/rdaddr7_1_0",
            "phy_name":"olo_base_fifo_sync_inst.rdaddr7_1_0"
        },
        "arrive":19.729,
        "delay":2.551
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"olo_base_fifo_sync_inst/un1_r.RdAddr_cry_3_c_0.fa22_inst/A0",
            "phy_name":"olo_base_fifo_sync_inst.un1_r.RdAddr_cry_3_c_0.SLICE_18/A0"
        },
        "pin1":
        {
            "log_name":"olo_base_fifo_sync_inst/un1_r.RdAddr_cry_3_c_0.fa22_inst/S0",
            "phy_name":"olo_base_fifo_sync_inst.un1_r.RdAddr_cry_3_c_0.SLICE_18/F0"
        },
        "arrive":20.178,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"olo_base_fifo_sync_inst/i_ram/RdAddr_4[3]",
            "phy_name":"olo_base_fifo_sync_inst.RdAddr_4[3]"
        },
        "arrive":22.941,
        "delay":2.763
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":22.941,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/CK->olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/Q
                                          SLICE_R24C22B   CLK_TO_Q0_DELAY          1.388                  7.397  3       
olo_base_fifo_sync_inst/RdLevel[1]                        NET DELAY                3.186                 10.583  3       
olo_base_fifo_sync_inst/r.RdLevel_RNIQ6O85[1]/A->olo_base_fifo_sync_inst/r.RdLevel_RNIQ6O85[1]/Z
                                          SLICE_R23C21A   B0_TO_F0_DELAY           0.449                 11.032  3       
olo_base_fifo_sync_inst/out_valid2lto5_3                  NET DELAY                2.168                 13.200  3       
olo_base_fifo_sync_inst/r.RdLevel_RNIEELHD[5]/D->olo_base_fifo_sync_inst/r.RdLevel_RNIEELHD[5]/Z
                                          SLICE_R23C22D   D0_TO_F0_DELAY           0.449                 13.649  8       
olo_base_fifo_sync_inst/rdaddr7                           NET DELAY                3.080                 16.729  8       
olo_base_fifo_sync_inst/r.RdAddr_RNIRKJ2Q[0]/B->olo_base_fifo_sync_inst/r.RdAddr_RNIRKJ2Q[0]/Z
                                          SLICE_R22C22D   B1_TO_F1_DELAY           0.449                 17.178  5       
olo_base_fifo_sync_inst/rdaddr7_1_0                       NET DELAY                2.551                 19.729  5       
olo_base_fifo_sync_inst/un1_r.RdAddr_cry_3_c_0.fa22_inst/A0->olo_base_fifo_sync_inst/un1_r.RdAddr_cry_3_c_0.fa22_inst/S0
                                          SLICE_R22C22C   A0_TO_F0_DELAY           0.449                 20.178  2       
olo_base_fifo_sync_inst/i_ram/RdAddr_4[3]
                                                          NET DELAY                2.763                 22.941  2       
olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/RADDR3
                                                          ENDPOINT                 0.000                 22.941  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk",
        "phy_name":"clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/RCLK",
        "phy_name":"olo_base_fifo_sync_inst.i_ram.mem_v_mem_v_0_0.ebr_inst/RCLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":83.333,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":83.333,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_ibuf.bb_inst/B",
            "phy_name":"clk_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_ibuf.bb_inst/O",
            "phy_name":"clk_ibuf.bb_inst/PADDI"
        },
        "arrive":83.843,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"reset_gen_inst/clk_c",
            "phy_name":"clk_c"
        },
        "arrive":89.342,
        "delay":5.499
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":89.342,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
                                                          CONSTRAINT               0.000                 83.333  1       
clk                                       top             CLOCK LATENCY            0.000                 83.333  1       
clk                                                       NET DELAY                0.000                 83.333  1       
clk_ibuf.bb_inst/B->clk_ibuf.bb_inst/O    PIO_35          IOPAD_TO_PADDI_DELAY     0.510                 83.843  71      
reset_gen_inst/clk_c                                      NET DELAY                5.499                 89.342  71      
olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/RCLK
                                                          CLOCK PIN                0.000                 89.342  1       
                                                          Uncertainty           -(0.000)                 89.342  
                                                          Setup time            -(0.383)                 88.959  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
Required Time                                                                                            88.959  
Arrival Time                                                                                          -(22.941)  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                     66.018  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/Q  (SLICE_R24C22B)
Path End         : olo_base_fifo_sync_inst/r.RdAddr[0].ff_inst/D  (SLICE_R22C21C)
Source Clock     : main_clk (R)
Destination Clock: main_clk (R)
Logic Level      : 6
Delay Ratio      : 78.6% (route), 21.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 66.058 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk",
        "phy_name":"clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/CK",
        "phy_name":"olo_base_fifo_sync_inst.SLICE_27/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_ibuf.bb_inst/B",
            "phy_name":"clk_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_ibuf.bb_inst/O",
            "phy_name":"clk_ibuf.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"reset_gen_inst/clk_c",
            "phy_name":"clk_c"
        },
        "arrive":6.009,
        "delay":5.499
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":6.009,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
clk                                       top             CLOCK LATENCY            0.000                  0.000  1       
clk                                                       NET DELAY                0.000                  0.000  1       
clk_ibuf.bb_inst/B->clk_ibuf.bb_inst/O    PIO_35          IOPAD_TO_PADDI_DELAY     0.510                  0.510  71      
reset_gen_inst/clk_c                                      NET DELAY                5.499                  6.009  71      
{olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/CK   olo_base_fifo_sync_inst/r.RdLevel[2].ff_inst/CK}
                                                          CLOCK PIN                0.000                  6.009  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/Q",
        "phy_name":"olo_base_fifo_sync_inst.SLICE_27/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/r.RdAddr[0].ff_inst/D",
        "phy_name":"olo_base_fifo_sync_inst.r.SLICE_90/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/CK",
            "phy_name":"olo_base_fifo_sync_inst.SLICE_27/CLK"
        },
        "pin1":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/Q",
            "phy_name":"olo_base_fifo_sync_inst.SLICE_27/Q0"
        },
        "arrive":7.397,
        "delay":1.388
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"olo_base_fifo_sync_inst/RdLevel[1]",
            "phy_name":"olo_base_fifo_sync_inst.RdLevel[1]"
        },
        "arrive":10.583,
        "delay":3.186
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdLevel_RNIQ6O85[1]/A",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_116/B0"
        },
        "pin1":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdLevel_RNIQ6O85[1]/Z",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_116/F0"
        },
        "arrive":11.032,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"olo_base_fifo_sync_inst/out_valid2lto5_3",
            "phy_name":"olo_base_fifo_sync_inst.out_valid2lto5_3"
        },
        "arrive":13.200,
        "delay":2.168
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdLevel_RNIEELHD[5]/D",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_104/D0"
        },
        "pin1":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdLevel_RNIEELHD[5]/Z",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_104/F0"
        },
        "arrive":13.649,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"olo_base_fifo_sync_inst/rdaddr7",
            "phy_name":"olo_base_fifo_sync_inst.rdaddr7"
        },
        "arrive":16.729,
        "delay":3.080
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdAddr_RNIRKJ2Q[0]/B",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_125/B1"
        },
        "pin1":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdAddr_RNIRKJ2Q[0]/Z",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_125/F1"
        },
        "arrive":17.178,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"olo_base_fifo_sync_inst/rdaddr7_1_0",
            "phy_name":"olo_base_fifo_sync_inst.rdaddr7_1_0"
        },
        "arrive":19.729,
        "delay":2.551
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"olo_base_fifo_sync_inst/un1_r.RdAddr_cry_0_c_0.fa22_inst/A1",
            "phy_name":"olo_base_fifo_sync_inst.un1_r.RdAddr_cry_0_c_0.SLICE_20/A1"
        },
        "pin1":
        {
            "log_name":"olo_base_fifo_sync_inst/un1_r.RdAddr_cry_0_c_0.fa22_inst/S1",
            "phy_name":"olo_base_fifo_sync_inst.un1_r.RdAddr_cry_0_c_0.SLICE_20/F1"
        },
        "arrive":20.178,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"olo_base_fifo_sync_inst/i_ram/RdAddr_4[0]",
            "phy_name":"olo_base_fifo_sync_inst.RdAddr_4[0]"
        },
        "arrive":22.610,
        "delay":2.432
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdAddr_RNO[0]/B",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_90/C0"
        },
        "pin1":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdAddr_RNO[0]/Z",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_90/F0"
        },
        "arrive":23.086,
        "delay":0.476
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"olo_base_fifo_sync_inst/RdAddr_2",
            "phy_name":"olo_base_fifo_sync_inst.RdAddr_2"
        },
        "arrive":23.086,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":23.086,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/CK->olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/Q
                                          SLICE_R24C22B   CLK_TO_Q0_DELAY          1.388                  7.397  3       
olo_base_fifo_sync_inst/RdLevel[1]                        NET DELAY                3.186                 10.583  3       
olo_base_fifo_sync_inst/r.RdLevel_RNIQ6O85[1]/A->olo_base_fifo_sync_inst/r.RdLevel_RNIQ6O85[1]/Z
                                          SLICE_R23C21A   B0_TO_F0_DELAY           0.449                 11.032  3       
olo_base_fifo_sync_inst/out_valid2lto5_3                  NET DELAY                2.168                 13.200  3       
olo_base_fifo_sync_inst/r.RdLevel_RNIEELHD[5]/D->olo_base_fifo_sync_inst/r.RdLevel_RNIEELHD[5]/Z
                                          SLICE_R23C22D   D0_TO_F0_DELAY           0.449                 13.649  8       
olo_base_fifo_sync_inst/rdaddr7                           NET DELAY                3.080                 16.729  8       
olo_base_fifo_sync_inst/r.RdAddr_RNIRKJ2Q[0]/B->olo_base_fifo_sync_inst/r.RdAddr_RNIRKJ2Q[0]/Z
                                          SLICE_R22C22D   B1_TO_F1_DELAY           0.449                 17.178  5       
olo_base_fifo_sync_inst/rdaddr7_1_0                       NET DELAY                2.551                 19.729  5       
olo_base_fifo_sync_inst/un1_r.RdAddr_cry_0_c_0.fa22_inst/A1->olo_base_fifo_sync_inst/un1_r.RdAddr_cry_0_c_0.fa22_inst/S1
                                          SLICE_R22C22A   A1_TO_F1_DELAY           0.449                 20.178  2       
olo_base_fifo_sync_inst/i_ram/RdAddr_4[0]
                                                          NET DELAY                2.432                 22.610  2       
olo_base_fifo_sync_inst/r.RdAddr_RNO[0]/B->olo_base_fifo_sync_inst/r.RdAddr_RNO[0]/Z
                                          SLICE_R22C21C   C0_TO_F0_DELAY           0.476                 23.086  1       
olo_base_fifo_sync_inst/RdAddr_2                          NET DELAY                0.000                 23.086  1       
olo_base_fifo_sync_inst/r.RdAddr[0].ff_inst/D
                                                          ENDPOINT                 0.000                 23.086  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk",
        "phy_name":"clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/r.RdAddr[0].ff_inst/CK",
        "phy_name":"olo_base_fifo_sync_inst.r.SLICE_90/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":83.333,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":83.333,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_ibuf.bb_inst/B",
            "phy_name":"clk_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_ibuf.bb_inst/O",
            "phy_name":"clk_ibuf.bb_inst/PADDI"
        },
        "arrive":83.843,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"reset_gen_inst/clk_c",
            "phy_name":"clk_c"
        },
        "arrive":89.342,
        "delay":5.499
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":89.342,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
                                                          CONSTRAINT               0.000                 83.333  1       
clk                                       top             CLOCK LATENCY            0.000                 83.333  1       
clk                                                       NET DELAY                0.000                 83.333  1       
clk_ibuf.bb_inst/B->clk_ibuf.bb_inst/O    PIO_35          IOPAD_TO_PADDI_DELAY     0.510                 83.843  71      
reset_gen_inst/clk_c                                      NET DELAY                5.499                 89.342  71      
{olo_base_fifo_sync_inst/r.RdAddr[0].ff_inst/CK   olo_base_fifo_sync_inst/r.RdAddr[1].ff_inst/CK}
                                                          CLOCK PIN                0.000                 89.342  1       
                                                          Uncertainty           -(0.000)                 89.342  
                                                          Setup time            -(0.198)                 89.144  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
Required Time                                                                                            89.144  
Arrival Time                                                                                          -(23.086)  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                     66.058  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/Q  (SLICE_R24C22B)
Path End         : olo_base_fifo_sync_inst/r.RdAddr[1].ff_inst/D  (SLICE_R22C21C)
Source Clock     : main_clk (R)
Destination Clock: main_clk (R)
Logic Level      : 6
Delay Ratio      : 78.6% (route), 21.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 66.058 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk",
        "phy_name":"clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/CK",
        "phy_name":"olo_base_fifo_sync_inst.SLICE_27/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_ibuf.bb_inst/B",
            "phy_name":"clk_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_ibuf.bb_inst/O",
            "phy_name":"clk_ibuf.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"reset_gen_inst/clk_c",
            "phy_name":"clk_c"
        },
        "arrive":6.009,
        "delay":5.499
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":6.009,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
clk                                       top             CLOCK LATENCY            0.000                  0.000  1       
clk                                                       NET DELAY                0.000                  0.000  1       
clk_ibuf.bb_inst/B->clk_ibuf.bb_inst/O    PIO_35          IOPAD_TO_PADDI_DELAY     0.510                  0.510  71      
reset_gen_inst/clk_c                                      NET DELAY                5.499                  6.009  71      
{olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/CK   olo_base_fifo_sync_inst/r.RdLevel[2].ff_inst/CK}
                                                          CLOCK PIN                0.000                  6.009  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/Q",
        "phy_name":"olo_base_fifo_sync_inst.SLICE_27/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/r.RdAddr[1].ff_inst/D",
        "phy_name":"olo_base_fifo_sync_inst.r.SLICE_90/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/CK",
            "phy_name":"olo_base_fifo_sync_inst.SLICE_27/CLK"
        },
        "pin1":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/Q",
            "phy_name":"olo_base_fifo_sync_inst.SLICE_27/Q0"
        },
        "arrive":7.397,
        "delay":1.388
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"olo_base_fifo_sync_inst/RdLevel[1]",
            "phy_name":"olo_base_fifo_sync_inst.RdLevel[1]"
        },
        "arrive":10.583,
        "delay":3.186
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdLevel_RNIQ6O85[1]/A",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_116/B0"
        },
        "pin1":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdLevel_RNIQ6O85[1]/Z",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_116/F0"
        },
        "arrive":11.032,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"olo_base_fifo_sync_inst/out_valid2lto5_3",
            "phy_name":"olo_base_fifo_sync_inst.out_valid2lto5_3"
        },
        "arrive":13.200,
        "delay":2.168
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdLevel_RNIEELHD[5]/D",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_104/D0"
        },
        "pin1":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdLevel_RNIEELHD[5]/Z",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_104/F0"
        },
        "arrive":13.649,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"olo_base_fifo_sync_inst/rdaddr7",
            "phy_name":"olo_base_fifo_sync_inst.rdaddr7"
        },
        "arrive":16.729,
        "delay":3.080
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdAddr_RNIRKJ2Q[0]/B",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_125/B1"
        },
        "pin1":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdAddr_RNIRKJ2Q[0]/Z",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_125/F1"
        },
        "arrive":17.178,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"olo_base_fifo_sync_inst/rdaddr7_1_0",
            "phy_name":"olo_base_fifo_sync_inst.rdaddr7_1_0"
        },
        "arrive":19.729,
        "delay":2.551
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"olo_base_fifo_sync_inst/un1_r.RdAddr_cry_1_c_0.fa22_inst/A0",
            "phy_name":"olo_base_fifo_sync_inst.un1_r.RdAddr_cry_1_c_0.SLICE_19/A0"
        },
        "pin1":
        {
            "log_name":"olo_base_fifo_sync_inst/un1_r.RdAddr_cry_1_c_0.fa22_inst/S0",
            "phy_name":"olo_base_fifo_sync_inst.un1_r.RdAddr_cry_1_c_0.SLICE_19/F0"
        },
        "arrive":20.178,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"olo_base_fifo_sync_inst/i_ram/RdAddr_4[1]",
            "phy_name":"olo_base_fifo_sync_inst.RdAddr_4[1]"
        },
        "arrive":22.610,
        "delay":2.432
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdAddr_RNO[1]/B",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_90/C1"
        },
        "pin1":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdAddr_RNO[1]/Z",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_90/F1"
        },
        "arrive":23.086,
        "delay":0.476
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"olo_base_fifo_sync_inst/RdAddr_1",
            "phy_name":"olo_base_fifo_sync_inst.RdAddr_1"
        },
        "arrive":23.086,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":23.086,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/CK->olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/Q
                                          SLICE_R24C22B   CLK_TO_Q0_DELAY          1.388                  7.397  3       
olo_base_fifo_sync_inst/RdLevel[1]                        NET DELAY                3.186                 10.583  3       
olo_base_fifo_sync_inst/r.RdLevel_RNIQ6O85[1]/A->olo_base_fifo_sync_inst/r.RdLevel_RNIQ6O85[1]/Z
                                          SLICE_R23C21A   B0_TO_F0_DELAY           0.449                 11.032  3       
olo_base_fifo_sync_inst/out_valid2lto5_3                  NET DELAY                2.168                 13.200  3       
olo_base_fifo_sync_inst/r.RdLevel_RNIEELHD[5]/D->olo_base_fifo_sync_inst/r.RdLevel_RNIEELHD[5]/Z
                                          SLICE_R23C22D   D0_TO_F0_DELAY           0.449                 13.649  8       
olo_base_fifo_sync_inst/rdaddr7                           NET DELAY                3.080                 16.729  8       
olo_base_fifo_sync_inst/r.RdAddr_RNIRKJ2Q[0]/B->olo_base_fifo_sync_inst/r.RdAddr_RNIRKJ2Q[0]/Z
                                          SLICE_R22C22D   B1_TO_F1_DELAY           0.449                 17.178  5       
olo_base_fifo_sync_inst/rdaddr7_1_0                       NET DELAY                2.551                 19.729  5       
olo_base_fifo_sync_inst/un1_r.RdAddr_cry_1_c_0.fa22_inst/A0->olo_base_fifo_sync_inst/un1_r.RdAddr_cry_1_c_0.fa22_inst/S0
                                          SLICE_R22C22B   A0_TO_F0_DELAY           0.449                 20.178  2       
olo_base_fifo_sync_inst/i_ram/RdAddr_4[1]
                                                          NET DELAY                2.432                 22.610  2       
olo_base_fifo_sync_inst/r.RdAddr_RNO[1]/B->olo_base_fifo_sync_inst/r.RdAddr_RNO[1]/Z
                                          SLICE_R22C21C   C1_TO_F1_DELAY           0.476                 23.086  1       
olo_base_fifo_sync_inst/RdAddr_1                          NET DELAY                0.000                 23.086  1       
olo_base_fifo_sync_inst/r.RdAddr[1].ff_inst/D
                                                          ENDPOINT                 0.000                 23.086  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk",
        "phy_name":"clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/r.RdAddr[0].ff_inst/CK",
        "phy_name":"olo_base_fifo_sync_inst.r.SLICE_90/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":83.333,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":83.333,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_ibuf.bb_inst/B",
            "phy_name":"clk_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_ibuf.bb_inst/O",
            "phy_name":"clk_ibuf.bb_inst/PADDI"
        },
        "arrive":83.843,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"reset_gen_inst/clk_c",
            "phy_name":"clk_c"
        },
        "arrive":89.342,
        "delay":5.499
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":89.342,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
                                                          CONSTRAINT               0.000                 83.333  1       
clk                                       top             CLOCK LATENCY            0.000                 83.333  1       
clk                                                       NET DELAY                0.000                 83.333  1       
clk_ibuf.bb_inst/B->clk_ibuf.bb_inst/O    PIO_35          IOPAD_TO_PADDI_DELAY     0.510                 83.843  71      
reset_gen_inst/clk_c                                      NET DELAY                5.499                 89.342  71      
{olo_base_fifo_sync_inst/r.RdAddr[0].ff_inst/CK   olo_base_fifo_sync_inst/r.RdAddr[1].ff_inst/CK}
                                                          CLOCK PIN                0.000                 89.342  1       
                                                          Uncertainty           -(0.000)                 89.342  
                                                          Setup time            -(0.198)                 89.144  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
Required Time                                                                                            89.144  
Arrival Time                                                                                          -(23.086)  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                     66.058  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/Q  (SLICE_R24C22B)
Path End         : olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/RADDR4  (EBR_EBR_R20C22)
Source Clock     : main_clk (R)
Destination Clock: main_clk (R)
Logic Level      : 5
Delay Ratio      : 81.1% (route), 18.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 66.137 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk",
        "phy_name":"clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/CK",
        "phy_name":"olo_base_fifo_sync_inst.SLICE_27/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_ibuf.bb_inst/B",
            "phy_name":"clk_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_ibuf.bb_inst/O",
            "phy_name":"clk_ibuf.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"reset_gen_inst/clk_c",
            "phy_name":"clk_c"
        },
        "arrive":6.009,
        "delay":5.499
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":6.009,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
clk                                       top             CLOCK LATENCY            0.000                  0.000  1       
clk                                                       NET DELAY                0.000                  0.000  1       
clk_ibuf.bb_inst/B->clk_ibuf.bb_inst/O    PIO_35          IOPAD_TO_PADDI_DELAY     0.510                  0.510  71      
reset_gen_inst/clk_c                                      NET DELAY                5.499                  6.009  71      
{olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/CK   olo_base_fifo_sync_inst/r.RdLevel[2].ff_inst/CK}
                                                          CLOCK PIN                0.000                  6.009  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/Q",
        "phy_name":"olo_base_fifo_sync_inst.SLICE_27/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/RADDR4",
        "phy_name":"olo_base_fifo_sync_inst.i_ram.mem_v_mem_v_0_0.ebr_inst/RADDR4"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/CK",
            "phy_name":"olo_base_fifo_sync_inst.SLICE_27/CLK"
        },
        "pin1":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/Q",
            "phy_name":"olo_base_fifo_sync_inst.SLICE_27/Q0"
        },
        "arrive":7.397,
        "delay":1.388
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"olo_base_fifo_sync_inst/RdLevel[1]",
            "phy_name":"olo_base_fifo_sync_inst.RdLevel[1]"
        },
        "arrive":10.583,
        "delay":3.186
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdLevel_RNIQ6O85[1]/A",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_116/B0"
        },
        "pin1":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdLevel_RNIQ6O85[1]/Z",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_116/F0"
        },
        "arrive":11.032,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"olo_base_fifo_sync_inst/out_valid2lto5_3",
            "phy_name":"olo_base_fifo_sync_inst.out_valid2lto5_3"
        },
        "arrive":13.200,
        "delay":2.168
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdLevel_RNIEELHD[5]/D",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_104/D0"
        },
        "pin1":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdLevel_RNIEELHD[5]/Z",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_104/F0"
        },
        "arrive":13.649,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"olo_base_fifo_sync_inst/rdaddr7",
            "phy_name":"olo_base_fifo_sync_inst.rdaddr7"
        },
        "arrive":16.729,
        "delay":3.080
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdAddr_RNIRKJ2Q[0]/B",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_125/B1"
        },
        "pin1":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdAddr_RNIRKJ2Q[0]/Z",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_125/F1"
        },
        "arrive":17.178,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"olo_base_fifo_sync_inst/rdaddr7_1_0",
            "phy_name":"olo_base_fifo_sync_inst.rdaddr7_1_0"
        },
        "arrive":19.610,
        "delay":2.432
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"olo_base_fifo_sync_inst/un1_r.RdAddr_cry_3_c_0.fa22_inst/C1",
            "phy_name":"olo_base_fifo_sync_inst.un1_r.RdAddr_cry_3_c_0.SLICE_18/C1"
        },
        "pin1":
        {
            "log_name":"olo_base_fifo_sync_inst/un1_r.RdAddr_cry_3_c_0.fa22_inst/S1",
            "phy_name":"olo_base_fifo_sync_inst.un1_r.RdAddr_cry_3_c_0.SLICE_18/F1"
        },
        "arrive":20.059,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"olo_base_fifo_sync_inst/i_ram/RdAddr_4[4]",
            "phy_name":"olo_base_fifo_sync_inst.RdAddr_4[4]"
        },
        "arrive":22.822,
        "delay":2.763
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":22.822,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/CK->olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/Q
                                          SLICE_R24C22B   CLK_TO_Q0_DELAY          1.388                  7.397  3       
olo_base_fifo_sync_inst/RdLevel[1]                        NET DELAY                3.186                 10.583  3       
olo_base_fifo_sync_inst/r.RdLevel_RNIQ6O85[1]/A->olo_base_fifo_sync_inst/r.RdLevel_RNIQ6O85[1]/Z
                                          SLICE_R23C21A   B0_TO_F0_DELAY           0.449                 11.032  3       
olo_base_fifo_sync_inst/out_valid2lto5_3                  NET DELAY                2.168                 13.200  3       
olo_base_fifo_sync_inst/r.RdLevel_RNIEELHD[5]/D->olo_base_fifo_sync_inst/r.RdLevel_RNIEELHD[5]/Z
                                          SLICE_R23C22D   D0_TO_F0_DELAY           0.449                 13.649  8       
olo_base_fifo_sync_inst/rdaddr7                           NET DELAY                3.080                 16.729  8       
olo_base_fifo_sync_inst/r.RdAddr_RNIRKJ2Q[0]/B->olo_base_fifo_sync_inst/r.RdAddr_RNIRKJ2Q[0]/Z
                                          SLICE_R22C22D   B1_TO_F1_DELAY           0.449                 17.178  5       
olo_base_fifo_sync_inst/rdaddr7_1_0                       NET DELAY                2.432                 19.610  5       
olo_base_fifo_sync_inst/un1_r.RdAddr_cry_3_c_0.fa22_inst/C1->olo_base_fifo_sync_inst/un1_r.RdAddr_cry_3_c_0.fa22_inst/S1
                                          SLICE_R22C22C   C1_TO_F1_DELAY           0.449                 20.059  2       
olo_base_fifo_sync_inst/i_ram/RdAddr_4[4]
                                                          NET DELAY                2.763                 22.822  2       
olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/RADDR4
                                                          ENDPOINT                 0.000                 22.822  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk",
        "phy_name":"clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/RCLK",
        "phy_name":"olo_base_fifo_sync_inst.i_ram.mem_v_mem_v_0_0.ebr_inst/RCLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":83.333,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":83.333,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_ibuf.bb_inst/B",
            "phy_name":"clk_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_ibuf.bb_inst/O",
            "phy_name":"clk_ibuf.bb_inst/PADDI"
        },
        "arrive":83.843,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"reset_gen_inst/clk_c",
            "phy_name":"clk_c"
        },
        "arrive":89.342,
        "delay":5.499
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":89.342,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
                                                          CONSTRAINT               0.000                 83.333  1       
clk                                       top             CLOCK LATENCY            0.000                 83.333  1       
clk                                                       NET DELAY                0.000                 83.333  1       
clk_ibuf.bb_inst/B->clk_ibuf.bb_inst/O    PIO_35          IOPAD_TO_PADDI_DELAY     0.510                 83.843  71      
reset_gen_inst/clk_c                                      NET DELAY                5.499                 89.342  71      
olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/RCLK
                                                          CLOCK PIN                0.000                 89.342  1       
                                                          Uncertainty           -(0.000)                 89.342  
                                                          Setup time            -(0.383)                 88.959  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
Required Time                                                                                            88.959  
Arrival Time                                                                                          -(22.822)  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                     66.137  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/Q  (SLICE_R24C22B)
Path End         : olo_base_fifo_sync_inst/r.RdAddr[3].ff_inst/D  (SLICE_R22C23D)
Source Clock     : main_clk (R)
Destination Clock: main_clk (R)
Logic Level      : 6
Delay Ratio      : 78.2% (route), 21.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 66.322 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk",
        "phy_name":"clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/CK",
        "phy_name":"olo_base_fifo_sync_inst.SLICE_27/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_ibuf.bb_inst/B",
            "phy_name":"clk_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_ibuf.bb_inst/O",
            "phy_name":"clk_ibuf.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"reset_gen_inst/clk_c",
            "phy_name":"clk_c"
        },
        "arrive":6.009,
        "delay":5.499
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":6.009,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
clk                                       top             CLOCK LATENCY            0.000                  0.000  1       
clk                                                       NET DELAY                0.000                  0.000  1       
clk_ibuf.bb_inst/B->clk_ibuf.bb_inst/O    PIO_35          IOPAD_TO_PADDI_DELAY     0.510                  0.510  71      
reset_gen_inst/clk_c                                      NET DELAY                5.499                  6.009  71      
{olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/CK   olo_base_fifo_sync_inst/r.RdLevel[2].ff_inst/CK}
                                                          CLOCK PIN                0.000                  6.009  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/Q",
        "phy_name":"olo_base_fifo_sync_inst.SLICE_27/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/r.RdAddr[3].ff_inst/D",
        "phy_name":"olo_base_fifo_sync_inst.r.SLICE_92/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/CK",
            "phy_name":"olo_base_fifo_sync_inst.SLICE_27/CLK"
        },
        "pin1":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/Q",
            "phy_name":"olo_base_fifo_sync_inst.SLICE_27/Q0"
        },
        "arrive":7.397,
        "delay":1.388
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"olo_base_fifo_sync_inst/RdLevel[1]",
            "phy_name":"olo_base_fifo_sync_inst.RdLevel[1]"
        },
        "arrive":10.583,
        "delay":3.186
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdLevel_RNIQ6O85[1]/A",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_116/B0"
        },
        "pin1":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdLevel_RNIQ6O85[1]/Z",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_116/F0"
        },
        "arrive":11.032,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"olo_base_fifo_sync_inst/out_valid2lto5_3",
            "phy_name":"olo_base_fifo_sync_inst.out_valid2lto5_3"
        },
        "arrive":13.200,
        "delay":2.168
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdLevel_RNIEELHD[5]/D",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_104/D0"
        },
        "pin1":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdLevel_RNIEELHD[5]/Z",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_104/F0"
        },
        "arrive":13.649,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"olo_base_fifo_sync_inst/rdaddr7",
            "phy_name":"olo_base_fifo_sync_inst.rdaddr7"
        },
        "arrive":16.729,
        "delay":3.080
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdAddr_RNIRKJ2Q[0]/B",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_125/B1"
        },
        "pin1":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdAddr_RNIRKJ2Q[0]/Z",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_125/F1"
        },
        "arrive":17.178,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"olo_base_fifo_sync_inst/rdaddr7_1_0",
            "phy_name":"olo_base_fifo_sync_inst.rdaddr7_1_0"
        },
        "arrive":19.729,
        "delay":2.551
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"olo_base_fifo_sync_inst/un1_r.RdAddr_cry_3_c_0.fa22_inst/A0",
            "phy_name":"olo_base_fifo_sync_inst.un1_r.RdAddr_cry_3_c_0.SLICE_18/A0"
        },
        "pin1":
        {
            "log_name":"olo_base_fifo_sync_inst/un1_r.RdAddr_cry_3_c_0.fa22_inst/S0",
            "phy_name":"olo_base_fifo_sync_inst.un1_r.RdAddr_cry_3_c_0.SLICE_18/F0"
        },
        "arrive":20.178,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"olo_base_fifo_sync_inst/i_ram/RdAddr_4[3]",
            "phy_name":"olo_base_fifo_sync_inst.RdAddr_4[3]"
        },
        "arrive":22.346,
        "delay":2.168
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdAddr_RNO[3]/B",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_92/D1"
        },
        "pin1":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdAddr_RNO[3]/Z",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_92/F1"
        },
        "arrive":22.822,
        "delay":0.476
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"olo_base_fifo_sync_inst/RdAddr_scalar",
            "phy_name":"olo_base_fifo_sync_inst.RdAddr_scalar"
        },
        "arrive":22.822,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":22.822,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/CK->olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/Q
                                          SLICE_R24C22B   CLK_TO_Q0_DELAY          1.388                  7.397  3       
olo_base_fifo_sync_inst/RdLevel[1]                        NET DELAY                3.186                 10.583  3       
olo_base_fifo_sync_inst/r.RdLevel_RNIQ6O85[1]/A->olo_base_fifo_sync_inst/r.RdLevel_RNIQ6O85[1]/Z
                                          SLICE_R23C21A   B0_TO_F0_DELAY           0.449                 11.032  3       
olo_base_fifo_sync_inst/out_valid2lto5_3                  NET DELAY                2.168                 13.200  3       
olo_base_fifo_sync_inst/r.RdLevel_RNIEELHD[5]/D->olo_base_fifo_sync_inst/r.RdLevel_RNIEELHD[5]/Z
                                          SLICE_R23C22D   D0_TO_F0_DELAY           0.449                 13.649  8       
olo_base_fifo_sync_inst/rdaddr7                           NET DELAY                3.080                 16.729  8       
olo_base_fifo_sync_inst/r.RdAddr_RNIRKJ2Q[0]/B->olo_base_fifo_sync_inst/r.RdAddr_RNIRKJ2Q[0]/Z
                                          SLICE_R22C22D   B1_TO_F1_DELAY           0.449                 17.178  5       
olo_base_fifo_sync_inst/rdaddr7_1_0                       NET DELAY                2.551                 19.729  5       
olo_base_fifo_sync_inst/un1_r.RdAddr_cry_3_c_0.fa22_inst/A0->olo_base_fifo_sync_inst/un1_r.RdAddr_cry_3_c_0.fa22_inst/S0
                                          SLICE_R22C22C   A0_TO_F0_DELAY           0.449                 20.178  2       
olo_base_fifo_sync_inst/i_ram/RdAddr_4[3]
                                                          NET DELAY                2.168                 22.346  2       
olo_base_fifo_sync_inst/r.RdAddr_RNO[3]/B->olo_base_fifo_sync_inst/r.RdAddr_RNO[3]/Z
                                          SLICE_R22C23D   D1_TO_F1_DELAY           0.476                 22.822  1       
olo_base_fifo_sync_inst/RdAddr_scalar                     NET DELAY                0.000                 22.822  1       
olo_base_fifo_sync_inst/r.RdAddr[3].ff_inst/D
                                                          ENDPOINT                 0.000                 22.822  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk",
        "phy_name":"clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/r.RdAddr[2].ff_inst/CK",
        "phy_name":"olo_base_fifo_sync_inst.r.SLICE_92/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":83.333,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":83.333,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_ibuf.bb_inst/B",
            "phy_name":"clk_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_ibuf.bb_inst/O",
            "phy_name":"clk_ibuf.bb_inst/PADDI"
        },
        "arrive":83.843,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"reset_gen_inst/clk_c",
            "phy_name":"clk_c"
        },
        "arrive":89.342,
        "delay":5.499
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":89.342,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
                                                          CONSTRAINT               0.000                 83.333  1       
clk                                       top             CLOCK LATENCY            0.000                 83.333  1       
clk                                                       NET DELAY                0.000                 83.333  1       
clk_ibuf.bb_inst/B->clk_ibuf.bb_inst/O    PIO_35          IOPAD_TO_PADDI_DELAY     0.510                 83.843  71      
reset_gen_inst/clk_c                                      NET DELAY                5.499                 89.342  71      
{olo_base_fifo_sync_inst/r.RdAddr[2].ff_inst/CK   olo_base_fifo_sync_inst/r.RdAddr[3].ff_inst/CK}
                                                          CLOCK PIN                0.000                 89.342  1       
                                                          Uncertainty           -(0.000)                 89.342  
                                                          Setup time            -(0.198)                 89.144  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
Required Time                                                                                            89.144  
Arrival Time                                                                                          -(22.822)  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                     66.322  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/Q  (SLICE_R24C22B)
Path End         : olo_base_fifo_sync_inst/r.RdAddr[4].ff_inst/D  (SLICE_R22C23B)
Source Clock     : main_clk (R)
Destination Clock: main_clk (R)
Logic Level      : 6
Delay Ratio      : 78.1% (route), 21.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 66.441 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk",
        "phy_name":"clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/CK",
        "phy_name":"olo_base_fifo_sync_inst.SLICE_27/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_ibuf.bb_inst/B",
            "phy_name":"clk_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_ibuf.bb_inst/O",
            "phy_name":"clk_ibuf.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"reset_gen_inst/clk_c",
            "phy_name":"clk_c"
        },
        "arrive":6.009,
        "delay":5.499
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":6.009,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
clk                                       top             CLOCK LATENCY            0.000                  0.000  1       
clk                                                       NET DELAY                0.000                  0.000  1       
clk_ibuf.bb_inst/B->clk_ibuf.bb_inst/O    PIO_35          IOPAD_TO_PADDI_DELAY     0.510                  0.510  71      
reset_gen_inst/clk_c                                      NET DELAY                5.499                  6.009  71      
{olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/CK   olo_base_fifo_sync_inst/r.RdLevel[2].ff_inst/CK}
                                                          CLOCK PIN                0.000                  6.009  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/Q",
        "phy_name":"olo_base_fifo_sync_inst.SLICE_27/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/r.RdAddr[4].ff_inst/D",
        "phy_name":"olo_base_fifo_sync_inst.r.SLICE_89/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/CK",
            "phy_name":"olo_base_fifo_sync_inst.SLICE_27/CLK"
        },
        "pin1":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/Q",
            "phy_name":"olo_base_fifo_sync_inst.SLICE_27/Q0"
        },
        "arrive":7.397,
        "delay":1.388
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"olo_base_fifo_sync_inst/RdLevel[1]",
            "phy_name":"olo_base_fifo_sync_inst.RdLevel[1]"
        },
        "arrive":10.583,
        "delay":3.186
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdLevel_RNIQ6O85[1]/A",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_116/B0"
        },
        "pin1":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdLevel_RNIQ6O85[1]/Z",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_116/F0"
        },
        "arrive":11.032,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"olo_base_fifo_sync_inst/out_valid2lto5_3",
            "phy_name":"olo_base_fifo_sync_inst.out_valid2lto5_3"
        },
        "arrive":13.200,
        "delay":2.168
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdLevel_RNIEELHD[5]/D",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_104/D0"
        },
        "pin1":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdLevel_RNIEELHD[5]/Z",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_104/F0"
        },
        "arrive":13.649,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"olo_base_fifo_sync_inst/rdaddr7",
            "phy_name":"olo_base_fifo_sync_inst.rdaddr7"
        },
        "arrive":16.729,
        "delay":3.080
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdAddr_RNIRKJ2Q[0]/B",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_125/B1"
        },
        "pin1":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdAddr_RNIRKJ2Q[0]/Z",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_125/F1"
        },
        "arrive":17.178,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"olo_base_fifo_sync_inst/rdaddr7_1_0",
            "phy_name":"olo_base_fifo_sync_inst.rdaddr7_1_0"
        },
        "arrive":19.610,
        "delay":2.432
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"olo_base_fifo_sync_inst/un1_r.RdAddr_cry_3_c_0.fa22_inst/C1",
            "phy_name":"olo_base_fifo_sync_inst.un1_r.RdAddr_cry_3_c_0.SLICE_18/C1"
        },
        "pin1":
        {
            "log_name":"olo_base_fifo_sync_inst/un1_r.RdAddr_cry_3_c_0.fa22_inst/S1",
            "phy_name":"olo_base_fifo_sync_inst.un1_r.RdAddr_cry_3_c_0.SLICE_18/F1"
        },
        "arrive":20.059,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"olo_base_fifo_sync_inst/i_ram/RdAddr_4[4]",
            "phy_name":"olo_base_fifo_sync_inst.RdAddr_4[4]"
        },
        "arrive":22.227,
        "delay":2.168
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdAddr_RNO[4]/B",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_89/D0"
        },
        "pin1":
        {
            "log_name":"olo_base_fifo_sync_inst/r.RdAddr_RNO[4]/Z",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_89/F0"
        },
        "arrive":22.703,
        "delay":0.476
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"olo_base_fifo_sync_inst/RdAddr_3",
            "phy_name":"olo_base_fifo_sync_inst.RdAddr_3"
        },
        "arrive":22.703,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":22.703,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/CK->olo_base_fifo_sync_inst/r.RdLevel[1].ff_inst/Q
                                          SLICE_R24C22B   CLK_TO_Q0_DELAY          1.388                  7.397  3       
olo_base_fifo_sync_inst/RdLevel[1]                        NET DELAY                3.186                 10.583  3       
olo_base_fifo_sync_inst/r.RdLevel_RNIQ6O85[1]/A->olo_base_fifo_sync_inst/r.RdLevel_RNIQ6O85[1]/Z
                                          SLICE_R23C21A   B0_TO_F0_DELAY           0.449                 11.032  3       
olo_base_fifo_sync_inst/out_valid2lto5_3                  NET DELAY                2.168                 13.200  3       
olo_base_fifo_sync_inst/r.RdLevel_RNIEELHD[5]/D->olo_base_fifo_sync_inst/r.RdLevel_RNIEELHD[5]/Z
                                          SLICE_R23C22D   D0_TO_F0_DELAY           0.449                 13.649  8       
olo_base_fifo_sync_inst/rdaddr7                           NET DELAY                3.080                 16.729  8       
olo_base_fifo_sync_inst/r.RdAddr_RNIRKJ2Q[0]/B->olo_base_fifo_sync_inst/r.RdAddr_RNIRKJ2Q[0]/Z
                                          SLICE_R22C22D   B1_TO_F1_DELAY           0.449                 17.178  5       
olo_base_fifo_sync_inst/rdaddr7_1_0                       NET DELAY                2.432                 19.610  5       
olo_base_fifo_sync_inst/un1_r.RdAddr_cry_3_c_0.fa22_inst/C1->olo_base_fifo_sync_inst/un1_r.RdAddr_cry_3_c_0.fa22_inst/S1
                                          SLICE_R22C22C   C1_TO_F1_DELAY           0.449                 20.059  2       
olo_base_fifo_sync_inst/i_ram/RdAddr_4[4]
                                                          NET DELAY                2.168                 22.227  2       
olo_base_fifo_sync_inst/r.RdAddr_RNO[4]/B->olo_base_fifo_sync_inst/r.RdAddr_RNO[4]/Z
                                          SLICE_R22C23B   D0_TO_F0_DELAY           0.476                 22.703  1       
olo_base_fifo_sync_inst/RdAddr_3                          NET DELAY                0.000                 22.703  1       
olo_base_fifo_sync_inst/r.RdAddr[4].ff_inst/D
                                                          ENDPOINT                 0.000                 22.703  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk",
        "phy_name":"clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/r.RdAddr[4].ff_inst/CK",
        "phy_name":"olo_base_fifo_sync_inst.r.SLICE_89/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":83.333,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":83.333,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_ibuf.bb_inst/B",
            "phy_name":"clk_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_ibuf.bb_inst/O",
            "phy_name":"clk_ibuf.bb_inst/PADDI"
        },
        "arrive":83.843,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"reset_gen_inst/clk_c",
            "phy_name":"clk_c"
        },
        "arrive":89.342,
        "delay":5.499
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":89.342,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
                                                          CONSTRAINT               0.000                 83.333  1       
clk                                       top             CLOCK LATENCY            0.000                 83.333  1       
clk                                                       NET DELAY                0.000                 83.333  1       
clk_ibuf.bb_inst/B->clk_ibuf.bb_inst/O    PIO_35          IOPAD_TO_PADDI_DELAY     0.510                 83.843  71      
reset_gen_inst/clk_c                                      NET DELAY                5.499                 89.342  71      
{olo_base_fifo_sync_inst/r.RdAddr[4].ff_inst/CK   olo_base_fifo_sync_inst/r.WrAddr[4].ff_inst/CK}
                                                          CLOCK PIN                0.000                 89.342  1       
                                                          Uncertainty           -(0.000)                 89.342  
                                                          Setup time            -(0.198)                 89.144  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
Required Time                                                                                            89.144  
Arrival Time                                                                                          -(22.703)  
----------------------------------------  --------------  --------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                     66.441  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



<A name="Timing_rpt_HoldFastCornerMinDegreeNoAV"></A><B><U><big>3  Hold at Speed Grade m Corner at -40 Degrees</big></U></B>
<A name="Timing_rpt_EndpointSlackHoldFastCornerMinDegreeNoAV"></A><B><U><big>3.1  Endpoint slacks</big></U></B>
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/WDATA1              
                                         |    1.454 ns 
olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/WDATA2              
                                         |    1.454 ns 
olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/WDATA3              
                                         |    1.454 ns 
olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/WDATA4              
                                         |    1.454 ns 
olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/WDATA6              
                                         |    1.454 ns 
olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/WDATA7              
                                         |    1.454 ns 
olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/WADDR0              
                                         |    1.454 ns 
olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/WADDR1              
                                         |    1.454 ns 
olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/WADDR2              
                                         |    1.454 ns 
olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/WADDR3              
                                         |    1.454 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_DetailReportHoldFastCornerMinDegreeNoAV"></A><B><U><big>3.2  Detailed Report</big></U></B>


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : uart_inst/r.RxShiftReg[1].ff_inst/Q  (SLICE_R19C22A)
Path End         : olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/WDATA1  (EBR_EBR_R20C22)
Source Clock     : main_clk (R)
Destination Clock: main_clk (R)
Logic Level      : 1
Delay Ratio      : 47.8% (route), 52.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.454 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk",
        "phy_name":"clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"uart_inst/r.RxShiftReg[1].ff_inst/CK",
        "phy_name":"SLICE_77/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_ibuf.bb_inst/B",
            "phy_name":"clk_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_ibuf.bb_inst/O",
            "phy_name":"clk_ibuf.bb_inst/PADDI"
        },
        "arrive":0.282,
        "delay":0.282
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"reset_gen_inst/clk_c",
            "phy_name":"clk_c"
        },
        "arrive":3.366,
        "delay":3.084
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.366,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
clk                                       top             CLOCK LATENCY         0.000                  0.000  1       
clk                                                       NET DELAY             0.000                  0.000  1       
clk_ibuf.bb_inst/B->clk_ibuf.bb_inst/O    PIO_35          IOPAD_TO_PADDI_DELAY  0.282                  0.282  71      
reset_gen_inst/clk_c                                      NET DELAY             3.084                  3.366  71      
{uart_inst/r.RxShiftReg[1].ff_inst/CK   uart_inst/r.RxShiftReg[0].ff_inst/CK}
                                                          CLOCK PIN             0.000                  3.366  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"uart_inst/r.RxShiftReg[1].ff_inst/Q",
        "phy_name":"SLICE_77/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/WDATA1",
        "phy_name":"olo_base_fifo_sync_inst.i_ram.mem_v_mem_v_0_0.ebr_inst/WDATA1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"uart_inst/r.RxShiftReg[1].ff_inst/CK",
            "phy_name":"SLICE_77/CLK"
        },
        "pin1":
        {
            "log_name":"uart_inst/r.RxShiftReg[1].ff_inst/Q",
            "phy_name":"SLICE_77/Q0"
        },
        "arrive":4.145,
        "delay":0.779
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"uart_inst/uart_rx_data[1]",
            "phy_name":"uart_rx_data[1]"
        },
        "arrive":4.857,
        "delay":0.712
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":4.857,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
uart_inst/r.RxShiftReg[1].ff_inst/CK->uart_inst/r.RxShiftReg[1].ff_inst/Q
                                          SLICE_R19C22A   CLK_TO_Q0_DELAY       0.779                  4.145  2       
uart_inst/uart_rx_data[1]                                 NET DELAY             0.712                  4.857  2       
olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/WDATA1
                                                          ENDPOINT              0.000                  4.857  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk",
        "phy_name":"clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/WCLK",
        "phy_name":"olo_base_fifo_sync_inst.i_ram.mem_v_mem_v_0_0.ebr_inst/WCLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_ibuf.bb_inst/B",
            "phy_name":"clk_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_ibuf.bb_inst/O",
            "phy_name":"clk_ibuf.bb_inst/PADDI"
        },
        "arrive":0.282,
        "delay":0.282
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"reset_gen_inst/clk_c",
            "phy_name":"clk_c"
        },
        "arrive":3.366,
        "delay":3.084
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.366,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
                                                          CONSTRAINT            0.000                  0.000  1       
clk                                       top             CLOCK LATENCY         0.000                  0.000  1       
clk                                                       NET DELAY             0.000                  0.000  1       
clk_ibuf.bb_inst/B->clk_ibuf.bb_inst/O    PIO_35          IOPAD_TO_PADDI_DELAY  0.282                  0.282  71      
reset_gen_inst/clk_c                                      NET DELAY             3.084                  3.366  71      
olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/WCLK
                                                          CLOCK PIN             0.000                  3.366  1       
                                                          Uncertainty           0.000                  3.366  
                                                          Hold time             0.037                  3.403  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
Required Time                                                                                         -3.403  
Arrival Time                                                                                           4.857  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                   1.454  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst/r.RxShiftReg[2].ff_inst/Q  (SLICE_R19C22B)
Path End         : olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/WDATA2  (EBR_EBR_R20C22)
Source Clock     : main_clk (R)
Destination Clock: main_clk (R)
Logic Level      : 1
Delay Ratio      : 47.8% (route), 52.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.454 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk",
        "phy_name":"clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"uart_inst/r.RxShiftReg[3].ff_inst/CK",
        "phy_name":"SLICE_75/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_ibuf.bb_inst/B",
            "phy_name":"clk_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_ibuf.bb_inst/O",
            "phy_name":"clk_ibuf.bb_inst/PADDI"
        },
        "arrive":0.282,
        "delay":0.282
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"reset_gen_inst/clk_c",
            "phy_name":"clk_c"
        },
        "arrive":3.366,
        "delay":3.084
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.366,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
clk                                       top             CLOCK LATENCY         0.000                  0.000  1       
clk                                                       NET DELAY             0.000                  0.000  1       
clk_ibuf.bb_inst/B->clk_ibuf.bb_inst/O    PIO_35          IOPAD_TO_PADDI_DELAY  0.282                  0.282  71      
reset_gen_inst/clk_c                                      NET DELAY             3.084                  3.366  71      
{uart_inst/r.RxShiftReg[3].ff_inst/CK   uart_inst/r.RxShiftReg[2].ff_inst/CK}
                                                          CLOCK PIN             0.000                  3.366  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"uart_inst/r.RxShiftReg[2].ff_inst/Q",
        "phy_name":"SLICE_75/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/WDATA2",
        "phy_name":"olo_base_fifo_sync_inst.i_ram.mem_v_mem_v_0_0.ebr_inst/WDATA2"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"uart_inst/r.RxShiftReg[2].ff_inst/CK",
            "phy_name":"SLICE_75/CLK"
        },
        "pin1":
        {
            "log_name":"uart_inst/r.RxShiftReg[2].ff_inst/Q",
            "phy_name":"SLICE_75/Q1"
        },
        "arrive":4.145,
        "delay":0.779
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"uart_inst/uart_rx_data[2]",
            "phy_name":"uart_rx_data[2]"
        },
        "arrive":4.857,
        "delay":0.712
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":4.857,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
uart_inst/r.RxShiftReg[2].ff_inst/CK->uart_inst/r.RxShiftReg[2].ff_inst/Q
                                          SLICE_R19C22B   CLK_TO_Q1_DELAY       0.779                  4.145  2       
uart_inst/uart_rx_data[2]                                 NET DELAY             0.712                  4.857  2       
olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/WDATA2
                                                          ENDPOINT              0.000                  4.857  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk",
        "phy_name":"clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/WCLK",
        "phy_name":"olo_base_fifo_sync_inst.i_ram.mem_v_mem_v_0_0.ebr_inst/WCLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_ibuf.bb_inst/B",
            "phy_name":"clk_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_ibuf.bb_inst/O",
            "phy_name":"clk_ibuf.bb_inst/PADDI"
        },
        "arrive":0.282,
        "delay":0.282
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"reset_gen_inst/clk_c",
            "phy_name":"clk_c"
        },
        "arrive":3.366,
        "delay":3.084
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.366,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
                                                          CONSTRAINT            0.000                  0.000  1       
clk                                       top             CLOCK LATENCY         0.000                  0.000  1       
clk                                                       NET DELAY             0.000                  0.000  1       
clk_ibuf.bb_inst/B->clk_ibuf.bb_inst/O    PIO_35          IOPAD_TO_PADDI_DELAY  0.282                  0.282  71      
reset_gen_inst/clk_c                                      NET DELAY             3.084                  3.366  71      
olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/WCLK
                                                          CLOCK PIN             0.000                  3.366  1       
                                                          Uncertainty           0.000                  3.366  
                                                          Hold time             0.037                  3.403  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
Required Time                                                                                         -3.403  
Arrival Time                                                                                           4.857  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                   1.454  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst/r.RxShiftReg[3].ff_inst/Q  (SLICE_R19C22B)
Path End         : olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/WDATA3  (EBR_EBR_R20C22)
Source Clock     : main_clk (R)
Destination Clock: main_clk (R)
Logic Level      : 1
Delay Ratio      : 47.8% (route), 52.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.454 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk",
        "phy_name":"clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"uart_inst/r.RxShiftReg[3].ff_inst/CK",
        "phy_name":"SLICE_75/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_ibuf.bb_inst/B",
            "phy_name":"clk_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_ibuf.bb_inst/O",
            "phy_name":"clk_ibuf.bb_inst/PADDI"
        },
        "arrive":0.282,
        "delay":0.282
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"reset_gen_inst/clk_c",
            "phy_name":"clk_c"
        },
        "arrive":3.366,
        "delay":3.084
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.366,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
clk                                       top             CLOCK LATENCY         0.000                  0.000  1       
clk                                                       NET DELAY             0.000                  0.000  1       
clk_ibuf.bb_inst/B->clk_ibuf.bb_inst/O    PIO_35          IOPAD_TO_PADDI_DELAY  0.282                  0.282  71      
reset_gen_inst/clk_c                                      NET DELAY             3.084                  3.366  71      
{uart_inst/r.RxShiftReg[3].ff_inst/CK   uart_inst/r.RxShiftReg[2].ff_inst/CK}
                                                          CLOCK PIN             0.000                  3.366  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"uart_inst/r.RxShiftReg[3].ff_inst/Q",
        "phy_name":"SLICE_75/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/WDATA3",
        "phy_name":"olo_base_fifo_sync_inst.i_ram.mem_v_mem_v_0_0.ebr_inst/WDATA3"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"uart_inst/r.RxShiftReg[3].ff_inst/CK",
            "phy_name":"SLICE_75/CLK"
        },
        "pin1":
        {
            "log_name":"uart_inst/r.RxShiftReg[3].ff_inst/Q",
            "phy_name":"SLICE_75/Q0"
        },
        "arrive":4.145,
        "delay":0.779
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"uart_inst/uart_rx_data[3]",
            "phy_name":"uart_rx_data[3]"
        },
        "arrive":4.857,
        "delay":0.712
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":4.857,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
uart_inst/r.RxShiftReg[3].ff_inst/CK->uart_inst/r.RxShiftReg[3].ff_inst/Q
                                          SLICE_R19C22B   CLK_TO_Q0_DELAY       0.779                  4.145  2       
uart_inst/uart_rx_data[3]                                 NET DELAY             0.712                  4.857  2       
olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/WDATA3
                                                          ENDPOINT              0.000                  4.857  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk",
        "phy_name":"clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/WCLK",
        "phy_name":"olo_base_fifo_sync_inst.i_ram.mem_v_mem_v_0_0.ebr_inst/WCLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_ibuf.bb_inst/B",
            "phy_name":"clk_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_ibuf.bb_inst/O",
            "phy_name":"clk_ibuf.bb_inst/PADDI"
        },
        "arrive":0.282,
        "delay":0.282
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"reset_gen_inst/clk_c",
            "phy_name":"clk_c"
        },
        "arrive":3.366,
        "delay":3.084
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.366,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
                                                          CONSTRAINT            0.000                  0.000  1       
clk                                       top             CLOCK LATENCY         0.000                  0.000  1       
clk                                                       NET DELAY             0.000                  0.000  1       
clk_ibuf.bb_inst/B->clk_ibuf.bb_inst/O    PIO_35          IOPAD_TO_PADDI_DELAY  0.282                  0.282  71      
reset_gen_inst/clk_c                                      NET DELAY             3.084                  3.366  71      
olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/WCLK
                                                          CLOCK PIN             0.000                  3.366  1       
                                                          Uncertainty           0.000                  3.366  
                                                          Hold time             0.037                  3.403  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
Required Time                                                                                         -3.403  
Arrival Time                                                                                           4.857  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                   1.454  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst/r.RxShiftReg[4].ff_inst/Q  (SLICE_R19C22C)
Path End         : olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/WDATA4  (EBR_EBR_R20C22)
Source Clock     : main_clk (R)
Destination Clock: main_clk (R)
Logic Level      : 1
Delay Ratio      : 47.8% (route), 52.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.454 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk",
        "phy_name":"clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"uart_inst/r.RxShiftReg[5].ff_inst/CK",
        "phy_name":"SLICE_73/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_ibuf.bb_inst/B",
            "phy_name":"clk_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_ibuf.bb_inst/O",
            "phy_name":"clk_ibuf.bb_inst/PADDI"
        },
        "arrive":0.282,
        "delay":0.282
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"reset_gen_inst/clk_c",
            "phy_name":"clk_c"
        },
        "arrive":3.366,
        "delay":3.084
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.366,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
clk                                       top             CLOCK LATENCY         0.000                  0.000  1       
clk                                                       NET DELAY             0.000                  0.000  1       
clk_ibuf.bb_inst/B->clk_ibuf.bb_inst/O    PIO_35          IOPAD_TO_PADDI_DELAY  0.282                  0.282  71      
reset_gen_inst/clk_c                                      NET DELAY             3.084                  3.366  71      
{uart_inst/r.RxShiftReg[5].ff_inst/CK   uart_inst/r.RxShiftReg[4].ff_inst/CK}
                                                          CLOCK PIN             0.000                  3.366  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"uart_inst/r.RxShiftReg[4].ff_inst/Q",
        "phy_name":"SLICE_73/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/WDATA4",
        "phy_name":"olo_base_fifo_sync_inst.i_ram.mem_v_mem_v_0_0.ebr_inst/WDATA4"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"uart_inst/r.RxShiftReg[4].ff_inst/CK",
            "phy_name":"SLICE_73/CLK"
        },
        "pin1":
        {
            "log_name":"uart_inst/r.RxShiftReg[4].ff_inst/Q",
            "phy_name":"SLICE_73/Q1"
        },
        "arrive":4.145,
        "delay":0.779
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"uart_inst/uart_rx_data[4]",
            "phy_name":"uart_rx_data[4]"
        },
        "arrive":4.857,
        "delay":0.712
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":4.857,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
uart_inst/r.RxShiftReg[4].ff_inst/CK->uart_inst/r.RxShiftReg[4].ff_inst/Q
                                          SLICE_R19C22C   CLK_TO_Q1_DELAY       0.779                  4.145  2       
uart_inst/uart_rx_data[4]                                 NET DELAY             0.712                  4.857  2       
olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/WDATA4
                                                          ENDPOINT              0.000                  4.857  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk",
        "phy_name":"clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/WCLK",
        "phy_name":"olo_base_fifo_sync_inst.i_ram.mem_v_mem_v_0_0.ebr_inst/WCLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_ibuf.bb_inst/B",
            "phy_name":"clk_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_ibuf.bb_inst/O",
            "phy_name":"clk_ibuf.bb_inst/PADDI"
        },
        "arrive":0.282,
        "delay":0.282
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"reset_gen_inst/clk_c",
            "phy_name":"clk_c"
        },
        "arrive":3.366,
        "delay":3.084
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.366,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
                                                          CONSTRAINT            0.000                  0.000  1       
clk                                       top             CLOCK LATENCY         0.000                  0.000  1       
clk                                                       NET DELAY             0.000                  0.000  1       
clk_ibuf.bb_inst/B->clk_ibuf.bb_inst/O    PIO_35          IOPAD_TO_PADDI_DELAY  0.282                  0.282  71      
reset_gen_inst/clk_c                                      NET DELAY             3.084                  3.366  71      
olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/WCLK
                                                          CLOCK PIN             0.000                  3.366  1       
                                                          Uncertainty           0.000                  3.366  
                                                          Hold time             0.037                  3.403  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
Required Time                                                                                         -3.403  
Arrival Time                                                                                           4.857  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                   1.454  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst/r.RxShiftReg[6].ff_inst/Q  (SLICE_R19C22D)
Path End         : olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/WDATA6  (EBR_EBR_R20C22)
Source Clock     : main_clk (R)
Destination Clock: main_clk (R)
Logic Level      : 1
Delay Ratio      : 47.8% (route), 52.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.454 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk",
        "phy_name":"clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"uart_inst/r.RxShiftReg[7].ff_inst/CK",
        "phy_name":"uart_inst.SLICE_71/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_ibuf.bb_inst/B",
            "phy_name":"clk_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_ibuf.bb_inst/O",
            "phy_name":"clk_ibuf.bb_inst/PADDI"
        },
        "arrive":0.282,
        "delay":0.282
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"reset_gen_inst/clk_c",
            "phy_name":"clk_c"
        },
        "arrive":3.366,
        "delay":3.084
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.366,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
clk                                       top             CLOCK LATENCY         0.000                  0.000  1       
clk                                                       NET DELAY             0.000                  0.000  1       
clk_ibuf.bb_inst/B->clk_ibuf.bb_inst/O    PIO_35          IOPAD_TO_PADDI_DELAY  0.282                  0.282  71      
reset_gen_inst/clk_c                                      NET DELAY             3.084                  3.366  71      
{uart_inst/r.RxShiftReg[7].ff_inst/CK   uart_inst/r.RxShiftReg[6].ff_inst/CK}
                                                          CLOCK PIN             0.000                  3.366  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"uart_inst/r.RxShiftReg[6].ff_inst/Q",
        "phy_name":"uart_inst.SLICE_71/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/WDATA6",
        "phy_name":"olo_base_fifo_sync_inst.i_ram.mem_v_mem_v_0_0.ebr_inst/WDATA6"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"uart_inst/r.RxShiftReg[6].ff_inst/CK",
            "phy_name":"uart_inst.SLICE_71/CLK"
        },
        "pin1":
        {
            "log_name":"uart_inst/r.RxShiftReg[6].ff_inst/Q",
            "phy_name":"uart_inst.SLICE_71/Q1"
        },
        "arrive":4.145,
        "delay":0.779
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"uart_inst/uart_rx_data[6]",
            "phy_name":"uart_rx_data[6]"
        },
        "arrive":4.857,
        "delay":0.712
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":4.857,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
uart_inst/r.RxShiftReg[6].ff_inst/CK->uart_inst/r.RxShiftReg[6].ff_inst/Q
                                          SLICE_R19C22D   CLK_TO_Q1_DELAY       0.779                  4.145  2       
uart_inst/uart_rx_data[6]                                 NET DELAY             0.712                  4.857  2       
olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/WDATA6
                                                          ENDPOINT              0.000                  4.857  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk",
        "phy_name":"clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/WCLK",
        "phy_name":"olo_base_fifo_sync_inst.i_ram.mem_v_mem_v_0_0.ebr_inst/WCLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_ibuf.bb_inst/B",
            "phy_name":"clk_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_ibuf.bb_inst/O",
            "phy_name":"clk_ibuf.bb_inst/PADDI"
        },
        "arrive":0.282,
        "delay":0.282
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"reset_gen_inst/clk_c",
            "phy_name":"clk_c"
        },
        "arrive":3.366,
        "delay":3.084
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.366,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
                                                          CONSTRAINT            0.000                  0.000  1       
clk                                       top             CLOCK LATENCY         0.000                  0.000  1       
clk                                                       NET DELAY             0.000                  0.000  1       
clk_ibuf.bb_inst/B->clk_ibuf.bb_inst/O    PIO_35          IOPAD_TO_PADDI_DELAY  0.282                  0.282  71      
reset_gen_inst/clk_c                                      NET DELAY             3.084                  3.366  71      
olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/WCLK
                                                          CLOCK PIN             0.000                  3.366  1       
                                                          Uncertainty           0.000                  3.366  
                                                          Hold time             0.037                  3.403  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
Required Time                                                                                         -3.403  
Arrival Time                                                                                           4.857  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                   1.454  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_inst/r.RxShiftReg[7].ff_inst/Q  (SLICE_R19C22D)
Path End         : olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/WDATA7  (EBR_EBR_R20C22)
Source Clock     : main_clk (R)
Destination Clock: main_clk (R)
Logic Level      : 1
Delay Ratio      : 47.8% (route), 52.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.454 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk",
        "phy_name":"clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"uart_inst/r.RxShiftReg[7].ff_inst/CK",
        "phy_name":"uart_inst.SLICE_71/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_ibuf.bb_inst/B",
            "phy_name":"clk_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_ibuf.bb_inst/O",
            "phy_name":"clk_ibuf.bb_inst/PADDI"
        },
        "arrive":0.282,
        "delay":0.282
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"reset_gen_inst/clk_c",
            "phy_name":"clk_c"
        },
        "arrive":3.366,
        "delay":3.084
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.366,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
clk                                       top             CLOCK LATENCY         0.000                  0.000  1       
clk                                                       NET DELAY             0.000                  0.000  1       
clk_ibuf.bb_inst/B->clk_ibuf.bb_inst/O    PIO_35          IOPAD_TO_PADDI_DELAY  0.282                  0.282  71      
reset_gen_inst/clk_c                                      NET DELAY             3.084                  3.366  71      
{uart_inst/r.RxShiftReg[7].ff_inst/CK   uart_inst/r.RxShiftReg[6].ff_inst/CK}
                                                          CLOCK PIN             0.000                  3.366  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"uart_inst/r.RxShiftReg[7].ff_inst/Q",
        "phy_name":"uart_inst.SLICE_71/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/WDATA7",
        "phy_name":"olo_base_fifo_sync_inst.i_ram.mem_v_mem_v_0_0.ebr_inst/WDATA7"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"uart_inst/r.RxShiftReg[7].ff_inst/CK",
            "phy_name":"uart_inst.SLICE_71/CLK"
        },
        "pin1":
        {
            "log_name":"uart_inst/r.RxShiftReg[7].ff_inst/Q",
            "phy_name":"uart_inst.SLICE_71/Q0"
        },
        "arrive":4.145,
        "delay":0.779
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"uart_inst/uart_rx_data[7]",
            "phy_name":"uart_rx_data[7]"
        },
        "arrive":4.857,
        "delay":0.712
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":4.857,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
uart_inst/r.RxShiftReg[7].ff_inst/CK->uart_inst/r.RxShiftReg[7].ff_inst/Q
                                          SLICE_R19C22D   CLK_TO_Q0_DELAY       0.779                  4.145  2       
uart_inst/uart_rx_data[7]                                 NET DELAY             0.712                  4.857  2       
olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/WDATA7
                                                          ENDPOINT              0.000                  4.857  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk",
        "phy_name":"clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/WCLK",
        "phy_name":"olo_base_fifo_sync_inst.i_ram.mem_v_mem_v_0_0.ebr_inst/WCLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_ibuf.bb_inst/B",
            "phy_name":"clk_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_ibuf.bb_inst/O",
            "phy_name":"clk_ibuf.bb_inst/PADDI"
        },
        "arrive":0.282,
        "delay":0.282
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"reset_gen_inst/clk_c",
            "phy_name":"clk_c"
        },
        "arrive":3.366,
        "delay":3.084
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.366,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
                                                          CONSTRAINT            0.000                  0.000  1       
clk                                       top             CLOCK LATENCY         0.000                  0.000  1       
clk                                                       NET DELAY             0.000                  0.000  1       
clk_ibuf.bb_inst/B->clk_ibuf.bb_inst/O    PIO_35          IOPAD_TO_PADDI_DELAY  0.282                  0.282  71      
reset_gen_inst/clk_c                                      NET DELAY             3.084                  3.366  71      
olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/WCLK
                                                          CLOCK PIN             0.000                  3.366  1       
                                                          Uncertainty           0.000                  3.366  
                                                          Hold time             0.037                  3.403  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
Required Time                                                                                         -3.403  
Arrival Time                                                                                           4.857  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                   1.454  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : olo_base_fifo_sync_inst/r.WrAddr[0].ff_inst/Q  (SLICE_R21C23D)
Path End         : olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/WADDR0  (EBR_EBR_R20C22)
Source Clock     : main_clk (R)
Destination Clock: main_clk (R)
Logic Level      : 1
Delay Ratio      : 47.8% (route), 52.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.454 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk",
        "phy_name":"clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/r.WrAddr[1].ff_inst/CK",
        "phy_name":"olo_base_fifo_sync_inst.r.SLICE_97/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_ibuf.bb_inst/B",
            "phy_name":"clk_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_ibuf.bb_inst/O",
            "phy_name":"clk_ibuf.bb_inst/PADDI"
        },
        "arrive":0.282,
        "delay":0.282
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"reset_gen_inst/clk_c",
            "phy_name":"clk_c"
        },
        "arrive":3.366,
        "delay":3.084
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.366,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
clk                                       top             CLOCK LATENCY         0.000                  0.000  1       
clk                                                       NET DELAY             0.000                  0.000  1       
clk_ibuf.bb_inst/B->clk_ibuf.bb_inst/O    PIO_35          IOPAD_TO_PADDI_DELAY  0.282                  0.282  71      
reset_gen_inst/clk_c                                      NET DELAY             3.084                  3.366  71      
{olo_base_fifo_sync_inst/r.WrAddr[1].ff_inst/CK   olo_base_fifo_sync_inst/r.WrAddr[0].ff_inst/CK}
                                                          CLOCK PIN             0.000                  3.366  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/r.WrAddr[0].ff_inst/Q",
        "phy_name":"olo_base_fifo_sync_inst.r.SLICE_97/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/WADDR0",
        "phy_name":"olo_base_fifo_sync_inst.i_ram.mem_v_mem_v_0_0.ebr_inst/WADDR0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"olo_base_fifo_sync_inst/r.WrAddr[0].ff_inst/CK",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_97/CLK"
        },
        "pin1":
        {
            "log_name":"olo_base_fifo_sync_inst/r.WrAddr[0].ff_inst/Q",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_97/Q1"
        },
        "arrive":4.145,
        "delay":0.779
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"olo_base_fifo_sync_inst/i_ram/WrAddr[0]",
            "phy_name":"olo_base_fifo_sync_inst.WrAddr[0]"
        },
        "arrive":4.857,
        "delay":0.712
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":4.857,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
olo_base_fifo_sync_inst/r.WrAddr[0].ff_inst/CK->olo_base_fifo_sync_inst/r.WrAddr[0].ff_inst/Q
                                          SLICE_R21C23D   CLK_TO_Q1_DELAY       0.779                  4.145  3       
olo_base_fifo_sync_inst/i_ram/WrAddr[0]                   NET DELAY             0.712                  4.857  3       
olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/WADDR0
                                                          ENDPOINT              0.000                  4.857  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk",
        "phy_name":"clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/WCLK",
        "phy_name":"olo_base_fifo_sync_inst.i_ram.mem_v_mem_v_0_0.ebr_inst/WCLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_ibuf.bb_inst/B",
            "phy_name":"clk_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_ibuf.bb_inst/O",
            "phy_name":"clk_ibuf.bb_inst/PADDI"
        },
        "arrive":0.282,
        "delay":0.282
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"reset_gen_inst/clk_c",
            "phy_name":"clk_c"
        },
        "arrive":3.366,
        "delay":3.084
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.366,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
                                                          CONSTRAINT            0.000                  0.000  1       
clk                                       top             CLOCK LATENCY         0.000                  0.000  1       
clk                                                       NET DELAY             0.000                  0.000  1       
clk_ibuf.bb_inst/B->clk_ibuf.bb_inst/O    PIO_35          IOPAD_TO_PADDI_DELAY  0.282                  0.282  71      
reset_gen_inst/clk_c                                      NET DELAY             3.084                  3.366  71      
olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/WCLK
                                                          CLOCK PIN             0.000                  3.366  1       
                                                          Uncertainty           0.000                  3.366  
                                                          Hold time             0.037                  3.403  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
Required Time                                                                                         -3.403  
Arrival Time                                                                                           4.857  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                   1.454  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : olo_base_fifo_sync_inst/r.WrAddr[1].ff_inst/Q  (SLICE_R21C23D)
Path End         : olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/WADDR1  (EBR_EBR_R20C22)
Source Clock     : main_clk (R)
Destination Clock: main_clk (R)
Logic Level      : 1
Delay Ratio      : 47.8% (route), 52.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.454 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk",
        "phy_name":"clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/r.WrAddr[1].ff_inst/CK",
        "phy_name":"olo_base_fifo_sync_inst.r.SLICE_97/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_ibuf.bb_inst/B",
            "phy_name":"clk_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_ibuf.bb_inst/O",
            "phy_name":"clk_ibuf.bb_inst/PADDI"
        },
        "arrive":0.282,
        "delay":0.282
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"reset_gen_inst/clk_c",
            "phy_name":"clk_c"
        },
        "arrive":3.366,
        "delay":3.084
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.366,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
clk                                       top             CLOCK LATENCY         0.000                  0.000  1       
clk                                                       NET DELAY             0.000                  0.000  1       
clk_ibuf.bb_inst/B->clk_ibuf.bb_inst/O    PIO_35          IOPAD_TO_PADDI_DELAY  0.282                  0.282  71      
reset_gen_inst/clk_c                                      NET DELAY             3.084                  3.366  71      
{olo_base_fifo_sync_inst/r.WrAddr[1].ff_inst/CK   olo_base_fifo_sync_inst/r.WrAddr[0].ff_inst/CK}
                                                          CLOCK PIN             0.000                  3.366  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/r.WrAddr[1].ff_inst/Q",
        "phy_name":"olo_base_fifo_sync_inst.r.SLICE_97/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/WADDR1",
        "phy_name":"olo_base_fifo_sync_inst.i_ram.mem_v_mem_v_0_0.ebr_inst/WADDR1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"olo_base_fifo_sync_inst/r.WrAddr[1].ff_inst/CK",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_97/CLK"
        },
        "pin1":
        {
            "log_name":"olo_base_fifo_sync_inst/r.WrAddr[1].ff_inst/Q",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_97/Q0"
        },
        "arrive":4.145,
        "delay":0.779
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"olo_base_fifo_sync_inst/i_ram/WrAddr[1]",
            "phy_name":"olo_base_fifo_sync_inst.WrAddr[1]"
        },
        "arrive":4.857,
        "delay":0.712
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":4.857,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
olo_base_fifo_sync_inst/r.WrAddr[1].ff_inst/CK->olo_base_fifo_sync_inst/r.WrAddr[1].ff_inst/Q
                                          SLICE_R21C23D   CLK_TO_Q0_DELAY       0.779                  4.145  3       
olo_base_fifo_sync_inst/i_ram/WrAddr[1]                   NET DELAY             0.712                  4.857  3       
olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/WADDR1
                                                          ENDPOINT              0.000                  4.857  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk",
        "phy_name":"clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/WCLK",
        "phy_name":"olo_base_fifo_sync_inst.i_ram.mem_v_mem_v_0_0.ebr_inst/WCLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_ibuf.bb_inst/B",
            "phy_name":"clk_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_ibuf.bb_inst/O",
            "phy_name":"clk_ibuf.bb_inst/PADDI"
        },
        "arrive":0.282,
        "delay":0.282
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"reset_gen_inst/clk_c",
            "phy_name":"clk_c"
        },
        "arrive":3.366,
        "delay":3.084
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.366,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
                                                          CONSTRAINT            0.000                  0.000  1       
clk                                       top             CLOCK LATENCY         0.000                  0.000  1       
clk                                                       NET DELAY             0.000                  0.000  1       
clk_ibuf.bb_inst/B->clk_ibuf.bb_inst/O    PIO_35          IOPAD_TO_PADDI_DELAY  0.282                  0.282  71      
reset_gen_inst/clk_c                                      NET DELAY             3.084                  3.366  71      
olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/WCLK
                                                          CLOCK PIN             0.000                  3.366  1       
                                                          Uncertainty           0.000                  3.366  
                                                          Hold time             0.037                  3.403  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
Required Time                                                                                         -3.403  
Arrival Time                                                                                           4.857  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                   1.454  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : olo_base_fifo_sync_inst/r.WrAddr[2].ff_inst/Q  (SLICE_R21C24A)
Path End         : olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/WADDR2  (EBR_EBR_R20C22)
Source Clock     : main_clk (R)
Destination Clock: main_clk (R)
Logic Level      : 1
Delay Ratio      : 47.8% (route), 52.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.454 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk",
        "phy_name":"clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/r.WrAddr[3].ff_inst/CK",
        "phy_name":"olo_base_fifo_sync_inst.r.SLICE_95/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_ibuf.bb_inst/B",
            "phy_name":"clk_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_ibuf.bb_inst/O",
            "phy_name":"clk_ibuf.bb_inst/PADDI"
        },
        "arrive":0.282,
        "delay":0.282
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"reset_gen_inst/clk_c",
            "phy_name":"clk_c"
        },
        "arrive":3.366,
        "delay":3.084
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.366,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
clk                                       top             CLOCK LATENCY         0.000                  0.000  1       
clk                                                       NET DELAY             0.000                  0.000  1       
clk_ibuf.bb_inst/B->clk_ibuf.bb_inst/O    PIO_35          IOPAD_TO_PADDI_DELAY  0.282                  0.282  71      
reset_gen_inst/clk_c                                      NET DELAY             3.084                  3.366  71      
{olo_base_fifo_sync_inst/r.WrAddr[3].ff_inst/CK   olo_base_fifo_sync_inst/r.WrAddr[2].ff_inst/CK}
                                                          CLOCK PIN             0.000                  3.366  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/r.WrAddr[2].ff_inst/Q",
        "phy_name":"olo_base_fifo_sync_inst.r.SLICE_95/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/WADDR2",
        "phy_name":"olo_base_fifo_sync_inst.i_ram.mem_v_mem_v_0_0.ebr_inst/WADDR2"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"olo_base_fifo_sync_inst/r.WrAddr[2].ff_inst/CK",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_95/CLK"
        },
        "pin1":
        {
            "log_name":"olo_base_fifo_sync_inst/r.WrAddr[2].ff_inst/Q",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_95/Q1"
        },
        "arrive":4.145,
        "delay":0.779
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"olo_base_fifo_sync_inst/i_ram/WrAddr[2]",
            "phy_name":"olo_base_fifo_sync_inst.WrAddr[2]"
        },
        "arrive":4.857,
        "delay":0.712
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":4.857,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
olo_base_fifo_sync_inst/r.WrAddr[2].ff_inst/CK->olo_base_fifo_sync_inst/r.WrAddr[2].ff_inst/Q
                                          SLICE_R21C24A   CLK_TO_Q1_DELAY       0.779                  4.145  3       
olo_base_fifo_sync_inst/i_ram/WrAddr[2]                   NET DELAY             0.712                  4.857  3       
olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/WADDR2
                                                          ENDPOINT              0.000                  4.857  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk",
        "phy_name":"clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/WCLK",
        "phy_name":"olo_base_fifo_sync_inst.i_ram.mem_v_mem_v_0_0.ebr_inst/WCLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_ibuf.bb_inst/B",
            "phy_name":"clk_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_ibuf.bb_inst/O",
            "phy_name":"clk_ibuf.bb_inst/PADDI"
        },
        "arrive":0.282,
        "delay":0.282
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"reset_gen_inst/clk_c",
            "phy_name":"clk_c"
        },
        "arrive":3.366,
        "delay":3.084
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.366,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
                                                          CONSTRAINT            0.000                  0.000  1       
clk                                       top             CLOCK LATENCY         0.000                  0.000  1       
clk                                                       NET DELAY             0.000                  0.000  1       
clk_ibuf.bb_inst/B->clk_ibuf.bb_inst/O    PIO_35          IOPAD_TO_PADDI_DELAY  0.282                  0.282  71      
reset_gen_inst/clk_c                                      NET DELAY             3.084                  3.366  71      
olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/WCLK
                                                          CLOCK PIN             0.000                  3.366  1       
                                                          Uncertainty           0.000                  3.366  
                                                          Hold time             0.037                  3.403  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
Required Time                                                                                         -3.403  
Arrival Time                                                                                           4.857  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                   1.454  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : olo_base_fifo_sync_inst/r.WrAddr[3].ff_inst/Q  (SLICE_R21C24A)
Path End         : olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/WADDR3  (EBR_EBR_R20C22)
Source Clock     : main_clk (R)
Destination Clock: main_clk (R)
Logic Level      : 1
Delay Ratio      : 47.8% (route), 52.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.454 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk",
        "phy_name":"clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/r.WrAddr[3].ff_inst/CK",
        "phy_name":"olo_base_fifo_sync_inst.r.SLICE_95/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_ibuf.bb_inst/B",
            "phy_name":"clk_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_ibuf.bb_inst/O",
            "phy_name":"clk_ibuf.bb_inst/PADDI"
        },
        "arrive":0.282,
        "delay":0.282
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"reset_gen_inst/clk_c",
            "phy_name":"clk_c"
        },
        "arrive":3.366,
        "delay":3.084
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.366,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
clk                                       top             CLOCK LATENCY         0.000                  0.000  1       
clk                                                       NET DELAY             0.000                  0.000  1       
clk_ibuf.bb_inst/B->clk_ibuf.bb_inst/O    PIO_35          IOPAD_TO_PADDI_DELAY  0.282                  0.282  71      
reset_gen_inst/clk_c                                      NET DELAY             3.084                  3.366  71      
{olo_base_fifo_sync_inst/r.WrAddr[3].ff_inst/CK   olo_base_fifo_sync_inst/r.WrAddr[2].ff_inst/CK}
                                                          CLOCK PIN             0.000                  3.366  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/r.WrAddr[3].ff_inst/Q",
        "phy_name":"olo_base_fifo_sync_inst.r.SLICE_95/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/WADDR3",
        "phy_name":"olo_base_fifo_sync_inst.i_ram.mem_v_mem_v_0_0.ebr_inst/WADDR3"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"olo_base_fifo_sync_inst/r.WrAddr[3].ff_inst/CK",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_95/CLK"
        },
        "pin1":
        {
            "log_name":"olo_base_fifo_sync_inst/r.WrAddr[3].ff_inst/Q",
            "phy_name":"olo_base_fifo_sync_inst.r.SLICE_95/Q0"
        },
        "arrive":4.145,
        "delay":0.779
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"olo_base_fifo_sync_inst/i_ram/WrAddr[3]",
            "phy_name":"olo_base_fifo_sync_inst.WrAddr[3]"
        },
        "arrive":4.857,
        "delay":0.712
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":4.857,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
olo_base_fifo_sync_inst/r.WrAddr[3].ff_inst/CK->olo_base_fifo_sync_inst/r.WrAddr[3].ff_inst/Q
                                          SLICE_R21C24A   CLK_TO_Q0_DELAY       0.779                  4.145  3       
olo_base_fifo_sync_inst/i_ram/WrAddr[3]                   NET DELAY             0.712                  4.857  3       
olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/WADDR3
                                                          ENDPOINT              0.000                  4.857  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk",
        "phy_name":"clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/WCLK",
        "phy_name":"olo_base_fifo_sync_inst.i_ram.mem_v_mem_v_0_0.ebr_inst/WCLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_ibuf.bb_inst/B",
            "phy_name":"clk_ibuf.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_ibuf.bb_inst/O",
            "phy_name":"clk_ibuf.bb_inst/PADDI"
        },
        "arrive":0.282,
        "delay":0.282
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"reset_gen_inst/clk_c",
            "phy_name":"clk_c"
        },
        "arrive":3.366,
        "delay":3.084
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.366,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
                                                          CONSTRAINT            0.000                  0.000  1       
clk                                       top             CLOCK LATENCY         0.000                  0.000  1       
clk                                                       NET DELAY             0.000                  0.000  1       
clk_ibuf.bb_inst/B->clk_ibuf.bb_inst/O    PIO_35          IOPAD_TO_PADDI_DELAY  0.282                  0.282  71      
reset_gen_inst/clk_c                                      NET DELAY             3.084                  3.366  71      
olo_base_fifo_sync_inst/i_ram/mem_v_mem_v_0_0.ebr_inst/WCLK
                                                          CLOCK PIN             0.000                  3.366  1       
                                                          Uncertainty           0.000                  3.366  
                                                          Hold time             0.037                  3.403  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
Required Time                                                                                         -3.403  
Arrival Time                                                                                           4.857  
----------------------------------------  --------------  --------------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                   1.454  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################








<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"<span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#Timing_rpt_top>Timing Report</A></LI>
<LI><A href=#Timing_rpt_DesignChecking>1  Timing Overview</A></LI>
<UL>
<LI><A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI><A href=#Timing_rpt_ConstraintCoverage>1.2  Constraint Coverage</A></LI>
<LI><A href=#Timing_rpt_OverallSummary>1.3  Overall Summary</A></LI>
<LI><A href=#Timing_rpt_UnconstrainedReport>1.4  Unconstrained Report</A></LI>
<LI><A href=#Timing_rpt_CombinationalLoop>1.5  Combinational Loop</A></LI>
</UL>
<LI><A href=#Timing_rpt_SetupSlowCornerMaxDegree>2  Setup at User Specified Speed Grade Corner at User Specified Degrees</A></LI>
<UL>
<LI><A href=#Timing_rpt_ClockSummarySetupSlowCornerMaxDegree>2.1  Clock Summary</A></LI>
<LI><A href=#Timing_rpt_EndpointSlackSetupSlowCornerMaxDegree>2.2  Endpoint slacks</A></LI>
<LI><A href=#Timing_rpt_DetailReportSetupSlowCornerMaxDegree>2.3  Detailed Report</A></LI>
</UL>
<LI><A href=#Timing_rpt_HoldFastCornerMinDegreeNoAV>3  Hold at User Specified Speed Grade Corner at Minimum Degrees</A></LI>
<UL>
<LI><A href=#Timing_rpt_EndpointSlackHoldFastCornerMinDegreeNoAV>3.1  Endpoint slacks</A></LI>
<LI><A href=#Timing_rpt_DetailReportHoldFastCornerMinDegreeNoAV>3.2  Detailed Report</A></LI>
</UL>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
   var funScroll = function() {
      var top = document.body.scrollTop;
      if (top == 0) {
         scrollStep = 0;
         return;
      }
      if (scrollStep == 0)
         scrollStep = top/20 + 1;
      top -= scrollStep;
      if (top < 0)
         top = 0;
      document.body.scrollTop = top;
      requestAnimationFrame(funScroll);
   };
   funScroll();
}

window.addEventListener('scroll', function(e) {
   var backToTop = document.getElementById('back_to_top')
   if (document.body.scrollTop > 0) {
      backToTop.style.display = 'block';
   } else {    backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
   bottom:20px; right:20px;
   width:30px; height:30px;
   font-size: 20px;
   padding: 2px 5px 2px 5px;
   position:fixed;
   background-color:rgba(210,210,210,0.1);
   border-style: solid;
   border-color: rgba(192,192,192,0.8);
   border-width:1px;
   display:none;
   -webkit-transform: rotate(90deg);
   -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
   outline-width:0px;
}
</style>

</BODY>
