
User Input Processing.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002a78  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b4  08002b84  08002b84  00012b84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002c38  08002c38  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08002c38  08002c38  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002c38  08002c38  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002c38  08002c38  00012c38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002c3c  08002c3c  00012c3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08002c40  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000029c  20000070  08002cb0  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000030c  08002cb0  0002030c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000079c7  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001711  00000000  00000000  00027a60  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000006b0  00000000  00000000  00029178  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000005e8  00000000  00000000  00029828  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00013cd8  00000000  00000000  00029e10  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00007a42  00000000  00000000  0003dae8  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0006ad59  00000000  00000000  0004552a  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000b0283  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001c8c  00000000  00000000  000b0300  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08002b6c 	.word	0x08002b6c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08002b6c 	.word	0x08002b6c

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800015c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800015e:	b08f      	sub	sp, #60	; 0x3c
 8000160:	af0e      	add	r7, sp, #56	; 0x38
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000162:	f000 fc63 	bl	8000a2c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000166:	f000 f8df 	bl	8000328 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800016a:	f000 f977 	bl	800045c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800016e:	f000 f921 	bl	80003b4 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8000172:	f000 f949 	bl	8000408 <MX_USART3_UART_Init>

  offAllLed;
 8000176:	2201      	movs	r2, #1
 8000178:	2120      	movs	r1, #32
 800017a:	485a      	ldr	r0, [pc, #360]	; (80002e4 <main+0x188>)
 800017c:	f000 ffb8 	bl	80010f0 <HAL_GPIO_WritePin>
 8000180:	2201      	movs	r2, #1
 8000182:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000186:	4858      	ldr	r0, [pc, #352]	; (80002e8 <main+0x18c>)
 8000188:	f000 ffb2 	bl	80010f0 <HAL_GPIO_WritePin>
 800018c:	2201      	movs	r2, #1
 800018e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000192:	4855      	ldr	r0, [pc, #340]	; (80002e8 <main+0x18c>)
 8000194:	f000 ffac 	bl	80010f0 <HAL_GPIO_WritePin>
 8000198:	2201      	movs	r2, #1
 800019a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800019e:	4851      	ldr	r0, [pc, #324]	; (80002e4 <main+0x188>)
 80001a0:	f000 ffa6 	bl	80010f0 <HAL_GPIO_WritePin>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart2, (uint8_t*)ucRxData, 2);
 80001a4:	2202      	movs	r2, #2
 80001a6:	4951      	ldr	r1, [pc, #324]	; (80002ec <main+0x190>)
 80001a8:	4851      	ldr	r0, [pc, #324]	; (80002f0 <main+0x194>)
 80001aa:	f001 fcf5 	bl	8001b98 <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart3, (uint8_t*)ucRxData, 2);
 80001ae:	2202      	movs	r2, #2
 80001b0:	494e      	ldr	r1, [pc, #312]	; (80002ec <main+0x190>)
 80001b2:	4850      	ldr	r0, [pc, #320]	; (80002f4 <main+0x198>)
 80001b4:	f001 fcf0 	bl	8001b98 <HAL_UART_Receive_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  toggleLed4;
 80001b8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80001bc:	4849      	ldr	r0, [pc, #292]	; (80002e4 <main+0x188>)
 80001be:	f000 ffaf 	bl	8001120 <HAL_GPIO_TogglePin>

	/**
	*
	*/
    if(ucTransmitCpltFlag){
 80001c2:	4b4d      	ldr	r3, [pc, #308]	; (80002f8 <main+0x19c>)
 80001c4:	781b      	ldrb	r3, [r3, #0]
 80001c6:	2b00      	cmp	r3, #0
 80001c8:	d041      	beq.n	800024e <main+0xf2>
      sprintf(ucGeneralString, "\r\nUART2 Received String:  \"%s\"\r\n", ucRxBuffer);
 80001ca:	4a4c      	ldr	r2, [pc, #304]	; (80002fc <main+0x1a0>)
 80001cc:	494c      	ldr	r1, [pc, #304]	; (8000300 <main+0x1a4>)
 80001ce:	484d      	ldr	r0, [pc, #308]	; (8000304 <main+0x1a8>)
 80001d0:	f002 f8ba 	bl	8002348 <siprintf>

      vUARTSend(huart2, (uint8_t *)"\r\n*");
 80001d4:	4e46      	ldr	r6, [pc, #280]	; (80002f0 <main+0x194>)
 80001d6:	4b4c      	ldr	r3, [pc, #304]	; (8000308 <main+0x1ac>)
 80001d8:	930c      	str	r3, [sp, #48]	; 0x30
 80001da:	466d      	mov	r5, sp
 80001dc:	f106 0410 	add.w	r4, r6, #16
 80001e0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80001e2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80001e4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80001e6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80001e8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80001ec:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80001f0:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80001f4:	f000 fa50 	bl	8000698 <vUARTSend>
      vUARTSend(huart2, (uint8_t *)ucGeneralString);
 80001f8:	4e3d      	ldr	r6, [pc, #244]	; (80002f0 <main+0x194>)
 80001fa:	4b42      	ldr	r3, [pc, #264]	; (8000304 <main+0x1a8>)
 80001fc:	930c      	str	r3, [sp, #48]	; 0x30
 80001fe:	466d      	mov	r5, sp
 8000200:	f106 0410 	add.w	r4, r6, #16
 8000204:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000206:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000208:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800020a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800020c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000210:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8000214:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8000218:	f000 fa3e 	bl	8000698 <vUARTSend>
      vUARTSend(huart2, (uint8_t *)"*\r\n");
 800021c:	4e34      	ldr	r6, [pc, #208]	; (80002f0 <main+0x194>)
 800021e:	4b3b      	ldr	r3, [pc, #236]	; (800030c <main+0x1b0>)
 8000220:	930c      	str	r3, [sp, #48]	; 0x30
 8000222:	466d      	mov	r5, sp
 8000224:	f106 0410 	add.w	r4, r6, #16
 8000228:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800022a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800022c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800022e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000230:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000234:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8000238:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800023c:	f000 fa2c 	bl	8000698 <vUARTSend>
      toggleLed1;
 8000240:	2120      	movs	r1, #32
 8000242:	4828      	ldr	r0, [pc, #160]	; (80002e4 <main+0x188>)
 8000244:	f000 ff6c 	bl	8001120 <HAL_GPIO_TogglePin>

      ucTransmitCpltFlag = 0;
 8000248:	4b2b      	ldr	r3, [pc, #172]	; (80002f8 <main+0x19c>)
 800024a:	2200      	movs	r2, #0
 800024c:	701a      	strb	r2, [r3, #0]
    }
    /**
     *
     */
    if (Transfer_cplt)
 800024e:	4b30      	ldr	r3, [pc, #192]	; (8000310 <main+0x1b4>)
 8000250:	781b      	ldrb	r3, [r3, #0]
 8000252:	2b00      	cmp	r3, #0
 8000254:	d042      	beq.n	80002dc <main+0x180>
    {
      sprintf(buffer, "\r\nUART3 Received String: \"%s\"\r\n", Rx_Buffer);	// IN bufer
 8000256:	4a2f      	ldr	r2, [pc, #188]	; (8000314 <main+0x1b8>)
 8000258:	492f      	ldr	r1, [pc, #188]	; (8000318 <main+0x1bc>)
 800025a:	4830      	ldr	r0, [pc, #192]	; (800031c <main+0x1c0>)
 800025c:	f002 f874 	bl	8002348 <siprintf>
      vUARTSend(huart3, (uint8_t *)"\r\n-");
 8000260:	4e24      	ldr	r6, [pc, #144]	; (80002f4 <main+0x198>)
 8000262:	4b2f      	ldr	r3, [pc, #188]	; (8000320 <main+0x1c4>)
 8000264:	930c      	str	r3, [sp, #48]	; 0x30
 8000266:	466d      	mov	r5, sp
 8000268:	f106 0410 	add.w	r4, r6, #16
 800026c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800026e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000270:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000272:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000274:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000278:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 800027c:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8000280:	f000 fa0a 	bl	8000698 <vUARTSend>
      vUARTSend(huart3, (uint8_t*)buffer);
 8000284:	4e1b      	ldr	r6, [pc, #108]	; (80002f4 <main+0x198>)
 8000286:	4b25      	ldr	r3, [pc, #148]	; (800031c <main+0x1c0>)
 8000288:	930c      	str	r3, [sp, #48]	; 0x30
 800028a:	466d      	mov	r5, sp
 800028c:	f106 0410 	add.w	r4, r6, #16
 8000290:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000292:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000294:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000296:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000298:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800029c:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80002a0:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80002a4:	f000 f9f8 	bl	8000698 <vUARTSend>
      vUARTSend(huart3, (uint8_t *)"-\r\n");
 80002a8:	4e12      	ldr	r6, [pc, #72]	; (80002f4 <main+0x198>)
 80002aa:	4b1e      	ldr	r3, [pc, #120]	; (8000324 <main+0x1c8>)
 80002ac:	930c      	str	r3, [sp, #48]	; 0x30
 80002ae:	466d      	mov	r5, sp
 80002b0:	f106 0410 	add.w	r4, r6, #16
 80002b4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80002b6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80002b8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80002ba:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80002bc:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80002c0:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80002c4:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80002c8:	f000 f9e6 	bl	8000698 <vUARTSend>
      toggleLed2
 80002cc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80002d0:	4805      	ldr	r0, [pc, #20]	; (80002e8 <main+0x18c>)
 80002d2:	f000 ff25 	bl	8001120 <HAL_GPIO_TogglePin>

      Transfer_cplt = 0; //Reset lai bien tranfer_complete
 80002d6:	4b0e      	ldr	r3, [pc, #56]	; (8000310 <main+0x1b4>)
 80002d8:	2200      	movs	r2, #0
 80002da:	701a      	strb	r2, [r3, #0]
    }

    HAL_Delay(100);
 80002dc:	2064      	movs	r0, #100	; 0x64
 80002de:	f000 fc07 	bl	8000af0 <HAL_Delay>
	  toggleLed4;
 80002e2:	e769      	b.n	80001b8 <main+0x5c>
 80002e4:	40010c00 	.word	0x40010c00
 80002e8:	40010800 	.word	0x40010800
 80002ec:	20000144 	.word	0x20000144
 80002f0:	200002c0 	.word	0x200002c0
 80002f4:	20000148 	.word	0x20000148
 80002f8:	20000254 	.word	0x20000254
 80002fc:	20000098 	.word	0x20000098
 8000300:	08002b84 	.word	0x08002b84
 8000304:	20000188 	.word	0x20000188
 8000308:	08002ba8 	.word	0x08002ba8
 800030c:	08002bac 	.word	0x08002bac
 8000310:	20000141 	.word	0x20000141
 8000314:	20000258 	.word	0x20000258
 8000318:	08002bb0 	.word	0x08002bb0
 800031c:	200001f0 	.word	0x200001f0
 8000320:	08002bd0 	.word	0x08002bd0
 8000324:	08002bd4 	.word	0x08002bd4

08000328 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000328:	b580      	push	{r7, lr}
 800032a:	b090      	sub	sp, #64	; 0x40
 800032c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800032e:	f107 0318 	add.w	r3, r7, #24
 8000332:	2228      	movs	r2, #40	; 0x28
 8000334:	2100      	movs	r1, #0
 8000336:	4618      	mov	r0, r3
 8000338:	f001 fffe 	bl	8002338 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800033c:	1d3b      	adds	r3, r7, #4
 800033e:	2200      	movs	r2, #0
 8000340:	601a      	str	r2, [r3, #0]
 8000342:	605a      	str	r2, [r3, #4]
 8000344:	609a      	str	r2, [r3, #8]
 8000346:	60da      	str	r2, [r3, #12]
 8000348:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800034a:	2301      	movs	r3, #1
 800034c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800034e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000352:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000354:	2300      	movs	r3, #0
 8000356:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000358:	2301      	movs	r3, #1
 800035a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800035c:	2302      	movs	r3, #2
 800035e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000360:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000364:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000366:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800036a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800036c:	f107 0318 	add.w	r3, r7, #24
 8000370:	4618      	mov	r0, r3
 8000372:	f000 ff0f 	bl	8001194 <HAL_RCC_OscConfig>
 8000376:	4603      	mov	r3, r0
 8000378:	2b00      	cmp	r3, #0
 800037a:	d001      	beq.n	8000380 <SystemClock_Config+0x58>
  {
    Error_Handler();
 800037c:	f000 f986 	bl	800068c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000380:	230f      	movs	r3, #15
 8000382:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000384:	2302      	movs	r3, #2
 8000386:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000388:	2300      	movs	r3, #0
 800038a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800038c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000390:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000392:	2300      	movs	r3, #0
 8000394:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000396:	1d3b      	adds	r3, r7, #4
 8000398:	2102      	movs	r1, #2
 800039a:	4618      	mov	r0, r3
 800039c:	f001 f97a 	bl	8001694 <HAL_RCC_ClockConfig>
 80003a0:	4603      	mov	r3, r0
 80003a2:	2b00      	cmp	r3, #0
 80003a4:	d001      	beq.n	80003aa <SystemClock_Config+0x82>
  {
    Error_Handler();
 80003a6:	f000 f971 	bl	800068c <Error_Handler>
  }
}
 80003aa:	bf00      	nop
 80003ac:	3740      	adds	r7, #64	; 0x40
 80003ae:	46bd      	mov	sp, r7
 80003b0:	bd80      	pop	{r7, pc}
	...

080003b4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80003b4:	b580      	push	{r7, lr}
 80003b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80003b8:	4b11      	ldr	r3, [pc, #68]	; (8000400 <MX_USART2_UART_Init+0x4c>)
 80003ba:	4a12      	ldr	r2, [pc, #72]	; (8000404 <MX_USART2_UART_Init+0x50>)
 80003bc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80003be:	4b10      	ldr	r3, [pc, #64]	; (8000400 <MX_USART2_UART_Init+0x4c>)
 80003c0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80003c4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80003c6:	4b0e      	ldr	r3, [pc, #56]	; (8000400 <MX_USART2_UART_Init+0x4c>)
 80003c8:	2200      	movs	r2, #0
 80003ca:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80003cc:	4b0c      	ldr	r3, [pc, #48]	; (8000400 <MX_USART2_UART_Init+0x4c>)
 80003ce:	2200      	movs	r2, #0
 80003d0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80003d2:	4b0b      	ldr	r3, [pc, #44]	; (8000400 <MX_USART2_UART_Init+0x4c>)
 80003d4:	2200      	movs	r2, #0
 80003d6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80003d8:	4b09      	ldr	r3, [pc, #36]	; (8000400 <MX_USART2_UART_Init+0x4c>)
 80003da:	220c      	movs	r2, #12
 80003dc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80003de:	4b08      	ldr	r3, [pc, #32]	; (8000400 <MX_USART2_UART_Init+0x4c>)
 80003e0:	2200      	movs	r2, #0
 80003e2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80003e4:	4b06      	ldr	r3, [pc, #24]	; (8000400 <MX_USART2_UART_Init+0x4c>)
 80003e6:	2200      	movs	r2, #0
 80003e8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80003ea:	4805      	ldr	r0, [pc, #20]	; (8000400 <MX_USART2_UART_Init+0x4c>)
 80003ec:	f001 faee 	bl	80019cc <HAL_UART_Init>
 80003f0:	4603      	mov	r3, r0
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d001      	beq.n	80003fa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80003f6:	f000 f949 	bl	800068c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */
  /* USER CODE END USART2_Init 2 */

}
 80003fa:	bf00      	nop
 80003fc:	bd80      	pop	{r7, pc}
 80003fe:	bf00      	nop
 8000400:	200002c0 	.word	0x200002c0
 8000404:	40004400 	.word	0x40004400

08000408 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000408:	b580      	push	{r7, lr}
 800040a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800040c:	4b11      	ldr	r3, [pc, #68]	; (8000454 <MX_USART3_UART_Init+0x4c>)
 800040e:	4a12      	ldr	r2, [pc, #72]	; (8000458 <MX_USART3_UART_Init+0x50>)
 8000410:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000412:	4b10      	ldr	r3, [pc, #64]	; (8000454 <MX_USART3_UART_Init+0x4c>)
 8000414:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000418:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800041a:	4b0e      	ldr	r3, [pc, #56]	; (8000454 <MX_USART3_UART_Init+0x4c>)
 800041c:	2200      	movs	r2, #0
 800041e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000420:	4b0c      	ldr	r3, [pc, #48]	; (8000454 <MX_USART3_UART_Init+0x4c>)
 8000422:	2200      	movs	r2, #0
 8000424:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000426:	4b0b      	ldr	r3, [pc, #44]	; (8000454 <MX_USART3_UART_Init+0x4c>)
 8000428:	2200      	movs	r2, #0
 800042a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800042c:	4b09      	ldr	r3, [pc, #36]	; (8000454 <MX_USART3_UART_Init+0x4c>)
 800042e:	220c      	movs	r2, #12
 8000430:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000432:	4b08      	ldr	r3, [pc, #32]	; (8000454 <MX_USART3_UART_Init+0x4c>)
 8000434:	2200      	movs	r2, #0
 8000436:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000438:	4b06      	ldr	r3, [pc, #24]	; (8000454 <MX_USART3_UART_Init+0x4c>)
 800043a:	2200      	movs	r2, #0
 800043c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800043e:	4805      	ldr	r0, [pc, #20]	; (8000454 <MX_USART3_UART_Init+0x4c>)
 8000440:	f001 fac4 	bl	80019cc <HAL_UART_Init>
 8000444:	4603      	mov	r3, r0
 8000446:	2b00      	cmp	r3, #0
 8000448:	d001      	beq.n	800044e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800044a:	f000 f91f 	bl	800068c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800044e:	bf00      	nop
 8000450:	bd80      	pop	{r7, pc}
 8000452:	bf00      	nop
 8000454:	20000148 	.word	0x20000148
 8000458:	40004800 	.word	0x40004800

0800045c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800045c:	b580      	push	{r7, lr}
 800045e:	b088      	sub	sp, #32
 8000460:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000462:	f107 0310 	add.w	r3, r7, #16
 8000466:	2200      	movs	r2, #0
 8000468:	601a      	str	r2, [r3, #0]
 800046a:	605a      	str	r2, [r3, #4]
 800046c:	609a      	str	r2, [r3, #8]
 800046e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000470:	4b41      	ldr	r3, [pc, #260]	; (8000578 <MX_GPIO_Init+0x11c>)
 8000472:	699b      	ldr	r3, [r3, #24]
 8000474:	4a40      	ldr	r2, [pc, #256]	; (8000578 <MX_GPIO_Init+0x11c>)
 8000476:	f043 0320 	orr.w	r3, r3, #32
 800047a:	6193      	str	r3, [r2, #24]
 800047c:	4b3e      	ldr	r3, [pc, #248]	; (8000578 <MX_GPIO_Init+0x11c>)
 800047e:	699b      	ldr	r3, [r3, #24]
 8000480:	f003 0320 	and.w	r3, r3, #32
 8000484:	60fb      	str	r3, [r7, #12]
 8000486:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000488:	4b3b      	ldr	r3, [pc, #236]	; (8000578 <MX_GPIO_Init+0x11c>)
 800048a:	699b      	ldr	r3, [r3, #24]
 800048c:	4a3a      	ldr	r2, [pc, #232]	; (8000578 <MX_GPIO_Init+0x11c>)
 800048e:	f043 0304 	orr.w	r3, r3, #4
 8000492:	6193      	str	r3, [r2, #24]
 8000494:	4b38      	ldr	r3, [pc, #224]	; (8000578 <MX_GPIO_Init+0x11c>)
 8000496:	699b      	ldr	r3, [r3, #24]
 8000498:	f003 0304 	and.w	r3, r3, #4
 800049c:	60bb      	str	r3, [r7, #8]
 800049e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80004a0:	4b35      	ldr	r3, [pc, #212]	; (8000578 <MX_GPIO_Init+0x11c>)
 80004a2:	699b      	ldr	r3, [r3, #24]
 80004a4:	4a34      	ldr	r2, [pc, #208]	; (8000578 <MX_GPIO_Init+0x11c>)
 80004a6:	f043 0308 	orr.w	r3, r3, #8
 80004aa:	6193      	str	r3, [r2, #24]
 80004ac:	4b32      	ldr	r3, [pc, #200]	; (8000578 <MX_GPIO_Init+0x11c>)
 80004ae:	699b      	ldr	r3, [r3, #24]
 80004b0:	f003 0308 	and.w	r3, r3, #8
 80004b4:	607b      	str	r3, [r7, #4]
 80004b6:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 80004b8:	2200      	movs	r2, #0
 80004ba:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80004be:	482f      	ldr	r0, [pc, #188]	; (800057c <MX_GPIO_Init+0x120>)
 80004c0:	f000 fe16 	bl	80010f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5|GPIO_PIN_8, GPIO_PIN_RESET);
 80004c4:	2200      	movs	r2, #0
 80004c6:	f44f 7190 	mov.w	r1, #288	; 0x120
 80004ca:	482d      	ldr	r0, [pc, #180]	; (8000580 <MX_GPIO_Init+0x124>)
 80004cc:	f000 fe10 	bl	80010f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : BT_UP_Pin BT_CENTER_Pin BT_DOWN_Pin */
  GPIO_InitStruct.Pin = BT_UP_Pin|BT_CENTER_Pin|BT_DOWN_Pin;
 80004d0:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 80004d4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80004d6:	4b2b      	ldr	r3, [pc, #172]	; (8000584 <MX_GPIO_Init+0x128>)
 80004d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80004da:	2301      	movs	r3, #1
 80004dc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004de:	f107 0310 	add.w	r3, r7, #16
 80004e2:	4619      	mov	r1, r3
 80004e4:	4825      	ldr	r0, [pc, #148]	; (800057c <MX_GPIO_Init+0x120>)
 80004e6:	f000 fca9 	bl	8000e3c <HAL_GPIO_Init>

  /*Configure GPIO pins : BT_LEFT_Pin BT_RIGHT_Pin */
  GPIO_InitStruct.Pin = BT_LEFT_Pin|BT_RIGHT_Pin;
 80004ea:	230c      	movs	r3, #12
 80004ec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80004ee:	4b25      	ldr	r3, [pc, #148]	; (8000584 <MX_GPIO_Init+0x128>)
 80004f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80004f2:	2301      	movs	r3, #1
 80004f4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004f6:	f107 0310 	add.w	r3, r7, #16
 80004fa:	4619      	mov	r1, r3
 80004fc:	4820      	ldr	r0, [pc, #128]	; (8000580 <MX_GPIO_Init+0x124>)
 80004fe:	f000 fc9d 	bl	8000e3c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000502:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000506:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000508:	2301      	movs	r3, #1
 800050a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800050c:	2300      	movs	r3, #0
 800050e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000510:	2302      	movs	r3, #2
 8000512:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000514:	f107 0310 	add.w	r3, r7, #16
 8000518:	4619      	mov	r1, r3
 800051a:	4818      	ldr	r0, [pc, #96]	; (800057c <MX_GPIO_Init+0x120>)
 800051c:	f000 fc8e 	bl	8000e3c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB5 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_8;
 8000520:	f44f 7390 	mov.w	r3, #288	; 0x120
 8000524:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000526:	2301      	movs	r3, #1
 8000528:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800052a:	2300      	movs	r3, #0
 800052c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800052e:	2302      	movs	r3, #2
 8000530:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000532:	f107 0310 	add.w	r3, r7, #16
 8000536:	4619      	mov	r1, r3
 8000538:	4811      	ldr	r0, [pc, #68]	; (8000580 <MX_GPIO_Init+0x124>)
 800053a:	f000 fc7f 	bl	8000e3c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 4, 0);
 800053e:	2200      	movs	r2, #0
 8000540:	2104      	movs	r1, #4
 8000542:	2008      	movs	r0, #8
 8000544:	f000 fbcd 	bl	8000ce2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8000548:	2008      	movs	r0, #8
 800054a:	f000 fbe6 	bl	8000d1a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 2, 0);
 800054e:	2200      	movs	r2, #0
 8000550:	2102      	movs	r1, #2
 8000552:	2009      	movs	r0, #9
 8000554:	f000 fbc5 	bl	8000ce2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8000558:	2009      	movs	r0, #9
 800055a:	f000 fbde 	bl	8000d1a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 3, 0);
 800055e:	2200      	movs	r2, #0
 8000560:	2103      	movs	r1, #3
 8000562:	2017      	movs	r0, #23
 8000564:	f000 fbbd 	bl	8000ce2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000568:	2017      	movs	r0, #23
 800056a:	f000 fbd6 	bl	8000d1a <HAL_NVIC_EnableIRQ>

}
 800056e:	bf00      	nop
 8000570:	3720      	adds	r7, #32
 8000572:	46bd      	mov	sp, r7
 8000574:	bd80      	pop	{r7, pc}
 8000576:	bf00      	nop
 8000578:	40021000 	.word	0x40021000
 800057c:	40010800 	.word	0x40010800
 8000580:	40010c00 	.word	0x40010c00
 8000584:	10210000 	.word	0x10210000

08000588 <HAL_UART_RxCpltCallback>:
/**
 * @brief 
 * 
 * @param huart 
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8000588:	b580      	push	{r7, lr}
 800058a:	b084      	sub	sp, #16
 800058c:	af00      	add	r7, sp, #0
 800058e:	6078      	str	r0, [r7, #4]
  uint8_t i;
  if(huart->Instance == USART2){
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	4a31      	ldr	r2, [pc, #196]	; (800065c <HAL_UART_RxCpltCallback+0xd4>)
 8000596:	4293      	cmp	r3, r2
 8000598:	d12b      	bne.n	80005f2 <HAL_UART_RxCpltCallback+0x6a>
		if(ucRxIndex == 0){
 800059a:	4b31      	ldr	r3, [pc, #196]	; (8000660 <HAL_UART_RxCpltCallback+0xd8>)
 800059c:	781b      	ldrb	r3, [r3, #0]
 800059e:	2b00      	cmp	r3, #0
 80005a0:	d10c      	bne.n	80005bc <HAL_UART_RxCpltCallback+0x34>
		  for (i = 0; i < 100; i++)
 80005a2:	2300      	movs	r3, #0
 80005a4:	73fb      	strb	r3, [r7, #15]
 80005a6:	e006      	b.n	80005b6 <HAL_UART_RxCpltCallback+0x2e>
		  {
			/* code */
			ucRxBuffer[i] = 0;
 80005a8:	7bfb      	ldrb	r3, [r7, #15]
 80005aa:	4a2e      	ldr	r2, [pc, #184]	; (8000664 <HAL_UART_RxCpltCallback+0xdc>)
 80005ac:	2100      	movs	r1, #0
 80005ae:	54d1      	strb	r1, [r2, r3]
		  for (i = 0; i < 100; i++)
 80005b0:	7bfb      	ldrb	r3, [r7, #15]
 80005b2:	3301      	adds	r3, #1
 80005b4:	73fb      	strb	r3, [r7, #15]
 80005b6:	7bfb      	ldrb	r3, [r7, #15]
 80005b8:	2b63      	cmp	r3, #99	; 0x63
 80005ba:	d9f5      	bls.n	80005a8 <HAL_UART_RxCpltCallback+0x20>
		  }
		}

		if(ucRxData[0]!=13){
 80005bc:	4b2a      	ldr	r3, [pc, #168]	; (8000668 <HAL_UART_RxCpltCallback+0xe0>)
 80005be:	781b      	ldrb	r3, [r3, #0]
 80005c0:	2b0d      	cmp	r3, #13
 80005c2:	d00b      	beq.n	80005dc <HAL_UART_RxCpltCallback+0x54>
			ucRxBuffer[ucRxIndex++] = ucRxData[0];
 80005c4:	4b26      	ldr	r3, [pc, #152]	; (8000660 <HAL_UART_RxCpltCallback+0xd8>)
 80005c6:	781b      	ldrb	r3, [r3, #0]
 80005c8:	1c5a      	adds	r2, r3, #1
 80005ca:	b2d1      	uxtb	r1, r2
 80005cc:	4a24      	ldr	r2, [pc, #144]	; (8000660 <HAL_UART_RxCpltCallback+0xd8>)
 80005ce:	7011      	strb	r1, [r2, #0]
 80005d0:	461a      	mov	r2, r3
 80005d2:	4b25      	ldr	r3, [pc, #148]	; (8000668 <HAL_UART_RxCpltCallback+0xe0>)
 80005d4:	7819      	ldrb	r1, [r3, #0]
 80005d6:	4b23      	ldr	r3, [pc, #140]	; (8000664 <HAL_UART_RxCpltCallback+0xdc>)
 80005d8:	5499      	strb	r1, [r3, r2]
 80005da:	e005      	b.n	80005e8 <HAL_UART_RxCpltCallback+0x60>
		}

		else{
			ucRxIndex = 0;
 80005dc:	4b20      	ldr	r3, [pc, #128]	; (8000660 <HAL_UART_RxCpltCallback+0xd8>)
 80005de:	2200      	movs	r2, #0
 80005e0:	701a      	strb	r2, [r3, #0]
			ucTransmitCpltFlag = 1;
 80005e2:	4b22      	ldr	r3, [pc, #136]	; (800066c <HAL_UART_RxCpltCallback+0xe4>)
 80005e4:	2201      	movs	r2, #1
 80005e6:	701a      	strb	r2, [r3, #0]
		}

		HAL_UART_Receive_IT(&huart2, (uint8_t*)ucRxData, 1);
 80005e8:	2201      	movs	r2, #1
 80005ea:	491f      	ldr	r1, [pc, #124]	; (8000668 <HAL_UART_RxCpltCallback+0xe0>)
 80005ec:	4820      	ldr	r0, [pc, #128]	; (8000670 <HAL_UART_RxCpltCallback+0xe8>)
 80005ee:	f001 fad3 	bl	8001b98 <HAL_UART_Receive_IT>

  }

  if (huart->Instance == USART3)		//UART hien tai la uart3
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	681b      	ldr	r3, [r3, #0]
 80005f6:	4a1f      	ldr	r2, [pc, #124]	; (8000674 <HAL_UART_RxCpltCallback+0xec>)
 80005f8:	4293      	cmp	r3, r2
 80005fa:	d12b      	bne.n	8000654 <HAL_UART_RxCpltCallback+0xcc>
	{
		if (Rx_indx==0)
 80005fc:	4b1e      	ldr	r3, [pc, #120]	; (8000678 <HAL_UART_RxCpltCallback+0xf0>)
 80005fe:	781b      	ldrb	r3, [r3, #0]
 8000600:	2b00      	cmp	r3, #0
 8000602:	d10c      	bne.n	800061e <HAL_UART_RxCpltCallback+0x96>
		{
			for (i=0;i<100;i++) Rx_Buffer[i]=0;
 8000604:	2300      	movs	r3, #0
 8000606:	73fb      	strb	r3, [r7, #15]
 8000608:	e006      	b.n	8000618 <HAL_UART_RxCpltCallback+0x90>
 800060a:	7bfb      	ldrb	r3, [r7, #15]
 800060c:	4a1b      	ldr	r2, [pc, #108]	; (800067c <HAL_UART_RxCpltCallback+0xf4>)
 800060e:	2100      	movs	r1, #0
 8000610:	54d1      	strb	r1, [r2, r3]
 8000612:	7bfb      	ldrb	r3, [r7, #15]
 8000614:	3301      	adds	r3, #1
 8000616:	73fb      	strb	r3, [r7, #15]
 8000618:	7bfb      	ldrb	r3, [r7, #15]
 800061a:	2b63      	cmp	r3, #99	; 0x63
 800061c:	d9f5      	bls.n	800060a <HAL_UART_RxCpltCallback+0x82>
		}									//xoa Rx_Buffer truoc khi nhan du lieu

		if (Rx_data[0]!=13)					//Neu du lieu nhan duoc khac voi 13 (13 la ma cua phim enter)
 800061e:	4b18      	ldr	r3, [pc, #96]	; (8000680 <HAL_UART_RxCpltCallback+0xf8>)
 8000620:	781b      	ldrb	r3, [r3, #0]
 8000622:	2b0d      	cmp	r3, #13
 8000624:	d00b      	beq.n	800063e <HAL_UART_RxCpltCallback+0xb6>
		{
			Rx_Buffer[Rx_indx++]=Rx_data[0];	//them du lieu vao Rx_Buffer
 8000626:	4b14      	ldr	r3, [pc, #80]	; (8000678 <HAL_UART_RxCpltCallback+0xf0>)
 8000628:	781b      	ldrb	r3, [r3, #0]
 800062a:	1c5a      	adds	r2, r3, #1
 800062c:	b2d1      	uxtb	r1, r2
 800062e:	4a12      	ldr	r2, [pc, #72]	; (8000678 <HAL_UART_RxCpltCallback+0xf0>)
 8000630:	7011      	strb	r1, [r2, #0]
 8000632:	461a      	mov	r2, r3
 8000634:	4b12      	ldr	r3, [pc, #72]	; (8000680 <HAL_UART_RxCpltCallback+0xf8>)
 8000636:	7819      	ldrb	r1, [r3, #0]
 8000638:	4b10      	ldr	r3, [pc, #64]	; (800067c <HAL_UART_RxCpltCallback+0xf4>)
 800063a:	5499      	strb	r1, [r3, r2]
 800063c:	e005      	b.n	800064a <HAL_UART_RxCpltCallback+0xc2>
		}
		else								//Neu phim enter duoc an
		{
			Rx_indx=0;						//Dua index ve 0
 800063e:	4b0e      	ldr	r3, [pc, #56]	; (8000678 <HAL_UART_RxCpltCallback+0xf0>)
 8000640:	2200      	movs	r2, #0
 8000642:	701a      	strb	r2, [r3, #0]
			Transfer_cplt=1;				//Qua trinh truyen hoan tat, du lieu da san sang de doc
 8000644:	4b0f      	ldr	r3, [pc, #60]	; (8000684 <HAL_UART_RxCpltCallback+0xfc>)
 8000646:	2201      	movs	r2, #1
 8000648:	701a      	strb	r2, [r3, #0]
		}

		HAL_UART_Receive_IT(&huart3, (uint8_t*)Rx_data, 1);	//Kich hoat UART nhan du lieu ngat moi luc
 800064a:	2201      	movs	r2, #1
 800064c:	490c      	ldr	r1, [pc, #48]	; (8000680 <HAL_UART_RxCpltCallback+0xf8>)
 800064e:	480e      	ldr	r0, [pc, #56]	; (8000688 <HAL_UART_RxCpltCallback+0x100>)
 8000650:	f001 faa2 	bl	8001b98 <HAL_UART_Receive_IT>
	}
}
 8000654:	bf00      	nop
 8000656:	3710      	adds	r7, #16
 8000658:	46bd      	mov	sp, r7
 800065a:	bd80      	pop	{r7, pc}
 800065c:	40004400 	.word	0x40004400
 8000660:	200002bc 	.word	0x200002bc
 8000664:	20000098 	.word	0x20000098
 8000668:	20000144 	.word	0x20000144
 800066c:	20000254 	.word	0x20000254
 8000670:	200002c0 	.word	0x200002c0
 8000674:	40004800 	.word	0x40004800
 8000678:	20000142 	.word	0x20000142
 800067c:	20000258 	.word	0x20000258
 8000680:	200001ec 	.word	0x200001ec
 8000684:	20000141 	.word	0x20000141
 8000688:	20000148 	.word	0x20000148

0800068c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800068c:	b480      	push	{r7}
 800068e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000690:	bf00      	nop
 8000692:	46bd      	mov	sp, r7
 8000694:	bc80      	pop	{r7}
 8000696:	4770      	bx	lr

08000698 <vUARTSend>:
#include "myLib.h"

void vUARTSend(UART_HandleTypeDef huart ,uint8_t *String){
 8000698:	b084      	sub	sp, #16
 800069a:	b580      	push	{r7, lr}
 800069c:	af00      	add	r7, sp, #0
 800069e:	f107 0c08 	add.w	ip, r7, #8
 80006a2:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	HAL_UART_Transmit(&huart, (uint8_t *)String, strlen((char*)String), defineUART_TX_DELAY);
 80006a6:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80006a8:	f7ff fd50 	bl	800014c <strlen>
 80006ac:	4603      	mov	r3, r0
 80006ae:	b29a      	uxth	r2, r3
 80006b0:	230a      	movs	r3, #10
 80006b2:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80006b4:	f107 0008 	add.w	r0, r7, #8
 80006b8:	f001 f9d5 	bl	8001a66 <HAL_UART_Transmit>
}
 80006bc:	bf00      	nop
 80006be:	46bd      	mov	sp, r7
 80006c0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80006c4:	b004      	add	sp, #16
 80006c6:	4770      	bx	lr

080006c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006c8:	b480      	push	{r7}
 80006ca:	b085      	sub	sp, #20
 80006cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80006ce:	4b15      	ldr	r3, [pc, #84]	; (8000724 <HAL_MspInit+0x5c>)
 80006d0:	699b      	ldr	r3, [r3, #24]
 80006d2:	4a14      	ldr	r2, [pc, #80]	; (8000724 <HAL_MspInit+0x5c>)
 80006d4:	f043 0301 	orr.w	r3, r3, #1
 80006d8:	6193      	str	r3, [r2, #24]
 80006da:	4b12      	ldr	r3, [pc, #72]	; (8000724 <HAL_MspInit+0x5c>)
 80006dc:	699b      	ldr	r3, [r3, #24]
 80006de:	f003 0301 	and.w	r3, r3, #1
 80006e2:	60bb      	str	r3, [r7, #8]
 80006e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006e6:	4b0f      	ldr	r3, [pc, #60]	; (8000724 <HAL_MspInit+0x5c>)
 80006e8:	69db      	ldr	r3, [r3, #28]
 80006ea:	4a0e      	ldr	r2, [pc, #56]	; (8000724 <HAL_MspInit+0x5c>)
 80006ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006f0:	61d3      	str	r3, [r2, #28]
 80006f2:	4b0c      	ldr	r3, [pc, #48]	; (8000724 <HAL_MspInit+0x5c>)
 80006f4:	69db      	ldr	r3, [r3, #28]
 80006f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006fa:	607b      	str	r3, [r7, #4]
 80006fc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80006fe:	4b0a      	ldr	r3, [pc, #40]	; (8000728 <HAL_MspInit+0x60>)
 8000700:	685b      	ldr	r3, [r3, #4]
 8000702:	60fb      	str	r3, [r7, #12]
 8000704:	68fb      	ldr	r3, [r7, #12]
 8000706:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800070a:	60fb      	str	r3, [r7, #12]
 800070c:	68fb      	ldr	r3, [r7, #12]
 800070e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000712:	60fb      	str	r3, [r7, #12]
 8000714:	4a04      	ldr	r2, [pc, #16]	; (8000728 <HAL_MspInit+0x60>)
 8000716:	68fb      	ldr	r3, [r7, #12]
 8000718:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800071a:	bf00      	nop
 800071c:	3714      	adds	r7, #20
 800071e:	46bd      	mov	sp, r7
 8000720:	bc80      	pop	{r7}
 8000722:	4770      	bx	lr
 8000724:	40021000 	.word	0x40021000
 8000728:	40010000 	.word	0x40010000

0800072c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	b08a      	sub	sp, #40	; 0x28
 8000730:	af00      	add	r7, sp, #0
 8000732:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000734:	f107 0318 	add.w	r3, r7, #24
 8000738:	2200      	movs	r2, #0
 800073a:	601a      	str	r2, [r3, #0]
 800073c:	605a      	str	r2, [r3, #4]
 800073e:	609a      	str	r2, [r3, #8]
 8000740:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	681b      	ldr	r3, [r3, #0]
 8000746:	4a3f      	ldr	r2, [pc, #252]	; (8000844 <HAL_UART_MspInit+0x118>)
 8000748:	4293      	cmp	r3, r2
 800074a:	d138      	bne.n	80007be <HAL_UART_MspInit+0x92>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800074c:	4b3e      	ldr	r3, [pc, #248]	; (8000848 <HAL_UART_MspInit+0x11c>)
 800074e:	69db      	ldr	r3, [r3, #28]
 8000750:	4a3d      	ldr	r2, [pc, #244]	; (8000848 <HAL_UART_MspInit+0x11c>)
 8000752:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000756:	61d3      	str	r3, [r2, #28]
 8000758:	4b3b      	ldr	r3, [pc, #236]	; (8000848 <HAL_UART_MspInit+0x11c>)
 800075a:	69db      	ldr	r3, [r3, #28]
 800075c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000760:	617b      	str	r3, [r7, #20]
 8000762:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000764:	4b38      	ldr	r3, [pc, #224]	; (8000848 <HAL_UART_MspInit+0x11c>)
 8000766:	699b      	ldr	r3, [r3, #24]
 8000768:	4a37      	ldr	r2, [pc, #220]	; (8000848 <HAL_UART_MspInit+0x11c>)
 800076a:	f043 0304 	orr.w	r3, r3, #4
 800076e:	6193      	str	r3, [r2, #24]
 8000770:	4b35      	ldr	r3, [pc, #212]	; (8000848 <HAL_UART_MspInit+0x11c>)
 8000772:	699b      	ldr	r3, [r3, #24]
 8000774:	f003 0304 	and.w	r3, r3, #4
 8000778:	613b      	str	r3, [r7, #16]
 800077a:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800077c:	2304      	movs	r3, #4
 800077e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000780:	2302      	movs	r3, #2
 8000782:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000784:	2303      	movs	r3, #3
 8000786:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000788:	f107 0318 	add.w	r3, r7, #24
 800078c:	4619      	mov	r1, r3
 800078e:	482f      	ldr	r0, [pc, #188]	; (800084c <HAL_UART_MspInit+0x120>)
 8000790:	f000 fb54 	bl	8000e3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000794:	2308      	movs	r3, #8
 8000796:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000798:	2300      	movs	r3, #0
 800079a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800079c:	2300      	movs	r3, #0
 800079e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007a0:	f107 0318 	add.w	r3, r7, #24
 80007a4:	4619      	mov	r1, r3
 80007a6:	4829      	ldr	r0, [pc, #164]	; (800084c <HAL_UART_MspInit+0x120>)
 80007a8:	f000 fb48 	bl	8000e3c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 80007ac:	2200      	movs	r2, #0
 80007ae:	2101      	movs	r1, #1
 80007b0:	2026      	movs	r0, #38	; 0x26
 80007b2:	f000 fa96 	bl	8000ce2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80007b6:	2026      	movs	r0, #38	; 0x26
 80007b8:	f000 faaf 	bl	8000d1a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80007bc:	e03e      	b.n	800083c <HAL_UART_MspInit+0x110>
  else if(huart->Instance==USART3)
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	681b      	ldr	r3, [r3, #0]
 80007c2:	4a23      	ldr	r2, [pc, #140]	; (8000850 <HAL_UART_MspInit+0x124>)
 80007c4:	4293      	cmp	r3, r2
 80007c6:	d139      	bne.n	800083c <HAL_UART_MspInit+0x110>
    __HAL_RCC_USART3_CLK_ENABLE();
 80007c8:	4b1f      	ldr	r3, [pc, #124]	; (8000848 <HAL_UART_MspInit+0x11c>)
 80007ca:	69db      	ldr	r3, [r3, #28]
 80007cc:	4a1e      	ldr	r2, [pc, #120]	; (8000848 <HAL_UART_MspInit+0x11c>)
 80007ce:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80007d2:	61d3      	str	r3, [r2, #28]
 80007d4:	4b1c      	ldr	r3, [pc, #112]	; (8000848 <HAL_UART_MspInit+0x11c>)
 80007d6:	69db      	ldr	r3, [r3, #28]
 80007d8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80007dc:	60fb      	str	r3, [r7, #12]
 80007de:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80007e0:	4b19      	ldr	r3, [pc, #100]	; (8000848 <HAL_UART_MspInit+0x11c>)
 80007e2:	699b      	ldr	r3, [r3, #24]
 80007e4:	4a18      	ldr	r2, [pc, #96]	; (8000848 <HAL_UART_MspInit+0x11c>)
 80007e6:	f043 0308 	orr.w	r3, r3, #8
 80007ea:	6193      	str	r3, [r2, #24]
 80007ec:	4b16      	ldr	r3, [pc, #88]	; (8000848 <HAL_UART_MspInit+0x11c>)
 80007ee:	699b      	ldr	r3, [r3, #24]
 80007f0:	f003 0308 	and.w	r3, r3, #8
 80007f4:	60bb      	str	r3, [r7, #8]
 80007f6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80007f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80007fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007fe:	2302      	movs	r3, #2
 8000800:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000802:	2303      	movs	r3, #3
 8000804:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000806:	f107 0318 	add.w	r3, r7, #24
 800080a:	4619      	mov	r1, r3
 800080c:	4811      	ldr	r0, [pc, #68]	; (8000854 <HAL_UART_MspInit+0x128>)
 800080e:	f000 fb15 	bl	8000e3c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000812:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000816:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000818:	2300      	movs	r3, #0
 800081a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800081c:	2300      	movs	r3, #0
 800081e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000820:	f107 0318 	add.w	r3, r7, #24
 8000824:	4619      	mov	r1, r3
 8000826:	480b      	ldr	r0, [pc, #44]	; (8000854 <HAL_UART_MspInit+0x128>)
 8000828:	f000 fb08 	bl	8000e3c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800082c:	2200      	movs	r2, #0
 800082e:	2100      	movs	r1, #0
 8000830:	2027      	movs	r0, #39	; 0x27
 8000832:	f000 fa56 	bl	8000ce2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8000836:	2027      	movs	r0, #39	; 0x27
 8000838:	f000 fa6f 	bl	8000d1a <HAL_NVIC_EnableIRQ>
}
 800083c:	bf00      	nop
 800083e:	3728      	adds	r7, #40	; 0x28
 8000840:	46bd      	mov	sp, r7
 8000842:	bd80      	pop	{r7, pc}
 8000844:	40004400 	.word	0x40004400
 8000848:	40021000 	.word	0x40021000
 800084c:	40010800 	.word	0x40010800
 8000850:	40004800 	.word	0x40004800
 8000854:	40010c00 	.word	0x40010c00

08000858 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000858:	b480      	push	{r7}
 800085a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800085c:	bf00      	nop
 800085e:	46bd      	mov	sp, r7
 8000860:	bc80      	pop	{r7}
 8000862:	4770      	bx	lr

08000864 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000864:	b480      	push	{r7}
 8000866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000868:	e7fe      	b.n	8000868 <HardFault_Handler+0x4>

0800086a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800086a:	b480      	push	{r7}
 800086c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800086e:	e7fe      	b.n	800086e <MemManage_Handler+0x4>

08000870 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000870:	b480      	push	{r7}
 8000872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000874:	e7fe      	b.n	8000874 <BusFault_Handler+0x4>

08000876 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000876:	b480      	push	{r7}
 8000878:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800087a:	e7fe      	b.n	800087a <UsageFault_Handler+0x4>

0800087c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800087c:	b480      	push	{r7}
 800087e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000880:	bf00      	nop
 8000882:	46bd      	mov	sp, r7
 8000884:	bc80      	pop	{r7}
 8000886:	4770      	bx	lr

08000888 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000888:	b480      	push	{r7}
 800088a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800088c:	bf00      	nop
 800088e:	46bd      	mov	sp, r7
 8000890:	bc80      	pop	{r7}
 8000892:	4770      	bx	lr

08000894 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000894:	b480      	push	{r7}
 8000896:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000898:	bf00      	nop
 800089a:	46bd      	mov	sp, r7
 800089c:	bc80      	pop	{r7}
 800089e:	4770      	bx	lr

080008a0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008a4:	f000 f908 	bl	8000ab8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008a8:	bf00      	nop
 80008aa:	bd80      	pop	{r7, pc}

080008ac <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 80008b0:	2004      	movs	r0, #4
 80008b2:	f000 fc4d 	bl	8001150 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 80008b6:	bf00      	nop
 80008b8:	bd80      	pop	{r7, pc}

080008ba <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 80008ba:	b580      	push	{r7, lr}
 80008bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 80008be:	2008      	movs	r0, #8
 80008c0:	f000 fc46 	bl	8001150 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 80008c4:	bf00      	nop
 80008c6:	bd80      	pop	{r7, pc}

080008c8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 80008cc:	2040      	movs	r0, #64	; 0x40
 80008ce:	f000 fc3f 	bl	8001150 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 80008d2:	2080      	movs	r0, #128	; 0x80
 80008d4:	f000 fc3c 	bl	8001150 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 80008d8:	f44f 7080 	mov.w	r0, #256	; 0x100
 80008dc:	f000 fc38 	bl	8001150 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80008e0:	bf00      	nop
 80008e2:	bd80      	pop	{r7, pc}

080008e4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80008e8:	4802      	ldr	r0, [pc, #8]	; (80008f4 <USART2_IRQHandler+0x10>)
 80008ea:	f001 f9a9 	bl	8001c40 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */
  /* USER CODE END USART2_IRQn 1 */
}
 80008ee:	bf00      	nop
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	bf00      	nop
 80008f4:	200002c0 	.word	0x200002c0

080008f8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80008fc:	4802      	ldr	r0, [pc, #8]	; (8000908 <USART3_IRQHandler+0x10>)
 80008fe:	f001 f99f 	bl	8001c40 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8000902:	bf00      	nop
 8000904:	bd80      	pop	{r7, pc}
 8000906:	bf00      	nop
 8000908:	20000148 	.word	0x20000148

0800090c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	b086      	sub	sp, #24
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000914:	4a14      	ldr	r2, [pc, #80]	; (8000968 <_sbrk+0x5c>)
 8000916:	4b15      	ldr	r3, [pc, #84]	; (800096c <_sbrk+0x60>)
 8000918:	1ad3      	subs	r3, r2, r3
 800091a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800091c:	697b      	ldr	r3, [r7, #20]
 800091e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000920:	4b13      	ldr	r3, [pc, #76]	; (8000970 <_sbrk+0x64>)
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	2b00      	cmp	r3, #0
 8000926:	d102      	bne.n	800092e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000928:	4b11      	ldr	r3, [pc, #68]	; (8000970 <_sbrk+0x64>)
 800092a:	4a12      	ldr	r2, [pc, #72]	; (8000974 <_sbrk+0x68>)
 800092c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800092e:	4b10      	ldr	r3, [pc, #64]	; (8000970 <_sbrk+0x64>)
 8000930:	681a      	ldr	r2, [r3, #0]
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	4413      	add	r3, r2
 8000936:	693a      	ldr	r2, [r7, #16]
 8000938:	429a      	cmp	r2, r3
 800093a:	d207      	bcs.n	800094c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800093c:	f001 fcd2 	bl	80022e4 <__errno>
 8000940:	4602      	mov	r2, r0
 8000942:	230c      	movs	r3, #12
 8000944:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8000946:	f04f 33ff 	mov.w	r3, #4294967295
 800094a:	e009      	b.n	8000960 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800094c:	4b08      	ldr	r3, [pc, #32]	; (8000970 <_sbrk+0x64>)
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000952:	4b07      	ldr	r3, [pc, #28]	; (8000970 <_sbrk+0x64>)
 8000954:	681a      	ldr	r2, [r3, #0]
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	4413      	add	r3, r2
 800095a:	4a05      	ldr	r2, [pc, #20]	; (8000970 <_sbrk+0x64>)
 800095c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800095e:	68fb      	ldr	r3, [r7, #12]
}
 8000960:	4618      	mov	r0, r3
 8000962:	3718      	adds	r7, #24
 8000964:	46bd      	mov	sp, r7
 8000966:	bd80      	pop	{r7, pc}
 8000968:	20005000 	.word	0x20005000
 800096c:	00000400 	.word	0x00000400
 8000970:	2000008c 	.word	0x2000008c
 8000974:	20000310 	.word	0x20000310

08000978 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000978:	b480      	push	{r7}
 800097a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 800097c:	4b15      	ldr	r3, [pc, #84]	; (80009d4 <SystemInit+0x5c>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	4a14      	ldr	r2, [pc, #80]	; (80009d4 <SystemInit+0x5c>)
 8000982:	f043 0301 	orr.w	r3, r3, #1
 8000986:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8000988:	4b12      	ldr	r3, [pc, #72]	; (80009d4 <SystemInit+0x5c>)
 800098a:	685a      	ldr	r2, [r3, #4]
 800098c:	4911      	ldr	r1, [pc, #68]	; (80009d4 <SystemInit+0x5c>)
 800098e:	4b12      	ldr	r3, [pc, #72]	; (80009d8 <SystemInit+0x60>)
 8000990:	4013      	ands	r3, r2
 8000992:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8000994:	4b0f      	ldr	r3, [pc, #60]	; (80009d4 <SystemInit+0x5c>)
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	4a0e      	ldr	r2, [pc, #56]	; (80009d4 <SystemInit+0x5c>)
 800099a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800099e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80009a2:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80009a4:	4b0b      	ldr	r3, [pc, #44]	; (80009d4 <SystemInit+0x5c>)
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	4a0a      	ldr	r2, [pc, #40]	; (80009d4 <SystemInit+0x5c>)
 80009aa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80009ae:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80009b0:	4b08      	ldr	r3, [pc, #32]	; (80009d4 <SystemInit+0x5c>)
 80009b2:	685b      	ldr	r3, [r3, #4]
 80009b4:	4a07      	ldr	r2, [pc, #28]	; (80009d4 <SystemInit+0x5c>)
 80009b6:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80009ba:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80009bc:	4b05      	ldr	r3, [pc, #20]	; (80009d4 <SystemInit+0x5c>)
 80009be:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80009c2:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80009c4:	4b05      	ldr	r3, [pc, #20]	; (80009dc <SystemInit+0x64>)
 80009c6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80009ca:	609a      	str	r2, [r3, #8]
#endif 
}
 80009cc:	bf00      	nop
 80009ce:	46bd      	mov	sp, r7
 80009d0:	bc80      	pop	{r7}
 80009d2:	4770      	bx	lr
 80009d4:	40021000 	.word	0x40021000
 80009d8:	f8ff0000 	.word	0xf8ff0000
 80009dc:	e000ed00 	.word	0xe000ed00

080009e0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80009e0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80009e2:	e003      	b.n	80009ec <LoopCopyDataInit>

080009e4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80009e4:	4b0b      	ldr	r3, [pc, #44]	; (8000a14 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80009e6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80009e8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80009ea:	3104      	adds	r1, #4

080009ec <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80009ec:	480a      	ldr	r0, [pc, #40]	; (8000a18 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80009ee:	4b0b      	ldr	r3, [pc, #44]	; (8000a1c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80009f0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80009f2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80009f4:	d3f6      	bcc.n	80009e4 <CopyDataInit>
  ldr r2, =_sbss
 80009f6:	4a0a      	ldr	r2, [pc, #40]	; (8000a20 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80009f8:	e002      	b.n	8000a00 <LoopFillZerobss>

080009fa <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80009fa:	2300      	movs	r3, #0
  str r3, [r2], #4
 80009fc:	f842 3b04 	str.w	r3, [r2], #4

08000a00 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000a00:	4b08      	ldr	r3, [pc, #32]	; (8000a24 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000a02:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000a04:	d3f9      	bcc.n	80009fa <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000a06:	f7ff ffb7 	bl	8000978 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000a0a:	f001 fc71 	bl	80022f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000a0e:	f7ff fba5 	bl	800015c <main>
  bx lr
 8000a12:	4770      	bx	lr
  ldr r3, =_sidata
 8000a14:	08002c40 	.word	0x08002c40
  ldr r0, =_sdata
 8000a18:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000a1c:	20000070 	.word	0x20000070
  ldr r2, =_sbss
 8000a20:	20000070 	.word	0x20000070
  ldr r3, = _ebss
 8000a24:	2000030c 	.word	0x2000030c

08000a28 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000a28:	e7fe      	b.n	8000a28 <ADC1_2_IRQHandler>
	...

08000a2c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a30:	4b08      	ldr	r3, [pc, #32]	; (8000a54 <HAL_Init+0x28>)
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	4a07      	ldr	r2, [pc, #28]	; (8000a54 <HAL_Init+0x28>)
 8000a36:	f043 0310 	orr.w	r3, r3, #16
 8000a3a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a3c:	2003      	movs	r0, #3
 8000a3e:	f000 f945 	bl	8000ccc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a42:	2000      	movs	r0, #0
 8000a44:	f000 f808 	bl	8000a58 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a48:	f7ff fe3e 	bl	80006c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a4c:	2300      	movs	r3, #0
}
 8000a4e:	4618      	mov	r0, r3
 8000a50:	bd80      	pop	{r7, pc}
 8000a52:	bf00      	nop
 8000a54:	40022000 	.word	0x40022000

08000a58 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b082      	sub	sp, #8
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a60:	4b12      	ldr	r3, [pc, #72]	; (8000aac <HAL_InitTick+0x54>)
 8000a62:	681a      	ldr	r2, [r3, #0]
 8000a64:	4b12      	ldr	r3, [pc, #72]	; (8000ab0 <HAL_InitTick+0x58>)
 8000a66:	781b      	ldrb	r3, [r3, #0]
 8000a68:	4619      	mov	r1, r3
 8000a6a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a6e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a72:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a76:	4618      	mov	r0, r3
 8000a78:	f000 f95d 	bl	8000d36 <HAL_SYSTICK_Config>
 8000a7c:	4603      	mov	r3, r0
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d001      	beq.n	8000a86 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000a82:	2301      	movs	r3, #1
 8000a84:	e00e      	b.n	8000aa4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	2b0f      	cmp	r3, #15
 8000a8a:	d80a      	bhi.n	8000aa2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	6879      	ldr	r1, [r7, #4]
 8000a90:	f04f 30ff 	mov.w	r0, #4294967295
 8000a94:	f000 f925 	bl	8000ce2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a98:	4a06      	ldr	r2, [pc, #24]	; (8000ab4 <HAL_InitTick+0x5c>)
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	e000      	b.n	8000aa4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000aa2:	2301      	movs	r3, #1
}
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	3708      	adds	r7, #8
 8000aa8:	46bd      	mov	sp, r7
 8000aaa:	bd80      	pop	{r7, pc}
 8000aac:	20000000 	.word	0x20000000
 8000ab0:	20000008 	.word	0x20000008
 8000ab4:	20000004 	.word	0x20000004

08000ab8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000abc:	4b05      	ldr	r3, [pc, #20]	; (8000ad4 <HAL_IncTick+0x1c>)
 8000abe:	781b      	ldrb	r3, [r3, #0]
 8000ac0:	461a      	mov	r2, r3
 8000ac2:	4b05      	ldr	r3, [pc, #20]	; (8000ad8 <HAL_IncTick+0x20>)
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	4413      	add	r3, r2
 8000ac8:	4a03      	ldr	r2, [pc, #12]	; (8000ad8 <HAL_IncTick+0x20>)
 8000aca:	6013      	str	r3, [r2, #0]
}
 8000acc:	bf00      	nop
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bc80      	pop	{r7}
 8000ad2:	4770      	bx	lr
 8000ad4:	20000008 	.word	0x20000008
 8000ad8:	20000304 	.word	0x20000304

08000adc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000adc:	b480      	push	{r7}
 8000ade:	af00      	add	r7, sp, #0
  return uwTick;
 8000ae0:	4b02      	ldr	r3, [pc, #8]	; (8000aec <HAL_GetTick+0x10>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
}
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bc80      	pop	{r7}
 8000aea:	4770      	bx	lr
 8000aec:	20000304 	.word	0x20000304

08000af0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b084      	sub	sp, #16
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000af8:	f7ff fff0 	bl	8000adc <HAL_GetTick>
 8000afc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b02:	68fb      	ldr	r3, [r7, #12]
 8000b04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b08:	d005      	beq.n	8000b16 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000b0a:	4b09      	ldr	r3, [pc, #36]	; (8000b30 <HAL_Delay+0x40>)
 8000b0c:	781b      	ldrb	r3, [r3, #0]
 8000b0e:	461a      	mov	r2, r3
 8000b10:	68fb      	ldr	r3, [r7, #12]
 8000b12:	4413      	add	r3, r2
 8000b14:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000b16:	bf00      	nop
 8000b18:	f7ff ffe0 	bl	8000adc <HAL_GetTick>
 8000b1c:	4602      	mov	r2, r0
 8000b1e:	68bb      	ldr	r3, [r7, #8]
 8000b20:	1ad3      	subs	r3, r2, r3
 8000b22:	68fa      	ldr	r2, [r7, #12]
 8000b24:	429a      	cmp	r2, r3
 8000b26:	d8f7      	bhi.n	8000b18 <HAL_Delay+0x28>
  {
  }
}
 8000b28:	bf00      	nop
 8000b2a:	3710      	adds	r7, #16
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	bd80      	pop	{r7, pc}
 8000b30:	20000008 	.word	0x20000008

08000b34 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b34:	b480      	push	{r7}
 8000b36:	b085      	sub	sp, #20
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	f003 0307 	and.w	r3, r3, #7
 8000b42:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b44:	4b0c      	ldr	r3, [pc, #48]	; (8000b78 <__NVIC_SetPriorityGrouping+0x44>)
 8000b46:	68db      	ldr	r3, [r3, #12]
 8000b48:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b4a:	68ba      	ldr	r2, [r7, #8]
 8000b4c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000b50:	4013      	ands	r3, r2
 8000b52:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000b54:	68fb      	ldr	r3, [r7, #12]
 8000b56:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b58:	68bb      	ldr	r3, [r7, #8]
 8000b5a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b5c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000b60:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b64:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b66:	4a04      	ldr	r2, [pc, #16]	; (8000b78 <__NVIC_SetPriorityGrouping+0x44>)
 8000b68:	68bb      	ldr	r3, [r7, #8]
 8000b6a:	60d3      	str	r3, [r2, #12]
}
 8000b6c:	bf00      	nop
 8000b6e:	3714      	adds	r7, #20
 8000b70:	46bd      	mov	sp, r7
 8000b72:	bc80      	pop	{r7}
 8000b74:	4770      	bx	lr
 8000b76:	bf00      	nop
 8000b78:	e000ed00 	.word	0xe000ed00

08000b7c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b80:	4b04      	ldr	r3, [pc, #16]	; (8000b94 <__NVIC_GetPriorityGrouping+0x18>)
 8000b82:	68db      	ldr	r3, [r3, #12]
 8000b84:	0a1b      	lsrs	r3, r3, #8
 8000b86:	f003 0307 	and.w	r3, r3, #7
}
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bc80      	pop	{r7}
 8000b90:	4770      	bx	lr
 8000b92:	bf00      	nop
 8000b94:	e000ed00 	.word	0xe000ed00

08000b98 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	b083      	sub	sp, #12
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ba2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	db0b      	blt.n	8000bc2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000baa:	79fb      	ldrb	r3, [r7, #7]
 8000bac:	f003 021f 	and.w	r2, r3, #31
 8000bb0:	4906      	ldr	r1, [pc, #24]	; (8000bcc <__NVIC_EnableIRQ+0x34>)
 8000bb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bb6:	095b      	lsrs	r3, r3, #5
 8000bb8:	2001      	movs	r0, #1
 8000bba:	fa00 f202 	lsl.w	r2, r0, r2
 8000bbe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000bc2:	bf00      	nop
 8000bc4:	370c      	adds	r7, #12
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bc80      	pop	{r7}
 8000bca:	4770      	bx	lr
 8000bcc:	e000e100 	.word	0xe000e100

08000bd0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	b083      	sub	sp, #12
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	6039      	str	r1, [r7, #0]
 8000bda:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	db0a      	blt.n	8000bfa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000be4:	683b      	ldr	r3, [r7, #0]
 8000be6:	b2da      	uxtb	r2, r3
 8000be8:	490c      	ldr	r1, [pc, #48]	; (8000c1c <__NVIC_SetPriority+0x4c>)
 8000bea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bee:	0112      	lsls	r2, r2, #4
 8000bf0:	b2d2      	uxtb	r2, r2
 8000bf2:	440b      	add	r3, r1
 8000bf4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000bf8:	e00a      	b.n	8000c10 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bfa:	683b      	ldr	r3, [r7, #0]
 8000bfc:	b2da      	uxtb	r2, r3
 8000bfe:	4908      	ldr	r1, [pc, #32]	; (8000c20 <__NVIC_SetPriority+0x50>)
 8000c00:	79fb      	ldrb	r3, [r7, #7]
 8000c02:	f003 030f 	and.w	r3, r3, #15
 8000c06:	3b04      	subs	r3, #4
 8000c08:	0112      	lsls	r2, r2, #4
 8000c0a:	b2d2      	uxtb	r2, r2
 8000c0c:	440b      	add	r3, r1
 8000c0e:	761a      	strb	r2, [r3, #24]
}
 8000c10:	bf00      	nop
 8000c12:	370c      	adds	r7, #12
 8000c14:	46bd      	mov	sp, r7
 8000c16:	bc80      	pop	{r7}
 8000c18:	4770      	bx	lr
 8000c1a:	bf00      	nop
 8000c1c:	e000e100 	.word	0xe000e100
 8000c20:	e000ed00 	.word	0xe000ed00

08000c24 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c24:	b480      	push	{r7}
 8000c26:	b089      	sub	sp, #36	; 0x24
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	60f8      	str	r0, [r7, #12]
 8000c2c:	60b9      	str	r1, [r7, #8]
 8000c2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c30:	68fb      	ldr	r3, [r7, #12]
 8000c32:	f003 0307 	and.w	r3, r3, #7
 8000c36:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c38:	69fb      	ldr	r3, [r7, #28]
 8000c3a:	f1c3 0307 	rsb	r3, r3, #7
 8000c3e:	2b04      	cmp	r3, #4
 8000c40:	bf28      	it	cs
 8000c42:	2304      	movcs	r3, #4
 8000c44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c46:	69fb      	ldr	r3, [r7, #28]
 8000c48:	3304      	adds	r3, #4
 8000c4a:	2b06      	cmp	r3, #6
 8000c4c:	d902      	bls.n	8000c54 <NVIC_EncodePriority+0x30>
 8000c4e:	69fb      	ldr	r3, [r7, #28]
 8000c50:	3b03      	subs	r3, #3
 8000c52:	e000      	b.n	8000c56 <NVIC_EncodePriority+0x32>
 8000c54:	2300      	movs	r3, #0
 8000c56:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c58:	f04f 32ff 	mov.w	r2, #4294967295
 8000c5c:	69bb      	ldr	r3, [r7, #24]
 8000c5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c62:	43da      	mvns	r2, r3
 8000c64:	68bb      	ldr	r3, [r7, #8]
 8000c66:	401a      	ands	r2, r3
 8000c68:	697b      	ldr	r3, [r7, #20]
 8000c6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c6c:	f04f 31ff 	mov.w	r1, #4294967295
 8000c70:	697b      	ldr	r3, [r7, #20]
 8000c72:	fa01 f303 	lsl.w	r3, r1, r3
 8000c76:	43d9      	mvns	r1, r3
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c7c:	4313      	orrs	r3, r2
         );
}
 8000c7e:	4618      	mov	r0, r3
 8000c80:	3724      	adds	r7, #36	; 0x24
 8000c82:	46bd      	mov	sp, r7
 8000c84:	bc80      	pop	{r7}
 8000c86:	4770      	bx	lr

08000c88 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b082      	sub	sp, #8
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	3b01      	subs	r3, #1
 8000c94:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000c98:	d301      	bcc.n	8000c9e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c9a:	2301      	movs	r3, #1
 8000c9c:	e00f      	b.n	8000cbe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c9e:	4a0a      	ldr	r2, [pc, #40]	; (8000cc8 <SysTick_Config+0x40>)
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	3b01      	subs	r3, #1
 8000ca4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ca6:	210f      	movs	r1, #15
 8000ca8:	f04f 30ff 	mov.w	r0, #4294967295
 8000cac:	f7ff ff90 	bl	8000bd0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000cb0:	4b05      	ldr	r3, [pc, #20]	; (8000cc8 <SysTick_Config+0x40>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000cb6:	4b04      	ldr	r3, [pc, #16]	; (8000cc8 <SysTick_Config+0x40>)
 8000cb8:	2207      	movs	r2, #7
 8000cba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000cbc:	2300      	movs	r3, #0
}
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	3708      	adds	r7, #8
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bd80      	pop	{r7, pc}
 8000cc6:	bf00      	nop
 8000cc8:	e000e010 	.word	0xe000e010

08000ccc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b082      	sub	sp, #8
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000cd4:	6878      	ldr	r0, [r7, #4]
 8000cd6:	f7ff ff2d 	bl	8000b34 <__NVIC_SetPriorityGrouping>
}
 8000cda:	bf00      	nop
 8000cdc:	3708      	adds	r7, #8
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bd80      	pop	{r7, pc}

08000ce2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ce2:	b580      	push	{r7, lr}
 8000ce4:	b086      	sub	sp, #24
 8000ce6:	af00      	add	r7, sp, #0
 8000ce8:	4603      	mov	r3, r0
 8000cea:	60b9      	str	r1, [r7, #8]
 8000cec:	607a      	str	r2, [r7, #4]
 8000cee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000cf4:	f7ff ff42 	bl	8000b7c <__NVIC_GetPriorityGrouping>
 8000cf8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000cfa:	687a      	ldr	r2, [r7, #4]
 8000cfc:	68b9      	ldr	r1, [r7, #8]
 8000cfe:	6978      	ldr	r0, [r7, #20]
 8000d00:	f7ff ff90 	bl	8000c24 <NVIC_EncodePriority>
 8000d04:	4602      	mov	r2, r0
 8000d06:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d0a:	4611      	mov	r1, r2
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	f7ff ff5f 	bl	8000bd0 <__NVIC_SetPriority>
}
 8000d12:	bf00      	nop
 8000d14:	3718      	adds	r7, #24
 8000d16:	46bd      	mov	sp, r7
 8000d18:	bd80      	pop	{r7, pc}

08000d1a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d1a:	b580      	push	{r7, lr}
 8000d1c:	b082      	sub	sp, #8
 8000d1e:	af00      	add	r7, sp, #0
 8000d20:	4603      	mov	r3, r0
 8000d22:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d28:	4618      	mov	r0, r3
 8000d2a:	f7ff ff35 	bl	8000b98 <__NVIC_EnableIRQ>
}
 8000d2e:	bf00      	nop
 8000d30:	3708      	adds	r7, #8
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}

08000d36 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d36:	b580      	push	{r7, lr}
 8000d38:	b082      	sub	sp, #8
 8000d3a:	af00      	add	r7, sp, #0
 8000d3c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d3e:	6878      	ldr	r0, [r7, #4]
 8000d40:	f7ff ffa2 	bl	8000c88 <SysTick_Config>
 8000d44:	4603      	mov	r3, r0
}
 8000d46:	4618      	mov	r0, r3
 8000d48:	3708      	adds	r7, #8
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bd80      	pop	{r7, pc}
	...

08000d50 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b084      	sub	sp, #16
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000d58:	2300      	movs	r3, #0
 8000d5a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000d62:	2b02      	cmp	r3, #2
 8000d64:	d005      	beq.n	8000d72 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	2204      	movs	r2, #4
 8000d6a:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8000d6c:	2301      	movs	r3, #1
 8000d6e:	73fb      	strb	r3, [r7, #15]
 8000d70:	e051      	b.n	8000e16 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	681a      	ldr	r2, [r3, #0]
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	f022 020e 	bic.w	r2, r2, #14
 8000d80:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	681a      	ldr	r2, [r3, #0]
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	f022 0201 	bic.w	r2, r2, #1
 8000d90:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	4a22      	ldr	r2, [pc, #136]	; (8000e20 <HAL_DMA_Abort_IT+0xd0>)
 8000d98:	4293      	cmp	r3, r2
 8000d9a:	d029      	beq.n	8000df0 <HAL_DMA_Abort_IT+0xa0>
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	4a20      	ldr	r2, [pc, #128]	; (8000e24 <HAL_DMA_Abort_IT+0xd4>)
 8000da2:	4293      	cmp	r3, r2
 8000da4:	d022      	beq.n	8000dec <HAL_DMA_Abort_IT+0x9c>
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	4a1f      	ldr	r2, [pc, #124]	; (8000e28 <HAL_DMA_Abort_IT+0xd8>)
 8000dac:	4293      	cmp	r3, r2
 8000dae:	d01a      	beq.n	8000de6 <HAL_DMA_Abort_IT+0x96>
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	4a1d      	ldr	r2, [pc, #116]	; (8000e2c <HAL_DMA_Abort_IT+0xdc>)
 8000db6:	4293      	cmp	r3, r2
 8000db8:	d012      	beq.n	8000de0 <HAL_DMA_Abort_IT+0x90>
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	4a1c      	ldr	r2, [pc, #112]	; (8000e30 <HAL_DMA_Abort_IT+0xe0>)
 8000dc0:	4293      	cmp	r3, r2
 8000dc2:	d00a      	beq.n	8000dda <HAL_DMA_Abort_IT+0x8a>
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	4a1a      	ldr	r2, [pc, #104]	; (8000e34 <HAL_DMA_Abort_IT+0xe4>)
 8000dca:	4293      	cmp	r3, r2
 8000dcc:	d102      	bne.n	8000dd4 <HAL_DMA_Abort_IT+0x84>
 8000dce:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000dd2:	e00e      	b.n	8000df2 <HAL_DMA_Abort_IT+0xa2>
 8000dd4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000dd8:	e00b      	b.n	8000df2 <HAL_DMA_Abort_IT+0xa2>
 8000dda:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000dde:	e008      	b.n	8000df2 <HAL_DMA_Abort_IT+0xa2>
 8000de0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000de4:	e005      	b.n	8000df2 <HAL_DMA_Abort_IT+0xa2>
 8000de6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000dea:	e002      	b.n	8000df2 <HAL_DMA_Abort_IT+0xa2>
 8000dec:	2310      	movs	r3, #16
 8000dee:	e000      	b.n	8000df2 <HAL_DMA_Abort_IT+0xa2>
 8000df0:	2301      	movs	r3, #1
 8000df2:	4a11      	ldr	r2, [pc, #68]	; (8000e38 <HAL_DMA_Abort_IT+0xe8>)
 8000df4:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	2201      	movs	r2, #1
 8000dfa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	2200      	movs	r2, #0
 8000e02:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d003      	beq.n	8000e16 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e12:	6878      	ldr	r0, [r7, #4]
 8000e14:	4798      	blx	r3
    } 
  }
  return status;
 8000e16:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e18:	4618      	mov	r0, r3
 8000e1a:	3710      	adds	r7, #16
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	bd80      	pop	{r7, pc}
 8000e20:	40020008 	.word	0x40020008
 8000e24:	4002001c 	.word	0x4002001c
 8000e28:	40020030 	.word	0x40020030
 8000e2c:	40020044 	.word	0x40020044
 8000e30:	40020058 	.word	0x40020058
 8000e34:	4002006c 	.word	0x4002006c
 8000e38:	40020000 	.word	0x40020000

08000e3c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	b08b      	sub	sp, #44	; 0x2c
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	6078      	str	r0, [r7, #4]
 8000e44:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000e46:	2300      	movs	r3, #0
 8000e48:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e4e:	e127      	b.n	80010a0 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000e50:	2201      	movs	r2, #1
 8000e52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e54:	fa02 f303 	lsl.w	r3, r2, r3
 8000e58:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e5a:	683b      	ldr	r3, [r7, #0]
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	69fa      	ldr	r2, [r7, #28]
 8000e60:	4013      	ands	r3, r2
 8000e62:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000e64:	69ba      	ldr	r2, [r7, #24]
 8000e66:	69fb      	ldr	r3, [r7, #28]
 8000e68:	429a      	cmp	r2, r3
 8000e6a:	f040 8116 	bne.w	800109a <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000e6e:	683b      	ldr	r3, [r7, #0]
 8000e70:	685b      	ldr	r3, [r3, #4]
 8000e72:	2b12      	cmp	r3, #18
 8000e74:	d034      	beq.n	8000ee0 <HAL_GPIO_Init+0xa4>
 8000e76:	2b12      	cmp	r3, #18
 8000e78:	d80d      	bhi.n	8000e96 <HAL_GPIO_Init+0x5a>
 8000e7a:	2b02      	cmp	r3, #2
 8000e7c:	d02b      	beq.n	8000ed6 <HAL_GPIO_Init+0x9a>
 8000e7e:	2b02      	cmp	r3, #2
 8000e80:	d804      	bhi.n	8000e8c <HAL_GPIO_Init+0x50>
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d031      	beq.n	8000eea <HAL_GPIO_Init+0xae>
 8000e86:	2b01      	cmp	r3, #1
 8000e88:	d01c      	beq.n	8000ec4 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000e8a:	e048      	b.n	8000f1e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000e8c:	2b03      	cmp	r3, #3
 8000e8e:	d043      	beq.n	8000f18 <HAL_GPIO_Init+0xdc>
 8000e90:	2b11      	cmp	r3, #17
 8000e92:	d01b      	beq.n	8000ecc <HAL_GPIO_Init+0x90>
          break;
 8000e94:	e043      	b.n	8000f1e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000e96:	4a89      	ldr	r2, [pc, #548]	; (80010bc <HAL_GPIO_Init+0x280>)
 8000e98:	4293      	cmp	r3, r2
 8000e9a:	d026      	beq.n	8000eea <HAL_GPIO_Init+0xae>
 8000e9c:	4a87      	ldr	r2, [pc, #540]	; (80010bc <HAL_GPIO_Init+0x280>)
 8000e9e:	4293      	cmp	r3, r2
 8000ea0:	d806      	bhi.n	8000eb0 <HAL_GPIO_Init+0x74>
 8000ea2:	4a87      	ldr	r2, [pc, #540]	; (80010c0 <HAL_GPIO_Init+0x284>)
 8000ea4:	4293      	cmp	r3, r2
 8000ea6:	d020      	beq.n	8000eea <HAL_GPIO_Init+0xae>
 8000ea8:	4a86      	ldr	r2, [pc, #536]	; (80010c4 <HAL_GPIO_Init+0x288>)
 8000eaa:	4293      	cmp	r3, r2
 8000eac:	d01d      	beq.n	8000eea <HAL_GPIO_Init+0xae>
          break;
 8000eae:	e036      	b.n	8000f1e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000eb0:	4a85      	ldr	r2, [pc, #532]	; (80010c8 <HAL_GPIO_Init+0x28c>)
 8000eb2:	4293      	cmp	r3, r2
 8000eb4:	d019      	beq.n	8000eea <HAL_GPIO_Init+0xae>
 8000eb6:	4a85      	ldr	r2, [pc, #532]	; (80010cc <HAL_GPIO_Init+0x290>)
 8000eb8:	4293      	cmp	r3, r2
 8000eba:	d016      	beq.n	8000eea <HAL_GPIO_Init+0xae>
 8000ebc:	4a84      	ldr	r2, [pc, #528]	; (80010d0 <HAL_GPIO_Init+0x294>)
 8000ebe:	4293      	cmp	r3, r2
 8000ec0:	d013      	beq.n	8000eea <HAL_GPIO_Init+0xae>
          break;
 8000ec2:	e02c      	b.n	8000f1e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000ec4:	683b      	ldr	r3, [r7, #0]
 8000ec6:	68db      	ldr	r3, [r3, #12]
 8000ec8:	623b      	str	r3, [r7, #32]
          break;
 8000eca:	e028      	b.n	8000f1e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000ecc:	683b      	ldr	r3, [r7, #0]
 8000ece:	68db      	ldr	r3, [r3, #12]
 8000ed0:	3304      	adds	r3, #4
 8000ed2:	623b      	str	r3, [r7, #32]
          break;
 8000ed4:	e023      	b.n	8000f1e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000ed6:	683b      	ldr	r3, [r7, #0]
 8000ed8:	68db      	ldr	r3, [r3, #12]
 8000eda:	3308      	adds	r3, #8
 8000edc:	623b      	str	r3, [r7, #32]
          break;
 8000ede:	e01e      	b.n	8000f1e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000ee0:	683b      	ldr	r3, [r7, #0]
 8000ee2:	68db      	ldr	r3, [r3, #12]
 8000ee4:	330c      	adds	r3, #12
 8000ee6:	623b      	str	r3, [r7, #32]
          break;
 8000ee8:	e019      	b.n	8000f1e <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000eea:	683b      	ldr	r3, [r7, #0]
 8000eec:	689b      	ldr	r3, [r3, #8]
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d102      	bne.n	8000ef8 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000ef2:	2304      	movs	r3, #4
 8000ef4:	623b      	str	r3, [r7, #32]
          break;
 8000ef6:	e012      	b.n	8000f1e <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000ef8:	683b      	ldr	r3, [r7, #0]
 8000efa:	689b      	ldr	r3, [r3, #8]
 8000efc:	2b01      	cmp	r3, #1
 8000efe:	d105      	bne.n	8000f0c <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000f00:	2308      	movs	r3, #8
 8000f02:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	69fa      	ldr	r2, [r7, #28]
 8000f08:	611a      	str	r2, [r3, #16]
          break;
 8000f0a:	e008      	b.n	8000f1e <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000f0c:	2308      	movs	r3, #8
 8000f0e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	69fa      	ldr	r2, [r7, #28]
 8000f14:	615a      	str	r2, [r3, #20]
          break;
 8000f16:	e002      	b.n	8000f1e <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000f18:	2300      	movs	r3, #0
 8000f1a:	623b      	str	r3, [r7, #32]
          break;
 8000f1c:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000f1e:	69bb      	ldr	r3, [r7, #24]
 8000f20:	2bff      	cmp	r3, #255	; 0xff
 8000f22:	d801      	bhi.n	8000f28 <HAL_GPIO_Init+0xec>
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	e001      	b.n	8000f2c <HAL_GPIO_Init+0xf0>
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	3304      	adds	r3, #4
 8000f2c:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000f2e:	69bb      	ldr	r3, [r7, #24]
 8000f30:	2bff      	cmp	r3, #255	; 0xff
 8000f32:	d802      	bhi.n	8000f3a <HAL_GPIO_Init+0xfe>
 8000f34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f36:	009b      	lsls	r3, r3, #2
 8000f38:	e002      	b.n	8000f40 <HAL_GPIO_Init+0x104>
 8000f3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f3c:	3b08      	subs	r3, #8
 8000f3e:	009b      	lsls	r3, r3, #2
 8000f40:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000f42:	697b      	ldr	r3, [r7, #20]
 8000f44:	681a      	ldr	r2, [r3, #0]
 8000f46:	210f      	movs	r1, #15
 8000f48:	693b      	ldr	r3, [r7, #16]
 8000f4a:	fa01 f303 	lsl.w	r3, r1, r3
 8000f4e:	43db      	mvns	r3, r3
 8000f50:	401a      	ands	r2, r3
 8000f52:	6a39      	ldr	r1, [r7, #32]
 8000f54:	693b      	ldr	r3, [r7, #16]
 8000f56:	fa01 f303 	lsl.w	r3, r1, r3
 8000f5a:	431a      	orrs	r2, r3
 8000f5c:	697b      	ldr	r3, [r7, #20]
 8000f5e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000f60:	683b      	ldr	r3, [r7, #0]
 8000f62:	685b      	ldr	r3, [r3, #4]
 8000f64:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	f000 8096 	beq.w	800109a <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000f6e:	4b59      	ldr	r3, [pc, #356]	; (80010d4 <HAL_GPIO_Init+0x298>)
 8000f70:	699b      	ldr	r3, [r3, #24]
 8000f72:	4a58      	ldr	r2, [pc, #352]	; (80010d4 <HAL_GPIO_Init+0x298>)
 8000f74:	f043 0301 	orr.w	r3, r3, #1
 8000f78:	6193      	str	r3, [r2, #24]
 8000f7a:	4b56      	ldr	r3, [pc, #344]	; (80010d4 <HAL_GPIO_Init+0x298>)
 8000f7c:	699b      	ldr	r3, [r3, #24]
 8000f7e:	f003 0301 	and.w	r3, r3, #1
 8000f82:	60bb      	str	r3, [r7, #8]
 8000f84:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000f86:	4a54      	ldr	r2, [pc, #336]	; (80010d8 <HAL_GPIO_Init+0x29c>)
 8000f88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f8a:	089b      	lsrs	r3, r3, #2
 8000f8c:	3302      	adds	r3, #2
 8000f8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f92:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000f94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f96:	f003 0303 	and.w	r3, r3, #3
 8000f9a:	009b      	lsls	r3, r3, #2
 8000f9c:	220f      	movs	r2, #15
 8000f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa2:	43db      	mvns	r3, r3
 8000fa4:	68fa      	ldr	r2, [r7, #12]
 8000fa6:	4013      	ands	r3, r2
 8000fa8:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	4a4b      	ldr	r2, [pc, #300]	; (80010dc <HAL_GPIO_Init+0x2a0>)
 8000fae:	4293      	cmp	r3, r2
 8000fb0:	d013      	beq.n	8000fda <HAL_GPIO_Init+0x19e>
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	4a4a      	ldr	r2, [pc, #296]	; (80010e0 <HAL_GPIO_Init+0x2a4>)
 8000fb6:	4293      	cmp	r3, r2
 8000fb8:	d00d      	beq.n	8000fd6 <HAL_GPIO_Init+0x19a>
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	4a49      	ldr	r2, [pc, #292]	; (80010e4 <HAL_GPIO_Init+0x2a8>)
 8000fbe:	4293      	cmp	r3, r2
 8000fc0:	d007      	beq.n	8000fd2 <HAL_GPIO_Init+0x196>
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	4a48      	ldr	r2, [pc, #288]	; (80010e8 <HAL_GPIO_Init+0x2ac>)
 8000fc6:	4293      	cmp	r3, r2
 8000fc8:	d101      	bne.n	8000fce <HAL_GPIO_Init+0x192>
 8000fca:	2303      	movs	r3, #3
 8000fcc:	e006      	b.n	8000fdc <HAL_GPIO_Init+0x1a0>
 8000fce:	2304      	movs	r3, #4
 8000fd0:	e004      	b.n	8000fdc <HAL_GPIO_Init+0x1a0>
 8000fd2:	2302      	movs	r3, #2
 8000fd4:	e002      	b.n	8000fdc <HAL_GPIO_Init+0x1a0>
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	e000      	b.n	8000fdc <HAL_GPIO_Init+0x1a0>
 8000fda:	2300      	movs	r3, #0
 8000fdc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000fde:	f002 0203 	and.w	r2, r2, #3
 8000fe2:	0092      	lsls	r2, r2, #2
 8000fe4:	4093      	lsls	r3, r2
 8000fe6:	68fa      	ldr	r2, [r7, #12]
 8000fe8:	4313      	orrs	r3, r2
 8000fea:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000fec:	493a      	ldr	r1, [pc, #232]	; (80010d8 <HAL_GPIO_Init+0x29c>)
 8000fee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ff0:	089b      	lsrs	r3, r3, #2
 8000ff2:	3302      	adds	r3, #2
 8000ff4:	68fa      	ldr	r2, [r7, #12]
 8000ff6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000ffa:	683b      	ldr	r3, [r7, #0]
 8000ffc:	685b      	ldr	r3, [r3, #4]
 8000ffe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001002:	2b00      	cmp	r3, #0
 8001004:	d006      	beq.n	8001014 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001006:	4b39      	ldr	r3, [pc, #228]	; (80010ec <HAL_GPIO_Init+0x2b0>)
 8001008:	681a      	ldr	r2, [r3, #0]
 800100a:	4938      	ldr	r1, [pc, #224]	; (80010ec <HAL_GPIO_Init+0x2b0>)
 800100c:	69bb      	ldr	r3, [r7, #24]
 800100e:	4313      	orrs	r3, r2
 8001010:	600b      	str	r3, [r1, #0]
 8001012:	e006      	b.n	8001022 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001014:	4b35      	ldr	r3, [pc, #212]	; (80010ec <HAL_GPIO_Init+0x2b0>)
 8001016:	681a      	ldr	r2, [r3, #0]
 8001018:	69bb      	ldr	r3, [r7, #24]
 800101a:	43db      	mvns	r3, r3
 800101c:	4933      	ldr	r1, [pc, #204]	; (80010ec <HAL_GPIO_Init+0x2b0>)
 800101e:	4013      	ands	r3, r2
 8001020:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	685b      	ldr	r3, [r3, #4]
 8001026:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800102a:	2b00      	cmp	r3, #0
 800102c:	d006      	beq.n	800103c <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800102e:	4b2f      	ldr	r3, [pc, #188]	; (80010ec <HAL_GPIO_Init+0x2b0>)
 8001030:	685a      	ldr	r2, [r3, #4]
 8001032:	492e      	ldr	r1, [pc, #184]	; (80010ec <HAL_GPIO_Init+0x2b0>)
 8001034:	69bb      	ldr	r3, [r7, #24]
 8001036:	4313      	orrs	r3, r2
 8001038:	604b      	str	r3, [r1, #4]
 800103a:	e006      	b.n	800104a <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800103c:	4b2b      	ldr	r3, [pc, #172]	; (80010ec <HAL_GPIO_Init+0x2b0>)
 800103e:	685a      	ldr	r2, [r3, #4]
 8001040:	69bb      	ldr	r3, [r7, #24]
 8001042:	43db      	mvns	r3, r3
 8001044:	4929      	ldr	r1, [pc, #164]	; (80010ec <HAL_GPIO_Init+0x2b0>)
 8001046:	4013      	ands	r3, r2
 8001048:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800104a:	683b      	ldr	r3, [r7, #0]
 800104c:	685b      	ldr	r3, [r3, #4]
 800104e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001052:	2b00      	cmp	r3, #0
 8001054:	d006      	beq.n	8001064 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001056:	4b25      	ldr	r3, [pc, #148]	; (80010ec <HAL_GPIO_Init+0x2b0>)
 8001058:	689a      	ldr	r2, [r3, #8]
 800105a:	4924      	ldr	r1, [pc, #144]	; (80010ec <HAL_GPIO_Init+0x2b0>)
 800105c:	69bb      	ldr	r3, [r7, #24]
 800105e:	4313      	orrs	r3, r2
 8001060:	608b      	str	r3, [r1, #8]
 8001062:	e006      	b.n	8001072 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001064:	4b21      	ldr	r3, [pc, #132]	; (80010ec <HAL_GPIO_Init+0x2b0>)
 8001066:	689a      	ldr	r2, [r3, #8]
 8001068:	69bb      	ldr	r3, [r7, #24]
 800106a:	43db      	mvns	r3, r3
 800106c:	491f      	ldr	r1, [pc, #124]	; (80010ec <HAL_GPIO_Init+0x2b0>)
 800106e:	4013      	ands	r3, r2
 8001070:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001072:	683b      	ldr	r3, [r7, #0]
 8001074:	685b      	ldr	r3, [r3, #4]
 8001076:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800107a:	2b00      	cmp	r3, #0
 800107c:	d006      	beq.n	800108c <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800107e:	4b1b      	ldr	r3, [pc, #108]	; (80010ec <HAL_GPIO_Init+0x2b0>)
 8001080:	68da      	ldr	r2, [r3, #12]
 8001082:	491a      	ldr	r1, [pc, #104]	; (80010ec <HAL_GPIO_Init+0x2b0>)
 8001084:	69bb      	ldr	r3, [r7, #24]
 8001086:	4313      	orrs	r3, r2
 8001088:	60cb      	str	r3, [r1, #12]
 800108a:	e006      	b.n	800109a <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800108c:	4b17      	ldr	r3, [pc, #92]	; (80010ec <HAL_GPIO_Init+0x2b0>)
 800108e:	68da      	ldr	r2, [r3, #12]
 8001090:	69bb      	ldr	r3, [r7, #24]
 8001092:	43db      	mvns	r3, r3
 8001094:	4915      	ldr	r1, [pc, #84]	; (80010ec <HAL_GPIO_Init+0x2b0>)
 8001096:	4013      	ands	r3, r2
 8001098:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800109a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800109c:	3301      	adds	r3, #1
 800109e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80010a0:	683b      	ldr	r3, [r7, #0]
 80010a2:	681a      	ldr	r2, [r3, #0]
 80010a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010a6:	fa22 f303 	lsr.w	r3, r2, r3
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	f47f aed0 	bne.w	8000e50 <HAL_GPIO_Init+0x14>
  }
}
 80010b0:	bf00      	nop
 80010b2:	372c      	adds	r7, #44	; 0x2c
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bc80      	pop	{r7}
 80010b8:	4770      	bx	lr
 80010ba:	bf00      	nop
 80010bc:	10210000 	.word	0x10210000
 80010c0:	10110000 	.word	0x10110000
 80010c4:	10120000 	.word	0x10120000
 80010c8:	10310000 	.word	0x10310000
 80010cc:	10320000 	.word	0x10320000
 80010d0:	10220000 	.word	0x10220000
 80010d4:	40021000 	.word	0x40021000
 80010d8:	40010000 	.word	0x40010000
 80010dc:	40010800 	.word	0x40010800
 80010e0:	40010c00 	.word	0x40010c00
 80010e4:	40011000 	.word	0x40011000
 80010e8:	40011400 	.word	0x40011400
 80010ec:	40010400 	.word	0x40010400

080010f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80010f0:	b480      	push	{r7}
 80010f2:	b083      	sub	sp, #12
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
 80010f8:	460b      	mov	r3, r1
 80010fa:	807b      	strh	r3, [r7, #2]
 80010fc:	4613      	mov	r3, r2
 80010fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001100:	787b      	ldrb	r3, [r7, #1]
 8001102:	2b00      	cmp	r3, #0
 8001104:	d003      	beq.n	800110e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001106:	887a      	ldrh	r2, [r7, #2]
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800110c:	e003      	b.n	8001116 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800110e:	887b      	ldrh	r3, [r7, #2]
 8001110:	041a      	lsls	r2, r3, #16
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	611a      	str	r2, [r3, #16]
}
 8001116:	bf00      	nop
 8001118:	370c      	adds	r7, #12
 800111a:	46bd      	mov	sp, r7
 800111c:	bc80      	pop	{r7}
 800111e:	4770      	bx	lr

08001120 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001120:	b480      	push	{r7}
 8001122:	b083      	sub	sp, #12
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
 8001128:	460b      	mov	r3, r1
 800112a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	68da      	ldr	r2, [r3, #12]
 8001130:	887b      	ldrh	r3, [r7, #2]
 8001132:	4013      	ands	r3, r2
 8001134:	2b00      	cmp	r3, #0
 8001136:	d003      	beq.n	8001140 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001138:	887a      	ldrh	r2, [r7, #2]
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	615a      	str	r2, [r3, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 800113e:	e002      	b.n	8001146 <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001140:	887a      	ldrh	r2, [r7, #2]
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	611a      	str	r2, [r3, #16]
}
 8001146:	bf00      	nop
 8001148:	370c      	adds	r7, #12
 800114a:	46bd      	mov	sp, r7
 800114c:	bc80      	pop	{r7}
 800114e:	4770      	bx	lr

08001150 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b082      	sub	sp, #8
 8001154:	af00      	add	r7, sp, #0
 8001156:	4603      	mov	r3, r0
 8001158:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800115a:	4b08      	ldr	r3, [pc, #32]	; (800117c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800115c:	695a      	ldr	r2, [r3, #20]
 800115e:	88fb      	ldrh	r3, [r7, #6]
 8001160:	4013      	ands	r3, r2
 8001162:	2b00      	cmp	r3, #0
 8001164:	d006      	beq.n	8001174 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001166:	4a05      	ldr	r2, [pc, #20]	; (800117c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001168:	88fb      	ldrh	r3, [r7, #6]
 800116a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800116c:	88fb      	ldrh	r3, [r7, #6]
 800116e:	4618      	mov	r0, r3
 8001170:	f000 f806 	bl	8001180 <HAL_GPIO_EXTI_Callback>
  }
}
 8001174:	bf00      	nop
 8001176:	3708      	adds	r7, #8
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}
 800117c:	40010400 	.word	0x40010400

08001180 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001180:	b480      	push	{r7}
 8001182:	b083      	sub	sp, #12
 8001184:	af00      	add	r7, sp, #0
 8001186:	4603      	mov	r3, r0
 8001188:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800118a:	bf00      	nop
 800118c:	370c      	adds	r7, #12
 800118e:	46bd      	mov	sp, r7
 8001190:	bc80      	pop	{r7}
 8001192:	4770      	bx	lr

08001194 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b086      	sub	sp, #24
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d101      	bne.n	80011a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80011a2:	2301      	movs	r3, #1
 80011a4:	e26c      	b.n	8001680 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	f003 0301 	and.w	r3, r3, #1
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	f000 8087 	beq.w	80012c2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80011b4:	4b92      	ldr	r3, [pc, #584]	; (8001400 <HAL_RCC_OscConfig+0x26c>)
 80011b6:	685b      	ldr	r3, [r3, #4]
 80011b8:	f003 030c 	and.w	r3, r3, #12
 80011bc:	2b04      	cmp	r3, #4
 80011be:	d00c      	beq.n	80011da <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80011c0:	4b8f      	ldr	r3, [pc, #572]	; (8001400 <HAL_RCC_OscConfig+0x26c>)
 80011c2:	685b      	ldr	r3, [r3, #4]
 80011c4:	f003 030c 	and.w	r3, r3, #12
 80011c8:	2b08      	cmp	r3, #8
 80011ca:	d112      	bne.n	80011f2 <HAL_RCC_OscConfig+0x5e>
 80011cc:	4b8c      	ldr	r3, [pc, #560]	; (8001400 <HAL_RCC_OscConfig+0x26c>)
 80011ce:	685b      	ldr	r3, [r3, #4]
 80011d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80011d8:	d10b      	bne.n	80011f2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011da:	4b89      	ldr	r3, [pc, #548]	; (8001400 <HAL_RCC_OscConfig+0x26c>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d06c      	beq.n	80012c0 <HAL_RCC_OscConfig+0x12c>
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	685b      	ldr	r3, [r3, #4]
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d168      	bne.n	80012c0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80011ee:	2301      	movs	r3, #1
 80011f0:	e246      	b.n	8001680 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	685b      	ldr	r3, [r3, #4]
 80011f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80011fa:	d106      	bne.n	800120a <HAL_RCC_OscConfig+0x76>
 80011fc:	4b80      	ldr	r3, [pc, #512]	; (8001400 <HAL_RCC_OscConfig+0x26c>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	4a7f      	ldr	r2, [pc, #508]	; (8001400 <HAL_RCC_OscConfig+0x26c>)
 8001202:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001206:	6013      	str	r3, [r2, #0]
 8001208:	e02e      	b.n	8001268 <HAL_RCC_OscConfig+0xd4>
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	685b      	ldr	r3, [r3, #4]
 800120e:	2b00      	cmp	r3, #0
 8001210:	d10c      	bne.n	800122c <HAL_RCC_OscConfig+0x98>
 8001212:	4b7b      	ldr	r3, [pc, #492]	; (8001400 <HAL_RCC_OscConfig+0x26c>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	4a7a      	ldr	r2, [pc, #488]	; (8001400 <HAL_RCC_OscConfig+0x26c>)
 8001218:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800121c:	6013      	str	r3, [r2, #0]
 800121e:	4b78      	ldr	r3, [pc, #480]	; (8001400 <HAL_RCC_OscConfig+0x26c>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	4a77      	ldr	r2, [pc, #476]	; (8001400 <HAL_RCC_OscConfig+0x26c>)
 8001224:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001228:	6013      	str	r3, [r2, #0]
 800122a:	e01d      	b.n	8001268 <HAL_RCC_OscConfig+0xd4>
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	685b      	ldr	r3, [r3, #4]
 8001230:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001234:	d10c      	bne.n	8001250 <HAL_RCC_OscConfig+0xbc>
 8001236:	4b72      	ldr	r3, [pc, #456]	; (8001400 <HAL_RCC_OscConfig+0x26c>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	4a71      	ldr	r2, [pc, #452]	; (8001400 <HAL_RCC_OscConfig+0x26c>)
 800123c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001240:	6013      	str	r3, [r2, #0]
 8001242:	4b6f      	ldr	r3, [pc, #444]	; (8001400 <HAL_RCC_OscConfig+0x26c>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	4a6e      	ldr	r2, [pc, #440]	; (8001400 <HAL_RCC_OscConfig+0x26c>)
 8001248:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800124c:	6013      	str	r3, [r2, #0]
 800124e:	e00b      	b.n	8001268 <HAL_RCC_OscConfig+0xd4>
 8001250:	4b6b      	ldr	r3, [pc, #428]	; (8001400 <HAL_RCC_OscConfig+0x26c>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	4a6a      	ldr	r2, [pc, #424]	; (8001400 <HAL_RCC_OscConfig+0x26c>)
 8001256:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800125a:	6013      	str	r3, [r2, #0]
 800125c:	4b68      	ldr	r3, [pc, #416]	; (8001400 <HAL_RCC_OscConfig+0x26c>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	4a67      	ldr	r2, [pc, #412]	; (8001400 <HAL_RCC_OscConfig+0x26c>)
 8001262:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001266:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	685b      	ldr	r3, [r3, #4]
 800126c:	2b00      	cmp	r3, #0
 800126e:	d013      	beq.n	8001298 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001270:	f7ff fc34 	bl	8000adc <HAL_GetTick>
 8001274:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001276:	e008      	b.n	800128a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001278:	f7ff fc30 	bl	8000adc <HAL_GetTick>
 800127c:	4602      	mov	r2, r0
 800127e:	693b      	ldr	r3, [r7, #16]
 8001280:	1ad3      	subs	r3, r2, r3
 8001282:	2b64      	cmp	r3, #100	; 0x64
 8001284:	d901      	bls.n	800128a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001286:	2303      	movs	r3, #3
 8001288:	e1fa      	b.n	8001680 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800128a:	4b5d      	ldr	r3, [pc, #372]	; (8001400 <HAL_RCC_OscConfig+0x26c>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001292:	2b00      	cmp	r3, #0
 8001294:	d0f0      	beq.n	8001278 <HAL_RCC_OscConfig+0xe4>
 8001296:	e014      	b.n	80012c2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001298:	f7ff fc20 	bl	8000adc <HAL_GetTick>
 800129c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800129e:	e008      	b.n	80012b2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80012a0:	f7ff fc1c 	bl	8000adc <HAL_GetTick>
 80012a4:	4602      	mov	r2, r0
 80012a6:	693b      	ldr	r3, [r7, #16]
 80012a8:	1ad3      	subs	r3, r2, r3
 80012aa:	2b64      	cmp	r3, #100	; 0x64
 80012ac:	d901      	bls.n	80012b2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80012ae:	2303      	movs	r3, #3
 80012b0:	e1e6      	b.n	8001680 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80012b2:	4b53      	ldr	r3, [pc, #332]	; (8001400 <HAL_RCC_OscConfig+0x26c>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d1f0      	bne.n	80012a0 <HAL_RCC_OscConfig+0x10c>
 80012be:	e000      	b.n	80012c2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	f003 0302 	and.w	r3, r3, #2
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d063      	beq.n	8001396 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80012ce:	4b4c      	ldr	r3, [pc, #304]	; (8001400 <HAL_RCC_OscConfig+0x26c>)
 80012d0:	685b      	ldr	r3, [r3, #4]
 80012d2:	f003 030c 	and.w	r3, r3, #12
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d00b      	beq.n	80012f2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80012da:	4b49      	ldr	r3, [pc, #292]	; (8001400 <HAL_RCC_OscConfig+0x26c>)
 80012dc:	685b      	ldr	r3, [r3, #4]
 80012de:	f003 030c 	and.w	r3, r3, #12
 80012e2:	2b08      	cmp	r3, #8
 80012e4:	d11c      	bne.n	8001320 <HAL_RCC_OscConfig+0x18c>
 80012e6:	4b46      	ldr	r3, [pc, #280]	; (8001400 <HAL_RCC_OscConfig+0x26c>)
 80012e8:	685b      	ldr	r3, [r3, #4]
 80012ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d116      	bne.n	8001320 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012f2:	4b43      	ldr	r3, [pc, #268]	; (8001400 <HAL_RCC_OscConfig+0x26c>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	f003 0302 	and.w	r3, r3, #2
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d005      	beq.n	800130a <HAL_RCC_OscConfig+0x176>
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	691b      	ldr	r3, [r3, #16]
 8001302:	2b01      	cmp	r3, #1
 8001304:	d001      	beq.n	800130a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001306:	2301      	movs	r3, #1
 8001308:	e1ba      	b.n	8001680 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800130a:	4b3d      	ldr	r3, [pc, #244]	; (8001400 <HAL_RCC_OscConfig+0x26c>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	695b      	ldr	r3, [r3, #20]
 8001316:	00db      	lsls	r3, r3, #3
 8001318:	4939      	ldr	r1, [pc, #228]	; (8001400 <HAL_RCC_OscConfig+0x26c>)
 800131a:	4313      	orrs	r3, r2
 800131c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800131e:	e03a      	b.n	8001396 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	691b      	ldr	r3, [r3, #16]
 8001324:	2b00      	cmp	r3, #0
 8001326:	d020      	beq.n	800136a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001328:	4b36      	ldr	r3, [pc, #216]	; (8001404 <HAL_RCC_OscConfig+0x270>)
 800132a:	2201      	movs	r2, #1
 800132c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800132e:	f7ff fbd5 	bl	8000adc <HAL_GetTick>
 8001332:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001334:	e008      	b.n	8001348 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001336:	f7ff fbd1 	bl	8000adc <HAL_GetTick>
 800133a:	4602      	mov	r2, r0
 800133c:	693b      	ldr	r3, [r7, #16]
 800133e:	1ad3      	subs	r3, r2, r3
 8001340:	2b02      	cmp	r3, #2
 8001342:	d901      	bls.n	8001348 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001344:	2303      	movs	r3, #3
 8001346:	e19b      	b.n	8001680 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001348:	4b2d      	ldr	r3, [pc, #180]	; (8001400 <HAL_RCC_OscConfig+0x26c>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	f003 0302 	and.w	r3, r3, #2
 8001350:	2b00      	cmp	r3, #0
 8001352:	d0f0      	beq.n	8001336 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001354:	4b2a      	ldr	r3, [pc, #168]	; (8001400 <HAL_RCC_OscConfig+0x26c>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	695b      	ldr	r3, [r3, #20]
 8001360:	00db      	lsls	r3, r3, #3
 8001362:	4927      	ldr	r1, [pc, #156]	; (8001400 <HAL_RCC_OscConfig+0x26c>)
 8001364:	4313      	orrs	r3, r2
 8001366:	600b      	str	r3, [r1, #0]
 8001368:	e015      	b.n	8001396 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800136a:	4b26      	ldr	r3, [pc, #152]	; (8001404 <HAL_RCC_OscConfig+0x270>)
 800136c:	2200      	movs	r2, #0
 800136e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001370:	f7ff fbb4 	bl	8000adc <HAL_GetTick>
 8001374:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001376:	e008      	b.n	800138a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001378:	f7ff fbb0 	bl	8000adc <HAL_GetTick>
 800137c:	4602      	mov	r2, r0
 800137e:	693b      	ldr	r3, [r7, #16]
 8001380:	1ad3      	subs	r3, r2, r3
 8001382:	2b02      	cmp	r3, #2
 8001384:	d901      	bls.n	800138a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001386:	2303      	movs	r3, #3
 8001388:	e17a      	b.n	8001680 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800138a:	4b1d      	ldr	r3, [pc, #116]	; (8001400 <HAL_RCC_OscConfig+0x26c>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	f003 0302 	and.w	r3, r3, #2
 8001392:	2b00      	cmp	r3, #0
 8001394:	d1f0      	bne.n	8001378 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	f003 0308 	and.w	r3, r3, #8
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d03a      	beq.n	8001418 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	699b      	ldr	r3, [r3, #24]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d019      	beq.n	80013de <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80013aa:	4b17      	ldr	r3, [pc, #92]	; (8001408 <HAL_RCC_OscConfig+0x274>)
 80013ac:	2201      	movs	r2, #1
 80013ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013b0:	f7ff fb94 	bl	8000adc <HAL_GetTick>
 80013b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80013b6:	e008      	b.n	80013ca <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80013b8:	f7ff fb90 	bl	8000adc <HAL_GetTick>
 80013bc:	4602      	mov	r2, r0
 80013be:	693b      	ldr	r3, [r7, #16]
 80013c0:	1ad3      	subs	r3, r2, r3
 80013c2:	2b02      	cmp	r3, #2
 80013c4:	d901      	bls.n	80013ca <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80013c6:	2303      	movs	r3, #3
 80013c8:	e15a      	b.n	8001680 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80013ca:	4b0d      	ldr	r3, [pc, #52]	; (8001400 <HAL_RCC_OscConfig+0x26c>)
 80013cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013ce:	f003 0302 	and.w	r3, r3, #2
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d0f0      	beq.n	80013b8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80013d6:	2001      	movs	r0, #1
 80013d8:	f000 fada 	bl	8001990 <RCC_Delay>
 80013dc:	e01c      	b.n	8001418 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80013de:	4b0a      	ldr	r3, [pc, #40]	; (8001408 <HAL_RCC_OscConfig+0x274>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013e4:	f7ff fb7a 	bl	8000adc <HAL_GetTick>
 80013e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013ea:	e00f      	b.n	800140c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80013ec:	f7ff fb76 	bl	8000adc <HAL_GetTick>
 80013f0:	4602      	mov	r2, r0
 80013f2:	693b      	ldr	r3, [r7, #16]
 80013f4:	1ad3      	subs	r3, r2, r3
 80013f6:	2b02      	cmp	r3, #2
 80013f8:	d908      	bls.n	800140c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80013fa:	2303      	movs	r3, #3
 80013fc:	e140      	b.n	8001680 <HAL_RCC_OscConfig+0x4ec>
 80013fe:	bf00      	nop
 8001400:	40021000 	.word	0x40021000
 8001404:	42420000 	.word	0x42420000
 8001408:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800140c:	4b9e      	ldr	r3, [pc, #632]	; (8001688 <HAL_RCC_OscConfig+0x4f4>)
 800140e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001410:	f003 0302 	and.w	r3, r3, #2
 8001414:	2b00      	cmp	r3, #0
 8001416:	d1e9      	bne.n	80013ec <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	f003 0304 	and.w	r3, r3, #4
 8001420:	2b00      	cmp	r3, #0
 8001422:	f000 80a6 	beq.w	8001572 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001426:	2300      	movs	r3, #0
 8001428:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800142a:	4b97      	ldr	r3, [pc, #604]	; (8001688 <HAL_RCC_OscConfig+0x4f4>)
 800142c:	69db      	ldr	r3, [r3, #28]
 800142e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001432:	2b00      	cmp	r3, #0
 8001434:	d10d      	bne.n	8001452 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001436:	4b94      	ldr	r3, [pc, #592]	; (8001688 <HAL_RCC_OscConfig+0x4f4>)
 8001438:	69db      	ldr	r3, [r3, #28]
 800143a:	4a93      	ldr	r2, [pc, #588]	; (8001688 <HAL_RCC_OscConfig+0x4f4>)
 800143c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001440:	61d3      	str	r3, [r2, #28]
 8001442:	4b91      	ldr	r3, [pc, #580]	; (8001688 <HAL_RCC_OscConfig+0x4f4>)
 8001444:	69db      	ldr	r3, [r3, #28]
 8001446:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800144a:	60bb      	str	r3, [r7, #8]
 800144c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800144e:	2301      	movs	r3, #1
 8001450:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001452:	4b8e      	ldr	r3, [pc, #568]	; (800168c <HAL_RCC_OscConfig+0x4f8>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800145a:	2b00      	cmp	r3, #0
 800145c:	d118      	bne.n	8001490 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800145e:	4b8b      	ldr	r3, [pc, #556]	; (800168c <HAL_RCC_OscConfig+0x4f8>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	4a8a      	ldr	r2, [pc, #552]	; (800168c <HAL_RCC_OscConfig+0x4f8>)
 8001464:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001468:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800146a:	f7ff fb37 	bl	8000adc <HAL_GetTick>
 800146e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001470:	e008      	b.n	8001484 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001472:	f7ff fb33 	bl	8000adc <HAL_GetTick>
 8001476:	4602      	mov	r2, r0
 8001478:	693b      	ldr	r3, [r7, #16]
 800147a:	1ad3      	subs	r3, r2, r3
 800147c:	2b64      	cmp	r3, #100	; 0x64
 800147e:	d901      	bls.n	8001484 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001480:	2303      	movs	r3, #3
 8001482:	e0fd      	b.n	8001680 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001484:	4b81      	ldr	r3, [pc, #516]	; (800168c <HAL_RCC_OscConfig+0x4f8>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800148c:	2b00      	cmp	r3, #0
 800148e:	d0f0      	beq.n	8001472 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	68db      	ldr	r3, [r3, #12]
 8001494:	2b01      	cmp	r3, #1
 8001496:	d106      	bne.n	80014a6 <HAL_RCC_OscConfig+0x312>
 8001498:	4b7b      	ldr	r3, [pc, #492]	; (8001688 <HAL_RCC_OscConfig+0x4f4>)
 800149a:	6a1b      	ldr	r3, [r3, #32]
 800149c:	4a7a      	ldr	r2, [pc, #488]	; (8001688 <HAL_RCC_OscConfig+0x4f4>)
 800149e:	f043 0301 	orr.w	r3, r3, #1
 80014a2:	6213      	str	r3, [r2, #32]
 80014a4:	e02d      	b.n	8001502 <HAL_RCC_OscConfig+0x36e>
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	68db      	ldr	r3, [r3, #12]
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d10c      	bne.n	80014c8 <HAL_RCC_OscConfig+0x334>
 80014ae:	4b76      	ldr	r3, [pc, #472]	; (8001688 <HAL_RCC_OscConfig+0x4f4>)
 80014b0:	6a1b      	ldr	r3, [r3, #32]
 80014b2:	4a75      	ldr	r2, [pc, #468]	; (8001688 <HAL_RCC_OscConfig+0x4f4>)
 80014b4:	f023 0301 	bic.w	r3, r3, #1
 80014b8:	6213      	str	r3, [r2, #32]
 80014ba:	4b73      	ldr	r3, [pc, #460]	; (8001688 <HAL_RCC_OscConfig+0x4f4>)
 80014bc:	6a1b      	ldr	r3, [r3, #32]
 80014be:	4a72      	ldr	r2, [pc, #456]	; (8001688 <HAL_RCC_OscConfig+0x4f4>)
 80014c0:	f023 0304 	bic.w	r3, r3, #4
 80014c4:	6213      	str	r3, [r2, #32]
 80014c6:	e01c      	b.n	8001502 <HAL_RCC_OscConfig+0x36e>
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	68db      	ldr	r3, [r3, #12]
 80014cc:	2b05      	cmp	r3, #5
 80014ce:	d10c      	bne.n	80014ea <HAL_RCC_OscConfig+0x356>
 80014d0:	4b6d      	ldr	r3, [pc, #436]	; (8001688 <HAL_RCC_OscConfig+0x4f4>)
 80014d2:	6a1b      	ldr	r3, [r3, #32]
 80014d4:	4a6c      	ldr	r2, [pc, #432]	; (8001688 <HAL_RCC_OscConfig+0x4f4>)
 80014d6:	f043 0304 	orr.w	r3, r3, #4
 80014da:	6213      	str	r3, [r2, #32]
 80014dc:	4b6a      	ldr	r3, [pc, #424]	; (8001688 <HAL_RCC_OscConfig+0x4f4>)
 80014de:	6a1b      	ldr	r3, [r3, #32]
 80014e0:	4a69      	ldr	r2, [pc, #420]	; (8001688 <HAL_RCC_OscConfig+0x4f4>)
 80014e2:	f043 0301 	orr.w	r3, r3, #1
 80014e6:	6213      	str	r3, [r2, #32]
 80014e8:	e00b      	b.n	8001502 <HAL_RCC_OscConfig+0x36e>
 80014ea:	4b67      	ldr	r3, [pc, #412]	; (8001688 <HAL_RCC_OscConfig+0x4f4>)
 80014ec:	6a1b      	ldr	r3, [r3, #32]
 80014ee:	4a66      	ldr	r2, [pc, #408]	; (8001688 <HAL_RCC_OscConfig+0x4f4>)
 80014f0:	f023 0301 	bic.w	r3, r3, #1
 80014f4:	6213      	str	r3, [r2, #32]
 80014f6:	4b64      	ldr	r3, [pc, #400]	; (8001688 <HAL_RCC_OscConfig+0x4f4>)
 80014f8:	6a1b      	ldr	r3, [r3, #32]
 80014fa:	4a63      	ldr	r2, [pc, #396]	; (8001688 <HAL_RCC_OscConfig+0x4f4>)
 80014fc:	f023 0304 	bic.w	r3, r3, #4
 8001500:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	68db      	ldr	r3, [r3, #12]
 8001506:	2b00      	cmp	r3, #0
 8001508:	d015      	beq.n	8001536 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800150a:	f7ff fae7 	bl	8000adc <HAL_GetTick>
 800150e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001510:	e00a      	b.n	8001528 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001512:	f7ff fae3 	bl	8000adc <HAL_GetTick>
 8001516:	4602      	mov	r2, r0
 8001518:	693b      	ldr	r3, [r7, #16]
 800151a:	1ad3      	subs	r3, r2, r3
 800151c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001520:	4293      	cmp	r3, r2
 8001522:	d901      	bls.n	8001528 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001524:	2303      	movs	r3, #3
 8001526:	e0ab      	b.n	8001680 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001528:	4b57      	ldr	r3, [pc, #348]	; (8001688 <HAL_RCC_OscConfig+0x4f4>)
 800152a:	6a1b      	ldr	r3, [r3, #32]
 800152c:	f003 0302 	and.w	r3, r3, #2
 8001530:	2b00      	cmp	r3, #0
 8001532:	d0ee      	beq.n	8001512 <HAL_RCC_OscConfig+0x37e>
 8001534:	e014      	b.n	8001560 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001536:	f7ff fad1 	bl	8000adc <HAL_GetTick>
 800153a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800153c:	e00a      	b.n	8001554 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800153e:	f7ff facd 	bl	8000adc <HAL_GetTick>
 8001542:	4602      	mov	r2, r0
 8001544:	693b      	ldr	r3, [r7, #16]
 8001546:	1ad3      	subs	r3, r2, r3
 8001548:	f241 3288 	movw	r2, #5000	; 0x1388
 800154c:	4293      	cmp	r3, r2
 800154e:	d901      	bls.n	8001554 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001550:	2303      	movs	r3, #3
 8001552:	e095      	b.n	8001680 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001554:	4b4c      	ldr	r3, [pc, #304]	; (8001688 <HAL_RCC_OscConfig+0x4f4>)
 8001556:	6a1b      	ldr	r3, [r3, #32]
 8001558:	f003 0302 	and.w	r3, r3, #2
 800155c:	2b00      	cmp	r3, #0
 800155e:	d1ee      	bne.n	800153e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001560:	7dfb      	ldrb	r3, [r7, #23]
 8001562:	2b01      	cmp	r3, #1
 8001564:	d105      	bne.n	8001572 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001566:	4b48      	ldr	r3, [pc, #288]	; (8001688 <HAL_RCC_OscConfig+0x4f4>)
 8001568:	69db      	ldr	r3, [r3, #28]
 800156a:	4a47      	ldr	r2, [pc, #284]	; (8001688 <HAL_RCC_OscConfig+0x4f4>)
 800156c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001570:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	69db      	ldr	r3, [r3, #28]
 8001576:	2b00      	cmp	r3, #0
 8001578:	f000 8081 	beq.w	800167e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800157c:	4b42      	ldr	r3, [pc, #264]	; (8001688 <HAL_RCC_OscConfig+0x4f4>)
 800157e:	685b      	ldr	r3, [r3, #4]
 8001580:	f003 030c 	and.w	r3, r3, #12
 8001584:	2b08      	cmp	r3, #8
 8001586:	d061      	beq.n	800164c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	69db      	ldr	r3, [r3, #28]
 800158c:	2b02      	cmp	r3, #2
 800158e:	d146      	bne.n	800161e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001590:	4b3f      	ldr	r3, [pc, #252]	; (8001690 <HAL_RCC_OscConfig+0x4fc>)
 8001592:	2200      	movs	r2, #0
 8001594:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001596:	f7ff faa1 	bl	8000adc <HAL_GetTick>
 800159a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800159c:	e008      	b.n	80015b0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800159e:	f7ff fa9d 	bl	8000adc <HAL_GetTick>
 80015a2:	4602      	mov	r2, r0
 80015a4:	693b      	ldr	r3, [r7, #16]
 80015a6:	1ad3      	subs	r3, r2, r3
 80015a8:	2b02      	cmp	r3, #2
 80015aa:	d901      	bls.n	80015b0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80015ac:	2303      	movs	r3, #3
 80015ae:	e067      	b.n	8001680 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015b0:	4b35      	ldr	r3, [pc, #212]	; (8001688 <HAL_RCC_OscConfig+0x4f4>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d1f0      	bne.n	800159e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	6a1b      	ldr	r3, [r3, #32]
 80015c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80015c4:	d108      	bne.n	80015d8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80015c6:	4b30      	ldr	r3, [pc, #192]	; (8001688 <HAL_RCC_OscConfig+0x4f4>)
 80015c8:	685b      	ldr	r3, [r3, #4]
 80015ca:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	689b      	ldr	r3, [r3, #8]
 80015d2:	492d      	ldr	r1, [pc, #180]	; (8001688 <HAL_RCC_OscConfig+0x4f4>)
 80015d4:	4313      	orrs	r3, r2
 80015d6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80015d8:	4b2b      	ldr	r3, [pc, #172]	; (8001688 <HAL_RCC_OscConfig+0x4f4>)
 80015da:	685b      	ldr	r3, [r3, #4]
 80015dc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	6a19      	ldr	r1, [r3, #32]
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015e8:	430b      	orrs	r3, r1
 80015ea:	4927      	ldr	r1, [pc, #156]	; (8001688 <HAL_RCC_OscConfig+0x4f4>)
 80015ec:	4313      	orrs	r3, r2
 80015ee:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80015f0:	4b27      	ldr	r3, [pc, #156]	; (8001690 <HAL_RCC_OscConfig+0x4fc>)
 80015f2:	2201      	movs	r2, #1
 80015f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015f6:	f7ff fa71 	bl	8000adc <HAL_GetTick>
 80015fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80015fc:	e008      	b.n	8001610 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015fe:	f7ff fa6d 	bl	8000adc <HAL_GetTick>
 8001602:	4602      	mov	r2, r0
 8001604:	693b      	ldr	r3, [r7, #16]
 8001606:	1ad3      	subs	r3, r2, r3
 8001608:	2b02      	cmp	r3, #2
 800160a:	d901      	bls.n	8001610 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800160c:	2303      	movs	r3, #3
 800160e:	e037      	b.n	8001680 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001610:	4b1d      	ldr	r3, [pc, #116]	; (8001688 <HAL_RCC_OscConfig+0x4f4>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001618:	2b00      	cmp	r3, #0
 800161a:	d0f0      	beq.n	80015fe <HAL_RCC_OscConfig+0x46a>
 800161c:	e02f      	b.n	800167e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800161e:	4b1c      	ldr	r3, [pc, #112]	; (8001690 <HAL_RCC_OscConfig+0x4fc>)
 8001620:	2200      	movs	r2, #0
 8001622:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001624:	f7ff fa5a 	bl	8000adc <HAL_GetTick>
 8001628:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800162a:	e008      	b.n	800163e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800162c:	f7ff fa56 	bl	8000adc <HAL_GetTick>
 8001630:	4602      	mov	r2, r0
 8001632:	693b      	ldr	r3, [r7, #16]
 8001634:	1ad3      	subs	r3, r2, r3
 8001636:	2b02      	cmp	r3, #2
 8001638:	d901      	bls.n	800163e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800163a:	2303      	movs	r3, #3
 800163c:	e020      	b.n	8001680 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800163e:	4b12      	ldr	r3, [pc, #72]	; (8001688 <HAL_RCC_OscConfig+0x4f4>)
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001646:	2b00      	cmp	r3, #0
 8001648:	d1f0      	bne.n	800162c <HAL_RCC_OscConfig+0x498>
 800164a:	e018      	b.n	800167e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	69db      	ldr	r3, [r3, #28]
 8001650:	2b01      	cmp	r3, #1
 8001652:	d101      	bne.n	8001658 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001654:	2301      	movs	r3, #1
 8001656:	e013      	b.n	8001680 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001658:	4b0b      	ldr	r3, [pc, #44]	; (8001688 <HAL_RCC_OscConfig+0x4f4>)
 800165a:	685b      	ldr	r3, [r3, #4]
 800165c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	6a1b      	ldr	r3, [r3, #32]
 8001668:	429a      	cmp	r2, r3
 800166a:	d106      	bne.n	800167a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001676:	429a      	cmp	r2, r3
 8001678:	d001      	beq.n	800167e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800167a:	2301      	movs	r3, #1
 800167c:	e000      	b.n	8001680 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800167e:	2300      	movs	r3, #0
}
 8001680:	4618      	mov	r0, r3
 8001682:	3718      	adds	r7, #24
 8001684:	46bd      	mov	sp, r7
 8001686:	bd80      	pop	{r7, pc}
 8001688:	40021000 	.word	0x40021000
 800168c:	40007000 	.word	0x40007000
 8001690:	42420060 	.word	0x42420060

08001694 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b084      	sub	sp, #16
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
 800169c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d101      	bne.n	80016a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80016a4:	2301      	movs	r3, #1
 80016a6:	e0d0      	b.n	800184a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80016a8:	4b6a      	ldr	r3, [pc, #424]	; (8001854 <HAL_RCC_ClockConfig+0x1c0>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	f003 0307 	and.w	r3, r3, #7
 80016b0:	683a      	ldr	r2, [r7, #0]
 80016b2:	429a      	cmp	r2, r3
 80016b4:	d910      	bls.n	80016d8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016b6:	4b67      	ldr	r3, [pc, #412]	; (8001854 <HAL_RCC_ClockConfig+0x1c0>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f023 0207 	bic.w	r2, r3, #7
 80016be:	4965      	ldr	r1, [pc, #404]	; (8001854 <HAL_RCC_ClockConfig+0x1c0>)
 80016c0:	683b      	ldr	r3, [r7, #0]
 80016c2:	4313      	orrs	r3, r2
 80016c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80016c6:	4b63      	ldr	r3, [pc, #396]	; (8001854 <HAL_RCC_ClockConfig+0x1c0>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f003 0307 	and.w	r3, r3, #7
 80016ce:	683a      	ldr	r2, [r7, #0]
 80016d0:	429a      	cmp	r2, r3
 80016d2:	d001      	beq.n	80016d8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80016d4:	2301      	movs	r3, #1
 80016d6:	e0b8      	b.n	800184a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	f003 0302 	and.w	r3, r3, #2
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d020      	beq.n	8001726 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	f003 0304 	and.w	r3, r3, #4
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d005      	beq.n	80016fc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80016f0:	4b59      	ldr	r3, [pc, #356]	; (8001858 <HAL_RCC_ClockConfig+0x1c4>)
 80016f2:	685b      	ldr	r3, [r3, #4]
 80016f4:	4a58      	ldr	r2, [pc, #352]	; (8001858 <HAL_RCC_ClockConfig+0x1c4>)
 80016f6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80016fa:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	f003 0308 	and.w	r3, r3, #8
 8001704:	2b00      	cmp	r3, #0
 8001706:	d005      	beq.n	8001714 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001708:	4b53      	ldr	r3, [pc, #332]	; (8001858 <HAL_RCC_ClockConfig+0x1c4>)
 800170a:	685b      	ldr	r3, [r3, #4]
 800170c:	4a52      	ldr	r2, [pc, #328]	; (8001858 <HAL_RCC_ClockConfig+0x1c4>)
 800170e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001712:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001714:	4b50      	ldr	r3, [pc, #320]	; (8001858 <HAL_RCC_ClockConfig+0x1c4>)
 8001716:	685b      	ldr	r3, [r3, #4]
 8001718:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	689b      	ldr	r3, [r3, #8]
 8001720:	494d      	ldr	r1, [pc, #308]	; (8001858 <HAL_RCC_ClockConfig+0x1c4>)
 8001722:	4313      	orrs	r3, r2
 8001724:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	f003 0301 	and.w	r3, r3, #1
 800172e:	2b00      	cmp	r3, #0
 8001730:	d040      	beq.n	80017b4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	685b      	ldr	r3, [r3, #4]
 8001736:	2b01      	cmp	r3, #1
 8001738:	d107      	bne.n	800174a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800173a:	4b47      	ldr	r3, [pc, #284]	; (8001858 <HAL_RCC_ClockConfig+0x1c4>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001742:	2b00      	cmp	r3, #0
 8001744:	d115      	bne.n	8001772 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001746:	2301      	movs	r3, #1
 8001748:	e07f      	b.n	800184a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	685b      	ldr	r3, [r3, #4]
 800174e:	2b02      	cmp	r3, #2
 8001750:	d107      	bne.n	8001762 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001752:	4b41      	ldr	r3, [pc, #260]	; (8001858 <HAL_RCC_ClockConfig+0x1c4>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800175a:	2b00      	cmp	r3, #0
 800175c:	d109      	bne.n	8001772 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800175e:	2301      	movs	r3, #1
 8001760:	e073      	b.n	800184a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001762:	4b3d      	ldr	r3, [pc, #244]	; (8001858 <HAL_RCC_ClockConfig+0x1c4>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	f003 0302 	and.w	r3, r3, #2
 800176a:	2b00      	cmp	r3, #0
 800176c:	d101      	bne.n	8001772 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800176e:	2301      	movs	r3, #1
 8001770:	e06b      	b.n	800184a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001772:	4b39      	ldr	r3, [pc, #228]	; (8001858 <HAL_RCC_ClockConfig+0x1c4>)
 8001774:	685b      	ldr	r3, [r3, #4]
 8001776:	f023 0203 	bic.w	r2, r3, #3
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	685b      	ldr	r3, [r3, #4]
 800177e:	4936      	ldr	r1, [pc, #216]	; (8001858 <HAL_RCC_ClockConfig+0x1c4>)
 8001780:	4313      	orrs	r3, r2
 8001782:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001784:	f7ff f9aa 	bl	8000adc <HAL_GetTick>
 8001788:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800178a:	e00a      	b.n	80017a2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800178c:	f7ff f9a6 	bl	8000adc <HAL_GetTick>
 8001790:	4602      	mov	r2, r0
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	1ad3      	subs	r3, r2, r3
 8001796:	f241 3288 	movw	r2, #5000	; 0x1388
 800179a:	4293      	cmp	r3, r2
 800179c:	d901      	bls.n	80017a2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800179e:	2303      	movs	r3, #3
 80017a0:	e053      	b.n	800184a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017a2:	4b2d      	ldr	r3, [pc, #180]	; (8001858 <HAL_RCC_ClockConfig+0x1c4>)
 80017a4:	685b      	ldr	r3, [r3, #4]
 80017a6:	f003 020c 	and.w	r2, r3, #12
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	685b      	ldr	r3, [r3, #4]
 80017ae:	009b      	lsls	r3, r3, #2
 80017b0:	429a      	cmp	r2, r3
 80017b2:	d1eb      	bne.n	800178c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80017b4:	4b27      	ldr	r3, [pc, #156]	; (8001854 <HAL_RCC_ClockConfig+0x1c0>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	f003 0307 	and.w	r3, r3, #7
 80017bc:	683a      	ldr	r2, [r7, #0]
 80017be:	429a      	cmp	r2, r3
 80017c0:	d210      	bcs.n	80017e4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017c2:	4b24      	ldr	r3, [pc, #144]	; (8001854 <HAL_RCC_ClockConfig+0x1c0>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	f023 0207 	bic.w	r2, r3, #7
 80017ca:	4922      	ldr	r1, [pc, #136]	; (8001854 <HAL_RCC_ClockConfig+0x1c0>)
 80017cc:	683b      	ldr	r3, [r7, #0]
 80017ce:	4313      	orrs	r3, r2
 80017d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80017d2:	4b20      	ldr	r3, [pc, #128]	; (8001854 <HAL_RCC_ClockConfig+0x1c0>)
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	f003 0307 	and.w	r3, r3, #7
 80017da:	683a      	ldr	r2, [r7, #0]
 80017dc:	429a      	cmp	r2, r3
 80017de:	d001      	beq.n	80017e4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80017e0:	2301      	movs	r3, #1
 80017e2:	e032      	b.n	800184a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	f003 0304 	and.w	r3, r3, #4
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d008      	beq.n	8001802 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80017f0:	4b19      	ldr	r3, [pc, #100]	; (8001858 <HAL_RCC_ClockConfig+0x1c4>)
 80017f2:	685b      	ldr	r3, [r3, #4]
 80017f4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	68db      	ldr	r3, [r3, #12]
 80017fc:	4916      	ldr	r1, [pc, #88]	; (8001858 <HAL_RCC_ClockConfig+0x1c4>)
 80017fe:	4313      	orrs	r3, r2
 8001800:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f003 0308 	and.w	r3, r3, #8
 800180a:	2b00      	cmp	r3, #0
 800180c:	d009      	beq.n	8001822 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800180e:	4b12      	ldr	r3, [pc, #72]	; (8001858 <HAL_RCC_ClockConfig+0x1c4>)
 8001810:	685b      	ldr	r3, [r3, #4]
 8001812:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	691b      	ldr	r3, [r3, #16]
 800181a:	00db      	lsls	r3, r3, #3
 800181c:	490e      	ldr	r1, [pc, #56]	; (8001858 <HAL_RCC_ClockConfig+0x1c4>)
 800181e:	4313      	orrs	r3, r2
 8001820:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001822:	f000 f821 	bl	8001868 <HAL_RCC_GetSysClockFreq>
 8001826:	4601      	mov	r1, r0
 8001828:	4b0b      	ldr	r3, [pc, #44]	; (8001858 <HAL_RCC_ClockConfig+0x1c4>)
 800182a:	685b      	ldr	r3, [r3, #4]
 800182c:	091b      	lsrs	r3, r3, #4
 800182e:	f003 030f 	and.w	r3, r3, #15
 8001832:	4a0a      	ldr	r2, [pc, #40]	; (800185c <HAL_RCC_ClockConfig+0x1c8>)
 8001834:	5cd3      	ldrb	r3, [r2, r3]
 8001836:	fa21 f303 	lsr.w	r3, r1, r3
 800183a:	4a09      	ldr	r2, [pc, #36]	; (8001860 <HAL_RCC_ClockConfig+0x1cc>)
 800183c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800183e:	4b09      	ldr	r3, [pc, #36]	; (8001864 <HAL_RCC_ClockConfig+0x1d0>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	4618      	mov	r0, r3
 8001844:	f7ff f908 	bl	8000a58 <HAL_InitTick>

  return HAL_OK;
 8001848:	2300      	movs	r3, #0
}
 800184a:	4618      	mov	r0, r3
 800184c:	3710      	adds	r7, #16
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}
 8001852:	bf00      	nop
 8001854:	40022000 	.word	0x40022000
 8001858:	40021000 	.word	0x40021000
 800185c:	08002bec 	.word	0x08002bec
 8001860:	20000000 	.word	0x20000000
 8001864:	20000004 	.word	0x20000004

08001868 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001868:	b490      	push	{r4, r7}
 800186a:	b08a      	sub	sp, #40	; 0x28
 800186c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800186e:	4b2a      	ldr	r3, [pc, #168]	; (8001918 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001870:	1d3c      	adds	r4, r7, #4
 8001872:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001874:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001878:	4b28      	ldr	r3, [pc, #160]	; (800191c <HAL_RCC_GetSysClockFreq+0xb4>)
 800187a:	881b      	ldrh	r3, [r3, #0]
 800187c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800187e:	2300      	movs	r3, #0
 8001880:	61fb      	str	r3, [r7, #28]
 8001882:	2300      	movs	r3, #0
 8001884:	61bb      	str	r3, [r7, #24]
 8001886:	2300      	movs	r3, #0
 8001888:	627b      	str	r3, [r7, #36]	; 0x24
 800188a:	2300      	movs	r3, #0
 800188c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800188e:	2300      	movs	r3, #0
 8001890:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001892:	4b23      	ldr	r3, [pc, #140]	; (8001920 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001894:	685b      	ldr	r3, [r3, #4]
 8001896:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001898:	69fb      	ldr	r3, [r7, #28]
 800189a:	f003 030c 	and.w	r3, r3, #12
 800189e:	2b04      	cmp	r3, #4
 80018a0:	d002      	beq.n	80018a8 <HAL_RCC_GetSysClockFreq+0x40>
 80018a2:	2b08      	cmp	r3, #8
 80018a4:	d003      	beq.n	80018ae <HAL_RCC_GetSysClockFreq+0x46>
 80018a6:	e02d      	b.n	8001904 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80018a8:	4b1e      	ldr	r3, [pc, #120]	; (8001924 <HAL_RCC_GetSysClockFreq+0xbc>)
 80018aa:	623b      	str	r3, [r7, #32]
      break;
 80018ac:	e02d      	b.n	800190a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80018ae:	69fb      	ldr	r3, [r7, #28]
 80018b0:	0c9b      	lsrs	r3, r3, #18
 80018b2:	f003 030f 	and.w	r3, r3, #15
 80018b6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80018ba:	4413      	add	r3, r2
 80018bc:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80018c0:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80018c2:	69fb      	ldr	r3, [r7, #28]
 80018c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d013      	beq.n	80018f4 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80018cc:	4b14      	ldr	r3, [pc, #80]	; (8001920 <HAL_RCC_GetSysClockFreq+0xb8>)
 80018ce:	685b      	ldr	r3, [r3, #4]
 80018d0:	0c5b      	lsrs	r3, r3, #17
 80018d2:	f003 0301 	and.w	r3, r3, #1
 80018d6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80018da:	4413      	add	r3, r2
 80018dc:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80018e0:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80018e2:	697b      	ldr	r3, [r7, #20]
 80018e4:	4a0f      	ldr	r2, [pc, #60]	; (8001924 <HAL_RCC_GetSysClockFreq+0xbc>)
 80018e6:	fb02 f203 	mul.w	r2, r2, r3
 80018ea:	69bb      	ldr	r3, [r7, #24]
 80018ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80018f0:	627b      	str	r3, [r7, #36]	; 0x24
 80018f2:	e004      	b.n	80018fe <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80018f4:	697b      	ldr	r3, [r7, #20]
 80018f6:	4a0c      	ldr	r2, [pc, #48]	; (8001928 <HAL_RCC_GetSysClockFreq+0xc0>)
 80018f8:	fb02 f303 	mul.w	r3, r2, r3
 80018fc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80018fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001900:	623b      	str	r3, [r7, #32]
      break;
 8001902:	e002      	b.n	800190a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001904:	4b07      	ldr	r3, [pc, #28]	; (8001924 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001906:	623b      	str	r3, [r7, #32]
      break;
 8001908:	bf00      	nop
    }
  }
  return sysclockfreq;
 800190a:	6a3b      	ldr	r3, [r7, #32]
}
 800190c:	4618      	mov	r0, r3
 800190e:	3728      	adds	r7, #40	; 0x28
 8001910:	46bd      	mov	sp, r7
 8001912:	bc90      	pop	{r4, r7}
 8001914:	4770      	bx	lr
 8001916:	bf00      	nop
 8001918:	08002bd8 	.word	0x08002bd8
 800191c:	08002be8 	.word	0x08002be8
 8001920:	40021000 	.word	0x40021000
 8001924:	007a1200 	.word	0x007a1200
 8001928:	003d0900 	.word	0x003d0900

0800192c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800192c:	b480      	push	{r7}
 800192e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001930:	4b02      	ldr	r3, [pc, #8]	; (800193c <HAL_RCC_GetHCLKFreq+0x10>)
 8001932:	681b      	ldr	r3, [r3, #0]
}
 8001934:	4618      	mov	r0, r3
 8001936:	46bd      	mov	sp, r7
 8001938:	bc80      	pop	{r7}
 800193a:	4770      	bx	lr
 800193c:	20000000 	.word	0x20000000

08001940 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001944:	f7ff fff2 	bl	800192c <HAL_RCC_GetHCLKFreq>
 8001948:	4601      	mov	r1, r0
 800194a:	4b05      	ldr	r3, [pc, #20]	; (8001960 <HAL_RCC_GetPCLK1Freq+0x20>)
 800194c:	685b      	ldr	r3, [r3, #4]
 800194e:	0a1b      	lsrs	r3, r3, #8
 8001950:	f003 0307 	and.w	r3, r3, #7
 8001954:	4a03      	ldr	r2, [pc, #12]	; (8001964 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001956:	5cd3      	ldrb	r3, [r2, r3]
 8001958:	fa21 f303 	lsr.w	r3, r1, r3
}
 800195c:	4618      	mov	r0, r3
 800195e:	bd80      	pop	{r7, pc}
 8001960:	40021000 	.word	0x40021000
 8001964:	08002bfc 	.word	0x08002bfc

08001968 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800196c:	f7ff ffde 	bl	800192c <HAL_RCC_GetHCLKFreq>
 8001970:	4601      	mov	r1, r0
 8001972:	4b05      	ldr	r3, [pc, #20]	; (8001988 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001974:	685b      	ldr	r3, [r3, #4]
 8001976:	0adb      	lsrs	r3, r3, #11
 8001978:	f003 0307 	and.w	r3, r3, #7
 800197c:	4a03      	ldr	r2, [pc, #12]	; (800198c <HAL_RCC_GetPCLK2Freq+0x24>)
 800197e:	5cd3      	ldrb	r3, [r2, r3]
 8001980:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001984:	4618      	mov	r0, r3
 8001986:	bd80      	pop	{r7, pc}
 8001988:	40021000 	.word	0x40021000
 800198c:	08002bfc 	.word	0x08002bfc

08001990 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001990:	b480      	push	{r7}
 8001992:	b085      	sub	sp, #20
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001998:	4b0a      	ldr	r3, [pc, #40]	; (80019c4 <RCC_Delay+0x34>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	4a0a      	ldr	r2, [pc, #40]	; (80019c8 <RCC_Delay+0x38>)
 800199e:	fba2 2303 	umull	r2, r3, r2, r3
 80019a2:	0a5b      	lsrs	r3, r3, #9
 80019a4:	687a      	ldr	r2, [r7, #4]
 80019a6:	fb02 f303 	mul.w	r3, r2, r3
 80019aa:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80019ac:	bf00      	nop
  }
  while (Delay --);
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	1e5a      	subs	r2, r3, #1
 80019b2:	60fa      	str	r2, [r7, #12]
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d1f9      	bne.n	80019ac <RCC_Delay+0x1c>
}
 80019b8:	bf00      	nop
 80019ba:	3714      	adds	r7, #20
 80019bc:	46bd      	mov	sp, r7
 80019be:	bc80      	pop	{r7}
 80019c0:	4770      	bx	lr
 80019c2:	bf00      	nop
 80019c4:	20000000 	.word	0x20000000
 80019c8:	10624dd3 	.word	0x10624dd3

080019cc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b082      	sub	sp, #8
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d101      	bne.n	80019de <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80019da:	2301      	movs	r3, #1
 80019dc:	e03f      	b.n	8001a5e <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80019e4:	b2db      	uxtb	r3, r3
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d106      	bne.n	80019f8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	2200      	movs	r2, #0
 80019ee:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80019f2:	6878      	ldr	r0, [r7, #4]
 80019f4:	f7fe fe9a 	bl	800072c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	2224      	movs	r2, #36	; 0x24
 80019fc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	68da      	ldr	r2, [r3, #12]
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001a0e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001a10:	6878      	ldr	r0, [r7, #4]
 8001a12:	f000 fb8d 	bl	8002130 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	691a      	ldr	r2, [r3, #16]
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001a24:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	695a      	ldr	r2, [r3, #20]
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001a34:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	68da      	ldr	r2, [r3, #12]
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001a44:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	2200      	movs	r2, #0
 8001a4a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	2220      	movs	r2, #32
 8001a50:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	2220      	movs	r2, #32
 8001a58:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8001a5c:	2300      	movs	r3, #0
}
 8001a5e:	4618      	mov	r0, r3
 8001a60:	3708      	adds	r7, #8
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}

08001a66 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001a66:	b580      	push	{r7, lr}
 8001a68:	b088      	sub	sp, #32
 8001a6a:	af02      	add	r7, sp, #8
 8001a6c:	60f8      	str	r0, [r7, #12]
 8001a6e:	60b9      	str	r1, [r7, #8]
 8001a70:	603b      	str	r3, [r7, #0]
 8001a72:	4613      	mov	r3, r2
 8001a74:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8001a76:	2300      	movs	r3, #0
 8001a78:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001a80:	b2db      	uxtb	r3, r3
 8001a82:	2b20      	cmp	r3, #32
 8001a84:	f040 8083 	bne.w	8001b8e <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8001a88:	68bb      	ldr	r3, [r7, #8]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d002      	beq.n	8001a94 <HAL_UART_Transmit+0x2e>
 8001a8e:	88fb      	ldrh	r3, [r7, #6]
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d101      	bne.n	8001a98 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8001a94:	2301      	movs	r3, #1
 8001a96:	e07b      	b.n	8001b90 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001a9e:	2b01      	cmp	r3, #1
 8001aa0:	d101      	bne.n	8001aa6 <HAL_UART_Transmit+0x40>
 8001aa2:	2302      	movs	r3, #2
 8001aa4:	e074      	b.n	8001b90 <HAL_UART_Transmit+0x12a>
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	2201      	movs	r2, #1
 8001aaa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	2221      	movs	r2, #33	; 0x21
 8001ab8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8001abc:	f7ff f80e 	bl	8000adc <HAL_GetTick>
 8001ac0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	88fa      	ldrh	r2, [r7, #6]
 8001ac6:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	88fa      	ldrh	r2, [r7, #6]
 8001acc:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001ace:	e042      	b.n	8001b56 <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001ad4:	b29b      	uxth	r3, r3
 8001ad6:	3b01      	subs	r3, #1
 8001ad8:	b29a      	uxth	r2, r3
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	689b      	ldr	r3, [r3, #8]
 8001ae2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001ae6:	d122      	bne.n	8001b2e <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001ae8:	683b      	ldr	r3, [r7, #0]
 8001aea:	9300      	str	r3, [sp, #0]
 8001aec:	697b      	ldr	r3, [r7, #20]
 8001aee:	2200      	movs	r2, #0
 8001af0:	2180      	movs	r1, #128	; 0x80
 8001af2:	68f8      	ldr	r0, [r7, #12]
 8001af4:	f000 f9b2 	bl	8001e5c <UART_WaitOnFlagUntilTimeout>
 8001af8:	4603      	mov	r3, r0
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d001      	beq.n	8001b02 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 8001afe:	2303      	movs	r3, #3
 8001b00:	e046      	b.n	8001b90 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8001b02:	68bb      	ldr	r3, [r7, #8]
 8001b04:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8001b06:	693b      	ldr	r3, [r7, #16]
 8001b08:	881b      	ldrh	r3, [r3, #0]
 8001b0a:	461a      	mov	r2, r3
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001b14:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	691b      	ldr	r3, [r3, #16]
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d103      	bne.n	8001b26 <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 8001b1e:	68bb      	ldr	r3, [r7, #8]
 8001b20:	3302      	adds	r3, #2
 8001b22:	60bb      	str	r3, [r7, #8]
 8001b24:	e017      	b.n	8001b56 <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 8001b26:	68bb      	ldr	r3, [r7, #8]
 8001b28:	3301      	adds	r3, #1
 8001b2a:	60bb      	str	r3, [r7, #8]
 8001b2c:	e013      	b.n	8001b56 <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	9300      	str	r3, [sp, #0]
 8001b32:	697b      	ldr	r3, [r7, #20]
 8001b34:	2200      	movs	r2, #0
 8001b36:	2180      	movs	r1, #128	; 0x80
 8001b38:	68f8      	ldr	r0, [r7, #12]
 8001b3a:	f000 f98f 	bl	8001e5c <UART_WaitOnFlagUntilTimeout>
 8001b3e:	4603      	mov	r3, r0
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d001      	beq.n	8001b48 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 8001b44:	2303      	movs	r3, #3
 8001b46:	e023      	b.n	8001b90 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8001b48:	68bb      	ldr	r3, [r7, #8]
 8001b4a:	1c5a      	adds	r2, r3, #1
 8001b4c:	60ba      	str	r2, [r7, #8]
 8001b4e:	781a      	ldrb	r2, [r3, #0]
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001b5a:	b29b      	uxth	r3, r3
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d1b7      	bne.n	8001ad0 <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	9300      	str	r3, [sp, #0]
 8001b64:	697b      	ldr	r3, [r7, #20]
 8001b66:	2200      	movs	r2, #0
 8001b68:	2140      	movs	r1, #64	; 0x40
 8001b6a:	68f8      	ldr	r0, [r7, #12]
 8001b6c:	f000 f976 	bl	8001e5c <UART_WaitOnFlagUntilTimeout>
 8001b70:	4603      	mov	r3, r0
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d001      	beq.n	8001b7a <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8001b76:	2303      	movs	r3, #3
 8001b78:	e00a      	b.n	8001b90 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	2220      	movs	r2, #32
 8001b7e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	2200      	movs	r2, #0
 8001b86:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	e000      	b.n	8001b90 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8001b8e:	2302      	movs	r3, #2
  }
}
 8001b90:	4618      	mov	r0, r3
 8001b92:	3718      	adds	r7, #24
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd80      	pop	{r7, pc}

08001b98 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	b085      	sub	sp, #20
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	60f8      	str	r0, [r7, #12]
 8001ba0:	60b9      	str	r1, [r7, #8]
 8001ba2:	4613      	mov	r3, r2
 8001ba4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8001bac:	b2db      	uxtb	r3, r3
 8001bae:	2b20      	cmp	r3, #32
 8001bb0:	d140      	bne.n	8001c34 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001bb2:	68bb      	ldr	r3, [r7, #8]
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d002      	beq.n	8001bbe <HAL_UART_Receive_IT+0x26>
 8001bb8:	88fb      	ldrh	r3, [r7, #6]
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d101      	bne.n	8001bc2 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	e039      	b.n	8001c36 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001bc8:	2b01      	cmp	r3, #1
 8001bca:	d101      	bne.n	8001bd0 <HAL_UART_Receive_IT+0x38>
 8001bcc:	2302      	movs	r3, #2
 8001bce:	e032      	b.n	8001c36 <HAL_UART_Receive_IT+0x9e>
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	2201      	movs	r2, #1
 8001bd4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	68ba      	ldr	r2, [r7, #8]
 8001bdc:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	88fa      	ldrh	r2, [r7, #6]
 8001be2:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	88fa      	ldrh	r2, [r7, #6]
 8001be8:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	2200      	movs	r2, #0
 8001bee:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	2222      	movs	r2, #34	; 0x22
 8001bf4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	68da      	ldr	r2, [r3, #12]
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001c0e:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	695a      	ldr	r2, [r3, #20]
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f042 0201 	orr.w	r2, r2, #1
 8001c1e:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	68da      	ldr	r2, [r3, #12]
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f042 0220 	orr.w	r2, r2, #32
 8001c2e:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8001c30:	2300      	movs	r3, #0
 8001c32:	e000      	b.n	8001c36 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8001c34:	2302      	movs	r3, #2
  }
}
 8001c36:	4618      	mov	r0, r3
 8001c38:	3714      	adds	r7, #20
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bc80      	pop	{r7}
 8001c3e:	4770      	bx	lr

08001c40 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b088      	sub	sp, #32
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	68db      	ldr	r3, [r3, #12]
 8001c56:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	695b      	ldr	r3, [r3, #20]
 8001c5e:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8001c60:	2300      	movs	r3, #0
 8001c62:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8001c64:	2300      	movs	r3, #0
 8001c66:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8001c68:	69fb      	ldr	r3, [r7, #28]
 8001c6a:	f003 030f 	and.w	r3, r3, #15
 8001c6e:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8001c70:	693b      	ldr	r3, [r7, #16]
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d10d      	bne.n	8001c92 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001c76:	69fb      	ldr	r3, [r7, #28]
 8001c78:	f003 0320 	and.w	r3, r3, #32
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d008      	beq.n	8001c92 <HAL_UART_IRQHandler+0x52>
 8001c80:	69bb      	ldr	r3, [r7, #24]
 8001c82:	f003 0320 	and.w	r3, r3, #32
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d003      	beq.n	8001c92 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8001c8a:	6878      	ldr	r0, [r7, #4]
 8001c8c:	f000 f9ce 	bl	800202c <UART_Receive_IT>
      return;
 8001c90:	e0cc      	b.n	8001e2c <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001c92:	693b      	ldr	r3, [r7, #16]
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	f000 80ab 	beq.w	8001df0 <HAL_UART_IRQHandler+0x1b0>
 8001c9a:	697b      	ldr	r3, [r7, #20]
 8001c9c:	f003 0301 	and.w	r3, r3, #1
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d105      	bne.n	8001cb0 <HAL_UART_IRQHandler+0x70>
 8001ca4:	69bb      	ldr	r3, [r7, #24]
 8001ca6:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	f000 80a0 	beq.w	8001df0 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001cb0:	69fb      	ldr	r3, [r7, #28]
 8001cb2:	f003 0301 	and.w	r3, r3, #1
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d00a      	beq.n	8001cd0 <HAL_UART_IRQHandler+0x90>
 8001cba:	69bb      	ldr	r3, [r7, #24]
 8001cbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d005      	beq.n	8001cd0 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001cc8:	f043 0201 	orr.w	r2, r3, #1
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001cd0:	69fb      	ldr	r3, [r7, #28]
 8001cd2:	f003 0304 	and.w	r3, r3, #4
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d00a      	beq.n	8001cf0 <HAL_UART_IRQHandler+0xb0>
 8001cda:	697b      	ldr	r3, [r7, #20]
 8001cdc:	f003 0301 	and.w	r3, r3, #1
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d005      	beq.n	8001cf0 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ce8:	f043 0202 	orr.w	r2, r3, #2
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001cf0:	69fb      	ldr	r3, [r7, #28]
 8001cf2:	f003 0302 	and.w	r3, r3, #2
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d00a      	beq.n	8001d10 <HAL_UART_IRQHandler+0xd0>
 8001cfa:	697b      	ldr	r3, [r7, #20]
 8001cfc:	f003 0301 	and.w	r3, r3, #1
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d005      	beq.n	8001d10 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d08:	f043 0204 	orr.w	r2, r3, #4
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001d10:	69fb      	ldr	r3, [r7, #28]
 8001d12:	f003 0308 	and.w	r3, r3, #8
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d00a      	beq.n	8001d30 <HAL_UART_IRQHandler+0xf0>
 8001d1a:	697b      	ldr	r3, [r7, #20]
 8001d1c:	f003 0301 	and.w	r3, r3, #1
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d005      	beq.n	8001d30 <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d28:	f043 0208 	orr.w	r2, r3, #8
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d078      	beq.n	8001e2a <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001d38:	69fb      	ldr	r3, [r7, #28]
 8001d3a:	f003 0320 	and.w	r3, r3, #32
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d007      	beq.n	8001d52 <HAL_UART_IRQHandler+0x112>
 8001d42:	69bb      	ldr	r3, [r7, #24]
 8001d44:	f003 0320 	and.w	r3, r3, #32
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d002      	beq.n	8001d52 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8001d4c:	6878      	ldr	r0, [r7, #4]
 8001d4e:	f000 f96d 	bl	800202c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	695b      	ldr	r3, [r3, #20]
 8001d58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	bf14      	ite	ne
 8001d60:	2301      	movne	r3, #1
 8001d62:	2300      	moveq	r3, #0
 8001d64:	b2db      	uxtb	r3, r3
 8001d66:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d6c:	f003 0308 	and.w	r3, r3, #8
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d102      	bne.n	8001d7a <HAL_UART_IRQHandler+0x13a>
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d031      	beq.n	8001dde <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001d7a:	6878      	ldr	r0, [r7, #4]
 8001d7c:	f000 f8b8 	bl	8001ef0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	695b      	ldr	r3, [r3, #20]
 8001d86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d023      	beq.n	8001dd6 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	695a      	ldr	r2, [r3, #20]
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001d9c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d013      	beq.n	8001dce <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001daa:	4a22      	ldr	r2, [pc, #136]	; (8001e34 <HAL_UART_IRQHandler+0x1f4>)
 8001dac:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001db2:	4618      	mov	r0, r3
 8001db4:	f7fe ffcc 	bl	8000d50 <HAL_DMA_Abort_IT>
 8001db8:	4603      	mov	r3, r0
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d016      	beq.n	8001dec <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001dc2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001dc4:	687a      	ldr	r2, [r7, #4]
 8001dc6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001dc8:	4610      	mov	r0, r2
 8001dca:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001dcc:	e00e      	b.n	8001dec <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8001dce:	6878      	ldr	r0, [r7, #4]
 8001dd0:	f000 f83b 	bl	8001e4a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001dd4:	e00a      	b.n	8001dec <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8001dd6:	6878      	ldr	r0, [r7, #4]
 8001dd8:	f000 f837 	bl	8001e4a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001ddc:	e006      	b.n	8001dec <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8001dde:	6878      	ldr	r0, [r7, #4]
 8001de0:	f000 f833 	bl	8001e4a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	2200      	movs	r2, #0
 8001de8:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8001dea:	e01e      	b.n	8001e2a <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001dec:	bf00      	nop
    return;
 8001dee:	e01c      	b.n	8001e2a <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001df0:	69fb      	ldr	r3, [r7, #28]
 8001df2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d008      	beq.n	8001e0c <HAL_UART_IRQHandler+0x1cc>
 8001dfa:	69bb      	ldr	r3, [r7, #24]
 8001dfc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d003      	beq.n	8001e0c <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8001e04:	6878      	ldr	r0, [r7, #4]
 8001e06:	f000 f8a4 	bl	8001f52 <UART_Transmit_IT>
    return;
 8001e0a:	e00f      	b.n	8001e2c <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8001e0c:	69fb      	ldr	r3, [r7, #28]
 8001e0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d00a      	beq.n	8001e2c <HAL_UART_IRQHandler+0x1ec>
 8001e16:	69bb      	ldr	r3, [r7, #24]
 8001e18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d005      	beq.n	8001e2c <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 8001e20:	6878      	ldr	r0, [r7, #4]
 8001e22:	f000 f8eb 	bl	8001ffc <UART_EndTransmit_IT>
    return;
 8001e26:	bf00      	nop
 8001e28:	e000      	b.n	8001e2c <HAL_UART_IRQHandler+0x1ec>
    return;
 8001e2a:	bf00      	nop
  }
}
 8001e2c:	3720      	adds	r7, #32
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bd80      	pop	{r7, pc}
 8001e32:	bf00      	nop
 8001e34:	08001f2b 	.word	0x08001f2b

08001e38 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	b083      	sub	sp, #12
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8001e40:	bf00      	nop
 8001e42:	370c      	adds	r7, #12
 8001e44:	46bd      	mov	sp, r7
 8001e46:	bc80      	pop	{r7}
 8001e48:	4770      	bx	lr

08001e4a <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001e4a:	b480      	push	{r7}
 8001e4c:	b083      	sub	sp, #12
 8001e4e:	af00      	add	r7, sp, #0
 8001e50:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8001e52:	bf00      	nop
 8001e54:	370c      	adds	r7, #12
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bc80      	pop	{r7}
 8001e5a:	4770      	bx	lr

08001e5c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b084      	sub	sp, #16
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	60f8      	str	r0, [r7, #12]
 8001e64:	60b9      	str	r1, [r7, #8]
 8001e66:	603b      	str	r3, [r7, #0]
 8001e68:	4613      	mov	r3, r2
 8001e6a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001e6c:	e02c      	b.n	8001ec8 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001e6e:	69bb      	ldr	r3, [r7, #24]
 8001e70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e74:	d028      	beq.n	8001ec8 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001e76:	69bb      	ldr	r3, [r7, #24]
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d007      	beq.n	8001e8c <UART_WaitOnFlagUntilTimeout+0x30>
 8001e7c:	f7fe fe2e 	bl	8000adc <HAL_GetTick>
 8001e80:	4602      	mov	r2, r0
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	1ad3      	subs	r3, r2, r3
 8001e86:	69ba      	ldr	r2, [r7, #24]
 8001e88:	429a      	cmp	r2, r3
 8001e8a:	d21d      	bcs.n	8001ec8 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	68da      	ldr	r2, [r3, #12]
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001e9a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	695a      	ldr	r2, [r3, #20]
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f022 0201 	bic.w	r2, r2, #1
 8001eaa:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	2220      	movs	r2, #32
 8001eb0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	2220      	movs	r2, #32
 8001eb8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8001ec4:	2303      	movs	r3, #3
 8001ec6:	e00f      	b.n	8001ee8 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	681a      	ldr	r2, [r3, #0]
 8001ece:	68bb      	ldr	r3, [r7, #8]
 8001ed0:	4013      	ands	r3, r2
 8001ed2:	68ba      	ldr	r2, [r7, #8]
 8001ed4:	429a      	cmp	r2, r3
 8001ed6:	bf0c      	ite	eq
 8001ed8:	2301      	moveq	r3, #1
 8001eda:	2300      	movne	r3, #0
 8001edc:	b2db      	uxtb	r3, r3
 8001ede:	461a      	mov	r2, r3
 8001ee0:	79fb      	ldrb	r3, [r7, #7]
 8001ee2:	429a      	cmp	r2, r3
 8001ee4:	d0c3      	beq.n	8001e6e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001ee6:	2300      	movs	r3, #0
}
 8001ee8:	4618      	mov	r0, r3
 8001eea:	3710      	adds	r7, #16
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bd80      	pop	{r7, pc}

08001ef0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	b083      	sub	sp, #12
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	68da      	ldr	r2, [r3, #12]
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001f06:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	695a      	ldr	r2, [r3, #20]
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f022 0201 	bic.w	r2, r2, #1
 8001f16:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	2220      	movs	r2, #32
 8001f1c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8001f20:	bf00      	nop
 8001f22:	370c      	adds	r7, #12
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bc80      	pop	{r7}
 8001f28:	4770      	bx	lr

08001f2a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8001f2a:	b580      	push	{r7, lr}
 8001f2c:	b084      	sub	sp, #16
 8001f2e:	af00      	add	r7, sp, #0
 8001f30:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f36:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	2200      	movs	r2, #0
 8001f42:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8001f44:	68f8      	ldr	r0, [r7, #12]
 8001f46:	f7ff ff80 	bl	8001e4a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8001f4a:	bf00      	nop
 8001f4c:	3710      	adds	r7, #16
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bd80      	pop	{r7, pc}

08001f52 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8001f52:	b480      	push	{r7}
 8001f54:	b085      	sub	sp, #20
 8001f56:	af00      	add	r7, sp, #0
 8001f58:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001f60:	b2db      	uxtb	r3, r3
 8001f62:	2b21      	cmp	r3, #33	; 0x21
 8001f64:	d144      	bne.n	8001ff0 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	689b      	ldr	r3, [r3, #8]
 8001f6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001f6e:	d11a      	bne.n	8001fa6 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	6a1b      	ldr	r3, [r3, #32]
 8001f74:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	881b      	ldrh	r3, [r3, #0]
 8001f7a:	461a      	mov	r2, r3
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001f84:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	691b      	ldr	r3, [r3, #16]
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d105      	bne.n	8001f9a <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6a1b      	ldr	r3, [r3, #32]
 8001f92:	1c9a      	adds	r2, r3, #2
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	621a      	str	r2, [r3, #32]
 8001f98:	e00e      	b.n	8001fb8 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6a1b      	ldr	r3, [r3, #32]
 8001f9e:	1c5a      	adds	r2, r3, #1
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	621a      	str	r2, [r3, #32]
 8001fa4:	e008      	b.n	8001fb8 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	6a1b      	ldr	r3, [r3, #32]
 8001faa:	1c59      	adds	r1, r3, #1
 8001fac:	687a      	ldr	r2, [r7, #4]
 8001fae:	6211      	str	r1, [r2, #32]
 8001fb0:	781a      	ldrb	r2, [r3, #0]
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001fbc:	b29b      	uxth	r3, r3
 8001fbe:	3b01      	subs	r3, #1
 8001fc0:	b29b      	uxth	r3, r3
 8001fc2:	687a      	ldr	r2, [r7, #4]
 8001fc4:	4619      	mov	r1, r3
 8001fc6:	84d1      	strh	r1, [r2, #38]	; 0x26
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d10f      	bne.n	8001fec <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	68da      	ldr	r2, [r3, #12]
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001fda:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	68da      	ldr	r2, [r3, #12]
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001fea:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8001fec:	2300      	movs	r3, #0
 8001fee:	e000      	b.n	8001ff2 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8001ff0:	2302      	movs	r3, #2
  }
}
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	3714      	adds	r7, #20
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bc80      	pop	{r7}
 8001ffa:	4770      	bx	lr

08001ffc <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b082      	sub	sp, #8
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	68da      	ldr	r2, [r3, #12]
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002012:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	2220      	movs	r2, #32
 8002018:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800201c:	6878      	ldr	r0, [r7, #4]
 800201e:	f7ff ff0b 	bl	8001e38 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002022:	2300      	movs	r3, #0
}
 8002024:	4618      	mov	r0, r3
 8002026:	3708      	adds	r7, #8
 8002028:	46bd      	mov	sp, r7
 800202a:	bd80      	pop	{r7, pc}

0800202c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b084      	sub	sp, #16
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800203a:	b2db      	uxtb	r3, r3
 800203c:	2b22      	cmp	r3, #34	; 0x22
 800203e:	d171      	bne.n	8002124 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	689b      	ldr	r3, [r3, #8]
 8002044:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002048:	d123      	bne.n	8002092 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800204e:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	691b      	ldr	r3, [r3, #16]
 8002054:	2b00      	cmp	r3, #0
 8002056:	d10e      	bne.n	8002076 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	685b      	ldr	r3, [r3, #4]
 800205e:	b29b      	uxth	r3, r3
 8002060:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002064:	b29a      	uxth	r2, r3
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800206e:	1c9a      	adds	r2, r3, #2
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	629a      	str	r2, [r3, #40]	; 0x28
 8002074:	e029      	b.n	80020ca <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	b29b      	uxth	r3, r3
 800207e:	b2db      	uxtb	r3, r3
 8002080:	b29a      	uxth	r2, r3
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800208a:	1c5a      	adds	r2, r3, #1
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	629a      	str	r2, [r3, #40]	; 0x28
 8002090:	e01b      	b.n	80020ca <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	691b      	ldr	r3, [r3, #16]
 8002096:	2b00      	cmp	r3, #0
 8002098:	d10a      	bne.n	80020b0 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	6858      	ldr	r0, [r3, #4]
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020a4:	1c59      	adds	r1, r3, #1
 80020a6:	687a      	ldr	r2, [r7, #4]
 80020a8:	6291      	str	r1, [r2, #40]	; 0x28
 80020aa:	b2c2      	uxtb	r2, r0
 80020ac:	701a      	strb	r2, [r3, #0]
 80020ae:	e00c      	b.n	80020ca <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	685b      	ldr	r3, [r3, #4]
 80020b6:	b2da      	uxtb	r2, r3
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020bc:	1c58      	adds	r0, r3, #1
 80020be:	6879      	ldr	r1, [r7, #4]
 80020c0:	6288      	str	r0, [r1, #40]	; 0x28
 80020c2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80020c6:	b2d2      	uxtb	r2, r2
 80020c8:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80020ce:	b29b      	uxth	r3, r3
 80020d0:	3b01      	subs	r3, #1
 80020d2:	b29b      	uxth	r3, r3
 80020d4:	687a      	ldr	r2, [r7, #4]
 80020d6:	4619      	mov	r1, r3
 80020d8:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d120      	bne.n	8002120 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	68da      	ldr	r2, [r3, #12]
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f022 0220 	bic.w	r2, r2, #32
 80020ec:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	68da      	ldr	r2, [r3, #12]
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80020fc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	695a      	ldr	r2, [r3, #20]
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f022 0201 	bic.w	r2, r2, #1
 800210c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	2220      	movs	r2, #32
 8002112:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8002116:	6878      	ldr	r0, [r7, #4]
 8002118:	f7fe fa36 	bl	8000588 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800211c:	2300      	movs	r3, #0
 800211e:	e002      	b.n	8002126 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8002120:	2300      	movs	r3, #0
 8002122:	e000      	b.n	8002126 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8002124:	2302      	movs	r3, #2
  }
}
 8002126:	4618      	mov	r0, r3
 8002128:	3710      	adds	r7, #16
 800212a:	46bd      	mov	sp, r7
 800212c:	bd80      	pop	{r7, pc}
	...

08002130 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b084      	sub	sp, #16
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	691b      	ldr	r3, [r3, #16]
 800213e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	68da      	ldr	r2, [r3, #12]
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	430a      	orrs	r2, r1
 800214c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	689a      	ldr	r2, [r3, #8]
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	691b      	ldr	r3, [r3, #16]
 8002156:	431a      	orrs	r2, r3
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	695b      	ldr	r3, [r3, #20]
 800215c:	4313      	orrs	r3, r2
 800215e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	68db      	ldr	r3, [r3, #12]
 8002166:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800216a:	f023 030c 	bic.w	r3, r3, #12
 800216e:	687a      	ldr	r2, [r7, #4]
 8002170:	6812      	ldr	r2, [r2, #0]
 8002172:	68f9      	ldr	r1, [r7, #12]
 8002174:	430b      	orrs	r3, r1
 8002176:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	695b      	ldr	r3, [r3, #20]
 800217e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	699a      	ldr	r2, [r3, #24]
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	430a      	orrs	r2, r1
 800218c:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	4a52      	ldr	r2, [pc, #328]	; (80022dc <UART_SetConfig+0x1ac>)
 8002194:	4293      	cmp	r3, r2
 8002196:	d14e      	bne.n	8002236 <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002198:	f7ff fbe6 	bl	8001968 <HAL_RCC_GetPCLK2Freq>
 800219c:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800219e:	68ba      	ldr	r2, [r7, #8]
 80021a0:	4613      	mov	r3, r2
 80021a2:	009b      	lsls	r3, r3, #2
 80021a4:	4413      	add	r3, r2
 80021a6:	009a      	lsls	r2, r3, #2
 80021a8:	441a      	add	r2, r3
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	685b      	ldr	r3, [r3, #4]
 80021ae:	009b      	lsls	r3, r3, #2
 80021b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80021b4:	4a4a      	ldr	r2, [pc, #296]	; (80022e0 <UART_SetConfig+0x1b0>)
 80021b6:	fba2 2303 	umull	r2, r3, r2, r3
 80021ba:	095b      	lsrs	r3, r3, #5
 80021bc:	0119      	lsls	r1, r3, #4
 80021be:	68ba      	ldr	r2, [r7, #8]
 80021c0:	4613      	mov	r3, r2
 80021c2:	009b      	lsls	r3, r3, #2
 80021c4:	4413      	add	r3, r2
 80021c6:	009a      	lsls	r2, r3, #2
 80021c8:	441a      	add	r2, r3
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	685b      	ldr	r3, [r3, #4]
 80021ce:	009b      	lsls	r3, r3, #2
 80021d0:	fbb2 f2f3 	udiv	r2, r2, r3
 80021d4:	4b42      	ldr	r3, [pc, #264]	; (80022e0 <UART_SetConfig+0x1b0>)
 80021d6:	fba3 0302 	umull	r0, r3, r3, r2
 80021da:	095b      	lsrs	r3, r3, #5
 80021dc:	2064      	movs	r0, #100	; 0x64
 80021de:	fb00 f303 	mul.w	r3, r0, r3
 80021e2:	1ad3      	subs	r3, r2, r3
 80021e4:	011b      	lsls	r3, r3, #4
 80021e6:	3332      	adds	r3, #50	; 0x32
 80021e8:	4a3d      	ldr	r2, [pc, #244]	; (80022e0 <UART_SetConfig+0x1b0>)
 80021ea:	fba2 2303 	umull	r2, r3, r2, r3
 80021ee:	095b      	lsrs	r3, r3, #5
 80021f0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80021f4:	4419      	add	r1, r3
 80021f6:	68ba      	ldr	r2, [r7, #8]
 80021f8:	4613      	mov	r3, r2
 80021fa:	009b      	lsls	r3, r3, #2
 80021fc:	4413      	add	r3, r2
 80021fe:	009a      	lsls	r2, r3, #2
 8002200:	441a      	add	r2, r3
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	685b      	ldr	r3, [r3, #4]
 8002206:	009b      	lsls	r3, r3, #2
 8002208:	fbb2 f2f3 	udiv	r2, r2, r3
 800220c:	4b34      	ldr	r3, [pc, #208]	; (80022e0 <UART_SetConfig+0x1b0>)
 800220e:	fba3 0302 	umull	r0, r3, r3, r2
 8002212:	095b      	lsrs	r3, r3, #5
 8002214:	2064      	movs	r0, #100	; 0x64
 8002216:	fb00 f303 	mul.w	r3, r0, r3
 800221a:	1ad3      	subs	r3, r2, r3
 800221c:	011b      	lsls	r3, r3, #4
 800221e:	3332      	adds	r3, #50	; 0x32
 8002220:	4a2f      	ldr	r2, [pc, #188]	; (80022e0 <UART_SetConfig+0x1b0>)
 8002222:	fba2 2303 	umull	r2, r3, r2, r3
 8002226:	095b      	lsrs	r3, r3, #5
 8002228:	f003 020f 	and.w	r2, r3, #15
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	440a      	add	r2, r1
 8002232:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8002234:	e04d      	b.n	80022d2 <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 8002236:	f7ff fb83 	bl	8001940 <HAL_RCC_GetPCLK1Freq>
 800223a:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800223c:	68ba      	ldr	r2, [r7, #8]
 800223e:	4613      	mov	r3, r2
 8002240:	009b      	lsls	r3, r3, #2
 8002242:	4413      	add	r3, r2
 8002244:	009a      	lsls	r2, r3, #2
 8002246:	441a      	add	r2, r3
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	009b      	lsls	r3, r3, #2
 800224e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002252:	4a23      	ldr	r2, [pc, #140]	; (80022e0 <UART_SetConfig+0x1b0>)
 8002254:	fba2 2303 	umull	r2, r3, r2, r3
 8002258:	095b      	lsrs	r3, r3, #5
 800225a:	0119      	lsls	r1, r3, #4
 800225c:	68ba      	ldr	r2, [r7, #8]
 800225e:	4613      	mov	r3, r2
 8002260:	009b      	lsls	r3, r3, #2
 8002262:	4413      	add	r3, r2
 8002264:	009a      	lsls	r2, r3, #2
 8002266:	441a      	add	r2, r3
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	685b      	ldr	r3, [r3, #4]
 800226c:	009b      	lsls	r3, r3, #2
 800226e:	fbb2 f2f3 	udiv	r2, r2, r3
 8002272:	4b1b      	ldr	r3, [pc, #108]	; (80022e0 <UART_SetConfig+0x1b0>)
 8002274:	fba3 0302 	umull	r0, r3, r3, r2
 8002278:	095b      	lsrs	r3, r3, #5
 800227a:	2064      	movs	r0, #100	; 0x64
 800227c:	fb00 f303 	mul.w	r3, r0, r3
 8002280:	1ad3      	subs	r3, r2, r3
 8002282:	011b      	lsls	r3, r3, #4
 8002284:	3332      	adds	r3, #50	; 0x32
 8002286:	4a16      	ldr	r2, [pc, #88]	; (80022e0 <UART_SetConfig+0x1b0>)
 8002288:	fba2 2303 	umull	r2, r3, r2, r3
 800228c:	095b      	lsrs	r3, r3, #5
 800228e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002292:	4419      	add	r1, r3
 8002294:	68ba      	ldr	r2, [r7, #8]
 8002296:	4613      	mov	r3, r2
 8002298:	009b      	lsls	r3, r3, #2
 800229a:	4413      	add	r3, r2
 800229c:	009a      	lsls	r2, r3, #2
 800229e:	441a      	add	r2, r3
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	685b      	ldr	r3, [r3, #4]
 80022a4:	009b      	lsls	r3, r3, #2
 80022a6:	fbb2 f2f3 	udiv	r2, r2, r3
 80022aa:	4b0d      	ldr	r3, [pc, #52]	; (80022e0 <UART_SetConfig+0x1b0>)
 80022ac:	fba3 0302 	umull	r0, r3, r3, r2
 80022b0:	095b      	lsrs	r3, r3, #5
 80022b2:	2064      	movs	r0, #100	; 0x64
 80022b4:	fb00 f303 	mul.w	r3, r0, r3
 80022b8:	1ad3      	subs	r3, r2, r3
 80022ba:	011b      	lsls	r3, r3, #4
 80022bc:	3332      	adds	r3, #50	; 0x32
 80022be:	4a08      	ldr	r2, [pc, #32]	; (80022e0 <UART_SetConfig+0x1b0>)
 80022c0:	fba2 2303 	umull	r2, r3, r2, r3
 80022c4:	095b      	lsrs	r3, r3, #5
 80022c6:	f003 020f 	and.w	r2, r3, #15
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	440a      	add	r2, r1
 80022d0:	609a      	str	r2, [r3, #8]
}
 80022d2:	bf00      	nop
 80022d4:	3710      	adds	r7, #16
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bd80      	pop	{r7, pc}
 80022da:	bf00      	nop
 80022dc:	40013800 	.word	0x40013800
 80022e0:	51eb851f 	.word	0x51eb851f

080022e4 <__errno>:
 80022e4:	4b01      	ldr	r3, [pc, #4]	; (80022ec <__errno+0x8>)
 80022e6:	6818      	ldr	r0, [r3, #0]
 80022e8:	4770      	bx	lr
 80022ea:	bf00      	nop
 80022ec:	2000000c 	.word	0x2000000c

080022f0 <__libc_init_array>:
 80022f0:	b570      	push	{r4, r5, r6, lr}
 80022f2:	2500      	movs	r5, #0
 80022f4:	4e0c      	ldr	r6, [pc, #48]	; (8002328 <__libc_init_array+0x38>)
 80022f6:	4c0d      	ldr	r4, [pc, #52]	; (800232c <__libc_init_array+0x3c>)
 80022f8:	1ba4      	subs	r4, r4, r6
 80022fa:	10a4      	asrs	r4, r4, #2
 80022fc:	42a5      	cmp	r5, r4
 80022fe:	d109      	bne.n	8002314 <__libc_init_array+0x24>
 8002300:	f000 fc34 	bl	8002b6c <_init>
 8002304:	2500      	movs	r5, #0
 8002306:	4e0a      	ldr	r6, [pc, #40]	; (8002330 <__libc_init_array+0x40>)
 8002308:	4c0a      	ldr	r4, [pc, #40]	; (8002334 <__libc_init_array+0x44>)
 800230a:	1ba4      	subs	r4, r4, r6
 800230c:	10a4      	asrs	r4, r4, #2
 800230e:	42a5      	cmp	r5, r4
 8002310:	d105      	bne.n	800231e <__libc_init_array+0x2e>
 8002312:	bd70      	pop	{r4, r5, r6, pc}
 8002314:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002318:	4798      	blx	r3
 800231a:	3501      	adds	r5, #1
 800231c:	e7ee      	b.n	80022fc <__libc_init_array+0xc>
 800231e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002322:	4798      	blx	r3
 8002324:	3501      	adds	r5, #1
 8002326:	e7f2      	b.n	800230e <__libc_init_array+0x1e>
 8002328:	08002c38 	.word	0x08002c38
 800232c:	08002c38 	.word	0x08002c38
 8002330:	08002c38 	.word	0x08002c38
 8002334:	08002c3c 	.word	0x08002c3c

08002338 <memset>:
 8002338:	4603      	mov	r3, r0
 800233a:	4402      	add	r2, r0
 800233c:	4293      	cmp	r3, r2
 800233e:	d100      	bne.n	8002342 <memset+0xa>
 8002340:	4770      	bx	lr
 8002342:	f803 1b01 	strb.w	r1, [r3], #1
 8002346:	e7f9      	b.n	800233c <memset+0x4>

08002348 <siprintf>:
 8002348:	b40e      	push	{r1, r2, r3}
 800234a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800234e:	b500      	push	{lr}
 8002350:	b09c      	sub	sp, #112	; 0x70
 8002352:	ab1d      	add	r3, sp, #116	; 0x74
 8002354:	9002      	str	r0, [sp, #8]
 8002356:	9006      	str	r0, [sp, #24]
 8002358:	9107      	str	r1, [sp, #28]
 800235a:	9104      	str	r1, [sp, #16]
 800235c:	4808      	ldr	r0, [pc, #32]	; (8002380 <siprintf+0x38>)
 800235e:	4909      	ldr	r1, [pc, #36]	; (8002384 <siprintf+0x3c>)
 8002360:	f853 2b04 	ldr.w	r2, [r3], #4
 8002364:	9105      	str	r1, [sp, #20]
 8002366:	6800      	ldr	r0, [r0, #0]
 8002368:	a902      	add	r1, sp, #8
 800236a:	9301      	str	r3, [sp, #4]
 800236c:	f000 f866 	bl	800243c <_svfiprintf_r>
 8002370:	2200      	movs	r2, #0
 8002372:	9b02      	ldr	r3, [sp, #8]
 8002374:	701a      	strb	r2, [r3, #0]
 8002376:	b01c      	add	sp, #112	; 0x70
 8002378:	f85d eb04 	ldr.w	lr, [sp], #4
 800237c:	b003      	add	sp, #12
 800237e:	4770      	bx	lr
 8002380:	2000000c 	.word	0x2000000c
 8002384:	ffff0208 	.word	0xffff0208

08002388 <__ssputs_r>:
 8002388:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800238c:	688e      	ldr	r6, [r1, #8]
 800238e:	4682      	mov	sl, r0
 8002390:	429e      	cmp	r6, r3
 8002392:	460c      	mov	r4, r1
 8002394:	4690      	mov	r8, r2
 8002396:	4699      	mov	r9, r3
 8002398:	d837      	bhi.n	800240a <__ssputs_r+0x82>
 800239a:	898a      	ldrh	r2, [r1, #12]
 800239c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80023a0:	d031      	beq.n	8002406 <__ssputs_r+0x7e>
 80023a2:	2302      	movs	r3, #2
 80023a4:	6825      	ldr	r5, [r4, #0]
 80023a6:	6909      	ldr	r1, [r1, #16]
 80023a8:	1a6f      	subs	r7, r5, r1
 80023aa:	6965      	ldr	r5, [r4, #20]
 80023ac:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80023b0:	fb95 f5f3 	sdiv	r5, r5, r3
 80023b4:	f109 0301 	add.w	r3, r9, #1
 80023b8:	443b      	add	r3, r7
 80023ba:	429d      	cmp	r5, r3
 80023bc:	bf38      	it	cc
 80023be:	461d      	movcc	r5, r3
 80023c0:	0553      	lsls	r3, r2, #21
 80023c2:	d530      	bpl.n	8002426 <__ssputs_r+0x9e>
 80023c4:	4629      	mov	r1, r5
 80023c6:	f000 fb37 	bl	8002a38 <_malloc_r>
 80023ca:	4606      	mov	r6, r0
 80023cc:	b950      	cbnz	r0, 80023e4 <__ssputs_r+0x5c>
 80023ce:	230c      	movs	r3, #12
 80023d0:	f04f 30ff 	mov.w	r0, #4294967295
 80023d4:	f8ca 3000 	str.w	r3, [sl]
 80023d8:	89a3      	ldrh	r3, [r4, #12]
 80023da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80023de:	81a3      	strh	r3, [r4, #12]
 80023e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80023e4:	463a      	mov	r2, r7
 80023e6:	6921      	ldr	r1, [r4, #16]
 80023e8:	f000 fab6 	bl	8002958 <memcpy>
 80023ec:	89a3      	ldrh	r3, [r4, #12]
 80023ee:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80023f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80023f6:	81a3      	strh	r3, [r4, #12]
 80023f8:	6126      	str	r6, [r4, #16]
 80023fa:	443e      	add	r6, r7
 80023fc:	6026      	str	r6, [r4, #0]
 80023fe:	464e      	mov	r6, r9
 8002400:	6165      	str	r5, [r4, #20]
 8002402:	1bed      	subs	r5, r5, r7
 8002404:	60a5      	str	r5, [r4, #8]
 8002406:	454e      	cmp	r6, r9
 8002408:	d900      	bls.n	800240c <__ssputs_r+0x84>
 800240a:	464e      	mov	r6, r9
 800240c:	4632      	mov	r2, r6
 800240e:	4641      	mov	r1, r8
 8002410:	6820      	ldr	r0, [r4, #0]
 8002412:	f000 faac 	bl	800296e <memmove>
 8002416:	68a3      	ldr	r3, [r4, #8]
 8002418:	2000      	movs	r0, #0
 800241a:	1b9b      	subs	r3, r3, r6
 800241c:	60a3      	str	r3, [r4, #8]
 800241e:	6823      	ldr	r3, [r4, #0]
 8002420:	441e      	add	r6, r3
 8002422:	6026      	str	r6, [r4, #0]
 8002424:	e7dc      	b.n	80023e0 <__ssputs_r+0x58>
 8002426:	462a      	mov	r2, r5
 8002428:	f000 fb60 	bl	8002aec <_realloc_r>
 800242c:	4606      	mov	r6, r0
 800242e:	2800      	cmp	r0, #0
 8002430:	d1e2      	bne.n	80023f8 <__ssputs_r+0x70>
 8002432:	6921      	ldr	r1, [r4, #16]
 8002434:	4650      	mov	r0, sl
 8002436:	f000 fab3 	bl	80029a0 <_free_r>
 800243a:	e7c8      	b.n	80023ce <__ssputs_r+0x46>

0800243c <_svfiprintf_r>:
 800243c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002440:	461d      	mov	r5, r3
 8002442:	898b      	ldrh	r3, [r1, #12]
 8002444:	b09d      	sub	sp, #116	; 0x74
 8002446:	061f      	lsls	r7, r3, #24
 8002448:	4680      	mov	r8, r0
 800244a:	460c      	mov	r4, r1
 800244c:	4616      	mov	r6, r2
 800244e:	d50f      	bpl.n	8002470 <_svfiprintf_r+0x34>
 8002450:	690b      	ldr	r3, [r1, #16]
 8002452:	b96b      	cbnz	r3, 8002470 <_svfiprintf_r+0x34>
 8002454:	2140      	movs	r1, #64	; 0x40
 8002456:	f000 faef 	bl	8002a38 <_malloc_r>
 800245a:	6020      	str	r0, [r4, #0]
 800245c:	6120      	str	r0, [r4, #16]
 800245e:	b928      	cbnz	r0, 800246c <_svfiprintf_r+0x30>
 8002460:	230c      	movs	r3, #12
 8002462:	f8c8 3000 	str.w	r3, [r8]
 8002466:	f04f 30ff 	mov.w	r0, #4294967295
 800246a:	e0c8      	b.n	80025fe <_svfiprintf_r+0x1c2>
 800246c:	2340      	movs	r3, #64	; 0x40
 800246e:	6163      	str	r3, [r4, #20]
 8002470:	2300      	movs	r3, #0
 8002472:	9309      	str	r3, [sp, #36]	; 0x24
 8002474:	2320      	movs	r3, #32
 8002476:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800247a:	2330      	movs	r3, #48	; 0x30
 800247c:	f04f 0b01 	mov.w	fp, #1
 8002480:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002484:	9503      	str	r5, [sp, #12]
 8002486:	4637      	mov	r7, r6
 8002488:	463d      	mov	r5, r7
 800248a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800248e:	b10b      	cbz	r3, 8002494 <_svfiprintf_r+0x58>
 8002490:	2b25      	cmp	r3, #37	; 0x25
 8002492:	d13e      	bne.n	8002512 <_svfiprintf_r+0xd6>
 8002494:	ebb7 0a06 	subs.w	sl, r7, r6
 8002498:	d00b      	beq.n	80024b2 <_svfiprintf_r+0x76>
 800249a:	4653      	mov	r3, sl
 800249c:	4632      	mov	r2, r6
 800249e:	4621      	mov	r1, r4
 80024a0:	4640      	mov	r0, r8
 80024a2:	f7ff ff71 	bl	8002388 <__ssputs_r>
 80024a6:	3001      	adds	r0, #1
 80024a8:	f000 80a4 	beq.w	80025f4 <_svfiprintf_r+0x1b8>
 80024ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80024ae:	4453      	add	r3, sl
 80024b0:	9309      	str	r3, [sp, #36]	; 0x24
 80024b2:	783b      	ldrb	r3, [r7, #0]
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	f000 809d 	beq.w	80025f4 <_svfiprintf_r+0x1b8>
 80024ba:	2300      	movs	r3, #0
 80024bc:	f04f 32ff 	mov.w	r2, #4294967295
 80024c0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80024c4:	9304      	str	r3, [sp, #16]
 80024c6:	9307      	str	r3, [sp, #28]
 80024c8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80024cc:	931a      	str	r3, [sp, #104]	; 0x68
 80024ce:	462f      	mov	r7, r5
 80024d0:	2205      	movs	r2, #5
 80024d2:	f817 1b01 	ldrb.w	r1, [r7], #1
 80024d6:	4850      	ldr	r0, [pc, #320]	; (8002618 <_svfiprintf_r+0x1dc>)
 80024d8:	f000 fa30 	bl	800293c <memchr>
 80024dc:	9b04      	ldr	r3, [sp, #16]
 80024de:	b9d0      	cbnz	r0, 8002516 <_svfiprintf_r+0xda>
 80024e0:	06d9      	lsls	r1, r3, #27
 80024e2:	bf44      	itt	mi
 80024e4:	2220      	movmi	r2, #32
 80024e6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80024ea:	071a      	lsls	r2, r3, #28
 80024ec:	bf44      	itt	mi
 80024ee:	222b      	movmi	r2, #43	; 0x2b
 80024f0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80024f4:	782a      	ldrb	r2, [r5, #0]
 80024f6:	2a2a      	cmp	r2, #42	; 0x2a
 80024f8:	d015      	beq.n	8002526 <_svfiprintf_r+0xea>
 80024fa:	462f      	mov	r7, r5
 80024fc:	2000      	movs	r0, #0
 80024fe:	250a      	movs	r5, #10
 8002500:	9a07      	ldr	r2, [sp, #28]
 8002502:	4639      	mov	r1, r7
 8002504:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002508:	3b30      	subs	r3, #48	; 0x30
 800250a:	2b09      	cmp	r3, #9
 800250c:	d94d      	bls.n	80025aa <_svfiprintf_r+0x16e>
 800250e:	b1b8      	cbz	r0, 8002540 <_svfiprintf_r+0x104>
 8002510:	e00f      	b.n	8002532 <_svfiprintf_r+0xf6>
 8002512:	462f      	mov	r7, r5
 8002514:	e7b8      	b.n	8002488 <_svfiprintf_r+0x4c>
 8002516:	4a40      	ldr	r2, [pc, #256]	; (8002618 <_svfiprintf_r+0x1dc>)
 8002518:	463d      	mov	r5, r7
 800251a:	1a80      	subs	r0, r0, r2
 800251c:	fa0b f000 	lsl.w	r0, fp, r0
 8002520:	4318      	orrs	r0, r3
 8002522:	9004      	str	r0, [sp, #16]
 8002524:	e7d3      	b.n	80024ce <_svfiprintf_r+0x92>
 8002526:	9a03      	ldr	r2, [sp, #12]
 8002528:	1d11      	adds	r1, r2, #4
 800252a:	6812      	ldr	r2, [r2, #0]
 800252c:	9103      	str	r1, [sp, #12]
 800252e:	2a00      	cmp	r2, #0
 8002530:	db01      	blt.n	8002536 <_svfiprintf_r+0xfa>
 8002532:	9207      	str	r2, [sp, #28]
 8002534:	e004      	b.n	8002540 <_svfiprintf_r+0x104>
 8002536:	4252      	negs	r2, r2
 8002538:	f043 0302 	orr.w	r3, r3, #2
 800253c:	9207      	str	r2, [sp, #28]
 800253e:	9304      	str	r3, [sp, #16]
 8002540:	783b      	ldrb	r3, [r7, #0]
 8002542:	2b2e      	cmp	r3, #46	; 0x2e
 8002544:	d10c      	bne.n	8002560 <_svfiprintf_r+0x124>
 8002546:	787b      	ldrb	r3, [r7, #1]
 8002548:	2b2a      	cmp	r3, #42	; 0x2a
 800254a:	d133      	bne.n	80025b4 <_svfiprintf_r+0x178>
 800254c:	9b03      	ldr	r3, [sp, #12]
 800254e:	3702      	adds	r7, #2
 8002550:	1d1a      	adds	r2, r3, #4
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	9203      	str	r2, [sp, #12]
 8002556:	2b00      	cmp	r3, #0
 8002558:	bfb8      	it	lt
 800255a:	f04f 33ff 	movlt.w	r3, #4294967295
 800255e:	9305      	str	r3, [sp, #20]
 8002560:	4d2e      	ldr	r5, [pc, #184]	; (800261c <_svfiprintf_r+0x1e0>)
 8002562:	2203      	movs	r2, #3
 8002564:	7839      	ldrb	r1, [r7, #0]
 8002566:	4628      	mov	r0, r5
 8002568:	f000 f9e8 	bl	800293c <memchr>
 800256c:	b138      	cbz	r0, 800257e <_svfiprintf_r+0x142>
 800256e:	2340      	movs	r3, #64	; 0x40
 8002570:	1b40      	subs	r0, r0, r5
 8002572:	fa03 f000 	lsl.w	r0, r3, r0
 8002576:	9b04      	ldr	r3, [sp, #16]
 8002578:	3701      	adds	r7, #1
 800257a:	4303      	orrs	r3, r0
 800257c:	9304      	str	r3, [sp, #16]
 800257e:	7839      	ldrb	r1, [r7, #0]
 8002580:	2206      	movs	r2, #6
 8002582:	4827      	ldr	r0, [pc, #156]	; (8002620 <_svfiprintf_r+0x1e4>)
 8002584:	1c7e      	adds	r6, r7, #1
 8002586:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800258a:	f000 f9d7 	bl	800293c <memchr>
 800258e:	2800      	cmp	r0, #0
 8002590:	d038      	beq.n	8002604 <_svfiprintf_r+0x1c8>
 8002592:	4b24      	ldr	r3, [pc, #144]	; (8002624 <_svfiprintf_r+0x1e8>)
 8002594:	bb13      	cbnz	r3, 80025dc <_svfiprintf_r+0x1a0>
 8002596:	9b03      	ldr	r3, [sp, #12]
 8002598:	3307      	adds	r3, #7
 800259a:	f023 0307 	bic.w	r3, r3, #7
 800259e:	3308      	adds	r3, #8
 80025a0:	9303      	str	r3, [sp, #12]
 80025a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80025a4:	444b      	add	r3, r9
 80025a6:	9309      	str	r3, [sp, #36]	; 0x24
 80025a8:	e76d      	b.n	8002486 <_svfiprintf_r+0x4a>
 80025aa:	fb05 3202 	mla	r2, r5, r2, r3
 80025ae:	2001      	movs	r0, #1
 80025b0:	460f      	mov	r7, r1
 80025b2:	e7a6      	b.n	8002502 <_svfiprintf_r+0xc6>
 80025b4:	2300      	movs	r3, #0
 80025b6:	250a      	movs	r5, #10
 80025b8:	4619      	mov	r1, r3
 80025ba:	3701      	adds	r7, #1
 80025bc:	9305      	str	r3, [sp, #20]
 80025be:	4638      	mov	r0, r7
 80025c0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80025c4:	3a30      	subs	r2, #48	; 0x30
 80025c6:	2a09      	cmp	r2, #9
 80025c8:	d903      	bls.n	80025d2 <_svfiprintf_r+0x196>
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d0c8      	beq.n	8002560 <_svfiprintf_r+0x124>
 80025ce:	9105      	str	r1, [sp, #20]
 80025d0:	e7c6      	b.n	8002560 <_svfiprintf_r+0x124>
 80025d2:	fb05 2101 	mla	r1, r5, r1, r2
 80025d6:	2301      	movs	r3, #1
 80025d8:	4607      	mov	r7, r0
 80025da:	e7f0      	b.n	80025be <_svfiprintf_r+0x182>
 80025dc:	ab03      	add	r3, sp, #12
 80025de:	9300      	str	r3, [sp, #0]
 80025e0:	4622      	mov	r2, r4
 80025e2:	4b11      	ldr	r3, [pc, #68]	; (8002628 <_svfiprintf_r+0x1ec>)
 80025e4:	a904      	add	r1, sp, #16
 80025e6:	4640      	mov	r0, r8
 80025e8:	f3af 8000 	nop.w
 80025ec:	f1b0 3fff 	cmp.w	r0, #4294967295
 80025f0:	4681      	mov	r9, r0
 80025f2:	d1d6      	bne.n	80025a2 <_svfiprintf_r+0x166>
 80025f4:	89a3      	ldrh	r3, [r4, #12]
 80025f6:	065b      	lsls	r3, r3, #25
 80025f8:	f53f af35 	bmi.w	8002466 <_svfiprintf_r+0x2a>
 80025fc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80025fe:	b01d      	add	sp, #116	; 0x74
 8002600:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002604:	ab03      	add	r3, sp, #12
 8002606:	9300      	str	r3, [sp, #0]
 8002608:	4622      	mov	r2, r4
 800260a:	4b07      	ldr	r3, [pc, #28]	; (8002628 <_svfiprintf_r+0x1ec>)
 800260c:	a904      	add	r1, sp, #16
 800260e:	4640      	mov	r0, r8
 8002610:	f000 f882 	bl	8002718 <_printf_i>
 8002614:	e7ea      	b.n	80025ec <_svfiprintf_r+0x1b0>
 8002616:	bf00      	nop
 8002618:	08002c04 	.word	0x08002c04
 800261c:	08002c0a 	.word	0x08002c0a
 8002620:	08002c0e 	.word	0x08002c0e
 8002624:	00000000 	.word	0x00000000
 8002628:	08002389 	.word	0x08002389

0800262c <_printf_common>:
 800262c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002630:	4691      	mov	r9, r2
 8002632:	461f      	mov	r7, r3
 8002634:	688a      	ldr	r2, [r1, #8]
 8002636:	690b      	ldr	r3, [r1, #16]
 8002638:	4606      	mov	r6, r0
 800263a:	4293      	cmp	r3, r2
 800263c:	bfb8      	it	lt
 800263e:	4613      	movlt	r3, r2
 8002640:	f8c9 3000 	str.w	r3, [r9]
 8002644:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002648:	460c      	mov	r4, r1
 800264a:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800264e:	b112      	cbz	r2, 8002656 <_printf_common+0x2a>
 8002650:	3301      	adds	r3, #1
 8002652:	f8c9 3000 	str.w	r3, [r9]
 8002656:	6823      	ldr	r3, [r4, #0]
 8002658:	0699      	lsls	r1, r3, #26
 800265a:	bf42      	ittt	mi
 800265c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8002660:	3302      	addmi	r3, #2
 8002662:	f8c9 3000 	strmi.w	r3, [r9]
 8002666:	6825      	ldr	r5, [r4, #0]
 8002668:	f015 0506 	ands.w	r5, r5, #6
 800266c:	d107      	bne.n	800267e <_printf_common+0x52>
 800266e:	f104 0a19 	add.w	sl, r4, #25
 8002672:	68e3      	ldr	r3, [r4, #12]
 8002674:	f8d9 2000 	ldr.w	r2, [r9]
 8002678:	1a9b      	subs	r3, r3, r2
 800267a:	42ab      	cmp	r3, r5
 800267c:	dc29      	bgt.n	80026d2 <_printf_common+0xa6>
 800267e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8002682:	6822      	ldr	r2, [r4, #0]
 8002684:	3300      	adds	r3, #0
 8002686:	bf18      	it	ne
 8002688:	2301      	movne	r3, #1
 800268a:	0692      	lsls	r2, r2, #26
 800268c:	d42e      	bmi.n	80026ec <_printf_common+0xc0>
 800268e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002692:	4639      	mov	r1, r7
 8002694:	4630      	mov	r0, r6
 8002696:	47c0      	blx	r8
 8002698:	3001      	adds	r0, #1
 800269a:	d021      	beq.n	80026e0 <_printf_common+0xb4>
 800269c:	6823      	ldr	r3, [r4, #0]
 800269e:	68e5      	ldr	r5, [r4, #12]
 80026a0:	f003 0306 	and.w	r3, r3, #6
 80026a4:	2b04      	cmp	r3, #4
 80026a6:	bf18      	it	ne
 80026a8:	2500      	movne	r5, #0
 80026aa:	f8d9 2000 	ldr.w	r2, [r9]
 80026ae:	f04f 0900 	mov.w	r9, #0
 80026b2:	bf08      	it	eq
 80026b4:	1aad      	subeq	r5, r5, r2
 80026b6:	68a3      	ldr	r3, [r4, #8]
 80026b8:	6922      	ldr	r2, [r4, #16]
 80026ba:	bf08      	it	eq
 80026bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80026c0:	4293      	cmp	r3, r2
 80026c2:	bfc4      	itt	gt
 80026c4:	1a9b      	subgt	r3, r3, r2
 80026c6:	18ed      	addgt	r5, r5, r3
 80026c8:	341a      	adds	r4, #26
 80026ca:	454d      	cmp	r5, r9
 80026cc:	d11a      	bne.n	8002704 <_printf_common+0xd8>
 80026ce:	2000      	movs	r0, #0
 80026d0:	e008      	b.n	80026e4 <_printf_common+0xb8>
 80026d2:	2301      	movs	r3, #1
 80026d4:	4652      	mov	r2, sl
 80026d6:	4639      	mov	r1, r7
 80026d8:	4630      	mov	r0, r6
 80026da:	47c0      	blx	r8
 80026dc:	3001      	adds	r0, #1
 80026de:	d103      	bne.n	80026e8 <_printf_common+0xbc>
 80026e0:	f04f 30ff 	mov.w	r0, #4294967295
 80026e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80026e8:	3501      	adds	r5, #1
 80026ea:	e7c2      	b.n	8002672 <_printf_common+0x46>
 80026ec:	2030      	movs	r0, #48	; 0x30
 80026ee:	18e1      	adds	r1, r4, r3
 80026f0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80026f4:	1c5a      	adds	r2, r3, #1
 80026f6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80026fa:	4422      	add	r2, r4
 80026fc:	3302      	adds	r3, #2
 80026fe:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002702:	e7c4      	b.n	800268e <_printf_common+0x62>
 8002704:	2301      	movs	r3, #1
 8002706:	4622      	mov	r2, r4
 8002708:	4639      	mov	r1, r7
 800270a:	4630      	mov	r0, r6
 800270c:	47c0      	blx	r8
 800270e:	3001      	adds	r0, #1
 8002710:	d0e6      	beq.n	80026e0 <_printf_common+0xb4>
 8002712:	f109 0901 	add.w	r9, r9, #1
 8002716:	e7d8      	b.n	80026ca <_printf_common+0x9e>

08002718 <_printf_i>:
 8002718:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800271c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8002720:	460c      	mov	r4, r1
 8002722:	7e09      	ldrb	r1, [r1, #24]
 8002724:	b085      	sub	sp, #20
 8002726:	296e      	cmp	r1, #110	; 0x6e
 8002728:	4617      	mov	r7, r2
 800272a:	4606      	mov	r6, r0
 800272c:	4698      	mov	r8, r3
 800272e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8002730:	f000 80b3 	beq.w	800289a <_printf_i+0x182>
 8002734:	d822      	bhi.n	800277c <_printf_i+0x64>
 8002736:	2963      	cmp	r1, #99	; 0x63
 8002738:	d036      	beq.n	80027a8 <_printf_i+0x90>
 800273a:	d80a      	bhi.n	8002752 <_printf_i+0x3a>
 800273c:	2900      	cmp	r1, #0
 800273e:	f000 80b9 	beq.w	80028b4 <_printf_i+0x19c>
 8002742:	2958      	cmp	r1, #88	; 0x58
 8002744:	f000 8083 	beq.w	800284e <_printf_i+0x136>
 8002748:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800274c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8002750:	e032      	b.n	80027b8 <_printf_i+0xa0>
 8002752:	2964      	cmp	r1, #100	; 0x64
 8002754:	d001      	beq.n	800275a <_printf_i+0x42>
 8002756:	2969      	cmp	r1, #105	; 0x69
 8002758:	d1f6      	bne.n	8002748 <_printf_i+0x30>
 800275a:	6820      	ldr	r0, [r4, #0]
 800275c:	6813      	ldr	r3, [r2, #0]
 800275e:	0605      	lsls	r5, r0, #24
 8002760:	f103 0104 	add.w	r1, r3, #4
 8002764:	d52a      	bpl.n	80027bc <_printf_i+0xa4>
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	6011      	str	r1, [r2, #0]
 800276a:	2b00      	cmp	r3, #0
 800276c:	da03      	bge.n	8002776 <_printf_i+0x5e>
 800276e:	222d      	movs	r2, #45	; 0x2d
 8002770:	425b      	negs	r3, r3
 8002772:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8002776:	486f      	ldr	r0, [pc, #444]	; (8002934 <_printf_i+0x21c>)
 8002778:	220a      	movs	r2, #10
 800277a:	e039      	b.n	80027f0 <_printf_i+0xd8>
 800277c:	2973      	cmp	r1, #115	; 0x73
 800277e:	f000 809d 	beq.w	80028bc <_printf_i+0x1a4>
 8002782:	d808      	bhi.n	8002796 <_printf_i+0x7e>
 8002784:	296f      	cmp	r1, #111	; 0x6f
 8002786:	d020      	beq.n	80027ca <_printf_i+0xb2>
 8002788:	2970      	cmp	r1, #112	; 0x70
 800278a:	d1dd      	bne.n	8002748 <_printf_i+0x30>
 800278c:	6823      	ldr	r3, [r4, #0]
 800278e:	f043 0320 	orr.w	r3, r3, #32
 8002792:	6023      	str	r3, [r4, #0]
 8002794:	e003      	b.n	800279e <_printf_i+0x86>
 8002796:	2975      	cmp	r1, #117	; 0x75
 8002798:	d017      	beq.n	80027ca <_printf_i+0xb2>
 800279a:	2978      	cmp	r1, #120	; 0x78
 800279c:	d1d4      	bne.n	8002748 <_printf_i+0x30>
 800279e:	2378      	movs	r3, #120	; 0x78
 80027a0:	4865      	ldr	r0, [pc, #404]	; (8002938 <_printf_i+0x220>)
 80027a2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80027a6:	e055      	b.n	8002854 <_printf_i+0x13c>
 80027a8:	6813      	ldr	r3, [r2, #0]
 80027aa:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80027ae:	1d19      	adds	r1, r3, #4
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	6011      	str	r1, [r2, #0]
 80027b4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80027b8:	2301      	movs	r3, #1
 80027ba:	e08c      	b.n	80028d6 <_printf_i+0x1be>
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f010 0f40 	tst.w	r0, #64	; 0x40
 80027c2:	6011      	str	r1, [r2, #0]
 80027c4:	bf18      	it	ne
 80027c6:	b21b      	sxthne	r3, r3
 80027c8:	e7cf      	b.n	800276a <_printf_i+0x52>
 80027ca:	6813      	ldr	r3, [r2, #0]
 80027cc:	6825      	ldr	r5, [r4, #0]
 80027ce:	1d18      	adds	r0, r3, #4
 80027d0:	6010      	str	r0, [r2, #0]
 80027d2:	0628      	lsls	r0, r5, #24
 80027d4:	d501      	bpl.n	80027da <_printf_i+0xc2>
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	e002      	b.n	80027e0 <_printf_i+0xc8>
 80027da:	0668      	lsls	r0, r5, #25
 80027dc:	d5fb      	bpl.n	80027d6 <_printf_i+0xbe>
 80027de:	881b      	ldrh	r3, [r3, #0]
 80027e0:	296f      	cmp	r1, #111	; 0x6f
 80027e2:	bf14      	ite	ne
 80027e4:	220a      	movne	r2, #10
 80027e6:	2208      	moveq	r2, #8
 80027e8:	4852      	ldr	r0, [pc, #328]	; (8002934 <_printf_i+0x21c>)
 80027ea:	2100      	movs	r1, #0
 80027ec:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80027f0:	6865      	ldr	r5, [r4, #4]
 80027f2:	2d00      	cmp	r5, #0
 80027f4:	60a5      	str	r5, [r4, #8]
 80027f6:	f2c0 8095 	blt.w	8002924 <_printf_i+0x20c>
 80027fa:	6821      	ldr	r1, [r4, #0]
 80027fc:	f021 0104 	bic.w	r1, r1, #4
 8002800:	6021      	str	r1, [r4, #0]
 8002802:	2b00      	cmp	r3, #0
 8002804:	d13d      	bne.n	8002882 <_printf_i+0x16a>
 8002806:	2d00      	cmp	r5, #0
 8002808:	f040 808e 	bne.w	8002928 <_printf_i+0x210>
 800280c:	4665      	mov	r5, ip
 800280e:	2a08      	cmp	r2, #8
 8002810:	d10b      	bne.n	800282a <_printf_i+0x112>
 8002812:	6823      	ldr	r3, [r4, #0]
 8002814:	07db      	lsls	r3, r3, #31
 8002816:	d508      	bpl.n	800282a <_printf_i+0x112>
 8002818:	6923      	ldr	r3, [r4, #16]
 800281a:	6862      	ldr	r2, [r4, #4]
 800281c:	429a      	cmp	r2, r3
 800281e:	bfde      	ittt	le
 8002820:	2330      	movle	r3, #48	; 0x30
 8002822:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002826:	f105 35ff 	addle.w	r5, r5, #4294967295
 800282a:	ebac 0305 	sub.w	r3, ip, r5
 800282e:	6123      	str	r3, [r4, #16]
 8002830:	f8cd 8000 	str.w	r8, [sp]
 8002834:	463b      	mov	r3, r7
 8002836:	aa03      	add	r2, sp, #12
 8002838:	4621      	mov	r1, r4
 800283a:	4630      	mov	r0, r6
 800283c:	f7ff fef6 	bl	800262c <_printf_common>
 8002840:	3001      	adds	r0, #1
 8002842:	d14d      	bne.n	80028e0 <_printf_i+0x1c8>
 8002844:	f04f 30ff 	mov.w	r0, #4294967295
 8002848:	b005      	add	sp, #20
 800284a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800284e:	4839      	ldr	r0, [pc, #228]	; (8002934 <_printf_i+0x21c>)
 8002850:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8002854:	6813      	ldr	r3, [r2, #0]
 8002856:	6821      	ldr	r1, [r4, #0]
 8002858:	1d1d      	adds	r5, r3, #4
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	6015      	str	r5, [r2, #0]
 800285e:	060a      	lsls	r2, r1, #24
 8002860:	d50b      	bpl.n	800287a <_printf_i+0x162>
 8002862:	07ca      	lsls	r2, r1, #31
 8002864:	bf44      	itt	mi
 8002866:	f041 0120 	orrmi.w	r1, r1, #32
 800286a:	6021      	strmi	r1, [r4, #0]
 800286c:	b91b      	cbnz	r3, 8002876 <_printf_i+0x15e>
 800286e:	6822      	ldr	r2, [r4, #0]
 8002870:	f022 0220 	bic.w	r2, r2, #32
 8002874:	6022      	str	r2, [r4, #0]
 8002876:	2210      	movs	r2, #16
 8002878:	e7b7      	b.n	80027ea <_printf_i+0xd2>
 800287a:	064d      	lsls	r5, r1, #25
 800287c:	bf48      	it	mi
 800287e:	b29b      	uxthmi	r3, r3
 8002880:	e7ef      	b.n	8002862 <_printf_i+0x14a>
 8002882:	4665      	mov	r5, ip
 8002884:	fbb3 f1f2 	udiv	r1, r3, r2
 8002888:	fb02 3311 	mls	r3, r2, r1, r3
 800288c:	5cc3      	ldrb	r3, [r0, r3]
 800288e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8002892:	460b      	mov	r3, r1
 8002894:	2900      	cmp	r1, #0
 8002896:	d1f5      	bne.n	8002884 <_printf_i+0x16c>
 8002898:	e7b9      	b.n	800280e <_printf_i+0xf6>
 800289a:	6813      	ldr	r3, [r2, #0]
 800289c:	6825      	ldr	r5, [r4, #0]
 800289e:	1d18      	adds	r0, r3, #4
 80028a0:	6961      	ldr	r1, [r4, #20]
 80028a2:	6010      	str	r0, [r2, #0]
 80028a4:	0628      	lsls	r0, r5, #24
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	d501      	bpl.n	80028ae <_printf_i+0x196>
 80028aa:	6019      	str	r1, [r3, #0]
 80028ac:	e002      	b.n	80028b4 <_printf_i+0x19c>
 80028ae:	066a      	lsls	r2, r5, #25
 80028b0:	d5fb      	bpl.n	80028aa <_printf_i+0x192>
 80028b2:	8019      	strh	r1, [r3, #0]
 80028b4:	2300      	movs	r3, #0
 80028b6:	4665      	mov	r5, ip
 80028b8:	6123      	str	r3, [r4, #16]
 80028ba:	e7b9      	b.n	8002830 <_printf_i+0x118>
 80028bc:	6813      	ldr	r3, [r2, #0]
 80028be:	1d19      	adds	r1, r3, #4
 80028c0:	6011      	str	r1, [r2, #0]
 80028c2:	681d      	ldr	r5, [r3, #0]
 80028c4:	6862      	ldr	r2, [r4, #4]
 80028c6:	2100      	movs	r1, #0
 80028c8:	4628      	mov	r0, r5
 80028ca:	f000 f837 	bl	800293c <memchr>
 80028ce:	b108      	cbz	r0, 80028d4 <_printf_i+0x1bc>
 80028d0:	1b40      	subs	r0, r0, r5
 80028d2:	6060      	str	r0, [r4, #4]
 80028d4:	6863      	ldr	r3, [r4, #4]
 80028d6:	6123      	str	r3, [r4, #16]
 80028d8:	2300      	movs	r3, #0
 80028da:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80028de:	e7a7      	b.n	8002830 <_printf_i+0x118>
 80028e0:	6923      	ldr	r3, [r4, #16]
 80028e2:	462a      	mov	r2, r5
 80028e4:	4639      	mov	r1, r7
 80028e6:	4630      	mov	r0, r6
 80028e8:	47c0      	blx	r8
 80028ea:	3001      	adds	r0, #1
 80028ec:	d0aa      	beq.n	8002844 <_printf_i+0x12c>
 80028ee:	6823      	ldr	r3, [r4, #0]
 80028f0:	079b      	lsls	r3, r3, #30
 80028f2:	d413      	bmi.n	800291c <_printf_i+0x204>
 80028f4:	68e0      	ldr	r0, [r4, #12]
 80028f6:	9b03      	ldr	r3, [sp, #12]
 80028f8:	4298      	cmp	r0, r3
 80028fa:	bfb8      	it	lt
 80028fc:	4618      	movlt	r0, r3
 80028fe:	e7a3      	b.n	8002848 <_printf_i+0x130>
 8002900:	2301      	movs	r3, #1
 8002902:	464a      	mov	r2, r9
 8002904:	4639      	mov	r1, r7
 8002906:	4630      	mov	r0, r6
 8002908:	47c0      	blx	r8
 800290a:	3001      	adds	r0, #1
 800290c:	d09a      	beq.n	8002844 <_printf_i+0x12c>
 800290e:	3501      	adds	r5, #1
 8002910:	68e3      	ldr	r3, [r4, #12]
 8002912:	9a03      	ldr	r2, [sp, #12]
 8002914:	1a9b      	subs	r3, r3, r2
 8002916:	42ab      	cmp	r3, r5
 8002918:	dcf2      	bgt.n	8002900 <_printf_i+0x1e8>
 800291a:	e7eb      	b.n	80028f4 <_printf_i+0x1dc>
 800291c:	2500      	movs	r5, #0
 800291e:	f104 0919 	add.w	r9, r4, #25
 8002922:	e7f5      	b.n	8002910 <_printf_i+0x1f8>
 8002924:	2b00      	cmp	r3, #0
 8002926:	d1ac      	bne.n	8002882 <_printf_i+0x16a>
 8002928:	7803      	ldrb	r3, [r0, #0]
 800292a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800292e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002932:	e76c      	b.n	800280e <_printf_i+0xf6>
 8002934:	08002c15 	.word	0x08002c15
 8002938:	08002c26 	.word	0x08002c26

0800293c <memchr>:
 800293c:	b510      	push	{r4, lr}
 800293e:	b2c9      	uxtb	r1, r1
 8002940:	4402      	add	r2, r0
 8002942:	4290      	cmp	r0, r2
 8002944:	4603      	mov	r3, r0
 8002946:	d101      	bne.n	800294c <memchr+0x10>
 8002948:	2300      	movs	r3, #0
 800294a:	e003      	b.n	8002954 <memchr+0x18>
 800294c:	781c      	ldrb	r4, [r3, #0]
 800294e:	3001      	adds	r0, #1
 8002950:	428c      	cmp	r4, r1
 8002952:	d1f6      	bne.n	8002942 <memchr+0x6>
 8002954:	4618      	mov	r0, r3
 8002956:	bd10      	pop	{r4, pc}

08002958 <memcpy>:
 8002958:	b510      	push	{r4, lr}
 800295a:	1e43      	subs	r3, r0, #1
 800295c:	440a      	add	r2, r1
 800295e:	4291      	cmp	r1, r2
 8002960:	d100      	bne.n	8002964 <memcpy+0xc>
 8002962:	bd10      	pop	{r4, pc}
 8002964:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002968:	f803 4f01 	strb.w	r4, [r3, #1]!
 800296c:	e7f7      	b.n	800295e <memcpy+0x6>

0800296e <memmove>:
 800296e:	4288      	cmp	r0, r1
 8002970:	b510      	push	{r4, lr}
 8002972:	eb01 0302 	add.w	r3, r1, r2
 8002976:	d807      	bhi.n	8002988 <memmove+0x1a>
 8002978:	1e42      	subs	r2, r0, #1
 800297a:	4299      	cmp	r1, r3
 800297c:	d00a      	beq.n	8002994 <memmove+0x26>
 800297e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002982:	f802 4f01 	strb.w	r4, [r2, #1]!
 8002986:	e7f8      	b.n	800297a <memmove+0xc>
 8002988:	4283      	cmp	r3, r0
 800298a:	d9f5      	bls.n	8002978 <memmove+0xa>
 800298c:	1881      	adds	r1, r0, r2
 800298e:	1ad2      	subs	r2, r2, r3
 8002990:	42d3      	cmn	r3, r2
 8002992:	d100      	bne.n	8002996 <memmove+0x28>
 8002994:	bd10      	pop	{r4, pc}
 8002996:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800299a:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800299e:	e7f7      	b.n	8002990 <memmove+0x22>

080029a0 <_free_r>:
 80029a0:	b538      	push	{r3, r4, r5, lr}
 80029a2:	4605      	mov	r5, r0
 80029a4:	2900      	cmp	r1, #0
 80029a6:	d043      	beq.n	8002a30 <_free_r+0x90>
 80029a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80029ac:	1f0c      	subs	r4, r1, #4
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	bfb8      	it	lt
 80029b2:	18e4      	addlt	r4, r4, r3
 80029b4:	f000 f8d0 	bl	8002b58 <__malloc_lock>
 80029b8:	4a1e      	ldr	r2, [pc, #120]	; (8002a34 <_free_r+0x94>)
 80029ba:	6813      	ldr	r3, [r2, #0]
 80029bc:	4610      	mov	r0, r2
 80029be:	b933      	cbnz	r3, 80029ce <_free_r+0x2e>
 80029c0:	6063      	str	r3, [r4, #4]
 80029c2:	6014      	str	r4, [r2, #0]
 80029c4:	4628      	mov	r0, r5
 80029c6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80029ca:	f000 b8c6 	b.w	8002b5a <__malloc_unlock>
 80029ce:	42a3      	cmp	r3, r4
 80029d0:	d90b      	bls.n	80029ea <_free_r+0x4a>
 80029d2:	6821      	ldr	r1, [r4, #0]
 80029d4:	1862      	adds	r2, r4, r1
 80029d6:	4293      	cmp	r3, r2
 80029d8:	bf01      	itttt	eq
 80029da:	681a      	ldreq	r2, [r3, #0]
 80029dc:	685b      	ldreq	r3, [r3, #4]
 80029de:	1852      	addeq	r2, r2, r1
 80029e0:	6022      	streq	r2, [r4, #0]
 80029e2:	6063      	str	r3, [r4, #4]
 80029e4:	6004      	str	r4, [r0, #0]
 80029e6:	e7ed      	b.n	80029c4 <_free_r+0x24>
 80029e8:	4613      	mov	r3, r2
 80029ea:	685a      	ldr	r2, [r3, #4]
 80029ec:	b10a      	cbz	r2, 80029f2 <_free_r+0x52>
 80029ee:	42a2      	cmp	r2, r4
 80029f0:	d9fa      	bls.n	80029e8 <_free_r+0x48>
 80029f2:	6819      	ldr	r1, [r3, #0]
 80029f4:	1858      	adds	r0, r3, r1
 80029f6:	42a0      	cmp	r0, r4
 80029f8:	d10b      	bne.n	8002a12 <_free_r+0x72>
 80029fa:	6820      	ldr	r0, [r4, #0]
 80029fc:	4401      	add	r1, r0
 80029fe:	1858      	adds	r0, r3, r1
 8002a00:	4282      	cmp	r2, r0
 8002a02:	6019      	str	r1, [r3, #0]
 8002a04:	d1de      	bne.n	80029c4 <_free_r+0x24>
 8002a06:	6810      	ldr	r0, [r2, #0]
 8002a08:	6852      	ldr	r2, [r2, #4]
 8002a0a:	4401      	add	r1, r0
 8002a0c:	6019      	str	r1, [r3, #0]
 8002a0e:	605a      	str	r2, [r3, #4]
 8002a10:	e7d8      	b.n	80029c4 <_free_r+0x24>
 8002a12:	d902      	bls.n	8002a1a <_free_r+0x7a>
 8002a14:	230c      	movs	r3, #12
 8002a16:	602b      	str	r3, [r5, #0]
 8002a18:	e7d4      	b.n	80029c4 <_free_r+0x24>
 8002a1a:	6820      	ldr	r0, [r4, #0]
 8002a1c:	1821      	adds	r1, r4, r0
 8002a1e:	428a      	cmp	r2, r1
 8002a20:	bf01      	itttt	eq
 8002a22:	6811      	ldreq	r1, [r2, #0]
 8002a24:	6852      	ldreq	r2, [r2, #4]
 8002a26:	1809      	addeq	r1, r1, r0
 8002a28:	6021      	streq	r1, [r4, #0]
 8002a2a:	6062      	str	r2, [r4, #4]
 8002a2c:	605c      	str	r4, [r3, #4]
 8002a2e:	e7c9      	b.n	80029c4 <_free_r+0x24>
 8002a30:	bd38      	pop	{r3, r4, r5, pc}
 8002a32:	bf00      	nop
 8002a34:	20000090 	.word	0x20000090

08002a38 <_malloc_r>:
 8002a38:	b570      	push	{r4, r5, r6, lr}
 8002a3a:	1ccd      	adds	r5, r1, #3
 8002a3c:	f025 0503 	bic.w	r5, r5, #3
 8002a40:	3508      	adds	r5, #8
 8002a42:	2d0c      	cmp	r5, #12
 8002a44:	bf38      	it	cc
 8002a46:	250c      	movcc	r5, #12
 8002a48:	2d00      	cmp	r5, #0
 8002a4a:	4606      	mov	r6, r0
 8002a4c:	db01      	blt.n	8002a52 <_malloc_r+0x1a>
 8002a4e:	42a9      	cmp	r1, r5
 8002a50:	d903      	bls.n	8002a5a <_malloc_r+0x22>
 8002a52:	230c      	movs	r3, #12
 8002a54:	6033      	str	r3, [r6, #0]
 8002a56:	2000      	movs	r0, #0
 8002a58:	bd70      	pop	{r4, r5, r6, pc}
 8002a5a:	f000 f87d 	bl	8002b58 <__malloc_lock>
 8002a5e:	4a21      	ldr	r2, [pc, #132]	; (8002ae4 <_malloc_r+0xac>)
 8002a60:	6814      	ldr	r4, [r2, #0]
 8002a62:	4621      	mov	r1, r4
 8002a64:	b991      	cbnz	r1, 8002a8c <_malloc_r+0x54>
 8002a66:	4c20      	ldr	r4, [pc, #128]	; (8002ae8 <_malloc_r+0xb0>)
 8002a68:	6823      	ldr	r3, [r4, #0]
 8002a6a:	b91b      	cbnz	r3, 8002a74 <_malloc_r+0x3c>
 8002a6c:	4630      	mov	r0, r6
 8002a6e:	f000 f863 	bl	8002b38 <_sbrk_r>
 8002a72:	6020      	str	r0, [r4, #0]
 8002a74:	4629      	mov	r1, r5
 8002a76:	4630      	mov	r0, r6
 8002a78:	f000 f85e 	bl	8002b38 <_sbrk_r>
 8002a7c:	1c43      	adds	r3, r0, #1
 8002a7e:	d124      	bne.n	8002aca <_malloc_r+0x92>
 8002a80:	230c      	movs	r3, #12
 8002a82:	4630      	mov	r0, r6
 8002a84:	6033      	str	r3, [r6, #0]
 8002a86:	f000 f868 	bl	8002b5a <__malloc_unlock>
 8002a8a:	e7e4      	b.n	8002a56 <_malloc_r+0x1e>
 8002a8c:	680b      	ldr	r3, [r1, #0]
 8002a8e:	1b5b      	subs	r3, r3, r5
 8002a90:	d418      	bmi.n	8002ac4 <_malloc_r+0x8c>
 8002a92:	2b0b      	cmp	r3, #11
 8002a94:	d90f      	bls.n	8002ab6 <_malloc_r+0x7e>
 8002a96:	600b      	str	r3, [r1, #0]
 8002a98:	18cc      	adds	r4, r1, r3
 8002a9a:	50cd      	str	r5, [r1, r3]
 8002a9c:	4630      	mov	r0, r6
 8002a9e:	f000 f85c 	bl	8002b5a <__malloc_unlock>
 8002aa2:	f104 000b 	add.w	r0, r4, #11
 8002aa6:	1d23      	adds	r3, r4, #4
 8002aa8:	f020 0007 	bic.w	r0, r0, #7
 8002aac:	1ac3      	subs	r3, r0, r3
 8002aae:	d0d3      	beq.n	8002a58 <_malloc_r+0x20>
 8002ab0:	425a      	negs	r2, r3
 8002ab2:	50e2      	str	r2, [r4, r3]
 8002ab4:	e7d0      	b.n	8002a58 <_malloc_r+0x20>
 8002ab6:	684b      	ldr	r3, [r1, #4]
 8002ab8:	428c      	cmp	r4, r1
 8002aba:	bf16      	itet	ne
 8002abc:	6063      	strne	r3, [r4, #4]
 8002abe:	6013      	streq	r3, [r2, #0]
 8002ac0:	460c      	movne	r4, r1
 8002ac2:	e7eb      	b.n	8002a9c <_malloc_r+0x64>
 8002ac4:	460c      	mov	r4, r1
 8002ac6:	6849      	ldr	r1, [r1, #4]
 8002ac8:	e7cc      	b.n	8002a64 <_malloc_r+0x2c>
 8002aca:	1cc4      	adds	r4, r0, #3
 8002acc:	f024 0403 	bic.w	r4, r4, #3
 8002ad0:	42a0      	cmp	r0, r4
 8002ad2:	d005      	beq.n	8002ae0 <_malloc_r+0xa8>
 8002ad4:	1a21      	subs	r1, r4, r0
 8002ad6:	4630      	mov	r0, r6
 8002ad8:	f000 f82e 	bl	8002b38 <_sbrk_r>
 8002adc:	3001      	adds	r0, #1
 8002ade:	d0cf      	beq.n	8002a80 <_malloc_r+0x48>
 8002ae0:	6025      	str	r5, [r4, #0]
 8002ae2:	e7db      	b.n	8002a9c <_malloc_r+0x64>
 8002ae4:	20000090 	.word	0x20000090
 8002ae8:	20000094 	.word	0x20000094

08002aec <_realloc_r>:
 8002aec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002aee:	4607      	mov	r7, r0
 8002af0:	4614      	mov	r4, r2
 8002af2:	460e      	mov	r6, r1
 8002af4:	b921      	cbnz	r1, 8002b00 <_realloc_r+0x14>
 8002af6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8002afa:	4611      	mov	r1, r2
 8002afc:	f7ff bf9c 	b.w	8002a38 <_malloc_r>
 8002b00:	b922      	cbnz	r2, 8002b0c <_realloc_r+0x20>
 8002b02:	f7ff ff4d 	bl	80029a0 <_free_r>
 8002b06:	4625      	mov	r5, r4
 8002b08:	4628      	mov	r0, r5
 8002b0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002b0c:	f000 f826 	bl	8002b5c <_malloc_usable_size_r>
 8002b10:	42a0      	cmp	r0, r4
 8002b12:	d20f      	bcs.n	8002b34 <_realloc_r+0x48>
 8002b14:	4621      	mov	r1, r4
 8002b16:	4638      	mov	r0, r7
 8002b18:	f7ff ff8e 	bl	8002a38 <_malloc_r>
 8002b1c:	4605      	mov	r5, r0
 8002b1e:	2800      	cmp	r0, #0
 8002b20:	d0f2      	beq.n	8002b08 <_realloc_r+0x1c>
 8002b22:	4631      	mov	r1, r6
 8002b24:	4622      	mov	r2, r4
 8002b26:	f7ff ff17 	bl	8002958 <memcpy>
 8002b2a:	4631      	mov	r1, r6
 8002b2c:	4638      	mov	r0, r7
 8002b2e:	f7ff ff37 	bl	80029a0 <_free_r>
 8002b32:	e7e9      	b.n	8002b08 <_realloc_r+0x1c>
 8002b34:	4635      	mov	r5, r6
 8002b36:	e7e7      	b.n	8002b08 <_realloc_r+0x1c>

08002b38 <_sbrk_r>:
 8002b38:	b538      	push	{r3, r4, r5, lr}
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	4c05      	ldr	r4, [pc, #20]	; (8002b54 <_sbrk_r+0x1c>)
 8002b3e:	4605      	mov	r5, r0
 8002b40:	4608      	mov	r0, r1
 8002b42:	6023      	str	r3, [r4, #0]
 8002b44:	f7fd fee2 	bl	800090c <_sbrk>
 8002b48:	1c43      	adds	r3, r0, #1
 8002b4a:	d102      	bne.n	8002b52 <_sbrk_r+0x1a>
 8002b4c:	6823      	ldr	r3, [r4, #0]
 8002b4e:	b103      	cbz	r3, 8002b52 <_sbrk_r+0x1a>
 8002b50:	602b      	str	r3, [r5, #0]
 8002b52:	bd38      	pop	{r3, r4, r5, pc}
 8002b54:	20000308 	.word	0x20000308

08002b58 <__malloc_lock>:
 8002b58:	4770      	bx	lr

08002b5a <__malloc_unlock>:
 8002b5a:	4770      	bx	lr

08002b5c <_malloc_usable_size_r>:
 8002b5c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002b60:	1f18      	subs	r0, r3, #4
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	bfbc      	itt	lt
 8002b66:	580b      	ldrlt	r3, [r1, r0]
 8002b68:	18c0      	addlt	r0, r0, r3
 8002b6a:	4770      	bx	lr

08002b6c <_init>:
 8002b6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b6e:	bf00      	nop
 8002b70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b72:	bc08      	pop	{r3}
 8002b74:	469e      	mov	lr, r3
 8002b76:	4770      	bx	lr

08002b78 <_fini>:
 8002b78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b7a:	bf00      	nop
 8002b7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b7e:	bc08      	pop	{r3}
 8002b80:	469e      	mov	lr, r3
 8002b82:	4770      	bx	lr
