\ Model nasm
\ LP format - for model browsing. Use MPS format to capture full model detail.
Minimize
  0 T + 0 s[jug2,jug2] + 0 s[jug1,jug1] + 0 s[inmem2,inmem2] + 0 s[HS,HS]
   + 0 s[inmem1,inmem1] + 0 s[mem,mem] + 0 s[VS,VS] + 0 s[odisp,odisp] + [
   6.4 x[jug2,0] * x[mem,1] + 12.8 x[jug2,0] * x[mem,2]
   + 6.4 x[jug2,0] * x[mem,3] + 12.8 x[jug2,0] * x[mem,4]
   + 19.2 x[jug2,0] * x[mem,5] + 12.8 x[jug2,0] * x[mem,6]
   + 19.2 x[jug2,0] * x[mem,7] + 25.6 x[jug2,0] * x[mem,8]
   + 6.4 x[jug2,0] * x[inmem2,1] + 12.8 x[jug2,0] * x[inmem2,2]
   + 6.4 x[jug2,0] * x[inmem2,3] + 12.8 x[jug2,0] * x[inmem2,4]
   + 19.2 x[jug2,0] * x[inmem2,5] + 12.8 x[jug2,0] * x[inmem2,6]
   + 19.2 x[jug2,0] * x[inmem2,7] + 25.6 x[jug2,0] * x[inmem2,8]
   + 6.4 x[jug2,1] * x[mem,0] + 6.4 x[jug2,1] * x[mem,2]
   + 12.8 x[jug2,1] * x[mem,3] + 6.4 x[jug2,1] * x[mem,4]
   + 12.8 x[jug2,1] * x[mem,5] + 19.2 x[jug2,1] * x[mem,6]
   + 12.8 x[jug2,1] * x[mem,7] + 19.2 x[jug2,1] * x[mem,8]
   + 6.4 x[jug2,1] * x[inmem2,0] + 6.4 x[jug2,1] * x[inmem2,2]
   + 12.8 x[jug2,1] * x[inmem2,3] + 6.4 x[jug2,1] * x[inmem2,4]
   + 12.8 x[jug2,1] * x[inmem2,5] + 19.2 x[jug2,1] * x[inmem2,6]
   + 12.8 x[jug2,1] * x[inmem2,7] + 19.2 x[jug2,1] * x[inmem2,8]
   + 12.8 x[jug2,2] * x[mem,0] + 6.4 x[jug2,2] * x[mem,1]
   + 19.2 x[jug2,2] * x[mem,3] + 12.8 x[jug2,2] * x[mem,4]
   + 6.4 x[jug2,2] * x[mem,5] + 25.6 x[jug2,2] * x[mem,6]
   + 19.2 x[jug2,2] * x[mem,7] + 12.8 x[jug2,2] * x[mem,8]
   + 12.8 x[jug2,2] * x[inmem2,0] + 6.4 x[jug2,2] * x[inmem2,1]
   + 19.2 x[jug2,2] * x[inmem2,3] + 12.8 x[jug2,2] * x[inmem2,4]
   + 6.4 x[jug2,2] * x[inmem2,5] + 25.6 x[jug2,2] * x[inmem2,6]
   + 19.2 x[jug2,2] * x[inmem2,7] + 12.8 x[jug2,2] * x[inmem2,8]
   + 6.4 x[jug2,3] * x[mem,0] + 12.8 x[jug2,3] * x[mem,1]
   + 19.2 x[jug2,3] * x[mem,2] + 6.4 x[jug2,3] * x[mem,4]
   + 12.8 x[jug2,3] * x[mem,5] + 6.4 x[jug2,3] * x[mem,6]
   + 12.8 x[jug2,3] * x[mem,7] + 19.2 x[jug2,3] * x[mem,8]
   + 6.4 x[jug2,3] * x[inmem2,0] + 12.8 x[jug2,3] * x[inmem2,1]
   + 19.2 x[jug2,3] * x[inmem2,2] + 6.4 x[jug2,3] * x[inmem2,4]
   + 12.8 x[jug2,3] * x[inmem2,5] + 6.4 x[jug2,3] * x[inmem2,6]
   + 12.8 x[jug2,3] * x[inmem2,7] + 19.2 x[jug2,3] * x[inmem2,8]
   + 12.8 x[jug2,4] * x[mem,0] + 6.4 x[jug2,4] * x[mem,1]
   + 12.8 x[jug2,4] * x[mem,2] + 6.4 x[jug2,4] * x[mem,3]
   + 6.4 x[jug2,4] * x[mem,5] + 12.8 x[jug2,4] * x[mem,6]
   + 6.4 x[jug2,4] * x[mem,7] + 12.8 x[jug2,4] * x[mem,8]
   + 12.8 x[jug2,4] * x[inmem2,0] + 6.4 x[jug2,4] * x[inmem2,1]
   + 12.8 x[jug2,4] * x[inmem2,2] + 6.4 x[jug2,4] * x[inmem2,3]
   + 6.4 x[jug2,4] * x[inmem2,5] + 12.8 x[jug2,4] * x[inmem2,6]
   + 6.4 x[jug2,4] * x[inmem2,7] + 12.8 x[jug2,4] * x[inmem2,8]
   + 19.2 x[jug2,5] * x[mem,0] + 12.8 x[jug2,5] * x[mem,1]
   + 6.4 x[jug2,5] * x[mem,2] + 12.8 x[jug2,5] * x[mem,3]
   + 6.4 x[jug2,5] * x[mem,4] + 19.2 x[jug2,5] * x[mem,6]
   + 12.8 x[jug2,5] * x[mem,7] + 6.4 x[jug2,5] * x[mem,8]
   + 19.2 x[jug2,5] * x[inmem2,0] + 12.8 x[jug2,5] * x[inmem2,1]
   + 6.4 x[jug2,5] * x[inmem2,2] + 12.8 x[jug2,5] * x[inmem2,3]
   + 6.4 x[jug2,5] * x[inmem2,4] + 19.2 x[jug2,5] * x[inmem2,6]
   + 12.8 x[jug2,5] * x[inmem2,7] + 6.4 x[jug2,5] * x[inmem2,8]
   + 12.8 x[jug2,6] * x[mem,0] + 19.2 x[jug2,6] * x[mem,1]
   + 25.6 x[jug2,6] * x[mem,2] + 6.4 x[jug2,6] * x[mem,3]
   + 12.8 x[jug2,6] * x[mem,4] + 19.2 x[jug2,6] * x[mem,5]
   + 6.4 x[jug2,6] * x[mem,7] + 12.8 x[jug2,6] * x[mem,8]
   + 12.8 x[jug2,6] * x[inmem2,0] + 19.2 x[jug2,6] * x[inmem2,1]
   + 25.6 x[jug2,6] * x[inmem2,2] + 6.4 x[jug2,6] * x[inmem2,3]
   + 12.8 x[jug2,6] * x[inmem2,4] + 19.2 x[jug2,6] * x[inmem2,5]
   + 6.4 x[jug2,6] * x[inmem2,7] + 12.8 x[jug2,6] * x[inmem2,8]
   + 19.2 x[jug2,7] * x[mem,0] + 12.8 x[jug2,7] * x[mem,1]
   + 19.2 x[jug2,7] * x[mem,2] + 12.8 x[jug2,7] * x[mem,3]
   + 6.4 x[jug2,7] * x[mem,4] + 12.8 x[jug2,7] * x[mem,5]
   + 6.4 x[jug2,7] * x[mem,6] + 6.4 x[jug2,7] * x[mem,8]
   + 19.2 x[jug2,7] * x[inmem2,0] + 12.8 x[jug2,7] * x[inmem2,1]
   + 19.2 x[jug2,7] * x[inmem2,2] + 12.8 x[jug2,7] * x[inmem2,3]
   + 6.4 x[jug2,7] * x[inmem2,4] + 12.8 x[jug2,7] * x[inmem2,5]
   + 6.4 x[jug2,7] * x[inmem2,6] + 6.4 x[jug2,7] * x[inmem2,8]
   + 25.6 x[jug2,8] * x[mem,0] + 19.2 x[jug2,8] * x[mem,1]
   + 12.8 x[jug2,8] * x[mem,2] + 19.2 x[jug2,8] * x[mem,3]
   + 12.8 x[jug2,8] * x[mem,4] + 6.4 x[jug2,8] * x[mem,5]
   + 12.8 x[jug2,8] * x[mem,6] + 6.4 x[jug2,8] * x[mem,7]
   + 25.6 x[jug2,8] * x[inmem2,0] + 19.2 x[jug2,8] * x[inmem2,1]
   + 12.8 x[jug2,8] * x[inmem2,2] + 19.2 x[jug2,8] * x[inmem2,3]
   + 12.8 x[jug2,8] * x[inmem2,4] + 6.4 x[jug2,8] * x[inmem2,5]
   + 12.8 x[jug2,8] * x[inmem2,6] + 6.4 x[jug2,8] * x[inmem2,7]
   + 6.4 x[jug1,0] * x[mem,1] + 12.8 x[jug1,0] * x[mem,2]
   + 6.4 x[jug1,0] * x[mem,3] + 12.8 x[jug1,0] * x[mem,4]
   + 19.2 x[jug1,0] * x[mem,5] + 12.8 x[jug1,0] * x[mem,6]
   + 19.2 x[jug1,0] * x[mem,7] + 25.6 x[jug1,0] * x[mem,8]
   + 6.4 x[jug1,0] * x[VS,1] + 12.8 x[jug1,0] * x[VS,2]
   + 6.4 x[jug1,0] * x[VS,3] + 12.8 x[jug1,0] * x[VS,4]
   + 19.2 x[jug1,0] * x[VS,5] + 12.8 x[jug1,0] * x[VS,6]
   + 19.2 x[jug1,0] * x[VS,7] + 25.6 x[jug1,0] * x[VS,8]
   + 6.4 x[jug1,1] * x[mem,0] + 6.4 x[jug1,1] * x[mem,2]
   + 12.8 x[jug1,1] * x[mem,3] + 6.4 x[jug1,1] * x[mem,4]
   + 12.8 x[jug1,1] * x[mem,5] + 19.2 x[jug1,1] * x[mem,6]
   + 12.8 x[jug1,1] * x[mem,7] + 19.2 x[jug1,1] * x[mem,8]
   + 6.4 x[jug1,1] * x[VS,0] + 6.4 x[jug1,1] * x[VS,2]
   + 12.8 x[jug1,1] * x[VS,3] + 6.4 x[jug1,1] * x[VS,4]
   + 12.8 x[jug1,1] * x[VS,5] + 19.2 x[jug1,1] * x[VS,6]
   + 12.8 x[jug1,1] * x[VS,7] + 19.2 x[jug1,1] * x[VS,8]
   + 12.8 x[jug1,2] * x[mem,0] + 6.4 x[jug1,2] * x[mem,1]
   + 19.2 x[jug1,2] * x[mem,3] + 12.8 x[jug1,2] * x[mem,4]
   + 6.4 x[jug1,2] * x[mem,5] + 25.6 x[jug1,2] * x[mem,6]
   + 19.2 x[jug1,2] * x[mem,7] + 12.8 x[jug1,2] * x[mem,8]
   + 12.8 x[jug1,2] * x[VS,0] + 6.4 x[jug1,2] * x[VS,1]
   + 19.2 x[jug1,2] * x[VS,3] + 12.8 x[jug1,2] * x[VS,4]
   + 6.4 x[jug1,2] * x[VS,5] + 25.6 x[jug1,2] * x[VS,6]
   + 19.2 x[jug1,2] * x[VS,7] + 12.8 x[jug1,2] * x[VS,8]
   + 6.4 x[jug1,3] * x[mem,0] + 12.8 x[jug1,3] * x[mem,1]
   + 19.2 x[jug1,3] * x[mem,2] + 6.4 x[jug1,3] * x[mem,4]
   + 12.8 x[jug1,3] * x[mem,5] + 6.4 x[jug1,3] * x[mem,6]
   + 12.8 x[jug1,3] * x[mem,7] + 19.2 x[jug1,3] * x[mem,8]
   + 6.4 x[jug1,3] * x[VS,0] + 12.8 x[jug1,3] * x[VS,1]
   + 19.2 x[jug1,3] * x[VS,2] + 6.4 x[jug1,3] * x[VS,4]
   + 12.8 x[jug1,3] * x[VS,5] + 6.4 x[jug1,3] * x[VS,6]
   + 12.8 x[jug1,3] * x[VS,7] + 19.2 x[jug1,3] * x[VS,8]
   + 12.8 x[jug1,4] * x[mem,0] + 6.4 x[jug1,4] * x[mem,1]
   + 12.8 x[jug1,4] * x[mem,2] + 6.4 x[jug1,4] * x[mem,3]
   + 6.4 x[jug1,4] * x[mem,5] + 12.8 x[jug1,4] * x[mem,6]
   + 6.4 x[jug1,4] * x[mem,7] + 12.8 x[jug1,4] * x[mem,8]
   + 12.8 x[jug1,4] * x[VS,0] + 6.4 x[jug1,4] * x[VS,1]
   + 12.8 x[jug1,4] * x[VS,2] + 6.4 x[jug1,4] * x[VS,3]
   + 6.4 x[jug1,4] * x[VS,5] + 12.8 x[jug1,4] * x[VS,6]
   + 6.4 x[jug1,4] * x[VS,7] + 12.8 x[jug1,4] * x[VS,8]
   + 19.2 x[jug1,5] * x[mem,0] + 12.8 x[jug1,5] * x[mem,1]
   + 6.4 x[jug1,5] * x[mem,2] + 12.8 x[jug1,5] * x[mem,3]
   + 6.4 x[jug1,5] * x[mem,4] + 19.2 x[jug1,5] * x[mem,6]
   + 12.8 x[jug1,5] * x[mem,7] + 6.4 x[jug1,5] * x[mem,8]
   + 19.2 x[jug1,5] * x[VS,0] + 12.8 x[jug1,5] * x[VS,1]
   + 6.4 x[jug1,5] * x[VS,2] + 12.8 x[jug1,5] * x[VS,3]
   + 6.4 x[jug1,5] * x[VS,4] + 19.2 x[jug1,5] * x[VS,6]
   + 12.8 x[jug1,5] * x[VS,7] + 6.4 x[jug1,5] * x[VS,8]
   + 12.8 x[jug1,6] * x[mem,0] + 19.2 x[jug1,6] * x[mem,1]
   + 25.6 x[jug1,6] * x[mem,2] + 6.4 x[jug1,6] * x[mem,3]
   + 12.8 x[jug1,6] * x[mem,4] + 19.2 x[jug1,6] * x[mem,5]
   + 6.4 x[jug1,6] * x[mem,7] + 12.8 x[jug1,6] * x[mem,8]
   + 12.8 x[jug1,6] * x[VS,0] + 19.2 x[jug1,6] * x[VS,1]
   + 25.6 x[jug1,6] * x[VS,2] + 6.4 x[jug1,6] * x[VS,3]
   + 12.8 x[jug1,6] * x[VS,4] + 19.2 x[jug1,6] * x[VS,5]
   + 6.4 x[jug1,6] * x[VS,7] + 12.8 x[jug1,6] * x[VS,8]
   + 19.2 x[jug1,7] * x[mem,0] + 12.8 x[jug1,7] * x[mem,1]
   + 19.2 x[jug1,7] * x[mem,2] + 12.8 x[jug1,7] * x[mem,3]
   + 6.4 x[jug1,7] * x[mem,4] + 12.8 x[jug1,7] * x[mem,5]
   + 6.4 x[jug1,7] * x[mem,6] + 6.4 x[jug1,7] * x[mem,8]
   + 19.2 x[jug1,7] * x[VS,0] + 12.8 x[jug1,7] * x[VS,1]
   + 19.2 x[jug1,7] * x[VS,2] + 12.8 x[jug1,7] * x[VS,3]
   + 6.4 x[jug1,7] * x[VS,4] + 12.8 x[jug1,7] * x[VS,5]
   + 6.4 x[jug1,7] * x[VS,6] + 6.4 x[jug1,7] * x[VS,8]
   + 25.6 x[jug1,8] * x[mem,0] + 19.2 x[jug1,8] * x[mem,1]
   + 12.8 x[jug1,8] * x[mem,2] + 19.2 x[jug1,8] * x[mem,3]
   + 12.8 x[jug1,8] * x[mem,4] + 6.4 x[jug1,8] * x[mem,5]
   + 12.8 x[jug1,8] * x[mem,6] + 6.4 x[jug1,8] * x[mem,7]
   + 25.6 x[jug1,8] * x[VS,0] + 19.2 x[jug1,8] * x[VS,1]
   + 12.8 x[jug1,8] * x[VS,2] + 19.2 x[jug1,8] * x[VS,3]
   + 12.8 x[jug1,8] * x[VS,4] + 6.4 x[jug1,8] * x[VS,5]
   + 12.8 x[jug1,8] * x[VS,6] + 6.4 x[jug1,8] * x[VS,7]
   + 6.4 x[inmem2,0] * x[inmem1,1] + 12.8 x[inmem2,0] * x[inmem1,2]
   + 6.4 x[inmem2,0] * x[inmem1,3] + 12.8 x[inmem2,0] * x[inmem1,4]
   + 19.2 x[inmem2,0] * x[inmem1,5] + 12.8 x[inmem2,0] * x[inmem1,6]
   + 19.2 x[inmem2,0] * x[inmem1,7] + 25.6 x[inmem2,0] * x[inmem1,8]
   + 6.4 x[inmem2,1] * x[inmem1,0] + 6.4 x[inmem2,1] * x[inmem1,2]
   + 12.8 x[inmem2,1] * x[inmem1,3] + 6.4 x[inmem2,1] * x[inmem1,4]
   + 12.8 x[inmem2,1] * x[inmem1,5] + 19.2 x[inmem2,1] * x[inmem1,6]
   + 12.8 x[inmem2,1] * x[inmem1,7] + 19.2 x[inmem2,1] * x[inmem1,8]
   + 12.8 x[inmem2,2] * x[inmem1,0] + 6.4 x[inmem2,2] * x[inmem1,1]
   + 19.2 x[inmem2,2] * x[inmem1,3] + 12.8 x[inmem2,2] * x[inmem1,4]
   + 6.4 x[inmem2,2] * x[inmem1,5] + 25.6 x[inmem2,2] * x[inmem1,6]
   + 19.2 x[inmem2,2] * x[inmem1,7] + 12.8 x[inmem2,2] * x[inmem1,8]
   + 6.4 x[inmem2,3] * x[inmem1,0] + 12.8 x[inmem2,3] * x[inmem1,1]
   + 19.2 x[inmem2,3] * x[inmem1,2] + 6.4 x[inmem2,3] * x[inmem1,4]
   + 12.8 x[inmem2,3] * x[inmem1,5] + 6.4 x[inmem2,3] * x[inmem1,6]
   + 12.8 x[inmem2,3] * x[inmem1,7] + 19.2 x[inmem2,3] * x[inmem1,8]
   + 12.8 x[inmem2,4] * x[inmem1,0] + 6.4 x[inmem2,4] * x[inmem1,1]
   + 12.8 x[inmem2,4] * x[inmem1,2] + 6.4 x[inmem2,4] * x[inmem1,3]
   + 6.4 x[inmem2,4] * x[inmem1,5] + 12.8 x[inmem2,4] * x[inmem1,6]
   + 6.4 x[inmem2,4] * x[inmem1,7] + 12.8 x[inmem2,4] * x[inmem1,8]
   + 19.2 x[inmem2,5] * x[inmem1,0] + 12.8 x[inmem2,5] * x[inmem1,1]
   + 6.4 x[inmem2,5] * x[inmem1,2] + 12.8 x[inmem2,5] * x[inmem1,3]
   + 6.4 x[inmem2,5] * x[inmem1,4] + 19.2 x[inmem2,5] * x[inmem1,6]
   + 12.8 x[inmem2,5] * x[inmem1,7] + 6.4 x[inmem2,5] * x[inmem1,8]
   + 12.8 x[inmem2,6] * x[inmem1,0] + 19.2 x[inmem2,6] * x[inmem1,1]
   + 25.6 x[inmem2,6] * x[inmem1,2] + 6.4 x[inmem2,6] * x[inmem1,3]
   + 12.8 x[inmem2,6] * x[inmem1,4] + 19.2 x[inmem2,6] * x[inmem1,5]
   + 6.4 x[inmem2,6] * x[inmem1,7] + 12.8 x[inmem2,6] * x[inmem1,8]
   + 19.2 x[inmem2,7] * x[inmem1,0] + 12.8 x[inmem2,7] * x[inmem1,1]
   + 19.2 x[inmem2,7] * x[inmem1,2] + 12.8 x[inmem2,7] * x[inmem1,3]
   + 6.4 x[inmem2,7] * x[inmem1,4] + 12.8 x[inmem2,7] * x[inmem1,5]
   + 6.4 x[inmem2,7] * x[inmem1,6] + 6.4 x[inmem2,7] * x[inmem1,8]
   + 25.6 x[inmem2,8] * x[inmem1,0] + 19.2 x[inmem2,8] * x[inmem1,1]
   + 12.8 x[inmem2,8] * x[inmem1,2] + 19.2 x[inmem2,8] * x[inmem1,3]
   + 12.8 x[inmem2,8] * x[inmem1,4] + 6.4 x[inmem2,8] * x[inmem1,5]
   + 12.8 x[inmem2,8] * x[inmem1,6] + 6.4 x[inmem2,8] * x[inmem1,7]
   + 6.4 x[HS,0] * x[VS,1] + 12.8 x[HS,0] * x[VS,2] + 6.4 x[HS,0] * x[VS,3]
   + 12.8 x[HS,0] * x[VS,4] + 19.2 x[HS,0] * x[VS,5]
   + 12.8 x[HS,0] * x[VS,6] + 19.2 x[HS,0] * x[VS,7]
   + 25.6 x[HS,0] * x[VS,8] + 12.8 x[HS,0] * x[inmem1,1]
   + 25.6 x[HS,0] * x[inmem1,2] + 12.8 x[HS,0] * x[inmem1,3]
   + 25.6 x[HS,0] * x[inmem1,4] + 38.4 x[HS,0] * x[inmem1,5]
   + 25.6 x[HS,0] * x[inmem1,6] + 38.4 x[HS,0] * x[inmem1,7]
   + 51.2 x[HS,0] * x[inmem1,8] + 6.4 x[HS,1] * x[VS,0]
   + 6.4 x[HS,1] * x[VS,2] + 12.8 x[HS,1] * x[VS,3] + 6.4 x[HS,1] * x[VS,4]
   + 12.8 x[HS,1] * x[VS,5] + 19.2 x[HS,1] * x[VS,6]
   + 12.8 x[HS,1] * x[VS,7] + 19.2 x[HS,1] * x[VS,8]
   + 12.8 x[HS,1] * x[inmem1,0] + 12.8 x[HS,1] * x[inmem1,2]
   + 25.6 x[HS,1] * x[inmem1,3] + 12.8 x[HS,1] * x[inmem1,4]
   + 25.6 x[HS,1] * x[inmem1,5] + 38.4 x[HS,1] * x[inmem1,6]
   + 25.6 x[HS,1] * x[inmem1,7] + 38.4 x[HS,1] * x[inmem1,8]
   + 12.8 x[HS,2] * x[VS,0] + 6.4 x[HS,2] * x[VS,1]
   + 19.2 x[HS,2] * x[VS,3] + 12.8 x[HS,2] * x[VS,4]
   + 6.4 x[HS,2] * x[VS,5] + 25.6 x[HS,2] * x[VS,6]
   + 19.2 x[HS,2] * x[VS,7] + 12.8 x[HS,2] * x[VS,8]
   + 25.6 x[HS,2] * x[inmem1,0] + 12.8 x[HS,2] * x[inmem1,1]
   + 38.4 x[HS,2] * x[inmem1,3] + 25.6 x[HS,2] * x[inmem1,4]
   + 12.8 x[HS,2] * x[inmem1,5] + 51.2 x[HS,2] * x[inmem1,6]
   + 38.4 x[HS,2] * x[inmem1,7] + 25.6 x[HS,2] * x[inmem1,8]
   + 6.4 x[HS,3] * x[VS,0] + 12.8 x[HS,3] * x[VS,1]
   + 19.2 x[HS,3] * x[VS,2] + 6.4 x[HS,3] * x[VS,4]
   + 12.8 x[HS,3] * x[VS,5] + 6.4 x[HS,3] * x[VS,6]
   + 12.8 x[HS,3] * x[VS,7] + 19.2 x[HS,3] * x[VS,8]
   + 12.8 x[HS,3] * x[inmem1,0] + 25.6 x[HS,3] * x[inmem1,1]
   + 38.4 x[HS,3] * x[inmem1,2] + 12.8 x[HS,3] * x[inmem1,4]
   + 25.6 x[HS,3] * x[inmem1,5] + 12.8 x[HS,3] * x[inmem1,6]
   + 25.6 x[HS,3] * x[inmem1,7] + 38.4 x[HS,3] * x[inmem1,8]
   + 12.8 x[HS,4] * x[VS,0] + 6.4 x[HS,4] * x[VS,1]
   + 12.8 x[HS,4] * x[VS,2] + 6.4 x[HS,4] * x[VS,3] + 6.4 x[HS,4] * x[VS,5]
   + 12.8 x[HS,4] * x[VS,6] + 6.4 x[HS,4] * x[VS,7]
   + 12.8 x[HS,4] * x[VS,8] + 25.6 x[HS,4] * x[inmem1,0]
   + 12.8 x[HS,4] * x[inmem1,1] + 25.6 x[HS,4] * x[inmem1,2]
   + 12.8 x[HS,4] * x[inmem1,3] + 12.8 x[HS,4] * x[inmem1,5]
   + 25.6 x[HS,4] * x[inmem1,6] + 12.8 x[HS,4] * x[inmem1,7]
   + 25.6 x[HS,4] * x[inmem1,8] + 19.2 x[HS,5] * x[VS,0]
   + 12.8 x[HS,5] * x[VS,1] + 6.4 x[HS,5] * x[VS,2]
   + 12.8 x[HS,5] * x[VS,3] + 6.4 x[HS,5] * x[VS,4]
   + 19.2 x[HS,5] * x[VS,6] + 12.8 x[HS,5] * x[VS,7]
   + 6.4 x[HS,5] * x[VS,8] + 38.4 x[HS,5] * x[inmem1,0]
   + 25.6 x[HS,5] * x[inmem1,1] + 12.8 x[HS,5] * x[inmem1,2]
   + 25.6 x[HS,5] * x[inmem1,3] + 12.8 x[HS,5] * x[inmem1,4]
   + 38.4 x[HS,5] * x[inmem1,6] + 25.6 x[HS,5] * x[inmem1,7]
   + 12.8 x[HS,5] * x[inmem1,8] + 12.8 x[HS,6] * x[VS,0]
   + 19.2 x[HS,6] * x[VS,1] + 25.6 x[HS,6] * x[VS,2]
   + 6.4 x[HS,6] * x[VS,3] + 12.8 x[HS,6] * x[VS,4]
   + 19.2 x[HS,6] * x[VS,5] + 6.4 x[HS,6] * x[VS,7]
   + 12.8 x[HS,6] * x[VS,8] + 25.6 x[HS,6] * x[inmem1,0]
   + 38.4 x[HS,6] * x[inmem1,1] + 51.2 x[HS,6] * x[inmem1,2]
   + 12.8 x[HS,6] * x[inmem1,3] + 25.6 x[HS,6] * x[inmem1,4]
   + 38.4 x[HS,6] * x[inmem1,5] + 12.8 x[HS,6] * x[inmem1,7]
   + 25.6 x[HS,6] * x[inmem1,8] + 19.2 x[HS,7] * x[VS,0]
   + 12.8 x[HS,7] * x[VS,1] + 19.2 x[HS,7] * x[VS,2]
   + 12.8 x[HS,7] * x[VS,3] + 6.4 x[HS,7] * x[VS,4]
   + 12.8 x[HS,7] * x[VS,5] + 6.4 x[HS,7] * x[VS,6] + 6.4 x[HS,7] * x[VS,8]
   + 38.4 x[HS,7] * x[inmem1,0] + 25.6 x[HS,7] * x[inmem1,1]
   + 38.4 x[HS,7] * x[inmem1,2] + 25.6 x[HS,7] * x[inmem1,3]
   + 12.8 x[HS,7] * x[inmem1,4] + 25.6 x[HS,7] * x[inmem1,5]
   + 12.8 x[HS,7] * x[inmem1,6] + 12.8 x[HS,7] * x[inmem1,8]
   + 25.6 x[HS,8] * x[VS,0] + 19.2 x[HS,8] * x[VS,1]
   + 12.8 x[HS,8] * x[VS,2] + 19.2 x[HS,8] * x[VS,3]
   + 12.8 x[HS,8] * x[VS,4] + 6.4 x[HS,8] * x[VS,5]
   + 12.8 x[HS,8] * x[VS,6] + 6.4 x[HS,8] * x[VS,7]
   + 51.2 x[HS,8] * x[inmem1,0] + 38.4 x[HS,8] * x[inmem1,1]
   + 25.6 x[HS,8] * x[inmem1,2] + 38.4 x[HS,8] * x[inmem1,3]
   + 25.6 x[HS,8] * x[inmem1,4] + 12.8 x[HS,8] * x[inmem1,5]
   + 25.6 x[HS,8] * x[inmem1,6] + 12.8 x[HS,8] * x[inmem1,7]
   + 6.4 x[mem,0] * x[odisp,1] + 12.8 x[mem,0] * x[odisp,2]
   + 6.4 x[mem,0] * x[odisp,3] + 12.8 x[mem,0] * x[odisp,4]
   + 19.2 x[mem,0] * x[odisp,5] + 12.8 x[mem,0] * x[odisp,6]
   + 19.2 x[mem,0] * x[odisp,7] + 25.6 x[mem,0] * x[odisp,8]
   + 6.4 x[mem,1] * x[odisp,0] + 6.4 x[mem,1] * x[odisp,2]
   + 12.8 x[mem,1] * x[odisp,3] + 6.4 x[mem,1] * x[odisp,4]
   + 12.8 x[mem,1] * x[odisp,5] + 19.2 x[mem,1] * x[odisp,6]
   + 12.8 x[mem,1] * x[odisp,7] + 19.2 x[mem,1] * x[odisp,8]
   + 12.8 x[mem,2] * x[odisp,0] + 6.4 x[mem,2] * x[odisp,1]
   + 19.2 x[mem,2] * x[odisp,3] + 12.8 x[mem,2] * x[odisp,4]
   + 6.4 x[mem,2] * x[odisp,5] + 25.6 x[mem,2] * x[odisp,6]
   + 19.2 x[mem,2] * x[odisp,7] + 12.8 x[mem,2] * x[odisp,8]
   + 6.4 x[mem,3] * x[odisp,0] + 12.8 x[mem,3] * x[odisp,1]
   + 19.2 x[mem,3] * x[odisp,2] + 6.4 x[mem,3] * x[odisp,4]
   + 12.8 x[mem,3] * x[odisp,5] + 6.4 x[mem,3] * x[odisp,6]
   + 12.8 x[mem,3] * x[odisp,7] + 19.2 x[mem,3] * x[odisp,8]
   + 12.8 x[mem,4] * x[odisp,0] + 6.4 x[mem,4] * x[odisp,1]
   + 12.8 x[mem,4] * x[odisp,2] + 6.4 x[mem,4] * x[odisp,3]
   + 6.4 x[mem,4] * x[odisp,5] + 12.8 x[mem,4] * x[odisp,6]
   + 6.4 x[mem,4] * x[odisp,7] + 12.8 x[mem,4] * x[odisp,8]
   + 19.2 x[mem,5] * x[odisp,0] + 12.8 x[mem,5] * x[odisp,1]
   + 6.4 x[mem,5] * x[odisp,2] + 12.8 x[mem,5] * x[odisp,3]
   + 6.4 x[mem,5] * x[odisp,4] + 19.2 x[mem,5] * x[odisp,6]
   + 12.8 x[mem,5] * x[odisp,7] + 6.4 x[mem,5] * x[odisp,8]
   + 12.8 x[mem,6] * x[odisp,0] + 19.2 x[mem,6] * x[odisp,1]
   + 25.6 x[mem,6] * x[odisp,2] + 6.4 x[mem,6] * x[odisp,3]
   + 12.8 x[mem,6] * x[odisp,4] + 19.2 x[mem,6] * x[odisp,5]
   + 6.4 x[mem,6] * x[odisp,7] + 12.8 x[mem,6] * x[odisp,8]
   + 19.2 x[mem,7] * x[odisp,0] + 12.8 x[mem,7] * x[odisp,1]
   + 19.2 x[mem,7] * x[odisp,2] + 12.8 x[mem,7] * x[odisp,3]
   + 6.4 x[mem,7] * x[odisp,4] + 12.8 x[mem,7] * x[odisp,5]
   + 6.4 x[mem,7] * x[odisp,6] + 6.4 x[mem,7] * x[odisp,8]
   + 25.6 x[mem,8] * x[odisp,0] + 19.2 x[mem,8] * x[odisp,1]
   + 12.8 x[mem,8] * x[odisp,2] + 19.2 x[mem,8] * x[odisp,3]
   + 12.8 x[mem,8] * x[odisp,4] + 6.4 x[mem,8] * x[odisp,5]
   + 12.8 x[mem,8] * x[odisp,6] + 6.4 x[mem,8] * x[odisp,7] ] / 2 
Subject To
 c_1a[jug2]: x[jug2,0] + x[jug2,1] + x[jug2,2] + x[jug2,3] + x[jug2,4]
   + x[jug2,5] + x[jug2,6] + x[jug2,7] + x[jug2,8] = 1
 c_1a[jug1]: x[jug1,0] + x[jug1,1] + x[jug1,2] + x[jug1,3] + x[jug1,4]
   + x[jug1,5] + x[jug1,6] + x[jug1,7] + x[jug1,8] = 1
 c_1a[inmem2]: x[inmem2,0] + x[inmem2,1] + x[inmem2,2] + x[inmem2,3]
   + x[inmem2,4] + x[inmem2,5] + x[inmem2,6] + x[inmem2,7] + x[inmem2,8]
   = 1
 c_1a[HS]: x[HS,0] + x[HS,1] + x[HS,2] + x[HS,3] + x[HS,4] + x[HS,5]
   + x[HS,6] + x[HS,7] + x[HS,8] = 1
 c_1a[inmem1]: x[inmem1,0] + x[inmem1,1] + x[inmem1,2] + x[inmem1,3]
   + x[inmem1,4] + x[inmem1,5] + x[inmem1,6] + x[inmem1,7] + x[inmem1,8]
   = 1
 c_1a[mem]: x[mem,0] + x[mem,1] + x[mem,2] + x[mem,3] + x[mem,4] + x[mem,5]
   + x[mem,6] + x[mem,7] + x[mem,8] = 1
 c_1a[VS]: x[VS,0] + x[VS,1] + x[VS,2] + x[VS,3] + x[VS,4] + x[VS,5]
   + x[VS,6] + x[VS,7] + x[VS,8] = 1
 c_1a[odisp]: x[odisp,0] + x[odisp,1] + x[odisp,2] + x[odisp,3]
   + x[odisp,4] + x[odisp,5] + x[odisp,6] + x[odisp,7] + x[odisp,8] = 1
 c_1b[0]: x[jug2,0] + x[jug1,0] + x[inmem2,0] + x[HS,0] + x[inmem1,0]
   + x[mem,0] + x[VS,0] + x[odisp,0] <= 1
 c_1b[1]: x[jug2,1] + x[jug1,1] + x[inmem2,1] + x[HS,1] + x[inmem1,1]
   + x[mem,1] + x[VS,1] + x[odisp,1] <= 1
 c_1b[2]: x[jug2,2] + x[jug1,2] + x[inmem2,2] + x[HS,2] + x[inmem1,2]
   + x[mem,2] + x[VS,2] + x[odisp,2] <= 1
 c_1b[3]: x[jug2,3] + x[jug1,3] + x[inmem2,3] + x[HS,3] + x[inmem1,3]
   + x[mem,3] + x[VS,3] + x[odisp,3] <= 1
 c_1b[4]: x[jug2,4] + x[jug1,4] + x[inmem2,4] + x[HS,4] + x[inmem1,4]
   + x[mem,4] + x[VS,4] + x[odisp,4] <= 1
 c_1b[5]: x[jug2,5] + x[jug1,5] + x[inmem2,5] + x[HS,5] + x[inmem1,5]
   + x[mem,5] + x[VS,5] + x[odisp,5] <= 1
 c_1b[6]: x[jug2,6] + x[jug1,6] + x[inmem2,6] + x[HS,6] + x[inmem1,6]
   + x[mem,6] + x[VS,6] + x[odisp,6] <= 1
 c_1b[7]: x[jug2,7] + x[jug1,7] + x[inmem2,7] + x[HS,7] + x[inmem1,7]
   + x[mem,7] + x[VS,7] + x[odisp,7] <= 1
 c_1b[8]: x[jug2,8] + x[jug1,8] + x[inmem2,8] + x[HS,8] + x[inmem1,8]
   + x[mem,8] + x[VS,8] + x[odisp,8] <= 1
 AA1_s[jug2,jug1]: 2000 x[jug2,1] + 4000 x[jug2,2] + 6000 x[jug2,3]
   + 8000 x[jug2,4] + 10000 x[jug2,5] + 12000 x[jug2,6] + 14000 x[jug2,7]
   + 16000 x[jug2,8] - 2000 x[jug1,1] - 4000 x[jug1,2] - 6000 x[jug1,3]
   - 8000 x[jug1,4] - 10000 x[jug1,5] - 12000 x[jug1,6] - 14000 x[jug1,7]
   - 16000 x[jug1,8] + tstart[jug2] - tstart[jug1] + 4e+06 s[jug2,jug1]
   <= 3.999998e+06
 AA1_s[jug2,inmem2]: 2000 x[jug2,1] + 4000 x[jug2,2] + 6000 x[jug2,3]
   + 8000 x[jug2,4] + 10000 x[jug2,5] + 12000 x[jug2,6] + 14000 x[jug2,7]
   + 16000 x[jug2,8] - 2000 x[inmem2,1] - 4000 x[inmem2,2]
   - 6000 x[inmem2,3] - 8000 x[inmem2,4] - 10000 x[inmem2,5]
   - 12000 x[inmem2,6] - 14000 x[inmem2,7] - 16000 x[inmem2,8]
   + tstart[jug2] - tstart[inmem2] + 4e+06 s[jug2,inmem2] <= 3.999998e+06
 AA1_s[jug2,HS]: 2000 x[jug2,1] + 4000 x[jug2,2] + 6000 x[jug2,3]
   + 8000 x[jug2,4] + 10000 x[jug2,5] + 12000 x[jug2,6] + 14000 x[jug2,7]
   + 16000 x[jug2,8] - 2000 x[HS,1] - 4000 x[HS,2] - 6000 x[HS,3]
   - 8000 x[HS,4] - 10000 x[HS,5] - 12000 x[HS,6] - 14000 x[HS,7]
   - 16000 x[HS,8] + tstart[jug2] - tstart[HS] + 4e+06 s[jug2,HS]
   <= 3.999998e+06
 AA1_s[jug2,inmem1]: 2000 x[jug2,1] + 4000 x[jug2,2] + 6000 x[jug2,3]
   + 8000 x[jug2,4] + 10000 x[jug2,5] + 12000 x[jug2,6] + 14000 x[jug2,7]
   + 16000 x[jug2,8] - 2000 x[inmem1,1] - 4000 x[inmem1,2]
   - 6000 x[inmem1,3] - 8000 x[inmem1,4] - 10000 x[inmem1,5]
   - 12000 x[inmem1,6] - 14000 x[inmem1,7] - 16000 x[inmem1,8]
   + tstart[jug2] - tstart[inmem1] + 4e+06 s[jug2,inmem1] <= 3.999998e+06
 AA1_s[jug2,mem]: 2000 x[jug2,1] + 4000 x[jug2,2] + 6000 x[jug2,3]
   + 8000 x[jug2,4] + 10000 x[jug2,5] + 12000 x[jug2,6] + 14000 x[jug2,7]
   + 16000 x[jug2,8] - 2000 x[mem,1] - 4000 x[mem,2] - 6000 x[mem,3]
   - 8000 x[mem,4] - 10000 x[mem,5] - 12000 x[mem,6] - 14000 x[mem,7]
   - 16000 x[mem,8] + tstart[jug2] - tstart[mem] + 4e+06 s[jug2,mem]
   <= 3.999998e+06
 AA1_s[jug2,VS]: 2000 x[jug2,1] + 4000 x[jug2,2] + 6000 x[jug2,3]
   + 8000 x[jug2,4] + 10000 x[jug2,5] + 12000 x[jug2,6] + 14000 x[jug2,7]
   + 16000 x[jug2,8] - 2000 x[VS,1] - 4000 x[VS,2] - 6000 x[VS,3]
   - 8000 x[VS,4] - 10000 x[VS,5] - 12000 x[VS,6] - 14000 x[VS,7]
   - 16000 x[VS,8] + tstart[jug2] - tstart[VS] + 4e+06 s[jug2,VS]
   <= 3.999998e+06
 AA1_s[jug2,odisp]: 2000 x[jug2,1] + 4000 x[jug2,2] + 6000 x[jug2,3]
   + 8000 x[jug2,4] + 10000 x[jug2,5] + 12000 x[jug2,6] + 14000 x[jug2,7]
   + 16000 x[jug2,8] - 2000 x[odisp,1] - 4000 x[odisp,2] - 6000 x[odisp,3]
   - 8000 x[odisp,4] - 10000 x[odisp,5] - 12000 x[odisp,6]
   - 14000 x[odisp,7] - 16000 x[odisp,8] + tstart[jug2] - tstart[odisp]
   + 4e+06 s[jug2,odisp] <= 3.999998e+06
 AA1_s[jug1,jug2]: - 2000 x[jug2,1] - 4000 x[jug2,2] - 6000 x[jug2,3]
   - 8000 x[jug2,4] - 10000 x[jug2,5] - 12000 x[jug2,6] - 14000 x[jug2,7]
   - 16000 x[jug2,8] + 2000 x[jug1,1] + 4000 x[jug1,2] + 6000 x[jug1,3]
   + 8000 x[jug1,4] + 10000 x[jug1,5] + 12000 x[jug1,6] + 14000 x[jug1,7]
   + 16000 x[jug1,8] - tstart[jug2] + tstart[jug1] + 4e+06 s[jug1,jug2]
   <= 3.999998e+06
 AA1_s[jug1,inmem2]: 2000 x[jug1,1] + 4000 x[jug1,2] + 6000 x[jug1,3]
   + 8000 x[jug1,4] + 10000 x[jug1,5] + 12000 x[jug1,6] + 14000 x[jug1,7]
   + 16000 x[jug1,8] - 2000 x[inmem2,1] - 4000 x[inmem2,2]
   - 6000 x[inmem2,3] - 8000 x[inmem2,4] - 10000 x[inmem2,5]
   - 12000 x[inmem2,6] - 14000 x[inmem2,7] - 16000 x[inmem2,8]
   + tstart[jug1] - tstart[inmem2] + 4e+06 s[jug1,inmem2] <= 3.999998e+06
 AA1_s[jug1,HS]: 2000 x[jug1,1] + 4000 x[jug1,2] + 6000 x[jug1,3]
   + 8000 x[jug1,4] + 10000 x[jug1,5] + 12000 x[jug1,6] + 14000 x[jug1,7]
   + 16000 x[jug1,8] - 2000 x[HS,1] - 4000 x[HS,2] - 6000 x[HS,3]
   - 8000 x[HS,4] - 10000 x[HS,5] - 12000 x[HS,6] - 14000 x[HS,7]
   - 16000 x[HS,8] + tstart[jug1] - tstart[HS] + 4e+06 s[jug1,HS]
   <= 3.999998e+06
 AA1_s[jug1,inmem1]: 2000 x[jug1,1] + 4000 x[jug1,2] + 6000 x[jug1,3]
   + 8000 x[jug1,4] + 10000 x[jug1,5] + 12000 x[jug1,6] + 14000 x[jug1,7]
   + 16000 x[jug1,8] - 2000 x[inmem1,1] - 4000 x[inmem1,2]
   - 6000 x[inmem1,3] - 8000 x[inmem1,4] - 10000 x[inmem1,5]
   - 12000 x[inmem1,6] - 14000 x[inmem1,7] - 16000 x[inmem1,8]
   + tstart[jug1] - tstart[inmem1] + 4e+06 s[jug1,inmem1] <= 3.999998e+06
 AA1_s[jug1,mem]: 2000 x[jug1,1] + 4000 x[jug1,2] + 6000 x[jug1,3]
   + 8000 x[jug1,4] + 10000 x[jug1,5] + 12000 x[jug1,6] + 14000 x[jug1,7]
   + 16000 x[jug1,8] - 2000 x[mem,1] - 4000 x[mem,2] - 6000 x[mem,3]
   - 8000 x[mem,4] - 10000 x[mem,5] - 12000 x[mem,6] - 14000 x[mem,7]
   - 16000 x[mem,8] + tstart[jug1] - tstart[mem] + 4e+06 s[jug1,mem]
   <= 3.999998e+06
 AA1_s[jug1,VS]: 2000 x[jug1,1] + 4000 x[jug1,2] + 6000 x[jug1,3]
   + 8000 x[jug1,4] + 10000 x[jug1,5] + 12000 x[jug1,6] + 14000 x[jug1,7]
   + 16000 x[jug1,8] - 2000 x[VS,1] - 4000 x[VS,2] - 6000 x[VS,3]
   - 8000 x[VS,4] - 10000 x[VS,5] - 12000 x[VS,6] - 14000 x[VS,7]
   - 16000 x[VS,8] + tstart[jug1] - tstart[VS] + 4e+06 s[jug1,VS]
   <= 3.999998e+06
 AA1_s[jug1,odisp]: 2000 x[jug1,1] + 4000 x[jug1,2] + 6000 x[jug1,3]
   + 8000 x[jug1,4] + 10000 x[jug1,5] + 12000 x[jug1,6] + 14000 x[jug1,7]
   + 16000 x[jug1,8] - 2000 x[odisp,1] - 4000 x[odisp,2] - 6000 x[odisp,3]
   - 8000 x[odisp,4] - 10000 x[odisp,5] - 12000 x[odisp,6]
   - 14000 x[odisp,7] - 16000 x[odisp,8] + tstart[jug1] - tstart[odisp]
   + 4e+06 s[jug1,odisp] <= 3.999998e+06
 AA1_s[inmem2,jug2]: - 2000 x[jug2,1] - 4000 x[jug2,2] - 6000 x[jug2,3]
   - 8000 x[jug2,4] - 10000 x[jug2,5] - 12000 x[jug2,6] - 14000 x[jug2,7]
   - 16000 x[jug2,8] + 2000 x[inmem2,1] + 4000 x[inmem2,2]
   + 6000 x[inmem2,3] + 8000 x[inmem2,4] + 10000 x[inmem2,5]
   + 12000 x[inmem2,6] + 14000 x[inmem2,7] + 16000 x[inmem2,8]
   - tstart[jug2] + tstart[inmem2] + 4e+06 s[inmem2,jug2] <= 3.999998e+06
 AA1_s[inmem2,jug1]: - 2000 x[jug1,1] - 4000 x[jug1,2] - 6000 x[jug1,3]
   - 8000 x[jug1,4] - 10000 x[jug1,5] - 12000 x[jug1,6] - 14000 x[jug1,7]
   - 16000 x[jug1,8] + 2000 x[inmem2,1] + 4000 x[inmem2,2]
   + 6000 x[inmem2,3] + 8000 x[inmem2,4] + 10000 x[inmem2,5]
   + 12000 x[inmem2,6] + 14000 x[inmem2,7] + 16000 x[inmem2,8]
   - tstart[jug1] + tstart[inmem2] + 4e+06 s[inmem2,jug1] <= 3.999998e+06
 AA1_s[inmem2,HS]: 2000 x[inmem2,1] + 4000 x[inmem2,2] + 6000 x[inmem2,3]
   + 8000 x[inmem2,4] + 10000 x[inmem2,5] + 12000 x[inmem2,6]
   + 14000 x[inmem2,7] + 16000 x[inmem2,8] - 2000 x[HS,1] - 4000 x[HS,2]
   - 6000 x[HS,3] - 8000 x[HS,4] - 10000 x[HS,5] - 12000 x[HS,6]
   - 14000 x[HS,7] - 16000 x[HS,8] + tstart[inmem2] - tstart[HS]
   + 4e+06 s[inmem2,HS] <= 3.999998e+06
 AA1_s[inmem2,inmem1]: 2000 x[inmem2,1] + 4000 x[inmem2,2]
   + 6000 x[inmem2,3] + 8000 x[inmem2,4] + 10000 x[inmem2,5]
   + 12000 x[inmem2,6] + 14000 x[inmem2,7] + 16000 x[inmem2,8]
   - 2000 x[inmem1,1] - 4000 x[inmem1,2] - 6000 x[inmem1,3]
   - 8000 x[inmem1,4] - 10000 x[inmem1,5] - 12000 x[inmem1,6]
   - 14000 x[inmem1,7] - 16000 x[inmem1,8] + tstart[inmem2]
   - tstart[inmem1] + 4e+06 s[inmem2,inmem1] <= 3.999998e+06
 AA1_s[inmem2,mem]: 2000 x[inmem2,1] + 4000 x[inmem2,2] + 6000 x[inmem2,3]
   + 8000 x[inmem2,4] + 10000 x[inmem2,5] + 12000 x[inmem2,6]
   + 14000 x[inmem2,7] + 16000 x[inmem2,8] - 2000 x[mem,1] - 4000 x[mem,2]
   - 6000 x[mem,3] - 8000 x[mem,4] - 10000 x[mem,5] - 12000 x[mem,6]
   - 14000 x[mem,7] - 16000 x[mem,8] + tstart[inmem2] - tstart[mem]
   + 4e+06 s[inmem2,mem] <= 3.999998e+06
 AA1_s[inmem2,VS]: 2000 x[inmem2,1] + 4000 x[inmem2,2] + 6000 x[inmem2,3]
   + 8000 x[inmem2,4] + 10000 x[inmem2,5] + 12000 x[inmem2,6]
   + 14000 x[inmem2,7] + 16000 x[inmem2,8] - 2000 x[VS,1] - 4000 x[VS,2]
   - 6000 x[VS,3] - 8000 x[VS,4] - 10000 x[VS,5] - 12000 x[VS,6]
   - 14000 x[VS,7] - 16000 x[VS,8] + tstart[inmem2] - tstart[VS]
   + 4e+06 s[inmem2,VS] <= 3.999998e+06
 AA1_s[inmem2,odisp]: 2000 x[inmem2,1] + 4000 x[inmem2,2]
   + 6000 x[inmem2,3] + 8000 x[inmem2,4] + 10000 x[inmem2,5]
   + 12000 x[inmem2,6] + 14000 x[inmem2,7] + 16000 x[inmem2,8]
   - 2000 x[odisp,1] - 4000 x[odisp,2] - 6000 x[odisp,3] - 8000 x[odisp,4]
   - 10000 x[odisp,5] - 12000 x[odisp,6] - 14000 x[odisp,7]
   - 16000 x[odisp,8] + tstart[inmem2] - tstart[odisp]
   + 4e+06 s[inmem2,odisp] <= 3.999998e+06
 AA1_s[HS,jug2]: - 2000 x[jug2,1] - 4000 x[jug2,2] - 6000 x[jug2,3]
   - 8000 x[jug2,4] - 10000 x[jug2,5] - 12000 x[jug2,6] - 14000 x[jug2,7]
   - 16000 x[jug2,8] + 2000 x[HS,1] + 4000 x[HS,2] + 6000 x[HS,3]
   + 8000 x[HS,4] + 10000 x[HS,5] + 12000 x[HS,6] + 14000 x[HS,7]
   + 16000 x[HS,8] - tstart[jug2] + tstart[HS] + 4e+06 s[HS,jug2]
   <= 3.999998e+06
 AA1_s[HS,jug1]: - 2000 x[jug1,1] - 4000 x[jug1,2] - 6000 x[jug1,3]
   - 8000 x[jug1,4] - 10000 x[jug1,5] - 12000 x[jug1,6] - 14000 x[jug1,7]
   - 16000 x[jug1,8] + 2000 x[HS,1] + 4000 x[HS,2] + 6000 x[HS,3]
   + 8000 x[HS,4] + 10000 x[HS,5] + 12000 x[HS,6] + 14000 x[HS,7]
   + 16000 x[HS,8] - tstart[jug1] + tstart[HS] + 4e+06 s[HS,jug1]
   <= 3.999998e+06
 AA1_s[HS,inmem2]: - 2000 x[inmem2,1] - 4000 x[inmem2,2] - 6000 x[inmem2,3]
   - 8000 x[inmem2,4] - 10000 x[inmem2,5] - 12000 x[inmem2,6]
   - 14000 x[inmem2,7] - 16000 x[inmem2,8] + 2000 x[HS,1] + 4000 x[HS,2]
   + 6000 x[HS,3] + 8000 x[HS,4] + 10000 x[HS,5] + 12000 x[HS,6]
   + 14000 x[HS,7] + 16000 x[HS,8] - tstart[inmem2] + tstart[HS]
   + 4e+06 s[HS,inmem2] <= 3.999998e+06
 AA1_s[HS,inmem1]: 2000 x[HS,1] + 4000 x[HS,2] + 6000 x[HS,3]
   + 8000 x[HS,4] + 10000 x[HS,5] + 12000 x[HS,6] + 14000 x[HS,7]
   + 16000 x[HS,8] - 2000 x[inmem1,1] - 4000 x[inmem1,2] - 6000 x[inmem1,3]
   - 8000 x[inmem1,4] - 10000 x[inmem1,5] - 12000 x[inmem1,6]
   - 14000 x[inmem1,7] - 16000 x[inmem1,8] + tstart[HS] - tstart[inmem1]
   + 4e+06 s[HS,inmem1] <= 3.999998e+06
 AA1_s[HS,mem]: 2000 x[HS,1] + 4000 x[HS,2] + 6000 x[HS,3] + 8000 x[HS,4]
   + 10000 x[HS,5] + 12000 x[HS,6] + 14000 x[HS,7] + 16000 x[HS,8]
   - 2000 x[mem,1] - 4000 x[mem,2] - 6000 x[mem,3] - 8000 x[mem,4]
   - 10000 x[mem,5] - 12000 x[mem,6] - 14000 x[mem,7] - 16000 x[mem,8]
   + tstart[HS] - tstart[mem] + 4e+06 s[HS,mem] <= 3.999998e+06
 AA1_s[HS,VS]: 2000 x[HS,1] + 4000 x[HS,2] + 6000 x[HS,3] + 8000 x[HS,4]
   + 10000 x[HS,5] + 12000 x[HS,6] + 14000 x[HS,7] + 16000 x[HS,8]
   - 2000 x[VS,1] - 4000 x[VS,2] - 6000 x[VS,3] - 8000 x[VS,4]
   - 10000 x[VS,5] - 12000 x[VS,6] - 14000 x[VS,7] - 16000 x[VS,8]
   + tstart[HS] - tstart[VS] + 4e+06 s[HS,VS] <= 3.999998e+06
 AA1_s[HS,odisp]: 2000 x[HS,1] + 4000 x[HS,2] + 6000 x[HS,3] + 8000 x[HS,4]
   + 10000 x[HS,5] + 12000 x[HS,6] + 14000 x[HS,7] + 16000 x[HS,8]
   - 2000 x[odisp,1] - 4000 x[odisp,2] - 6000 x[odisp,3] - 8000 x[odisp,4]
   - 10000 x[odisp,5] - 12000 x[odisp,6] - 14000 x[odisp,7]
   - 16000 x[odisp,8] + tstart[HS] - tstart[odisp] + 4e+06 s[HS,odisp]
   <= 3.999998e+06
 AA1_s[inmem1,jug2]: - 2000 x[jug2,1] - 4000 x[jug2,2] - 6000 x[jug2,3]
   - 8000 x[jug2,4] - 10000 x[jug2,5] - 12000 x[jug2,6] - 14000 x[jug2,7]
   - 16000 x[jug2,8] + 2000 x[inmem1,1] + 4000 x[inmem1,2]
   + 6000 x[inmem1,3] + 8000 x[inmem1,4] + 10000 x[inmem1,5]
   + 12000 x[inmem1,6] + 14000 x[inmem1,7] + 16000 x[inmem1,8]
   - tstart[jug2] + tstart[inmem1] + 4e+06 s[inmem1,jug2] <= 3.999998e+06
 AA1_s[inmem1,jug1]: - 2000 x[jug1,1] - 4000 x[jug1,2] - 6000 x[jug1,3]
   - 8000 x[jug1,4] - 10000 x[jug1,5] - 12000 x[jug1,6] - 14000 x[jug1,7]
   - 16000 x[jug1,8] + 2000 x[inmem1,1] + 4000 x[inmem1,2]
   + 6000 x[inmem1,3] + 8000 x[inmem1,4] + 10000 x[inmem1,5]
   + 12000 x[inmem1,6] + 14000 x[inmem1,7] + 16000 x[inmem1,8]
   - tstart[jug1] + tstart[inmem1] + 4e+06 s[inmem1,jug1] <= 3.999998e+06
 AA1_s[inmem1,inmem2]: - 2000 x[inmem2,1] - 4000 x[inmem2,2]
   - 6000 x[inmem2,3] - 8000 x[inmem2,4] - 10000 x[inmem2,5]
   - 12000 x[inmem2,6] - 14000 x[inmem2,7] - 16000 x[inmem2,8]
   + 2000 x[inmem1,1] + 4000 x[inmem1,2] + 6000 x[inmem1,3]
   + 8000 x[inmem1,4] + 10000 x[inmem1,5] + 12000 x[inmem1,6]
   + 14000 x[inmem1,7] + 16000 x[inmem1,8] - tstart[inmem2]
   + tstart[inmem1] + 4e+06 s[inmem1,inmem2] <= 3.999998e+06
 AA1_s[inmem1,HS]: - 2000 x[HS,1] - 4000 x[HS,2] - 6000 x[HS,3]
   - 8000 x[HS,4] - 10000 x[HS,5] - 12000 x[HS,6] - 14000 x[HS,7]
   - 16000 x[HS,8] + 2000 x[inmem1,1] + 4000 x[inmem1,2] + 6000 x[inmem1,3]
   + 8000 x[inmem1,4] + 10000 x[inmem1,5] + 12000 x[inmem1,6]
   + 14000 x[inmem1,7] + 16000 x[inmem1,8] - tstart[HS] + tstart[inmem1]
   + 4e+06 s[inmem1,HS] <= 3.999998e+06
 AA1_s[inmem1,mem]: 2000 x[inmem1,1] + 4000 x[inmem1,2] + 6000 x[inmem1,3]
   + 8000 x[inmem1,4] + 10000 x[inmem1,5] + 12000 x[inmem1,6]
   + 14000 x[inmem1,7] + 16000 x[inmem1,8] - 2000 x[mem,1] - 4000 x[mem,2]
   - 6000 x[mem,3] - 8000 x[mem,4] - 10000 x[mem,5] - 12000 x[mem,6]
   - 14000 x[mem,7] - 16000 x[mem,8] + tstart[inmem1] - tstart[mem]
   + 4e+06 s[inmem1,mem] <= 3.999998e+06
 AA1_s[inmem1,VS]: 2000 x[inmem1,1] + 4000 x[inmem1,2] + 6000 x[inmem1,3]
   + 8000 x[inmem1,4] + 10000 x[inmem1,5] + 12000 x[inmem1,6]
   + 14000 x[inmem1,7] + 16000 x[inmem1,8] - 2000 x[VS,1] - 4000 x[VS,2]
   - 6000 x[VS,3] - 8000 x[VS,4] - 10000 x[VS,5] - 12000 x[VS,6]
   - 14000 x[VS,7] - 16000 x[VS,8] + tstart[inmem1] - tstart[VS]
   + 4e+06 s[inmem1,VS] <= 3.999998e+06
 AA1_s[inmem1,odisp]: 2000 x[inmem1,1] + 4000 x[inmem1,2]
   + 6000 x[inmem1,3] + 8000 x[inmem1,4] + 10000 x[inmem1,5]
   + 12000 x[inmem1,6] + 14000 x[inmem1,7] + 16000 x[inmem1,8]
   - 2000 x[odisp,1] - 4000 x[odisp,2] - 6000 x[odisp,3] - 8000 x[odisp,4]
   - 10000 x[odisp,5] - 12000 x[odisp,6] - 14000 x[odisp,7]
   - 16000 x[odisp,8] + tstart[inmem1] - tstart[odisp]
   + 4e+06 s[inmem1,odisp] <= 3.999998e+06
 AA1_s[mem,jug2]: - 2000 x[jug2,1] - 4000 x[jug2,2] - 6000 x[jug2,3]
   - 8000 x[jug2,4] - 10000 x[jug2,5] - 12000 x[jug2,6] - 14000 x[jug2,7]
   - 16000 x[jug2,8] + 2000 x[mem,1] + 4000 x[mem,2] + 6000 x[mem,3]
   + 8000 x[mem,4] + 10000 x[mem,5] + 12000 x[mem,6] + 14000 x[mem,7]
   + 16000 x[mem,8] - tstart[jug2] + tstart[mem] + 4e+06 s[mem,jug2]
   <= 3.999998e+06
 AA1_s[mem,jug1]: - 2000 x[jug1,1] - 4000 x[jug1,2] - 6000 x[jug1,3]
   - 8000 x[jug1,4] - 10000 x[jug1,5] - 12000 x[jug1,6] - 14000 x[jug1,7]
   - 16000 x[jug1,8] + 2000 x[mem,1] + 4000 x[mem,2] + 6000 x[mem,3]
   + 8000 x[mem,4] + 10000 x[mem,5] + 12000 x[mem,6] + 14000 x[mem,7]
   + 16000 x[mem,8] - tstart[jug1] + tstart[mem] + 4e+06 s[mem,jug1]
   <= 3.999998e+06
 AA1_s[mem,inmem2]: - 2000 x[inmem2,1] - 4000 x[inmem2,2]
   - 6000 x[inmem2,3] - 8000 x[inmem2,4] - 10000 x[inmem2,5]
   - 12000 x[inmem2,6] - 14000 x[inmem2,7] - 16000 x[inmem2,8]
   + 2000 x[mem,1] + 4000 x[mem,2] + 6000 x[mem,3] + 8000 x[mem,4]
   + 10000 x[mem,5] + 12000 x[mem,6] + 14000 x[mem,7] + 16000 x[mem,8]
   - tstart[inmem2] + tstart[mem] + 4e+06 s[mem,inmem2] <= 3.999998e+06
 AA1_s[mem,HS]: - 2000 x[HS,1] - 4000 x[HS,2] - 6000 x[HS,3] - 8000 x[HS,4]
   - 10000 x[HS,5] - 12000 x[HS,6] - 14000 x[HS,7] - 16000 x[HS,8]
   + 2000 x[mem,1] + 4000 x[mem,2] + 6000 x[mem,3] + 8000 x[mem,4]
   + 10000 x[mem,5] + 12000 x[mem,6] + 14000 x[mem,7] + 16000 x[mem,8]
   - tstart[HS] + tstart[mem] + 4e+06 s[mem,HS] <= 3.999998e+06
 AA1_s[mem,inmem1]: - 2000 x[inmem1,1] - 4000 x[inmem1,2]
   - 6000 x[inmem1,3] - 8000 x[inmem1,4] - 10000 x[inmem1,5]
   - 12000 x[inmem1,6] - 14000 x[inmem1,7] - 16000 x[inmem1,8]
   + 2000 x[mem,1] + 4000 x[mem,2] + 6000 x[mem,3] + 8000 x[mem,4]
   + 10000 x[mem,5] + 12000 x[mem,6] + 14000 x[mem,7] + 16000 x[mem,8]
   - tstart[inmem1] + tstart[mem] + 4e+06 s[mem,inmem1] <= 3.999998e+06
 AA1_s[mem,VS]: 2000 x[mem,1] + 4000 x[mem,2] + 6000 x[mem,3]
   + 8000 x[mem,4] + 10000 x[mem,5] + 12000 x[mem,6] + 14000 x[mem,7]
   + 16000 x[mem,8] - 2000 x[VS,1] - 4000 x[VS,2] - 6000 x[VS,3]
   - 8000 x[VS,4] - 10000 x[VS,5] - 12000 x[VS,6] - 14000 x[VS,7]
   - 16000 x[VS,8] + tstart[mem] - tstart[VS] + 4e+06 s[mem,VS]
   <= 3.999998e+06
 AA1_s[mem,odisp]: 2000 x[mem,1] + 4000 x[mem,2] + 6000 x[mem,3]
   + 8000 x[mem,4] + 10000 x[mem,5] + 12000 x[mem,6] + 14000 x[mem,7]
   + 16000 x[mem,8] - 2000 x[odisp,1] - 4000 x[odisp,2] - 6000 x[odisp,3]
   - 8000 x[odisp,4] - 10000 x[odisp,5] - 12000 x[odisp,6]
   - 14000 x[odisp,7] - 16000 x[odisp,8] + tstart[mem] - tstart[odisp]
   + 4e+06 s[mem,odisp] <= 3.999998e+06
 AA1_s[VS,jug2]: - 2000 x[jug2,1] - 4000 x[jug2,2] - 6000 x[jug2,3]
   - 8000 x[jug2,4] - 10000 x[jug2,5] - 12000 x[jug2,6] - 14000 x[jug2,7]
   - 16000 x[jug2,8] + 2000 x[VS,1] + 4000 x[VS,2] + 6000 x[VS,3]
   + 8000 x[VS,4] + 10000 x[VS,5] + 12000 x[VS,6] + 14000 x[VS,7]
   + 16000 x[VS,8] - tstart[jug2] + tstart[VS] + 4e+06 s[VS,jug2]
   <= 3.999998e+06
 AA1_s[VS,jug1]: - 2000 x[jug1,1] - 4000 x[jug1,2] - 6000 x[jug1,3]
   - 8000 x[jug1,4] - 10000 x[jug1,5] - 12000 x[jug1,6] - 14000 x[jug1,7]
   - 16000 x[jug1,8] + 2000 x[VS,1] + 4000 x[VS,2] + 6000 x[VS,3]
   + 8000 x[VS,4] + 10000 x[VS,5] + 12000 x[VS,6] + 14000 x[VS,7]
   + 16000 x[VS,8] - tstart[jug1] + tstart[VS] + 4e+06 s[VS,jug1]
   <= 3.999998e+06
 AA1_s[VS,inmem2]: - 2000 x[inmem2,1] - 4000 x[inmem2,2] - 6000 x[inmem2,3]
   - 8000 x[inmem2,4] - 10000 x[inmem2,5] - 12000 x[inmem2,6]
   - 14000 x[inmem2,7] - 16000 x[inmem2,8] + 2000 x[VS,1] + 4000 x[VS,2]
   + 6000 x[VS,3] + 8000 x[VS,4] + 10000 x[VS,5] + 12000 x[VS,6]
   + 14000 x[VS,7] + 16000 x[VS,8] - tstart[inmem2] + tstart[VS]
   + 4e+06 s[VS,inmem2] <= 3.999998e+06
 AA1_s[VS,HS]: - 2000 x[HS,1] - 4000 x[HS,2] - 6000 x[HS,3] - 8000 x[HS,4]
   - 10000 x[HS,5] - 12000 x[HS,6] - 14000 x[HS,7] - 16000 x[HS,8]
   + 2000 x[VS,1] + 4000 x[VS,2] + 6000 x[VS,3] + 8000 x[VS,4]
   + 10000 x[VS,5] + 12000 x[VS,6] + 14000 x[VS,7] + 16000 x[VS,8]
   - tstart[HS] + tstart[VS] + 4e+06 s[VS,HS] <= 3.999998e+06
 AA1_s[VS,inmem1]: - 2000 x[inmem1,1] - 4000 x[inmem1,2] - 6000 x[inmem1,3]
   - 8000 x[inmem1,4] - 10000 x[inmem1,5] - 12000 x[inmem1,6]
   - 14000 x[inmem1,7] - 16000 x[inmem1,8] + 2000 x[VS,1] + 4000 x[VS,2]
   + 6000 x[VS,3] + 8000 x[VS,4] + 10000 x[VS,5] + 12000 x[VS,6]
   + 14000 x[VS,7] + 16000 x[VS,8] - tstart[inmem1] + tstart[VS]
   + 4e+06 s[VS,inmem1] <= 3.999998e+06
 AA1_s[VS,mem]: - 2000 x[mem,1] - 4000 x[mem,2] - 6000 x[mem,3]
   - 8000 x[mem,4] - 10000 x[mem,5] - 12000 x[mem,6] - 14000 x[mem,7]
   - 16000 x[mem,8] + 2000 x[VS,1] + 4000 x[VS,2] + 6000 x[VS,3]
   + 8000 x[VS,4] + 10000 x[VS,5] + 12000 x[VS,6] + 14000 x[VS,7]
   + 16000 x[VS,8] - tstart[mem] + tstart[VS] + 4e+06 s[VS,mem]
   <= 3.999998e+06
 AA1_s[VS,odisp]: 2000 x[VS,1] + 4000 x[VS,2] + 6000 x[VS,3] + 8000 x[VS,4]
   + 10000 x[VS,5] + 12000 x[VS,6] + 14000 x[VS,7] + 16000 x[VS,8]
   - 2000 x[odisp,1] - 4000 x[odisp,2] - 6000 x[odisp,3] - 8000 x[odisp,4]
   - 10000 x[odisp,5] - 12000 x[odisp,6] - 14000 x[odisp,7]
   - 16000 x[odisp,8] + tstart[VS] - tstart[odisp] + 4e+06 s[VS,odisp]
   <= 3.999998e+06
 AA1_s[odisp,jug2]: - 2000 x[jug2,1] - 4000 x[jug2,2] - 6000 x[jug2,3]
   - 8000 x[jug2,4] - 10000 x[jug2,5] - 12000 x[jug2,6] - 14000 x[jug2,7]
   - 16000 x[jug2,8] + 2000 x[odisp,1] + 4000 x[odisp,2] + 6000 x[odisp,3]
   + 8000 x[odisp,4] + 10000 x[odisp,5] + 12000 x[odisp,6]
   + 14000 x[odisp,7] + 16000 x[odisp,8] - tstart[jug2] + tstart[odisp]
   + 4e+06 s[odisp,jug2] <= 3.999998e+06
 AA1_s[odisp,jug1]: - 2000 x[jug1,1] - 4000 x[jug1,2] - 6000 x[jug1,3]
   - 8000 x[jug1,4] - 10000 x[jug1,5] - 12000 x[jug1,6] - 14000 x[jug1,7]
   - 16000 x[jug1,8] + 2000 x[odisp,1] + 4000 x[odisp,2] + 6000 x[odisp,3]
   + 8000 x[odisp,4] + 10000 x[odisp,5] + 12000 x[odisp,6]
   + 14000 x[odisp,7] + 16000 x[odisp,8] - tstart[jug1] + tstart[odisp]
   + 4e+06 s[odisp,jug1] <= 3.999998e+06
 AA1_s[odisp,inmem2]: - 2000 x[inmem2,1] - 4000 x[inmem2,2]
   - 6000 x[inmem2,3] - 8000 x[inmem2,4] - 10000 x[inmem2,5]
   - 12000 x[inmem2,6] - 14000 x[inmem2,7] - 16000 x[inmem2,8]
   + 2000 x[odisp,1] + 4000 x[odisp,2] + 6000 x[odisp,3] + 8000 x[odisp,4]
   + 10000 x[odisp,5] + 12000 x[odisp,6] + 14000 x[odisp,7]
   + 16000 x[odisp,8] - tstart[inmem2] + tstart[odisp]
   + 4e+06 s[odisp,inmem2] <= 3.999998e+06
 AA1_s[odisp,HS]: - 2000 x[HS,1] - 4000 x[HS,2] - 6000 x[HS,3]
   - 8000 x[HS,4] - 10000 x[HS,5] - 12000 x[HS,6] - 14000 x[HS,7]
   - 16000 x[HS,8] + 2000 x[odisp,1] + 4000 x[odisp,2] + 6000 x[odisp,3]
   + 8000 x[odisp,4] + 10000 x[odisp,5] + 12000 x[odisp,6]
   + 14000 x[odisp,7] + 16000 x[odisp,8] - tstart[HS] + tstart[odisp]
   + 4e+06 s[odisp,HS] <= 3.999998e+06
 AA1_s[odisp,inmem1]: - 2000 x[inmem1,1] - 4000 x[inmem1,2]
   - 6000 x[inmem1,3] - 8000 x[inmem1,4] - 10000 x[inmem1,5]
   - 12000 x[inmem1,6] - 14000 x[inmem1,7] - 16000 x[inmem1,8]
   + 2000 x[odisp,1] + 4000 x[odisp,2] + 6000 x[odisp,3] + 8000 x[odisp,4]
   + 10000 x[odisp,5] + 12000 x[odisp,6] + 14000 x[odisp,7]
   + 16000 x[odisp,8] - tstart[inmem1] + tstart[odisp]
   + 4e+06 s[odisp,inmem1] <= 3.999998e+06
 AA1_s[odisp,mem]: - 2000 x[mem,1] - 4000 x[mem,2] - 6000 x[mem,3]
   - 8000 x[mem,4] - 10000 x[mem,5] - 12000 x[mem,6] - 14000 x[mem,7]
   - 16000 x[mem,8] + 2000 x[odisp,1] + 4000 x[odisp,2] + 6000 x[odisp,3]
   + 8000 x[odisp,4] + 10000 x[odisp,5] + 12000 x[odisp,6]
   + 14000 x[odisp,7] + 16000 x[odisp,8] - tstart[mem] + tstart[odisp]
   + 4e+06 s[odisp,mem] <= 3.999998e+06
 AA1_s[odisp,VS]: - 2000 x[VS,1] - 4000 x[VS,2] - 6000 x[VS,3]
   - 8000 x[VS,4] - 10000 x[VS,5] - 12000 x[VS,6] - 14000 x[VS,7]
   - 16000 x[VS,8] + 2000 x[odisp,1] + 4000 x[odisp,2] + 6000 x[odisp,3]
   + 8000 x[odisp,4] + 10000 x[odisp,5] + 12000 x[odisp,6]
   + 14000 x[odisp,7] + 16000 x[odisp,8] - tstart[VS] + tstart[odisp]
   + 4e+06 s[odisp,VS] <= 3.999998e+06
 AA1[jug2,jug1]: - 2000 x[jug2,1] - 4000 x[jug2,2] - 6000 x[jug2,3]
   - 8000 x[jug2,4] - 10000 x[jug2,5] - 12000 x[jug2,6] - 14000 x[jug2,7]
   - 16000 x[jug2,8] + 2000 x[jug1,1] + 4000 x[jug1,2] + 6000 x[jug1,3]
   + 8000 x[jug1,4] + 10000 x[jug1,5] + 12000 x[jug1,6] + 14000 x[jug1,7]
   + 16000 x[jug1,8] - tstart[jug2] + tstart[jug1] - 4e+06 s[jug2,jug1]
   <= -2
 AA1[jug2,inmem2]: - 2000 x[jug2,1] - 4000 x[jug2,2] - 6000 x[jug2,3]
   - 8000 x[jug2,4] - 10000 x[jug2,5] - 12000 x[jug2,6] - 14000 x[jug2,7]
   - 16000 x[jug2,8] + 2000 x[inmem2,1] + 4000 x[inmem2,2]
   + 6000 x[inmem2,3] + 8000 x[inmem2,4] + 10000 x[inmem2,5]
   + 12000 x[inmem2,6] + 14000 x[inmem2,7] + 16000 x[inmem2,8]
   - tstart[jug2] + tstart[inmem2] - 4e+06 s[jug2,inmem2] <= -2
 AA1[jug2,HS]: - 2000 x[jug2,1] - 4000 x[jug2,2] - 6000 x[jug2,3]
   - 8000 x[jug2,4] - 10000 x[jug2,5] - 12000 x[jug2,6] - 14000 x[jug2,7]
   - 16000 x[jug2,8] + 2000 x[HS,1] + 4000 x[HS,2] + 6000 x[HS,3]
   + 8000 x[HS,4] + 10000 x[HS,5] + 12000 x[HS,6] + 14000 x[HS,7]
   + 16000 x[HS,8] - tstart[jug2] + tstart[HS] - 4e+06 s[jug2,HS] <= -2
 AA1[jug2,inmem1]: - 2000 x[jug2,1] - 4000 x[jug2,2] - 6000 x[jug2,3]
   - 8000 x[jug2,4] - 10000 x[jug2,5] - 12000 x[jug2,6] - 14000 x[jug2,7]
   - 16000 x[jug2,8] + 2000 x[inmem1,1] + 4000 x[inmem1,2]
   + 6000 x[inmem1,3] + 8000 x[inmem1,4] + 10000 x[inmem1,5]
   + 12000 x[inmem1,6] + 14000 x[inmem1,7] + 16000 x[inmem1,8]
   - tstart[jug2] + tstart[inmem1] - 4e+06 s[jug2,inmem1] <= -2
 AA1[jug2,mem]: - 2000 x[jug2,1] - 4000 x[jug2,2] - 6000 x[jug2,3]
   - 8000 x[jug2,4] - 10000 x[jug2,5] - 12000 x[jug2,6] - 14000 x[jug2,7]
   - 16000 x[jug2,8] + 2000 x[mem,1] + 4000 x[mem,2] + 6000 x[mem,3]
   + 8000 x[mem,4] + 10000 x[mem,5] + 12000 x[mem,6] + 14000 x[mem,7]
   + 16000 x[mem,8] - tstart[jug2] + tstart[mem] - 4e+06 s[jug2,mem] <= -2
 AA1[jug2,VS]: - 2000 x[jug2,1] - 4000 x[jug2,2] - 6000 x[jug2,3]
   - 8000 x[jug2,4] - 10000 x[jug2,5] - 12000 x[jug2,6] - 14000 x[jug2,7]
   - 16000 x[jug2,8] + 2000 x[VS,1] + 4000 x[VS,2] + 6000 x[VS,3]
   + 8000 x[VS,4] + 10000 x[VS,5] + 12000 x[VS,6] + 14000 x[VS,7]
   + 16000 x[VS,8] - tstart[jug2] + tstart[VS] - 4e+06 s[jug2,VS] <= -2
 AA1[jug2,odisp]: - 2000 x[jug2,1] - 4000 x[jug2,2] - 6000 x[jug2,3]
   - 8000 x[jug2,4] - 10000 x[jug2,5] - 12000 x[jug2,6] - 14000 x[jug2,7]
   - 16000 x[jug2,8] + 2000 x[odisp,1] + 4000 x[odisp,2] + 6000 x[odisp,3]
   + 8000 x[odisp,4] + 10000 x[odisp,5] + 12000 x[odisp,6]
   + 14000 x[odisp,7] + 16000 x[odisp,8] - tstart[jug2] + tstart[odisp]
   - 4e+06 s[jug2,odisp] <= -2
 AA1[jug1,jug2]: 2000 x[jug2,1] + 4000 x[jug2,2] + 6000 x[jug2,3]
   + 8000 x[jug2,4] + 10000 x[jug2,5] + 12000 x[jug2,6] + 14000 x[jug2,7]
   + 16000 x[jug2,8] - 2000 x[jug1,1] - 4000 x[jug1,2] - 6000 x[jug1,3]
   - 8000 x[jug1,4] - 10000 x[jug1,5] - 12000 x[jug1,6] - 14000 x[jug1,7]
   - 16000 x[jug1,8] + tstart[jug2] - tstart[jug1] - 4e+06 s[jug1,jug2]
   <= -2
 AA1[jug1,inmem2]: - 2000 x[jug1,1] - 4000 x[jug1,2] - 6000 x[jug1,3]
   - 8000 x[jug1,4] - 10000 x[jug1,5] - 12000 x[jug1,6] - 14000 x[jug1,7]
   - 16000 x[jug1,8] + 2000 x[inmem2,1] + 4000 x[inmem2,2]
   + 6000 x[inmem2,3] + 8000 x[inmem2,4] + 10000 x[inmem2,5]
   + 12000 x[inmem2,6] + 14000 x[inmem2,7] + 16000 x[inmem2,8]
   - tstart[jug1] + tstart[inmem2] - 4e+06 s[jug1,inmem2] <= -2
 AA1[jug1,HS]: - 2000 x[jug1,1] - 4000 x[jug1,2] - 6000 x[jug1,3]
   - 8000 x[jug1,4] - 10000 x[jug1,5] - 12000 x[jug1,6] - 14000 x[jug1,7]
   - 16000 x[jug1,8] + 2000 x[HS,1] + 4000 x[HS,2] + 6000 x[HS,3]
   + 8000 x[HS,4] + 10000 x[HS,5] + 12000 x[HS,6] + 14000 x[HS,7]
   + 16000 x[HS,8] - tstart[jug1] + tstart[HS] - 4e+06 s[jug1,HS] <= -2
 AA1[jug1,inmem1]: - 2000 x[jug1,1] - 4000 x[jug1,2] - 6000 x[jug1,3]
   - 8000 x[jug1,4] - 10000 x[jug1,5] - 12000 x[jug1,6] - 14000 x[jug1,7]
   - 16000 x[jug1,8] + 2000 x[inmem1,1] + 4000 x[inmem1,2]
   + 6000 x[inmem1,3] + 8000 x[inmem1,4] + 10000 x[inmem1,5]
   + 12000 x[inmem1,6] + 14000 x[inmem1,7] + 16000 x[inmem1,8]
   - tstart[jug1] + tstart[inmem1] - 4e+06 s[jug1,inmem1] <= -2
 AA1[jug1,mem]: - 2000 x[jug1,1] - 4000 x[jug1,2] - 6000 x[jug1,3]
   - 8000 x[jug1,4] - 10000 x[jug1,5] - 12000 x[jug1,6] - 14000 x[jug1,7]
   - 16000 x[jug1,8] + 2000 x[mem,1] + 4000 x[mem,2] + 6000 x[mem,3]
   + 8000 x[mem,4] + 10000 x[mem,5] + 12000 x[mem,6] + 14000 x[mem,7]
   + 16000 x[mem,8] - tstart[jug1] + tstart[mem] - 4e+06 s[jug1,mem] <= -2
 AA1[jug1,VS]: - 2000 x[jug1,1] - 4000 x[jug1,2] - 6000 x[jug1,3]
   - 8000 x[jug1,4] - 10000 x[jug1,5] - 12000 x[jug1,6] - 14000 x[jug1,7]
   - 16000 x[jug1,8] + 2000 x[VS,1] + 4000 x[VS,2] + 6000 x[VS,3]
   + 8000 x[VS,4] + 10000 x[VS,5] + 12000 x[VS,6] + 14000 x[VS,7]
   + 16000 x[VS,8] - tstart[jug1] + tstart[VS] - 4e+06 s[jug1,VS] <= -2
 AA1[jug1,odisp]: - 2000 x[jug1,1] - 4000 x[jug1,2] - 6000 x[jug1,3]
   - 8000 x[jug1,4] - 10000 x[jug1,5] - 12000 x[jug1,6] - 14000 x[jug1,7]
   - 16000 x[jug1,8] + 2000 x[odisp,1] + 4000 x[odisp,2] + 6000 x[odisp,3]
   + 8000 x[odisp,4] + 10000 x[odisp,5] + 12000 x[odisp,6]
   + 14000 x[odisp,7] + 16000 x[odisp,8] - tstart[jug1] + tstart[odisp]
   - 4e+06 s[jug1,odisp] <= -2
 AA1[inmem2,jug2]: 2000 x[jug2,1] + 4000 x[jug2,2] + 6000 x[jug2,3]
   + 8000 x[jug2,4] + 10000 x[jug2,5] + 12000 x[jug2,6] + 14000 x[jug2,7]
   + 16000 x[jug2,8] - 2000 x[inmem2,1] - 4000 x[inmem2,2]
   - 6000 x[inmem2,3] - 8000 x[inmem2,4] - 10000 x[inmem2,5]
   - 12000 x[inmem2,6] - 14000 x[inmem2,7] - 16000 x[inmem2,8]
   + tstart[jug2] - tstart[inmem2] - 4e+06 s[inmem2,jug2] <= -2
 AA1[inmem2,jug1]: 2000 x[jug1,1] + 4000 x[jug1,2] + 6000 x[jug1,3]
   + 8000 x[jug1,4] + 10000 x[jug1,5] + 12000 x[jug1,6] + 14000 x[jug1,7]
   + 16000 x[jug1,8] - 2000 x[inmem2,1] - 4000 x[inmem2,2]
   - 6000 x[inmem2,3] - 8000 x[inmem2,4] - 10000 x[inmem2,5]
   - 12000 x[inmem2,6] - 14000 x[inmem2,7] - 16000 x[inmem2,8]
   + tstart[jug1] - tstart[inmem2] - 4e+06 s[inmem2,jug1] <= -2
 AA1[inmem2,HS]: - 2000 x[inmem2,1] - 4000 x[inmem2,2] - 6000 x[inmem2,3]
   - 8000 x[inmem2,4] - 10000 x[inmem2,5] - 12000 x[inmem2,6]
   - 14000 x[inmem2,7] - 16000 x[inmem2,8] + 2000 x[HS,1] + 4000 x[HS,2]
   + 6000 x[HS,3] + 8000 x[HS,4] + 10000 x[HS,5] + 12000 x[HS,6]
   + 14000 x[HS,7] + 16000 x[HS,8] - tstart[inmem2] + tstart[HS]
   - 4e+06 s[inmem2,HS] <= -2
 AA1[inmem2,inmem1]: - 2000 x[inmem2,1] - 4000 x[inmem2,2]
   - 6000 x[inmem2,3] - 8000 x[inmem2,4] - 10000 x[inmem2,5]
   - 12000 x[inmem2,6] - 14000 x[inmem2,7] - 16000 x[inmem2,8]
   + 2000 x[inmem1,1] + 4000 x[inmem1,2] + 6000 x[inmem1,3]
   + 8000 x[inmem1,4] + 10000 x[inmem1,5] + 12000 x[inmem1,6]
   + 14000 x[inmem1,7] + 16000 x[inmem1,8] - tstart[inmem2]
   + tstart[inmem1] - 4e+06 s[inmem2,inmem1] <= -2
 AA1[inmem2,mem]: - 2000 x[inmem2,1] - 4000 x[inmem2,2] - 6000 x[inmem2,3]
   - 8000 x[inmem2,4] - 10000 x[inmem2,5] - 12000 x[inmem2,6]
   - 14000 x[inmem2,7] - 16000 x[inmem2,8] + 2000 x[mem,1] + 4000 x[mem,2]
   + 6000 x[mem,3] + 8000 x[mem,4] + 10000 x[mem,5] + 12000 x[mem,6]
   + 14000 x[mem,7] + 16000 x[mem,8] - tstart[inmem2] + tstart[mem]
   - 4e+06 s[inmem2,mem] <= -2
 AA1[inmem2,VS]: - 2000 x[inmem2,1] - 4000 x[inmem2,2] - 6000 x[inmem2,3]
   - 8000 x[inmem2,4] - 10000 x[inmem2,5] - 12000 x[inmem2,6]
   - 14000 x[inmem2,7] - 16000 x[inmem2,8] + 2000 x[VS,1] + 4000 x[VS,2]
   + 6000 x[VS,3] + 8000 x[VS,4] + 10000 x[VS,5] + 12000 x[VS,6]
   + 14000 x[VS,7] + 16000 x[VS,8] - tstart[inmem2] + tstart[VS]
   - 4e+06 s[inmem2,VS] <= -2
 AA1[inmem2,odisp]: - 2000 x[inmem2,1] - 4000 x[inmem2,2]
   - 6000 x[inmem2,3] - 8000 x[inmem2,4] - 10000 x[inmem2,5]
   - 12000 x[inmem2,6] - 14000 x[inmem2,7] - 16000 x[inmem2,8]
   + 2000 x[odisp,1] + 4000 x[odisp,2] + 6000 x[odisp,3] + 8000 x[odisp,4]
   + 10000 x[odisp,5] + 12000 x[odisp,6] + 14000 x[odisp,7]
   + 16000 x[odisp,8] - tstart[inmem2] + tstart[odisp]
   - 4e+06 s[inmem2,odisp] <= -2
 AA1[HS,jug2]: 2000 x[jug2,1] + 4000 x[jug2,2] + 6000 x[jug2,3]
   + 8000 x[jug2,4] + 10000 x[jug2,5] + 12000 x[jug2,6] + 14000 x[jug2,7]
   + 16000 x[jug2,8] - 2000 x[HS,1] - 4000 x[HS,2] - 6000 x[HS,3]
   - 8000 x[HS,4] - 10000 x[HS,5] - 12000 x[HS,6] - 14000 x[HS,7]
   - 16000 x[HS,8] + tstart[jug2] - tstart[HS] - 4e+06 s[HS,jug2] <= -2
 AA1[HS,jug1]: 2000 x[jug1,1] + 4000 x[jug1,2] + 6000 x[jug1,3]
   + 8000 x[jug1,4] + 10000 x[jug1,5] + 12000 x[jug1,6] + 14000 x[jug1,7]
   + 16000 x[jug1,8] - 2000 x[HS,1] - 4000 x[HS,2] - 6000 x[HS,3]
   - 8000 x[HS,4] - 10000 x[HS,5] - 12000 x[HS,6] - 14000 x[HS,7]
   - 16000 x[HS,8] + tstart[jug1] - tstart[HS] - 4e+06 s[HS,jug1] <= -2
 AA1[HS,inmem2]: 2000 x[inmem2,1] + 4000 x[inmem2,2] + 6000 x[inmem2,3]
   + 8000 x[inmem2,4] + 10000 x[inmem2,5] + 12000 x[inmem2,6]
   + 14000 x[inmem2,7] + 16000 x[inmem2,8] - 2000 x[HS,1] - 4000 x[HS,2]
   - 6000 x[HS,3] - 8000 x[HS,4] - 10000 x[HS,5] - 12000 x[HS,6]
   - 14000 x[HS,7] - 16000 x[HS,8] + tstart[inmem2] - tstart[HS]
   - 4e+06 s[HS,inmem2] <= -2
 AA1[HS,inmem1]: - 2000 x[HS,1] - 4000 x[HS,2] - 6000 x[HS,3]
   - 8000 x[HS,4] - 10000 x[HS,5] - 12000 x[HS,6] - 14000 x[HS,7]
   - 16000 x[HS,8] + 2000 x[inmem1,1] + 4000 x[inmem1,2] + 6000 x[inmem1,3]
   + 8000 x[inmem1,4] + 10000 x[inmem1,5] + 12000 x[inmem1,6]
   + 14000 x[inmem1,7] + 16000 x[inmem1,8] - tstart[HS] + tstart[inmem1]
   - 4e+06 s[HS,inmem1] <= -2
 AA1[HS,mem]: - 2000 x[HS,1] - 4000 x[HS,2] - 6000 x[HS,3] - 8000 x[HS,4]
   - 10000 x[HS,5] - 12000 x[HS,6] - 14000 x[HS,7] - 16000 x[HS,8]
   + 2000 x[mem,1] + 4000 x[mem,2] + 6000 x[mem,3] + 8000 x[mem,4]
   + 10000 x[mem,5] + 12000 x[mem,6] + 14000 x[mem,7] + 16000 x[mem,8]
   - tstart[HS] + tstart[mem] - 4e+06 s[HS,mem] <= -2
 AA1[HS,VS]: - 2000 x[HS,1] - 4000 x[HS,2] - 6000 x[HS,3] - 8000 x[HS,4]
   - 10000 x[HS,5] - 12000 x[HS,6] - 14000 x[HS,7] - 16000 x[HS,8]
   + 2000 x[VS,1] + 4000 x[VS,2] + 6000 x[VS,3] + 8000 x[VS,4]
   + 10000 x[VS,5] + 12000 x[VS,6] + 14000 x[VS,7] + 16000 x[VS,8]
   - tstart[HS] + tstart[VS] - 4e+06 s[HS,VS] <= -2
 AA1[HS,odisp]: - 2000 x[HS,1] - 4000 x[HS,2] - 6000 x[HS,3] - 8000 x[HS,4]
   - 10000 x[HS,5] - 12000 x[HS,6] - 14000 x[HS,7] - 16000 x[HS,8]
   + 2000 x[odisp,1] + 4000 x[odisp,2] + 6000 x[odisp,3] + 8000 x[odisp,4]
   + 10000 x[odisp,5] + 12000 x[odisp,6] + 14000 x[odisp,7]
   + 16000 x[odisp,8] - tstart[HS] + tstart[odisp] - 4e+06 s[HS,odisp]
   <= -2
 AA1[inmem1,jug2]: 2000 x[jug2,1] + 4000 x[jug2,2] + 6000 x[jug2,3]
   + 8000 x[jug2,4] + 10000 x[jug2,5] + 12000 x[jug2,6] + 14000 x[jug2,7]
   + 16000 x[jug2,8] - 2000 x[inmem1,1] - 4000 x[inmem1,2]
   - 6000 x[inmem1,3] - 8000 x[inmem1,4] - 10000 x[inmem1,5]
   - 12000 x[inmem1,6] - 14000 x[inmem1,7] - 16000 x[inmem1,8]
   + tstart[jug2] - tstart[inmem1] - 4e+06 s[inmem1,jug2] <= -2
 AA1[inmem1,jug1]: 2000 x[jug1,1] + 4000 x[jug1,2] + 6000 x[jug1,3]
   + 8000 x[jug1,4] + 10000 x[jug1,5] + 12000 x[jug1,6] + 14000 x[jug1,7]
   + 16000 x[jug1,8] - 2000 x[inmem1,1] - 4000 x[inmem1,2]
   - 6000 x[inmem1,3] - 8000 x[inmem1,4] - 10000 x[inmem1,5]
   - 12000 x[inmem1,6] - 14000 x[inmem1,7] - 16000 x[inmem1,8]
   + tstart[jug1] - tstart[inmem1] - 4e+06 s[inmem1,jug1] <= -2
 AA1[inmem1,inmem2]: 2000 x[inmem2,1] + 4000 x[inmem2,2] + 6000 x[inmem2,3]
   + 8000 x[inmem2,4] + 10000 x[inmem2,5] + 12000 x[inmem2,6]
   + 14000 x[inmem2,7] + 16000 x[inmem2,8] - 2000 x[inmem1,1]
   - 4000 x[inmem1,2] - 6000 x[inmem1,3] - 8000 x[inmem1,4]
   - 10000 x[inmem1,5] - 12000 x[inmem1,6] - 14000 x[inmem1,7]
   - 16000 x[inmem1,8] + tstart[inmem2] - tstart[inmem1]
   - 4e+06 s[inmem1,inmem2] <= -2
 AA1[inmem1,HS]: 2000 x[HS,1] + 4000 x[HS,2] + 6000 x[HS,3] + 8000 x[HS,4]
   + 10000 x[HS,5] + 12000 x[HS,6] + 14000 x[HS,7] + 16000 x[HS,8]
   - 2000 x[inmem1,1] - 4000 x[inmem1,2] - 6000 x[inmem1,3]
   - 8000 x[inmem1,4] - 10000 x[inmem1,5] - 12000 x[inmem1,6]
   - 14000 x[inmem1,7] - 16000 x[inmem1,8] + tstart[HS] - tstart[inmem1]
   - 4e+06 s[inmem1,HS] <= -2
 AA1[inmem1,mem]: - 2000 x[inmem1,1] - 4000 x[inmem1,2] - 6000 x[inmem1,3]
   - 8000 x[inmem1,4] - 10000 x[inmem1,5] - 12000 x[inmem1,6]
   - 14000 x[inmem1,7] - 16000 x[inmem1,8] + 2000 x[mem,1] + 4000 x[mem,2]
   + 6000 x[mem,3] + 8000 x[mem,4] + 10000 x[mem,5] + 12000 x[mem,6]
   + 14000 x[mem,7] + 16000 x[mem,8] - tstart[inmem1] + tstart[mem]
   - 4e+06 s[inmem1,mem] <= -2
 AA1[inmem1,VS]: - 2000 x[inmem1,1] - 4000 x[inmem1,2] - 6000 x[inmem1,3]
   - 8000 x[inmem1,4] - 10000 x[inmem1,5] - 12000 x[inmem1,6]
   - 14000 x[inmem1,7] - 16000 x[inmem1,8] + 2000 x[VS,1] + 4000 x[VS,2]
   + 6000 x[VS,3] + 8000 x[VS,4] + 10000 x[VS,5] + 12000 x[VS,6]
   + 14000 x[VS,7] + 16000 x[VS,8] - tstart[inmem1] + tstart[VS]
   - 4e+06 s[inmem1,VS] <= -2
 AA1[inmem1,odisp]: - 2000 x[inmem1,1] - 4000 x[inmem1,2]
   - 6000 x[inmem1,3] - 8000 x[inmem1,4] - 10000 x[inmem1,5]
   - 12000 x[inmem1,6] - 14000 x[inmem1,7] - 16000 x[inmem1,8]
   + 2000 x[odisp,1] + 4000 x[odisp,2] + 6000 x[odisp,3] + 8000 x[odisp,4]
   + 10000 x[odisp,5] + 12000 x[odisp,6] + 14000 x[odisp,7]
   + 16000 x[odisp,8] - tstart[inmem1] + tstart[odisp]
   - 4e+06 s[inmem1,odisp] <= -2
 AA1[mem,jug2]: 2000 x[jug2,1] + 4000 x[jug2,2] + 6000 x[jug2,3]
   + 8000 x[jug2,4] + 10000 x[jug2,5] + 12000 x[jug2,6] + 14000 x[jug2,7]
   + 16000 x[jug2,8] - 2000 x[mem,1] - 4000 x[mem,2] - 6000 x[mem,3]
   - 8000 x[mem,4] - 10000 x[mem,5] - 12000 x[mem,6] - 14000 x[mem,7]
   - 16000 x[mem,8] + tstart[jug2] - tstart[mem] - 4e+06 s[mem,jug2] <= -2
 AA1[mem,jug1]: 2000 x[jug1,1] + 4000 x[jug1,2] + 6000 x[jug1,3]
   + 8000 x[jug1,4] + 10000 x[jug1,5] + 12000 x[jug1,6] + 14000 x[jug1,7]
   + 16000 x[jug1,8] - 2000 x[mem,1] - 4000 x[mem,2] - 6000 x[mem,3]
   - 8000 x[mem,4] - 10000 x[mem,5] - 12000 x[mem,6] - 14000 x[mem,7]
   - 16000 x[mem,8] + tstart[jug1] - tstart[mem] - 4e+06 s[mem,jug1] <= -2
 AA1[mem,inmem2]: 2000 x[inmem2,1] + 4000 x[inmem2,2] + 6000 x[inmem2,3]
   + 8000 x[inmem2,4] + 10000 x[inmem2,5] + 12000 x[inmem2,6]
   + 14000 x[inmem2,7] + 16000 x[inmem2,8] - 2000 x[mem,1] - 4000 x[mem,2]
   - 6000 x[mem,3] - 8000 x[mem,4] - 10000 x[mem,5] - 12000 x[mem,6]
   - 14000 x[mem,7] - 16000 x[mem,8] + tstart[inmem2] - tstart[mem]
   - 4e+06 s[mem,inmem2] <= -2
 AA1[mem,HS]: 2000 x[HS,1] + 4000 x[HS,2] + 6000 x[HS,3] + 8000 x[HS,4]
   + 10000 x[HS,5] + 12000 x[HS,6] + 14000 x[HS,7] + 16000 x[HS,8]
   - 2000 x[mem,1] - 4000 x[mem,2] - 6000 x[mem,3] - 8000 x[mem,4]
   - 10000 x[mem,5] - 12000 x[mem,6] - 14000 x[mem,7] - 16000 x[mem,8]
   + tstart[HS] - tstart[mem] - 4e+06 s[mem,HS] <= -2
 AA1[mem,inmem1]: 2000 x[inmem1,1] + 4000 x[inmem1,2] + 6000 x[inmem1,3]
   + 8000 x[inmem1,4] + 10000 x[inmem1,5] + 12000 x[inmem1,6]
   + 14000 x[inmem1,7] + 16000 x[inmem1,8] - 2000 x[mem,1] - 4000 x[mem,2]
   - 6000 x[mem,3] - 8000 x[mem,4] - 10000 x[mem,5] - 12000 x[mem,6]
   - 14000 x[mem,7] - 16000 x[mem,8] + tstart[inmem1] - tstart[mem]
   - 4e+06 s[mem,inmem1] <= -2
 AA1[mem,VS]: - 2000 x[mem,1] - 4000 x[mem,2] - 6000 x[mem,3]
   - 8000 x[mem,4] - 10000 x[mem,5] - 12000 x[mem,6] - 14000 x[mem,7]
   - 16000 x[mem,8] + 2000 x[VS,1] + 4000 x[VS,2] + 6000 x[VS,3]
   + 8000 x[VS,4] + 10000 x[VS,5] + 12000 x[VS,6] + 14000 x[VS,7]
   + 16000 x[VS,8] - tstart[mem] + tstart[VS] - 4e+06 s[mem,VS] <= -2
 AA1[mem,odisp]: - 2000 x[mem,1] - 4000 x[mem,2] - 6000 x[mem,3]
   - 8000 x[mem,4] - 10000 x[mem,5] - 12000 x[mem,6] - 14000 x[mem,7]
   - 16000 x[mem,8] + 2000 x[odisp,1] + 4000 x[odisp,2] + 6000 x[odisp,3]
   + 8000 x[odisp,4] + 10000 x[odisp,5] + 12000 x[odisp,6]
   + 14000 x[odisp,7] + 16000 x[odisp,8] - tstart[mem] + tstart[odisp]
   - 4e+06 s[mem,odisp] <= -2
 AA1[VS,jug2]: 2000 x[jug2,1] + 4000 x[jug2,2] + 6000 x[jug2,3]
   + 8000 x[jug2,4] + 10000 x[jug2,5] + 12000 x[jug2,6] + 14000 x[jug2,7]
   + 16000 x[jug2,8] - 2000 x[VS,1] - 4000 x[VS,2] - 6000 x[VS,3]
   - 8000 x[VS,4] - 10000 x[VS,5] - 12000 x[VS,6] - 14000 x[VS,7]
   - 16000 x[VS,8] + tstart[jug2] - tstart[VS] - 4e+06 s[VS,jug2] <= -2
 AA1[VS,jug1]: 2000 x[jug1,1] + 4000 x[jug1,2] + 6000 x[jug1,3]
   + 8000 x[jug1,4] + 10000 x[jug1,5] + 12000 x[jug1,6] + 14000 x[jug1,7]
   + 16000 x[jug1,8] - 2000 x[VS,1] - 4000 x[VS,2] - 6000 x[VS,3]
   - 8000 x[VS,4] - 10000 x[VS,5] - 12000 x[VS,6] - 14000 x[VS,7]
   - 16000 x[VS,8] + tstart[jug1] - tstart[VS] - 4e+06 s[VS,jug1] <= -2
 AA1[VS,inmem2]: 2000 x[inmem2,1] + 4000 x[inmem2,2] + 6000 x[inmem2,3]
   + 8000 x[inmem2,4] + 10000 x[inmem2,5] + 12000 x[inmem2,6]
   + 14000 x[inmem2,7] + 16000 x[inmem2,8] - 2000 x[VS,1] - 4000 x[VS,2]
   - 6000 x[VS,3] - 8000 x[VS,4] - 10000 x[VS,5] - 12000 x[VS,6]
   - 14000 x[VS,7] - 16000 x[VS,8] + tstart[inmem2] - tstart[VS]
   - 4e+06 s[VS,inmem2] <= -2
 AA1[VS,HS]: 2000 x[HS,1] + 4000 x[HS,2] + 6000 x[HS,3] + 8000 x[HS,4]
   + 10000 x[HS,5] + 12000 x[HS,6] + 14000 x[HS,7] + 16000 x[HS,8]
   - 2000 x[VS,1] - 4000 x[VS,2] - 6000 x[VS,3] - 8000 x[VS,4]
   - 10000 x[VS,5] - 12000 x[VS,6] - 14000 x[VS,7] - 16000 x[VS,8]
   + tstart[HS] - tstart[VS] - 4e+06 s[VS,HS] <= -2
 AA1[VS,inmem1]: 2000 x[inmem1,1] + 4000 x[inmem1,2] + 6000 x[inmem1,3]
   + 8000 x[inmem1,4] + 10000 x[inmem1,5] + 12000 x[inmem1,6]
   + 14000 x[inmem1,7] + 16000 x[inmem1,8] - 2000 x[VS,1] - 4000 x[VS,2]
   - 6000 x[VS,3] - 8000 x[VS,4] - 10000 x[VS,5] - 12000 x[VS,6]
   - 14000 x[VS,7] - 16000 x[VS,8] + tstart[inmem1] - tstart[VS]
   - 4e+06 s[VS,inmem1] <= -2
 AA1[VS,mem]: 2000 x[mem,1] + 4000 x[mem,2] + 6000 x[mem,3] + 8000 x[mem,4]
   + 10000 x[mem,5] + 12000 x[mem,6] + 14000 x[mem,7] + 16000 x[mem,8]
   - 2000 x[VS,1] - 4000 x[VS,2] - 6000 x[VS,3] - 8000 x[VS,4]
   - 10000 x[VS,5] - 12000 x[VS,6] - 14000 x[VS,7] - 16000 x[VS,8]
   + tstart[mem] - tstart[VS] - 4e+06 s[VS,mem] <= -2
 AA1[VS,odisp]: - 2000 x[VS,1] - 4000 x[VS,2] - 6000 x[VS,3] - 8000 x[VS,4]
   - 10000 x[VS,5] - 12000 x[VS,6] - 14000 x[VS,7] - 16000 x[VS,8]
   + 2000 x[odisp,1] + 4000 x[odisp,2] + 6000 x[odisp,3] + 8000 x[odisp,4]
   + 10000 x[odisp,5] + 12000 x[odisp,6] + 14000 x[odisp,7]
   + 16000 x[odisp,8] - tstart[VS] + tstart[odisp] - 4e+06 s[VS,odisp]
   <= -2
 AA1[odisp,jug2]: 2000 x[jug2,1] + 4000 x[jug2,2] + 6000 x[jug2,3]
   + 8000 x[jug2,4] + 10000 x[jug2,5] + 12000 x[jug2,6] + 14000 x[jug2,7]
   + 16000 x[jug2,8] - 2000 x[odisp,1] - 4000 x[odisp,2] - 6000 x[odisp,3]
   - 8000 x[odisp,4] - 10000 x[odisp,5] - 12000 x[odisp,6]
   - 14000 x[odisp,7] - 16000 x[odisp,8] + tstart[jug2] - tstart[odisp]
   - 4e+06 s[odisp,jug2] <= -2
 AA1[odisp,jug1]: 2000 x[jug1,1] + 4000 x[jug1,2] + 6000 x[jug1,3]
   + 8000 x[jug1,4] + 10000 x[jug1,5] + 12000 x[jug1,6] + 14000 x[jug1,7]
   + 16000 x[jug1,8] - 2000 x[odisp,1] - 4000 x[odisp,2] - 6000 x[odisp,3]
   - 8000 x[odisp,4] - 10000 x[odisp,5] - 12000 x[odisp,6]
   - 14000 x[odisp,7] - 16000 x[odisp,8] + tstart[jug1] - tstart[odisp]
   - 4e+06 s[odisp,jug1] <= -2
 AA1[odisp,inmem2]: 2000 x[inmem2,1] + 4000 x[inmem2,2] + 6000 x[inmem2,3]
   + 8000 x[inmem2,4] + 10000 x[inmem2,5] + 12000 x[inmem2,6]
   + 14000 x[inmem2,7] + 16000 x[inmem2,8] - 2000 x[odisp,1]
   - 4000 x[odisp,2] - 6000 x[odisp,3] - 8000 x[odisp,4] - 10000 x[odisp,5]
   - 12000 x[odisp,6] - 14000 x[odisp,7] - 16000 x[odisp,8]
   + tstart[inmem2] - tstart[odisp] - 4e+06 s[odisp,inmem2] <= -2
 AA1[odisp,HS]: 2000 x[HS,1] + 4000 x[HS,2] + 6000 x[HS,3] + 8000 x[HS,4]
   + 10000 x[HS,5] + 12000 x[HS,6] + 14000 x[HS,7] + 16000 x[HS,8]
   - 2000 x[odisp,1] - 4000 x[odisp,2] - 6000 x[odisp,3] - 8000 x[odisp,4]
   - 10000 x[odisp,5] - 12000 x[odisp,6] - 14000 x[odisp,7]
   - 16000 x[odisp,8] + tstart[HS] - tstart[odisp] - 4e+06 s[odisp,HS]
   <= -2
 AA1[odisp,inmem1]: 2000 x[inmem1,1] + 4000 x[inmem1,2] + 6000 x[inmem1,3]
   + 8000 x[inmem1,4] + 10000 x[inmem1,5] + 12000 x[inmem1,6]
   + 14000 x[inmem1,7] + 16000 x[inmem1,8] - 2000 x[odisp,1]
   - 4000 x[odisp,2] - 6000 x[odisp,3] - 8000 x[odisp,4] - 10000 x[odisp,5]
   - 12000 x[odisp,6] - 14000 x[odisp,7] - 16000 x[odisp,8]
   + tstart[inmem1] - tstart[odisp] - 4e+06 s[odisp,inmem1] <= -2
 AA1[odisp,mem]: 2000 x[mem,1] + 4000 x[mem,2] + 6000 x[mem,3]
   + 8000 x[mem,4] + 10000 x[mem,5] + 12000 x[mem,6] + 14000 x[mem,7]
   + 16000 x[mem,8] - 2000 x[odisp,1] - 4000 x[odisp,2] - 6000 x[odisp,3]
   - 8000 x[odisp,4] - 10000 x[odisp,5] - 12000 x[odisp,6]
   - 14000 x[odisp,7] - 16000 x[odisp,8] + tstart[mem] - tstart[odisp]
   - 4e+06 s[odisp,mem] <= -2
 AA1[odisp,VS]: 2000 x[VS,1] + 4000 x[VS,2] + 6000 x[VS,3] + 8000 x[VS,4]
   + 10000 x[VS,5] + 12000 x[VS,6] + 14000 x[VS,7] + 16000 x[VS,8]
   - 2000 x[odisp,1] - 4000 x[odisp,2] - 6000 x[odisp,3] - 8000 x[odisp,4]
   - 10000 x[odisp,5] - 12000 x[odisp,6] - 14000 x[odisp,7]
   - 16000 x[odisp,8] + tstart[VS] - tstart[odisp] - 4e+06 s[odisp,VS]
   <= -2
Bounds
Binaries
 x[jug2,0] x[jug2,1] x[jug2,2] x[jug2,3] x[jug2,4] x[jug2,5] x[jug2,6]
 x[jug2,7] x[jug2,8] x[jug1,0] x[jug1,1] x[jug1,2] x[jug1,3] x[jug1,4]
 x[jug1,5] x[jug1,6] x[jug1,7] x[jug1,8] x[inmem2,0] x[inmem2,1]
 x[inmem2,2] x[inmem2,3] x[inmem2,4] x[inmem2,5] x[inmem2,6] x[inmem2,7]
 x[inmem2,8] x[HS,0] x[HS,1] x[HS,2] x[HS,3] x[HS,4] x[HS,5] x[HS,6]
 x[HS,7] x[HS,8] x[inmem1,0] x[inmem1,1] x[inmem1,2] x[inmem1,3]
 x[inmem1,4] x[inmem1,5] x[inmem1,6] x[inmem1,7] x[inmem1,8] x[mem,0]
 x[mem,1] x[mem,2] x[mem,3] x[mem,4] x[mem,5] x[mem,6] x[mem,7] x[mem,8]
 x[VS,0] x[VS,1] x[VS,2] x[VS,3] x[VS,4] x[VS,5] x[VS,6] x[VS,7] x[VS,8]
 x[odisp,0] x[odisp,1] x[odisp,2] x[odisp,3] x[odisp,4] x[odisp,5]
 x[odisp,6] x[odisp,7] x[odisp,8] s[jug2,jug2] s[jug2,jug1] s[jug2,inmem2]
 s[jug2,HS] s[jug2,inmem1] s[jug2,mem] s[jug2,VS] s[jug2,odisp]
 s[jug1,jug2] s[jug1,jug1] s[jug1,inmem2] s[jug1,HS] s[jug1,inmem1]
 s[jug1,mem] s[jug1,VS] s[jug1,odisp] s[inmem2,jug2] s[inmem2,jug1]
 s[inmem2,inmem2] s[inmem2,HS] s[inmem2,inmem1] s[inmem2,mem] s[inmem2,VS]
 s[inmem2,odisp] s[HS,jug2] s[HS,jug1] s[HS,inmem2] s[HS,HS] s[HS,inmem1]
 s[HS,mem] s[HS,VS] s[HS,odisp] s[inmem1,jug2] s[inmem1,jug1]
 s[inmem1,inmem2] s[inmem1,HS] s[inmem1,inmem1] s[inmem1,mem] s[inmem1,VS]
 s[inmem1,odisp] s[mem,jug2] s[mem,jug1] s[mem,inmem2] s[mem,HS]
 s[mem,inmem1] s[mem,mem] s[mem,VS] s[mem,odisp] s[VS,jug2] s[VS,jug1]
 s[VS,inmem2] s[VS,HS] s[VS,inmem1] s[VS,mem] s[VS,VS] s[VS,odisp]
 s[odisp,jug2] s[odisp,jug1] s[odisp,inmem2] s[odisp,HS] s[odisp,inmem1]
 s[odisp,mem] s[odisp,VS] s[odisp,odisp]
Generals
 tstart[jug2] tstart[jug1] tstart[inmem2] tstart[HS] tstart[inmem1]
 tstart[mem] tstart[VS] tstart[odisp]
End
