.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001011000000100
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000011000000000
000000001000000000
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000100000
000000000000000000
000000000000010000
000000000000000100
000000000000001100
001000000000000000
000000000000000000
000000000000000000
000100000000000001
000000000000000000
000000000000000000
000000000000000100
000011110000000001
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000010
000100000000000000
000010000000000000
000001010000000001
000000000000000010
000000000000110000
000000000000011100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000100000000000000
000000000000000000
001000000000000001
000000000000000000
000000000000000000
000100000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000010
000100000000000000
000001011000000000
000000000000000001
000000000000110010
000000000000010000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000001011000000100
000000000000010001
000000000000000010
000000000000000000

.io_tile 19 0
000000000000000010
000100000000000000
000000000001100000
000000000000000001
000000000000111110
000000000000110100
001001010001000100
000000001000000000
000000000000000010
101100000000000000
000000000000000000
100000000000000000
000000000000000100
000000000000000001
000000111000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000001000000
000000000000000000
000000000000000010
000100000000000001
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
010000000000000000
000100000000000000
000000000000000000
101000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000010
000100000000000000
000010000000000000
000001110000000001
000000000000000010
000000000000110000
001000000000000100
000000000000010000
000000000000000000
110100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000010
000101110000000000
000001011000000000
000000001000000001
000000000000000010
000000000000010000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.ipcon_tile 0 1
000000010000000001000011100101101110110000110010001000
000000010000000001100010001001110000110000110000000000
101000000000001111000000011001101010110000110000001000
100000000000000111000011111111000000110000110010000000
000000000000000111100000010101101100110000110000001001
000000000000000000100011100011000000110000110000000000
000000000000000111100000000001111010110000110000001000
000000000000000111000010011001100000110000110010000000
000000000000001111100010010111001010110000110000001001
000000000000000111000111101011010000110000110000000000
000010100000000000000000000111011110110000110010001000
000001000000000000000000001011100000110000110000000000
000000000000100111000111110001011110110000110000001000
000000000000000101100011010001000000110000110001000000
000010100000000101000011101111011110110000110000001000
000001000000001001000110000001010000110000110000000010

.logic_tile 1 1
000001000000000011100011100001111100100000000010000000
000010000110000000000111101101011010110000100000000000
000000000000000011100111101101011011101001000010000000
000000000000000000000000000101011000100000000000000000
000001000000010111000111100111011000101000010000000001
000000000000000111100100000101101001000000100000000000
000000000000000000000111011011101011101000000000000000
000000000000000111000011011101101000011000000010000000
000000000010000111000000000011011001101000010000000000
000000000000000111000000000101001110000000100010000000
000000000000000000000111010011001011101000000000000000
000000001110000000000011010101001000100100000010000000
000100000000000000000011100001111000100001010000000000
000000000000010000000011100101101111010000000010000000
000000000000000111000111100111101010101000000000000000
000000000000000000100000001001101000011000000000000010

.logic_tile 2 1
000000000000000111000000001101111001101000010000000000
000000000000000000000000000001111011000100000010000000
000000000110001111100011100101111000100000000000000000
000000000000000111000000001011101011110100000010000000
000000000000000000000000011000011110000100000000000000
000000000000000000000011111101000000000000000001000000
000010100000000000000111110001111011101000010000000000
000001000000000000000011111111011000000000010010000000
000000000000000111000111100000001111010000000010000000
000000000000000000000000000000001011000000000000000000
000000001110100000000000000000011010000000100000000000
000000000000010000000000000000011110000000000000000010
000000000000000000000000011111100000000001000000000000
000000000000001001000011011101000000000000000000100000
000000000110100000000000000001111010101000010000000000
000010100001001001000000000011011000000000010000000010

.logic_tile 3 1
000000000000000000000000000000001110010000000010000000
000000000000000000000011100000011001000000000000000000
000001000000000000000110100000000000000000000010000000
000010100001010000000100000101001111000000100000000000
000000000000100000000000000111001010000100000000000000
000000000000000111000000000000100000000000000000000010
000000001100000000000011101000000000000010000000000000
000000000000000000000100001001001111000000000001000000
000000000000000000000000000000001111000010000000000000
000000000000000000000000000000011011000000000000000100
000000000000000000000000001000000000000000100000000000
000000000000000000000000001001001111000000000000000100
000000001010000000000000000000001110000000000000000000
000000000000000000000011111001010000000010000010000000
000000000000100000000000000000011010000000000000000000
000000000000000000000000001111010000000010000000000100

.logic_tile 4 1
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000111100000001000000000000000000000000000
100000000000000000100000000001001011000010000001000000
000000000100000000000000000001101010000000000000000000
000010100000000000000010000000010000001000000000100000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000010100000010011000000000000000000000000000000000000
110000000010000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000110000000000110100000000000000000000000000000
000000000000100111000000000000000000000000000000000000
101000001010000000000000000000000000000000000000000000
100000000001000000000000000000000000000000000000000000
110000001010000000000000010000000000000000000000000000
010000000000000000000011110000000000000000000000000000
000000000000000001100000000000011010000100000100000000
000000000000000000000000000000000000000000000000000001
000000000000000000000111110000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000001001001011000010000000000000
000101000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
110000000000000000000000000001011011111101110010000000
100000000000000000000000001011001100111100110000000000

.ramb_tile 6 1
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000

.logic_tile 7 1
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000000000000100000001
000000000000000000000000000000000000000001000000000000
000000001000000111000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110010000000000000000000000000000000000000000000000000
100001000001010000000000000000000000000000000000000000

.logic_tile 8 1
000001001000000000000110000011000000000000000100000000
000010000000000000000000000000100000000001000000000001
101000000000000000000000001001111110101000000010000000
100000000000000000000010011111111001001001000000000000
110000001000100000000000000000000000000000000000000000
110000100000000000000000000000000000000000000000000000
000000000000000000000000011111100000000001010000000000
000000000000000000000010000011101100000010110000000000
000000000100000011100111101111111011101000000000100000
000000000000000000100000001001111110010110000000000000
000000000100000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000111000011101101000010000000000000
000000000001000000000000000000001111000000000010000000
110010000000000011100011100000000000000000000000000000
100001000000000000000110000000000000000000000000000000

.logic_tile 9 1
000001001000000000000000000000001101000000100000000000
000010000000010000000000000000011100000000000000000000
101000000000100000000000000000000000000000000000000000
100000000001010000000000000000000000000000000000000000
000000001000000000000000001011001010000000000010000000
000000000000000000000010110011110000001000000001000000
000010000000000001000000000011000000000000000100000000
000001000001000000100000000000100000000001000000000000
000000000000100000000110010000000001000000100100000000
000000000000000000000010110000001010000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000001000001100000010000000000000
000000000000010000000000000011010000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 10 1
000000001010000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000001000000
101000000000000000000000001111100000000010000000000000
100000000000000000000000000011000000000000000010000000
010000000000000000010111100000000000000000000000000000
110010000001010000000100000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000001110000001000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001010100000000011000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010000000100111000000000000000000000000000100000100
000001000001010000100000000011000000000010000000000000

.logic_tile 11 1
000000000000000000000000000001100001000000001000000000
000000000001000000000000000000101111000000000000000000
101000000000000000000010100011001000001100111000000000
100000000000000000000100000000100000110011000000000000
000001000110000000000000000000001001001100111000000000
000000000000000000000000000000001100110011000000000000
000000000000000001100000010111001000001100111000000000
000010100000000000000010000000000000110011000000000000
000000000000000000000000010000001001001100111000000000
000000000000000000000010100000001101110011000000000000
000010000000101000000000010000001001001100110000000000
000001001100010101000010100000001011110011000000000000
000000000000100101100000001000011110000000000100000000
000000000000000000000000000101010000000010000000000000
010000000000001000000010001111011101000000000000000000
100010100000000101000010011101011110000010000000000000

.logic_tile 12 1
000000000000000000000110110000000000000000000000000000
000010100000000000000010100000000000000000000000000000
101000000000000000000000000000011000000000100100000000
100001000000001001000000000000001001000000000000000000
000000000000000101100000001000000000000000100100000000
000010100000000000000010000001001010000000000000000000
000000000000001000000000000000000000000010000000000000
000000000000000101000000001101000000000000000000000000
000000001010000000000000000000000001000000000100000000
000000000001000000000000001001001000000010000000000000
000000100001000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000001000100000000000000000011011000100000100000000
000000000000010000000000000000001000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 13 1
000000000001000000000000000011111010000010000000000000
000010000001100000000011100101111011000000000000000100
101000000000000001000010101000011110000000000100000000
100000001100000000100110110001000000000100000000000000
010001000110000001100110000000001010000010000000000000
010010000000000000000010110000010000000000000000000000
000000000000010000000000011000000001000000000100000000
000010100011110000000010000001001110000000100000000000
000000000000000000000000010000011000000000000100000001
000000000001000000000010101011000000000100000000000000
000000000000000000000010001000000000000010000000000000
000000100000000000000100001001000000000000000000000000
000000000000000000000110100001100000000001000100000000
000100000000000000000000001111000000000000000000000000
110000100000001101100000000001100000000010000000000000
100000000000000101000000000000100000000000000000000000

.logic_tile 14 1
000000000000000101100000010000000000000000001000000000
000000000000000000000010100000001111000000000000001000
000000000000000000000000000011100001000000001000000000
000000100000000000000000000000001101000000000000000000
000000000000100000000110100101101001001100111000000000
000000000000010000000000000000001111110011000000000000
000000000000001000000110110111101001001100111000000000
000000000000000101000010100000101011110011000000000000
000000001010100000000000000011101000001100111000000000
000010100000010000000000000000101011110011000000000000
000001000000000000000111100111101000001100111000000000
000010000000000001000100000000101000110011000000000000
000000000000000000000011100011101001001100111000000000
000010100001010000000000000000101011110011000000000000
000001000000000000000111100001001001001100111000000000
000000100000000000000100000000101101110011000000000000

.logic_tile 15 1
000000000110000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000010
101000000110000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000101000000000000000000000000000000000000000
110000100000011111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000110000000000000000000001110000100000100000001
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000001000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000100110000111100000000000000000000000000000000000
100000000010000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000100000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000010000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110010100000000000000000000000000000000000000000000000
100000001110100000000000000000000000000000000000000000

.logic_tile 17 1
000000001110000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
101000001100000000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
010001001010000000000010100000000000000000000000000000
110010000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001001010000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000100000000000000000100000000000000000000000000000000
110001000001010000000000000111000000000000000100000010
100000100000100000000000000000100000000001000000000001

.logic_tile 18 1
000000000000000000000000001000000000000000000110000000
000000000000000000000000001011000000000010000000100000
101000100001000000000000000000000000000000000000000000
100010100000000000000000000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000001000000000000000011010000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramb_tile 19 1
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000100000000000000000000000000000
000000001110010000000000000000000000000000
000001000000000000000000000000000000000000
000010101010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001000000000000000000000000000000000
000010100000000000000000000000000000000000

.logic_tile 20 1
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000001000
101000000000000000000000010111100000000000001000000000
100000000000000000000010000000000000000000000000000000
110000000000000000000000010101001000001100110100000100
010000000000000000000010000000100000110011000000000100
000000001110000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000001000011010001100110110000100
000000000000000000000000001001010000110011000001000000
010000000000000011100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000011000010000000000000000
000000000001000000000000000000011101000000000000000010
101000000000000000000011100000001100000100000110100010
100000001100000000000100000000010000000000000001100011
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000010100010000000000000001011000000000000000000000000
000001000000000000000000001001100000000001000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000111100000010000001010000000000000000000
000000000000000000100011111101010000000100000000100000
000000000001010000000000001001011010001001000000000000
000000000000100111000000000101111000001001010000000100
000100000000100000000111110000000000000000000000000000
000000000001010000000011111101001001000010000010000000
000011100000000000000111001001101000011100000010000000
000001000000000111000000001111011000001100000000000000
000000001110000000000000000001011011010110100000000001
000000001100000000000000001001001011000001000000000100
000000000001010000000000000111100000000000000000000000
000000000000100000000000001101000000000001000010000000
000000000000100000000000001001011110000110000000000001
000000000000010000000000000001011001000111000000000000
000010100000100111100000010111100000000000000000000000
000001000001000000100011100000001011000000010010000000

.logic_tile 23 1
000000000000000000000110100000001001010000000000000000
000000000000000000000100000000011111000000000001000000
000000000000000011000000001111011110100000010000100000
000000000000000000000000000111011111100000100000000000
000000000000000000000000001101001110100000000010000000
000000000000001111000000001111011100111000000000000000
000000101111000111000000000111100001000000100000000000
000000000010100000000011110000101000000000000001000000
000000000000001000000000001111011101101000000010000000
000000000000000011000000001111101010100000010000000000
000000000000000111000000010111100000000000000000000000
000000001110000000100011001001100000000010000010000000
000000000000000111100000000001100001000000000000000000
000000000000000000000011110000001111000000010000000010
000000000000000000000011101111111100100000000000000000
000010000001000001000100001101111111110000100010000000

.logic_tile 24 1
000000000000000111100000001101111000100000010000000000
000000000000000001100000001111011101010100000001000000
000000000000001000000111101101101011110000010000000000
000000000000001011000000000111101101010000000000000100
000000000100000111100010001011101110100001010000000000
000000000000010000000100000101111000100000000001000000
000000000000000111100111000101111101100000000010000000
000000000000001111100000000001101101110000100000000000
000001000010000111000011101011011011101000010000000000
000010001010010000000010011111101000000000100000100000
000000000000000001000111111011101011110000010010000000
000000000000001001100011010101111101100000000000000000
000000000100000000000010011011111011100000010000000000
000000000000000000000011110111001111010000010010000000
000000000001000001000111100111011110100000000000000000
000000000000101001100000001111111100111000000000100000

.ipcon_tile 25 1
000000010000100000000000010001101010110000110000001000
000000010000010000000011111001000000110000110001000000
101000000000000111100011111101011010110000110000001000
100000000000001111100011010101100000110000110000100000
000000001010001111000111111011001110110000110010001000
000000000000001111000111100001010000110000110000000000
000000000000101011100111100111111000110000110000001000
000001000001001011100111111101110000110000110000100000
000001000000000111100111010011101110110000110010001000
000000000000000000100111111011000000110000110000000000
000000000001010011100111101111011100110000110010001000
000000000000100000000110111101110000110000110000000000
000000000100001011100011111011111000110000110010001000
000000000000001111000011101101110000110000110000000000
000001000000000000000111000101001110110000110010001000
000000100000100000000100001011000000110000110000000000

.ipcon_tile 0 2
000000000000000111000011101111111100110000110000001000
000000000000000000000111110111000000110000110001000000
101000000000001111000000011011011100110000110000001000
100000000000001011100010110101110000110000110001000000
000000000000000000000111110001001010110000110000001000
000000000000000000000111101101010000110000110000000010
000000000000001000000000000111101110110000110000001000
000000000000001111000011100111110000110000110000000010
000000000000000000000011101001101000110000110000001000
000001000000101111000111111001010000110000110000000010
000000000000001001000010100111011000110000110000001001
000000000000000011100011111111000000110000110000000000
000000100000000001000011110101111100110000110010001000
000000000000000001000011110011110000110000110000000000
000000000000000001000010000011101000110000110000001100
000000000000000001000100001011010000110000110000000000

.logic_tile 1 2
000000000000001111100000010111011000000100000000000000
000000000000001011000011000000000000000000000000000000
000000000000001111100000000001001100100000000000000000
000000000000001011000000000111001111110000010010000000
000010000000000000000000001111001111101000010000000000
000000000000000000000000000011101000000000010010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001001110000000100000100000
000000000000001000000000011111001110100000000001000000
000000000000001011000011000111011110110100000000000000
000000001110001000000000000000000000000000100000000000
000000000000001011000000000111001000000000000000000000
000000000000000111000000000111001110101000010001000000
000010000000100111000011101011101001000000010000000000
000100000000000111100000001000000000000000000000000000
000100000000000000100000000001001110000000100010000000

.logic_tile 2 2
000000000000100000000000000000011100000000000000000000
000000000001000000000000000111010000000100000001000000
000000000000100000000000001000011010000000000000000000
000010100000010000000000001011010000000100000001000000
000000000000000001000000000011100000000000100000000000
000000001100000000000000000000101110000000000000000100
000000000000000000000010001101000000000001000010000000
000010100000000000000100001011000000000000000000000000
000000000000100000000000000000011100000000000000000000
000000000001000000000000000101010000000010000000000001
000000000000000000000011000000011111000100000000000000
000010000000000000000100000000001101000000000000000001
000000000000000011000000001011100000000000000010000000
000000001100000000100000001101100000000010000000000000
000000000000000001000000001000011110000000000010000000
000000000000000000000000001011000000000100000000000000

.logic_tile 3 2
000000000000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000001110000000000000000000000000000000000000000000
110000000001100000000000000000000000000000000000000000
110000000000100001000000000000000000000000000000000000
000000000000000000000011100101100000000010100000000000
000000000000000000010000000000101010000000010000000000
000000000000100000010000000000000000000000000000000000
000001001011010000000000000000000000000000000000000000
000001000000000000000000000101100000000000000100000000
000010001100000000000000000000100000000001000010000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 4 2
000000000100000000000000010000000000000000000000000000
000001000000000000000011110000000000000000000000000000
101001000000010000000000000000000000000000000000000000
100010100000110000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000001
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000001000000000010110000000000000000000000000000
101010100000000000000111100000000000000000000000000000
100001000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000001000000000000000000111000011
000000000000000000000000001001000000000010000000100001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramt_tile 6 2
000000000100000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000

.logic_tile 7 2
000000001010000000000000000000000000000000000000000000
000000000001000000000011100000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000101110000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000001000000000000000111101001001100111001110000000000
000010000000000000000100000111111110111101110000000000
000000000000000000000000010000000000000000000100000001
000010100000000000000011001011000000000010000000000000
000000001000000000000000001000000000000000000100000010
000000000010000000000000001111000000000010000001000000
000000000000101000000000000000000000000000000000000000
000010000000011011000000000000000000000000000000000000
110000000000001000000000010101100000000000000110000000
100000001100000101000011010000100000000001000000000010

.logic_tile 8 2
000000000010100111100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000100001010000000000000000000000000000000000000000
000000000110001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000010000001010111000000000000000001000000100101000010
000001000000100000100000000000001100000000001100000000
000000001000000111000000001000001101000000000000000000
000000000000000111100000001011001110010000000001000000
000000000000001001100000010001000000000000000100000000
000000000000000001000010100000000000000001001100000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001000000000011011100111001110000000000
110000000000000000000000000001001010111101110000100000

.logic_tile 9 2
000000000000000000000000011000000000000000000000000000
000000000000000000000010001001001001000000100011000001
101000000000010000000000000111101111000001000000000000
100000000000100000000010100101101111000000000001000100
110000000000100001100000001011011110000010000000000000
010010100000010101100000001111010000000000000000000000
000000000000000000000000000111111001000000000010000011
000000000000000001000000000011111111000100000010000000
000100000000000101100000010000011010000100000101000000
000100000000000000000011110000000000000000000010000000
000100000000000000000000001000000000000000000100000000
000100000000000000000000000111000000000010000010000100
000000000000010101100000001111101101000000000010000100
000000000000000000000000001111101001000000100000100101
000000000000000000000110110101000000000000000100000001
000000001110001001000010100000000000000001000000000000

.logic_tile 10 2
000000000110000000000000000011111110000000000100000001
000010100001000000000000000011111110000000100001000000
101000000000000000000000000000000000000000000100000000
100000000000000000000011100011000000000010000000000000
000000000000001000000000010000001010000000000010000001
000001000000010111010010100011010000000100000010000000
000000000000000001100000001011001111000000000000000000
000000000000000000000000001111001101100000000011000000
000000000000001001000000001000001010000000000000000100
000000000000001001000000000101000000000010000001000000
000000101100000000000110000000000000000000000100000000
000001000000000000000000000101000000000010000000000000
000000000010100001100000001000000000000000000100000000
000010100000010000000000001001000000000010000000000000
110000000000101000000000010000000001000000100100000000
100000000001001111000010000000001110000000000000000000

.logic_tile 11 2
000000100000000000000000011000000000000000000100000000
000000000001010000000010111111000000000010000010000000
101001000000000000000000000011000000000000000100000000
100010000000100000000011100000000000000001000000000100
010000000110000000000000010000000000000000000000000000
010100100000000000010010010000000000000000000000000000
000000000000000000000010100000000000000000000100000000
000000000000000000000000001111000000000010000010000100
000000000000001000000000000000000000000000000000000000
000000000001000001000000000000000000000000000000000000
000000001000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000001000001000000000010010000000000000000000000000000
110100100000000000000011100001111011101001010000000011
100100000000000000000100001101111101100001010010000011

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000010100000001001000000000000000000000000000000000000
101001000000000000000000010011100000000010000000000000
100010000000100000000010000000000000000000000010000000
110000000110001000000000000000000000000000000000000000
010000000000001111000000000000000000000000000000000000
000010000000110000000000000000000000000000000000000000
000001100000110000000000000000000000000000000000000000
000000001010000101100000010000000000000000000000000000
000000000000001001000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101000000001000000000000000000000000000000000000
000000000000100000000000001101000000000000000100000000
000000001100010000000000001001000000000001000010100000
110000000000000000000000000001001100111111000000000000
100010100000000000000000000011001010111111100000000100

.logic_tile 13 2
000001000110000000000000001000000000000010000000000000
000010000000001101000010110011000000000000000000000000
101000001101010001100000000001001101011111110000000001
100000000001100000000000001011011111111111110000000010
010001000000000000000000001111000000000000000100000000
010110000001000000000000001101001100000001000000000000
000000001010000000000110011011101111100000000000000000
000000000000000000000110010001011101000000000000000000
000001000000001000000110010111000001000000000100000000
000010001110001011000010000011001111000001000000000000
001000001000001000000110000000001100000000100100000000
000000000000000001000000001111001110000000000010000000
000001000000100000000010110101101110000100000100000000
000010000000010001000010100000101100000000000000000000
000000000001001000000110110000001101000000000100000000
000000000000000101000010000111001110000010000000000000

.logic_tile 14 2
000001001010100001000000000111001001001100111000000000
000010000000010000000000000000101111110011000000010001
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000101000110011000000000001
000001000110101000000000000011001001001100111000000000
000010000000010101000010110000101111110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000101110110011000000000001
000000000110000000000110100011101001001100111000000000
000010100000000000000000000000001111110011000000000000
000000000001000001100000000111101001001100111000000000
000000000000010000100000000000101111110011000000000001
000000000000001000000000010101001001001100111000000000
000010000000011011000011000000101111110011000000000000
000000000001000000000010010111101000001100111000000000
000000000000000000000111010000101010110011000000000000

.logic_tile 15 2
000000000110000000000000000000000000000000000000000000
000010101101000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000001000000000000000011100000000000000000000000000000
000010000000000000000100000000000000000000000000000000
000000000000000000000111100011000000000010000000000000
000001000000010000010000000000100000000000000000000000
000000001010000000000010010000000000000000000000000000
000000100000000000000111100000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000101101010010000000100000001
000000100000000000000000000000111101101001011000100000

.logic_tile 16 2
000000000000000000000000001011111010001001000110000001
000000100000000001000000001001010000001101001001000000
101000101010000000000110100000000000000000000000000000
100000000010001001000111110000000000000000000000000000
000000001000000111100111100000000001000010000000000000
000000000000000000100100000000001011000000000000000001
000000000000000000000011000111111100010111100000000000
000010100011010000000010011111011110011111100000000000
000000100000000000000000000000000000000010000000000010
000000000000011001000000000001001100000010100000000000
000000000000001111000000011101000001000001110100000001
000000000000001011100010001101101001000000111010000000
000000000000000000000000011000000000000000000000000000
000000000000001111000011100001001010000000100000000000
110001001010000001000000000000011100000010000000000001
000010100000100000000000000000000000000000000000000000

.logic_tile 17 2
000000001010000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
101000000001000000000000000001000000000000000110000000
100000001001000111000000000000000000000001000000000000
010001000000000000000010000000000000000000000110000000
110010000000000001000000000111000000000010000000000100
000000000001000000000000000011000000000000100001000011
000001000010000000000000000000001110000001010000000000
000000000000101101000000000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
000000000100001000000000000000000000000000000000000000
000000001101010011000010000000000000000000000000000000
000000000000001111100000011111001111101001010000000000
000000000000000011100011110011011000111001010010000011
110000000001000000000000000011100000000001110000000000
100000000000000000000000000101101100000000100010000000

.logic_tile 18 2
000011100000000000000110000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
101000000000000111100000000111111100010000100100000000
100000000110000111100000000000001001101000000010000000
110000101010000000000111001000011111000110000001000000
110001100000000000000110000001001111010100000000000000
000000000000010111000110010101111111010000000100000000
000000000000000000100011110000101000100001010000000000
000000000110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000111111011011101000100000000
000000000000000001000000000111001011001001000010000000
000000000000011000000010000000000000000000000000000000
000010100001110111000000000000000000000000000000000000
110000001110000111100111100111101010010100000110000000
100000000000000111000000000000011011100000010000000000

.ramt_tile 19 2
000000000001010000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000110000000000000000000000000000000
000010000000000000000000000000000000000000
000000000110010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100011000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000111111100010000000110000001
000000100000000000000000000000001101101001011001000000
101010100000000000000000000000000000000000000000000000
100001000001010000000000000000000000000000000000000000
000000001010000000000011000000011101010000100110000000
000000000000000000000100000011001011010100101000000100
000000000000000000000111100000000000000000000000000000
000000001001010000000100000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000001001000010100000000000000000000000000000
000000100000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
110000000000001000000000000000001011010100000100000100
000000001000000111000000001111011100010100101000000010

.logic_tile 21 2
000000000000000000000000001101001100001001000100000000
000000000000000000000011100011110000000101000000100000
101000000000100000000000000000000000000000000000000000
100010000001000000000011100000000000000000000000000000
010000000000000111100010011011011100001101000100000000
010000000000000000100010001011100000000100000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000011110111101100010101110100000000
000000000000000000000111011101011010010110110001000000
000100001101000111100111110000011001010000100100000000
000000000000001111000011111011011101010100000000000000
000000000000000000000000001011001110010001110100000001
000000000000000000000011101111111010010111110000000100
110010100000100001100111100111101100001000000100000000
100001000001000111000100001011010000001101000010000010

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000001010000000000000000000000000000000000000000
100000000010100000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001010000000010000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
110000100000000000000000000000000001000000100110100010
100000001000000001000000000000001110000000000011100011

.logic_tile 23 2
000001000000000000000000000000011010000000000000000000
000000000000000000000000000111010000000100000001000000
000000000101000000000000010111100000000000000000000000
000000000000000000000011011111000000000010000001000000
000000000000000000000000000000011011000100000000000000
000000000000000000000000000000001110000000000000000001
000000000000000000000000000111100001000000000000000000
000001000000000111000011110000001010000000010000000001
000000000110000000000000000101100000000000000010000000
000000100000100000000000000111100000000001000000000000
000000000000000000000000000111000000000000000000000000
000000000000000000000000000000001111000000010000000010
000000001010000001000000011000000001000000000010000000
000010000000000000100011001001001110000010000000000000
000000000000000001000000000001111110000000000000000000
000000000000000000100000000000100000001000000000000001

.logic_tile 24 2
000001000000001000000000000011001101101000010000000000
000100101000000111000000000101011110001000000001000000
000000000000000000000111100001011110000000000000000000
000000000000000000000000000000000000000001000000000010
000000000001010111000000001001101101101000000000000000
000000000000100000000000000101101110011000000000000100
000000000000000001000010000111101100100000010000000000
000001000000000000000000000011011111010100000000000000
000000000000000011100010001011101101111000000000000000
000000000001010000100010010111101011100000000001000000
000000100000000000000010000000011110000000000000000000
000001000000000000000000000111000000000100000000000001
000000000100100000000000000000001111000100000000000000
000001000001000011000010010000001110000000000000000000
000001000000000111000000000001011110000000000000000000
000000100000000000000000000000000000001000000000000001

.ipcon_tile 25 2
000010000100000111000000000111001010110000110000001000
000001000010000000100000000111100000110000110001000000
101000000000000111000111111111111010110000110000001000
100000000000000111000111110101100000110000110000000100
000000000011001111000000000111101110110000110010001000
000000001110101011000000001011000000110000110000000000
000000000000000111100000001011011000110000110000101000
000001000000001111000000001001000000110000110000000000
000000000001000000000010111001001100110000110000001000
000000000001101111000111100111010000110000110000000100
000000000000001011100011101101011100110000110010001000
000000000000000011000110110011010000110000110000000000
000000000000001111100111110001111110110000110000001000
000000001110001111000111111111010000110000110010000000
000000000000001011100011111011111000110000110000001000
000000000000001111100111011011010000110000110000100000

.ipcon_tile 0 3
000000000000000000000111101101101010110000110000001001
000000001000000000000111010101100000110000110000000000
000000000000000111100111011011101100110000110000001001
000000000000000000000111110001110000110000110000000000
000000000000001000000011110001111110110000110000001001
000000000010001111000011110111100000110000110000000000
000000000000000111100111110111011100110000110000001000
000000000000000000000011010011100000110000110000000010
000000000000001011100111101111011110110000110000001001
000000000000000111100110011001010000110000110000000000
000000000000001000000000010001001010110000110000001001
000000000000000111000011111001110000110000110000000000
000000000001000011100011101111001100110000110010001000
000000001000101111100111111101110000110000110000000000
000000000000001111100000010011011110110000110000001000
000000000000001011000011101101000000110000110000000010

.logic_tile 1 3
000000000001000000000000000000011010000000000000100000
000000000000000000000000001101000000000100000000000000
000001001010000000000000000101000000000000000000000000
000010100000000000000000001011100000000010000000000001
000000000000010000000011010000011010000100000000000000
000000000010000000000011110000001011000000000000100000
000001000000001000000000001101000000000000000000100000
000010000000001011000011101101100000000010000000000000
000000000001000000000011100101100000000001000000000000
000000000000000000000100001101100000000000000000000100
000001000000000000000000000101000000000000100000000000
000010000000000000000000000000101011000000000000100000
000000100000000000000000000011000000000001000000000000
000000000000000000000000001101100000000000000010000000
000000000000100000000000000000001010010000000000000000
000000000001010000000000000000011011000000000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
101000000000100001100111101000000001000000100000000000
100000100001000000000100000101001000000000000001000000
110000000000000001000000000001111010000000000010000000
000000000000000111000000000000000000001000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000101000001000001010100000000
000000000001010000000000000101001001000001100000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 3
000000000000000000000000010000000000000000000110000001
000000001010000000000011111001000000000010000000000000
101001000000100000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000101000010000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000010000000000000000000000000000000000000000

.logic_tile 4 3
000000100000000000000000001000000000000000000100000000
000000000000000000000011001011001010000000100010000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000010000000111000000000000000000000000000000
000000000000100000000100000000000000000000000000000000
000001000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000110000100
000000000000000000000000001001000000000010000010000111
110000000000101000000000001000000000000000000101000000
100000000000010101000000000111000000000010000010100111

.logic_tile 5 3
000000000000000111000010000001100000000000000110000011
000000000000000000100000000000100000000001000011100101
101001000000000000000110100011100000000000000100100001
100000100000000000000111110000000000000001000010100001
000100000010000000000111100101111101010100000000000000
000000000000000000000000000000111001101000010000000000
000001001010100000000010110101011011111000110000000000
000000100001010000000110000001111101110000110001000000
000000000000000001100000000111101000010100000000000000
000000000000000000000011100000111101100000010010000001
000010000000000000000011100000000000000000000000000000
000001000000000111000111110000000000000000000000000000
000000000010000111100000000011000001000000100001000000
000000000000000000000000000000001101000000000000000000
110000001110100000000000000000001110000100000101000011
100000000111000000000010000000000000000000000010000101

.ramb_tile 6 3
000000001010000000000000000000000000000000
000010100001000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000010000000
101000000000000000000000001101011011110110110000000000
100000000010000000000000000111101100110101110000000000
110000000000000000000011100011100000000000000100000000
000000000000000000000000000000000000000001000000000010
000000000000000011100000000000000001000000100100000000
000000000001000000100000000000001110000000000010000000
000000101000000001100000001000000000000000000100000000
000000001100000000000011010101000000000010000000000010
000001100001010111000000011101101011111000000100000000
000010101110100000100011010111011100111110000000000100
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000001000000001000000000000000011101010110100100000000
000010000001010011000000000011011100010000000001000000

.logic_tile 8 3
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101100000000000000000000000000001100000100000100000000
100000000000000000000000000000010000000000000010000000
010001000000000011100011100000000000000000000000000000
110010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000010000010000000000000000000000000000
000000000101010000000011000000000000000000000000000000
000000001101000000000110101111101010000001000000000000
000000000001010000000000001011000000000110000000000000
000101000010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
110000000001010001000000000000000000000000000000000000
100000000010100000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000111100110011000001000010100000000000000
000000000001000000100010110101011010000100000010000000
101000000100000000000010001000000000000000000000000000
100000000000001001000100001001001011000000100000000001
110000000000000011100000010001000000000000000100000000
110000000000000000100011110000000000000001000000000000
000000000000101111000000000001011110011110110000000000
000000000001010001000010001111101101101110110000000000
000000100111000000000111110000000000000000100100000000
000010100001110000000011100000001110000000000000000000
000000000000000000000000000111111000000000000000000000
000010100000000000000000000000100000001000000000000000
000001000000000001000111110001111010000000000000000000
000000000000010000000110000000110000001000000000000000
110000000000100111100010000011011111011111110000000000
100000000001010000000000001011101010101110100000000000

.logic_tile 10 3
000000000000000000000110000000000001000000100110000000
000000000000000000000000000000001011000000000010000000
101000000000001111100111111111111101000000000000000001
100000001010001101100011101001011000001000000010000001
010000000110100000000010000101101000000000100000000000
110000100000010000000010100111011101000000110000000000
000000000000001111000010011000000000000000000000000000
000000000000001011000111111101001100000000100000000000
000010100000100001100010111011100001000001110011100100
000000000000000000000010100101001000000000010001000000
000010101000000111100000000011111000101001010000000110
000000000000000000000010001111111011110110100010000000
000000000001011111100000011111001111101001010000000000
000001000001101001000011111011101001111001010001000000
110000000000000001000000001101100000000001110000100100
100010100000001011100000000111001101000000100000000001

.logic_tile 11 3
000000000000000111100111111011011010001001010100000000
000000000000001011100110101101101011101001010010000000
101000001000001000000000000000001110000000000001000000
100000000001000001000011111011010000000100000011000001
000010101100000000000110001001001011010111100000000000
000001000000010001000010011011001001001011100000000000
000000000000000111000110011001001110000110100000000000
000000100000001001000011111011001011001111110000000000
000000001000100001000110001011011111011111110000000000
000000000001001111100111110111001010111111110000000000
000010000000000011100111000001011110010000100100000000
000001000000000111100110010000111101000000010000000100
000001000101000001000011101001011010101001000110000000
000010000001100000000100000011111100000110000000000000
110000000010001111000010101001101101111101000000000000
100000000000000111000010011111011100111101010000000000

.logic_tile 12 3
000000000000101101100000000011101101010111100000000000
000001000001001011000010010001101111000111010000000000
101010000000000000000000001000001000010100000101000001
100001000000100000000011111111011111010100101000000000
000000000010000101110000010111011011010000100100000010
000000101110000000000011110000111101101000011000000100
000000000110011001000000001101111000001110000000000000
000000000001100011100010000101010000001001000000000000
000000001110011001000000000000001110010000000100000000
000000000000101011000000000011011110010110101010000001
000000001100001000000110110000011100010000100101000000
000000000000000101010011001111001110010100101010000000
000001000000001001100000000001001011010100000000000000
000010000000000011100010000000011111101000010010000010
110000000000000000000010010101000001000001010000000001
000000000000000000000010101101001101000010110010000010

.logic_tile 13 3
000010100001011101000110000000001101000000000000000000
000011000000101011000000000001001111010000000000000000
101000001110000111000110111001111010000010000000000000
100000000000000000100111101101111111000000000010000000
110000000000101111000000010001011101010110000000000000
110000000100010011100011000000011010101001010000000100
000000000000000001000010100011100000000000000010000011
000000100000000000000111110101101011000001000000000001
000000100110101101100000000111100000000000000100000000
000000000100011111000000000000101100000001000000000001
000000000000000001000011111011001010001101000101000000
000000000000000000000111101001000000000100000000000001
000000100110100000000111010000011100000100000100000000
000100100000010000000011100000001100000000000000000000
110000000000000000000110111000000000000000100010000001
100000001000000000000010000001001001000000000000000001

.logic_tile 14 3
000000000000000000000010111000001000001100110000000000
000000000001001101000110100111001101110011000000010000
101000000110001000000010101001000001000010000000000000
100000000000000001000110101001001010000000000000000000
010001000001000011100000000000000000000010000000000000
010010000000001111000000001111000000000000000000000000
000000000000000000000010000000011000000000100100000000
000000001100001101000000001111011010000000000000000000
000000000011010000000000001111001010000100000100000000
000000000001100000000010011101000000000000000000000000
000001000110000000000011100000011000000010000000000000
000000000000000000000100000000000000000000000000000000
000000000000001000000110010001000000001100110000000000
000100000000000001000011110000101101110011000000000000
000010000001000001100000001101011000000100000000000000
000001101000100000000000001011001001000000000000000000

.logic_tile 15 3
000000001010101000000000011111011001000010000000000000
000000000000010001000011111101101111000000000000000000
101000000000000001100000001001011000001001000000000000
100000000000101001000000000101101110010110000000000000
000001000110000000000011100000000001000010000010000000
000010001100000000000000001011001010000000000000000000
000000000000001011100010001001011001000000010000000000
000000000010000011100100000101101110010000000000000000
000000001010001000000110000000001100010110100101000000
000000000001001011000011000001011011010110000000000000
000100100000000000000010000111101101000000000100000000
000101000000000000000000000000001101100000000000000000
001000000000000001100111010000000000000010000101000000
000000100000001001000010100111001111000010100000000000
110000000000000111000011101001101001000000010010000000
100000000000001001000100000111011010100000010000000000

.logic_tile 16 3
000000000000000000000010111011001111001001000000000000
000000000000000000000011111111001100001000000000000100
101001001001011111100111110000000001000010000100000000
100000100100100001100011100000001110000000000000000000
000000000000101011100000010011111001010100000100000000
000000000000011111100011100000001000001000000000000000
000000000000100111000110001101101100001110000110000000
000000000000011101000000001011100000001111000000000000
000000000110001111000111000101011001111110010000000000
000010100001000001000100000111111110111110100000000000
000001000000001001100111100111101000111011110000000000
000010000000101101000010011011011111010011110000000000
000010000000000001000000011101001001100001010100000000
000001000000000111100011011011011010000010100000000000
110000000000000011100010011101011001000010000000000000
100000000000100101000010000101011111000000000000000000

.logic_tile 17 3
000000000110000011100110000000001010010100000100000000
000000000000000001100111001101011111010100101010000110
101010100110000000000010000000001101010100100000000000
100000000000000000000100000000011110000000000011000100
000000000000000000000010100111001101010100000110000000
000110000001010000000110010000111011101000011000000010
000001001000000011100111000011100000000001010111000000
000010100000100000100110010011001111000001111010000000
000000000010011011000111000111000001000001010110100001
000000000001110111000010000001101111000010111000000000
000000000000001000000000000101000001000001110100000001
000000000000000011000000001001101011000000111000000000
000010000000000000000011000111100000000001010100100000
000010000000000000000010001001101011000001111000000010
110000000000000000000010001011011010111100010010000000
000000000000101001000011101001001000111100000000000100

.logic_tile 18 3
000000000000010111000000000000001100000100000100000000
000000000000100000100000000000010000000000000000000001
101011000000001000000000010000000001000000100100000000
100010000100001111000011100000001011000000000010000000
110010000000000000000011100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000001001001000000000010000000000000000000000000000
000000000000101111000011100000000000000000000000000000
000001001010000000000010000001000000000000000100000000
000010000000000000000000000000000000000001000000000010
000000000001000000000011111011111000001110000100000001
000000000000100000000110001011100000000110000000000000
000010100000100000000000000111111011111110000000000000
000001000000010000000000001101101001111111100000000000
000000001000000000000000001101011001101001110100000000
000101000000000000000010011111101011010100100000000010

.ramb_tile 19 3
000000000110000000000000000000000000000000
000000101101010000000000000000000000000000
000000000000000000000000000000000000000000
000001000010000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000100000000000000000000000000000
000100000001000000000000000000000000000000
000000100110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000100001000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000

.logic_tile 20 3
000000000000000101000000010000000000000000000000000000
000000000000000000100011110000000000000000000000000000
101000001011000000000000000000011110010000000001000000
100100000001010000000010110000001000000000000011000000
010000000000000000000000001000000000000000000100000000
010000000000000000000000000101000000000010000000000100
000001000000000111000000000000000000000000000100000000
000010100010000000100000000111000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001100000000011000000000000
000000000000000000000000001111100000000001000000100000
000000000000001000000000000000000000000000000000000000
000000100000000111000000000000000000000000000000000000
110000001001000111100000010000000000000000000000000000
100000000010000000100011010000000000000000000000000000

.logic_tile 21 3
000000000010000000000011110000001110010110000100000001
000000000001001011000011100000001011000000001000100000
101000000000010101000000011111111011010111100000000000
100000000000000101000011100101101101000111010000000000
000000000110000001100110001001101000001001000100000001
000000000000000000000000001011010000001110001000100000
000000001101000011100000001001011000000110100000000000
000100000000000011100000001011001001001111110000000000
000000000000100011110111101011011101010111100000000000
000000000010010000000000000011111010000111010000000000
000000000000000001000011111000000000000010100100000010
000001001010000101000011000111001100000000101000000100
000000000111010000000111100011100000000001010010000000
000000000000100111000100001001001111000010010000000000
110000000010001000000010000101011000000110000100000000
000000000000000001000100000000010000001000001000000010

.logic_tile 22 3
000000000100000000000000000000000001000000100100000000
000000001111000000000000000000001110000000000001000000
101010000010000000000010101000000000000000000100000000
100000000000000000000000001001000000000010000000100000
010000000000000000000011100000000000000000000000000000
110100000000010000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000010000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
100110000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000001100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000010100000000000000110000000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000000001000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000001000011110010000100100000000
000001000000000000000000000101011011010100101000000111
000000100000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000010101000100000000000000000000000000000000000000000
000001001111010000000000000000000000000000000000000000
110000000010000000000000000000000000000000000000000000
000100000110000000000010000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000001110000100000000000000
000000000000000000000000000000011100000000000000000010
000000000001000000000000000000001100000000100000000001
000000000010000000000000000000001101000000000000000000
000000000000100000000000001000000001000000100000000000
000000000010010000000000000011001011000000000000000010
000000000001110000000011100011011010000000000000000000
000010001111010000000100000000010000001000000000000000
000000000100001000000111101000000000000000000000000000
000000000000001011000000001111001100000000100000000010
000000000000001000000000000011000000000001000000000000
000000000000000011000000001111000000000000000000000010
000000000000000000000000000000001100000000000000000000
000000000000000000000011110011010000000100000000000000
000000001100000000000010000011111110000100000000000000
000000000000000000000100000000010000000000000000000010

.ipcon_tile 25 3
000000000000000000000111100101111000110000110000101000
000000000000001011000011100011110000110000110000000000
000000000000000000000110100011101110110000110000101000
000000000000000000000100000011000000110000110000000000
000000000110001000000000000111011110110000110000001000
000000001100001111000000001011100000110000110000100000
000000000000000011000011110001011010110000110010001000
000000000000001111100111011011010000110000110000000000
000000000110011111000111111101001000110000110010001000
000000000000101111100011101111010000110000110000000000
000000000000001011000111101101101000110000110000001000
000000000000000111100111101011010000110000110000100000
000000000000101111000111010011111010110000110000001000
000000000000011011000111001111000000110000110000100000
001000000000001011000111100111111100110000110010001000
000100000000001011100100000111010000110000110000000000

.ipcon_tile 0 4
000000000000000000000000000000011110110000110000001001
000000000000000000000010010000000000110000110000000000
000000000000000000000000000000011100110000110000001001
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000011110110000110000001000
000000001010000000000000000000000000110000110000000010
000000000000000000000000000000011100110000110000001000
000000000000000000000000000000000000110000110000000010
000000110000000001000000000000001100110000110000001000
000000010000000000100000000000000000110000110000100000
000000010000001000000000000000001000110000110000001001
000000010000000111000000000000010000110000110000000000
000000010000000000000000000000000000110000110010001000
000000010000000000000000000000000000110000110000000000
000000010000001000000000000000000000110000110000001000
000000010000000111000000000000000000110000110000000010

.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 4
000000000000100001000000000001000000000000000100000000
000000000000000000000011110000000000000001000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000010000000000000000000000000000000000000000
010000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000011110000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000100110000000
000000010000000000000000000000001001000000000000000000
110000010001010000000000000000000000000000000000000000
100000010000100000000000000000000000000000000000000000

.logic_tile 3 4
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
101000000000001000000110000000000000000000000001000010
100000001100001111000100000000000000000000000001000000
110001000011001000000000000111100000000000000100000000
110000000000100101010000000000100000000001000000000000
000000000001010000000000001111101111111101110000000000
000000000000100000000010111101101111111100110000000000
000000010000000000000000000000000000000000000000000000
000000011010010000000000000000000000000000000000000000
000000011101010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000110000000011000110001101011000111100010000000000
000001010000000000000000000001011001101000100000000000
110000010000000000000111010000000000000000000000000000
100000010000000000000010100000000000000000000000000000

.logic_tile 4 4
000000000000000000000110000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
101000001100000000000010110001101100101011000000000000
100000000000000101000010101101101010100010000000000000
010100001100001000000010000000000000000000000000000000
110000000000001001000111110000000000000000000000000000
000000000000000000000000001000000001000010000010000011
000000001000000000000010101101001001000000000010000100
000000010000001000000000000000000001000010000110000001
000000010000000011000000000000001100000000000010000000
000000010001011000000000000000000000000000000000000000
000000010000100001000000000000000000000000000000000000
000001010000000000000000001101000000000000000000000000
000010110000000000000000000001100000000010000000000000
110000010001010000000000000000000000000000000001000100
100000010000000000000000001001001010000010000000100000

.logic_tile 5 4
000000001100000101000010100000011000000100000100000000
000000000000000000000100000000010000000000000010100000
101000000000000000000010100111001010000000000010000000
100000000000000000000000000101010000000100000010100001
110000000000000101000110100001000000000000000000000000
010001000000000101000000000101100000000001000011100000
000000100000000000000000000000000000000000000010000000
000001001110000000000000000011001000000010000000100001
000000011100000001100000001000011110000100000011100001
000010110000000000000010001111010000000000000011000000
000000010010000001000000001000011110000100000010000101
000000010000000000000000001111010000000000000010000101
000000010000100001000000000000011100000100000101000000
000000010001010000100000000000000000000000000010000000
110010110000000000000110010111100001000000000000000001
100001011010000000000110010000101111000000010010000011

.ramt_tile 6 4
000000001000100000000000000000000000000000
000000000001000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000001010000000000000000000000000000000000
000000110001010000000000000000000000000000
000010110000000000000000000000000000000000
000001010000000000000000000000000000000000
000000011010000000000000000000000000000000
000000010010100000000000000000000000000000
000000010000000000000000000000000000000000
000010010000000000000000000000000000000000

.logic_tile 7 4
000010000001011000000111010000000001000000100100000000
000000000000100001000110000000001100000000000000000000
101000001000000011000000011011011011101001010010000011
100000000000000000000010001011101011110110100000000010
000001000100000000000000000000011111010000100000000000
000010000000000000000000000111011001000000100000000000
000000000000000001000111100111000001000000010100000001
000000000000000000100011101001101000000000000000000000
000011010110000111100011111000000000000000100000000000
000010010001010001000011110011001000000000000000100000
000000010000000000000011100011101000100001010100000000
000000011110000011000010010011111111000010100000000001
000000010101010111000011111111101100111111010000000000
000000010001000111100111101101011100101011010000000000
110000010000001000000000010111000001000000010101000000
100000010000101111000011100111101000000000000000000000

.logic_tile 8 4
000000001100000011100110010101100000000001100110000001
000010100001010000000010001001001111000001010000000000
101000000000000101000111000101001010010110000000000001
100000000011011101000000000000101000000001000000000000
000000000000000111100010000000011100000010100000000000
000000000000001111000100000101011110000110000000000000
000010000000001001100111100001101010000110000000000000
000000000000001101000100001011000000000101000000000000
000000111010100001000111000001100001000001000100000001
000001011110000000100000001111101010000011010001000100
000000010000000000000111000101011110000010100000000000
000000011000000000000000000000001100001001000000000000
000000010110000011100011101001111111110100000110000000
000000010001000000000100001111001011010100000000000000
110010010001010011100111100000001110000100000101000000
100001010000100001100100000101011001000110100000000010

.logic_tile 9 4
000010100110000000000000000011000000000000001000000000
000001100000000000000010010000001010000000000000000000
101000000000000101000000000011001000001100111100000000
100000000000000000000010100000101111110011000000000010
010000001000000001100000000011001000001100111100000000
010010100001001101000000000000101111110011000000000100
000000000000000000000110000011001001001100111100000000
000110000000000000000000000000001110110011000010000000
000000011010111101100110010011101001001100111110000000
000000010001110101000010000000001001110011000000000000
000000010001010001100000000111101001001100111110000000
000000010000100000000000000000101111110011000000000000
000000011010000000000110110001101001001100111100000010
000010010000000000000010100000001011110011000000000000
010000010000011101100110110111101000001100111100000010
000010010000100001000010000000001010110011000000000000

.logic_tile 10 4
000001001110000111000011100000001110000000000000000000
000000001101010000000011101001010000000100000000000000
101001000000000000000000001000000000000000000000000000
100010000010000000000000000101001000000000100000000000
110001001000100101100000000001001000000000000000000000
010010101111010000000000000000010000001000000000000000
000000000000000000000111000000001000000000000000000000
000000000001010001000100000111010000000100000000000000
000001010010000001100000000000000001000000100100000000
000010010000100000000011100000001011000000000000000000
000000110000000000000000000000011100000000000000000000
000001010000001001000000000001000000000100000000000000
000000010110000000000000000011000000001100110000000000
000100011010001001000010010101000000110011000001000000
110010010000100000000000001000000000000000000000000000
100100010000011001000000000111001000000000100000000000

.logic_tile 11 4
000001000000000011100011001011100001000000010000000001
000010101110000000000011111101101111000000000000000000
101000000110001001000111001011001101010111100000000000
100000000000000101100111000001101100000111010000000000
010011000000100001100110000101111110000001000000000000
110011001010011011000100000101000000000110000010000000
000010100000001001100011100000001110000010000110000000
000001000000101011000010010000010000000000000001000000
000000010110010001100111001011011010000001000000000000
000000110000101111100110100101110000000110000000000000
000010110000010001000110000111001100000110100000000000
000000010000100000100000001001011010001111110000000000
000000010000000101000110001001011001000010000001000000
000000010001001001000000000111011001000000000000000000
010000010000000011100111000001101000010111100000000000
100001010000001111000000000111011100001011100000000000

.logic_tile 12 4
000000000000010001100000010000000000000000000100000000
000000001111000101000011110011000000000010000000000000
101000100001011111100111110000000000000000000100000000
100000000010000111000011011111000000000010000000000000
110000000110000011100010111001011001010111100000000000
110000100000000111000110001101001000000111010000000000
000000000000001011000010100000000001000000100100000000
000000000001000101000111000000001011000000000000000000
000000011100001000000110000111011001010111100000000000
000010110000001111000000001001011010001011100000000000
000000010000000000000000000001100000000000000000000000
000010110000000000000000000000101101000000010000000000
000000010000001000000010010101001010010000000000000000
000000010001000001000111000101011000110000000000000000
110001010000001001100000001111101011000000000000000000
100010110000000001000000000111011010010000000000000000

.logic_tile 13 4
000000000000000111100000011011000001000000100110000001
000000000000001001100011101111101010000001110001000000
101000000000101111000011100000011110000000100100000001
100000000000001011100000000111001101000110100000000000
000000100110001000000111001101111110010000110110000000
000001100000001101000000001011101000110000110000000000
000000100000001111100000011001001110010111100000000000
000001001110000111100010100001101000001011100000000100
000001011001010000000111101111101010010111100000000000
000000110011000111000110110101101110000111010000000100
000000010000000101100011110001111101000110100000000000
000001010000000001000010100000001001000000010000000000
000000010000000101000111000011100000000001010000000000
000000111000100001100100001101101101000010110001000001
110000010000100001100111001111001101001001010100000000
100000011001001111000010000101101100101001010000000000

.logic_tile 14 4
000000101000000111100111100011000000000001000100000000
000001100001011001000000000101100000000000000000000010
101000100000000000000000010000000000000000000100100000
100000000000100000000010110001001100000000100000000000
110000001110000111100011100000011110000010000001000010
010000000000000000000100000000001000000000000000100010
000000000000000000000000000000000001000000000110100000
000000001000000000000010100001001011000000100000000000
000000011010100001000010010011100000000001000100000000
000000010000010011000010010101100000000000000000100000
000010010001100011100010001011001011010111100000000000
000001010000010000000000001111011100001011100000000000
000000011000000011000010000001001111000100000000000000
000000010000001101000000000111101001001100000000000000
110000010000000000000000000111000000000001000100000000
100000010000001001000011110001100000000000000000100000

.logic_tile 15 4
000010100000100000000011100011001100011100000000000000
000001000000010000000110010111011001111100000000000000
101000001100100111000010000111000001000000100000100001
100000000000001011100100000000101110000000000001000000
110000000000001111100000001101011010000010100000000000
010000000000001101100000000111001010000001000001000000
000000000001000000000000000011111100000010000000000000
000001000010001101000000001001010000000000000000000000
000010010010100111000010001000001111000000000010000100
000000110000000000100111100001011111000000100000000001
000000010000001111000000001000000001000000000000000000
000000010000001111000010000111001100000000100000000000
000100010000000001000011110001100000000000000101000000
000000010001000000000111010000000000000001000000000000
110000011000001001100011100000000001000000100100000000
100010110010000001000100000000001001000000000000000100

.logic_tile 16 4
000000000000010000000000000000001100000010000000000010
000000000000100000000000000000000000000000000000000001
101000100000000001000000000001111010000110000100000000
100000000000100111100010110000110000001000000010000000
000000000000000001000110000111101100010000000000000000
000100000000000111000000000111011111001000000000000000
000000000000000011100110010101111001011111100000000000
000000000010000000100010000101001111111110100000000000
000001011101010111000111000001111010000000000100000000
000010010000100000100100000000011011001001010000000000
000000010000000000000000000000011000000010000000000000
000000010001000000000000000000000000000000000000000001
000000011010000011100110100101001101111110110000000000
000000010000100000100100000101001010111000110000000000
110000011100001011100000010111101111001000000000000000
100000010000000111000011011011011110000000000000000000

.logic_tile 17 4
000010100000011111100000010111101100111000110000000001
000000000010000011100010101011001000110000110010000010
101000000110001001100111110000001010000100000101000100
100000001101010111000111100000000000000000000001000111
000001000000000001100000001000000000000000000110000000
000000101101011011100000001001000000000010000000100000
000000100001101000000111000001100000000000000110100000
000000000000010001010100000000000000000001000010000010
000000010000000111100000010000011010000010000100000000
000000010000000000100011000000000000000000000000100000
000000010000000000000000001000011010000000000100000000
000000010000100000000011101001011000010000000000000000
000000010000000000000111101101011000111111110110000000
000000011000000111000000000111001001111110110000000000
110000110001000101100000010011101111000000000000100001
100000011010000111100011000111111111100000000001000000

.logic_tile 18 4
000000001110000000000000010000000000000000100100000000
000000000000000000000011110000001001000000000001000000
101100000000000000000000000000000000000000000000000000
100000000010000000000000000000000000000000000000000000
110000000010100101100000000000000000000000000000000000
110010100000010000000000000000000000000000000000000000
000001100000100000000000001000000001000000000001000000
000011000000010000000000001011001100000000100000000000
000010111110000000000000000000000000000000000000000000
000010110001010000000000000000000000000000000000000000
000000010001010111000010100000000000000000000000000000
000010010000100000110100000000000000000000000000000000
000000010000000000000011000000000000000000100100000000
000000010000000000000000000000001010000000000000000010
110000110000000000000000000000000000000000000000000000
100000110000000000000000000000000000000000000000000000

.ramt_tile 19 4
000000000110000000000000000000000000000000
000000000001010000000000000000000000000000
000000000100000000000000000000000000000000
000000000000100000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000001010000000000000000000000000000
000100100001000000000000000000000000000000
000000010000100000000000000000000000000000
000010010001010000000000000000000000000000
000010110000000000000000000000000000000000
000001011000000000000000000000000000000000
000000010110100000000000000000000000000000
000000010000010000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 4
000010100000000011100110000111011111000000100110000000
000001000000000000000011000000011110001001010000100000
101000001110000000000000000000001100000000100000000000
100000000000000000000000000000011010000000000001000000
000000000001111011100000000011101000000100000010000001
000000000000110111100000001001010000001101000001000000
000001001110100000000000000011101010000010000000000000
000100101111010000000000001011101000000000000000000000
000010111000000000000011110000000000000000000000000000
000000010000011001000110000000000000000000000000000000
000010110000000001100111010000001001010000000110000101
000000010000001111000011011001011100010100100010100100
000000010000000000000000001011101000000010000000000100
000000110001000101000000000011010000000000000000000000
110000010000000111000011001111101100000100000100000000
100000010000000000100110001011100000001100000010000000

.logic_tile 21 4
000010101010001000000000000000000000000000000000000000
000001100000001111000000000000000000000000000000000000
101000000000101000000010100001011001000110100000000000
100000000000010011000011111111001011001111110000000000
110001000000000000000000000000000000000000100101000000
010000000000000000000000000000001110000000000000000000
000000000000010000000000000011011001010111100000000000
000000000000000000000011111111011110000111010000000000
000010010000001000000000010000011100000100000110000000
000001110000000101000011110000000000000000000000000000
000010111111100111100000000000000000000000000000000000
000001010000010000100000000000000000000000000000000000
000000010000000011100000010000011000000100000001000000
000000011010000000100011010000010000000000000000000000
110010011101000000000000000000000000000000000000000000
100000010000001111000000000000000000000000000000000000

.logic_tile 22 4
000000100000000000000011101001001101010100100100000000
000001000000000000000000001001111010101000100000000000
101010100000011000000000010000000000000000000000000000
100010000000000111000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000100000000011100000000011101100010100100100000000
000000000110000000000000001001101101011000100000100000
000010010000001000000111001001001101010101110100000000
000001010000000001000011100001111110101001110000000100
000000110000000000000000000000001100010000000100000000
000000010000000000000010010111011101010110000000000000
000000010000001000000010000000000000000000000000000000
000100010000000101000100000000000000000000000000000000
110001010000000001100000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 23 4
000010100001010001000010010111001100001001000100000000
000001000001110000100010001101110000001010000000000000
101000000001000000000000000000001100010000000100000000
100000000000000000000000001001011101010110000000000000
110000000000000000000110000011001011010000100100000000
110000000000000000000011110000111101101000000000000000
000000000000000000000011000001000000000000010100000000
000000000000000000000000001011101000000001110000000000
000000011011010000000111010000000000000000000000000000
000000010000100000000011010000000000000000000000000000
000000110000000000000000010000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000001100011100011000001000000010100000000
000000010000000000000010000111101011000010110000000000
110000010000000000000000000000000000000000000000000000
100000011000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000010000000000000000000000000000
000001000010000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000010010000010000000000000000001010010000000000000001
000001010000100000000000000000011010000000000000000000
000000010000000000000000000101000000000000000000000000
000100010000100000000000001101000000000010000000100000

.ipcon_tile 25 4
000000000000000000000000000000011010110000110000001000
000000000000000000000000000000010000110000110000100000
000000000000000000000000010000011000110000110000001000
000000000000000000000010110000010000110000110000100000
000000000000000000000000000000011010110000110000001000
000000001010000000000000000000010000110000110000100000
000000000000100000000000010000011000110000110010001000
000000000001010000000010110000010000110000110000000000
000000010000000000000000000000001110110000110000001000
000000010100000000000011010000010000110000110000100000
000000010000000000000000000000001100110000110000001000
000000010000000000000000000000010000110000110000000100
000000010001010000000000000000000000110000110000001000
000000010000000000000011010000000000110000110010000000
000000010000100000000000000000000000110000110000001000
000000010001010000000000000000000000110000110010000000

.dsp0_tile 0 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 5
000000000010000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000010110000000000000000000000000000
110000000000000000000011011101000000000010000100000000
110000000000000000000010001001100000000000000000000100
000010000000000000000000001001001100001101000000000000
000000000000000000000000000011110000001111000000000000
000000010010000000000000000000000000000000000000000000
000000010000000000000010110000000000000000000000000000
000010110000000001000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000110000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000001001101010001111000000000000
100000010000000000000000000011110000001110000000100000

.logic_tile 3 5
000001000000000000000110000101001111101000010100000000
000000000000000000000100000011101101111000100001000000
101000000000000000000111100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000010100000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001101000000000000000000000000000000000000
000000010000000111000000011101111111111000110000000100
000000010000000000000010010011111111110000110000000000
000000010100001000000000000001101001000000000000000000
000000010000001001000000000000111111100000000000000000
000000010000000000000010110000000000000000000000000000
000000010000000000000010110000000000000000000000000000

.logic_tile 4 5
000000000000000000000000000001100000000000000100000000
000000000000000000000010000000000000000001000010000000
101000000000000111000111110000011010000100000100000000
100000000000000000100011010000010000000000000001000000
010001000000000000000000000000000001000000100110000000
010000100000000000000000000000001001000000000000000001
000000000000000000000111000000000001000000100110000000
000000000000000000000110000000001011000000000000000000
000001010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000000001000000100110000000
100000010000000000000000000000001001000000000000000100

.logic_tile 5 5
000001000000000101100000000111001010010111100000000000
000010100000000000000000000111011011001011100000000010
101000000000000000000000000101111011000010100010000000
100000000010000000000010110000101110001001000000000000
110000000000100000000010100000001110000100000100000001
110000000001011101000010100000010000000000000000000000
000010100000100011100011100000011110000100000010000000
000000000001010000100111100000011010000000000001000001
000000010000100000000010000101100000000000000101000000
000000010001001111000000000000100000000001000000000000
000000010000010000000010011000001100010100000000000101
000000010000000000000011101111001011010100100000000100
000001010000100111100010011001001101011100100010000000
000000110001010001000111101011011001101100110000000000
110000010000000000000110010000000001000000100101000000
100000010100000001000111000000001101000000000000000000

.ramb_tile 6 5
000001001000100000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000010000000000000000000000000000
000000000000100000000000000000000000000000
000010100101010000000000000000000000000000
000000100001010000000000000000000000000000
000000000000000000000000000000000000000000
000000011110100000000000000000000000000000
000000110001010000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000110000000000000000000000000000000000
000001011010000000000000000000000000000000

.logic_tile 7 5
000000000000000000000000001111000001000000010100000000
000000000000000000000000001101001101000000000010000000
101000000000000111100011101101111100001000000100000000
100000000000010000000100000111110000000000000001000000
000010001000000000000111100001101101010000100110000001
000001101010000000000100000000001110000001010000000001
000000000000001101000011101000011011010000100100000000
000000000000001101100000000001001010000010100000100010
000000011010000001000000001111100001000000010100000000
000000010000000011100000000011101011000000000010000000
000000010000001000000010011000001011010100000100000000
000000010000001011000111100001011101000110000000000101
000000010001000000000111110001101110010000100100000000
000000010000000111000011110000011111000001010000000101
110000010000000111100000011000001101000000100100000000
100000010000000111000011101001001000000110100000000011

.logic_tile 8 5
000000000000000000000000000000000001000000001000000000
000000100000100000000000000000001001000000000000001000
000000100000000000000000000111000000000000001000000000
000001000000000000000011100000101010000000000000000000
000000000001001000000000000011101000001100111000000000
000000000000101111000000000000101111110011000000100000
000000000000100000000010100111101001001100111010000000
000000000010011111000000000000001100110011000000000000
000000010100000000000111100011101001001100111000000000
000000110000010000000000000000001011110011000000000000
000010010000000001010010000111001001001100111001000000
000000010000000000100000000000101010110011000000000000
000000010000000000000010010011001000001100111010000000
000000010001000000000111100000101111110011000000000000
000000010000000001000000000111001000001100111001000000
000000010000000000000000000000101111110011000000000000

.logic_tile 9 5
000000000110001001100000010001001001001100111100000000
000000100000001111000010000000001000110011000000110000
101110100000001000000110000001001001001100111100000000
100100000001010111000000000000101111110011000010000000
110000000000000000000000000101001000001100111100000000
010000000001001101000011000000101111110011000010000000
000010000000001001100000000011101000001100111100000000
000000000000001111000000000000001101110011000000000001
000000010000110000000010000101101001001100111100000010
000000010001010000000010100000001010110011000000000000
000010111000001000000000010011101000001100111100000000
000000010010000001000010000000101111110011000000100000
000000011110100000000110000001101000001100111100000100
000000110000010000000011110000101000110011000000000000
010000010000000000000110110111101000001100111100000000
000000010000000000000010100000101010110011000010000000

.logic_tile 10 5
000000000010010111000010100000000001000000001000000000
000000101010100000100100000000001010000000000000001000
101000000000001000000010100111000001000000001000000000
100000000000000011000100000000001110000000000000000000
110000001010000101000000000001001000001100111000000000
110010100111000001100000000000101110110011000000000000
000000000000000101000000000111001001001100111000000000
000000000000000000100000000000001001110011000000000000
000011010110000000000000000000001000001100110000000000
000010011011010000000000000101001110110011000000000000
000000010000001000000010000000000000000000000100000000
000000010010001111000100000101000000000010000000000000
000000010000000001000111000011100001000000000000000000
000010110100000000000000000000101000000000010000000000
110000011011001000000000000000011100010000000000000000
100001010001101011000000000000001000000000000000000000

.logic_tile 11 5
000000100000001001000010101101101100010111100000000000
000001001110001011100100000001101101000111010010000000
101010100000100101100000000101101011001001010000000000
100001001101000011000000001001111000000000000010000000
110000001010000000000111000001011100000000000000000000
110000000000000000000100000000010000001000000001000000
000000000000001001100010110000000001000000000001000000
000000000001001011000111000001001100000000100000000000
000000010001000101100000010001000000000001000000000000
000000010001110000000010100111000000000000000001000000
000001010000000001100011100001011110001101000100000001
000010010000000000000000000111010000001000000000000000
000000010000000001000011101001000000000001000000000000
000000011111011001000100000111000000000000000001000000
000001010000000011100111001000011010000100000110000101
000010110000100000100100000101001110010100100000000000

.logic_tile 12 5
000000000000000001100000001111001011001001010000000000
000000000000000000100000000101011001000000000000000000
101000000000000000000011100000011110000000000010100000
100000001011000000000111111111000000000010000001000000
110000001011101111000000000011100001000000000000000000
110001000001111101100011100000101110000001000000100000
000000000110001001100000000011011101010111100000000000
000001000000001111000000000101011010000111010000000000
000000010000001000000000000111100000000000000100000000
000000010001011111000011110000100000000001000000000000
000000010000000111100011101111011101010111100000000000
000000010000000111100011110111001001001011100000000000
000001110110000001100010000001011100000010000000000000
000011010001000001000010010101001101000000000000000000
110000010000001111000110100000011110000100000100000000
100000010000001111100011100000010000000000000000000000

.logic_tile 13 5
000000000000101001100111110111101101000110100000000000
000010000000010111000110100101001111001111110000000000
101000000000001011100000001011101001001001010000000000
100000000000100101100010110001111011000000000000000000
000001100000001101100010000101011110000100000100000000
000010000000000101000110111011010000001100000010000000
000001000000001000000010000001011010010111100000000000
000000101000000011000011011001011011000111010000000000
000000110000000101000010001101111100000101000100000000
000011110000000000100111111001100000001001000000000100
000110011100000111100000011101000001000001100100000000
000100010000000000000011100101101100000001010000000100
000000010000010000000110001001001100000000010000000000
000010111010000000000000000001011111100000010000000010
110000010000000101000010101000011111000000100110000100
100000010000000001100010000111001100000110100000000000

.logic_tile 14 5
000001000001011011000000011001011111100000000000000000
000010101110101111000011000111001101000000000000000000
101000000000001011100110001001111000000100000110000000
100000000001000001100011100001010000001100000000000000
000001000000001101000000000000011110010100100100000100
000010000000100111100000000101011001000100000001000001
000000000001001101000111000001111100001000000110000000
000000000100000111100010110111101010101001010000000000
000000010110101101000010000101111010000001000000000000
000000010000010011100000000001100000001001000000000000
000000010000000101100111111111001101000010000000000100
000000010000001111000110000011001001000000000000000000
000000011000001111000000001011011101000100000000000000
000000110000100001000010001101111010001100000000000000
110000010000000111100010100001111110001001010100000000
100000010000011101000111100011111111101001010000000000

.logic_tile 15 5
000000000000100111000010110011100001000010000000000000
000000000000010101100011101111001000000000000000000000
101000000000000111000011111001011011100000000000000000
100000000000001111000011011011101011100000010000000000
000010001000000111100000011101011000000000000000100001
000010100000001101100011110101111101001000000000000100
000001000000001111100010100101111000011100000100000000
000010000001000111100110110011111010111100000000000010
000000010000010001100010001101100000000001000000000000
000000010001000000000111111011000000000000000000000000
000000010000000101000110000000001111000000000100000000
000000010000000000000011100001001000010000000000000000
000000010001000111000111101001011110111111110101000000
000000010000000000000000001111101000111110110000000000
110000010110000111100111110111101011101000010000000000
100010010000001001100111111011001111110100010000000000

.logic_tile 16 5
000101000001101101000111111101100001000011100000000000
000010000000101011100111000111001001000010000000000000
101000000110101001000010101101101101000010000000000000
100000000000011011100011011111001001000000000000000000
000000000000001001100011100000001011010010100100000000
000000000110000101000000000111001011010110100010000000
000010100000001111100010000001001011111011110100000000
000001100000001111100010111111001011111111110010000000
000000010000100111100000010001100000000000100000000000
000000010000010111100010100000001101000000000001000100
000001011000001000000000000001100000000000100110000000
000000010000001111000000000111001001000001110000000000
000000010000001111100000011001001100000000100000000000
000000010000000001000011110011001001000000000000000000
110000010000001111100000001000001010000000000011000000
100000010000000101000011000111010000000100000000100000

.logic_tile 17 5
000000000000001111000010011111101101010001110110000000
000000000001010111100011011101011010000001010000000000
101000001011001111100010101000001111010000100000000000
100000000000100101100000001011011111000000100001000000
010000000000001000000011110111001010000000000010000100
010000100000000001000011100000111011001000000001000000
000000100000000001000110100111011001010111100001000000
000001000110000101000000000001001001000111010000000000
000001010000000111000010000101101000000000000000100000
000000110000000000000010000000011000001000000000000000
000010010000000011100111101101101100010001110101000000
000000010001010111000100000111111010000010100000000100
000000011010000111100010010001101101010100000000000000
000000010000000000000111110000001000101000010010000010
110100010100000000000000010011101011001000000000000000
100000010000000001000010101101011100000000000011000010

.logic_tile 18 5
000000000000000001000000010000000000000000000100000001
000000100000001001100011100111000000000010000000000000
101000000000001111000110100000000001000000100100000000
100000000000001111000000000000001000000000000000000100
010000000000101000000000000000000000000000000000000000
010000000000011111000011110000000000000000000000000000
000000000111010000000000001001000000000010000010000000
000001000001110000000011011101001010000011010000000000
000000011110000000000000000001001111010000000000000110
000000111100001011000000000000001101101001010010000001
000000110000000000000000010000001100000100000100000100
000001010000000001000011100000000000000000000000000000
000010111110001011100000001001101011000110100000000000
000000010110000111100000000001111111001111110000000000
000000010000000000000110000000011100000100000100000001
000000010000000000000100000000000000000000000000000000

.ramb_tile 19 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000100000000000000000000000000000000000
000000001100100000000000000000000000000000
000000000000010000000000000000000000000000
000000100000100000000000000000000000000000
000001000000010000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011000000000000000000000000000000000
000000110000000000000000000000000000000000
000000010010000000000000000000000000000000
000000010000000000000000000000000000000000
000010110000000000000000000000000000000000
000001111010000000000000000000000000000000

.logic_tile 20 5
000000001000001011100000000011100000000000000100000000
000010100000001011100000000000000000000001000000000000
101000000000000000000000000101001010010111100010000000
100001000000000000000000000001011010000111010000000000
110000000000001111100110000000000000000000000100000000
010000000001000001100000000001000000000010000001000000
000010100000000000000111100000000000000000000100000000
000000000000000000000100000011000000000010000000000000
000000010000000011100000001000000000000000000100100000
000000010000001111000010011111000000000010000000000000
000000010110010111000000000000011010000100000110000000
000000010010100000100000000000010000000000000000000000
000011110000100101000000000000000000000000000100000000
000011010101000000000000000111000000000010000001000000
110010110010010000000111100011000000000000000100000100
100000010001010000000000000000000000000001000000000000

.logic_tile 21 5
000000000000001000000110000000011110000100000100100000
000000000000001111000100000000000000000000000000000000
101001000000001101000000001000000000000000000100000000
100000000000001111100000000101000000000010000000100000
010000000000000000000111000111000000000000000100000000
110000000000001011000011000000000000000001000001000000
000000000000000111100000001011111010010111100000000000
000000000001000111000011110001101011001011100000000000
000001010000000000000000001001011001010111100000000000
000010010100000000000000000001101101001011100000000000
000010010000100000000000001001011100010111100000000000
000001010000000000000011100001011010000111010000000000
000010010000011000000000000101100000000000000100000000
000000010000100111000000000000100000000001000001000100
110000010001001000000000000000000001000000100110000000
100000010110001011000010000000001111000000000000000000

.logic_tile 22 5
000000000000000000000110100011000000000010100100000000
000000000000000000000000000000101011000000011001000001
101000100000001101000111000000000000000000000000000000
100000000000000101000100000000000000000000000000000000
000000000000001011100111010000001000010010100100000010
000000000000001011100011000000011010000000001000000100
000000000000000101100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000010010000000000000110001101000000000011000100000001
000001010000000000000100000001100000000001001000000000
000000010000000000000000001000001110000010000100000100
000000010000000000000000001001000000000110001000000000
000000010000100001100011100101011000001001000100000000
000000010000010000100000001111000000001101001000000100
110010010000100000000000001101100000000011000100000110
000001010001000000000000000101000000000010001000000000

.logic_tile 23 5
000000000000000101000000000000000000000000000000000000
000000000000000101000010100000000000000000000000000000
101001000000100000000111000000000000000000000000000000
100010100001010000000000000000000000000000000000000000
000000000000000001000010100111111010010000100110000000
000000000000000000000000000000111111101000011000000100
000000100000000011100000000001000001000001010100000000
000011000000100000000010101011001111000010111000000101
000000010000100000000010000001011111010000100100000100
000000010000010000000000000000011010101000011000000101
000000010000100000000000001001000001000001010100000001
000000010001010000000000001001101111000010111000000000
000000010000000000000010000000011110010000100100000000
000000010000000000000000001101011010010100101000000111
110001010001010000000000000000000000000000000000000000
000000110100000000000010010000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000111100000000000000000000000000000000000
100000001000000000100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000110000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000000100010000000000000000000000000000000000000000000
000000010000010000000000000000011000000100000100000010
000000010100000000000000000000000000000000000010000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000111100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.dsp0_tile 25 5
000010100001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000001000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000000000000000000000000000000110000110000001000
000000000010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000000000000010100001100001000000000100000000
000000000110000000000100000000101110000000010000000000
101000000000000000000010100101111110000000000100000000
100000000000000000000100000000000000001000000000000000
010000000000000000000010000111111110000100000100000000
110000000100000000000010110000011110001001000010000000
000000000000000101000000000000011110000000000100000000
000000000000001101100010111001000000000100000000000000
000000000000000000000000001000001010000000000100000000
000000000000000000000000000111010000000100000000000000
000000000001010000000000001111000000000010000000000000
000000001110100000000000001111000000000000000000000000
000000000000000101100000000101100001000000000100000000
000000000000000000000000000000001110000000010000000000
110000000000001001100000010111100001000000000100000000
100000000000000101000010100000001011000000010000000000

.logic_tile 2 6
000000000000001111100110000000000000000000100100000000
000000000000000101100010110000001100000000000000100000
101000000000000111000110111101001000010000000000000000
100000000000000000000010100101111011000000000000000000
110000000000000101100110101001011010001000000000000000
110000000000000000000010101001111010000000000010100010
000000000000001000000000001001000000000010000000000000
000000000000000101000010111001000000000000000000000000
000000001010001000000000000001011000001100110000000000
000000000000000101000000000000000000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000110101101101000000000000010000000
000000000000000000000000001001111010001000000000000000
110000000000000000000000000000000000000000000000000000
100000000001010000000000000000000000000000000000000000

.logic_tile 3 6
000010100000010001100000010000000000000000000000000000
000000000000000000000011110111001101000000100000000000
101000000000000000000000000001100000000001000000000000
100000000000000000000010101011100000000000000000000000
010000000000000001100000000011100000000000000100000000
010000000110000000000000000000000000000001000000000000
000000000000000000000000000111100000000001110000000000
000000000000000000000000000111001000000011110000000000
000000000000000000000111010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000101101000000000000000000000000000000000000
000010000100000001000000000000000000000000000000000000
110000000000000101100000001101011110001101000000000000
100000000000000000100000000011000000001111000010000000

.logic_tile 4 6
000000000000000011100000000001001011000110000000100000
000010100110000111100011100001011101111110100000000000
101000000000000000000111000101000000000000000100000000
100000000000000000000111110000100000000001000000000001
010000000000000101100111110001100000000000000100000000
010001000000000000000110100000100000000001000010100000
000000000000001001100000010000000000000000000000000000
000000000000001111000010110000000000000000000000000000
000010000000000001000000000111101010000001000000000000
000000000000000001100000000011011000100010010000000000
000000000000100000000000010001101010101110000010000100
000000000001000001000011001101101111101101010010000000
000001000001000000000000011101111011111100000000000000
000000000000100000000010100101101111111110010001000000
110000000000001000000110100000011100010000000000000000
100000000000000011000000000000001100000000000000000000

.logic_tile 5 6
000000000000101101100000010000000000000000100110000001
000000000001011101000010000000001110000000000011100001
101000000010101101100011110001111110010111100000000000
100000001010001111100011110001001101000111010000000000
000010101110000011100111100001101111000010000000000000
000001000000010000000110100101011011000000000000000000
000000000000000000000111111001111110000100000100000000
000000000000000111000011001101100000001110000010000000
000100000000000001100010011111000000001100110010000000
000000001010000000000010111101000000110011000000000000
000000000000000001000000000011000001000001000101000000
000000000000000001100000001101101010000011100010000000
000111000000000101100000000011011001110000000000000000
000000000000100001100011110001011100110001010000000000
110000000000010011000000001001001010000001000001000000
100000000000100000110000000011110000000110000000000100

.ramt_tile 6 6
000000001111110000000000000000000000000000
000010100001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000010000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000101100000000000000000000000000000000
000000000000000000000000000000000000000000
000010100001010000000000000000000000000000
000000000100000000000000000000000000000000

.logic_tile 7 6
000000001110000001000111100011100000000000001000000000
000000000000010000000011100000100000000000000000001000
101000000000100000000000010000000000000000001000000000
100000000000010000000011100000001000000000000000000000
010011100000100011000000000000001000001100111000000000
010010001011010000000000000000001010110011000010000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001001110011000010000000
000000001010001001000011100000001000001100110001000000
000000000001000101100100001111000000110011000000000000
000000000000000000000111100001111110000111000000000000
000010000000000000000000000011110000000010000000000000
000000000000000000000111100011000000000000000100000000
000000000000000000000100000000100000000001000000000110
110000000000000000000110100011000001000010000000000000
100000000000000000000010000011001111000011100001000000

.logic_tile 8 6
000000000110001000000000000011001001001100111000000000
000000100110000011000000000000101001110011000000010000
000000000000000000000000000001101001001100111000000000
000000000001000000000010010000101101110011000000000010
000001001000000111000000000101101000001100111001000000
000010100000001001000000000000101010110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000000000000010010000101010110011000000000000
000000000000000000000111100101001000001100111000000000
000010000110000000000100000000001000110011000000000010
000000000001000001000010010001101001001100111001000000
000010100000100000000010010000101100110011000000000000
000100000000000000000110000101101001001100111010000000
000000000000100000000100000000101101110011000000000000
000000000000000000000111100111001001001100111000000000
000000000010000000000100000000101011110011000000000000

.logic_tile 9 6
000000001100000001100000010001001001001100111110000000
000000100001000000000011110000001011110011000000010000
101010100000000000000000010001101000001100111100000000
100000000000001111000010000000001111110011000001000000
110000000000000000000000000101101000001100111100100000
010000000001011101000000000000101111110011000000000000
000000000000010000000011110011101001001100111100100000
000010000000000000000010110000001111110011000000000000
000000000110000111000000010011001001001100111110000000
000000100000100000000010100000001110110011000000000000
000000000000101000000000000001101000001100111100000000
000000000001000001000000000000101110110011000000000100
000000001001111000000110010111101001001100111100000100
000000000000110101000010000000001111110011000000000000
010000100000000001100110000001001000001100111100000000
000001000001010001000010000000101010110011000000100000

.logic_tile 10 6
000110100110010000000010110000011100000000000000000000
000001100001000000000011001111000000000100000000000000
101000000000000000000110111001101010001001000100000000
100000000000000101000111001001000000000101000001000000
010000000000000011000010001000000000000000100010000000
110010100000000000100010101001001001000010100010000100
000000000000000000000000000101001110001000000101000000
000010100000000001000000001101000000001110000000000000
000100000000000111000111101000011010001100110000000000
000000000001000000100100000111000000110011000000000000
000000000000000111000111001000001011010000000110100000
000000000100000000000100000111001111010010100000000000
000100100000000111100111000011101100001101000000000000
000010100000010000100000000101100000001011000001000000
110000000000001001100000010000001010000000100100000000
100000001110000001000011101011001001010100100001000000

.logic_tile 11 6
000010001000000000000011110001100000000001000110000000
000000001010000001000011001001101101000011010001000000
101000000000001111100010000000011110010000000001000000
100000000000001101100100000000011100000000000000000000
000010101011100000000111110000011110000110000000000000
000011100100010001000010011111011100000010100000000000
000000000001000000000111101001111010000000000000000000
000000000000000000000000000111011011001001010000000000
000100000000110011000000010001011000000000000000000000
000010000010111001000010000000110000001000000000000000
000000000000000011010000000111100000000001000000000000
000000000000000000000000000101100000000000000001000000
000000001000000000000010001000000001000000000010000000
000000000000100000000100001111001110000000100000000000
110000000000001111000010001001001011010111100000000000
100000000000000001000011100011011000001011100000000000

.logic_tile 12 6
000010000010001111000000011011111011100000000000000000
000000100001011101000011010011111101000000000000000000
101000000000001001100000000000001110000100000100000000
100000000000001001100011110000000000000000000000000000
010000000100001001100011010000000000000000100110000000
010000101010000101000111100000001011000000000000000000
000000000000000111100010100101101100000010100000000000
000000000000100111100110100000111000001001000000000010
000000100110000011100000010101001011000010000000000000
000001000000000000000010000001011001000000000000000000
000000000000001000010110011101011010000110000000000000
000000000000000001000010001111010000001010000000000000
000001000001000111000111101011011111000010000000000000
000000100010100000100100000101001000000000000000000000
110010100001011000000111111111101111000010000000000000
100000000001100111000111110001111010000000000000000000

.logic_tile 13 6
000000000000000000000011100011011000010000100010000000
000000100000000000000100000000111100101000010000000110
101000000000000111100011101101011011010000100000000000
100000000000000000100000001111111011000000100000000000
110000001100000000000110010000011010000100000100000000
110000000000100000000010000000000000000000000000000000
000010100001000011000010011000000001000000000000000000
000001100000101011000011011011001000000000100000000000
000000101000101000000111100111101101010111100000000000
000000100000010011000010000111011110001011100000000000
000000000000000000000011110000000000000000100100000000
000000000000000000010111100000001001000000000001000000
000000001010100011100111001101000001000010100000000000
000000100000000111100000000101101111000010010000000000
110010100000001001100010100011011100010111100000000000
100001000000000011000111111011111110000111010000000000

.logic_tile 14 6
000001001010000000000000001101101010000110100000000000
000010000000000000000011101101011111001111110000000000
101000000000000000000000000011111100000010100000000000
100000000100000000000000000000101111001001000000000000
010001000001010000000000010000011110000100000100000000
010110000000101001000010010000010000000000000000000001
000000000000000000000011100000000000000000100100000000
000000001000001111000100000000001100000000000000000000
000001000000000111000000010101000000000000000100000000
000010001000000000000011000000000000000001000000000010
000000000000000001000000000000000001000000000000000000
000000000000001001100010001101001100000000100000000000
000000000000001111000110001111101110000100000000000000
000001000000000001100011111111000000001100000000000000
110000000001001000000110000011001110000100000000000000
100000000110101111000011100000100000000000000001000000

.logic_tile 15 6
000000000000000011100000011111011010010111100000000000
000000000000000011100011110111101010000111010000000000
101101000000101000000110110001111011010000100000100000
100010000000001001000011000101111110000000010000000000
000000000110010111000011100111001011010111100001000000
000000000000111111100110100011011000000111010000000000
000000100000000011100111100000011010000100000110000000
000000000000001001100011000000000000000000000000100001
000001000000000111100011100011001010010111100000000000
000010000010001001100000001001011011000111010000000000
000000001000001000000000001000000000000000000110000001
000000000000001011000000001101000000000010000000000100
000000000001000000000000011011011001000110100000000000
000000001110101001000011110001111100001111110000000000
000000000000001011100000000001000000000001000000000000
000000000000000001000000000001001011000001010000000000

.logic_tile 16 6
000001000000000011100011100001011001010000100100000000
000010000000000001000010110000011001000001010001100000
101000000000001000000011110111111011010100000100000000
100000001110001011000011110000001011001000000000000000
000000000000000001000000001101100001000001000110000000
000000000000100000000011100101001111000010100000000000
000000000000000001000110001001001100000111110000000000
000000000000001101000010011011011111011111110000000000
000011100000000000000110011101011100011111010000000000
000011000010000000000011110001111101011111100000000000
000000000001110000000111100101101000000001000100000000
000010100000000000000100001011010000001001000000000000
000000000000000000000000011000011111010000100100000000
000101000000000000000011101101001010000000100000000000
111000001010001111000010001011001010101111010000000000
100000000001000001100100001011101001111101010000000000

.logic_tile 17 6
000010000000000000000110001101001101101000010000000100
000011100001000111000011101101101010110100010000000000
101000101110001111100010111011111001010111100000000000
100100000000000111000011101011011000000111010000000000
010000001010001001100011101111011000010111100001000000
010000000000000011000110100001101111000111010000000000
000000100001000011000111001101001110010111100000000000
000010000001000000000011101001101110001011100000000000
000110100100010001010010001000011110000000000010000000
000001100000100000100000001011000000000100000000000000
000000000000001000000010010001001011101000000010000000
000000000000001001000010001001001111000100000000000000
000000001000000001000111000101011011000000000000000000
000100000001000001000010000001011110100000000000000000
110010000000000111100000010000000000000000000100000000
100000000110000111000010111011000000000010000000100000

.logic_tile 18 6
000000001110100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
101000000000100000000000010001100000000000000100000000
100000000000000000000011110000100000000001000000000000
110000000110100000000000000111100000000000000110000000
000000100111010011000000000000000000000001000000000000
000000001010100111100000000000000001000000100100000000
000000001011000000100000000000001100000000000000000000
000000001011011000000110001000001100010000000000000001
000000000000001011000000000101011100010110000000000010
000000000100000011100000000011111111010010100000000000
000000000000000000100011110000101111000001000010000000
000011100000100111000000000000000000000000000000000000
000011000000010000100000000000000000000000000000000000
000001000010010001000000001111000000000011100000000000
000010000000000001100010001111001010000010000000000000

.ramt_tile 19 6
000000000000000000000000000000000000000000
000010100011010000000000000000000000000000
000010101000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000100000100000000000000000000000000000
000000000000000000000000000000000000000000
000011100000000000010000000000000000000000
000010101000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000001101000000000000000000000000000000

.logic_tile 20 6
000000000000000000000000010000011100000100000100000000
000000000000000000000010000000000000000000000001000000
101010000100101000000000000000001110000100000110000000
100000001010010011000000000000010000000000000000000000
110010000000000011000000000000000000000000100100000000
010000000000000000000000000000001010000000000000000000
000000000000000001100000000111100000000000000100000000
000000100001010000000000000000000000000001000001000000
000000000000000111000111111111001100000110100000000000
000000001010000000100111110101101001001111110001000000
000000000010000001000000000000011100000100000100000000
000000000000001111000000000000000000000000000000000000
000000000000000000000111101000000000000000000100000000
000000000000000000000011110001000000000010000010000000
110000100111010001000000000000000000000000100100000000
100001100001100000100000000000001101000000000010000000

.logic_tile 21 6
000000000000000000000000000000011111000010000010000010
000000000001000000000011110000001011000000000001000000
101000000000000111100110000111101100010100100110100000
100000000000000000000000000000101011000000010000000000
000000000000000101000000000001111010111011110000000001
000000000000000111000010101001001101010111100000000000
000000000001001011000010010011101010000100000110000000
000000000000001001100010010111100000001110000000000000
000000000110000000000110010101101010011001110000000000
000000000000001111000011111001101101000110100000000000
000000100000100000000000010011100000000000000100000000
000001000011001101000010000000000000000001000000100000
000000000001010111000000010000011001000110000000000000
000010000000001111000011000111011010000010100000000000
111000000000001000000111100000000000001100110000000000
100001001000000011000100001111001101110011000000000000

.logic_tile 22 6
000000000000000000000010000011101000001110000000000000
000000000000000000010110011101010000001111000000000001
101000100000000111000000010000000000000000000000000000
110000000000000000100010000000000000000000000000000000
010010000000001000000110100001000000000001000000000000
010001000001010111000010010111100000000011000000000000
000000000001011000010000001000011000000110000000000000
000000001010001111000000001111011010010100000000000000
000000000000000000000110010000000000000000000000000000
000100000000000000000010000000000000000000000000000000
000001000000000111100000010000000000000000000000000000
000000100100000000000010100000000000000000000000000000
000000000001010101100000001011011000000100000100100000
000000000000100000000000000111100000001110000000000001
110000000000000111100000001011011100111101010000000000
100000000000000000000010000101111011111111010010000000

.logic_tile 23 6
000010100000000001100000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
101000000000000000000000000000011100000100100100000000
100000000000000000000000000000011000000000000000000000
110000000000100000000000000000000000000000000000000000
110000001100010000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000001110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000011100000000001000010000100000000
000010001110000000000100000000001101000000000000000000
110000001010100000000000000000000000000000000000000000
100000000001000000000000000000000000000000000000000000

.logic_tile 24 6
000100000000001000000000000000000000000000000100000000
000000000000001111000000000001000000000010000011000000
101001000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000100000000000000011100000000000000000000000000000
000001001100000000000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
100000100000000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000000000000000000000000000101000000000000001000000000
000000000000000101000000000000100000000000000000001000
000000000000000000000000000011100000000000001000000000
000000000000000101000000000000000000000000000000000000
000000000000010101000010100000001001001100111000000000
000000000000000000000010100000001000110011000000000000
000000000000000000000010100101001000001100111000000000
000000000000000000000010100000100000110011000000000000
000000000000000000000000000101101000001100111000000000
000001000000000000000000000000100000110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000001000000000000000000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000000001001000001100110000000000
000000000000000000000000000000000000110011000000000000

.logic_tile 2 7
000000000000110000000000000000001010000010000100000000
000000000000000000000000000000000000000000000010000001
101000000000001000000000000111101100000110000001000000
100000001110001011000000000000010000000001000000000000
110000100000101000000000000101101110000000000000000000
110000000000000001000000000000010000001000000000000000
000000000000001000000000001000001111000010100000000000
000000000000000001000000000101001111000010000000000010
000000000001000001100110011011001111010000000000000000
000000000000100000100110001111001101000000000000000000
000000000000001000000000010001111100000010000000000000
000000000000001001000010010000001101000000000000000000
000000000000101001000110110000001111000000100000000000
000000000001011001100010010000011110000000000000000000
110100000000000001100110010000000000000000000000000000
100100000000000000000110000000000000000000000000000000

.logic_tile 3 7
000000000001000000000110100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
101000000000000001100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
110000000010000101100000010101000000000010000110000000
010000000000000000000010000000100000000000000000100000
000000000000000000000000001011000000000001110000000000
000000000000000000000000000001001111000000110000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000010001000000000010000000000000
000000001010000000000010110101100000000011000010000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000111100111010000000000000000000000000000
000000000000100000100010000000000000000000000000000000
101000000000000111000010100000000000000010000100000000
100000000000000000000011101111000000000000000000000000
000000000000100000000111001001001100010111110000000000
000000000000000000000111100101111111011111100000000000
000000001010000011100110001001011001110000100110000000
000000001110000101000100000101111110010000100000000000
000000000000000000000111100001011101010000000000000000
000010001000000000000000000000001011101001010010000000
000000000000100101100000000101000001000000010100000000
000000001111000000000000001101101110000000000000000000
000001000000100000000011110000000000000000000000000000
000000101111000000000110010000000000000000000000000000
110000000000000000000000001000001011010000000000000011
100000000000000001000000000001011001000000000010000011

.logic_tile 5 7
000000100000100000000000000011100000000000001000000000
000011000011010000000011110000000000000000000000001000
101000000000000000000010110011100000000000001000000000
100000000000000000000011000000000000000000000000000000
010010100000100000000000010101001000001100111100000001
010000000101000000000010000000100000110011000000000000
000000000000000000000011100111001000001100110100000000
000000000000000000000000000000100000110011000000000000
000000001100000000000000000111111000000100000000000000
000000000000000000000000000000010000001001000000100000
000001000000001001100010000000011111001100110100000000
000010100000001111000000000000011100110011000000000000
000001100001010000000110000001100000000010000000000000
000000000000000000000000000000100000000000000000000000
110000000000000000010111101001111011101001010010000000
100000000000001111000000000111111101110110100000000000

.ramb_tile 6 7
000010101010100000000000000000011000000000
000000110110001111000000000000000000000000
101000000000000111000000010000011010000000
100000000000000000100010100000000000000000
110001001100110111000000000000011000000000
010000100000110000100000000000000000000000
000001000000000111000000010000011010000000
000010100000001001100010100000000000000000
000000000000100000000000000000011000000000
000000000001010000000011101111000000000000
000000001000000000000000001000001010000000
000000000000000000000000000101000000000000
000000001100000000000111000000011010000000
000010100000000000000100000001010000000000
010000001110000000000000001000011000000000
110000001010000000000011111111010000000000

.logic_tile 7 7
000000000000001000000110011000011110000000000001100000
000010000000001011000111110111010000000100000000000001
101000000000000111100000000011011110000010000000000000
100000000000000000100000001101011110000000000010000000
010000001101000000000111111000001101010010100000000100
110000100000100000000111001011011010000010000000000000
000000000000010011000000000001000000000000000110000000
000000001010100000000000000000100000000001000000000001
000001000000001000000111001000001111000110000000000000
000000000000001011000000000101011100000010100000000010
000000000000001111000111001001000001000001010000100000
000000000000001111000110100011001000000010110011000001
000000000000000101100000000000001001000110100010000000
000000001111000001100010100111011010000000100000000000
110000000001000111000010011000011011010110000000000000
100000000000000101100011110111001101000010000000000010

.logic_tile 8 7
000001000100100000000000000101101001001100111000000000
000000000000000000000000000000001110110011000000010100
000000001110000000000000000101101001001100111001000000
000000000000000011000000000000001100110011000000000000
000110100000010000000000000011101001001100111000000000
000000001000001001000000000000001000110011000000000100
000000000000000111000010000101101001001100111000000000
000000000000000001100011100000101100110011000010000000
000000000000000000000000000101001001001100111000000100
000000000100010000000000000000001110110011000000000000
000010100000000111000000000111101001001100111000000000
000000000000000000100000000000001011110011000010000000
000100000000000000000000010111101001001100111000000000
000000000000000000000011010000101110110011000000000001
000000000111000111000000000111101000001100111000000000
000000000010100000100010000000001111110011000000000001

.logic_tile 9 7
000000001100000000000010110001101000001100111100000001
000001000000101101000110010000101010110011000000010000
101000000000000001100010100101101000001100111100000000
100000000000000000000110110000001011110011000000000100
010000000000000001100000010101101000001100111100000000
010000001010100000000010000000001111110011000000000001
000000000000010101000110000111101001001100111110000000
000000000000101101100000000000101110110011000000000000
000010100000000000000011100001101001001100111100000000
000000001001010000000000000000001001110011000000000001
000010000001110000000000010011101000001100111100000000
000001001000110000000010000000101110110011000000000100
000011000000010000000110000011001001001100111100000000
000111101000001001000000000000101011110011000000100000
010010000000001000000111000001001000001100111100000000
000001000000000001000100000000001001110011000010000000

.logic_tile 10 7
000000000110000000000000000011111000001000000100000001
000000000000000000000010010111110000001110000000100010
101000000001010000000010101001100001000001010100000000
100000000100001101000110110101101101000010010000100000
110000000000000101000010100101011101000000100100000000
110001000001010000100110110000111011101000010001000010
000000000000001101000110000101001101000100000110000000
000000001000000001100000000000111101101000010000000010
000001000001010011100110011011100001000000010100000000
000010001000100000100010000111101010000010110010000010
000000000110000000000111000001100001000001010100000000
000010100000000001000100001011001101000010010001100000
000000000000001001100111000111001101000010000000000000
000001000000100011000000001001001111000000000000000000
000000000000000001100111000101011101000100000100000000
000100000000100000000000000000001101101000010010000100

.logic_tile 11 7
000011000000010000000010011111011010000010000000000000
000001000001110111000111000101001000000000000000000000
000000000000000000000000010000000001000000000000000000
000000000000000000000010101001001110000000100001000000
000000000110001000000000001000001000000000000010000000
000000000000000001000010111011010000000100000000000000
000000000000000111000000000000000000000000000010000000
000000001001011001000000001001001111000000100000000000
000001001011011011100111100101011111100000000000000000
000000000000001111000111001001011001000000000000000000
000000000001000000000011110000000000000000000000000000
000000000000000000000111011001001011000000100000000100
000000000110001000000000010011101101000010000000000000
000000000000010011000011010011101110000000000000000000
000000000000001111100110110011011110000110100000000000
000000001000000011000010000000111101001000000000000100

.logic_tile 12 7
000000001000000101000000000001100000000000000100000000
000000000001000101100000000000100000000001000010000000
101000000000011000000111100111011100000111000000000000
100000000000000101000000000001100000000010000000000100
000000000000001101000111100011011110000010000000000000
000000001110001011100111010101100000000111000000000000
000000001000000001000011100101111110000000000001000000
000001000001000000100100000000110000001000000000000010
000000000001011111100010000101001100010000010010000000
000000000001000111100000000011001011011111010000000000
000000001000000000000110010101100001000010100000000000
000000000000000001000011101101001101000010010010000000
000001100001000000000111001101001100010000010000000000
000010100001100000000000001011011011011111010010000000
010000000000001000000111000001011000000110000000100001
100000000000000111000100000000000000000001000010100110

.logic_tile 13 7
000001000000101000000000011000000000000000000100000000
000000100000010111000010000011000000000010000000000000
101001000000101000000000010111001000010110000000000000
100000000000001111000011110000011110100000000000000000
110000000100010000000011111000001101010110000000000000
110010001010000000000010100111001001000010000000000000
000100001110000001000000001000011010000110100000000000
000000000001000000000010000011001100000000100000000000
000000000000001101000000000000001100000110100000000000
000001000000001011100000001101001000000100000000000000
000000001000000001000000000011000000000010110000000000
000000100000000111000011110111001011000000100000000000
000000000000100011000010001111111011011100010000000000
000000000000011111100000000001111010001010110000000001
110000000000000101100000001001011101000001100000000000
100000000000001111100011111101011110111110010000000000

.logic_tile 14 7
000000000000010101000000001101100000000011010000000000
000001000000000111100010000111001111000001000000000000
101000000000001000000000011001111101011001100000000000
100101001110001111000010111011011011011010010000000000
010010101110010101100000001111111011000101110000000000
010000000000000000000011101011011011011100010000000000
000000000100001101100111110000000000000000000100000000
000010100000000101000011001011000000000010000000000100
000010000000101000000010011001001111101111000001000000
000000101000011011000111110011001010001011000000000001
000100001000010000000111110011001100000000100000000001
000100000000001001000111111111101011000000000000000000
000000000100000000000111010111011110110110100001000000
000010100000001001000011010101011000100001010010000000
000010001010010111100000000000011000000100000100000000
000000000000101011000010010000010000000000000000100000

.logic_tile 15 7
000010100000000001000011100011100000000000000100000000
000000000000000000000111100000100000000001000010000000
101000000001000000000110001011001100101111000001000000
100000001000100000000000000111101010001011000000000000
000011000010101000000000000001011010000010000000000000
000001000001010101000000001001010000000111000000000000
000000000000011000000011110000000000000000000000000000
000100000000000001000011010000000000000000000000000000
000001000001110000000011100000011111000110000000000000
000000100011010111000110111001011011000010100000000000
000010000000000001000111010011100001000001010000000000
000000000000001101000010101011101100000001100000000000
000000101110000000000010001111111000100011110001000000
000000000001010000000000000011011100000011100000000100
010000000000000000000000010111000001000010110000000000
100010100000000111000010101001101010000000100000000000

.logic_tile 16 7
000000001000000011100000000001000000000010000000000010
000000100000000000000010110000000000000000000000000010
101000000001000101100111100000011110000010000000000010
100000000000100000000100000000000000000000000000000001
000001100000100011000000001001111111101111110000000000
000000000000010000000011101101111101101001110000000000
000000001001100011100110001011101100001001000100000100
000000000100100000100100000011000000001010000000100001
001000000000100000000110001001101011101111110000000000
000001000011000001000000001111111101101001110000000000
000000001000000001100010100001011010000000100000000000
000000000000001101000110010000101101101000010000000000
000000000000100111100000000001111100010000000100000001
000000001100010000000010000000011100101001000001100000
010000000000000001000111001111001010010111100000000001
000000000000000001000111100111001111000111010000000000

.logic_tile 17 7
000000001000100111000011000101101111000000000000000000
000000100000010011000000001101001010001000000000000000
101000000000001000000000011000000000000000000100000000
100000000000001111000011101101000000000010000000000001
000000000000001000000111000000000000000000000100000000
000000001100000001000100000001000000000010000010000000
000100000001010011100000010000000000000000100100000000
000000000001110111000011110000001001000000000001000000
000101000000001000000000000000000000000000000100000000
000010101000000111000000000111000000000010000000000000
000010001100100000000000000011000000000001110010000100
000010100001010000000000000101001000000000110011000000
000000000000000111000000000000000001000000100100000000
000101000100000111000000000000001001000000000000000010
010010100001010000000000000000011000000100000100000011
100000000000000000000000000000000000000000000000000011

.logic_tile 18 7
000000000001001101000111101101000000000000100100000000
000000000000001011000110010101101010000000110010000000
101000000000000011000010111111001011101001010010000000
100000100101000000100011010101001101111001010010000000
000000100000001001000000000111001111010111110000000000
000000001110000111000010010011101001011111100010000000
000000000001011101000011100111111101011101010011000001
000000001000001111100100000101001110101101010000000000
000001000000001011000111000111001000011111100000000000
000010001000001111100000000011111000010111110000000000
000000000001011000010010000111100001000010000000000000
000001000010001011000000000001101000000011010001000100
000000000000101111100000000001101101010100100110000001
000000000000010111100010000000111011000000010000000000
110010100000001111000011110001001111000011100000000000
100001000101010001100110010011101111000011110010000000

.ramb_tile 19 7
000000001010000000000000000000000000000000
000000100001010000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000010101001000000000000000000000000000000
000011100000100000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000010000000010000000000000000000000000000
000000000001010000000000000000000000000000
000000000100000000000000000000000000000000
000001000000010000000000000000000000000000
000000001111100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 7
000000000000000000000111101001111101000000000000000000
000000001100001101000110111101001001010000000000000000
101010100001101001000010110001011111000000000000000000
100000000001110111100111100000011010000000010001100000
110010101010000001000011110001001101100000000000000000
110000000000000000000110001011101100000000000000000000
000010100001000101000111001000000000000000000100000000
000001000000101101100111011101000000000010000000000000
000000000000001001000000000000011001000000000000000000
000000000001010001100011011001011010010000000000000001
000010100100001001010000001111001011011101010000000101
000000100000000011100000001111001110101101010000000000
000000000000101111100111100111001111111011110000000000
000000000001001011100010011101101000101011010000000000
110001001100000000000011011101101100100000000000000000
100000000000001111000010000101001011000000000000100000

.logic_tile 21 7
000010000000000111100000000111001100000001010000000000
000001000110000000100010011001101111000010010000000000
101000000000000000000000011101101100010111110000000000
100000001000000101000011101101111110100111110000000000
010000000000101000000011110111101101111001010010000100
110000000001000001000011000011011101110110010000000100
000100000000001111100111010101111100111001010000000000
000000000000001011100011000101011101110101010001000000
000000001001010101000010101001001100000001010000000000
000000000000101111000011101001001111000010010000000000
000000000001000111010000000000000001000000100100100000
000000000000000001100010010000001010000000000000000000
000000000110001101000110101111001011100110110000000000
000000001100000111000011110011011000100000110000000000
110001000000001000000000001111001111000000010000000000
100010001000000001000000000011101011000010110000000000

.logic_tile 22 7
000000000000001101100000000001111101110110110000000000
000000000000001111000010101101001111111010110000000000
101000000000000011100111011001001110000110000000000000
100000000000001111100110010101010000000101000000000000
010000100000001001100010001000000000000010100100000000
010001000000000001100100001001001010000010000000000000
000000000000001000000000010111100001000000000000000000
000000000100000011000010000000101100000001000000000000
000001000000001000000111101111101010010001110010000000
000000100000000011000011110111101101111001110000000001
000000001100101011100000010111101101010110110000000000
000001000000000111100011011011101100011111110000000000
000000000000000000000110001001101111101111110000000000
000100000000000001000000001111101100010110110000000000
110001000000000001100010010001111101011101010000000001
100110100000000000000011010001011011101101010000000001

.logic_tile 23 7
000000000000000101000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
101000000000000011000000000000000000000000000000000000
100000000100000000000010100000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000001000100010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100110100001
000000000100100000000000000000001001000000000000000111
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000100100000000000000000001100001000000000110000000
100000000100000000000000000001101000000000010000000100

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000001000000000011100000011000000100000100000000
100000000101101011000000000000000000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001000101100000000000000000000000000000000000
000000000100000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000000000000000000000000000000001000000100110000000
000000000000000000000000000000001010000000000000000000
010000000001010000000000000000000001000000100100000000
100000000110000000000000000000001001000000000000000010

.dsp2_tile 25 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000001000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101010100000000000000000000000001110000100000100000000
100000000100000000000000000000000000000000000000000001
010001000011000000000111100000000000000000000110000000
110000000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000000001101000001000000010100000000
000000000000000000000010011001001010000000000001000000
101000000001000000000000010000001000000100000100100010
100000000000100000000011010000010000000000000010000111
000000000001011000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000001000000000000011100000100000100000101
000000000000000000000000000000010000000000000011100000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010000001010011100000011001111010001000000100000000
000001000000100000100010100011100000000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 3 8
000100000000000000000000001101100001000011010100000000
000000000000000000000000001111001011000011000001000000
101000000000000000000010001111111000001011000100100000
100000000000000000000110110111110000000011000000000000
110000000000001001000010001101011110001011000100100000
000000000000000111100010011111110000000011000000000000
000000000000000000000110001111100000000010110100100000
000000001010001001000000001001101110000001010000000000
000100000000000000000000000000011101010000000110000000
000000000000010000000010010101011111010110000000000000
000000000000000000000010000011011110101001010100000000
000000000000000000000000001111111010101010010010000000
000101000000001000000000000000000000000000100100000001
000000100001011101000011100000001011000000000000000000
000000000000001000000010010111101100101111010000000000
000000001110001011000011010101111111101011110000000000

.logic_tile 4 8
000000000000000111100110110000000000000000000000000000
000000000100000000000111110000000000000000000000000000
101000001100000101000011100000000000000000000100000000
100000000000000000000100001001000000000010000001000000
010010100000000011000000000001100000000000000101000000
010000000001010000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100100000
000001000011000000000000000000000000000001000000000000
000010100000000000000000000000001010000100000100000000
000001000000000000000000000000000000000000000001000000
000000000000000001000000000000011001000010000000000000
000000000000000000000000000111001111000000000010000000
110000000000000000000011100000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 5 8
000000001110101000000111000000000000000000000000000000
000010100001000011000100000000000000000000000000000000
101000000000001111000011110001101010000111000000000000
100000000000000011000111101001110000000001000000000000
000100000100000000000110111000011000000110000000000000
000010100000010000000110001001011100000010100000000000
000010000000000000000000000001000001000001100110000000
000000000000001001000000001101001110000001010000000000
000001000000000001000000000000011010000100100010000000
000000100000001001000000000000001111000000000000000000
000000000000000000000000000001100001000000000010000000
000000000000000000010010000011001000000001000010000000
000001000000000001100010001000000000000000000100000000
000010100001010000000100000111000000000010000000000010
110000000000100111000000001111011100000100000100000000
100000001100010001100000000111010000001110000001000010

.ramt_tile 6 8
000000000110000000000000000111011110000000
000000000001011011000000000000110000000001
101000000000000000000000000001111100000000
100000001110001011000000000000010000000001
010000000010001111000111100111111110000000
110000000000011011100100000000010000000001
000000100000010000000000010111111100000001
000001000000000000000011100000110000000000
000000000000100000000000000011111110000000
000000100001010000000000001111110000000001
000000000000001001100010010101011100000000
000001000010001111100010010101010000010000
000000000000000000000110001101111110000100
000000000001000000000111100011110000000000
110010100000001111000010011001011100000000
110001000000001011000010010011010000010000

.logic_tile 7 8
000010100100000000000010110000000000000000100101000000
000000100000000000000111100000001010000000000000000000
101000000000000000000000010001100000000000000110000000
100000000000000000000010000000100000000001000000100000
010000000000100111100111100000001111010100100000000010
010000000000010000100000000000001100000000000010000100
000010101010100000000000000011000000000000000101000000
000000000000010000000000000000000000000001000000000000
000010001010001000000110000000000000000000000000000000
000010100000000001000000000000000000000000000000000000
000000000110010011000000000000000000000000100100000000
000000000000100001000000000000001101000000000001000000
000000000000001000000111010000011100000100000100000000
000010100100001011000111010000000000000000000001000000
110000000000010000000000000101001110100110100001000010
100000000000000000000000001001111111101001010000000000

.logic_tile 8 8
000000001010001000000000000011101000001100111001000000
000000000000000011000010110000001111110011000000010000
000011100000000000000000000111101000001100111000000000
000011000000000000000000000000001110110011000001000000
000000000001010000000000010011101000001100111000000000
000000000000100000000011010000001000110011000000000000
000000000000000000000011110001001001001100111000000000
000000100000000000000111000000101100110011000000000000
000000001010000000000000000101101001001100111000000000
000000000001000000000000000000101110110011000000000000
000010000000000111100000000101101001001100111000000000
000000000100000000000000000000101100110011000001000000
000000000010000000000111100101001001001100111000000000
000000000001000001000000000000101110110011000000000000
000000000001010111100000000111101001001100110000000000
000000000000101101000000000000001110110011000000000000

.logic_tile 9 8
000010000110000000000000000011001001001100111100000000
000011100000000000000000000000001001110011000000010001
101000000000011000000110100001101000001100110100000000
100000000000001011000110110000101100110011000000000000
110100100000000000000111000001111011010010100000000010
010001000111000000000000000000101011000001000000000000
000000000001010000000111100111000000000001000000000000
000000000000000111000000001011000000000000000000000000
000010101010000001100111000000000001000000000000000000
000001000000000000000110010111001110000000100000000000
000000100000100000000000000111101110000000000000000000
000000000010000000000000000000100000001000000000000000
000000001000000001000000000000000000000000000000000000
000000100000000000000000000111001011000000100000000000
010010100000010011100111000111011000000000000000000000
000000000000100000100100000000000000001000000000000000

.logic_tile 10 8
000010100000100000000000000111000001000000001000000000
000001000000000000000000000000101101000000000000000000
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000100000110011000000000000
000010101100000000000110100011101000001100111000000000
000001000001000000000100000000100000110011000000000000
001000000000000000000000000000001001001100111000000000
000000101110000000000000000000001100110011000000000000
000000001100000000000000000000001000001100111000000000
000010100001000000000000000000001110110011000000000000
000010000000001101000011010101001000001100111000000000
000000000010000111100010100000100000110011000000000000
000101000000100011100000000000001001001100111000000000
000100100001010000000010010000001100110011000000000000
000001000000000111100011100111101000001100111000000000
000000100000000000000000000000000000110011000000000000

.logic_tile 11 8
000001000000000000000111001000001001010100000100100000
000010001001010000000111100101011100010000100000000000
101000000000000001100000000101101111010000100101100000
100000000001010000000000000000001000101000000000000000
010000000010001000000000001101011100001000000100000000
010000000000000001000000000101000000001101000000000000
000000000000001001000000010000001101001100110000000000
000000000000100011000010000000011011110011000000000000
000000000000000000000000001000001111010100000100000001
000000000000001101000011100101011101010000100010000000
000010000000000101000000000101101101010000100100000000
000000001000011101100010110000001010101000000000100000
000001000000000101000000010111000000000000000000000000
000000100000001001100010001011000000000011000000000000
000000001000001000000010101101111110001000000100000000
000000000001000001000100000111010000001110000000100000

.logic_tile 12 8
000101000100001001000110111111111010010000010010000000
000100000000000101100011101111011010011111010000000000
101000000000000011100000001000001010000010000010000000
100000000001000000100000000001000000000000000011100100
110001000000010111100000010101101011001101100000000000
110000100000000111100010100101011110011000110000100000
000001000000100101100000000101011011001101100000000001
000000000000011111000011100101001110100100110000000000
000000000100000111010000000111101100010001110010000000
000000001110100000100000000101001000011101000000000000
000001000000000000000010000000001111010110000000000000
000000100000001001000000000101001101000010000000000000
000000100000110001100010001001000000000011010100000000
000001001100110000000000000011101001000001000010000000
000001000000000011100011111111101010011000000000000010
000000100000000111100110001111001000011011110010000000

.logic_tile 13 8
000010100000100111000011110011011011000101000000000000
000001001001000101100111011111011100111010110000000000
000000000000000000000010000101101110000010000000000010
000000000000000000000100001111100000001011000000000000
000001001110000111000010100011111010100011110010000000
000010000001000000000000001011101100000011100000000000
000100000001011000000111100111011100011000000000000000
000100000110100001000011000111101000011011110000000000
000000001000001001000000001111100000000010110000000000
000000001110000011100010101011001011000000100000000000
000000000000000011000111000101101010000010000000000000
000000000000001111000010010011100000001011000000000000
000010000000001111100010001001111110001101100000000000
000000100000000111100110000011111111011000110000000000
000000000000000000000000010001001001010111100000000000
000000001001000011000011111001011100001011100000000010

.logic_tile 14 8
000101000000100000000000000111100000000000001000000000
000010000000000000000010000000101111000000000000000000
101000000110000000000000010011101000001100111100000000
100000000000000000000010100000000000110011000000000000
010001001011010101000000000011101000001100111100000000
010000100001000000000010100000100000110011000000000000
000000100001000000000000000000001000001100111100000000
000010100000000000000000000000001011110011000000000000
000100000000000000000000000000001000001100111100000000
000000000000000000000000000000001010110011000000000000
000000000000010000000110000111101000001100111100000000
000000000010001001000100000000000000110011000000000100
000011100001001000000011100111001000001100111100000000
000010000000001111000000000000000000110011000000100000
001000000000000011100000010001101000001100111100000000
000000000000000000100011100000100000110011000001000000

.logic_tile 15 8
000000000000100111100110100000000001000000100100000001
000000000000000000000010100000001000000000000011000000
101010100000000000000011101111001100100010110000000011
100000000000001111000000000011011001000011110000000000
000000001000001000000000000111111000000010100000000000
000000000000001111000000000000111001100000010000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000011010000001010000000000010000000
000110100001010000000000010111011101000000100000000000
000001001100100000000010000000111111101000010000000000
000001000000000011100111101000000000000000000101000000
000010000000000001000100000111000000000010000000000000
001100000011000011100000010000011010000100000100000000
000010000000100000100011010000010000000000000010000000
010000000111011000000010010000011101010000000000000000
100001000110101111000011010001001101010110000000000000

.logic_tile 16 8
000001000000001101100111100011101010010000000000000000
000000100000000001100000000000101101100001010000000000
101000000001000101000000000111001100010100000100000000
100000000000000000100000000000001000100000010000100101
000000000111011001100010100001100000000001110100000000
000000000000100011000100000111001011000000010001100000
000010000011000000000111100011101110001001000100000010
000001000000100000000110111011000000000101000000000001
000010100000001111110110110111101010001001000000000000
000001001100100101000110110101100000000101000000000000
000000000000001011000110000000011010000010100000000000
000000001111000101010000001001011100000110000000000000
000111100000000001000000000111111100001000000100100100
000010101001010000100000000111000000001101000000000100
010010101110001000000000010001001111010000000100000100
000000000000000001000010000000001011100001010001000000

.logic_tile 17 8
000110101010010101100110101001001110001000000000000000
000011100001001111000000000101000000001101000000000000
101010100000000000000000000001011000101000010000000100
100001001010000000000010010011011111110100010000000000
110000000000100001000000000111100000000000000100000010
010000001111010000000000000000000000000001000000000000
000010000000000111100000011011001111010111100000100000
000001000000000000000011101101011100111111100000000000
000000000000001111100000001000001001000100000000000000
000000001101000011100011110111011010010100100000000000
000000000001001001000010000111100000000000000100000000
000000100000101011100100000000100000000001000001000000
000000001000000000000111010000000000000010000000000010
000000100000000001000011100000001010000000000010000000
000110100000010001000111101101111100001101000000000000
000000000000100001000000001011000000000100000000000100

.logic_tile 18 8
000001000000000011100111010011101010000000000000000000
000000100000000000000010000000000000001000000000000000
101000000000010000000000001000000000000000000000000000
100001000000000000000000000111001100000000100001000000
110000000000001111000000010000000000000000100100000000
010000000000001111000010000000001100000000000000000000
000010100000001000000000000000000000000010000010000000
000000000110001111000000000000001011000000000000000100
000101100000000101110000000111001111111000100000000000
000010000000000111110011101111101100111001110001000011
000010000000001111100000001001011101111101000000000000
000011100000001001000010010101111111111111010000000000
000000000000111000000010010001011100000000000000000000
000010100001110001000011000000100000001000000000000000
000000001100001000000000001011101010110110110000000000
000000000000001101000011010101101000010111110000000010

.ramt_tile 19 8
000010000000000000000000000000000000000000
000001100001010000000000000000000000000000
000000100000000000000000000000000000000000
000001000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000010000000000000000000000000000
000001100100100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000010000000000000000000000000000
000000000000100000000000000000000000000000
000000001110000000000000000000000000000000
000000000000010000000000000000000000000000
000000100000000000000000000000000000000000
000001000100000000000000000000000000000000

.logic_tile 20 8
000000000000000000000110011111111100100000000000000000
000000000000000111000011101001001000111000000000000000
101000000001000011100110010111011001000110100000100000
100000000000001111100011000000001010000000010000000010
010000001000000000000011101111111101100000000000000000
010000000000000000000100001001101101111000000000000000
000000000000011000000111000000001110000100000100000000
000010100001100011000100000000010000000000000001000000
000000000000000001000000001111111001010100000000000000
000000000000010000100010011011111001100100000000000000
000000000000000001010000001001011101000010000000000000
000000000001010011000011010101001110000011100000000000
000000000000000001000010000001101000101111010000000000
000000100000000000100011001011011011101011110000000100
110000000000010000000000010101111000010100110000000000
100000000010101001000010110011111111000000110000000000

.logic_tile 21 8
000000001000001000000110001111001101111001110010000010
000000000100101011000100001101011001111000100000000000
101000000000001000000111101011011110111100110000000011
100000000000001111000011001011101110011100100000000001
000000001010000011100010010011001000010000000000000000
000000001110001001100010010101011000010010100000000000
000000000000010001100010101011100000000001100010000000
000000000000000000000010101101001110000001010000000001
000000000000100101100110101000001010000010000000100000
000010101111001111000010100101011111000000000000000000
000000000000001011100110000101011010000000000100000000
000010100010101111000000000000100000000001000000000000
000000000000000111100110001001101010111111010000000000
000000000000000111100100000001101110010111100000000000
111100000000000111100000001011000000000001000000000000
100000000010000000000000000011000000000000000000000000

.logic_tile 22 8
000000000000000111100000010011000000000010000000000000
000000000000000000100011110101000000000000000000000000
101010100110000001100000000000000001000010000000000000
100000000000000000100000000001001101000000000000000000
010000000000000101000111110011101011000000000000000000
110000000000000000000011110101111110000001000000000000
000000000010000111100000000000001001000000000000000000
000000000000000000100000000011011111000010000000000001
000000000000000001100000001000011100000000000000000000
000000000000000000000000000101000000000100000000000000
000000000000000111100111101000000000000000000100000000
000000000100000000000000000001000000000010000010000000
000000100000000000000000010111000000000000000100100000
000001000001000000000010110000100000000001000000000010
110000001000000111100111010111100000000000000100000000
100000000000000000000010010000100000000001000000000100

.logic_tile 23 8
000000000110000101100000000001001101010000000000000000
000000000000000000000000000011011111010010100000000000
101000000000000000000000010001100000000000000100000000
100000000000000000000011000000100000000001000001000000
110001000000000101100111000000000000000000000000000000
010010000000010111000000000000000000000000000000000000
000011000001000000000010000000000000000000000000000000
000011101011000000000100000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000100001010111100000000000000000000000000000
000000001110100011100000000000000000000000000100000000
000000001111010000000000000101000000000010000001000000
000000000000000000000000001011001110001000000000000010
000000000000000111000000001101101010001110000000000000
110000000000000000000010000101001011000000010000000100
100000000000100000000100001011101100000001110000000000

.logic_tile 24 8
000000000000000000000000000000000001000000001000000000
000000000000000000000010000000001101000000000000001000
101001000000100000000000000000000001000000001000000000
100000100010000000000000000000001011000000000000000000
010000000000000000000000010101101000001100111000000000
010000000000000000000010000000000000110011000000000000
000011100001001000000000000000001001001100110000000010
000010100000100001000010110000001111110011000000000000
000000000000000000000000001101000000000001000100000000
000000000000000000000000000111100000000000000000000000
001000000000000000000111110000000000000000000000000000
000000001010000000000010000000000000000000000000000000
000000000000000000000000001000000001000000000100000000
000000000110000000000000000111001111000000100000000000
110000000000000101000110011000011100001100110000000000
100000000000000000100010111011010000110011000000000000

.dsp3_tile 25 8
000000000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000001000000000000000000000000110000110000000000
000010000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000000000010000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000

.logic_tile 2 9
000000000001000000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
101000000001000000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010000000000000000000010000000000000000000000000000
000000100000000000000011100000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000010000000
010000100000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000

.logic_tile 3 9
000000100000000011100000000111100000000000001000000000
000001000000000111100000000000000000000000000000001000
101010000000000000000000000000000000000000001000000000
100001000000000000000000000000001000000000000000000000
010000000000000111000111110101001000001100111100000000
110000000000001001000110000000100000110011000010000000
000010000000000000000010000111001000001100110110000000
000001000000000000000000000000100000110011000000000000
000000000000000000000000000000011110001100110100000001
000000000000000000000000000001000000110011000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000110011101001110111110000000000000
000000000000000000100011110111011110111111100000000000
110000000000001011100000000101101010000100000000000000
100000000000000001100000000000100000001001000010000000

.logic_tile 4 9
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101010100000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
010000000000100000000111100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000000000000001000000000001
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 5 9
000000001000000000000000010101001111110110100000000000
000000000000000001000010111111011011101001000010000100
101000000000100111000000001001011011110110100000000000
100000000100010000000010011101011100100001010001000001
110001000000100000000010000000011110000100000110000000
010000101100001001000100000000000000000000000000000001
000101000000000111000111011011101010001010000000000000
000110000000000000100110000001010000001001000000000000
000000001100000000000111011000000001000000100000000000
000000000000000000000111001001001010000010000010000000
000010100000001001000111000001100000000000100010000000
000000000100000111000111100000101101000001000000000000
000000000000000000000110010000011100000010000000000000
000000000000000000000011111001011011010010100000000000
000000000101010000000000000101011101000010100000000000
000000000000000111000011110000111111100000010010000000

.ramb_tile 6 9
000001001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000001000010000000000000000000000000000000
000000000001010000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000001001100010000000000000000000000000000
000000100000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 9
000000001111001111000110111000001110000010000000000000
000000000110100001000110001011001101010010100000000000
101000000000001011100110000111001111101000010000000000
100000100000001111100100001111011000110100010000000010
000000000000100101100000010111011001000110100000000000
000001001100011111100011110000111111000000010000000000
000001100000000111000011100011001100001110000000000000
000010000000000001000000001101100000001000000000000000
000000000000001000000000011000011000010100000100000001
000000000000000101000011010001001001000110000000100000
000000000000000000000000010001011010100110100000000100
000000100000000000000010101001011000010110100010000000
000000000000001111100011101101101011000111000001000111
000000000100001111100110000111001010001111000000000010
110000000000000001000111110101101011101110000000000000
100000000000000000000011100001101111001111000000000100

.logic_tile 8 9
000001000001010000000010001101101110000010000000000000
000010000010000000000000001011000000000111000000000000
101000100000010111100000000001101010000110000000000000
100001001101110000100011110000111111000001010000000000
000000001110001111100010101011000000000001000110000000
000000000000001011100000000111001110000011100000000000
000000100100000000000110000001111110000111000000000000
000001000000000111000010001011110000000001000000000000
000000000000000111100011000011011001010100000100000001
000000001010000000000000000000001011001001000000000100
000001000000000000000000000101001110000000100110000000
000000000000000001000011100000011100001001010000100000
000000000010000001100110001101100001000011100000000000
000000000000000001000010001011101100000010000000000000
110010000000010011100010000000011000000110100000000000
100000000000110000100000001001011010000100000000000000

.logic_tile 9 9
000000000010001000000000000001101101010101010010000000
000000000010001101000000001101101111100101100000000000
101000000001010000000111010000001110010110000001000000
100000000000100000000011100101001101000010000000000000
110000001110000000000011000000000001000000000000100000
010000000000101011000100000011001001000000100000000000
000000000000001000000000000001000000000000000100000000
000000000000001111000010010000000000000001000010000000
000000000001000001000110100000011011000110000000000000
000000000000100001100111110111001110000010100001000000
000000100000000001000000001000011100000100000000000000
000001000000001001100000001101000000000010000000000000
000000000110101001000000000000011100010000000000000000
000010100000011101100000000000001100000000000000000000
000000000000100101100010000101001110000110000010000000
000000000111010000100100000111100000000101000000000000

.logic_tile 10 9
000000000001010000000000000111001000001100111000000000
000001000000100000000000000000100000110011000000010000
000000000000001000000000000111001000001100111000000000
000000000000000111000011100000100000110011000000000000
000000100110100000000000000000001001001100111000000000
000000100110010000000000000000001001110011000000000010
000000100111010000000000010000001000001100111000000001
000000000000100000000011110000001110110011000000000000
000000001110010000000000000101101000001100111000000000
000000100001010000000000000000100000110011000000000000
000000000000000111000000000000001001001100111000000000
000000001100000000000000000000001100110011000000000000
000000000000001011000111010000001001001100111000000000
000000000110001111000011100000001000110011000000000000
000010100000010000000000000111001000001100111000000000
000000001100000000000000000000000000110011000000000000

.logic_tile 11 9
000000000110000000000000010101101110001001000100000000
000000000000000000000010000111100000000101000011000000
101001000000101000000110000000011000000100000100000100
100010000001010001000000001111001110010100100010000000
110001000000000001100000000111000001000001110110100000
010000100000000000000000000011001011000000100000000000
000001001000000111000010111000011110000100000110000000
000010100000000000000010000111001110010100100001100000
000001000000000101000010100111001100010000100100000000
000000101000001101100110010000001001101000000010100000
000000100000100000000000000000001010010100000110000000
000000000000010000000000000111001101010000100000100000
000010000100000011100000001111011000001101000100000000
000001000000001001000010111111010000000100000000000010
000100000000000001100010101000011010000100000100000001
000000000000001101000110111111001110010100100000100000

.logic_tile 12 9
000011001101010011100010100111100000000010100000000000
000001000000000111000111100001101010000001100000000010
101100000100000101000011110101001100101111010010000001
100000000101011101000111111011111000011110100001000110
110000000000010101000011011000000001000000000100000000
110010001101000000000011011001001000000000100000000000
000000000000001000000010001011101111100110100000000000
000000000000001101000100000101001100010110100010000100
000000000000001111000010010011011000000110000000000000
000000000000000011000110110000001001101000000000000000
000001000100001001000111001111101101010101010010000000
000000000001000001000100001001101101100101100000000000
000001000111010001000111000011001011000110000000000000
000000100000000000000100000000011011101000000000000000
110001000000000000000111010001100000000000000100000000
100010100001000000000011100000101001000000010000000000

.logic_tile 13 9
000000000110000011100010001111011010010101010000000000
000010100001010000100010010011101110011010010000000000
101110100000000011100111010101111110000010000000000000
100001000000001001100110100000001001100001010000000000
010000000001011001100011100011011001100110100000000100
110000000000000111000100000101001011101001010010000001
000001000000000101000111000000001000000100000100000010
000000101011001001000110010000010000000000000000000000
000100001100011101100011101101001100000101000000000000
000000000000010111000111110001011110111010110000000000
000000000000001000000000010011001111011001100000000000
000000000010001111000010100001001011100101100000000000
000000101101000001000000001001111001110110100001000010
000001100000010111100011011001101101100001010000000000
000000000000000111100000000111001101001101100000000000
000000001000000000100000000111011011100100110000000000

.logic_tile 14 9
000000000000000000000000000000001001001100111101000000
000000000000000000000000000000001011110011000000010000
101000000100011111000000000000001000001100111100000000
100000100000000101000000000000001110110011000000000000
110000100100100000000000000001101000001100111100000000
110001000001000000000000000000000000110011000000000000
000000000000000000000111100000001001001100111101000000
000000000000000000000100000000001100110011000000000000
000000000000000111100110000000001000001100111100100000
000000100010100111000100000000001100110011000000000000
000000000000000111000000000000001000001100111100000010
000000000010000000100000000000001100110011000000000000
000000000001011000000010000011001000001100111100000000
000000001111111001000000000000100000110011000000000000
000000000000000000000000000001101000001100111100000010
000000000000000000000000000000000000110011000000000000

.logic_tile 15 9
000000000101000000000000001000000000000000000100000000
000000001011110000000000000111000000000010000010000000
101000000000000000000000010011001101000110100000000000
100000000000000000000011010000011101000000010000000000
000000000000000011100000000000001110000010000110000000
000000000000000000100000000000010000000000001000000000
000000001011000000000000000000011100000100000100000000
000000000001001101000000000000000000000000000010000000
000010000001010000010000010000011010000100000101000000
000000001110001111000011010000000000000000000000000000
000000000000000000000111101001101110000111000000000000
000000001010000011000100001011110000000010000000000000
000010000000000000000010010000000000000000100101000000
000000001100100000000010100000001010000000000000000000
010000000000000001000000000000000000000000000110000010
100000100001010000100000001111000000000010000000000000

.logic_tile 16 9
000100001000000111000000000011011000000100000100000000
000000000100000011100010100000000000000000000001000000
101000100000000111000111100101001100000000000100000000
100001000000000000000000000000110000001000000000000100
000000000000000000000010001011011011101001110000000000
000000000000100000000111101111101011100110110000000000
000000000001001101000110100111101000001101000000000000
000000000100101011000000000001010000001000000000000000
000100000000000011100111110000011101000100000110000000
000000000001010000000011101111001010000110100001000000
000000100100000111000000000000001110010000000000000000
000000001101010000100000000111001111010010100000000000
000000001110001111000011110111101010001101000000000000
000000000101011011000110110111110000001000000000000000
110000100001010111100011011001000001000001100100000101
100001000001010000100011111001001100000001010000000000

.logic_tile 17 9
000000000000001111000000010101101110000000000000000000
000010100001000001000011110000000000001000000000000000
101010100001001101100000001011100000000001000000000000
100000001100101111100000000101100000000000000000000000
000001000110000111100110000111001111000001010000000000
000000000000000000100000000101101000000010010000000000
000001000000011000000000001011100000001100110000000000
000110100000001001000000000001000000110011000000000000
000001000000100000000000011000000000000000000100000100
000000100000010000000010001111001011000000100000000000
000000000000001000000011001000001000000000000101000000
000000000100000001000010001011010000000100000000000000
000000100110001000000011100000000000000000000100000000
000001100010000011000011101001001111000000100000000001
110000000001010000000111101001001100001011100000000000
100000000110000001000100000111011000000110000010000000

.logic_tile 18 9
000011100000000111100000000000000001000000001000000000
000011101010000000100000000000001000000000000000001000
101000000001010000000111000111000000000000001000000000
100000001111101111000110100000000000000000000000000000
110000001000000111100111000111001000001100111000000010
110000000110000000000100000000100000110011000000000000
000101000000000000000111010000001001001100111000000000
000100101110000000000111110000001111110011000000000000
000000000000000111100110000000001001001100110001000000
000000000000000000100011010000001101110011000000000000
000010000000000111100000001001111010101101010010000000
000000000100000000000011010011111100101110100000000001
000000000000000001000111010001001100010000100100000010
000000000000000000000110110000011101101000000000000000
110000000111010000000000011101001011110100010000000000
100001000000100000000010001001011011111110100001000010

.ramb_tile 19 9
000000000000000000000111000001001110000000
000000010101010000000111100000100000010000
101100000000000000000011110111111110001000
100000000000000000000011100000100000000000
010000000110000111100111100001101110000001
010000000000000000000100000000100000000000
000010100110000111000000001101011110000010
000011001111000000000010000011100000000000
000000100001000000000000000111001110000010
000000000000000000000000000111100000000000
000000000000010101000010101001111110010000
000000001100110000100110111011100000000000
000000000000010101000000001101101110000000
000000000000000001100011101011100000100000
010001000000000001000011101101011110000000
110010000000001101000100000111000000000001

.logic_tile 20 9
000100000001010000000111011000000000000000000100000000
000000000000100000000011100011000000000010000001000100
101001000000000001000000010101100000000000000101000010
100010000000100000100010010000000000000001000001000100
110001000001011011100111110001000000000000000100000000
110010100100100011100010000000100000000001000001000000
000000001110100011100111001001111111010001110010000000
000000000001010000100000000001101110110110110000000001
000000000000001000000000000101001011011111110000000000
000001000000001101000000001101011111010110110001000000
000000001000010000000000000101011010010111100000000000
000000000110101001000000001111011110111111010000000000
000000001000000000000111101101011110111110100000000010
000000000000001111000110001111011100110110110000000000
110010000000001001100010010000001000010000000000000000
100010100000001111000010100000011110000000000001000000

.logic_tile 21 9
000010100000001000000110001000000001000000000000000000
000000000000000001000110100111001001000000100000000000
101000000000000000000111010001011101111100110000100000
100101000000100000000111101111011010101000110001000000
010000000001010101000111000000011100010000000000000000
110000001110000000000100000000011010000000000000000000
000010000001000001100000001011100000000010100000000001
000000000000100011000000000011001100000001000000000000
000000000000010011100011001001011110111101010000000000
000000000100100000000000001011101001111000100000000100
000010100010000101100111000111101110000000000000000000
000000000000000001000010000000000000001000000000000000
000010100000000001000000010011000000000000000100000001
000001000000000000000010100000100000000001000000000000
000000000000000111000000000101111101111100110000000000
000000001000001111000000001111011001101000110000000011

.logic_tile 22 9
000000000000001000000010100101111111110100010000000000
000000000000000001000000001011111011111101010011000000
101000000000100111100000011000000000000000000100000000
100000000001010101000011010001000000000010000000000000
000000000000000011000011000001001010000010000010100000
000000000000000101000110100000110000000000000011000001
000001000000000000000110010101011000111001010010000000
000010001100000111000011010101111001110101010000000001
000000000000000101000000011000001100000110000000000000
000000000000000000000010000111001010000010100000000000
000001101100000011000000001001001111001010000000000000
000000000000000000000000000111011010001001000000000000
000000000001000000000010011101101111100001010000000100
000000000000101001000110001111111000110111110001000000
110000100000001111100111111000000000000000000000000000
100011000000000001000011000011001110000000100000000000

.logic_tile 23 9
000000000000000000000110001101111000010110000000000000
000000000000000101000010010101111110111111100000000000
101001000001011000000011100000011010000100000100000000
100000101010000001000111000000010000000000000000000000
000000000000000000000000001011011101101001010000000010
000000000000000000000000000001001001111001010000000100
000011100001000001100011101011011001100000000000000000
000110100010110000000111000111011001111000000000000000
000000000100101011100110000000011110000010000000000000
000000000001010101100100000000001100000000000000000000
000001000100010001100010000101101111010100100110000001
000000000001000000010000001001101100100100010001000011
000000000000000001100000001101111100100000000000000100
000000000000000000000000001101101100000000000001000000
110000000000011000000000001001001000111101010000000000
100000000000000101000000001011011101111000100000000101

.logic_tile 24 9
000000000000000000000000001101111011000000000000000000
000000000000000000000000001001101110000000010000000000
101000001100000000000000010000000000000000000000000000
100100000000000000000010000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
010000000000000101000000000000000000000000000000000000
000000000100000101100000000000000000000000000000000000
000000001010000101000010100000000000000000000000000000
000000000001100000000000001101111011000010000000000000
000000000100100000000011110111101001000000000000000000
000001000000000000000000001101101110111111000010000000
000010100000000000000000001101011010111110000000000000
000000000000000000000010001000000001000000000100000000
000000000000000000000100000101001001000010000000000000
110000100000110101100000000111000000000010000000000000
100000000000010000100000000000101010000001010000000011

.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000001000000000000000000000000110000110000001000
000010100000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000010000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000

.dsp0_tile 0 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000001000000000000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000100000000000000000000000000011010000100000100000000
000100000000000000000011110000000000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000001000000100000100000100
100000000100000000000000000000010000000000000001000000

.logic_tile 3 10
000000000000100000000011100111011100111011110000000000
000000001000010111000000001101111111101011010000000000
101000000000001000000000010011011100001101000100100000
100000000000001111000011111111010000001000000000000000
110001000000011000000011101101001110001110000100000000
000000000110000001000100001001010000000110000000100000
000000000000000011100000000101111100110010110000000000
000000000000000000100000000111001111110111110000000010
000000000100100000000000000111001001010100000100000000
000000000000001001000000000000111110100000010000100000
000000000000001000000010000001100001000001110100000000
000000000000001011010010011111001110000000010000100000
000000000000001111100111000111011100010100000110000000
000001000000000011000010010000111000100000010000000000
000000000000001001000000000111001110110111110000000000
000000000000001011100000001001101111110001110000100000

.logic_tile 4 10
000000000000010000000111100000000000000000100100000000
000000000110000000000110010000001011000000000000000000
101000001000000000000110000000000000000000000000000000
100000000001010000000000000000000000000000000000000000
110000000000001111000010100000000001000000100110000000
000000000100011111000111000000001110000000000000000000
000010100000000000000000001111000001000011010100100000
000001000000000000000010011011001100000011000000000000
000000000000000000000000000111001010000100000000000000
000000000000000000000000000000011010101000010000100010
000000100000000001100011110011101000101111110000000000
000000000000000000000011011111111010011110100000000000
000000000000101001000000000001101000000100000001000010
000001001010000001000011100000111010101000010010000010
000000000000000011000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000

.logic_tile 5 10
000000000000000111000011100011000000000000000100100000
000000000000100000000100000000000000000001000000000010
101010100100000000000011101101111110001101000000000000
100001000000000000000000000011010000000100000001100000
110000001111000111000111100011100000000000000100100000
000000000000000000000000000000100000000001000000000000
000000000000000111100000000111011101111000100100000100
000000000000001001000011000001001010111100000000000000
000000000010010011100000000101100001000010000000000000
000000000000000000000000001101101110000010100000000000
000000000000000001100111000000000000000000000100000000
000000000110001001000000000111000000000010000000000000
000000000000001011100011100111101000111000000100000000
000000000000001011100100000111011010111101000000000001
000100000000001111100011000111001111111000100100000000
000000100100000111000000000001011001111100000000000010

.ramt_tile 6 10
000000100001010000000000000000000000000000
000000000000100000000000000000000000000000
000001001011000000000000000000000000000000
000010101010100000000000000000000000000000
000010000000000000000000000000000000000000
000000100100000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000110000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001000000000000000000000000000000000
000000100000000000010000000000000000000000
000001000000100000000000000000000000000000
000000100001000000000000000000000000000000

.logic_tile 7 10
000100100000010111100000010111100000000000000100000000
000000001100100000000011010000000000000001000010000000
101000000000000011100000000011100000000000000100000000
100000000000000000100000000000000000000001000001000000
000000000000000111000000010101100000000000100000000000
000000000010000000000011100000101110000001000010000000
000000000000101000000011110101100001000011010000000000
000000000001001111000011010111101000000010000000000000
000000000000011000000110000001001100100011110000000001
000010101010100111000010001001011100000011010000000000
000001000000001000000000000000000000000010000001000000
000010000000000001000000000000001011000000000000000000
000010000110001001000000000101100000000000000000000101
000001000100100101000000000101001101000001000001000000
010000000001010000000000010000000001000000100100000000
100000000000100101000011010000001111000000000000000010

.logic_tile 8 10
000001001010100001100011110011001100000110100000000000
000000100001000011000011010000011011000000010000000000
101001001011010000000000001101000000000011100000000000
100010000000000101000000000111101011000001000000000000
110000000000000000000011110000000001000000100100000000
110000000000000000000111100000001000000000000010000000
000010000000000000000111100011100000000000000100000001
000001000010000000000000000000100000000001000000000000
000000000000001001000010010111001000000000000010000001
000000000100001011000111010000111001001000000010000000
000001000000000001100111110011001100001011000000000000
000000000000000000000011000001010000000010000000000000
000000100001000000000010001000000000000000000100000000
000001000000000000000010000111000000000010000010000000
110110000000010001000000001001011011101111000001000000
100101000000100001000000001011011100001011000001100000

.logic_tile 9 10
000000000000000000000010101101001110001101000101000000
000010101100000000000100000111100000000100000001000001
101001000000000101000000000111011000000000000000100000
100010000001001101100000000000000000001000000000000000
010000000100001000000111100000011100000100000000000000
110000000000010011000010001111010000000010000000000000
000001000000000000000000000000001110010000000000100000
000000100000001001000000000000001001000000000000000000
000000000010000000000000001111101010001001000100000000
000000001100000000000000000001010000001010000010000100
000101000000100011100111101011100000000010000000000000
000110000001000000100011100101101010000011100000000001
000000001000010001000010000011100000000000000000000000
000000000000001001100000001111000000000011000000000000
000001000000000101100000001111000000000001000000000000
000010100000000101000000000001000000000000000001000000

.logic_tile 10 10
000001000000011001000000010000001001001100111000000000
000000100100000111100010100000001001110011000000010000
000000000000000000000000010000001000001100111000000000
000000000001000000000010100000001011110011000000000000
000001101101010000000111010001001000001100111000000000
000011100000101001000011110000000000110011000000000000
000000000000100000000000000001001000001100111000000000
000000000001000000000000000000000000110011000000000000
000011100000000000000000000101001000001100111000000000
000011000001000000000000000000000000110011000000000000
000100001000000000010000000101001000001100111000000000
000100000000000000000000000000100000110011000000000000
000000001000010111100000000000001000001100111000000000
000010000000000000100000000000001110110011000000000000
000000000000000000000000000001001000001100111000000000
000000001010000000000000000000100000110011000000000000

.logic_tile 11 10
000010100000000000000000000101100000000000000110000000
000000101101010000000000000000000000000001000000000000
101000000000100011100111010001100000000010000000000000
100000000001000111000110000000000000000000000000000000
110000000000100000000000000000011000000100000100000000
000000000111010000000000000000010000000000000000000001
000000000000001011100000011111111010001010000010000000
000010100001011111100011011101000000001001000000000000
000000000000010111000010000111000000000000000100000001
000000000000100000000110000000100000000001000000000000
000100000110000000000000000000001101010110000000000000
000000000000000000010010001011011000000010000000000000
000000000000100000000000001011000000000010100000000000
000000000000000000000011101011001101000001100000000000
000000000000101001100000000101111001000110000010000000
000010100000011011000000000000011110101000000000000000

.logic_tile 12 10
000001000000010000000010000000000001000000001000000000
000000100001000000000110100000001101000000000000001000
000000000000000000000000010111100001000000001000000000
000000001100000000000011110000001011000000000000000000
000001101010000101100000000101001001001100111000000000
000011001100000000000010010000101001110011000001000000
000000000001010011000010110101101001001100111000000000
000010000001000000000011110000101011110011000000000000
000100000000010000000000000101101000001100111000000000
000000001110100000000000000000101001110011000000000000
000001000000010000000000000001101000001100111000000001
000010100000100000000011110000101001110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000101010110011000000100000
000000001000010101100000000101101001001100111000100000
000010100001000000100000000000001011110011000000000000

.logic_tile 13 10
000000101011000001000000000001001010000100000010000000
000001000001111011100000000101000000001101000000000000
101000000000101111000000001111011111010000010000000000
100000000000011011000000000011011010011111010000000000
010000001000001011000111011111111100000010000000000000
110000000010011101100011110011011101000000000000000000
000000000000010111100000001001001110011100010000000000
000010100000001001000000000101001011000101110000000000
000000000000001000000010011011011110001000000100000100
000010100111010011000110010001110000001101000000000000
000000100000000111010110001011001110000101110000000000
000000000000100011100100000101001111011100010000000000
000001000001010001000011101001100000000001110100000000
000000001010001001000111100001001111000000010000000001
000001000000001000000111000111011011000101000000000000
000000000000011101000110010111001010110101110000000000

.logic_tile 14 10
000000000110000101100110100000001000001100111100000000
000000000000000000000000000000001100110011000000010000
101000000001100101100110100000001001001100111100000000
100000000100110000000000000000001100110011000010000000
110001000000000000000000000000001001001100111100000000
110100100000000000000000000000001111110011000001000000
000000000001000000000000000000001001001100111100000000
000001001000000000000000000000001000110011000000000000
000001001010101000000000000001001000001100111100000001
000000000110011001000011100000000000110011000000000000
000100000011010001110000000000001000001100111100000010
000100001010100000100000000000001001110011000000000000
000000001100000000000111100000001000001100111100100000
000001000000000000000100000000001101110011000000000000
000000000000000000000110000000001001001100111100000000
000000001000000000000100000000001001110011000000000100

.logic_tile 15 10
000010100001110101000110100001001101000010000000000000
000000000100010000000000000000011000100001010000000000
101010000000000101000000001111001110110110100000000000
100001000000000111000011111011011010100001010001000000
010001001100111111100010010101111010000011000000000010
110010000000010101100011110101010000000001000000000000
000101000110000001100000010111001110101111000000000000
000110100000001101000010111001101011000111000000000001
000010001010000111000111000111011110110110100010000000
000000000000000000100000001111111110010110000000000000
000001001010100111000110000101100000000010000100000010
000000100001000000110000000000000000000000000010000000
000010100001001111100111101011101111110000110000000000
000000000100100111000011111001001110111010110001000000
110001000000000011000000000000011001010010100000000000
100010000000000000100010110011001000010000000000000000

.logic_tile 16 10
000000000000010000000011100000001000000000000100000000
000000000000100000000000001011010000000100000000000010
101000000100000000000000000000000000000000000100000000
100000001010001101000000000111001001000000100010000000
000010101100000000000010100001011010000000000100000001
000001100000000000000110110000110000001000000000000000
000000000000000000000010100000000000000000000100000000
000000000000000000000110111001001011000000100000000000
000010100000000000000000000000001000000000000100000000
000000001010000000000011001101010000000100000000000000
000010000111010000000000000101100000000001000100000000
000001000011110000000000001001100000000000000000000000
000000000001010000000000011001000000000001000100000000
000000000000000011000011010001100000000000000000000000
110100100100000000000000000000000000000000000100000000
100000000001000000000000001111001001000000100000000100

.logic_tile 17 10
000000000110000101000000010001111011010100100001000000
000010100001011001000011110000101011000000010000000000
101000100000010011100110011111111011001001000000000000
100001000110000000100111001101101010001010000000000100
000001000000001111010111010111001011111111100000000000
000010001110000011100011101101101100111110000000000010
000000000001011111100110001011001111000011100001000000
000000001010100111100011110001001001000010000000000000
000101000000101001000011010111101010001101000000000000
000000000000011111100011011001110000001000000001000000
000000000110001000000000000011001010000111010000100000
000000000110000011000000000011101000000010100000000000
000001000000001111100000001000001100010000000101000001
000000000000000111100011001001011000010010100001100000
010000000000100000000111011000011010010110000000000000
000000000101000000000011101111001110000010000000000000

.logic_tile 18 10
000000100001000000000111001101111000000010000000000100
000001000011011001000100001001001110000000000010000000
101100000001000111100011101111111100001001000000000000
100000000000000000100110101001100000001010000000000000
010000100000000000000011100000001000000100000100000000
110001000000000000000000000000010000000000000001000000
000000101000000000000111000000011010000100000100100000
000000001110000001000011110000010000000000000000000100
000100000001000000000000001000011110010100000000000000
000000001110100111000000000011011000010000100000000000
000000100000001011100010001011100000000000010000000000
000000001010101101100100000011001110000010110000000000
000000100000000101100010001000011010010100000000000000
000000000000000001100100000011011111010000100000000000
110000000000010000000010001011101100001101000000000000
100000000101010000000111011011000000000100000000000000

.ramt_tile 19 10
000000000000001000000000000101001110000010
000010100000001111000000000000100000000000
101001000000000000000000000111101100100000
100000000000000000000011110000100000000000
010000100000101111000111000011101110000001
110001001110010111000011110000000000000000
000010100001001111000010001111101100000000
000001000000100111100100000101000000000000
000000000001011111100000001011001110000010
000000001100101111000000001001000000000000
000010000001100111000000000001001100000000
000010100001110000100000000101000000000000
000000000001011000000000011111001110000000
000000000001111111000011001101100000001000
010010100000000001100110001101001100000001
110000000001010000100110001111000000000000

.logic_tile 20 10
000000000000100000000110100111100000000000000100000000
000000000001000000000011000000100000000001000000000000
101001001101001101100110000111001100000000000000000000
100000000000000111000111110000100000000001000000100000
010010000000010001100110001111011111000000010000000000
110001000000000000000000000101101111000010110000100000
000000000000100001100000001111101011101101010000000000
000000000001000000000010001011001011010110100000000000
000001000001011000000011101001101110000101000000000000
000010000000000001000000001011110000000110000010000000
000001000110100000000110010001000000000001110000000000
000010000001000000000010001011101001000000010000000000
000000001100000000000010001011011000000010000000000000
000000000000000000000010000001100000001011000000000000
010011100000110111100111000000011001000110100000000010
100000001010011111000110010000011111000000000001000000

.logic_tile 21 10
000000000000010101000000001101011100001001000000000000
000011000000100000000010101101101110001010000000000000
101000000000000111100010100111101011111111000000000010
100000001110001001000111101111001000010110000011000000
110010100000000001100000000001111000000100000010000010
000000000000000000100010010000101010000000000000000000
000000001010101000000111101001100001000000010101000000
000101001011001011000111101011101110000010110000000000
000000000001011111100000001111001100010110000000000000
000000000000000101100000001111001001101010000010000000
000010100000000111000111101011111101111000100100000000
000100000000000001000011011101101111111100000010000000
000000000000001101000000000001000000000000000000000000
000000000000000001000011000000001110000000010000000000
000100100000011111100010000011011001000100000000000000
000001001010101011000010000000001010001001010010000000

.logic_tile 22 10
000000000000100000000111000001101110000101000000000000
000000001011000101000100000001000000001001000000000000
101000001110010101000000000000000001000000100110000000
100000000000000000100000000000001110000000000000000000
110010000000001000000000000000011100000100000100000000
110010000000000111000010100000010000000000000001000100
000001001110101000000000000000000000000000100111000000
000010100000010001000000000000001101000000000000000000
001000000000000001100010010101001011111001110000000000
000000000000010000100110101011011101010001110000000010
000001001111000000000110010000000000000000100100000000
000010100001100000010111110000001001000000000000000100
000000100000000000000010000101100000000000000100000000
000001000000000011000100000000000000000001000000000010
000001000101011000000000000000000000000000000100000100
000010100000101001000000000011000000000010000000000000

.logic_tile 23 10
000000000010000000000110000000000000000000000110000000
000000000000000000000000000101000000000010000000000000
101000000000100001100000010000001100000100000100000000
100000001011010000000011100000000000000000000000000000
110000000000000111000000001000000001000000000000000000
110000000000000000100000001111001110000000100000000000
000001000001000000000000001000011101000000100000000000
000000100000000000000000000001001101010100100000000000
000000000000001001100000000011011100000100000000000000
000000000000001001100000000000000000001001000001000000
000001000000100001000111110000011100000100000100000000
000000101011011001000010010000010000000000000000000001
000000000000000111000011000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000001000000000011100010010011111001000010100000100000
000000000000000000000011001001111111000001100000000000

.logic_tile 24 10
000001000001000000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
101000000001010000000000000000000000000000000000000000
100010100000000000000000000000000000000000000000000000
010000000000000000000111000000011100000100000100000000
110000000000000000000100000000010000000000000010000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000111100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000010100000110000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
101000000000000000000111100000000000000000000000000000
100000000100000000000000000000000000000000000000000000
110000000001000000000110000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000110100000000000000011000101100001000000000100000000
000101000000000000000000000000101100000000010000100100
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000001100000000001001010001100110000000000
000000000000000000000000000000110000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110100000000000000000000001000011010000000000101000000
100000001110000000000000001001010000000100000000000000

.logic_tile 3 11
000011100100000000000110100000001100000000100100000100
000000001110001011000010110101011110010100100000000000
101000000000000000000000000000000000000000100100000000
100000000000000000000000000000001100000000000000000000
110000000000000111000000001111000000000011010010000010
000010000000101101100000001101101000000011110000100010
000000000000000000000010000000000000000000100100000000
000000000000000000000000000000001010000000000000000000
000000100000000101000111100000000000000000100110000000
000001000110000000000000000000001001000000000000000000
000010100110001000000000000001011010111111110000000000
000000000000001011000000001111011001011110100000100000
000100000000000001000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000011100000000000000000000000
000000000000000000000000000000001100000000010000000000

.logic_tile 4 11
000000000001010011000110101111101100001000000100100000
000000000000010000000000001001010000001101000011100001
101000000000001000000011110111011001010000000010000000
100000001110000011000011110000001100100001010000000010
110000000000000101100000000001100001000010110110000000
100000000000000000000000001111101011000000010010100000
000000000000001000000010101011000000000001110000000000
000000000000001001000100001011101000000000100000000000
000000000000000000000010111000001110010100000000000000
000000000000000000000111100001001010010000100000100010
000000000000000111100011000000011111000010000100000001
000000000000000000000000001011011001010010100001000010
000000000000100111000011101111101000001000000000000000
000000001001010001100000000001110000001101000000100010
000000000001011000000110101001111010001000000110000000
000000000000100101000010010101110000001110000000000100

.logic_tile 5 11
000000000001110011000011101000000000000000000100000000
000000000000101001100100000011000000000010000000000010
101000000000000000000000000000001110000100000000000000
100000000001010000000000001001011010000110100000000100
110100000000001111000000000011001111010100100000000000
010100000010001011100000000000111111001000000010000000
000100000000000000000000000000000000000000000100000000
000000001100000000000010000111000000000010000000000010
000000000000000000000010010000011110010000000000000000
000000000000000111000011100001011111010110000000000000
000010100000000000000010000000001011010100100000000000
000001000001000001000011110101001101000100000000000100
000000000000001000000010000101100000000000000000000000
000000001010000111000111110011100000000011000000000001
110000000000000000000010000111111100010000100000000000
100000000001000000000011110000111000000001010000000000

.ramb_tile 6 11
000000000000100000000000000000000000000000
000001000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000001110000000000000000000000000000000
000000100000000000000000000000000000000000
000001000110100000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000001000001100000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000001101000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 11
000010000000000000000010100000000001000000100110000010
000001000000001111000111000000001010000000000000000000
101100000000000011100000010001011001010000000000000100
100100000001010101100011110000111101100001010000000000
010010000000000111000111000001100000000000100010000000
110000100000001011100110010000001010000001000000000000
000000001110100011100000000011101101011111110000000000
000000000001010000000000001001111100111111110000000010
000000001110000000000111011000001100010000100010000000
000000001100000000000010101111011000000010100000000000
000001000001010111110011111001111110000101000000000000
000000000001100000100111011111010000000110000001000000
000000000000000000000000000101001011000000100000000000
000000001000000000000000000000011111001001010000000100
110000000110000000000010000000000001000010000000000000
100001000001000001000110010000001110000000000010000000

.logic_tile 8 11
000000000000000001000110110011011101010110000001000000
000000000000000000100111010000001011100000000000000000
101000000001010111000110000000000001000000100000000000
100000000000001001100011110111001010000010000010000000
010001000000000000000010001001011110000000000110000000
010010001100000000000100001001110000000001000000000000
000000000000001000000111110001111101010110000000000000
000000000001010111000110110000011110000001000000000000
000000000000000111000110011001111010110110100000000000
000000000000000000000011100111111111010110000010000000
000000000000000001100011110011011100010110000000000000
000000000111010000000011010000111000000001000000000000
000000001010000000000010001011111000000010000000000000
000000000001001001000100001111100000000011000000000000
000000000110000001000010010101011010001010000000000000
000000001110000001100011001011110000000110000000000000

.logic_tile 9 11
000000000100000001100110000001011000001001000100100000
000000000001000000000000000101000000000101000010000000
101000000000000111000000000000001111010000000100100000
100000000000000101100000001111001000010110000000000000
110000100000000111100111100001001011010101010000000000
010000000000000001000000001101001110100101100010000000
000100000000000001100000000011111011000100000100000000
000110100000000000000000000000101000101000010000000010
000000000000001011100110100011011000001001000100000000
000000000000000001100010010011100000001010000010000000
000111001111100101100000011001100001000001010100000000
000111000001110000000010100011001000000001100000000000
000000000000010101100000011101001101010000010010000000
000000000000000000000011000101001110011111010000000000
000000000000100101000110101111100000000001110100000100
000000000001000000000000000001101001000000010000000010

.logic_tile 10 11
000000100000000000000000000000001000001100111000000000
000001000000000000000010110000001001110011000000010010
000000001000000000000010110000001001001100111000000000
000000100000000000000111010000001001110011000000000000
000010100000100000000000000011001000001100111010000000
000001000000010000000010010000100000110011000000000000
000000001110000000000000000011101000001100111000000000
000000001010000000000000000000000000110011000000000000
000011001100100101000010100101001000001100111000000000
000010000001010000100111110000100000110011000000000000
000001000110000000000000000001101000001100111000000000
000000100110000001000000000000100000110011000000000000
000011001110100000000000000000001000001100111000000000
000000000000010000000000000000001101110011000000000000
000000001010100000000000000000001000001100111000000000
000000000001010000000000000000001100110011000000000000

.logic_tile 11 11
000010100011100000000000000000000001000000001000000000
000000000001110000000000000000001101000000000000001000
000110101110100000000000000011100001000000001000000000
000100100000010000000000000000001100000000000000000000
000010001000000111000000000011101001001100111000000001
000001000000000000100000000000101110110011000000000000
000000000000000000000010000101101001001100111000000000
000000000000000000000100000000101111110011000000000000
000010000000000111000010100111001000001100111000000100
000000000100001011100100000000001110110011000000000000
000000000000001011000011000101001000001100111000100000
000000100001000111000010010000001100110011000000000000
000010000000001001000000000111001000001100111000000000
000111000000000011100011110000101100110011000001000000
000000001110100101000111100111101000001100111000100000
000000000100000000000110100000101101110011000000000000

.logic_tile 12 11
000000100000000000000000010011101000001100111000000000
000001000000000000000010110000001100110011000000010000
000001001110000000000000000111001001001100111000000000
000010000000000000000000000000101100110011000000000000
000000001011000101000000000011101001001100111000000000
000000000000100000100000000000001101110011000000100000
000000000110000000000011100001001001001100111000000000
000001000001000000000000000000101100110011000001000000
000000000001100000000000010011101000001100111000000001
000000000001110101000011000000001010110011000000000000
000000001000000111000000000111101001001100111000000000
000010000000000000100011110000001100110011000000000000
000010000000010000000010100011101000001100111000100000
000000000000100000000000000000001101110011000000000000
000000000000000101000000000101101001001100111000000000
000000000000000000000000000000101100110011000000000001

.logic_tile 13 11
000000000001010001000010101101011010010101010000000000
000010100110100000100110100111001110100101100000000000
101000000000000101000110010011101110011000000000000000
100000000000001111100010111101001000011011110000000000
010100000011011000000011111000011000000000000010000000
110100001010000111000011001101011001010000000000000000
000000000000100101100010100000000000000000100100000010
000000000001000001100110000000001101000000000000000000
000000000000010000000011101011111100010000010000000000
000000001011010000000100000011011110101111100000000000
000000001000001111000111100001101111011001100000000000
000000100000001111000000001111001011011010010000000000
000000000001010001000000011000000000000000000100000000
000000000000000000000011111001000000000010000010000000
000000001100000011000000001000011010000010000000000000
000000000001010000100000000001001001000000000000000000

.logic_tile 14 11
000000000001001101100000000000001000001100111100000000
000000000000000101000000000000001011110011000000010000
101001001011000111100000000000001001001100111100000000
100000100001100000000000000000001000110011000001000000
110110001011000000000010100000001000001100111100000000
110000000100000000000100000000001000110011000000100000
000000001010001101100000000000001000001100111100000000
000000000000000101000010110000001000110011000000000010
000010100000000111100000000101101000001100111100000000
000010100110000000100000000000000000110011000000000000
000000000000010000000000000000001000001100111100100000
000000001110000000000000000000001100110011000000000000
000000000010000000000010000000001001001100111100000000
000000000001000000000100000000001010110011000000000000
001010100000000000000000000000001001001100110100000000
000000000000000000000000000000001011110011000000000100

.logic_tile 15 11
000011100000001000000111100000000001000000000100000000
000010100000000101000111111001001101000000100000000000
101000000000010011100000011101101101100110100010000000
100010100000101011100010000101101110010110100000100010
000010100000100111100000001000000000000000000100000000
000001001010010101100000001111001001000000100000000000
000011100000011000000011000001001110000000000100000000
000010100000000101000100000000100000001000000000000000
000000000000000000000000000111101010100011110000000010
000000000000000111000000000001001100000011100000000000
000000000000000000000000001001101011110100000100000000
000010100001000101000010101111101000101000000001000000
000010000000001101000000001001001111000000000000000000
000001001010001011000000000001101110111000100000000000
110000000000001111100010100001011100000000000100000000
100000000111011011100011100000100000001000000000000000

.logic_tile 16 11
000000000000000001000010110111000000000000001000000000
000010100100000000000011010000001011000000000000000000
000000100000010101100000000001001000001100111000000000
000001000000000101100010100000101011110011000000000010
000000000000001111000011100001001001001100111000000000
000000000000000111100111100000101100110011000000000000
000000100000100101000000010001101001001100111000000000
000000000000010000000011010000001011110011000000000000
000000000001000000000000000001001001001100111000000000
000001000000100001000000000000001001110011000000000000
000000000001000001000000000101001000001100111001000000
000000001010100001000000000000001010110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000001000000000000001100110011000000000000
000000000000010000000000000101101001001100111000000000
000000001110000000000000000000001100110011000000000000

.logic_tile 17 11
000000100010000101100000000000000000000000000100000100
000000000000001001100000001011000000000010000010000000
101010100001001011100000001111100001000001000000000000
100001000000101111000000000011101000000011010001000000
110000000000000101100000000011111010000100000000000000
110000000000000000100000000111000000001101000001000000
000110100001011000000111100111011110010100100000000000
000001100000000001000100000000001000001000000000000100
000000000000000111000000011011011100000111000000000000
000000000000000000100010111101010000000010000000000000
000010000110000001000111100001011001000110100000000000
000010100000000000100100000000001101001000000000000000
000000000000100101100111100001111110000100000010000000
000000001100000111000000000101000000001110000000000000
010010000000001001100110100011000000000000100010000000
100001000110000101000000000000101110000001010000000000

.logic_tile 18 11
000010000001010011100111100001000001000000000100000000
000000000000000000100010010000101001000000010001000000
101101000000100001000000010101101110111000100000000000
100110100001000000100010110111111010111001110000100001
000000000000000011100011100011001100000000000100000000
000000000000000011000000000000010000001000000000000000
000000000001010000000111100101011100000000000000000000
000010000111000000000000000000010000001000000000000000
000000001010000101000111110111000000000010100000000000
000000000000000000100011101101101110000010010000000000
000000000001000011110000000001000001000001100000100000
000000001011001101100010000001101100000001010000000000
000001000111010111100110000011000001000000000100000000
000000100000000001000010100000101100000000010000000000
110001000001010000000000000011001011000110000000000000
100000100000000000000000000000111000000001010000000000

.ramb_tile 19 11
000000000011000111100000000001111000000010
000000010100100000000000000000010000000000
101000001000000111000111100101011010000000
100100000001010000000000000000010000100000
110000001111000111100010000001011000000010
010000000000100000100000000000010000000000
000000000001001000000111101101011010000000
000010100110001111000011000011110000000000
000010000000000000000000000101111000001000
000001000000000000000011100111010000000000
000000000000001001100110011111111010000001
000000000101011011100110011011110000000000
000010100000100001100000001101111000000000
000000000001000000100000001011110000100000
110000000000001111000010001111111010000000
010000000010011001100000000111010000100000

.logic_tile 20 11
000000000000001111100011111001101010000111010000000000
000000100000001111000011100001001100000001010001000000
101010000010011111100000010111011110000100000010000000
100000000000110001100010000000001111101000010000000000
000000001100000000000110100101011111010110000000000000
000000000000001111000010011011011001010101000000100000
000010000111100011100000011000011100010000000100000110
000010000000110000100011001011001001010010100001000000
000100000000001000000110010011111110000001010000000000
000000000000000101000010100001001001000001100000000000
000011000001001011100110000101000000000000010000000000
000011000000100111000000000001101011000001110000000000
000000000001010001000111010001001111000001110000000000
000000000000100000100011110001011010000000100000000000
010010101000111001100000011111000000000001110000000000
000000100000111011000011011101101101000000010000000000

.logic_tile 21 11
000000000000000001100000000000001111010000000000000000
000000000000000000000000000000001000000000000000000000
101000000000101000000000001101101111000001110000000000
100100001111001001000000000101101110000000010000000000
010000000001101001100011101000000000000000000000000000
110000000110110011100010100001001110000000100000000000
000100101011001001000110000000011010000010000001000000
000001000110011111000110100000000000000000000000100000
000010100000000000000000000101111110000010100000000000
000001001000000000000000000000011010001001000000000000
000011101000001000000000010111111101000111010000000000
000010001100000001000011010001111011000001010010000000
000000000000010101100000000101000001000000100000100000
000001000000101001000000000111001100000010110000000000
110000001000000000000010010000000000000000000110000011
100010100000001111000111101101000000000010000011100000

.logic_tile 22 11
000100100000001001000000011000001110010100100001000000
000001001110001001100011100001001011000000100000000000
101010100001110000000110001011100001000000010011000001
100000000001111001000011101001101111000000000000000100
110010000000000001100110010000000000000000100110000001
010000000000001001100011110000001001000000000000000000
000000001011101000000000011111000001000011100000000000
000000000001111011000010010101001011000001000000000000
000000000000001000000111010101001011000000100000000000
000000000100000011000011000001101100010100100000000000
000100100000000011100010010111001010000111000000000000
000000000000001111000110100001000000000001000000000000
000000000100000111000000000011101101110011000000000000
000000001100000111000000000011111111000000000000000000
000000000000001011100010011111111001100010000000000000
000000000000001011100110000111011100001000100000000000

.logic_tile 23 11
000000000000000001000110000111101000000100000000000000
000000000000000000000000000101010000001110000001000000
101011100000000000000000000101011011010000100000000000
100010101010001011000000000000001100000001010000000000
000000000000100101100000011000000000000000000100000000
000000000001010000000011000001000000000010000010000000
000010000000000001000000001000011100010010100000000000
000000000110011111000010101101001000000010000000000000
000001000000101000000000010000000000000000000100000000
000000100001010011000010111011000000000010000000000010
000000000000100001110000010000001101010110000000000000
000000000011010001000011001111001111000010000000000000
000000000000000000000111100111000001000000110000000000
000000000000001111000010101111001101000000000000000000
010011100000001111000110100111111111111001110000100100
100010000000100011100110001101011010111000100001000000

.logic_tile 24 11
000010100000000000000000001101011110101000110000000000
000000000000000000000000000101011111111100110011000000
101010000100100000000000000000000000000000000000000000
100001000111000000000000000000000000000000000000000000
110001000000001000000000000101100000000000000100000000
010000100000001111000000000000000000000001000001100000
000000000001001111100000000111000000000000000100100000
000000000000100011100000000000000000000001000001000000
000100000000000000000000000000000000000000000000000000
000000000110000000000010000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000010000110010000000000000000000000000000000000000000
000000000000000001000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110001001100000000000000000000000000000000000000000000
100000100000000000000011100000000000000000000000000000

.dsp1_tile 25 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000100000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000001010000000000000000000000110000110000000000

.dsp2_tile 0 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 12
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100100100000000000000000000000000000000000000000
000001000001011101000000000000000000000000000000000000
000000000001000000000110000000000000000000000000000000
000000000000100000000110110000000000000000000000000000
000001000000000000000000001101011011010100100000000000
000000000000000000000000001111011011111110110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001000000000011000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 3 12
000010000010000111000110010011100000000000010000000000
000000000000001111100111010001101010000010110000000000
101000000000000111100000000000000000000000000000000000
100000000000000000000000000011001001000000100000100000
110001101010000111100111100011101110001101000000000010
110011100000001101100111111101110000000100000000000000
000000000001011001100110001000011010010100100000000000
000000000000000101000000000001001000000100000000000000
000000000000000011100110110101011010010100000000000000
000010000000000000010011000000101101001001000000000000
000000000000100000000011110011111111010001110000000000
000000001011010001000110101011011110010111110000000000
000000000000000000000011101111101011111001110000000000
000000000000000000000011110011101101111110110000000000
110000000000000000000111000001011010000000000101000000
100000001100001101000111000000110000000001000000000000

.logic_tile 4 12
000001000001010000000110111000000000000000000100000000
000010100000000000000011000011000000000010000000100100
101000000000000000000010100011011110010000100000000000
100000000110010000000100000000111101101000000000000000
010000000000100000000111100011100000000000000100000000
110000000100010000000000000000100000000001000010000001
000000000000001000000111100001001110000000000000000000
000000000000000101000000000000110000001000000000000000
000000000000000101100011110000011010000100000100000000
000000001010100000000111110000000000000000000000000100
000000000000010000000110010000000000000000100100000100
000000001110101101000011010000001001000000000000000010
000000000000001000000110100000001100010000000000000000
000000000100000101000000000000001001000000000000000000
000000000000000000000111001011111010010100100000000000
000000000000000000000100001001111110010100010000000000

.logic_tile 5 12
000000000001010000000000001011011001111001110000000000
000000001000001111000010111001001110111110110000000000
101000000000100111000011010111101011010000100000000001
100000001010010000000010000000101011101000000000000000
110000000001010111000111100111001111000100000110000000
110000000000100000000100000000101010000000000000000000
000000000000000111100010010001011110010000000000100000
000000000000000000000110110000011101100001010000000000
000000000011100011100111000111100000000001000000000000
000000000010010001100000000011001011000011010000000001
000000001100000111000011101000001101000100000000000000
000000000000011111100100001001001101000110100000000000
000010000000001000000011100000000001000000000000000000
000000000000000111000110001001001100000000100000000000
000000000000001111000010000101100001000010000000000000
000000001100000111000100000000101100000000010001000000

.ramt_tile 6 12
000001001010010000000000000000000000000000
000010100000000000000000000000000000000000
000000101010000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000011000000000000000000000000000000
000000000000110000000000000000000000000000
000000100001000000000000000000000000000000
000001000100100000000000000000000000000000
000000000100010000000000000000000000000000
000010000111000000000000000000000000000000
000001100000000000000000000000000000000000
000011000000000000000000000000000000000000

.logic_tile 7 12
000010100000000101000010100101111110000100000000000000
000001000100000000000111010000010000000001000010000000
101000100000100000000111001011100000000010110100000010
100011100001000011000000001101101001000000010000000010
110000000000000111000000000000001110000010000000000001
100000100010000000100000000000000000000000000000000000
000100000000001000000000010001011001100000000000000000
000100000001000001000010010111101110000000000000000000
000010100000101000000000000001000001000011010101000000
000000000000000011000010010101101100000001000000000001
000000100100101000000000001000000000000000100000000000
000001000000000101010011111111001111000010000010000000
000001000000000000000000000001100001000001110000000001
000000000000000111000011101011101110000000010000000000
000000001010011111000000010011000000000001000000000010
000000000000001111000011010001000000000000000000000000

.logic_tile 8 12
000100000000000101000111100000001000000100000000000000
000100000000000011100111001011010000000010000000100000
101000000110001000000011000111100000000000000010000000
100000000000000111000000001001000000000011000000000000
110000000000100011000000000000011000000010000000000000
100000000000000000000000000000010000000000000010000000
000010100000000000000000000111001010001101000000000000
000001000000000000000011100011000000000100000001000000
000001001100000111100000010000011100000110000000000000
000000000000100000000011110001011001000010000000000000
000000000000000011000011110011100000000000100010000000
000010000000010000100111010000101001000001000000000000
000110000000100111100111101001011100001011000100000010
000001001111010000100100000001000000000001000001000010
000000100000000101100000000000001111000010000110000100
000000000011010000100000000001011011010110000000000000

.logic_tile 9 12
000000000000001000000000010101011010010110000000000000
000000000000000001000011000000101001000001000000000000
101000001000100000000000000111001100000100000000000000
100000100000010000000010010000100000000001000000000000
110000001010001000000011100101011100001010000001000000
010000000000001111000011100001010000000110000000000000
000010101110000011100110000001101110000100000000000000
000001001010000001000000000000110000000001000000000000
000001001101010000000000001011101110001011000001000000
000000100000001001000010011101100000000010000000000000
000001000000000111100010001000000000000000000100000000
000010000000000000000100000011000000000010000010000000
000000000000001000000010010000000000000000000100000000
000000000010000111000111011101000000000010000010000010
110000001010100000000000001101100000000011100000000000
100001000000010000000000000101001111000010000000000000

.logic_tile 10 12
000001001000100001000000000111101000001100110100100000
000010000100010001000000000000000000110011000000010000
101100000000011000000000000011100000000000000000000100
100100000000000011000000001011100000000011000000000000
110000100000000000000010000001001100000100000000000000
110011000000000000000010000000010000000001000000000000
000010101100000000000000010001000000000010000000000000
000010100001001111000011000000001011000000010000000000
000000000001010000000011101101111010000010000010000000
000010100001100111000000000001010000000111000000000000
000100000000000111000110100000000001000000100110000000
000000000000000000000010010000001100000000000010100011
000000000000100000000011100000011100000100000000000000
000000000000000000000100001101011100010100100000100000
000000000000000000000000000000000001000000100000000000
000000000000001001000010001011001111000010000000000000

.logic_tile 11 12
000011000001001000000000000101001000001100111000000000
000011001110100111000000000000001111110011000001010000
000000001111010111100111110111001001001100111010000000
000000000001000000000010110000001111110011000000000000
000010000000100000000111100001101000001100111000100000
000000100001011111010100000000101011110011000000000000
000000000100100111100000010111101001001100111001000000
000000000001010000100011100000101000110011000000000000
000100001100000000000010100111001000001100111010000000
000000000000010111000000000000001100110011000000000000
000000000000000000010000000101101000001100111000100000
000010100000000000000000000000001101110011000000000000
000000000100100101000111000101101001001100111000000000
000000001101011101100010110000101001110011000001000000
000000000000100000000010100001001000001100111000000000
000000000001010000000110010000001111110011000000000000

.logic_tile 12 12
000010101000010000000011000011001000001100110000000010
000001000000101001000110011011000000110011000000010000
101000000000000000000000001000000000000010000000000000
100001000000000000000011101111000000000000000000000000
110000000001011000000000010011101011010100000000000010
110010100110001011000011110000001110100000010001100000
000001000000001000000000000000000000000000100100100000
000010100000000111000000000000001011000000000000000000
000000000000000111100110010101101000100011110000100000
000100001110000000100110101001011000000011010011000000
000000000000100011000010001000000000000010000000000000
000000000001000000000100001011001111000000100000000000
000001000001010011000111100000001110010010000000000000
000110101111000000100111100000011110000000000000000000
110000000111010011100000001001100000000001110000000010
100000001100100000100010000011101101000000010001000000

.logic_tile 13 12
000010000110100001100111000000000000000000000100000100
000000000000000000000011110111001100000000100000000000
101100000000100000000000000000001111010000000100100000
100000000000010000000000000000001111000000000000000000
110000001110000000000000010000000000000010000000000000
110010100000000000000010110000001001000000000000000000
000001000000000000000000000000001110010000000100000000
000000100000000000000000000000001100000000000000000000
000010100000001001100000000001000000000000000100000010
000000000000001001100000000000101110000000010000100000
000000000000001001100000000000001111010000000100000000
000000000000000111100010010000001100000000000000000000
000000100000000111100011101111011110001011000000000000
000001000000000000000111001011100000000001000000000000
110000000000000000000000010001011100000000000000000000
100010001100000001000011001101101000000001000000000000

.logic_tile 14 12
000000000010010001000000000000000001000000100110000001
000000000110001111000010000000001000000000000000000000
101000000000001001000111010000000000000000000110000000
100000000000001011100011001011000000000010000000000000
010000000000000001000011000001111011100010110000000000
010000001110000000100000000101011001000011110010000000
000010001100101000000000010111101100011000000000000000
000001000000010011000010100111101111011011110000000000
000001000000001000000010000000000000000000100100000100
000010100000001111000000000000001000000000000000000000
000000100000000000000111000000000001000000100100000000
000001001100000000000100000000001101000000000010000000
000000000000010111000010000001111010011001100000000000
000000000010100001000110011111101110100101100000000000
000010000001000101100011101111101010100011110001000000
000001000000100000100000000001011000000011010000000010

.logic_tile 15 12
000000000000001011100000010000000001000000100100000000
000000000000001111100010100000001001000000000001000000
101000000100000101100000001000000000000000000100100010
100000001101000000100011101101000000000010000011000001
000000100001010000000111100000000000000000000100000000
000001000110001001000100001001000000000010000010000000
000010100000000111100000000011101111000000100010000000
000001000010000101100011110000101100101000010000000000
000000001101000000000011100001001100001101000000000010
000000000000100000000000001111010000001000000000000000
000100000000001011000000000101000001000000100000000000
000100000000001111100010000101101000000010110001000000
000000001100000111100010000000000001000000100100000000
000000000000000000100000000000001100000000000000100000
010000000000000000000000000001011011010100000000000010
100010100000000000000000000000001010001001000000000000

.logic_tile 16 12
000000001000000000000000000101101000001100111010000000
000000000110000000000000000000101100110011000000010000
000000100000100000000000010111001000001100111000000000
000001000110001001000011000000101111110011000000000000
000001000000000111000010000111101000001100111010000000
000000100100000000100000000000101110110011000000000000
000000001100000000000000010001101001001100111000000100
000000000001000000000011100000001110110011000000000000
000100000000011011000111010011101000001100111000000000
000000000000111101000010010000101010110011000000000000
000000000001000000000110000001101000001100111000000000
000000000010000000000100000000101100110011000000100000
000000000000101111000110010111001000001100111000000000
000000000001001001100111000000001011110011000000000000
000000001010001000000000000011001000001100111000000000
000000000000100111000010000000101101110011000000000000

.logic_tile 17 12
000000001010010011000000010001000000000000001000000000
000000000000000000100010010000001110000000000000000000
000000000000000000000000010001001001001100111000000000
000000001000001111000010010000101110110011000000000000
000000000000001011100000000111001000001100111000000000
000000001010000011000000000000001010110011000000000000
000000000001011000000000010011001001001100111000100000
000001000110001011000011100000001011110011000000000000
000100000000000101100000000101101001001100111000000000
000000001101000001000000000000001001110011000000000000
000000100000001000000010010011101001001100111000000000
000001000110000101000010100000101101110011000000000000
000100000000001001000000000011001001001100111000000000
000000000000000101000000000000001000110011000000000000
000000100001001000000000000011101000001100111000000000
000000001001101101000000000000001010110011000000000000

.logic_tile 18 12
000100000000000000000000010111100000000000000100000000
000000000000000000000010100000101001000000010000000000
101010000000100000000000010001100001000000000100000000
100010000110010000000010100000101111000000010000000000
000000001000000000000000000111111100000000000100000000
000000000000000000000000000000110000001000000000000000
000000100001001101100110101011000000000001000100000000
000000100101111011000000000101000000000000000001000000
000000000000001000000010100111100001000000000100000000
000000000000001111000100000000101011000000010000000000
000000101000000000000010100000011111010000000100000000
000001000001010000000100000000001111000000000000000000
000000000000010000000000000111100001000000000100000000
000001000000100000000000000000101010000000010000000000
110000000000000101000000000000000001000000000100000000
100010000000000000100011111011001111000000100000000000

.ramt_tile 19 12
000000000111010000000000000011001010000000
000010100000000000000011100000100000010000
101000000101010111000111100111111010000000
100000001110000000100000000000100000000001
010000000000000000000111110101001010000000
110010100000001001000011010000100000000000
000000100001010001000010001011011010001000
000001000000000000100000000001100000000000
000000000000000000000010000011101010000001
000000001010000000000010011111000000000000
000000000000101111000000001001011010100000
000010101011000011100000001001100000000000
000000000000111111100111001111001010100000
000000000000011011000100001101000000000000
110000000000000000000011101111011010000001
010000000100000000000111111111000000000000

.logic_tile 20 12
000000000000100000000111101000000001001100110000000000
000010100000000000000100000111001011110011000000000000
101110000000000001100111001111011100000001010001000000
100001000000011001000111111001111100000001100000000000
000000001100001000000011101001011110010000000000000010
000000000001010001000000000101101011010110000000000000
000000000011000011100110000111101100001001000000000000
000000001011110000100000001011100000000101000000000000
000000101000101011100010000000011100000100000100000000
000001000101001011000100000000000000000000000000000000
000000000001000111100010000000001101000110100000000000
000000100000100000000011111111001101000100000000000000
000000000100100000000110001011011000000100000000100000
000000000000010000000011100001000000001101000000000000
110010100000001011010111000001100000000001000100100000
100001000000100111000000000101100000000000000000000000

.logic_tile 21 12
000100000000000000000000010000001110000000000000000000
000000000110000000000010000111010000000100000000000000
101000000000010001000011111001111010010100000000000000
100010000000001001100011110001011011100000010000000000
010000000000000000000010001111000001000010100000000000
110000000000000000000010000011001000000010010000000000
000010000010101000000111100001100000000000000100000000
000000000111010101000000000000100000000001000001000000
000010000000001001100011000111101100000010000000000000
000000000000000001000110001111001100101011010010000000
000000000011000000000000000000000000000000000100000000
000000100000100001000000001011000000000010000001000000
000000000010101111100011100001111010000100000000000100
000000000000011011000111000000100000000000000000000000
000001000000101000000000001011001000000100000000000000
000000100100011111000000000001110000001110000001000000

.logic_tile 22 12
000000000000000011100000011001000001000000100000000000
000000000100000000100010000111001100000010110010000000
101000000000101111000110010001101101010110000000000000
100000100001000001100111100000101110000001000000000000
110000100000000101000000000000001101000010100000000000
110001000010000000000000000011011000000110000000000000
000000100000000000000011101101101101010110000000000000
000001000000100101000100001011111010010101000000000000
000011100110000000010011110001100000000000000100000000
000000000000000101000011010000100000000001000000000000
000001000000001000000110000001001011000100000000100000
000000100100000101000000000000101001001001010000000000
000000000000010000000010000111000000000000000100000000
000000000000010111000000000000000000000001000000000001
000101100000000011100000000101000001000000000000000000
000010000000001111000000000000001000000000010000000000

.logic_tile 23 12
000000000000001101000010011011011000111000100010000000
000000000000000111000111101001101000111001110000000100
101000000001010001100000000000011101000110000000000000
100000000000000000000011110101011100000010100000000000
010000000000000001100000000111101100010100100000000000
010000000000001101000000000000101010000000010000000000
000010000000100011100000001000000000000000000100000001
000000000101000001000000001011000000000010000000000000
000001000000000001100010010000011011010010100000000000
000110100001010000100110001111001111000010000000000000
000001100010000111100010011101100000000001000000000000
000000000100000000100010100111000000000000000000000000
000000001010000101100010001001001000000101000000000000
000000000000000000100000000111010000001001000001000000
000001000101000011100010010011001110000000100000000001
000000100110100001000111100000101001001001010000000000

.logic_tile 24 12
000000100000010000000000010000000000000000000000000000
000001000000000000000011010000000000000000000000000000
101000100000000000000000000000000000000000000000000000
100000001010000000000000000000000000000000000000000000
110000000000000000000000001000000000000000000100000000
110000001110000000000000000011000000000010000000000000
000000000000010000000000001000000000000000000100000000
000010000000000000000000001111000000000010000001000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000001010000000111000000000000000000100100000000
000000000000100000000000000000001001000000000000000000
000000000001010000000000000000000000000000000000000000
000000001010000000000010000000000000000000000000000000

.dsp2_tile 25 12
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100001010000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000100000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000

.dsp3_tile 0 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.logic_tile 2 13
000100100000000101000000000111101100001000000000000000
000101000000000000100010011101100000001110000000000000
000000000000000111000010000000011100000000000000000000
000000000000000000000100000101000000000100000000000000
000000000001001101000110000000011010010110000000000000
000000000110101001100010111011001001010000100000000000
000000000001011000000110001000001110000010100000000000
000000000000000011000000001001001011000110000000000000
000000000100001101000110110001101110000001000000000000
000010000100011011000011010101011101101000000000000000
000000100000000000000000001000001010010000100000000000
000001000000000001000000001111011101010100000010000000
000000000000000111000000010001011001010000000000000000
000010000000000000000010000011001011011000000000000000
000000000000000000000000001000001101010010000000000000
000000000110001111000011110101001110010010100000000000

.logic_tile 3 13
000000000001010111000110011101011011110011110000000000
000000001000000000000010111111101110000100100000000000
101000000000001001100000010011011000101000010000000000
100000000000001111000011101001111101001000000000000000
110000000000000001100011110111100001000010010100000000
100000000000001111000011001001001101000001010000000101
000000000000000001100111000111011011000110100000000000
000000000000001001100010100000001101000000010000000000
000000000000000000000111111011111010000100000000000000
000000000000000000000111110001011010101101010001000000
000000000001010111000111011111001010100011100000000000
000000000000001101000011010101111000101000110000000000
000100000000000011100011101111001010001010000110000100
000100000010000000100010010011100000000110000010000100
000010100001010111100011101101101101111101010000000000
000001000100001101000110011111111000111101110000000000

.logic_tile 4 13
000000000000000111100010000011000001000010010110000000
000000001000000000100100001011101101000001010010100000
101001000000101001100111100011111100001110000100000001
100010000001000101100100000001100000001000000000100100
110010100000000000000000001011111000001011000100000010
100000000000000000000010000001100000000010000000000011
000000001110000000000000001000011101010110000100000010
000000000000000000000000001001001101010000000000000001
000001000001110000000010100101011100001010000110000100
000000101010110000000110001111110000000110000000000001
000001000111011001000011101011100001000010110100000000
000010100000001001000010010011101110000000010010100000
000000000000001001000010100111111101000010000110000100
000000000000001011000100000000011111101001000000000001
000000000000000111000010000111011110100000010000000000
000000000000001101100100000111001001010000010000000000

.logic_tile 5 13
000000000000001001000000000000000001000000100100000000
000000000000001101100000000000001000000000000010000000
101000000000001000000000010000000000000000000110000000
100000000001000001000011110101000000000010000000000000
110001001010100111000000010001000001000001110000000000
000000101011011101100010000011001001000000100000000000
000010100001011000000010010111001100000010100000000000
000001001000001101000110000000111110001001000001000000
000001000001010000000000010001000000000001110000000000
000000100000100111000011010101001000000000100000000000
000000001110110000000000000000000001000000100101000000
000000000001111001000000000000001011000000000000000000
000000000000001000000111001101100001000001010000000000
000000000000000111000100000011001011000001100000000000
000010100000000000000000000000000000000000100100000000
000000001010000000000000000000001011000000000010000000

.ramb_tile 6 13
000010100111010000000000000000000000000000
000001001100100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001100010000000000000000000000000000000
000011000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000110000000000000000000000000000000
000000001100010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001100101100000000000000000000000000000
000001100001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 13
000000000000000001000000010000001111010100000100000000
000000000000000000000011110101001110010000100011100000
101001101010000111000000011000001100000100000000000000
100011000000001101000011100011011011000110100010000000
110000000000010111100110000000001101000100100000000000
100000000000100000000110000000011001000000000000000100
000001000100001011100110000111011101010001100000000000
000010001100000111100000000011101101100001010000000000
000001000010000011100111000011000000000000000000000000
000000000000000000000011001001100000000011000010000000
000000000000100001000111001011101110111010000010000000
000000000001001111000110100001101000001101010000000000
000000000000000111000110101101111111010101110000000000
000000000100000001000000001101001000010110110000000000
000100001010011111100000000101101010000000000000000000
000000000000100111100000000000010000001000000000000000

.logic_tile 8 13
000000000000100001100000000111101111001101010000000000
000000000001010000000010000111111001010011010000000000
101000001000000001000110000101111011000110000000000000
100000001110000000100010110000101001000001010000000000
010000000000000111100000000011111011010110000001000100
010000100110010000000000000000101110000001000010000011
000000000111010111000111101011011101111001110000000000
000000001010000111000100000011111000111101110000000000
000001100000000111100000011111100000000000000001000000
000011100001010000000010100011000000000011000000000000
000000100000000011100110100000001010000100000100000010
000001000000001001000011100000000000000000000000000000
000000000110000011100110110001000000000000000100000000
000000000000000000000011110000000000000001000001000010
000101000001000011100000001111000000000010110000000000
000000101001000011100011000001101100000000100000000000

.logic_tile 9 13
000000000100000000000000001111001100101001000000000000
000010000000000000010011101001111110000011100000000000
101000001100000000000000011101011001000101110000000000
100000000000000111000010011111001110110001010000000000
110100100000001001000111100000000000000000000000000000
000011001001000101100010011001001011000000100000000000
000000000000000000000000000011101100101001000000000000
000000000000100000000010001111111010000011010000000000
000000000100000000010111011000000000000000100000000000
000000000011010000000011010011001111000010000000100000
000000001101001000000000010000011111000010100000000000
000000000000000011000010101101011011010000100010000000
000001100001000001100010001111000000000000000000000000
000010000000001011000110000011000000000011000000000010
000000000000000000000111100000011100000100000100000000
000001000000000001000110110000010000000000000000000000

.logic_tile 10 13
000100000001110000000111000111101110000010000000000000
000010100000000000000000000000110000001000000000000000
101000100000000111100000011000001010000010000000000000
100001000000000000000011011111010000000100000000000000
110000000000100000000110100111100001000010000000000000
010010000111011111000100000000101111000000010000000000
000000000001010000000000001000011110010100000010000000
000000000000000000000000000011001010010000100000000010
000001001110010000000000000000001000000100000110000000
000010100000000000000010010000010000000000000000000010
000000000000000011100000001000000000000010000000000000
000010100100000000000000001111001110000000100000000000
000000000000101101100000010001111100001001000000000000
000000000000010011000011010111000000001010000000000000
110010000000000101100011001000011000000010000000000000
100001000000100000000110011111010000000100000000000000

.logic_tile 11 13
000001100001010000000000000111001000001100111000000000
000011101110100000000000000000001101110011000000010000
000000000000000101100000010111101001001100111000000000
000001000000000000000011100000001101110011000000000000
000000000100000000000000000011001001001100111001000000
000000000110000000000000000000001011110011000000000000
000000001010100111100111110001101000001100111000000001
000000000001010000000011110000101101110011000000000000
000000001011001111000011110111101000001100111000100000
000000100000001111100011000000101100110011000000000000
000000000000001011100011100101101001001100111000000000
000000000000001011100100000000001100110011000000000000
000000000011010101000000000101101000001100111000000100
000000000000001101100000000000101110110011000000000000
000000000010100101000000000011101001001100111000000000
000000100001010000000010110000001000110011000001000000

.logic_tile 12 13
000000000000010111100000000111000001000000100000000000
000000000000100000100011100000101000000001000000000000
101000001110001000000110001000011100001100110000000000
100000000000000011000000001101010000110011000000000000
010100100001000001100111100111100001000000100000000000
010101100100000000000000000000101000000001000000000000
000010100000000000000000001000000000000010000000000000
000001000000000001000011011011001000000000100000000000
000110100110000000000000001011111010001110000000000000
000011000110000000000010000011000000001000000010000000
000000000110000111000111010001101010000100000000000000
000000000000000001000010000000010000000001000000000000
000101000000110000000000000001100000000001010110000000
000010001100010000000011100101101101000010010000000110
110011100000000000000000001011100000001100110000000000
100000000000000000000010011101100000110011000000000000

.logic_tile 13 13
000000001010011000000000010111000000000000001000000000
000000000000000101000010100000101110000000000000000000
000000000000100101100000000001001000001100111000000000
000000000101000000000000000000000000110011000000000010
000000101010000000000011000000001000001100111000000010
000001000001010000000000000000001001110011000000000000
000000101100010000000000000011101000001100111000000010
000001000000000000000000000000100000110011000000000000
000010000000010000000000000000001000001100111000000001
000000000000000000000000000000001011110011000000000000
000001000000000000000110110000001001001100111000000000
000000100000000000000010100000001101110011000000000010
000010101000010111000000010001101000001100111000000000
000101000000000000000011100000000000110011000001000000
000000000000000101100000000111101000001100111000000000
000000000010000000000000000000000000110011000000000100

.logic_tile 14 13
000010001010000000010000000001100000000000000100000000
000000000010001001000000000000100000000001000000000000
101000000000000111000011111000011000010010100000000010
100000000000000111000011011101011101000010000000000000
110000000000000111100000000111111100000010100010000000
110010101100100000100000000000001010001001000000000000
000000000001000000000111100101111101110110100000000000
000000000110100000000110010111101000010010100000000001
000000000000001000000011111111011110101110000000000000
000000100000000111000011110011011100001111000001000010
000100100000000011000000000011011000000100000000000000
000101000000000001000000000000100000000001000000000000
000000000000001000000111101000000000000000100000000000
000001001010000011000100001111001101000010000000000000
110000100110000000000010010001001100000100000000000000
100001000000000111000110110000010000000001000000000000

.logic_tile 15 13
000000100000000000000000000011000000000000000100000000
000000000000000000000000000000001101000000010000000000
101000000000000000000000000000011010000000000100000000
100001000000000000000000000101010000000100000010000000
000000000000001000000000001000000000000000000100000000
000000000001001101000000001111001101000000100000000000
000000000000000000000010001011000000000001000100000000
000000100000000000000000000111100000000000000000000000
000000000001100101100110110000001110000000000100000000
000001000001110000000011001011010000000100000000000000
000000000000000000000000000111101100000000000100000000
000000000001010000000000000000010000001000000000000000
000000001110000000000000010011000000000001000100000000
000000000110100000000010101011100000000000000000000000
110010000000001101100110111000001100000000000100000000
100111101010000101000010101111010000000100000000000000

.logic_tile 16 13
000000000000000000000110100011101001001100111000000000
000000000100000000000011000000001001110011000010010000
000001000001010000000000000111001000001100111000000000
000000100000000000000010010000101010110011000000000000
000000100000101001000000010101101000001100111000000000
000011100001000101100010100000001001110011000000000000
000000001001011101100110110011101001001100111000000000
000000000100000101000010100000001011110011000000000000
000001000000100000000000000001001000001100111000000000
000010000001010000000010000000101010110011000000000000
000000000001010111100000000101101001001100111000000000
000000000000001111100000000000001110110011000000000000
000001000000000000000111110111001001001100111000000000
000110001010000000000011110000101011110011000000000000
000000000000011000000000000011001000001100111000000000
000001000110001101000000000000101011110011000000000000

.logic_tile 17 13
000000000000000111100110110001001001001100111000000000
000000000000000000000111000000001010110011000010010000
000000000000000001100110000111101000001100111000000000
000000000000000000100100000000001001110011000010000000
000010100000000000000111010011101000001100111000000000
000001000000000000000110010000101011110011000010000000
000000100000000011100011100011101001001100111000000000
000001000000100000100100000000001001110011000000000000
000000000000000000000111100011001001001100111000000000
000001000000000000000100000000101011110011000010000000
000000101011101000000111100001001001001100111000000000
000000000000111011000100000000101000110011000000000000
000010100000000101000011100111001000001100111001000000
000000000000000000000011110000101111110011000000000000
000100000000010101000000000111001000001100111000000000
000000001010100000000000000000001011110011000000000000

.logic_tile 18 13
000100100000001000000011100000001000000100000100000000
000000000000000111000010010000010000000000000000100010
101000000000001000000111101000011100000110100000000100
100000001000000111000100000111011100000000100001000000
010000000001000000000011100011100001000001110000000000
010000000000000001000100001101001011000000010010000000
000010101110000000000110000000011000000010000001000000
000000000001000000000000000000000000000000000000000000
000000000001000111000111100111101100010110000000000000
000000000000100001000000000000111110000001000000000010
000010000110100011100000000011000000000000000100000000
000000000001000000000011110000000000000001000001100000
000000000000000111000000000000011000000010000000000000
000000000001010000100000000000010000000000000000100011
110010001000100000000000010001000001000000010000000000
100000100001011001000011010101001111000010110000000000

.ramb_tile 19 13
000000000001010000000111000001011100001000
000000010000000000000111100000100000000000
101011001110001000000000000001101100000000
100011001100000011000000000000010000100000
010000001011010000000111000101111100000000
010000000001000000000000000000100000000001
001001000000000011000111110101101100000001
000000100000000000000011011111110000000000
000010100100000111000011111011011100000010
000010100000000001000111100011000000000000
000001000000010001000000000011001100000000
000010000000101101000000000111010000100000
000000000000000000000010100011011100010000
000000000110001101000110111111100000000000
010000000000000000000000001101001100000001
110000100001000000000010111111110000000000

.logic_tile 20 13
000001000000100011000011101000000001000000000101000000
000000000000001001000100001111001000000000100000000000
101000001100000000000000000001100000000001000100000000
100000000000001111000000000011000000000000000001000000
000011000000000000000111100111011011000001010000000010
000010001110000000000100001101101010000001100000000000
000000000110001111000000000001000001000010100000000100
000000000000101011000000000001001110000010010000000010
000100000000000111100000001001000000000001000100000000
000001000000000000100000001011100000000000000001000000
000010000000000111100000000111111000000000000100000000
000001000100100000000010010000000000001000000001000000
000000000000010000000000001000011100000000000100000000
000000100001011011000010110001000000000100000001000000
110010000000100111100111100000000000000010000000000000
100000000000010001100000000111000000000000000001000000

.logic_tile 21 13
000000000000001000000000000000000001000000100100000000
000000001000000001000000000000001000000000000000000000
101010001101011011110110011000011101010000000010000100
100001000000001111000011011011001010010110000010000000
110000000000001000000000001101100000000011100000100000
000000000000000011000000001101001000000001000010000000
000000000001010111100111100111001110000101000001000000
000010100000100111100100000101010000001001000000000000
000000000000000000000010000111100000000000000100000000
000000000000100000000011110000100000000001000000000000
000000000000011001100010100000000001000000000000000000
000010100000100001000000000111001000000000100000000000
000000100101010101100010000011111001001011100000000000
000000000000000101000100001111011001000110000010000000
000000001111010000000000010011011010010000000000000000
000000000000000000000011110111101101100001010000000000

.logic_tile 22 13
000101100001110101000110010001000001000001000000000000
000011100001011101000011011001001000000011010000000000
101001000000001101000000001001000000000000100000000000
100000001010011111100000001111001001000001110000000000
110010100001001000000010100001101101000010000100000000
100000000000101001000010010000001010101001000001100000
000000000000100001100110000111001111000010100000000000
000010000100010101000011100000101010001001000000000000
000000000000000011000000000011111010001000000000000000
000000100000000000100000001111011000001101000000000000
000000001100100001000000000101111101000111010000000000
000000000000010111000000001101101110000010100000000000
001000000000000011100010110111011000001110000100000001
000000000000000000000011111101100000001000000011000000
000000000001011000000000000001000000000001000000000000
000000100000100001000010000101000000000000000000000000

.logic_tile 23 13
000000000000001000000010100000001100000000000010100001
000000000000000001000100000101010000000100000001000011
101001000000000111100000010000011110010010100000000000
100010000100001111000010011101001001000010000000000000
010000001000000101000111110011100000000000000110000000
110010000000000000100110010000000000000001000000100000
000011000000000000000000011011011000000001000000000001
000010100000100011000010000111100000000111000000000000
000011100000101000000110110101101111000100000000000000
000000101011010101000011000000101100001001010000000000
000000000001000101000000000001001101000110000000000001
000000000111101001100000000000001000000001010000000000
000011000000000000000000010001001111000010100000000000
000010101100001101000011010000111001001001000000000000
000000000001001111100000001000001100000110100000000010
000000000001110001000000000101001001000000100000000000

.logic_tile 24 13
000010000001000000000000000001100000000000000100000000
000000000000110000000000000000000000000001000000000000
101000000000000111000000000011000000000000000100000000
100000000000000000100000000000100000000001000000000000
010000000001010000000111100000000000000000000000000000
110000000000111101000111110000000000000000000000000000
000000000010000000000000000011101110100000000000000000
000000000000000000000000000101001100000100000000000000
000000000001010001100000010000000000000000000000000000
000000001100100000000011000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000010001011011001000000000000000000000000000000000000
000000000000000001000000000011001010001000000000000000
000000000000000000100000000111010000000010000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000010000000000000010000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000100001010000000000000000000000110000110000001000
000101000000100000000000000000000000110000110000000000
000000001110000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000010001010000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010110100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000001001000000010010000011101010110000000000000
000000000000101111000111001101001100010000100000000000
101000000000001001100000000001011000000000000010000000
100000001010001111000000000000000000000001000001000101
010000000000001101000111100000011010000100000100000001
010000000000011011000000000000000000000000000000000100
000000000000001000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000010001011001100000001001011010000100000000000000
000000010000000001000000001111110000001101000000000000
000000010000001111000000000101001100010000000000000000
000000011100000011000000000011101010100000100000000000
000000010000000000000011000001111110010001110000000000
000010010000000000000000001111001010101011110000000000
000000010000000000010111100000000000000000000000000000
000000010000000101000100000000000000000000000000000000

.logic_tile 3 14
000000000001110001100000000011000000000000000100100000
000000001010000111000011100000100000000001000001000010
101000001110000000000011100111011100010010100000000000
100000001100000000000000000000011011000001000000000000
010000100001000000000010000001101010000010000000000000
110011001000101111000111101001100000000111000000000000
000000100000001000000010100111111010011101000000000000
000001000000000001000000000111111100000110000000000000
000000010001000011000110011111011110000010000000000000
000001010100100000000010000111000000001011000000000000
000000010000000001000000001000000000000000000100000100
000000010000001001100010010101000000000010000000000010
000000010000001111000010000111111100101000010000000000
000010110000001011000100001111101101000000100000000000
000000011110001011100110010001011101101001000000000000
000000010000000101100010100001001100100000000000000000

.logic_tile 4 14
000000000001001111000000011001001110011100010000000000
000000000000000001000010100101001100101011000000000000
101010000000000000000010011000011000000000000000000000
100000000000001101000111100101010000000100000000000000
110000000000000000000011110101011010111100000000000000
000000001000000111000111101011011000000110000000000000
000000000000001111100000011001011001110000010000000000
000000001010001001000010010011101110100000000000000001
000000010000000111100000011011111110001001000000000000
000000010000001111000011100111100000000101000000000000
000000110001000011100110101101000000000000010000000000
000001010000100001100010001001101100000001110010000000
000000010000000000000000011111000001000010100000000000
000000010000000001000011000011101101000010010000000000
000100010001000101000000000000000000000000100110000000
000000011000100001000000000000001011000000000000000000

.logic_tile 5 14
000001000100000000000010111000001010010100000000000000
000010100100000000000011111111001010010000100000000000
101000000000001000000111000000000000000000000100100000
100000000000001101000000000011000000000010000000000010
010000100101001111000000001000001100000100000000000000
010011101110101111100000000101010000000010000000000010
000000000000010101100000010000001110000100100010000000
000000000000101101100010100000001101000000000000000000
000000011110011001000111001001001110001001000000000000
000000010000101111100100000001100000001010000010000000
000010110000000000000000000001100001000001110000000000
000000010010000000000000000111001011000000010000000001
000010110001010111000011110000011000000100000100000000
000001010000001001000111100000010000000000000010000000
110000011000000000000010001111001100010111100000000000
100000110000000000000000000101101111001011100000000000

.ramt_tile 6 14
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000111000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000110000000000000000000000000000000000
000000010110000000000000000000000000000000
000000010010000000000000000000000000000000
000000010000000000000000000000000000000000
000010110001110000000000000000000000000000
000010011011010000000000000000000000000000
000010110110100000000000000000000000000000
000000010001000000000000000000000000000000

.logic_tile 7 14
000010100000001111000010101001000000000011100001000000
000000000001000111000000000101001101000001000000000000
101001001001000111100000000001001100000010000000000000
100000100010100000000010100001000000000111000001000000
010011100010000000000111100000001100000100000101000001
110001000010000000000100000000010000000000000000000100
000000000110000011100111000001100001000001000000000000
000000000000000000100100001111101110000011010000000000
000101010000010000000110000001101111010000000000000000
000000010000000111000011111111001111100100000000000000
000001010000000000000010001000011110000100000001000000
000000111111000000000100001111000000000010000000000000
000000010000000000000011110001000000000000000100000011
000010010010000001000111000000100000000001000000000000
000000010110000011100110001101100001000011010000000000
000000010000000001000011101011101000000010010000000000

.logic_tile 8 14
000100000000000001000110100001011000000100000001000000
000001000000000000000100000000000000000001000000000000
101010100000010011100010000101001011000010000101000000
100001000000100000100100000000101001100001010001000011
110000000010000011000110100000001101000010000100000010
100000000000000000000000000011001100010110000000000010
000000000110000000000011101011001110001011000110000000
000000100001010000000100001001010000000001000000000001
000110010001100011100000000011001000001011000100000000
000000011110101101000000001101010000000010000001000001
000000010010001111100000000000000000000000100000000000
000000011110001011000000000111001000000010000010000000
000000010000001000000010001000000000000000000110000100
000000010011001001000000001101000000000010000011000110
000001010000000000000000000000000001000000100001000000
000010010000000000000000000001001100000010000000000000

.logic_tile 9 14
000000000010100000000000001011000000000000000000000000
000000000000000111000000001011100000000011000000000010
101000000000100000000000001000000000000000100000100000
100000000001010000000000001111001101000010000000000000
110000000000000111100111100000000001000000100100000000
000010101100000101100011100000001110000000000010000000
000000000000001000000000010111101100010111100000000000
000000001010000101000010100011101111000111010000000000
000000011110001111100010100000001010000010100000000000
000001010110001111000000000001001011010000100000000000
000000010000001111100000001000000000000000100000000000
000000010000001111100011100101001101000010000000000010
000000110000100000000000010101001100000100000000000010
000001010010010000000010100000110000000001000000000000
000000010000000101100110011011101011110010100000000000
000000010000000000000011000011001011011100010000000000

.logic_tile 10 14
000000000001111000000000000011011100000010000000000000
000000000000001001000000000000100000001000000000000000
000001000110000000000000000000000001000010000000000000
000000100000000000000000001011001011000000100000000000
000000100101100000000000000011101011010000000000100000
000001100000010111000011110000101100100001010000000000
000000000000000000000000010001000001000000010000000000
000000000000000000000011010101001111000001110000100000
000000111011001000000010100101001100000010000000000000
000010011100110111000000000000110000001000000000000000
000001011110100011000110100000011110010100000000000000
000000110001011111000000000101001110010000100001000000
000010010000001000000110101000001100000010000000000000
000001010000001011000000001111010000000100000000000000
000000010000010101100111010011001110000100000001000000
000000011000100000000011010000011010101000010000000000

.logic_tile 11 14
000011100000000111100000000101101000001100111000000000
000011001000100000110010000000101101110011000000010000
000000000000001111100000000101001001001100111000000000
000000000110000101100000000000001101110011000000000000
000010001000100101000000000111101001001100111000000010
000001000010010000100000000000001010110011000000000000
000000000000100101000000000111101001001100111000000000
000000000000010000100010110000001000110011000000000000
000000010001011111100011100111001001001100111000000000
000000010000101011100111100000101111110011000000000000
000000110000000000000111000001001000001100111000000000
000100011111000000000100000000101000110011000000000000
000000010001000000000000000011001000001100111000000000
000000010000100000000011110000101100110011000001000000
000100010000001111100010000001101000001100111000000000
000000011100100011100100000000001100110011000000000000

.logic_tile 12 14
000000000001011101100000011000000000000000000100100000
000010000000001011000011110101000000000010000000000000
101001001000100111100000000111101010001001000010000000
100010001100010000000000000101000000001010000000000010
010000100000101001000111010001001100001000000000000000
110001000101000101100110000101000000001101000000000100
000000000000100001000000010001000000000000000110000001
000010000001000000000011010000000000000001000000000000
000000011010000001000010100101011000000000000000000000
000010110010000000100100000000100000001000000000000000
000001011100000011100010100111000000000010000000000000
000010010000000000000111110000101101000000010000000000
000000010000000111000011100011111101100000110001000000
000000010000000000000000001001011101000110100000000000
110010110000000111000000000000001111000100100000000000
100000011110000000000000000000001011000000000000000000

.logic_tile 13 14
000000000000000011000111110001001000001100111000000000
000110101100000000100111110000000000110011000000010100
000010100000000000000110100001001000001100111000100000
000000001010000000000011000000100000110011000000000000
000000000000000000000011000000001000001100111000100000
000000000000000000000100000000001101110011000000000000
000000000000100000000000000000001001001100111000000000
000000000000010000010000000000001001110011000010000000
000000010000000000000000010001001000001100111000000010
000000010110000000000011110000100000110011000000000000
000001010000010000000010100101001000001100111000000100
000000110000100000000000000000100000110011000000000000
000100110110000000000000000000001001001100111000000100
000001010000100000000000000000001001110011000000000000
000001010000000000000000000000001001001100111000000000
000011010110000000000000000000001101110011000000000001

.logic_tile 14 14
000000001010101000000000010011100000000001000100000000
000000000001001111000011101101100000000000000000000100
101001001010011011000000011001000000000001000101000000
100010101110000011000011101011000000000000000000000000
000000000000000000000010011000011100000000000110000000
000000000000000000000111111001010000000100000000000000
000010100000000011100000001001000000000001000100000000
000000001010001111000000001011100000000000000001000000
000001010000000000000000000101111100000000000100000000
000011010000000000000011100000010000001000000010000000
000000010001010000000010001101100001000011100000000000
000000010000000000000000001111001000000010000000000000
000010110000010000000000001000011110000110100000000000
000001010000000000000000000001011101000100000000000000
110000010110000000000000010000000001000000000101000000
100000010111000000000011001101001101000000100000000000

.logic_tile 15 14
000000001011011101100110110000011010000010000110000001
000000000110000111100111111011011111010010100000000000
101000000110100000000000001001000000000001000100000000
100000000001000000000011110011000000000011000010000000
110000001001000000000000001011011110001101000100000000
100000000100100000000000000111000000001000000001000000
000000000000001111000010000011011111000010000100000000
000000000000001111000110000000101010101001000001000100
000001110101001101000010001001000001000001100000100000
000011110000101001100110111101001010000001010000000000
000000010000100111100010000000001110000010000100000100
000000010000010000000000000011011111010110000010000000
000010110001000000000111001011011100001011100000000000
000000010101110000000111001001111100010111100000000000
000000011010000111000000000001011010010000100000100000
000000010000000011000000000000111001000001010000000000

.logic_tile 16 14
000000101010000000000000000101001000001100111000000100
000000000000100000000011000000001110110011000000010000
000000100000000000000010010001101001001100111000000000
000001000001010000000111110000101001110011000001000000
000000100000001000000011100111101000001100111000000010
000000001010001011000000000000101011110011000000000000
000000001000000000000111000011101001001100111000000000
000000001010000111000011000000001010110011000001000000
000100010000001000000000000101101001001100111000000000
000000010000000111000000000000101011110011000001000000
000000010000001001000010010001001001001100111000000000
000000010000001111000010110000101100110011000001000000
000000010000100001000000000111101000001100111010000000
000000010101000000000000000000001100110011000000000000
000010010000110000000000010011101001001100111000000000
000000110000010001000011010000101101110011000000000100

.logic_tile 17 14
000000000010000001000110000111101000001100111000000000
000000000000000111100110000000101011110011000000010001
000000000000111000000000000001001000001100111000000000
000000000100001011000000000000101110110011000000000001
000001000000000000000011100001001001001100111000000010
000010000000000000000011100000101100110011000000000000
000000100000000000000010000011001001001100111000000000
000000000000000000000000000000001100110011000000000001
000000010000000000000000000101001001001100111000000000
000001010000001001000000000000101000110011000010000000
000010110000000001000110100001001000001100111000000100
000000010100010001000111100000001111110011000000000000
000000010000010000000000000011101001001100111000000100
000001010000001001000010010000101101110011000000000000
000100010000100000000000000101101000001100111000000001
000000010101000000000010010000101000110011000000000000

.logic_tile 18 14
000000001000000000000111001001100001000001010000000000
000001000000000000000111100111001100000001100000000000
101000000000000111100000010000000000000000100100000000
100000000000000000000011000000001001000000000001000000
010000000000001111100000011011000000000001110000000000
010000000000001111000011110011101010000000010000000000
000010000001000000000111100011101110010000100000000000
000000000000100000000111110000011011101000000000000000
000000011110100000000011100101111101010000000000000000
000000010001000000000100000000101100101001000000000000
000010110111010111100000000001100000000000000110000010
000000010010001011000000000000100000000001000000000000
000010010000000001000010001000001111010000100000000000
000000010000001001100000000011001011010100000000000000
110000010000100111000010000111011110000100100010000000
100010010000000000100000000000011010101001010000100000

.ramt_tile 19 14
000000000000000000000000010101011010000000
000000001100000000000011110000010000100000
101001000000001000000000010101111000000000
100010100000000011000011110000010000001000
010000000000001001000111100011011010000000
010000001100000111100011110000110000000000
000000100001010011100111111011011000000000
000001100001011111000011110101110000000001
000000010000000111100111110011011010000001
000100011110000000000011001101010000000000
000000010001100000000010000101111000000000
000000011100010000000000001101110000010000
000000010110000000000111000111111010000000
000000010000100000000000000101110000010000
010100110000000000000000011111011000000000
010101010000000000000011001011110000010000

.logic_tile 20 14
000000100000001000000000001111101101101001110000000100
000001000010000111000000000001101001111110110000000000
101000000001001001100000001001000000000001000001000000
100000001000100001000011000001001011000011100000000000
110010100001010000000011101000001011010000100001000000
110000000000000000000110000011011101000010100000000000
000001001001111000000000010111101110000110100000000000
000000100011010111000011000000101100000000010000000010
000000010001001001000111000011011010010100000000000000
000000010000000111000100000000001100100000010000000000
000010111100010101000000011000001011000110100000000000
000100010001010001100010000011011110000100000000000000
000100010000000111000010001111111010000010000000000000
000000010000000000100000000111010000000111000000000000
110000010000001001000110110000000000000000000100000100
100000110110000101100111101011000000000010000000000000

.logic_tile 21 14
000010000000001011100010101000000000000000000100000001
000010000000000111000100001011000000000010000000000000
101000000000000011100011010000011000000100000100000000
100010101000001001100111100000000000000000000000000000
010000000001010000000111100101101100000100000010000000
110000000000100000000100000011110000001110000000000000
000000000000110000000000011001100000000011100000000000
000000001000110000000011010001101000000001000000000000
000000010001011000000110001000000000000000000100000000
000000010000110101000000000011000000000010000000000000
000010011100001001000000001000000000000000000100000000
000000010000101101100011110011000000000010000000000000
000100010000000000000000000001000000000000000100000000
000000010000001001000000000000100000000001000000000000
000001010110100000000000000001000001000011010000000000
000000110101000000000000000111001001000010000000000000

.logic_tile 22 14
000010000100000111100011110101011111000000000010000100
000000000100000101000111100000111100100000000011000001
101000000000100101100000011111100000000010100000000000
100000100000000000100011110011001010000001100000000000
110011100001001000000000011011101101100010000000000000
110000000010011001000010000101111001000100010000000000
000000001110000111100110100011000000000000000100000000
000000000110000001000000000000100000000001000001100001
000010110000001000000111011001001001100010000000000000
000000010110001011000111101111011101000100010000000000
000001010000001011100111111011011010000010000000000000
000010010000000001000011010101010000001011000000000000
000001010100000000000011100111000000000000100010000000
000000010100001001000000001001001000000010110000000000
000001010000100001000111010000000001000000100101000000
000000110001010000000110100000001000000000000000000000

.logic_tile 23 14
000010000000010101000000001000011001010100100000000000
000001000000010101000000000101011110000000100000000100
101000001100101111100111000111011001100010000000000000
100000000001000111000100000101101101001000100000000000
010010100000001000000010000101111100001000000000000000
110010001110001111000111101011000000001101000000000000
000000001110101011100111011000011101000000000010000101
000000000000010001000010011101001111010000000001000001
000011010010000101100110110011001010000100000000000000
000000010000000000000111000000011000101000010000000000
000000010100101001000110101000011010010000100000000000
000010010000000101000000000001011000000010100000000000
000000010000000101000110100011011110001000000000000000
000010010100010000000000000111100000000001000000000000
000001010000000001100010010000011110000100000100000001
000000010001001001000110100000010000000000000000000000

.logic_tile 24 14
000000000000000000000111111101011010100010000000000000
000000000000000000000111110101111110000100010000000000
101000000000000011100000011000000000000000000100000000
100010000000000000100011100001000000000010000000000000
010000100000000000000111010000000000000000000100000000
110001000000001001000010001001000000000010000000000000
000000000001001001100110010000000000000000000100000000
000000000000101111000010111001000000000010000000000000
000000010000010000000110010011011011110011000000000000
000000010000000000000010001111101010000000000000000000
000011110000000000000111100001100000000000000100000000
000010110000000000000100000000100000000001000000000000
000010110000011001000011100101011101100010000000000000
000000010000001011100100001011011011000100010000000000
000000111100000000000000000000000000000000100100000000
000001010000000000000000000000001110000000000000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010111110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000011100100000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000010110000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000001010000000100000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000001000011010000000000100000000
000000010000000000000000001111001011010000000000000100
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110010010001010000000000010000000000000000000000000000
100001010000000000000011000000000000000000000000000000

.logic_tile 3 15
000000000000000111000110010011100000000000000100100010
000000001110000001000010010000000000000001000010000000
101000000000000001100000000001011101010100000000100000
100000000000000000100010100000001011100000010000000000
110000100001100101000000000011011011010000000010000000
010001000000100000100000000000101110100001010000000000
000000000000001111000000011111001011111001110000000000
000000000110000111000011101111001101111110110000000000
000000010100000000000010000101100000000001010000000000
000000010010000000000011111111101000000001100000000000
000000011100000001100110000101111000000000100000000000
000000010000001001000000000001011001101001110000000000
000000010001000011000111000111101110001110000000000100
000001010100100000000010011001110000001000000000000000
000010010000000101000011101000011110000000000000000000
000001010000000000000011110001010000000100000000000000

.logic_tile 4 15
000000000010000011100000000011101100101001110000000000
000000000000001101000000000001011010101010110000000000
101000000000000101100111100111000001000000000000100000
100000000000000000000100000000101101000000010010000100
110010000000010101000010000000001110000000000010000000
100000000110000000000000001111010000000100000000000001
000000000000000101100011101011111110001110000110100100
000000001100000001000010001101100000001000000001000110
000000010000000000000111100001100001000010000000000000
000000010000000000000100001101101100000011100000100000
000000010000000011000010000011100001000010110101000000
000100010100000111100010000001101000000000010000000100
000110110000000000000010111111100001000010010100000000
000100010000010000000011110101001011000010100010000000
000000010000000101000000000101111111000110000100000001
000000010101111111100000000000101010101000000001000000

.logic_tile 5 15
000100000001110001000010110000001000000000000010000001
000000000110000101000110000011010000000100000001000000
101010000000100111100000011000000000000000000100000100
100000000000010000100010001111000000000010000000000000
110010000011001111100000001111111011110011110000000000
110000000000000001000000001101001010001000010000000000
000000000000001111000010010000001101000110100000000000
000000000000000111100111110101011000000100000001000000
000001011011000000000111001001011011110011110000000000
000010010000000111000111111011001010000100100000000000
000001010001000111000000000001101010010000000000000000
000010010000100111000011010000101101101001000000000000
000010010001010000000010001111101110000110000010000000
000000011010000000000011110011010000001010000000000000
110000010000001000000000001001001001010111100000000000
100000010000001011000011111101011100001011100000000000

.ramb_tile 6 15
000000000000010000000000000000000000000000
000001000001100000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000010001000000000000000000000000000000
000010010100100000000000000000000000000000
000010010000000000000000000000000000000000
000000010000000000010000000000000000000000
000000010100000000000000000000000000000000
000010011010000000000000000000000000000000
000010110000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 15
000000000001011000000010001000011111000110100000000000
000001000110100111000000001111001011000000100000000000
101000000000100000000010110000011000000100000010000000
100001001001010000000111001011010000000010000000000000
110000000000011111100011100011101100000100000000000000
010001000111110001100100000000010000000001000010000000
000100000000000101100111000001000001000001100000000000
000000000000000000100100000011001111000001010001000000
000010010110001101100111011011011100000101000000000100
000000011110000111100111100101010000000110000000000000
000000010000000011000011100000000000000000100100000000
000000110000000000000000000000001010000000000000000100
000100010110011111000000000011011000000000110100000000
000000011011000011100000000111111011000001100011000000
000010011100000000000110110011001010101001010000000000
000000010000001111000010111001001110110110100010100111

.logic_tile 8 15
000000101000100001100110001001001101100000000000000000
000001001100010000000100001001001101110000010010000000
101000000001000001100111001000011111000110000000000000
100000001010100000000010010101011110000010100000000000
110010100001110000000111010001011111000100000000000000
110000000000110000000111110000011001101000010000000000
000010000100001000000000000111101010000100000000000000
000001001110100111000000000000010000000001000010000000
000100010000101001100000000001100000000000000101000000
000000010001010111100000000000100000000001000000000000
000000010001110000000010010001101100001101000000000000
000000010000100000000011101101100000000100000000000000
000000110000000011000011100011111010000110000000000000
000001110000000000100100000111100000000101000001000000
110000010000000001000111011011100000000001110000000000
100000011110000011000010000001101001000000100000000000

.logic_tile 9 15
000001000000001111100000000111111000000000000000000000
000000100110100001000000000000110000001000000000000000
101001001000000111000110000001101100000111000000000000
100000100000000101000100000111010000000010000000000000
110010100001110001100111111000011000000100000001000000
110010000010010111000010100011000000000010000000000000
000001000000000000000000000001011100011101000000000000
000010100000010000000000000001011011101111010010000000
000000010000001111100000000000011000000100000001000000
000000011100001111000011110011000000000010000000000000
000000010000101000000111100101000000000000000100000110
000000010000001111000110110000000000000001000010000000
000001010001010000000010000011100000000000000000000000
000000010110000001000100001101100000000011000000000010
000000011011100000000110100000011110010110000000000000
000000010000010000000111100101011100010000000001000000

.logic_tile 10 15
000010101111000001000110000001001100000100000000000100
000000000100000000000010110000110000000001000000000000
101001000000000011100000011000000000000000100000000000
100010000000000000000011101101001110000010000010000000
110010100111110000000000000000001110010000000000000000
110010100000010000000000000000001001000000000000000000
000000000101011000000000000111101100111000110010100001
000001000000101001000011000001101111110000110001000010
000000011011010000000111101001001110011100000000000000
000000110000000111000000001111011100101100100000000010
000000010000100000000000001000011001010000000000000100
000000010001000000010000000101011000010110000000000010
000000110000000000000011111000001000000100000000000010
000000010110000101000010000111010000000010000000000000
000000010000010101000010000000001000000100000100000000
000000010010000000000100000000010000000000000000000000

.logic_tile 11 15
000000000001010000000110000011101000001100110000000100
000010100000010000000000000000001111110011000000010000
101011001110100000000110100011100000000011000000000000
100010100001000000000000001001100000000000000000000000
110010000000010000000000000001100000000000000010100001
100000000000100000000000000000101110000000010010000000
000100000000000111100000000101100000000000000110000000
000000000000000000100000000000000000000001000001100111
000000010000000000000000000000001001010010000000000000
000000010000001111000000000000011100000000000000100000
000000010000000011100000000000000000000010000000000000
000010010001000001100010011001001110000000100000000000
000000011000000111000011000001011110000010000000000000
000000010001000111000000000000110000001000000000000000
000000010000001000000111011011011111000101110000000000
000010010000000111000011001111011110110010100000000000

.logic_tile 12 15
000010000011000000000000010111001110000100000000000001
000000001100100000000011110000010000000001000000000000
101000000000001111000111111111111001111001110000000000
100000000000000111100110000001111010111101110010000000
010000000001101011100111100000000001001100110100000000
010000000000110001000100000111001100110011000000000000
000000001000000000000000000000001010000100000000000000
000000001100000101000000000111010000000010000000000000
000000010000001000000111001011000000000000100000000000
000000010001011111000000000001101100000000110000000010
000010110000000000000000000000000001000000100000000000
000001010000001111000000000111001001000010000000000000
000011011111110101100000000111111111100011100000000000
000011010000111101100010010101011110101000110000000000
000000010110000111100111010000000000001100110000000100
000000010001010001000011010101001110110011000000000000

.logic_tile 13 15
000000001111000000000110100000001001001100111000000000
000000000110100011000000000000001000110011000010010000
000010001010101101100000000000001001001100111000000000
000001000001001111000000000000001010110011000010000000
000111100001100000000000000011101000001100111000000000
000100001110100000000000000000100000110011000000000001
000000000000000000000000000000001001001100111000000000
000000000000001011000000000000001000110011000000000100
000100010010000000000000000111001000001100111000000000
000100110000000000000000000000000000110011000000100000
000000010001110000000111110011101000001100111000000000
000000010001110000000011100000100000110011000000000000
000000010001010000000000000000001000001100111000000000
000000010000001111000000000000001000110011000000000000
000000110000000000000000000000001000001100111000000000
000001010000000000000000000000001001110011000000000000

.logic_tile 14 15
000000101010100000000111110000000001000000100100000000
000010000001010000000111110000001111000000000000000010
101000100000000000000000001011001101011101000000000000
100001000100000000000000000101011011000110000000000000
010010100110000000000000011101101000000100000000000000
010011101101010000000010000101010000001101000000000000
000000000001011011100000010000000001000000100110000000
000000001110101011100011000000001100000000000001000000
000010010000001001100000000000001110000100000100000101
000001010000000111000011110000010000000000000000000100
000000010000100001000000000000000000000000100101000000
000000010001000000100000000000001011000000000000000100
000100010001000001000010000011000000000000000100000100
000100011110000000100011100000000000000001000000000010
000000010000000000000111100111001110000100000000000000
000000011010000000000000000000100000000001000000000000

.logic_tile 15 15
000000000000000111000111011001101111001001010000000000
000000000000001001000011110001001101000000000000000010
101000001000001001100000000000001110010000000000000000
100000000000000001000010011101001101010010100000000000
000000000000001001100000001011101010001010000000000000
000010001010001111000011101001000000001001000000000000
000000000000000111100011101101001110001101000110100010
000000000000001011000110100101010000001000000000000000
000001010110000111000011101111011010001000000000000000
000010010010100111100110000111111101101000000000000000
000000011011100001100000010001011010000111010000000000
000010111110110000100011000011001000010111100000000000
000100110000110001000110111000011111000110000000000000
000101010000100011000111101101011111010100000000000100
010000110000001001000010011011001000110110100000000000
000000010100000011000010010111011001100001010000000000

.logic_tile 16 15
000001000000000111100000010000001000001100110001000000
000000000000000000100011000000000000110011000000010000
101001000000010111100000000000011110000000100000000000
100000000000001001000011100111001000000110100001000000
110000000000010000000111011011000000000001100000000000
010000000000001011000010100111001100000001010000100000
000000100100000101100111001001101010101110000000000000
000001100010000000100100001011011011001111000010000000
000000110000100111100000011000000000000000000100000000
000000010001000111000011111101000000000010000000000001
000000011000000000000011100001011001010110110000000100
000000010100000000000100000101111000100010110000000000
000000111000001000000011101111111100101111000000000000
000110110000000111000100000101111111000111000000000001
000000010000010011100110100000011110000100000100000000
000100011010000000000110010000010000000000000000100000

.logic_tile 17 15
000100000000000000000111010011101000001100111000000000
000000001000010000000011000000101011110011000000010000
000110000000000000000000010011001000001100111000000000
000001001010000000000011110000001101110011000000000000
000000000000001111100111100101101000001100111000000000
000010100010000011000000000000001101110011000000000000
000000000000001000000000000001101001001100111000000000
000000000000000111000000000000101100110011000000000000
000100010000010111100010000011001001001100111000000000
000000011000000101100010100000001100110011000000000000
000100010000000101000010100111101000001100111000000000
000100010000001101100000000000101010110011000000000100
000000010001010000000000000001001000001100111001000000
000000010000100000000000000000101010110011000000000000
000000011110000000000010000001001001001100111000000000
000000010000100000000110100000101111110011000000000000

.logic_tile 18 15
000010100001000111100010000111000000000000001000000000
000000000100100000000100000000100000000000000000001000
101010100000000011100110010001100000000000001000000000
100000000000001001100010110000101000000000000000000000
010000000000000111100111010001101000001100111000000000
110000000000000000000010000000101010110011000000000000
000000000000001101100000000101001000001100111000000100
000000000000000001100000000000001110110011000000000000
000000110000000000000000000011101000001100110000000000
000001010000000011000010000101000000110011000000000000
000001011100110001100000001000001101010000000100100010
000010010000010000000000000101011110010010100000000000
000000111010101000000000011001101001111000110000000000
000010110001011101000011100101011000110000110001000010
111001010000000000000000000011001100000000100100000010
100010010000000011000000000000011011101000010000000000

.ramb_tile 19 15
000000000001010000000000010101111000000000
000000010100000000000011110000010000100000
101000001000101000000111100101111010000000
100010000001011111000000000000010000100000
010000000000000000000010000111111000000000
010000100000000000000000000000010000100000
000100001010011111100111110101011010000000
000000000101001011100011111111110000000001
000000110100001000000010001101111000000010
000001010000000111000000000011110000000000
000000010000001000000000000111111010000000
000000010001001001000000000111010000000000
000011010001001000000110010011011000000000
000011010000001001000110011111110000100000
010100011001010001000000011011011010000000
010000010000000001000010011111010000010000

.logic_tile 20 15
000000000000000011100011100000001011010000000100000000
000000100001010000100100000000001101000000000000000001
101010000110000000000000010011011010000111000000000000
100000001110000000000010010001000000000001000000000000
000000000100000011100011000000001110000010000000000000
000000000001011011000000000000010000000000000001000000
000001001010101001100010010101011010000111000000000000
000000100000000011100011001001000000000010000000000000
000000010000000000000110101000011010010010100000000000
000000010000001001000000001001001100000010000000000000
000010111010000000000000000111100001000000000100000000
000000010000100000000010000000001011000000010001000000
000000010000000000000000010101100000000000000100000000
000000010000000000000011000000101011000000010001000000
110000010001101001000000001101100000000001000010000000
100000010010110001100000000111101101000011100000000000

.logic_tile 21 15
000010100001001101000110000111100000000000000100000000
000001000000101001000000000000000000000001000010000000
101001100000000111100110000011011011000001110000000000
100011000000001111000010100001011101000000100000000000
110100000010000111100111100001001100001101000000000000
110100000000000000100100001101001000001000000000000000
000000000000000001100111011101111001011101010000000000
000000000000000000000011100001001100011110100000100000
000000010001011111000011100001011000010100100000000000
000100010000101011000100000000111000001000000001000000
000010110001000101100011000111111110101111010000000000
000001011010110000000000001011101111010111110000000000
000000010001010000000010000000011110000100000100000000
000000010001010000000110000000000000000000000000000001
000010110000101011100011100001101011010010100000000000
000000011000011111000000000000101011000001000000000000

.logic_tile 22 15
000000000000000101000110010111001110000010000000000000
000000001100000101000011101101010000000111000000000000
101000000000100000000110000000011011000000100001000000
100000000001010000000000000001001101000110100000000000
010000101100000000000110011000000000001100110100000000
010001000000000000000111111011001101110011000001000001
000101101100000011100000000101011110000010100000000000
000011100000000001000000000000101011001001000000000000
000000010000110000000010010001100001000001000000000000
000000010111010001000010000001101010000011010001000000
000000011110000001000010011111001110011111100000000000
000000010001000000000010110101101101101011110000000000
000000110010001001000010010000001001010100000000000000
000001010110001001000011110001011111000110000000000000
110000010000000111100010001101001100000111000000000000
100000011000000000000000000011100000000001000000000000

.logic_tile 23 15
000100000000010111100010100101011011010000000000000001
000000000001000000110011110000101110101001000000000000
101000000000001000000011110111100000000001000000000000
100000000000001101000111010111101010000011010000000000
110001000000000001100010000001011101010010100000000000
110010100000000001100010100000001100000001000000000000
000010000000000000000111000000011100000100000100000000
000001001010001011000100000000010000000000000000000101
000010110010001000000000000111111000000011010000000000
000000010000001001000011000011011101000001000000000000
000001010001111001000000000101011011000100000000000000
000000110001011111000011010000111110001001010000000000
000000010000001000000111101000000001000000000000000000
000000011110001001000000001001001000000000100000000000
000000010011011001000110000001001010000111000000000000
000001010000000101100000001001100000000010000000000000

.logic_tile 24 15
000001000000000000000000000000000000000000000000000000
000000000001000000000011110000000000000000000000000000
101000000000000000000000000000000000000000000100100001
100000000000000000000000001111000000000010000000000010
000000000000000000000000000000000000000000100100000000
000000001010000000000000000000001001000000000000000000
000000000000000001000000010000000000000000000000000000
000010000110000000100010100000000000000000000000000000
000000010000000111100000010101101101101101010000000001
000000010000000000100010001011101010101110100000000100
000000010101000000000000000000000000000000000000000000
000010110011110000000000000000000000000000000000000000
000000011101010000000000000000000000000000000000000000
000000010000100000000010010000000000000000000000000000
010001011100100000000000000000000000000000000000000000
100000010001010000000000000000000000000000000000000000

.dsp0_tile 25 15
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000100000110000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010010100000000000000000000000110000110000001000
000000010001000000010000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000001010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000010000000000000000000000110000110000001000
000001000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000000100000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
101010000000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
110000000001000000000000000000000000000000000000000000
110010000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000100000000000000000000111000000000000000100000000
000000000000000000000000000000000000000001000010000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000001000000110100000000000000000000000000000
000000000000001011000000000000000000000000000000000000
110000000001000000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000001000011110111000000000000000100100000
000000000000000111100010010000100000000001000001000000
101000000000000001000000000001000000000000000000000000
100000000000001101100000000000101000000000010000000000
110000000000000001100000010000000001000000100110000000
010000001000000000000011110000001011000000000000000000
000100000000001011100010001101111110101001010000000000
000100000000000001000000000001001001110110100000100000
000000000000000000000010001011101100000001010000000000
000001000110001001000011101011011100001000000000000000
000000000000000111000110111111001011010100100000000000
000000000110000000100110001011001010111110110000000000
000000001100000101000000010101000001000011110000000000
000000000000000000000011010011101000000000010000000000
110000000000000001000000000001000000000000000110000000
100000000110000000000000000000000000000001000001000000

.logic_tile 3 16
000000101100110011100010101101101110000010000000000000
000000000000011111100100000011001010000000000000000000
101001000000001001100011110001001111100111000000000000
100010000110000111100010001111001110101100010000000000
010000100000001001000010010011011000000010000000000000
110000000110000001000010000011101101000000000000000000
000000000000000101100110010001111010100000000001000000
000000000000000111000010111001111010000000000000000000
000010100000000000000011100000000001000000100110000000
000001000000100001000011010000001110000000000000000000
000010100000000000000111100001111011010100000000000000
000000000000001111000011000000001101001001000000000000
000000000000001011100000011001011001000010000000000000
000000000000000011000011111011011111000000000000000000
000000000000000001100010000000000001000000000000000000
000000001110000001000100001101001011000000100000000000

.logic_tile 4 16
000000000101000001100010100011001001000001000000000000
000000000000000101000111111011111001101000000000000000
101000100000100000000010000000000001000000100100000000
100001000001000000000111100000001001000000000000000000
010000000000001001000000000101100000000000000010000100
010001000110000011000000000000001111000000010000000100
000000000000110111100010101011101010010111100000000000
000000001101010001100000001111101000001011100000000001
000100100000000000000011110111100001000001100000000000
000101000000000000000011100001001010000010100000000000
000000001110000011100000010101101110000000000000000000
000000000000000000100011000000110000001000000001000101
000000000000010000000110100000001010000000000011000000
000000000010000000000000001111000000000100000000000000
110000000000000000000000010111000001000000000010000000
100000000000000111000011100000101100000000010010100000

.logic_tile 5 16
000000000000000000000011111101100000000010010100000000
000000000001000000000111110101001110000001010010000000
101010101100001011000010100000001101000010100000000000
100001000000000101100011000111011000000110000000000000
110000000000011000000111111000011001000100000000000000
100001000000000011000111110111011100010100100000000000
000110101000001111100011100000000001000010000000000000
000101000111010101100111111101001011000000000000000000
000010100000000001100000011000001001010010100100000001
000001000110000000000010001001011000010000000011000001
000000000000000000000000000101101010000010100100000001
000000001110000111000000000000111100100000010011000000
000000000000001011000000001101011010001001000000000001
000001000000100111000000001111011001000101000001100000
000000000000000001000011100000001111000010000100000000
000001000010001001000100000011001110010110000000000011

.ramt_tile 6 16
000000000001100000000000000000000000000000
000000000100000000000000000000000000000000
000010001110000000000000000000000000000000
000000000000000000000000000000000000000000
000010100001000000000000000000000000000000
000011100000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000110000000000000000000000000000000
000001000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000010000000000000000000000000000
000000001010100000000000000000000000000000

.logic_tile 7 16
000000000010011000000111010000011001010010000000000000
000000000000001111000111100000001101000000000010000000
101001000000001101000000001101101011000010000000000000
100010101000000001100000001111101100000000000000000000
000001000000000111000111100001000000000000010100000001
000000100110101001000111111001101111000000000000000000
000100001000000111000010000101101101000010000001000000
000101001100110001100111011101001101000000000000000000
000001000001011001100111101111001010000010000000000000
000000000000000111000011101111101101000000000000000000
000100000110101111100010001101011101110011110000000000
000000000001010111000110010001101010001000010000000010
000010101010000000000010011000001100000100000000000000
000001000010000000000011101111010000000010000010000000
110000100110000000000010001001011000100000000000000000
100001000000000000000010001101001100000000000000000000

.logic_tile 8 16
000000100000000111000000000111100000000000000100000100
000001000110001111000000000000001000000001000000000000
101001100000100000000000001000000000000010000000000000
100011001010000000000000001111001101000000100010000000
000100000000000000000110001101011011000001000000000000
000000000000001001000000000111001111000100000000000000
000001000110101000000111000101100000000010010000000000
000010001101000111000100000111101111000001110000000000
000000100000001000000010110001000000001100110000000000
000001000000000001000111100011000000110011000000000000
000011000111100111000011100111001110010001000000000000
000011000000110000000110000111011111000100010000000000
000000001110000011100010000011101110001001000000000000
000000000000000101100110111101001101000000010000000000
010100000001011001100110011011100000000011000000000000
100110101110000001000011011011100000000000000000000000

.logic_tile 9 16
000000000001000011100000001111000000000011000000000000
000000000011100000100010110101000000000000000001000000
101000001000000000000010101111101010000001110000000010
100000000000000000000100001011001000000000010000100000
110100000001000111100010000000000000000000100100000000
110100000000101101100000000000001011000000000000000000
000010000011000101000111010001000000000011000000000001
000010101100000000100111000111100000000000000000000000
000010100000000001000000001111001101000100000000000000
000011101000100000000000001101101101000000000001000000
000001001000000000000110110000000000000010000000000001
000010001110000000000011010101001110000000100000000000
000000001110000001000011110011111010001101000000000000
000000000010001001000111010111111010000100000010100000
110010100000100101100000001000000000000010000000000000
100001100000010000000000001001001110000000100000000010

.logic_tile 10 16
000000001000100000000111111000000000000000100000000000
000000001011001001000111100101001000000010000001000000
101011000000000000000000000101100000000000000001000000
100011100010000000000000001001000000000011000000000000
110000000000010000000011011000000000000000000100000000
100000000010000000000111111111001001000000100000000000
000000000000001111100011111111001010001011000100100010
000001000000001011100111111111010000000001000000000000
000000000001010000000111100101001100001101000100000000
000000001010100000000000000111110000000100000001000000
000110001100000000000000000000000001000000100100000010
000101000000000000000000000000001011000000000000000000
000001100000001001100000001111011011101001000110000010
000010100110001011100000000111001011011001000010000000
000101000001010011000011010101111111100001010110000010
000010000001110000100011110111101010100010100010000000

.logic_tile 11 16
000010000000000001100010100011100000000001000000000001
000001001100000000000000000101100000000000000011100000
101000000000100000000110100000011100000010000000000100
100000001111000000000010111001000000000100000000000000
110000100000000111100011101001111011101000100001000100
100001000110100000100111110101111110000000100000000001
000000000110011101100000010000011110010110000111000000
000000000000100001000010101011011100010000000000100010
000110000000110011000010010001001001001100110000000000
000001000011110000000011110000011001110011000000000000
000000001000000111000010000111101010001011000100000000
000000000000000011100100001101110000000001000000000100
000000000100000000000000001011111010001101000000000100
000000000000001111000000001001000000000100000000000000
000010000000000001100011100011000000000000000000000001
000000000001000000000000000111100000000001000000000000

.logic_tile 12 16
000000000000011111100000000001101110001010000000000000
000000100110100011000010100001110000000110000000000000
101001000000001000000111011001001100100011110000000000
100010100000000111000110101101101011000011010000000000
000000101011001001100000001000011100000100000000000000
000001000000100101000010010011010000000000000000000000
000000100000000000000000000000000000000000100000000000
000010000001000000000010010101001000000010000000000000
000001000000001011100000001111011111001001000001000000
000000000000000001000000001001001000011000100010000000
000000001001010000000111000000000000000000100000000000
000000000000101111000100000101001100000010000000000000
000001100100000001000000010000001010000100000000000000
000001000000001001100010010111000000000010000000000000
010101000000000000000000000000001010000100000101000000
100100100001010011000000000000000000000000000000000000

.logic_tile 13 16
000000100000010111100110100001101000001100111000000000
000000000111000000100000000000000000110011000000010000
101111000000000101100000010000001000001100111000000000
100111000000000000000010100000001001110011000000000000
010010100000000011000010010011001000001100111000000001
110000000000100000100110100000000000110011000000000000
000000001000100000000000000001101000001100111000000000
000000000111000000000000000000100000110011000000000001
000110100000000101100000000111101000001100111000000000
000010100000000000000000000000000000110011000000000000
000000001101000000000000000101001000001100111000000000
000000000000100001000000000000000000110011000000000000
000010000001010000000000000001001000001100111000000000
000000000000000000000000000000000000110011000000000000
110000000000001000000000000000001000001100110100000010
010010100001010111000000000000001011110011000000000000

.logic_tile 14 16
000011000001001000000000010101011011110110100010000010
000010000010100101000011101101101010101001000000000000
101000000000000001100000000000011100000100100000000000
100010100000000000000011100000011101000000000000000000
110000000000000101100110000001111110010000000100000000
110000001010100000000010010000011100101001000000000000
000011100110000001000000011001000001000010110000000000
000000000001010111100010000111101100000000100000000000
000000000000000001000111110000001101010000000100000001
000000000000001111100110001011001110010010100000000000
000010001000000011000110001000011110000100000100000010
000001100010000000010110001011011100010100100000000000
000000000010100000000111001000001100010000000100000010
000000000001000000000000001001001010010010100000000000
000000001100000001100110011001000000000001010100000000
000000000000001001100010011101001100000010010000100000

.logic_tile 15 16
000000000000100000000110110000000000000010000000000010
000000000001000000000110101001000000000000000000000000
101000001010100101100111100000000000000000100100000000
100000000000010000100000000000001011000000000001000000
000001001011010111000000010111000000000000000100000000
000010000000000000100011000000100000000001000000000001
000000000000000001000010100000011110000100000100000000
000010101011000000100000000000010000000000000000100000
000010100000010000000000000000000001000000100101000000
000001000110000000000000000000001011000000000000000000
000001001010000000000000000101111010000110000000000000
000010000000000000000000001001010000000001000000000001
000000100000000000000000010001111001000010100010000000
000001001100100000000010110000101011000000010000000000
010000000000000000000010000000001010000100000100000000
100000001101000000000000000000000000000000000011000000

.logic_tile 16 16
000000000001010111100000000101101111000000000000000100
000000000000100011000011000000111101100000000000000000
101000000000001111100011010001100001000000000100000100
100000000000011001100011000000101111000000010000000000
000000000101010011100110010001101010000000000000000000
000000000100000000000111100001010000001000000000000000
000001100000000000000000000001001010000000000100000000
000010000001000000000011110000101101100000000000000000
001000001010000111000111100001000001000000000100000000
000000100000000001000000000000001000000000010000000000
000000001101010000000000000101000000000001000100000000
000000000000000000000010010001100000000000000000000000
000000000000000000000000011001101101100010100000000000
000000001101001011000010001111101110100001010000000000
110000000000010111000010010000001100010000000100000000
100000000000000000000011110000001110000000000000100000

.logic_tile 17 16
000010100110001111100110000000001000001100110000000100
000000000000000011100000000000000000110011000000010000
101001100111001111100000001000000000000000000100100000
100011001010100011100000000111000000000010000000000001
110100000000101011100010001001001110001000000000000000
010000000000011101100100000101110000000000000000000000
000000000000010001100000001101011110001100000000000000
000010100000001001000010000001010000000100000000000000
000000000001000000000111000101000000000000000100000010
000000000000010000000011010000000000000001000001000000
000000001100000011100010001001101011010010100000000000
000001000000000000100100001011011011110011110000000000
000000000000000000000011100011011100111000110000100000
000000000000000000000010110101101000110000110010100000
110011000001010000000011101111000000000001010000000000
100010000001011111000000000101101000000001100010000000

.logic_tile 18 16
000100000000100011100111000011000000000000000100000000
000000100000000000100100000000001110000000010000000000
101010101010000000000111000000001110010000000100100000
100000000111010000000100000000001001000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011001110000000100000000000
000000000100000000000111000000001110010000000100000000
000000001110000000000000000000001000000000000000100000
000100000000000001100000010000011000010000000100000000
000000000000000000100010010000011110000000000000100000
000000001100110000010000000111011010000000000100000000
000000100001110000000000000000010000001000000000100000
000000000000001111100000001000000000000010000100000000
000000000001011001000000001111001110000010100000000000
110010100000000000000110000111000000000000000100000000
100010100000000000000100000000001110000000010000000000

.ramt_tile 19 16
000000000000000000000000000101001100000000
000000000000000000000010010000000000100000
101000001010000000000011100011001000000000
100000000000000000000110010000110000010000
110000000000000000000000010101001100000000
110000001000000001010011010000100000000100
000100000000100011100000001001101000000000
000000000000010000100011101001110000000000
000001100000000001000000001111101100000001
000010100000000000100011111111000000000000
000000001010101000000111011101101000000100
000000000001000101000011111101010000000000
000010001010010000000111001011101100000000
000001000000001111000000001011100000000001
110010000010000111000010000011101000000000
110001001011011111100000000111010000000000

.logic_tile 20 16
000000000000001101000010101011101010101111110000000000
000000001110000001000011110101101111011110100000000000
101000000001011001000000000000000000000000100100000000
100010101000100011100011010000001111000000000000000000
010010000000000111000000001001011111010010100001000000
010001000000000111000000001111001101100000000000000000
000100000000000011100000011111011100010000100001000000
000000001111000000000010000001011001000010100000000000
000000001010001001100000000101111111010100110000000100
000000001000001011000010000001111001111100110000000010
000100000000000011100010011001111110010000000000000000
000100001111010000000010100111001100100001010000000000
000000000000000111100011101101011100010111110000000000
000010100000000000000110100101001101101111010000000000
000101001101000001000111001011001010010100000000000000
000110000000001001000010010001001100100000010000000000

.logic_tile 21 16
000000000000000101000110000111001010000010000010000000
000000000110000000000000001111111010010111100000000000
101000000000101111000000001000000000000000000000000000
100000100000000011100000000011001100000000100000000000
110000001011110001100000001000000000000000000100000010
100000000000000000000010100111000000000010000001000000
000001000010000000000010011001100000000001000000000000
000000000000000011000111111101000000000000000000000000
000010000000000111000000000000001110000100000100000000
000010000001000000100010010000000000000000000001000000
000000001110000011100000010000000001000000100111100010
000010001100000000000010100000001000000000000010000001
000000000000001001000111110001011011111100110010000000
000010100000000101000111100111101011101100010000000010
000001001001000001000000000011011100000010000000100000
000010100000100000000000001111111000101011010000000000

.logic_tile 22 16
000010000001000111000011111101001110000000000000000000
000000001110100101000110001101010000000111000000000001
101000000000001000000000000000011001010100100000000000
100000001110000001000010100111011101000100000000000001
110001000000001001000010001001011011110100010000100000
110010000000001111000010001111001000111110100001000000
000011000001001000000011100001011100000001000000000000
000000000000001111000000000011010000001011000000000000
000011000001010001000000000000000000000000000000000000
000000000000100000000000001101001010000000100000000000
000001000000100000000010000011100000000000000100000000
000000100101010001000110000000000000000001000000100001
000000000000010000000111110101000000000000000000000000
000000000000100001000111000000101001000000010000000000
110011001110000000000111000000000000000000100100100000
100011000000000000000000000000001001000000000000000000

.logic_tile 23 16
000010000000000000000000000000000000000000000000000000
000001000000000000000010100000000000000000000000000000
101000000000000101000000010000011111000110000010000000
100000000000000000000011011111011010000010000000000000
000000000001000101000000011000000000000000100110000001
000000000000110000000011001011001101000010100001000000
000001000000000000000000000001011000000001000000000000
000000100001000101000000001101110000001011000000000000
000100000010100000000011010001101110000001000000000010
000000000001001001000010000011010000001011000000000000
000000001000000000010111010000000000000000000000000000
000000000000001111000110100000000000000000000000000000
000000000000000000000000000011101100000001000000100000
000000000000000000000010010101110000000111000000000000
110000000000110000000111000000000000000000000000000000
010010001010010000000100000000000000000000000000000000

.logic_tile 24 16
000100000000010000000000010000000001000000001000000000
000000000000000000000010100000001111000000000000001000
101000000000101000000000000000000000000000001000000000
100010001011010001000000000000001011000000000000000000
110010100000000000000110000111001000001100111100000001
110011100000000000000010110000100000110011000000000000
000000000100000000000000000101001000001100111100000000
000000000000000000000000000000100000110011000000000001
000000000001000000000010000000001001001100111100000000
000000000000000000000000000000001000110011000010000000
000001000000000001110000000000001001001100111100000000
000000000001000000000000000000001100110011000001000000
000000100000000000000011010000001000001100110000000000
000001000000000000000110000000001001110011000000000000
110100000010100111100110000000011110001100110100000100
110000000000000000100000001011010000110011000000000000

.dsp1_tile 25 16
000011100000000000000000000000000000110000110000001000
000011100110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000100010000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000000001100000111000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
101000000000000000000000010000000000000000000000000000
100000000000000101000011010000000000000000000000000000
000000000000100011100000010101101100100000000100100000
000000000000000000000011011111101001101001010000000000
000010100000000001100000001001011100101001000101000000
000001000000000000000010001101101110000110000000000000
000000000000000011100000010111111010110100000100000000
000000000000000000000011010101011101010100000000000010
000000000000001000000011011001111000110111100000000000
000000000000001011000111011011011000110111010000000000
000000000000000000000011101101101011101001000101000000
000000000000001001000000001011111010001001000000000000
110000000000000000000000000000000000000000000000000000
100000001110001001000000000000000000000000000000000000

.logic_tile 2 17
000000000000000000000000000101100001000000010000000000
000000000000000000000011100011001001000000000010000100
101010000001000000000000011000000000000000000100000000
100001001010100111010011000011000000000010000000000000
010010000000000000000011101111101100101001010010000010
110000000100000000000000001001011001111001010000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000010011000000001000000100010000000
000000000100000001000011010001001100000000000011100000
000000000000000111100000001000000000000000000100000000
000000000000000001100000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000011000000000000000100000000
000000000100001111000010000000100000000001000000000000

.logic_tile 3 17
000000101110000000000011110001101101000110100000000000
000001000000000000000110010000011000001000000001000010
101000000000000001100111100000011100010100000000000000
100000000000000101100000000101001001010000100000000000
110000100000000000000000001111011101000010000000000000
110000000100000001000000001011011110000000000000000000
000010100000001001100011110011011010000000100000000000
000000000000000001000111010000011111000000000000000000
000000000000101000000111000101101100010110000000000000
000001000000011011000110000000111001000001000000000000
000000000000101001000111100011000001000011100000000000
000000000000010001000110001011101100000010000010000000
000000000000001000000111010101011011000110000010000000
000000000000000011000010000000001010000001010000000000
000100000000000001000000001000000000000000000100000100
000100000000000000100000001001000000000010000000000000

.logic_tile 4 17
000011100000001000000000001000000001000010000000000000
000000000000000001000000001101001111000000100000000000
101000000000100101000011101000000001000010000000000000
100000000000000101000100000011001001000000100000000000
010000001110100000000111100101011010000010000000000000
110000000110010111000010100000100000001000000000000000
000010001110001011000010110111011010000010100000000000
000000000000001111000011110000001110101000010000000000
000000100000000001100000010011101100000010000000100000
000000000011010000000010001011101000000000000000000000
000010100000000111000110000000000001000000100110000000
000000000000000000100000000000001011000000000000000000
000000000001001111000000000000000001000000100110000001
000001000000000111000000000000001000000000000000000000
000000001011000000000010001000000000000010000000000000
000000000000100000000000000001001010000000100000000000

.logic_tile 5 17
000100000000001101000000001000000001000010000000000000
000100000000000001000011111011001010000000100000000000
101010000001000000000010110111101111010000000000000100
100001000010000000000011100000001111100001010000000000
110000000000000111000011100001000000000000000100000000
110000000001001111100100000000000000000001000010100000
001000000000000101000110001001011000010000000000000000
000000000100000000100011001011011111000000100000000000
000000000000000000000010000101101110010001000000000000
000000000000000000000111101001101010001000100000000000
000000100000011011100010010101111101010000000000000000
000001000100000011110110011011101110000000100010000000
000000000000110001000010001011111000001101000010000000
000000000001110001100011111111011101000100000000100000
000010000000101111000111000000001010000010000000000000
000000000101010001000111010101010000000100000000000000

.ramb_tile 6 17
000010100000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000100101000000000000000000000000000000
000001000000100000000000000000000000000000
000010100000100000000000000000000000000000
000001000001010000000000000000000000000000
000000000000110000000000000000000000000000
000010101001010000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000100001110000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 17
000000000000000001000010000111000000000000000100000001
000000000000000000100000000011000000000010000000000000
101000000000010011000000010011111101101111010000000000
100000001001000111100010001011101101000011110000000000
010000101000000101000111011001011100010000000010000001
110011000000101001100010011111001111101001000000000000
000001000000100111100011000001101111010100000010000000
000010101001010000000100000000001000001000000001000000
000001001111001011000111001111001011100000000000000000
000010100000100111000000000101111011000000000000000000
000000001010000111100111100001111000000001000000000000
000010100000100001000110000101100000001001000001000000
000000000000001001100010011011001101110010110000000000
000000001010000001000111100011101101101011010000000000
110001000000000000000010000101000000000011000000000000
100010100001010000000100001001000000000000000000100000

.logic_tile 8 17
000010000001011111100011111101101111110010110000000000
000010000000101111100110001001011100010111100000000000
101000000110110011100000011101111110011110100000000000
100000000001111111000011010001011011101110000000000000
000010000010000000000000010111101001010001000000000000
000000000000000000000010110001111000001000100000000000
000000000001011001000000011011011100000001000000000100
000000001000001011000010000111010000001001000011000000
000000000000101001100000010000011010000000000010000000
000000001000010001000010101001010000000100000000000000
000000000000000111000010100111000001000001000100000000
000000000000000001100110000011001100000001010001000000
000000000000000001000111010001011101010001000000000000
000000000000000000000011001011011110001000100000000000
110000000100000101100010000000001111010010000000000000
100000100001000001000110100000011111000000000000000010

.logic_tile 9 17
000000000000000000000000000011001111000000000000000000
000011100000000111000010100000011001001001010000000000
000000000100000101000000000000011110010100000000000000
000010000001000000100010011011001111000100000011000000
000010100000000111000000010111011100000100000010000000
000011100001000000100010111011110000001100000000000000
000000000001010001000000000101100001000010000000000000
000000000100100000100000000000001000000000010000000001
000000101010001111000111100111101011001000000000000000
000001000000000101100111001001011101101000000001000000
000110000000110000000110100001001110000100000000000000
000001000001010000000011111111010000001100000001000000
000001000000010011100110100111011110000001000000000000
000000100100000000000010100101110000000110000000000010
000001000000000101100000000111001100000100000000100000
000010000000000001000010011111000000001100000000000000

.logic_tile 10 17
000000000000000000000000001101101100110110100000000000
000000001010000000000000000011011100110101100000000000
000000100001000000000011101011011000110010110000000000
000001000010000101000000000101001101101011010000000000
000000001000100000000000010011111010100111110000000000
000001000011010001000011110011001111010010110001000000
000000000000000000000000001111001101111110000000000000
000000000000001001000000000101101111101011010000000000
000011000000000000000010100101011010100111110000000000
000010100000100101000000000011101111010010110000000000
000000000001011111100000001111001100111110000000000000
000000000100101011100000000101101010101011010000000000
000000001000001111000010100001101100110110100000000000
000010000000000111100000000111111100111010010010000000
000000000010000000000000011011001110111110000000000000
000000000000000000000011010101011110101011010000000000

.logic_tile 11 17
000000000000010000000010100101011111101111010000000000
000100000100001101000100001101001100000011110000000000
101000000000101000000010111000000000000000000100000001
100000000000010001000111011011000000000010000000000000
110010000000000111100010101000000001000010000000000100
000000001110001101000100001001001110000000100000000000
000000000000100000000000010011011000000100000000100000
000000001101011101000011111111000000001100000001000000
000000000001010000000010000111101000111110000000000000
000000000110001011000100000001011010010111100000000000
000000000000000000000011010011111111100001010000000101
000000001101000001000110010111111011100011110000000010
000010000110001000000000001011011011100000000000100001
000000000000001111000010111011101111011001000000000010
000000000000101101000110001111111101000001110010000100
000000000000000011100100000101111001000000100010000100

.logic_tile 12 17
000010000000011101100000000000011001010000000100000101
000010000000000111000010010001011001010010100001000000
101000001100000111100010100111011011101110100000000010
100000000001010111000111101011101111011100000000000001
110000000001110101000010000001101100010100000100000000
010000000001000111000000000000101001100000010000000100
000010000001111101000000011111011110010001000010000000
000001000000011101100011100011011111001000100000000000
000010000000010111000010110001111010000100000000000001
000001001011010000000111100000011010001001010000000000
000000001100000011100011100101011001000000000000000010
000000000000000000000110000001101110001000000000000000
000000000000000001100110010101101010000101000000000010
000000001110000000000110010101000000001001000000000000
000100001110100000000111001011100001000001110100000110
000100000001001111000010111001101101000000010000000000

.logic_tile 13 17
000010100000011000000110001000011011010100000100000000
000000000000001001000000001111001011010000100000000001
101000000000000111000010101111111000001000000100000000
100001000100000101000000000011100000001110000000000001
110000000000000011100000000011000001000001010110000000
110000100011001101100000000011101111000010010000000000
000000000000011101000111000011011110000000100100000000
000100000000000001000010100000111010101000010000000001
000000000000011000000110100001000001000001010100000000
000001000000000001000110000101101111000001100000000001
000010100000000001100000000101111111000000100100000001
000001001100000001000000000000011111101000010000000000
000000001100010000000111100101111001000100000100000000
000010000000000000000100000000111111101000010000000001
000100000000100000000010110001011101010100100000000000
000101000000010000000110000000001000000000010000000100

.logic_tile 14 17
000100001010000000000000010001100000000000001000000000
000100000100000000000010000000100000000000000000001000
101000000000100001100010010000000001000000001000000000
100000000000000000000110000000001011000000000000000000
110000001100100000000110000000001000001100111100000000
110000000001000000000000000000001001110011000000000010
000010000000001000000000000101001000001100111101000000
000000000110000001000010000000100000110011000000000000
000001000000000000000000000101101000001100111100000000
000000000100000000000000000000000000110011000010000000
000000000110000000000110000000001001001100111100000000
000000000000000000000000000000001000110011000010000000
000000000000000000000111100000001001001100111100000000
000000100000000000000100000000001001110011000010000000
110100100000000000000000000000001001001100111100000000
100101000001000000000000000000001101110011000000000000

.logic_tile 15 17
000000000001001111100000010001000000000010000000000010
000000000000101111100010100000000000000000000000000000
101010000000000001100110110101100000000000010000000000
100000100100000000000010101111101101000001110000000000
000000001110100001100110100011111010100000000000000000
000000000001010000000010011101111001000000000000000000
000000000110001101100110001011011110000110100001000000
000010100000000101000011110111111011001111110000000000
000000000000000001000010001001111011100000000000000001
000001000000100000000111100101101001000000000000000000
000101000100001011100111000011111111000100000000000000
000100100000010011100010000000101100101000010000000000
000000000010000000000000010001101100010000100010000000
000000000000000000000011110000101000000000010000000000
010011000000000011000011101101011100001001000110000010
000001001000000001000000000001000000000101000010000000

.logic_tile 16 17
000100000000100011100111001101101001010110110000000000
000001000011000000100100000101111100100010110000000000
101000000001100011000000001101011101000010000000000100
100000000000110111100010111111111000000000000000000000
000000000000001011100010101001001110010111100000000000
000000000001000001100010110001001111000111010000000000
000000001011000111000111101101001101000111010000000000
000010101000101111000010100101011101010111100000000000
000010100000000111000110010000011100010000100000000010
000001000110000111100011100111001100010100000000000000
000011100010010011000111111101111100001000100010000000
000011000000000001000110100111101100000100100000000000
000000001110001111000011101111001011100001010100000100
000000000000000111000011111111111110000010100000000000
110000000000001011000010010111111000001001010100000010
100001000000000111100011101011111010101001010000000000

.logic_tile 17 17
000000000100001011100011000001001010000000000100000100
000000000000001011100000000000000000001000000000000000
101101000000010011100111110101011001010100000100000100
100010000000000000000011011101111011111000000000000000
000000000000000001000111100011101100111111000000000000
000000000111001111000110100111101101010110000000000000
000010000000000000000111010000011010010000000100000000
000000001000000111000011000000011010000000000000000010
000000000000000001000000010001011111000000100000000000
000000000000000000000010010000101110001001010010000000
000000001000000000000010000001000001000001010000000000
000000000001000000000100000111001001000010010000000000
000000000100101011000000010101111000000000000100000000
000000000001010101000010100000001010100000000000000000
110100000001100001000011100111100001000001000000000000
100001000001111111100100001111101110000011100010000000

.logic_tile 18 17
000000000000000111100110001001100001000000010101000100
000010000001011001100100000111001101000001110001000000
101000000000000101100111101101001101101001010000000010
100000001100001111000111001011001011110110100000000000
000000000001010011100111000001000001000001100000000000
000000000001010111000010011111001010000010100000000000
000000000000000111000111010000011001000110100000000000
000001000000000000000111111001011001000100000000000000
000001000001000000000000001000011101010100000110000000
000000100000000001000000000111001011010000100000000000
000000001100011001100111100000011100000100000000000000
000000000000100001000110110101001111010100100000000000
000100000110000001000110001000011000000110000001000000
000000000000000000100011110001011000000010100000000000
010000000001110011100000010111001011011111110000000000
000000000001010000000011101101011111111111110010000000

.ramb_tile 19 17
000000000000000000000000000000000000000000
000000010000000000000000001011000000000000
101001000100100000000011101101100000000000
100010000001010111000011100111100000011000
110000000000000111000111100000000000000000
110001001111000000000100000101000000000000
000001000000001011100010001101000000000000
000000100000001011100000001111100000011000
000000000000000000000000001000000000000000
000000000010000000000011001001000000000000
000000000110000000000111001001100000000000
000000101101001011000100000101000000010100
000000000000000000000011101000000000000000
000000000000100000000000000101000000000000
110000000000001111000000011011100001000100
110010100000001011100011011001001101010000

.logic_tile 20 17
000000000110011111100000000000011000000100000100000110
000000000000001011100010010000000000000000000000000000
101000000000000001000010100001001101000010000001000000
100000000000001111100000000001001001010111100000000000
110010100000000000000000001101101110000101000010000000
010000000001000011000011101101000000000110000000000000
000000001101010101000110011000011101010010100000000000
000000000000000101000011000111011011000010000000000000
000000000000001001000010010101001100000000100000100000
000000000000000101100011100000011001001001010000000000
000011001000010000000000010001011011000010000000000000
000011100000100000000011001101001111010111100000000100
000000000000000000000110000101101100010100100000100000
000000001000000001000000000000001111000000010000000000
000100000000101000000110010111111001000110100000000000
000000000001000111000110100000101110001000000000000000

.logic_tile 21 17
000000000000000000000010110101001010000000000000000000
000000000111000000000111100000100000001000000000000000
101011100000001011100000000111100000000010100000000000
100001000000000111000000000000101110000000010001000000
110010000000000001000000010111101001111100110000000000
010001001010000111000010001001011110101000110000100000
000000000010000000000110011001011010111001100000000000
000000000000000000010010111101111001110110100001100000
000001000000000000000000011001100000000001000000000000
000010000000000000000011100001000000000000000000000000
000000000110000000000000000000000000000000000100100000
000001001110000000000000000111000000000010000000100000
000000000000001001000000000101000000000001000000000000
000000000000000011000000000101100000000000000000000000
110011000000001111000111000111011000000000000000000000
100010100000000001100000000000000000001000000000000000

.logic_tile 22 17
000000000000100000000010111000001010010000000000000000
000000000000010000000010010101011001010110000001000000
101000101100000101000000000000000000000000000100100001
100000000000000000100000001011000000000010000001000000
000010100000010000000110001011101000000100000000000001
000001000000100000000110001101010000001110000000000000
000000000010000111100010100111100000000000000100000001
000000000000000000100100000000000000000001000010100001
000010100000010000000011000000000000000000000000000000
000001000110100000000100000000000000000000000000000000
000000000001110101100000001000001011010100000000100000
000000000000110000100000000001011100000110000000000000
000010001010000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
010001000000000111000011000000011110000100000100000100
100010000000000000100000000000010000000000000001000010

.logic_tile 23 17
000000000000000000000000000000011000000100000110000010
000000000000000000000000000000010000000000000000000000
101000000010100000000111100000000000000000000000000000
100000000001000000000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000010101110000000000000000000000000000000100100000001
000010000000000000000000000000001111000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010100000000000000111100000000000000100100001
000100100001010000000000000000100000000001000001000000
000010000000000000000000000111000000000000000110000011
000000000000000000000011100000100000000001000000000000
000000000000010000000010000000011110000100000100000000
000000000000000000000100000000010000000000000001000000

.logic_tile 24 17
000100000000000000000000000000000001000010100000000010
000000000000000000000000001011001100000000100000000000
101000000000000000000010100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000111000000000010000100000000
110000000000000000000000000000100000000000000001000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000010000000000000000000000000000
000000000001010000000010010000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000100001001000000000000000000000000000000000000
000010100000010000000010010000000000000000000000000000
000000000000100000000010000000000000000000000000000000
110000000001000000000000001011011100001100000000000000
010000001010100000000000001001100000001110000000000010

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010100000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100010000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 18
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000001100000000000000001000000100100000000
100000000000000000100000000000001000000000000000000000
110000000000000001100000000000000000000000100100000000
110000000000100000100000000000001010000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 18
000000100000001101000000001111101111101110000100000000
000000000000000001100000001101111001010100001000000000
101000000000000101100010110101011101010010100000000000
100000000000000000100011110000001000000001000000000000
000000000000000101100000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000001111100000010000000000000
000001000000000000000000000000000000000000000000000000
000000000001011001100000000101111001101011010100000000
000000000000100101000000000001111110000010001000000000
000010100001000000000000010000011000000010000000000000
000000001000000000000010100000001000000000000000000000
010010100001011000000000010000000001000000100110000000
100000000000000001000010000000001001000000000000000000

.logic_tile 3 18
000000000001010000000000000011001011010010100000000000
000001000000000000000000000000101001000001000000000010
101000000000000000000010100000011010000100000010000101
100000000000000000000111100111000000000000000011000001
000000000001001101100000001101011110001001000010000000
000000000110101111000010000111011101101011110000000000
000000000001011111100000000111011111010000100000000000
000000001010001011000011000000011101101000000000000010
000100100001000000000010010101101110000110000100000100
000001000110000000000011010000011010101000000000000000
000000000000000000000010000101100000000010000011000101
000000001100000000000000000000001110000000010010100100
000000000001000001000011011001101010011100000000000000
000000000000010001100010000111111101101110100010000000
000000000000000001010110000001101111000110000000000000
000000000000000000100010110000111011000001010000000000

.logic_tile 4 18
000000000000100000000000011000000000000010000000000000
000000000001010011000010000111001010000000100000000000
101010100001000000000110100000000000000000100100000000
100000000000100000000000000000001100000000000000000100
110000000000000111100000000000000001000010000000000000
010000000000100001100010110001001100000000100000000000
000000000001011011000000000111001001000010000000000000
000000000000100001000000000111111010000000000000000000
000001000000000111100000001000001010000010000000000000
000010100000000000000011010101000000000100000000000000
000010100000010000000000000000000000000000000101000000
000001000000101111000010101111000000000010000000000000
000000001100001111000110100101000000000000000100000010
000001000000000001000010100000100000000001000000000000
000100000001000001000000000111011101000110000000000010
000000000000000000000000000000011001000001010000000000

.logic_tile 5 18
000000000001011111100010100111111011010010100000000000
000000000000000001000000000000101100101000000000000000
101000000000000000000011100001011011000001010010000000
100000000000001111000111111111011111000100000000000000
110010100000100000000110101001011000000100000010000000
100000000110011111000000001111011100101000010000000001
000000100000101000000111111000000001000010000000000000
000000000001001011000111100111001101000000100000000000
000000000001011111000000010000001000010000000000000000
000000000000100011000011000000011011000000000010000000
000000000000000000000010010011100000000001000000000000
000000000000001001000010000111101010000001010000000010
000000000000100000000000000011011011110110100000000000
000000001000001001000011111011011000111010010000000000
000000100000100000000111000001100000000000000110000100
000001000000001001000010000000100000000001000000000001

.ramt_tile 6 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001100001000000000000000000000000000000
000011100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000110100000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000001001010100000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000100000000000000000000000000000000
000010101010000000000000000000000000000000
000000001111010000000000000000000000000000
000000000001110000000000000000000000000000

.logic_tile 7 18
000010100000101111000000000111111100000110000000000000
000010000000011101100010110000101000101000010000000000
101001000000000001100111000001001010000000000000000000
100010000110100000000010010000101000001001010001000100
010000000000100101000111111101011001110110000000000000
110000001110011101100111110011111110100100110000000000
000100101100001111000010001101100000000001000000100000
000010100000001011100100000001101000000010100000000100
000100000000000000000111100101000000000000000100000100
000100000000100000000010010000000000000001000000000100
000000000110000111000111110011111111110010110000000000
000000000000001001000111101011111110101011010000000000
000010000000011000000000001011101110000001000000000000
000001001000100001000011110101101000010100000000000000
000010100000010101000111100001101101000001110000100000
000010100110101111000010011111111010000000100010000100

.logic_tile 8 18
000000000000000111100111111011011111000111000000000000
000000000010000111000111000111101100001111000001000000
101010100001001101000110010000011010000010100100000000
100010100100000001100011101111011110010000100000100000
110000000001010000000000000111001010000010000110000000
100001000001011001000000000000001001101001000000100000
000100000000100001100011110101101101000000000000000000
000000100000010000000110010000011001100000000000000000
000000000000000000000110010011111000000010000000000000
000001000000001111000010100000000000001000000000000000
000000000000001101100000000001101101000010000000000000
000000001001011101000010100001001111000000000000000000
000010001101000111000000011000000000000010000000000000
000001000000101101000011001011001110000000100000000000
000100000001101111100000010001011001010001000000000000
000100000000011001100010001001011011001000100000000000

.logic_tile 9 18
000000000000000111000000011011100000000001000000100001
000000000010000000000010100101101101000001010001000000
101011100000001000000000001011001000110010110000000000
100011000001011001000011001101011010010111100000000000
110010100001011001100000011011001010010001000000000000
110000000000000111000011101011011110001000100000000000
000000001010000111000010010001111010000000000000000000
000000000000000000000011100000110000001000000000000000
000010000000001011100011010000001110000100000100000000
000000000000000101000110100000010000000000000001100000
000001001110001000000110100101001100000000000000000000
000010000000000101000010010000011000001001010001000000
000000000001010101100111100000001101010000100001000000
000001000110100000000010101011011100000000100000000000
000100000000010000000000001001101100000001000000100000
000110101010100011000000000111010000001001000000000010

.logic_tile 10 18
000100000000001000000110010000000000000000000100000011
000100000110000001000010001101000000000010000001000000
101000001111000111100011100001000000000001000000100000
100000100010100000100010111001101110000010100000000000
110000000001011101000011110001100000000000000010000001
100000001110001111000110000000001111000000010001000000
000000000000000000000000001001001110111110000000000000
000000000010000000000000000001011101010111100000000000
000100000001011000000010000011111000101111100000000000
000001000000001011000000001111001000011110000000000000
000000000000000101000000000001101100000000000010000000
000000100000000000100000000000101011001001010001000000
000000100000000000000110100101000000000000100000100010
000000100000000111000000001001001010000000110000100000
000000000001110000000000001001001111111110000000000000
000000000000100000000000000001011001010111100000000000

.logic_tile 11 18
000010100000000000000011010001011101010100000100000010
000000100000000000000110100000111000101001000001100000
101000000001011000000000000001011100010000100000000000
100000000100001101000000000000101010000000010001000010
110100000001010000000000000000001011010010000000000100
100000000010000101000010000000011010000000000000000000
000011000111000101000000000000001110000100000100000000
000011100000101111100000000000010000000000000011100000
000100000001010000000011100000001100000100000100000100
000000000000100000000010000000010000000000000000000000
000011000001011101100011100011000001000010010100000000
000011100100100011100100001111101100000010100010000100
000000000000000011100010001000000000000000000110000000
000000000000000000000110111111000000000010000000100000
000000000110000000000010001111000000000010110100000000
000000000001010000000000000101001111000000010000100100

.logic_tile 12 18
000000000100000101000110110000000001000000100110000000
000000000000001101100011100000001000000000000000000000
101011000000001000000000000000001110000100000100000000
100010000000001101000000000000000000000000000001000000
010000000001011000000110110000001011010010000000100000
010000000000100101000111000000011011000000000000000000
000010001000000101000010100000000000000000000100000000
000001000000100000000100001011000000000010000010000000
000100000000000000000011001001000000000011000010000000
000000000000000101000110100111000000000000000000000000
000101001000000000000000000011001100010000110000000000
000110000000000000000000001001101010100110110000000000
000000001000000111000000000001011110100000000000000000
000000000000000111100010000001011011000000000000000000
000001000000100001100010000101111110000010000011000110
000000101110010000100010001111011110001001000011000111

.logic_tile 13 18
000000000010000000000110011000011101010100000100000010
000000000000100000000011011101011010010000100000000000
101000001100000111000000000011111010000000100100000001
100000000000000000000000000000011110101000010000000000
010000001000001011100010000101000001000001010100000000
110000000000000011100010100101101011000001100000000000
000000000000101011100110100101101100010100000100000000
000000101111000001100000000000111010100000010000000001
000110100000000001000000010000011101010000000100000000
000100000110000000100010000111001011010110000000000000
000010101000000011000110000001011010000000100110000000
000001101010000001000000000000111001101000010010000000
000000000001010001100011001000011010010100000100000000
000000000000000111000000001101001111010000100000000001
000110100000000000000000001000011010000000100100000010
000100000000000000000000000001011100010100100000000000

.logic_tile 14 18
000000000110001000000000000000001000001100111100000000
000000000000000001000000000000001000110011000000010001
101100100010010000000110000000001000001100111100000000
100001000110000000000000000000001100110011000000100000
110000001110000000000000000000001000001100111100000000
110000000001010000000000000000001101110011000000000000
000010001011000000000000010000001000001100111100000000
000000100000110000000010000000001101110011000010000000
000010100000000001110110010111101000001100111101000000
000000001010000000000010000000000000110011000000000000
000000000000000001100000000000001001001100111110000000
000000001010000000000000000000001100110011000010000000
000000000000000000000010000101101000001100111100000000
000010000000100000000100000000100000110011000000000011
110100000001001000000000000000001001001100111100000000
100100000000000001000000000000001001110011000000000010

.logic_tile 15 18
000110000001010000000110111111001011100000000000000000
000000100000000000000010101111111100000000000000100000
101000000110001111000111111101001100000111010000000000
100000000100000101000110000001111101101011010000000000
000010100000011101100111000001001010100000000000000000
000000001110000101000110101001101010000000000000000000
000000001000001101000110110111011011010000000110000000
000000000000001101100011010000101011101001000001000100
000001100000000001000010000011111011010000000000000000
000010000110010000000110111001101001110000000000100000
000000001000100111000010000000000001000010000000000100
000000000000110001000100000000001110000000000000000000
000011100001010001100111110000001101000000000000000000
000001100011110000000010000111001110000110100000000000
010010100000100011100110001101111001100000000000000000
000101000001011001000000001001101100000000000000000000

.logic_tile 16 18
000100000100000011100110100111111011010100000000000000
000000000110000000100011100000111111001000000001000000
101010100000001101000000011000001100000000000101000000
100000000000001111100011001011010000000100000000000000
010000100000000000000111100001101111000000010000000000
110000000000100000000000001001011011100000010000000000
000000100010001111100111001001111110000111010000000001
000001001110001101100010110101111101101011010000000000
000010000001010000000111000000011101010110100000000000
000001000000101111000110101011001000010010100010000000
000000000110101001000110101000011100010100000010000000
000000000000011011100000000111001001010000100000000000
000000000000000111000011100001001101001011100000000000
000010101001000000100010000111011010010111100000000000
010001000000101000000111000011001110001000000000000000
100010000000010011000111111001010000001110000001000000

.logic_tile 17 18
000000000000000000000000011111001110000111010001000000
000000000000001001000011000111011011010111100000000000
101001000001111001010000000001000001000001110000000000
100000100001010111100000000011101110000000010000000000
110000001000000000000010001011000000000001110000000000
010000000000000000000010111011001110000000100000000000
000101000000001111000000000001111100010000000000000000
000010000100001011100000000000001101101001000000000000
000000000000100111110010000011000000000001110000000000
000010000000000111100111110011001111000000100000000000
000001001000000001000000000101111110000110100010000000
000010000000000111100010010000011011101001010000000000
000010000001001101100110100101111000001101000000000000
000010100000100011000011000001000000001000000000000000
010000000001001001000110101000000000000000000100000000
100000001010100101000100000011001011000000100000000000

.logic_tile 18 18
000000001110010000000110110011000001000001000010100100
000000000000100000000010101011101001000000000000000000
101000000000000001100000000000001000010100000101000000
100010000000001101000010110101011001010000100001000000
000100000000000101100010101101001010001001000100100001
000000000000010111000111110001100000000101000000000001
000001000001011000000111011111100000000001010100000000
000010000000100101000011010101101010000010010001100000
000001000000100000000111110000001010010000000110000010
000000100000010000000110010101001111010010100001000000
000000000001010000000010001000011011010000000000000000
000000000000000000000100001101011101010010100000000000
000000101110000000000111000111101101001000000001000010
000000100110000000000000001011011001000000000010000000
010000000000011000000010100101000001000001110100000000
000000000000001011000100000101101000000000010000100001

.ramt_tile 19 18
000001100001001000000000010000000000000000
000001010110101011000011001001000000000000
101000001010010000000011100101000000100000
100000010000100000000000000101000000000001
010001000000000001000111100000000000000000
110010000110000001000100000001000000000000
000000001000000011100111000101100000000000
000000000010000000000100001011000000101000
000000000000000000000111100000000000000000
000000000000001001000011010011000000000000
000100001000001000000000001111100000000000
000100000000001111000000000111100000010001
000001000101110000000000001000000000000000
000010001010000000000000001101000000000000
110000001010001000000010011011000001000000
010000000000000011000011011111101001100100

.logic_tile 20 18
000110000000000000000110000001000001000000000000000000
000000000000000001000111110000101010000000010000000000
101000000000010111100000000001101010000111010000000000
100000000110000000100011110101101101000001010000100000
110000001100001001000000010111011110001011100000000000
100000000000000001000011101001001010000110000000100000
000000001011100001000000010000011110000100000100000000
000000000000010000000011110000010000000000000001000001
000000000000000111100011010101111100000000100000000000
000000000010000000000011000000111101101000010000000100
000111100000000000000111001000001110000000100010000000
000110001010000000000000001111001111010100100000000000
000000000000000111000111010101000000000010000010100000
000001000000000011100011100000101000000000000000000001
000100100000001000000011110111000001000011010100000100
000101000000000101000111010011101000000010000000100100

.logic_tile 21 18
000000100010000111100011101000000000000000000100000101
000001000000001101100000001001000000000010000000000000
101100000000000000000000010101100000000000000100000000
100010100000100000000011000000100000000001000000000000
000010100000001111000010101000000000000010000010000001
000001000001000111000000000101001110000000000000000110
000000100000000111100110101000000000000000000010000000
000000001000000111000100001011001110000000100000100010
000000000100000000000000010000011010010000000000000000
000000100000000001000011000000001011000000000000000000
000010101110000111100011100011001100111000110011100000
000001000000000000100000001001011000110000110000000001
000000000000100001100000000101000000000000000100000000
000110100000011111000000000000000000000001000010000000
000100000000100000000000000001001011010000000100000000
000000000001000000000000000000001100100001010011000000

.logic_tile 22 18
000010000001000000000000000101100000000000000100000000
000000001010000111010000000000000000000001000000000011
101001000000000000000000010000000000000000000000000000
100010100000000000000011101101001101000000100000100000
110011100000000000000010010111101010010000000000000000
010000000001000001000010110000101000100000010000000001
000000000001011001000000010001100000000000000100000010
000000000000100111000011110000100000000001000000000010
000100100000000000000110101000000000000000000100000000
000001000000000000000111101111000000000010000000000001
000000001101001000000111110101011011100000000010000000
000000000000000111000110100111101011000000000001100100
000011100000101111000000001000011100010000000000000000
000000000000011011000000001011011110010100000000000101
001000000000000000000011011101011100100000000011000000
000000000000000000000111101101101110000000000000000111

.logic_tile 23 18
000001000000001000010000000000000000000000000000000000
000010000000001111000000000000000000000000000000000000
101000001110000000000000010000000000000000000000000000
100000000000001001000011100000000000000000000000000000
000000000001000000000000001000000000000000000100000000
000000000110101111000000001011001101000000100000000000
000010000010100000000011010000000000000000000000000000
000000000001000001000010100000000000000000000000000000
000100000000000000000000011111101010001100000110000110
000000000000000000000011100001001000000100000000000000
000000000000100000000000000000011111000000100100100000
000000000000000000000011110101001010000000000000000000
000000000000000000000000001101100000000000000100000000
000000000000000000000000001101100000000001000000000000
010000000001000001000000000000011000000100000100000000
100001000000000001100000000000010000000000000000000100

.logic_tile 24 18
000111100000000000000000000000000000000000000000000000
000010101100000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000001001110000000000000000000000000110000110000001000
000000100000100000010000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000010000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000000000000000000000000000000011010000100000100000000
000000001010000000000000000000000000000000000000000110
101010100000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000100100
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000111000000000000011110000100000100000000
100000000000000000000000000000000000000000000000100100

.logic_tile 2 19
000100000000010000000110000101111110000110100000000000
000100000000000101010000000111001000001111110000000000
101000000000001101000000010111101010000101010000000010
100000000000000111100011100011111001011110100001000000
110000000000001000000011110101001101000000000000000000
110000000000100001000110000000011001001001010000000000
000000000001011101000000001011111111001001010000000000
000000000000001001000000000011001111000000000000100000
000000100000000001000010001111111000000110100000000000
000000001100000000000100000101001110001111110000000000
000000001110011111000000010000011100000100000100000000
000000000110000001100010100000010000000000000000000000
000000000000000011100010001111001010000100000000000000
000000000100000111100011100001110000001100000000000100
000000000000000001100010010000000000000000000100000000
000000000000000001000011000111000000000010000000100000

.logic_tile 3 19
000000000001000001000011001111011101111000110000000000
000001001010000000000110000101011000111101110000000000
101000000000001101100010001001101100000001000000000000
100000001100001111100100000001011100100001010000000000
010000000001000111000111100000000000000000100100000000
110001000000100000000100000111001100000000000000000100
000010000000000001000010000011111000011100000000000000
000001000100001101100000000011001001000100000000000000
000000000001001001000110110000011010000100000100000000
000001000110100001100011010000001111000000000010000000
000000000000000001100010011001111010111001010000000000
000000000000001001000111001001011000111111010000000000
000000000000001001100110000000011100000100000100000000
000000001010101011000000000000001010000000000000000000
000000000000000000000000000001011100000001000000000000
000000000000000000000000001011110000000110000000000010

.logic_tile 4 19
000011100010011000000010100101111110000001000010000000
000000000000100001000100001011000000001001000000000000
101000000001101000000000000101100000000000000100000000
100000000100111101000000000000000000000001000010000000
110010001110001000000110101011001100000101010000000000
110000000000100111000100001111011000101101010000100000
000000000000100111100000001101001111000110100000000000
000000000001001101100000001111101100001111110000000000
000000000001011101100011110000001010000100000100000000
000000000000001111000111000000000000000000000000000000
000011000000001111000000010011111100001001000001000000
000011100000000011000010101001100000000101000000000000
000011001110001111000011101001001111101001000000000000
000010000000001001000000000001101100010000000001000000
000000000000001000000010010011000000000000000100000000
000000001000000001000011010000000000000001000001000000

.logic_tile 5 19
000001000000001111000000001011011100000001000000000000
000010001000010001000011101111100000000110000000000010
101010001110000011100000001101101001000001010010000001
100000001110000000100010010101111000000001100000000001
110000000000100000000011100111111010000001010000000010
010001001101000000000010011101111000011111100000000100
000010000110100000000111110011100000000000000100000000
000011000011001111000111010000000000000001000010000000
000000000000000011100111010011001011010000000000000000
000000001000000000000011100000011001100001010010000000
000000000000000001000010010000000001000000100100000000
000010100000001111000111000000001101000000000000100000
000000000001101000000111100111000001000011100000000000
000001000000100011000000001111001101000010000000000000
010000000000000001000011110111101001000001010000000011
100000000000000000000011100001011000000010010000000011

.ramb_tile 6 19
000000000100000000000000000000000000000000
000000000000100000000000000000000000000000
000100001011010000000000000000000000000000
000100000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000010000000000000000000000
000000000000010000000000000000000000000000
000010100000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000001000000000000000000000000000000000000
000010101110000000000000000000000000000000

.logic_tile 7 19
000000000000000000000110000001011001001100000000000000
000000000000000000000010100011111100001101010000000000
101001001001010001100111001000000000000000000100000000
100010000000101111000100000101000000000010000000100100
110000100000010111000111110011101011110110100000000000
100000000000110000100011101111011000111010010000000000
000111001101010000000000001001001011111101110000000000
000011000000000001000000001011101000111100110000000000
000000000001000000000110110000000001000000100100000000
000001000010001111000111110000001110000000000000000001
000010100001011111000111011000011100000000000000000000
000001100000000111000111010111010000000100000000000000
000000000001001101100111100111001110011101100000000000
000000001010000111100010010111011010011110100000000000
000010101100001011100000000101001100000010100000000000
000010100001010101100000000000111101001001000001000000

.logic_tile 8 19
000010000000000101000000001011101100001110000101000100
000000100000000000000000000101010000001000000001000100
101000000000001001100010100111001100001011000110000000
100000000000000101000110011011110000000010000000000001
110000001000100000000110011011011111100001000000000001
100000000000011111000111100001001011010001000001000010
000000000000101001000011101011101010011101000000000000
000000000001010111100011100101111110101111010000000100
000110000000000001100010110101111001010000000000000001
000000000000011111000111000000101111101001000000000000
000001000001100001000000011101101100010000100000000010
000010000101110000000010010111101000010100000001000000
000000000000000001000010001101001011001101100000000000
000000100000000011000000000111101001111001000000000000
000010100000000011100011101111001110001101000100000010
000000000000000001000100001001100000000100000000000100

.logic_tile 9 19
000000000001000001100011111011101010000001000000100001
000000001010100000000011001111010000000110000000000000
101000000000000011100000010001011000110000110000000000
100000000000000000100010100111111101000010100000000000
110000000000000111100000010001011011000010100100000100
100001000101000000000010010000111100100000010000000100
000000000110001011000111110111100001000000100000100000
000010100000000111000011111101001110000000110000000010
000000000001010000000010001001000000000010010000000000
000000000110100000000000000101001010000010100000000000
000000000001010111000010101101100001000010010110000000
000001001100101101100100001011101000000010100010000000
000000000000100000000110100101011110000001000000000010
000001000111001001000000001111110000000110000001000000
000010001010001111000110111000011101000110000110000000
000001100000000101000011010001001010010100000000000000

.logic_tile 10 19
000010000000000011000110001001001010101111100000000000
000000000000000101000110100101101000101101000000000000
101001000000001000000000010001011100000001000000000100
100000100001010101000011110111110000000110000001100000
010000000000001000000111000001000001000010000000000000
110000000000001001000000000011001000000011010000000000
000000000010000001100110100111011100110010110000000000
000000101101000000100000000101101001010111100000000000
000000100001000000000000000001001011111110000000000000
000001000000101001010000000001101011101011010000000000
000000001011000000000000000000011110000100000101000000
000000101110001111000010000000010000000000000000000000
000000100000001101000010100101001001111110000000000000
000011100000010001100100000111011001101011010000000000
110100001011100111000111000001011110110010110000000000
100000001100010000000100001001001010010111100000000000

.logic_tile 11 19
000001000001100001100110000001101010011001110000000000
000000100001110101000011111011001011001001010000000000
101000101000000011100000001011001011111110000000000000
100010100000000000000000000001011010010111100000000000
110000000000000000000010111101100000000001110000000000
000000000000001101000010000111101111000000100000000000
000100000011010111100000010101001101100111110000000000
000110101010101101000011111011101000100001110000000000
000000000000001101000111100011001110010000110000000000
000000001000001001100110111101001000100110110000000000
000000000000110000000000000001000000000000100000000000
000000001010110000000000001111101001000000110000000001
000000000000000000000011001001000000000001000000000100
000000000100000101000010000101001001000001010000000000
000011000010000011100000000000000000000000100101000000
000010000001000000100000000000001011000000000000000000

.logic_tile 12 19
000000000001010001100110010011101000111110000000000000
000000000000001011000010001111011000010101000011100000
101010101011111000000111001111011001101110100001000100
100000000000010101000110101011101111101100000000000000
000000000000001011100111000001011010110110000000000000
000000000000000101100010110101011011100100110000000000
000110000000000000000010010011001110000101010000000000
000110100000101101000011011101011111101101010000000000
000000000000011101100110001101101110001000000100000000
000000001010101001100100001101000000001101000010000100
000001000001010001000110100001001111010110110000000000
000000100000000001000000000011101001100101110000000000
000010000000010111000110011000011111010100000001100000
000011001000000101000111011001001111000100000011000101
010000000000000101000110000111111100100111010010000000
000000001111010011100010000101001101010010100010000000

.logic_tile 13 19
000000000000000000000000000101000000000000000100000000
000000000000000000000010100000000000000001000001000000
101000001101110111000000001000000000000010000000000000
100000000000100000000011000101000000000000000001000000
110000100001110000000000001000000000000000000100000000
100001001111011111000011100101000000000010000001000100
000111000000000001000000000000000000000000100100000000
000011101010000101100000000000001100000000000011100000
000000000000000111100000001011100001000001100000000000
000000000110000000000010001111101001000010100000000001
000110001000000000000111000111001101010100000000000000
000100001100000000000100000000111000001001000000000001
000000000000000000000010000000000000000010000000000000
000000001000000000000000000000001001000000000010000000
000000000000001011000010101000011110000010000110000000
000000000010000001100100000111001011010010100000100001

.logic_tile 14 19
000001000000000000000000000101001000001100111100000000
000010100000000000000000000000000000110011000000010010
101001000001001000000000000000001000001100111100000000
100000101101110001000000000000001100110011000000000000
010000000000001000000011100000001000001100111100000000
110000000000000001000100000000001101110011000000000000
000000100101010000000000000000001000001100111110000000
000001000001000000000000000000001101110011000000000000
000100000100000001100110010000001001001100111100000000
000000000000000000000010000000001000110011000010000000
000000000001000001110000010000001001001100111110000000
000000000000100000000010000000001100110011000000000000
000000000000000000000000000000001001001100111100000000
000000100001010000000000000000001101110011000010000000
110000001001010000000110000111101000001100111101000000
100000000110000000000000000000100000110011000000000000

.logic_tile 15 19
001001000010101001000110110111011011100000000000000000
000000100001000101100010001111101001000000000000000000
101100000000000111100010111000000000000010000000000000
100100000000000000000111010001000000000000000000000000
010010100000001101100111110111001101100000000000000000
110000101010001011000110100011011100000000000000000000
000000101001001011100011110011011010000010010100100000
000000000001001011000111010011111000000010100000000000
000000000000001011100110100101001000100000000000000000
000000000000000001000011110001111010000000000000000000
000000101010001011100010000111101111000000100000000000
000000000000000001000010010000001001101000010000000000
000000000100011001000010101101011010010111100010000000
000010000000000101000110111011011010001011100000000000
000001000000000111100000001001011011111001110000000000
000010000001000000100000000011101101010110110010000100

.logic_tile 16 19
000000000000000000000011110101001011100000000000000000
000000000000010000010011010011011100000000000000000000
101000000000000000000111100101001010001000000000000100
100000000000000000000111000111010000001110000000000000
110001000000011111000111001001111010010111100000000000
010010000001011011000011001001111111001011100000000010
000001001010000000000011101111111010100000000000000000
000010001111010000010011101001111001000000000000000000
000000000001011101100000000000000000000000100100000000
000010000000100111000011110000001110000000000000000000
000000101000001001000111010101101110000001000000000000
000000000110100111000011110011110000000110000000000000
000000000000000111000010001011101110010111100000000000
000000000000001001100011011011011001000111010000000000
010100001101010000000011101000001011010000000000000010
100000000000010000000111101111001101010010100000000000

.logic_tile 17 19
000000001010000000000000010111011010000010100000000000
000000000000000000000010000000011101000001000000000000
101001000000100111000111110001101101010111100000000000
100000100111000111000010010111001101001011100000000000
010000000000001000000010111111011100000100000000000000
110001001100000001000111001001100000001100000001000100
000001000000000011000111011101111010000000010000000000
000010000000000000000110000111011010010000100000000100
000110100000100101100000000000001010000110000000000000
000000001111011111000011111001010000000010000000000010
000000001010100101100011010111011101000000000100000000
000000001100010101000011000011001000000000100000000001
000001100000001001000000001000000001000000000000000000
000011000000001101000010010001001111000000100000000000
010000001110011000000110101000011101010000000000000000
100000000000000011000110001001011111010110000000000000

.logic_tile 18 19
000000000001010000000011101101000001000011110000000000
000000000110101011000110010101001011000011010000000001
101110000001000000000011101111111000011100000010000001
100101000000010111000010101111011100010100000000000001
010000000001010111000111101001011011000000000101000011
010000000110000101100100000011111001010000000000000100
000000100000000111100110001001100000000001010000000000
000001000000001001100010110101001110000010010000000000
000000001010000111000000000000001111000000100000000000
000000000100000000000000000101001101010100100000000000
000100000000000000000000001000011110000000000000000000
000000100000001101000011111101011001000010000000000000
000000000000000000000000000000000000000000000000000000
000000100001010001000000000001001011000010000000000000
010000001000010101000011111000000001000000000001000000
100000001110000000100011011001001011000000100010000001

.ramb_tile 19 19
000001001000011000000000000000000000000000
000010010100000111000011101001000000000000
101000000000001000000111001101100000100100
100000000000001111000100000101000000000000
010000000000000001000011101000000000000000
110000000000010000000000000111000000000000
000000001000011111100000011111000000000000
000000000111011011100011011101000000000010
000001100000000000000000001000000000000000
000011000000000000000000001011000000000000
000000001011010000000000010001000000000000
000010101010100111000011010111000000010000
000000000000000001000000001000000000000000
000100000100000111000011100011000000000000
010000000000000111000000000101000001001000
010000000001010000000000001111001001000000

.logic_tile 20 19
000100000000001111100000000000011010000100000100000001
000000000000001111000011110000000000000000000010100000
101000000000000111100000000001011010001000000000000000
100010000000000111000000001101100000001101000000000100
010000000000000000000000001000000000000000000100000000
000000000001000000000011100001000000000010000000000010
000010000000001111000000000011101111001000000010000000
000001001100000111000000000001001100000110100000000000
000001000000000011100000000000011000000100000110000000
000110000000000000000000000000000000000000000010000000
000000000011010001100011101000000000000000000100000001
000000000111001001000000001011000000000010000000000000
000001000000000011100000000000000000000000100100000000
000000000000010000100000000000001000000000000000000001
000001000011000000000000000000000000000000100100000010
000000000000100000000000000000001100000000000000000000

.logic_tile 21 19
000000000000000000000000011011111000001101000000000000
000000100000000000000011010101010000001000000000000000
101001000001000011100010101111000000000001000010000000
100010100000000000100000000001000000000011000010000000
010000101010000000000000000111000000000000000101000000
010001001010000000000011100000000000000001000000000000
000100101010100101000000000111100000000000000100000000
000000001110010000000000000000100000000001000000000001
000000000000000000010011100000000001000000100100000000
000000000000000000000010010000001100000000000010000000
000001000000011011000111001000011101010000000010000000
000010000010000011100011101011011110010110000000000000
000000000000000101100000000000001100000010000010100011
000010100000001001100000000000010000000000000000000010
010000100000000000000010000011000001000001010000000000
100000000001000001000000001101101110000010010010000000

.logic_tile 22 19
000001100011010111100110011001111000010000000000000000
000101000000000000100010010001011001000000000000000000
101000001000000001000110011011100000000010010000000000
100000000000001011100110111111001001000001010000000000
010000000001010101000111100101101001010010100000000000
110000000000100000000100000000011111100000000000000000
000001001010001001100110001000011010000000000110000000
000010000000001111000011001101010000000010000001000000
000000001100000001100111110011001000001010000000000000
000000000000000000000110001111110000000110000000000000
000001000000001000000000000000011000000010000000000000
000010101000010101000000001111011001010010100000000000
000010000001010000000110110001011010001111000000000000
000000000000000000000010100101010000000111000010000000
010000001010001000000110101011011010000010000000000000
100000000100000001000011110111101100000000000010000000

.logic_tile 23 19
000000000000000000000110110000000001000000001000000000
000000000000000000000011110000001101000000000000001000
101000100000000000000000000111000000000000001000000000
100001000000000000000000000000001011000000000000000000
010000000000000101100000010011001001001100111100000000
010000000000000000000010100000001010110011000000000000
000110000000001101100000000111001001001100111100000000
000000000100000101000000000000001010110011000000000000
000100000000001111000000000011001000001100110100000000
000000000000001111000000000000001010110011000000000000
000000000001110000000000010000011100001100110100000000
000000000000000000000010000011010000110011000000000000
000000000000000111000000000001000001000010110000000000
000000000110000000000000000011101110000000010000000000
000000000110010001100000000000011100000010000100000000
000000100000000000000000001101010000000100000000000000

.logic_tile 24 19
000000100000000000000000001000000000000000000100000000
000011001110000000000000001101000000000010000001100000
101000000000100011100000010000011000000100000110000000
100000000010010000100011010000010000000000000000000011
010000000000000000000000000000001010000100000111000000
000000000000001111000000000000000000000000000000100000
000010000101000000000010000000000001000000100100000001
000000001110000000000011100000001011000000000010000100
000000000000000000000000000000011100000100000100000000
000000000000000000000011100000000000000000000000000100
000010000000010011100000000000001100000100000110000000
000001000000000000100000000000010000000000000011000001
000010000000100000000000000011100000000000000100000100
000001000001000000000000000000000000000001000000000110
000100000000000000000000000000000001000000100100100100
000000000000100000000000000000001000000000000000000001

.ipcon_tile 25 19
000010000000000000000000000000000000110000110000001000
000001001100000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000010000000000000000000000000000000110000110000000000
000000000110000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000001001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000010000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000001000000010101000000000000000000000000000000000000
000000100110001101100000000000000000000000000000000000
101000000000001011100000000000011110000100000110000000
100000000000000011000000000000010000000000000000000000
110000000000100001000000001011011001101111110000000000
010000000001010000000000000001001010011110100000000010
000000000000000101000000001001111110101011110000100000
000000000110000000100000000001001000101111010000000000
000000000000000001100111010011011001110111100000000000
000000000000000000000110100001101000111011100000000010
000000000001010000000000000000001010000100000100000000
000000000000100000000000000000000000000000000000000100
000000100000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
110000000000000001100010000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 20
000000000000000101000000000000001011010110000100000000
000000000000000000000010001111001001010000000011000000
101010000000000001100110000000000000000000000000000000
100001000000000000000011100000000000000000000000000000
000000000000000101000000000000000001000000100000000000
000000000000000001100000001001001010000010100000000100
000010000000000011100010000101101100000010100000000000
000000001010000000100100000000101101001001000000000000
000000000000001000000010001111000001000000010100000000
000010000000000001000000001111001100000001110000000100
000010100000000000000000000001100001000011010100000000
000000001100000101000010100001101001000010000000000100
000000000100001000000110001000001111010000000110000000
000000000000000101000011111011011111010110000000000100
000000000000000000000010000101011011010110000000000000
000000000000000000000100000000011000000001000000000000

.logic_tile 3 20
000110100000100111110011110011111010001101000000000000
000100000001000000000110000101100000000100000000000000
101010000100001000000000000101100000000000000100000000
100001001100001111000011110000000000000001000000000100
110000000110001111100000011011101001100011100000000000
110000000010001011100010011011011100010100110000000000
000000000001001101000010001000000000000000000100000010
000000000000000101100100001111000000000010000000000000
000100000000010000000111101111001111111001110000000000
000000000110000000000110010001011011111110100000000000
000010100000001001000111000000000000000000100100000000
000000000000000011100010000000001011000000000000000000
000110000000000000000011101001001011001001100000000100
000000000000000001000011101001001110010110110001000000
010000000000001001000000011011001000010111100000000000
100000000000001101000010000111111101110001110000000000

.logic_tile 4 20
000000000100000011000000000101011111000000000000000000
000000000110000000000000000000001010100000000010000000
101010100001010101100010100101000000000000100100000000
100000000000111001000110110000001000000000000000000000
110000001000100001100010110011001010001101000000000000
010000000001011101000111110111010000001000000001000000
000000000000000101000111100000011101000110100000000000
000000000000001111100111001011011011000100000000000000
000001000001000111000111101101111000000110100000000000
000010100000000000000011100011001111001111110000000000
000000000000001000000110000111101111000000100000000000
000010100000100011000010010000101111101000010000000001
000000000000100011100111011000011101000000000000000000
000000100001010000100010101101011001010000000001000000
110000000000001000000110100001101011000010000000000000
100000000100001111000110001111011001000000000000000000

.logic_tile 5 20
000000001011010101100010101101011100001001010000000101
000000001010001111000111001001001100101001010001000100
101000000000010101000110011101011010000010000000000000
100000000000110000100010101001101000000000000001000000
110001000011000000000110001000000000000000000100000000
110000100000000011000010110011001001000000100000000001
000000000001000001100011100000001000010000000100000000
000000000000001101000100000000011001000000000000000000
000100000101010111100000001111001100010000110000000000
000101000000001101000000001101001000011001110000000101
000000000000001101000000000001000000000001000100000000
000000000000001101100000001101100000000000000000000000
000000000000000000000111100001100000000000000100000000
000010100000101001000100000000001001000000010000000100
110010100000000000000000001000001000000000000100000000
100001000000000000000000000101010000000100000000000000

.ramt_tile 6 20
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000010000000010000000000000000000000000000
000001000110100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000010000000000000000000000000000000
000001001100000000000000000000000000000000
000000000001000000000000000000000000000000
000010100100000000000000000000000000000000
000010100010010000000000000000000000000000
000000000000100000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000001000001010000000000000000000000000000
000000000101100000000000000000000000000000

.logic_tile 7 20
000000000000110001100000010000000001000000100110000000
000000000000000000000010010000001110000000000000000000
101011000110000001000111100000000000000000000110000000
100011000100000000100010101011000000000010000000000010
110000000000100001000011100001011110000110000010000000
110000000000010000000011111001010000000101000000100000
000000000000000000000000000101011000000100000000000000
000010000100000101000010001101110000001110000000000000
000000000110000000000110000101111000001000000010000000
000000000001000000000010000101111101001110000000100000
000001100100001000000000000000000001000000100110000100
000001001110000111000000000000001110000000000000000000
000000000000100000000111000101111011010000100000000000
000000000001010000000100001011101100101000000010000110
000010000000001011100000010000000001000000100100000000
000010001111010101100011010000001000000000000000000001

.logic_tile 8 20
000100001011010000000110011111001100000000100000000000
000100000000100111000110000001001100101000010001000110
101010100001001011000010100001001101111010000000000000
100001000000000011100000001001011010001101010000000000
010000000000001000000111101101001110000110000000000000
110000000000100011000000000111010000000101000000000000
000110000001001000000111111111011000000001010000000100
000111100010001011000010001001001100000010010010100001
000000000000000001000111011111111011010001100000000000
000000001101010011000011001011111011100001010000000000
000000000110110001000110000000000001000000100100000000
000001000000010000000011110000001101000000000010000010
000011100000000111010000000011111111100000000000000000
000000000000001001000010011001001111110100000000000000
000000001010000111100110010101100001000001000000000000
000000000000001001000110101011101000000011100000000000

.logic_tile 9 20
000000100000010011100000010001111100010100000000000001
000000000000100000100010100000001001100000010000000000
101000000000010011110000000000000001000000100100000000
100000000110100000100000000000001111000000000011000000
110000000000000101100110101101011110001101000000000000
100000000000000000000111100111100000001000000010000000
000110000000001111000111000000011010000100000100000010
000100000110000111100000000000000000000000000001000001
000000000000000001000110100000000001000000100100000010
000001000000000000000010010000001111000000000000000000
000001100000000001100110100000001101000110000000000000
000110000000000111000000001111011101000010100000000000
000000000010000000000000000101101101111101110000000000
000000001110000000000011100101011100111100110000000000
000000000000101011100010000101101010010000000010000001
000001001110010101000110000011111000010110000001000100

.logic_tile 10 20
000000000000000000000000010011111110100001010000000000
000010000000000000000010011001011101000111000000000000
101001100000000111100000010000000001000000100100000010
100000000001001111000010010000001010000000000010000000
110000000001000101000111100000000001000000100100000010
100000000000100000100110010000001000000000000001000000
000000001010010000000000000111000000000000000000000000
000000000010100111000010110000001110000000010000000000
000000000000000111000110100001100000000000000110000000
000010100000000000000011110000000000000001000000100000
000100000001011011100000010101001010000010000100000000
000000000000001101000010110000011100101001000000100001
000000000000001101100111001101101010000000110000000000
000000000000001111000010001001111111110111100000000000
000000000000010000000000010011111100010000000000000000
000001000000100000000010001111011101010010100010100010

.logic_tile 11 20
000010100000100011100000000000000001000000100110000000
000001000000011101100000000000001111000000000000000000
101010100001000000000011100101100000000001110000000000
100001000110100000000000000111001000000000010000000100
110000000000001101100000010000000001000000100100100000
100001000000001101100011110000001101000000000000000100
000010100110011001000000001000000000000000000110000001
000010100000101111100000001001000000000010000001000000
000100000000010101000000000000001010000010000100100000
000100000001000001100000000001001010010010100000000010
000110000000000000000000000011001010001010000101000000
000100000000000000000010000011000000000110000001100000
000000000110001111100010000101101110000000000100000000
000000000000000111000010010111011111001000000010100000
000010000000010000000010001001000000000011010100000010
000001100000100000000111111111001011000001000000100000

.logic_tile 12 20
000010000000010011100000010000000000000000000110000010
000000000000000111000011001111000000000010000000000000
101000000000100101000010001101011110010100110000000000
100000001111000101000100000011101010111010000000000000
110100000000000111000111000000000000000000000100000010
100100000111011001100000000101000000000010000000000100
000000001111000000000010101000000000000010000000000000
000000001011010000000110101001000000000000000010000000
000000000000000001100111001000001100010000000000000000
000000000011000000000000000001011000010110000000000000
000110000000001111000000000000000000000010000000000000
000100000000000011000000000001000000000000000010000000
000000000000000000000010001111101100100001010000000000
000000001100000000000000000011001001001011000000000000
000010000000011011000000001000011011010110000000000000
000001000000011101000000000001011011010000000000000000

.logic_tile 13 20
000000000000000000000110100101000001000001110000000000
000000001000000111000000000011001000000000010000000000
101010100000000011000000001101001110000100000100100000
100100100000001111100000000001100000000000000000000000
110000000001000000000110100000000000000010000001000000
010000000000101101000110000001000000000000000000000000
000000000000100000000010000000000000000010000000000001
000000001010010001000000000000001011000000000000000000
000000000000000011100000010001101100000000100100000010
000000001000001111100011100000001110000000000000000000
000011001001110001000000000101101101000000100000000000
000011000001010000000000000000101111101000010000000000
000010100000000111100000001001011100001100110000000000
000001001100000000000000001101100000110011000000000000
000000000000010000000000010000000001000010000000000000
000000100000100000000010000000001010000000000000100000

.logic_tile 14 20
000010001110100000000000010000001000001100111100000100
000001001010000000000010000000001100110011000000010010
101000000000000000000110000111001000001100111100000000
100000001000000000000000000000000000110011000000000010
110100000001010000000110000000001000001100111100000000
110010000000010000000000000000001001110011000000000010
000000001010000001100000010101001000001100111100000000
000000000110000000000010000000100000110011000000000010
000100000000001000000000000000001001001100111110000000
000000000000000001000000000000001100110011000000000000
000000001000001000000000000101101000001100111100000101
000000000000010001000000000000000000110011000000000000
000001100001000001100010000101101000001100111110000000
000011000000100000000000000000100000110011000000000000
111001000000000000000000000000001001001100110100000000
100010000000000000000000000000001001110011000000000001

.logic_tile 15 20
000010000000000101000000000011000001000000001000000000
000010000000010000000000000000101000000000000000001000
000001001000001000000000000011101001001100111000000010
000000100000100111000000000000001011110011000000000000
000000001010000001000000000011001000001100111000000000
000000000000011011000000000000001101110011000000000010
000000000000000000000111010101001001001100111010000000
000000100000000000000111100000001111110011000000000000
000010000000000001000111110001001000001100111000000000
000100000000000001100111000000001110110011000000100000
000001001000000011100111100011001000001100111000000000
000010000000001101100100000000001010110011000000000000
000000000011010001000000000011101001001100111010000000
000100000000000000000000000000001011110011000000000000
000000000000100001000000010111101001001100111000000000
000010000000010000100011010000001101110011000000000000

.logic_tile 16 20
000000000001010000000000000001100000000000001000000000
000000000000100000000000000000001100000000000000000000
000000000110101001100111100000001001001100111000000000
000000000001001101110000000000001001110011000001000000
000000000010000000000000000000001001001100111010000000
000000001010010000000000000000001000110011000000000000
001010000000000111100111100000001001001100111010000000
000000100000000000000100000000001111110011000000000000
000011100000101000000000000000001001001100111010000000
000011000000011011000000000000001010110011000000000000
000000001010000000000000000101101000001100111000000000
000000000000000000000000000000100000110011000000000100
000000000000000000000000000111001000001100111010000000
000000001110000000000011110000100000110011000000000000
000000000000000111000000010111101000001100111000000001
000010100000000000100011000000000000110011000000000000

.logic_tile 17 20
000000000000001000010010000101111000000000000100000000
000000000000000111000010100101001000000000100000000000
101000001000000111100000001101100000000000000001000001
100000100001000000000000000111000000000010000000000000
010010100000100001100111100000000000000000100100000000
110000001111010000100111100000001010000000000000000000
000000000000000011100000000000001010010110100000000000
000010101010000001000000001111001101010110000000000000
000000000000000000000110111101001001010000000001000000
000010100110100000000110000011111110000000000000000001
000100001010001000000000000001000000000001000100000000
000110100000001001000000000111100000000000000000000000
000000000000001000000000000000000000000000000100000000
000000000000000001000010101001001101000000100000000010
010110100000000001100000000101001000001111000000000000
100001100001001111000000001011010000001011000010000000

.logic_tile 18 20
000000000001110000000000010001100000000000001000000000
000000000000000000000010000000100000000000000000001000
101000000000000000000110000000000001000000001000000000
100001000100000000000000000000001100000000000000000000
110010100001011111100000000000001000001100111100000000
010000000001111111100000000000001001110011000001000000
000000100001010000000010110000001000001100110100000100
000000001000100000000010110000001101110011000000000000
000000000000000000000110001000000000000000000010000000
000010001000000000000011111101001010000000100000000000
000000000111010111000111001000000000000000100010000000
000010100001000000100100001101001010000010100000000000
000000000000011000000000000111011110000010000000000000
000000000110000011000000000000000000000000000000000000
110000000000000000000000001000000001001100110100100000
100001000000001001000000001001001101110011000010000000

.ramt_tile 19 20
000000000001110000000010000000000000000000
000000010101010000000011101111000000000000
101000000000000000000000010101000000000001
100000010000001001000011101111000000000000
010010000000010011100111100000000000000000
110000000110100000100100001001000000000000
000000000000001000000000010011100000000001
000000100010000011000011011001000000000000
000000000000000000000000001000000000000000
000010100100000000000000000111000000000000
000000001010101000000110101111000000100000
000000000000011111000100000101000000000000
000000000000000001000111011000000000000000
000000000000000000100110111111000000000000
010000000001000111100111001001100001000001
010001000100000000100100001101101101000000

.logic_tile 20 20
000000000000000111100000000000001100000100000110000100
000000100000000000000000000000000000000000000000000000
101000000110000111000000000000001100000100000100000100
100100000000000000110000000000010000000000000000000010
110000101000000000000000000000011000000100000110000000
100010100000000000000000000000000000000000000001000000
000000000000000000000000001111001100000000100010000000
000000001010000111000000000101011111010000110000000000
000000000000010111100000001000000000000000000100000000
000000000000100001000010000011000000000010000010000000
000000000001010000000000000011011111000010000100000000
000000000100000011000000000000011110000000000000100000
000011100000000001000000001000000000000000000101000000
000000000000010000100011111111000000000010000000000000
000001000010011000000011100000000000000000100100000010
000010000100011111000100000000001000000000000010000000

.logic_tile 21 20
000010100100001101100000011001001111100010000000000000
000001001010001001000010101101001010000100010000000000
101000000000101001000000000001011001000000000000100000
100100100001000101100011101101011101000000010000000001
110000000000011111000010111111000001000001000000000000
010000000000000001100111111011101000000000000000000000
000100001000000101000010101001001011100010000000000000
000000000100001101100110110111111011001000100000000000
000001100000000001000000011011101010000001000000000000
000001000000000000000011010011011110000000000010000000
000000001000001001100010100111101011000000000000000000
000100000111000111000110000011001111000100000000000000
000000100000100011000110001101101010110000000000000000
000001000010001001100011111111001111000000000000000000
000001001100001111100111010000000001000000100100000000
000000100001010011000111000000001000000000000001000000

.logic_tile 22 20
000000001100000000000011000101011010000000000000000000
000000000000010011000010010000110000001000000000000000
101001101010000000000000011011011000100000000011000100
100011100000001101000011011011011110000000000001000010
010000000100100000000010010101011010000001000000000000
010000000000011001000110101101000000000000000000000000
000011100110001000000010110101100000000001000000000000
000000000000100001000110101111100000000000000000000000
000001000010000000000000000000000000000000000100000000
000100000000001101000000000001000000000010000000100000
000000001110101000000111100000011110000100000110000000
000000000001010101000000000000000000000000000000000000
000000000000101000000000011001011111011100000000000000
000000001011010111000010000011101000010100000000100000
000101001010001111100111100001111111100000000000100000
000100100000000011100000000111111011000000000010000010

.logic_tile 23 20
000010000000001001000110110000001010000010000000000000
000000000001010101100011110000000000000000000010000000
101000000001000111000000011001000000000001110000000000
100100000000000000100011001111101000000000010000000000
110000000001101111100111100011111010000110100000000000
110000000000001111100100000000111010000000000010000000
000000000000000011100111101101100000000001110000000000
000000000000001111000010011111101110000000010000000010
000000000000100000000000000001011011000111000000000000
000000000010010111000000000001101001000011000000000000
000000000000000000000010000011100000000000000101000000
000000000001000000000010000000100000000001000000000000
000000000000000011100011100111001010000010000000000000
000000000000000001100010101101101110001001000000000000
010010000000010000000000011000001100000100000000000000
110000000100000000000011000001000000000010000000000000

.logic_tile 24 20
000010100000110000000000000000000000000000000000000000
000000100000100000000011100000000000000000000000000000
101000000000000000000000000000001110000100000100000001
100000000000000000000000000000010000000000000000000000
010010000000000000000000000000000000000000000000000000
010001001010000000000000000000000000000000000000000000
000000000000110000000000000000000000000000100100100000
000000000000010000000000000000001101000000000000000000
000000000001010000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101110000000000000000000000000000000000000000000
000011000100000000000000000000000000000000000000000000
000000000000010000000111100000000000000000000000000000
000000001110100000000100000000000000000000000000000000
110010000000000000000000000000000000000000000000000000
100100000000000000000000000000000000000000000000000000

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000011000001010000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000110100000000000000000000000110000110000000000
000000001110100000000000000000000000110000110000001000
000000000001000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000000000000000000000000000000011110000100000100000010
000000000000000000000000000000000000000000000000000000
101000000000000000000000001000000000000000000100000000
100000000000000000000000001111000000000010000000100000
110000001110010001000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000010000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000001010000000000000000001010000100000100000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000100001010000000000000000000000000000000000000000
100001000110000001000010000000000000000000000000000000

.logic_tile 2 21
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
101000000000000000000000000001000000000000000100000000
100000000000000000000011110000100000000001000000000000
010000100100000000000010000000000000000000000000000000
110001000000000000000100000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001110000000000000000001
000010100000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000010000000000000000000011000000100000110000000
000000000000000000000000000000010000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000

.logic_tile 3 21
000000000000001001100000000001011010000000000100000000
000000000000000001000011100000000000000001000000000000
101000000000000111100010100101101100000000000000000000
100000000000000000000000000000110000000001000000000000
010000000000000000000011100000000000000010000010000000
110000001010000000000000000001000000000000000000000000
000000000000010011000111110011100001000011010000000000
000000000000001111000111100011001001000001000000000000
000011101101010011100111101001101100000101010000000000
000010100000000001000110000101011110101101010010000000
000010100000010000000110101011011011000001010010000100
000001000000101111000110011101001101011111100000000000
000010000001010101000000001111100000000001010000000000
000000001010000000100000001011101001000001100000000000
000100000001011000000000011000000000000010100000000001
000100000000001111000010010111001000000010000000000000

.logic_tile 4 21
000010100010010000000000011101011010100000000000000000
000000000010000000000010001001001011000000000000000000
101000000000000000000000001000011100000000000100000000
100000000000000000000010111011000000000100000000000000
110000000000001101000010100011011100000000000100000000
010000001000100101100110110000110000001000000000000000
000000000000000101000000000111100001000000000100000000
000000000000001101100011110000101101000000010000000000
000000000001000001100010110011100001000000000100000000
000000000110000000000011110000101110000000010000000000
000011000000000000000011100101101011001000000000000000
000010000110000101000110011101001011000000000000000000
000000000000000000010000000011011111000010000000000000
000001000100000000000010101001001101000000000000000000
110011000000001101000110101000000000000000000100000000
100011000000000001000000001011001111000000100000000000

.logic_tile 5 21
000000001110000001000110100001100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000111100111000000000000001000000000
000000001010000000000100000000001000000000000000000000
000010000001000001000010100001001001001100111000000000
000000000000000000100000000000001010110011000000000000
000100000001010101000010100101001000001100111000000000
000000001100000000000010100000101000110011000000000000
000000000000000000000000000001001001001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000000101001001001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000001100000000111101000001100111010000000
000000000000000000100000000000001010110011000000000000
000000000001001000000000000101001000001100111000000000
000000000110101111000000000000001001110011000000000000

.ramb_tile 6 21
000000001110010000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000001000000000000000000000000000000000000
000000001000000000000000000000000000000000
000010100000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110100000000000000000000000000000
000000000001000000000000000000000000000000

.logic_tile 7 21
000000000000000001000000000001011100110011110000100000
000000000000011101000000000001011011110111110000000000
101000000000000000000000001101000001000000100100000000
100000000110000000000000001111101101000000000000000000
110000001010001011100010010000000000000000000000000000
010010100000001001000011000000000000000000000000000000
000000000001001000000000000111001011000110000000000000
000000000000100111000000000000101010000001010000000000
000000100000100000000110000101001010000010000000000000
000001101010000000000011111111100000000111000000000010
000010100000001000000011100000000000000000000000000000
000001001010000001000100000000000000000000000000000000
000100000000000000000111001011100000000000000100000000
000000000000101111000000001111101011000001000000000000
000000000000000000000010100000011100010100000000000000
000000000000000000000010100111001101010000100010000000

.logic_tile 8 21
000100000100000000000110101001100000000000010000000001
000100001100000000000000000001101100000010110000000000
101000000001011000000011110000001110000100000100000000
100000000000101001000011000000000000000000000001000000
010010100000000111000111100001001100001000000000000100
110000000000000000100010001011100000001101000000000000
000011101000010000000011100001100000000000000101000000
000011000001101001000000000000000000000001000000000000
000001000000000101100000000111001010001011000000000001
000010101010000001000011110101010000001111000001000010
000010100000100000000111001000011011010000000000000000
000010100000010000000000000101011101010010100000100000
000000000000000111100000001111100001000001010000000000
000000000000001101000000001001101011000001100000000001
000010001001010000000000010000000001000000100100000100
000000100000100000000010100000001111000000000000000000

.logic_tile 9 21
000011000000001001100000000001000001000000010001000000
000000000000000011000010010001001010000001110000000000
101001000000001111000000000111101100000110000000000000
100000101110011011000000000000101011000001010000000000
110000100000001001000000000011001110000000100000000010
100001000000000111000010000000011001101000010000000000
000000001000000101000000000101000001000001110000000010
000000000100100111000000001111001010000000010000000000
000000000000000111100000000011100000000000000110000000
000000001110000001000000000000100000000001000001000000
000100000010000111000011100000011001010000100000000010
000100000010000000100100001111001000010100000000000000
000000000000000000000000000000011100000100000100000010
000000000110000000000011110000000000000000000000000000
000110100000000000000111000000000000000000000100000100
000100000010000000000000000101000000000010000010100000

.logic_tile 10 21
000000000000001000000011001011101101000000010000000011
000000100000001111000010100001011011000010110000000000
101000000000100101000110001011100001000000100000000000
100000000001000111000111111011101011000010110000000000
110000000001010000000111111101011111010000000000000100
110000000000000101000111100101111001000000000000000000
000000101010000011100010001000001010000000000110000100
000001001100000001100110110111011100000010000000000000
000010100000000111000110100001101101100001000000000000
000000000000000000100100000001011110010001000010000011
000001001000010101100111010001011111000000100010000001
000010000100000000100111011011101010101000010000000010
000000100001000001100111100001101101000001010001000000
000000001000000000100100000111111110000001100000000011
000101000000000101100011100000011110010010100000000000
000000100000001001100110000101011001010000000000000000

.logic_tile 11 21
000000000000000001100000001011000001000010000000000000
000001000000000000000010101011001011000011100000000000
101000000000000000000000011011101110000100000000000000
100000000110000000000010110011100000001101000000000100
110000000000001101100000010000000000000000000110000100
110010000000000001000010000101000000000010000000000000
000000000000101000000110100000000000000000100110000000
000001000001000101000000000000001010000000000000000010
000000100000010011000000000000000001000000100101000000
000000000000000000100000000000001001000000000000000010
000000001000000101100000000000000000000000100111000000
000000000000000000100011000000001000000000000000000000
000100000000100101100011100000000000000000000101000000
000100001000010000000100001001000000000010000000000000
000000100000000011100000001000011110000110100000000000
000010000001010000000000000101001011000100000010000000

.logic_tile 12 21
000100000001000000000000000000000001000000100110000000
000100000100100000000011100000001101000000000000000000
101001000000000111000110100001100001000001010000000000
100000100000000000000010101101101010000001100000000000
010000001100001000000000001001100001000001010000000000
010000100000000011000010111111001010000010010000000000
000000001110001011100010010101101110010100000000000000
000000001111000011000110000000001111100000010000000000
000000000001011000000000000000011100000010000000000000
000001000000101011000000000000000000000000000010000000
000000000110000111000111100101100000000001110010000000
000001000001010000000010010101001110000000100000000000
000000000000001101100000011000011100000110000000000001
000000000000000101000011001101011100000010100000000000
000010001010100111100110101111100001000010000000000000
000001100000000000000000001101001001000011010000000000

.logic_tile 13 21
000000000100000000000011111011000000000000010100000100
000000000000000000000010101111101111000010110001000000
101010000000000101000000000101000000000000010110100000
100000000000001001000000001011101001000001110000000000
000000000100000000000110101011101100001001000100100001
000000000000000000000010000111110000001010000000000000
000110001010100101000000000001111010000100000110000000
000111000000011101100000000000001101101000010010000010
000100000001010000000111010101101101010000000110000100
000100000000100000000110000000011101100001010000000100
000010100100110000000110100000001100000100000000000000
000011001100110000000010011111011110010100100000000000
000001000010010000000110100000001010000010000010000000
000010100000100001000011010000010000000000000000000000
010010000000000001100111100000001001010100000110000000
000000000100000000000000001011011000010000100000100001

.logic_tile 14 21
000111000000000000000111000001000000000010000000000001
000011000100000000000011100000100000000000000000000000
101010100000000000000000010000011110000010000000000000
100000000000000000000011110000000000000000000000000000
010000000000000000000000000000000001000010000000000000
010000000000100000000000000000001100000000000000000000
000000001011010001100000001101111000001000000000000000
000000000110000000100000000011010000001101000000000000
000000101010000111000110100000011110000010000000000000
000001000000000000100100000000000000000000000000000000
000001001010000001000111100000000001000000100100000000
000010001110000001100000000000001101000000000000000010
000000001100000000000000000011000000000010000000000000
000000000000000000000000000000100000000000000000000001
110100001011010011100110101111100000000000010000000000
100000001110101011000000000011101100000001110000000000

.logic_tile 15 21
000000000001010101100111000001001001001100111000000000
000010100000100000000000000000101110110011000000010010
000000001000000000000110100111001001001100111000000100
000001000000010000000110010000001011110011000000000000
000100000001010000000010010101001000001100111000000000
000000000000101111000011100000001111110011000010000000
000010000000001111000111000001101000001100111000000000
000001000000101111000010000000101011110011000010000000
000000000010000111100000000001101001001100111000000000
000000000000000001000000000000101011110011000010000000
000010101111010000000000000101101000001100111000000000
000100001110000000000000000000001000110011000000000010
000000000000000111000110100011001000001100111000000001
000010000000000000100100000000001011110011000000000000
000100001011000111100000000011001001001100111000000000
000000000000000000100000000000001010110011000000000000

.logic_tile 16 21
000000000010000000000000010000001000001100111010000000
000000000000000000000011110000001001110011000000010000
000000100010101000000011100000001001001100111000000001
000000100110011111000000000000001001110011000000000000
000000000000000111000000000000001000001100111000000000
000000100000000000100011100000001101110011000000000001
000000000000010000000000000011101000001100111000000000
000000000011100000000000000000000000110011000001000000
000100000000000000000000000000001000001100111000000000
000000001100000000000011100000001010110011000000000100
000000000000000000000000000000001000001100111000000000
000010100000000111000000000000001011110011000001000000
000000000000000000000011100000001001001100111010000000
000000000010000000000000000000001000110011000000000000
000000000110000000000000000111001000001100111000000000
000000101110000000000000000000100000110011000010000000

.logic_tile 17 21
000000000000000111000000000001001111000000000011000000
000000000100000000000000000000001000100000000010000100
101001000000000101000111001000001111010000100100000100
100000100001001101000110101101001001000000100000000000
000001001001010111000000011001111111100000000010000000
000000100000000101100011001101001001000000000001000100
000100100000000000000011110001111101000000000000000101
000001000001001111000111010000111000000000010000000110
000110000001101000000111010011111100111101010000000000
000101001001100001000111111011011100111101100000000000
000000000000001011100010000000011101000000100000000100
000000000001011101000110000101001010000000000000000000
000001001000000011100000001111001100000001000000100000
000010001010000111000000000001010000000000000000000100
110000000000110000000000000000001010010000000100000000
100000000000101011000000000000001011000000000000000010

.logic_tile 18 21
000000001110000000000111000111101111010000100000000000
000000000000000000000111110000101011101000000000000010
101000000001101000000000000000001010000000000000000000
100001000000110101000010100101000000000010000000000000
010000000111011011000110111000011100000000000000000010
010000000000000101100010101001001011000010000000100001
000011000000000000000110100000000000000000100000000000
000011000001010011010100000000001001000000000000000000
000100000000000001100111100011011110001001000000000000
000110100000000000000110001011110000000101000010000000
000000000000110011000000001111100001000001010000000100
000000000000010000000011110101001111000001100000000000
000000100010001000000010001101001101000011000110000000
000001000000000111000000001011101111010011100000000000
000001000000000111100111000001101110000000000100000010
000010000000010000100111100000010000000001000000000000

.ramb_tile 19 21
000001001101000000000000001000000000000000
000100110000001001000000001111000000000000
101000000111011000000000001111000000000000
100000000001101011000000000111100000010000
010000100000000000000111001000000000000000
110001001100000000000111100001000000000000
000010100000000001000010001101100000000001
000000001100100000000100001111000000000000
000000000000010000000011100000000000000000
000100000000000000000000000111000000000000
000010000000000000000000000101100000000001
000000001100001101000000001111100000000000
000000000000000101000011101000000000000000
000000000000000000100110110011000000000000
110010100100011001000010110001000000000000
110001000000001011000111011101001101010000

.logic_tile 20 21
000010000000000000000000000001100000000000000100000100
000000001100000111000011110000100000000001000000000000
101000000001001111100111000000000000000000000100100000
100000100000001101000100001011000000000010000000000000
010000000000000000000011100000000000000000000100000010
110000000110000000000011010011000000000010000000000010
000000000000001000000011101001100000000001010000000000
000001000110001111000100000001001011000001100010000000
000000000000000101000010000101011010010100000000000000
000000000010000001000110000000101000100000010010000000
000010101010001111100000000011101000000100000001000000
000110100000011111100000000000011011101000010000000000
000010000000001001000000001011001110100010000000000000
000001100000000011000000001101001110000100010000000000
000000101100000000000000001000001100000010000001000000
000001000001010000000000000011010000000000000001000000

.logic_tile 21 21
000000000000000000000010110111011011100000000010000000
000100000000001101000110001001111000000100000000000000
101000001000100011100000010000001110000100000110000000
100001000000001101100011000000010000000000000001100000
010000000000000000000000000011001000110011000000000000
000000001110000001000000000001011101000000000000000000
000000000000100000000011110000000000000000000110000001
000000001001000000000110100101000000000010000000000001
000000000000000001100000010000000000000000000100000000
000000000000000001100010010011000000000010000011000010
000000101111010000000000000000000001000000100110000010
000101000000000000000000000000001000000000000000000010
000001000010000000000111010000000001000000100100000000
000010101010100000000011000000001011000000000001000010
000010000001000000000000000000011000000100000101000100
000000001110000000000000000000010000000000000000000100

.logic_tile 22 21
000000000001001000000010101000001101010000000101000100
000000000000100111000110101011001100010010100000000100
101001000001111000000110110001101011110011000000000000
100000100111010101000010111101011010000000000000000000
000010100000000001100110101001101011100010000000000000
000000000110001101000010111101101010001000100000000000
000010000001010101100011010111101000000110100000000000
000011100000101101000110101111011001001111110000000000
000001000000001011100111010111101100001011000000000000
000000001111000111000110000111111111001001000000000000
000000000000000001000000001001100000000001010110100000
000000000000000001100011110111101100000001100000000100
000000000110000111000110010011000000000001110100100000
000000001100000000000010010001001100000000100001000000
010000100000101111000000011011001011100000000000000000
000000001101000111100011110011101011001000000000000010

.logic_tile 23 21
000000000000100101000111100111000001000000001000000000
000000000101010000000100000000001110000000000000000000
000000000001000000000000000011001000001100111010000000
000000000000100000000000000000001100110011000000000000
000000000000100001000000000001001000001100111000000000
000000000000011001100000000000001010110011000010000000
000001000100000001000000000101101000001100111000000000
000100000000010001100000000000001101110011000000000100
000000100000001111100110110101101000001100111000000000
000001000000000101000011100000001110110011000010000000
000000000110001111000000000011101001001100111000000100
000000000001001101000010010000101100110011000000000000
001010000000000011100000000101001001001100111010000000
000000000000000111100000000000001100110011000000000000
000000000000100011100000000011001000001100111000000000
000000000011010000000000000000101001110011000010000000

.logic_tile 24 21
000000000001100000000000000000001101010100000000000000
000000001110100000000000000011011110010000100000000000
101001000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000010100000011000000000000111101110001001000100000000
000001000000001111000000001111100000001101000000000100
000001000000000101000111101000001100010000000000000000
000010100000000000100010111101001010010010100000000000
000000000000011000000010000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000011100101101101000010000000000000
000000000000000001000000000000111010000000000000000000
010000001010000111100000010101101111110100010100000000
100000000000000001100010010111111110101000010001000001

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000100000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000001010000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000010000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000010000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000001000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000010
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000001010000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.logic_tile 2 22
000001000000100000000011100000000000000000000000000000
000000101001000001000011100000000000000000000000000000
101000000000000000000000000101000001000001000000000000
100000000000000000000000001001101101000001010000000100
010000000000011000000110010000000000000000000000000000
010000000000000011000010110000000000000000000000000000
000000000000000000000000000111101110000110100000000000
000000000000000000000000000011101010001111110000000000
000000000000000111100110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000011101001000000000000000100000000
000000000000000000000000001111001011000001000000000010
000000001110000111000000000000000000000000000000000000
000010000000000000100000000000000000000000000000000000
000000000001000000000111010001000001000000000100000000
000000000000100000000111111011001111000001000000000010

.logic_tile 3 22
000000000001000111000010100011111000001110000110000001
000000000000100000100010001001100000000100000000000000
101010100100000001100000001000011110000010000110000100
100001001010000000000000000001001000010110000010000000
110010000000000111100000010011001111010110000000000000
100000000000000000000010000000011010000001000000000000
000000000000000011100000001111000000000010110110000100
000000000000000000000000000011101011000000100000100000
000010000100010011000000000111101010001110000110000001
000000000000000000000011101001110000000100000000000000
000000000000000011100010010000001010000000100000000000
000000000000000000000010101001001111000110100000000000
000000000000000000000010010000000000000000100111000001
000000000000000000000011010000001101000000000010000011
000000000000100011100000000000011100000010000000000000
000000001011000000000011000000010000000000000010000000

.logic_tile 4 22
000000000000000000000000000000000001000010000000000000
000000001000000000000000000000001000000000000000000000
101000001100001000000000001000000000000000100100000000
100000000000000001000000001011001100000000000000000000
010010000000100101100111100011000000000000000100000000
110000001010000000100000000000001101000001000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000011100111001100000000000000000000
000001000010000001100000000011000001000000000100000000
000010101010000000100010100000001101000001000000000000
000001000001001000000010010000001110000000100100000000
000000000000101101000010100000011100000000000000000000
000010000000000101100010110000001100000100000100000000
000000001000010101000011100111000000000000000000000000
000001000000010000000000001011101010100001010000000000
000010100000000000000000001101001111010000000010000000

.logic_tile 5 22
000001000000001000000000000011101001001100111000000100
000000100000000101000000000000001001110011000000010000
000000100000010000000000010001101001001100111000000000
000001000000100000000011110000101111110011000000000000
000001001000010000000000000011101001001100111000000000
000000000000000000000000000000101001110011000000000000
000001000000000000000000010001101000001100111000000000
000000100000000000000011110000101111110011000000000000
000010100000000001100000000011001001001100111000000000
000001000110000000100000000000001001110011000000000000
000000000000001001000110000011101001001100111000000000
000000000000001001000100000000001011110011000000000000
000101000001000000000111010101101000001100111000000000
000110101011110000010010010000101000110011000000000000
000010100000000000000000010111001001001100111001000000
000000000000000000000011100000101011110011000000000000

.ramt_tile 6 22
000001000000100000000000000000000000000000
000010001100010000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000001010100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001001101010000000000000000000000000000
000010000001010000000000000000000000000000
000001000000000000000000000000000000000000
000000001010000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000010000000000000000000000000000
000000001110000000000000000000000000000000

.logic_tile 7 22
000000100000000000000011101101101010011111110000000100
000000000000000000000100001001011010111111110000000000
101000100100000000000000000011001100001001000010000000
100001001100000111000010100101010000000101000000000000
010000000000000101000011100011011110001001000000000000
110000000000000111000010110111110000000101000000000001
000000000001011111100111110000011000000010000000000000
000000000000100111000110110000010000000000000000000000
000101000001011000000011100000000000000010000000000000
000010001100101111000010000000001010000000000000000000
000011100000000000000000000101111011101001000001000000
000010000000000000000000000111011011010000000000000000
000000000000000011100000001000000000000000000100000000
000000000000000001000000001111000000000010000000000000
000001000000000000000010011000011000010000100000000000
000000100000000000000011101111001001010100000010000000

.logic_tile 8 22
000001000010000111000110100101100000000000001000000000
000000100000000000100000000000000000000000000000001000
000010100000001000000000000101000000000000001000000000
000000000000000101000000000000001010000000000000000000
000000000010111111000000000001001000001100111000000000
000000000001110011100000000000001100110011000000000000
000001000001011000000000000111001000001100111000000000
000010101010101011000000000000001000110011000000000000
000000001000001000000000000011101000001100111000000000
000000100000000101000000000000101010110011000000000000
000000000000000000000110100101001001001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000000101100000000001001001001100111000000000
000001000110000000000000000000001000110011000000000000
000000001010000000000000010101001000001100111000000000
000000001100000000000010100000001001110011000000000000

.logic_tile 9 22
000100000001101101000110010011000000000000000100000000
000110100000110001100010100000101001000000010000000000
101010100001000101100000000101000000000000000100000000
100000000001110000000000000000101101000000010000000000
110001000001010111100110100001011110000000000000000000
010010000001010000000000000000101111100000000001000000
000000000000001111100000011111011111000010000000000000
000000001110110101000011011111011100000000000000000000
000100000000000011100110101001001110000000000000000000
000100001000100000000111100101001000000001000000000000
000000000000000111000000000101000001000001110000000010
000000000000000000000000000011001011000000100000000000
000001100000000001100010100011011000000000000100000000
000000000001010101000000000000100000001000000000000000
110000000000001000000110011000000000000000000100000000
100000000100000001000010000101001101000000100000000000

.logic_tile 10 22
000000100000100111100011100111001011000010100000000000
000000000000000000100000000000001101001001000001100000
101000000000001000000000000000000000000000000100000000
100000000000000111000011100001000000000010000000000100
010010100000010001000010001011100001000000010000000000
110001000000000101000010000011001011000010110000000100
000010000100000111100010000111111111010010110000000000
000001001010000101000000001111101101100111110000000000
000000000001010011100110010011011110000110100000000000
000000000000100000100010100000011101001000000000000000
000001000001000001000010110101000001000000010000000000
000010101000000001100011001001001010000001110000000001
000010000100100000000000000111101101000010000000000000
000000000010010001000011110000011000100001010000000000
000000000000011001100110000001111011110010010000000000
000000000000000001000011101101101010000110110000000000

.logic_tile 11 22
000001000000000001100111111001011111100010010000000111
000000000000010111000111000111011001101011010000000000
101000001010000000000000010011011000011101010000000000
100000001010001011000011000111011010001001010000000000
110000000000000000000000000000001001000110000000000000
010000000000001101000000000001011101000010100000000000
000010000000011000000000000000000000000000000100000000
000000100110000011000010001011000000000010000000000001
000100000000100000000011100101111010000010000000000000
000100100001010011000111110000100000001000000000000010
000000001000000111000000000011100000000000000100000000
000000001010000111110010000000000000000001000000000000
000000000001000000000000000000000001000000100100000000
000000000000100101000000000000001111000000000000000000
000000000001011101000111001001011001110000010000000100
000000000001100001000010100111101100000000110000000000

.logic_tile 12 22
000000000000001000000000000011011001110000010000000000
000010101100000101000000000101101000100000000000000000
101000000000100101100011011000001100000100000000000000
100000000011010111000111011011000000000000000000000000
010000000000001011000000001111001011110000010000000000
000000000110000011100000001001101110110110010000000000
000000000000000111100000000000000001000000100110000000
000000000000100000100000000000001110000000000000000000
000000000001001000000111100111000000000000000100000000
000000001100001111000000000000000000000001000010000000
000010100000000101100110001111011110101100010000000000
000000001110000000100000001111011111011100010000000000
000000000000001111000000000000011100000010000001000000
000000000000000111100010000000000000000000000000000000
000001100101100001100011100001011011000000110000000000
000011100000011111000011100101001001111011010000000000

.logic_tile 13 22
000010000000111000000011100000011010000010000000000000
000001000000010101000100000000010000000000000010000000
101000000010000000000000000001101100111110100110000001
100000000000000101000010110011111101110100010000000000
110000000000010000000010100000011010000010000000000000
110000000000000000000010000000000000000000000000000100
000010101010001000000000001000000000000010000010000000
000001000000000011000010011111000000000000000000000000
000000000000000001000010101000001011010000000000000000
000000000000000011000111100001011110010010100000000000
000000001110100000000000000111001010001101000000000000
000010000000010000000011101101010000001000000000000000
000000000101000111100010100011001001101110000101000000
000010101010100000000000000001011101111110100000000001
010110101101000001000000010000001100000010000001000000
100000000000100000000010110000000000000000000000000000

.logic_tile 14 22
000000000110100011000111110101000000000000000100000001
000000000001010000100111110000000000000001000000000001
101010000100001111000000000101101010110011110100000000
100001000000101101100011000001001001110010100001000000
010000000000001111100010110000000001000000100100000011
110000000000000111000111100000001000000000000000000000
000000101110001101100000001101001000111011110110000000
000011000000010111100011110101011101010010100000000000
000000000000000000000111100000000001000000100100000001
000000000000000000000100000000001001000000000000000100
000000101000100000000000001000000000000000000110000000
000011000111000000000000001101000000000010000000000000
000000000000000000000000000000001010000100000100000001
000101000000000000000000000000010000000000000000000000
010000100000010000000000001000000000000000000110000000
100001000000100000000000000001000000000010000000000000

.logic_tile 15 22
000010000000010000000000000001101000001100111000000000
000001000000000000000011000000101001110011000000010010
000010100000000000000111100011101001001100111000000100
000000000000001001000000000000101010110011000000000000
000000000001100000000011000111001001001100111000000000
000000000000010001000000000000001110110011000000000010
000000000000100000000000000101001000001100111000000000
000010100000010001000000000000101111110011000000000000
000000100000000000000000010011101001001100111000000000
000000000110000000000010010000101000110011000010000000
000000001010001001000110110011001001001100111000000000
000000000000001101110111110000101100110011000000000010
000000001011010101000000000111101001001100111010000000
000000000000001111100010000000101100110011000000000000
000011000000000101100000000111001000001100111000000000
000000000000000000100010000000001010110011000010000000

.logic_tile 16 22
000000000000000000000000000000001001001100111000000000
000000100000000000000000000000001110110011000000010100
000000101010000000000111000000001001001100111000000000
000000000000000000000100000000001001110011000000000100
000000000000000000000011000000001001001100111000000000
000000000000000000000000000000001101110011000001000000
000001000000000000000011100101001000001100111000000000
000010100000000000000100000000100000110011000001000000
000010000101010000000111000011101000001100111010000000
000011101100100000000100000000100000110011000000000000
000100000001010000000111110101101000001100111000000100
000000000000100000000111110000100000110011000000000000
000011001010000000000011100011001000001100111000000100
000010001100000000000000000000100000110011000000000000
000000000000000011100000000111001000001100111000000100
000000000110000000000000000000100000110011000000000000

.logic_tile 17 22
000100001110000111100011100111000000000000010000100000
000010100000001001100110000001001111000001110000000000
101100000000000001000000010000011001000000000001000000
100100000000000000100011011111011110000110100000000000
010000000011000001000110011101101001000110100000000000
110000000000000001000011010011011111001111110000000000
000000000000101001000000010001011100111111110000000000
000000000011000111000011110101111100110111110000000000
000000000010000111100011110011000000000000010110100100
000000000000000001000111010011101010000000000000100001
000001001110110000000011111011011011100000000000000000
000000000110111001000011010001101101110000100000000000
000000001010001000000111010101011110001101000010000000
000001000001000111000110000001110000001000000000000000
010000000000001000000111011011111110000110100000000000
100100000000000111000111101101011000001111110001000000

.logic_tile 18 22
000000100000000111100011000000000000000000000110000000
000001000000000000100010101111000000000010000000000000
101000000000001101000000001101101001110011110000000001
100000001110000111100010110001011010110001010010000010
110100100000000101000010110011001010111111010001000000
100001001100001001100111111001011011101001000000000010
000010000110110101100111111001001101000111010000000000
000001000000111001000011001101111101101110000010000010
000000000000000001000111010011011110101110010000000000
000000000000000000100011100101111001101101010010000010
000000001100000000000010100000011010000100000100100000
000000100001000000000100000000010000000000000001000000
000000001100000000000011100001000000000000000100000100
000000000000000000000100000000100000000001000000000000
000001001110010000000000000001111000111111000000100001
000000001110000000000010000001101010110110000000000001

.ramt_tile 19 22
000010100000000101100110100000000000000000
000000110110000111100111101101000000000000
101000001110100000000011101001000000000010
100000011100000000000000000011000000000000
110000000000000001000111001000000000000000
110000000000010000000100001011000000000000
000000000000000111000111000111100000000000
000010000000000000100100000001000000010000
000010000111000000000000001000000000000000
000111100000100000000000000011000000000000
000011000000001111100000010001000000000000
000011000000001101000011010111100000100000
000000000001011000000110001000000000000000
000000000000101011000100001101000000000000
010000000000100001000000000101000001000000
110010000000010000000000001001001001010100

.logic_tile 20 22
000011000000001111100010000000011100000100000100000000
000011000001011101110100000000010000000000000000100000
101000101000010000000000000000001100000100000100000110
100000000000110111000000000000000000000000000000000000
110000100000100000000000010000001000000100000100000000
010000000111010000000010000000010000000000000000000100
000001001000000000000000000000000000000010000000000100
000010101111010000000000000111001011000000000000000000
000000000000011000000011010000000000000000000100000000
000000100000000011000011100001000000000010000000000010
000000000000000000000110100000011100000100000101100000
000000000100000000000010010000010000000000000010000010
000000000000001000000000000000011110000100000100000000
000000001100000001000000000000010000000000000010000010
000000000000000000000111010001111110000001000000000000
000000000111010000000110101011011000101001000010000000

.logic_tile 21 22
000010100000000111000000000000000000000000100101000000
000001001010000000100000000000001011000000000001100010
101000100000000000000010100000001100000100000100000100
100001000001000101000000000000000000000000000000000100
010000000000000101000111010001000000000000000100000000
000000000000000000000011000000000000000001000001000100
000010100000000000000011100000001110000100000100000000
000000100000000000000000000000010000000000000010000010
000000001100000000000010000000001010000100000100100000
000000000000000001000100000000010000000000000010000000
000000000000000000000000001001101011000010000000000000
000000000001010000000000001001001110000000000000000000
001000000000000000000111100000001100000100000100000000
000010001100010000000000000000010000000000000000000000
000101000000000000000000000101100000000000000100000000
000000100000100101000000000000100000000001000000000000

.logic_tile 22 22
000000000000000001100110100000000000000000100110000000
000000000000000111000010000000001000000000000000000000
101000000000001000000000011011001110100010000000000000
100000000000000101000010000101001001001000100000000000
110000100000001101110011100101000000000000000100000100
010011000110000101000111100000100000000001000000000000
000000100010001101100000000101011001100000000000000000
000011100011000001000000000001011101000100000000000010
000010100000001000000110000000000000000000000100000010
000000000000000001000110001001000000000010000000000000
000000000010000011000011001101111110000001000000000000
000000000000000000000100001111001101000000000000000001
000001100000000001100000011101001111100010000000000000
000001000000000000100010000001011111000100010000000000
000000000000000001100010011101001010001101000000000000
000000000000000000100010010011010000001000000000000000

.logic_tile 23 22
000010000000000000000000000001101000001100111010000000
000001001110000000000000000000001011110011000000010000
000000100000000111000010000111101000001100111010000000
000001000000010000100100000000101100110011000000000000
000000000001110000000010000011101000001100111000000000
000010000110000000000000000000101110110011000001000000
000000101100001000000110100011001000001100111000000000
000000000000001111000000000000101111110011000001000000
000010100000010111100111110011001001001100111010000000
000000000000100000000010100000101110110011000000000000
000000000000001000010110100011101001001100111000000000
000000000000000011000000000000001001110011000001000000
000000001010000001000110110111101000001100111000000000
000000001000000000000011100000101111110011000000100000
000000000000100101000110110101101001001100111000000000
000000000000000000100111000000101010110011000000000001

.logic_tile 24 22
000010000000000101000000001000000000000000000101000000
000001000001010000100011110011000000000010000000000000
101000000000000111000011100001000000000000000100000000
100000000110000000100010100000100000000001000000000010
010000000000000000000000000111011011010000000000000000
000000000111000000000000000000011110100001010000000000
000000000010000000000111010011000001000001010000000000
000000001110000000000111100111101011000010010000000000
000000100001010000000000011001011000000000000000000000
000001000010000000000011111001010000000010000000000001
000000100000001000000000000101100000000000000100000001
000001001000000011000000000000100000000001000000100100
000000000000000000000010000001100000000000000100000001
000000000000000111000000000000000000000001000000000000
000001000000000001000000001000001110010000100000000000
000000000110100000100000001101011000010100000000000000

.ipcon_tile 25 22
000001000001010000000000000000000000110000110000001000
000010100000100000000000000000000000110000110000000000
000000001110100000000000000000000000110000110000001000
000000000011000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000010000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
001000000101000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000111010000000000000000000000000000000000000000
110000000000000000000000000011000000000000000100000000
100000000000000000000000000000000000000001000000100000

.logic_tile 2 23
000000000000110000000110111111001010000100000000000000
000000000000000000000110011001100000001100000000000001
101000000000000001100000010000000000000000100110000000
100000001100000000100011010000001001000000000000000000
010000000000000000000111100000011100000100000100000000
110000000000001101000100000000000000000000000000100000
000000000000000000000000000000001000000100000100000000
000000000000000000000000000000010000000000000000000010
000000100010000000000000000001100000000000000100000001
000001000000000000000000000000000000000001000000000100
000000000000000001000110100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000100000000100000000000010000000000000000000000000000
000100001001010000000011100000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000001110000000000000001011000000000010000000000100

.logic_tile 3 23
000000000000000011000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
101000000000000000000000000111111110110000010000000100
100000001110000000000000000101011101100000000000000000
110000000000001000000011101011111010001101000000000000
100000000000101011000011111101110000000100000001000000
000000000000000111100111000000000000000000000100000000
000000000000000000100111001101000000000010000010000000
000000100001010000000010000001001111010000100000000000
000000000000000000000000000000011100000000010000000010
000000100000001001000011111001001110001000000010000000
000001000000000011000011111011110000001101000000000000
000000001110000000000111101111111100011100000000000100
000000000100000000000010010101001011101110100010000000
000010000000001011100010000000011100000100000100000000
000000000000000001000000000000010000000000000010000000

.logic_tile 4 23
000000000000000000000010100000001000000010000000000000
000000000000001011000000000000010000000000000000000000
101000000001010101000000000000011000000100000100000001
100000001010100000000011110000010000000000000011000000
110010000001010101000000000000001010000010000000000000
100000000000000000000010100000010000000000000000000000
000000000001010000000000000000000001000010000000000000
000000001010100000000000000000001000000000000000000000
000000000000010000000000000000000000000000100100000100
000000000000000000000000000000001110000000000000000010
000000000000000111000000000001000000000000000100000000
000000000000000000100000000000000000000001000010000010
000000000000000001000000000011100000000000000100000000
000010100000100000000000000000000000000001000000000101
000000001100100000000000000000001010000010000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 5 23
000000000000001000000110110011101000001100111000000000
000000000000000101000110100000101000110011000000010000
101000000000000000000110100111101001001100111000100000
100000000100000000000000000000101001110011000000000000
110100000001010000000110110111001000001100111000000000
000100000000000000000010110000101001110011000000000000
000000100000000000000000000101001000001100110000000000
000001100100000111000000000000101111110011000000000000
000001000011000000000000000011101011010100000000000110
000000100110100001000010000000011101100000010000000010
000010100000010001000111110000000001000000100100000010
000001000000100000000010000000001111000000000000000000
000000001010000000000111010000000000000000000100000000
000000000000000000000111111011000000000010000000000000
000000000000000000000111110111001101101101010100000000
000000001110000000000011111001101010101000010010000000

.ramb_tile 6 23
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000010100001010000000000000000000000000000
000001000000100000000000000000000000000000
000010100111000000000000000000000000000000
000000100000000000000000000000000000000000
000000001010100000000000000000000000000000
000000000101010000000000000000000000000000
000000001000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000001110000000000000000000000000000000
000000000000010000000000000000000000000000
000100000000000000000000000000000000000000
000100000110000000000000000000000000000000

.logic_tile 7 23
000010100000001000000000001001100000000001110100000000
000001000000001111000000001111101111000000010000100000
101000001110111000000111100000000001000010000000000000
100000000000101111000110100000001011000000000000000000
000000000000001111100000001101101010100000000000000000
000000001010000111100000000001101000000000000000000000
000000000000010000000000001001101100001101000000000000
000000000001110000000011110111100000001000000000000000
000000000000001000000000001000000000000010000000000000
000000000000000001000000000001000000000000000000000000
000010000110011000000010000111101010001000000100100000
000000000000001111000000001111100000001110000000000100
000000001000000000000110010000001010000010000000000000
000000001010000000000011100000000000000000000000000000
000100000001001000000011100111111101010100000100100000
000100000000001011000100000000101101100000010000100000

.logic_tile 8 23
000000100001000000000010000001001001001100111000000000
000000000010101001000100000000101110110011000000010100
000110000000001000000000000011101000001100111000000000
000101000000100101000000000000101011110011000010000000
000010000001010101100000010011101001001100111000000000
000001001110100000000011110000001101110011000000000000
000000000000001000000000010011101001001100111010000000
000000000000000111000010100000101010110011000000000000
000010000000000000000000000111101000001100111000000000
000000000000000000000000000000101010110011000000000000
000000000000010101100000010001001001001100111000000000
000010101101010000000011010000001111110011000000000001
000000000000000000000000000111101001001100111000000000
000000000000100000000000000000101000110011000000000000
000010000000000111000000010111101001001100111000000000
000000001001010000000011010000001011110011000000000000

.logic_tile 9 23
000000000000001000000111100111011001000000000100000000
000000000000001111000100000000011010000001000001000000
101010000000000000000110100101101100000000100100000000
100001100000000000000000000000001110000000000000000000
110000100001000000000000011000001000010000000000000010
010000001000000000000010101011011000010010100000000000
000000000110001001000000010111111100010000000000000000
000000100000000101100010100000101001101001000000000100
000000001110000000000000011111001010000000000100000000
000000000000001101000011010101010000000001000001000000
000000000000011000000000011000000000000010000000000000
000001000001110011000011100111000000000000000000000000
000000000001001000000000000111011011000000000100000000
000000001000001101000000000000011010000001000001000000
000000100001001000000110101000011010000000100110000000
000001000000100001000100000101001110000000000000000000

.logic_tile 10 23
000000000000000111000000010101100000000000000100000000
000001000000000111100011110000001011000000010001000000
101000000000000000000000001001011100001001000000000000
100000100001011001000000001101010000000101000000000000
010010000010000000000110110111100000000001000100000000
010001000000010001000111101101100000000000000001000000
000010100001001111000010000001111111000010000000000000
000000000000100001000110000000001110000000000000000000
000000000010000111000000000101001110001100110000000000
000001000000000000100011110000100000110011000000000000
000011100000010000000000000011001010000000000100000000
000011000001010000000011110000110000001000000001000000
000000000110001000000000000011001011010000000000000000
000001000001000001000000000000001101101001000000000000
110010000000001001100000010101111010001000000000000010
100001000000000111000011110001010000001110000010000000

.logic_tile 11 23
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000001000000
101000100000000000000011100101100000000000000100000000
100001000001010000000000000000100000000001000001000100
110000001100100000000000001000000000000000000110000100
100000000000000000000000000101000000000010000000000000
000010001010100101100010000000011100000100000100000011
000000000000010000100100000000010000000000000000000000
000100000000000101000111110111000000000000000110000001
000000000000000000000011000000100000000001000000000000
000100000000010111000000000111000001000010010100000000
000100001010000000000010000011001110000010100000000010
000000001000000111100011100000000001000000100110100000
000000000000000000000011110000001110000000000000000000
000010100001000111000000000011001111000000000110000000
000011101010100001100000001011111100000000010001000010

.logic_tile 12 23
000000000000000101000011100000000000000000000100000000
000000000000000000000111001101000000000010000010000010
101000000100001000000000000011011011000110100000000000
100000100110001111000000000001101011001001100000000000
110000000000001101000010000000001010000100000100000000
100000000000000111100011100000000000000000000010000000
000000000000000001000000010011111000100001010000000000
000000100000010000000011111001101011010000000000000000
000000100000000000000111010000011100000100000110100000
000001000110000000000011010000000000000000000000000111
000011100110000001000000010000001000000100000110000000
000011100000000000100010010000010000000000000010000000
000010100000001000000000000111101110001011000101000000
000001000000001101000000000101100000000010000010000001
000000001010010011100010000111111110001001000110000010
000000001100100000100010001011010000001110000000000010

.logic_tile 13 23
000000000010000000000000010001100000000000001000000000
000000000000000000000011000000000000000000000000001000
101010001011111001100000000011100000000000001000000000
100001001010111011000000000000100000000000000000000000
010000000010000111100011100000001000001100111100000100
010000000000000000000100000000001101110011000000000000
000000000000100000000000000000001000001100110100000000
000000000000010000000000000000001101110011000001000000
000000000100000101100110010000000001000010000010000000
000000000000000000100010000000001000000000000000000000
000010000000000000000010010111100001001100110110000000
000000000000000000000111110000101000110011000000000000
000000000001000000000000000011100000000000100000000000
000000000000000000000000001101101010000000110000000000
110000000000100000000111100000000000000010000001000000
100010000000010000000100000000001100000000000000000000

.logic_tile 14 23
000110101010000011100111000000000001000000100100000001
000000000000000000000100000000001100000000000000000000
101000001111010000000000000000011110000010000000000000
100001001010100000000011100000000000000000000000000000
010000000000100111000110010101001110000000100000100000
110010100000010000000011100000101111101000010000000000
000000000000000111100000001101101100111110100000000000
000000000000000000000000001011011000101101010000000000
000001000110000000000000000000000000000010000000000000
000000100000000000000010010000001010000000000000000000
000000000000000000000010010011100000000000000101000000
000000000001111001000010100000000000000001000000000000
000001000000000000000110100001000000000010000000000000
000100000000000101000000000000100000000000000000000000
000000000001010011000000000001111100001101000000000000
000000000110000000100000000111110000001000000000100000

.logic_tile 15 23
000011000110000111100000000001001001001100111000000000
000001000100000000100011000000001110110011000000010010
000000000000000111000000010101001001001100111000000000
000000000000001001000011110000001000110011000001000000
000100000000000111100010000011101001001100111000000010
000000000000000000000100000000101100110011000000000000
000000000000011000000111110101101001001100111000000000
000000100000000101000110100000101100110011000000000000
000001000110100011100000000011001001001100111000000000
000000001100010000100000000000001000110011000000000010
000000001110101111000011100001101001001100111000000000
000010100000010111000000000000101011110011000000000001
000000000000001000000000000101101000001100111000000000
000000000000010011000000000000001011110011000000000000
000001000000000011100000000001001000001100111000000000
000010100000010000100000000000101110110011000000100000

.logic_tile 16 23
000000000000010000000000000111001000001100111000000000
000000000000000000000000000000100000110011000001010000
101000001000000000000111010101101000001100111000000001
100000000001000000000011110000000000110011000000000000
000000001000000000000000000000001000001100111000000001
000000000000000000000000000000001110110011000000000000
000001000000000111100011000011101000001100111000000000
000000100000000000000100000000100000110011000000000000
000100000010000000000110000000001001001100111010000000
000010100000001101000100000000001001110011000000000000
000100000001010000000000001000001000001100110000000000
000100001011010000000010110111000000110011000000000000
000000000000000111100000010000000001000000100100000010
000010001000000000000011110000001011000000000000000000
000010100000100000000000000000001101010000000000000010
000001000000011101000000001011001001010010100000000000

.logic_tile 17 23
000000000000100000000110100000001000000100000110000000
000001000001010000000110110000010000000000000000000000
101000000000100101000000001101101100000000000000100000
100010000000010000100000000111100000001000000000000000
110010000110010000000010101000011000010100000000000000
010000000000000000000111101111001011000100000000000100
000001000000000000000111000000000001000000100110100000
000000100001000000000111110000001111000000000000000000
000100000110001000000000010101101011010110000000000000
000000000000001011000010110000111100101001010000000100
000001000000000000000000010011100000000000000111000000
000010101111001011000011010000100000000001000000000000
000000000110000000000000000000000001000000100110100011
000000001100000000000011000000001110000000000000000000
000010100001001001000011100001001011000000000000000000
000001100001110111100011001111111110001001010000000000

.logic_tile 18 23
000000000100001011000010101000011100000110000000000000
000000001110000101000100000101001000000010100000000010
101000000000000101000011100000001111000000000000000000
100000000000000111100010111001011011000110100000000000
010000000000010011100111000011111011101101010000000000
110010100001000000000010110011111011111101110010000000
000000101010000111000111101111000000000001000000000000
000001000000000000000011110001101110000010100000000000
000001000000001000000010100001000000000000000100000010
000010000110000011000100000000000000000001000000100000
000010100000000111100111000000001111000000000000000000
000100001010000000100000001101011001000110100000000000
000011101110000000000010100011000001000000100000000000
000010000000000001000100000101101001000000110000000000
110110001010100000000000000001100000000000000100000000
100101000000000000000000000000000000000001000000000100

.ramb_tile 19 23
000010100000011000000011101000000000000000
000101010000000111000000001111000000000000
101000100000000000000000010101100000000000
100000000000001111000011110111000000010000
110000000000000000000000000000000000000000
110000000000000000000000000011000000000000
000000000001010111100000000001100000001000
000000100111100000000000000011100000000000
000000000000000101000110000000000000000000
000000000000000111100100000111000000000000
000110000000001000000000000001000000000001
000100000010001001000000001111000000000000
000010100000010001100111011000000000000000
000010101110001101100110010011000000000000
110000100110000001000110000001100000000100
110010000000000000100100001011001001000000

.logic_tile 20 23
000010100000000000000111100101000000000000000110000000
000001000000010000000110000000000000000001000000000000
101101000100000000000111100101100000000000000110000000
100110100001010000000000000000100000000001000000000000
110000001110000011100110000000000001000000100100000000
010000000001010111100111100000001010000000000001000000
000010000000000111100111110011000000000001000010000000
000000101000100111000111011101000000000000000000000100
000000001000100000000000000111011000010000110000000000
000000000001011001000011101101111010000000010001000000
000000000001000000000000000000000001000000100100100000
000000001111110000000000000000001011000000000000000000
000010000000000111100111010101101000000110100000000000
000000000000000000100111001001011111001111110001000000
000000001000000000000000000000001110000100000100000000
000000000000100000000000000000000000000000000010000000

.logic_tile 21 23
000001001110001000000010100011011001111101110000000000
000010101110001011000000000011011101111100010000000000
101001100000000011100111100000000001000000100100000000
100111001100000101100000000000001011000000000000000010
110000000000000101000000000001001011000010000010000000
010000000000000101000000000101101000000000000000000100
000001000000000111000011101101100001000000010000000001
000010100000000011100111110011001000000001110000000001
000000000000001111100010000111000000000000000100000000
000000000000000011000010000000000000000001000000000010
000110000001110001000111111000011010000000000000000010
000010100001110011000111101011011101010000000010000000
000000000001110000000000001101111110000001000000000000
000000001101010001000010011111001000000000000000100000
110000000000101000000111000000011100010010100000000000
100000001001000011000100000000001111000000000000100000

.logic_tile 22 23
000010000000100000000000000101011110000001000000000000
000110001100000000000000001011001110010010100000000000
101000000000100000000000000000011100000100000100000000
100010100000000000000000000000000000000000000001000001
010000001100010111100000000101000000000000000110000000
000000000000101111100011010000100000000001000000000010
000000000000000000000010000000011010000100000100100000
000000001000000000000000000000010000000000000000000000
000100000100000000000011101000000000000000000110000100
000000000000000000000011111011000000000010000000000111
000000000000100000000011100111100001000001110000000000
000000000000001111000010011011101101000000100000000000
000001000111000011100000001000000000000000000100000010
000000000000101001100011110111000000000010000000000000
000000000000101111000010000111001010001001000000000000
000000000001001001100100001111001110000010100000000000

.logic_tile 23 23
000000000000010000000010010111101000001100111000000000
000000000000010000000011110000101001110011000000010100
000001000010100001000111100111101000001100111001000000
000000100000010000100000000000101101110011000000000000
000000000000000000000010000111101000001100111000000001
000000000000000000000000000000001101110011000000000000
000000100011011001000000000101101001001100111000000001
000001000100101111100000000000001010110011000000000000
000000000000000000000110110001001001001100111000000001
000011000010000000000010100000101010110011000000000000
000000100000001000000000000011101001001100111010000000
000010000000010011000000000000001000110011000000000000
000000000000000000000000000001101001001100111000000000
000000000000000000000000000000101010110011000000100000
000000001101010000000110110101001001001100111000000100
000000000000100001000010100000101000110011000000000000

.logic_tile 24 23
000000000001010000000000000000000000000000000111100001
000000000000101001000000001101000000000010000000000000
101000000011000000000000000000000000000000000101000000
100000000000000000000011101111000000000010000000000000
010000000000000000000111000011111110001000000000000000
000000000000000000000100000001010000001101000000000000
000001000000000000000000000001100000000000000110000000
000000001110000000000000000000100000000001000000000001
000100000000000000000010000000000001000000100100100000
000000001100001001000100000000001101000000000000000000
000001000000000011100000000011000001000000000000000000
000000000000001001000011100000001110000001000001000000
000000100000000000000010010011101101010000000000000000
000001001100000000000111100000011100100001010000000000
000010100001000000000000010000001111010000100000000000
000000000000100111000011111011011100010100000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100010100000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000010100001000000000000000000000000110000110000001000
000001000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000010000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
001010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000000000001010000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
101010100000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000001000001000000000000000000000000000000000000
110000000000100000100000000000000000000000000000000000
000010000000000000000000000000001010000100000100100000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000001000000100100000000
000000000000000000000000000000001101000000000000100000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 24
000001000000000000000000011111101011010111100000000000
000010101010000101000010001011111000001011100000000000
101010000000000000000111000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
110000000000000000000000000001111011011001110000000000
010000000000000000000010110001111111001001010000000000
000000000000000000000010000001000000000000000100000000
000000000000000000000010000000100000000001000000000000
000000000010000101000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000010000000100000000001000000000000
000000001110000011000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000100
000000100000000000000011100000000000000000100100000000
000001000000000000000010110000001100000000000000100000

.logic_tile 3 24
000000001100001000000110110101001101010000100010000100
000000000000000111000011110000001001000000010000000000
101000000000000101100000010000011010000100000100000000
100000000000001101000010000000000000000000000000000010
110000000000000000000000010011111111010111100000000000
110000000010001101000011110001111101001011100000000000
000001000000000011000000000111101100100000000000000000
000010000000000001000000001001011110110000100010000000
000000000000000101000000001011001110000100000000000000
000000000000000000000011110001010000001100000000100000
000000000000000000000010100000000001000000100100000000
000000000000000000000011000000001010000000000000000100
000100000000010011100011110101011111010111100000000000
000101000110001001000010000111111111000111010000000000
000000100000000011100010101001011110100000010000000000
000001000000000000100010100001101110100000100010000000

.logic_tile 4 24
000000001100000000000000001001100000000000010000000000
000000000000000000000011101101001110000000000000000000
101000000000000101000011100000000001000010000000000000
100000000000000000000010101101001101000000000000000000
010000000000001101000000001111111110100000000010000010
010000001000000111100010011011011110000000000000000000
000000000000001101000110000111101010000000000000000000
000000000110000111000000000000101101001001010000000110
000000000000001000000010100000011000000000000000000000
000000000000001011000100000011001110010000000000000000
000000000000000000000111011000000000000010000100000000
000000000000000000000110101001001110000000000000000010
000100000000000001100000001101101011000010000000000000
000100000000001111000000000101001001000000000000000000
000000001100001000000110111001100000000000000000000000
000000000000000101000010000101101010000001000000000000

.logic_tile 5 24
000000000000000111000000010001001111111100010000000000
000001000000000000000011111011011010111110110000000001
101000000000000001100010111111011111000000000000000000
100000000000000000000110001111001011000010000000000000
010000000000000000000010001011101010000000000000000000
010001001000001001000010000011110000000100000000000000
000000000001000011100000010001101010000000000000000000
000000000000100000000011100000111100100000000000000000
000000000000000001100000000011001010000001000000000000
000000000000000000100011111101001111000000000000000000
000000000000001111000011101000000000000010000100000000
000000000000000001100110110001000000000000000000000001
000000000000000111000011100011101010000010000000000000
000000001000000000100010010000110000000000000000000000
110000000000000001100010111011111111010111100000000000
100000000000000000100110011001111100001011100000000000

.ramt_tile 6 24
000001001010000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000110000000000000000000000000000000
000001001110000000000000000000000000000000
000010000010000000000000000000000000000000
000010000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 24
000000000001000000000000001000000000000000000100000000
000000000000100000000010010101000000000010000000000110
101001000001000111000000000111100000000000000100000010
100000101011000000000000000000000000000001000001000001
110001000000100000000000001011100000000000000010000000
010010100001000000000000001111000000000010000000000000
000000100000100001000000000001001111010100000010000000
000001000100000001100000000000111010100000010000000000
000000000000000001000000000000011100000100000111000000
000000100000000111100011110000010000000000000000000010
000010000100000101000010001011000001000001110000000000
000000001110010000000011101111001000000000110001000000
000001000000001000000111100111101101000000100000000000
000010100000001101000110010000001101101000010000000100
000000000000101011100010010000001000010000000000000000
000000001111010111000011001111011110010010100010000000

.logic_tile 8 24
000000000000000001100000000000001000001100110000000000
000010000000000000100000000111001111110011000000010000
101000000000000101000000000000000000000010000000000000
100000000000000000100000000000001000000000000000000000
010000000000100011000010000101100000000000000100000100
110000000001000000000010000000100000000001000000000010
000101100010000000000000010000001010010000100000000000
000001000000000000000011100011001101010100000000000000
000000001010100011100010000101011000000000000000000000
000000000001001111100000000000100000000001000000000000
000000000000000000000011100000011110000100000100100000
000010100000010000000000000000010000000000000000000000
000000000000000001100111000001111100000100000000000000
000000000000000000000000000000010000000000000000000000
110000100000100000000011100000001100000100000100000000
100001000001010000000100000000000000000000000000000010

.logic_tile 9 24
000000000000000011100000000111000001000000001000000000
000000000000000000100000000000001111000000000000000000
101000000000101000000000010111001001001100111100000000
100000000000110101000010100000001010110011000010000000
010000000000001001100111110101001001001100111100000000
110000000000000111100111010000001100110011000000000001
000000001110001000000000010101001001001100111100000000
000000100000000111000010010000001111110011000000000001
000000000000000000000000010101101000001100111110000000
000010100000000000000010100000101101110011000001000000
000110000000011000000000010001101000001100111111000000
000100001010000101000011110000001011110011000000000000
000000000100000001000000000111101001001100111100000000
000000000000001101100000000000001101110011000000000010
000000000000001000000110110001101000001100111101000000
000000000000001111000010100000101000110011000000100000

.logic_tile 10 24
000001000100001111100111000101101010000100000000000000
000000100000101001100111100000101110101000010000000000
101000000000001001100011110011111000001000000110000100
100000000001000111100111010011110000001110000000000000
010000100010000000000000001001001111000001110000000000
010001000000000001000000001101101000000000010000000000
000000000000000111100011100011111100010000000100000000
000001001000001001000110000000011101100001010010000000
000000100000100111100111000001111100111101110000000000
000000001110011111000111001011101100110100110000000000
000000000001000111000000000011111011010000100110000000
000000001010101111000011110000101010101000000000000000
000001000010000011100000001001011110001000000000000000
000010000000001111000000001101001100001101000000000000
000000000000000000000000000001001111010000000000000000
000000000100000011000000000000001000100001010000000000

.logic_tile 11 24
000000000000000000000010000001100001000001010000000000
000000000001010000000100000101001010000001100001000000
101010100111000011100010110111101011011111000000000000
100000000000100000000011111001011001110110100000000000
110000000000000001000010101111111100001000000000000000
100000000001000000000100000101100000001101000001000000
000010001000000011100110010000000000000000000000000000
000001000000000000100111100000000000000000000000000000
000000000000000111100000010000000000000000100100000010
000110000111010000000011000000001101000000000000000100
000000100000010011100111010111011001000000010000000000
000001000000000000000010110011011110000110100010000000
000000000000000001000000001101100001000001010000000000
000000101010000000000000001011101010000001100000000001
000010100000000011100110100101111111000010100000000000
000000000110000001100111100000111101001001000000000000

.logic_tile 12 24
000010100000000101100000000000000001000010000100000001
000000000000000000000000000000001011000000001000000000
101000000000001111000111001011000001000000100000000000
100000000010001111000111111011101111000001110000000000
110000000000001101000010001011011001100000010000000000
110001000000001111010100000001101001010000010000000000
000100000010010111000010011011111110111001110001000000
000100001100000000000011110011101110110101110000000000
000000000011010000000011001001101011101001000000000000
000000001100100000000011111001101010010000000000000000
000001000000000001000011001011111110111001110001000000
000000000000001001000110010111001110111010110000000000
000000000000001000000010000001000000000010110000000000
000000000000001111000000001101001010000001100000000000
010010000100000001000010011111100000000010000000000000
100010000010001111000110001101100000000000000000100000

.logic_tile 13 24
000000000000000111100000011001101100000100000000000000
000000001111000001000010101101110000001100000000000000
101001000011001111100111110001011001111111010100000001
100000000110100101100011010011001010101001000000000100
010000100100000000000110000111101101010010100110000000
110001000000001111000110110000001001100000000000000010
000000000100001011000111001111001001111111010110000000
000000100001010001100110110001011011010110000000000000
000000000000001111000010001001101110000100000000000000
000000101000000001100100001111100000001100000000000000
000000000000001111100010000111011101110110110100000100
000000000000001111100100001101001101110100010000000000
000000001000000111000011000101001101101010110100000000
000000000010001111100100000011001010101001110010000000
010000100000100111100111101111101110111001110000000010
100001100000011101000100000011011000111010110000000000

.logic_tile 14 24
000000001010001000000000001111111110111111010100000001
000000000000001101000000001101011100010110000000000100
101010100000001101000000000001000000000000000100100000
100001000001010111100000000000000000000001000010000100
010000000000000000000010101101111101111111010101000100
110000000000001111000000000011111010101001000000000001
000101000000110001000011110000000000000000100101000000
000010101111010000100011110000001111000000000000000010
000010001110010000000010000111101111110110110110000000
000001000000000101000010101011001101110100011010000001
000000001110001000000011101111100001000010010101000000
000000000000000111000110000001001110000001010000000001
000000000001010000000000011101011111110011110100000100
000011100000001101000011101111001000110010100000000001
010000000000001111000111110000000000000000100100000000
100000001111010111000011010000001101000000000000100010

.logic_tile 15 24
000000000000000101100010101011101000001100110010100000
000000000000001111100100000011000000110011000000010010
101011101010000001100000000001011111100010110100000001
100010000000000000100000000111011111110110110000000001
110000000000001000000110010101000001000010110100000001
110000000000000111000111100001101110000000100000000000
000000000110001001000000000001001100001110000110000000
000010101010000111100000001001010000001000000000000001
000010000000001000000000000001111010111111010100000000
000001000000010101000010000001001110101001000000000001
000000000000000101110011001001011010001011000100000000
000000000000001111100000000111000000000010000000000011
000000000101100101000110000001011100110110110100000100
000000000000011011000110000001011011111000101000000000
010000000000100001000110100001001100100010110101000001
100000000001010001100010000101001111110110110000000000

.logic_tile 16 24
000010000000000000000110000011001000010100000000000000
000000000000000000000010010000111111001000000000000000
101000000001100101100111010000001000000100000110100001
100000000000010000100111100000010000000000000000000000
110000000111011111100000000101001110010111100000000000
100000001101110111000000000111001010000111010000000000
000011001111010000000000001001101110010111100000000000
000010000000100000000000000001101110001011100000000000
000010101010001101100110100011011100010000100010000000
000011001110000101000000000000111100000000010000000000
000001000000101000000010001111100000000001000001000000
000000100000001011000100001111101101000010100000000000
000010000000000101000111000001100000000000000100000011
000001000000000101000000000000100000000001000000000000
000000001000000000000010010011100000000000100000000000
000000000000000000000110101011001100000000110000000000

.logic_tile 17 24
000000000110010111000111110111101010000110100000000000
000000000000101101000010110101101001001111110000000000
101011100010000000000000000001001010000110100000000000
100000000100000000000000001001001011001111110000000000
110000001000000101000000011001001010010111100000000000
010000000000101101100011101011001010001011100000000000
000100000000101111000000010101101010000000000010000001
000000101010010111000011100101001100000001000000000100
000000000000000001000010010011000000000000000100100010
000000100000010000100110110000100000000001000000000000
000000100100000000000010001001001011000110100000000000
000001000010010000000110000101001101001111110000000000
000000000000010011000000000101101110000110100000000000
000100000110000000100011110001111010001111110000000000
110011000000000000000000000000001110000100000100000010
100010100000010000010010000000000000000000000000000000

.logic_tile 18 24
000000000000011101000000000001001011110011110001000000
000000000000000011100000001111001000110010100000000010
101010000000001111000000000001001011111011110000000000
100001000000000011000000000101011100100001010001000010
110000000000100000000010100011101111010111100000000000
010000000000010001000110010111101010000111010000000000
000010100110001111100000000111001101010111100000000000
000001100000001111000000001111001111001011100000000000
000010001110000111100111000000011110000100000100000010
000010000000001101100010000000000000000000000000000000
000001000000000011100010001011001110010111100000000000
000000101000100000100000000101001100001011100000000000
000000000001010101000010100111001011010111100000000000
000000001001101101100110000111011110001011100000000000
110000001010000011100000010011001111000110100000000000
100100000000000001000011011011001000001111110000000000

.ramt_tile 19 24
000000000000001000000000011000000000000000
000100010000001101000011111011000000000000
101011001010100011100000011101100000000001
100000010001000000100011011111000000000000
010001000001011000000111001000000000000000
010100000000101011000100001001000000000000
000000001010000111100000001011000000000000
000010101100011001100000000101000000000010
000000100001000000000000000000000000000000
000001000000100011000000000001000000000000
000011100000000000000000010111100000000000
000011001110001111000011000101100000100000
000000000000000000000000001000000000000000
000100000000000000000000000111000000000000
111010100001010111000011101101000001000001
010000100000000111000111110001101110000000

.logic_tile 20 24
000110100000100000000111101000000000000000000110000000
000001001111000000000011101011000000000010000000000000
101001101000000111000000000000000000000000100100000000
100010000000000000100011100000001001000000000000000000
010000101001000000000111011011101011010111100010000000
110110100000000111000111010111101100001011100000000000
000000000000000000000011111111001001110111110010000000
000000000110100000000111010011011110110010110000000000
000000000000000111000000000101000000000000000100000000
000000000000000000000000000000100000000001000001000001
000000000000011001000010011001111011010111100010000000
000000001011000111000010111011111000000111010000000000
000010100000000001100000000000011010000100000110000000
000000000000010000000000000000010000000000000000000000
000001100000000001000000000000000000000000000100100000
000010001010000111100000000011000000000010000000000000

.logic_tile 21 24
000010100000000000000000000000001110000100000100000001
000101000000000000000000000000000000000000000000100000
101010100000100000000000000000011000000100000100100001
100000100001000000000011100000010000000000000000000001
010000001010010000000110101000000000000000000110000010
000000000000000000000111010101000000000010000001000000
000000000000000101100111100000000000000000000101000010
000010100000001001100000001101000000000010000001000001
000010100000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000100000
000000000100000000000000000000000001000000100110000000
000000000000000000000000000000001010000000000000000001
000000100000001000000000000000000001000000100110000100
000011000000001111000000000000001011000000000001000100
000000001110100000000000000101100000000000000100000000
000010000000010000000000000000000000000001000000100000

.logic_tile 22 24
000000000000100111100000010111111011000010000000000000
000000000100000111100011101111101010000000000000000000
101001000000000111000000011000000000000000000100000000
100010000000000111100011101101001010000010000001000000
010000000000000101000010100011000000000001110000000000
010000001010010101000111001101101010000000010011000010
000000000000001101100010100111101100000100000100000010
000000001100000111000011010000010000000000000000000000
000010000000000000000111010111000001000000000110000000
000001000110000101000010110000001011000001000000000000
000000000000000001000000001001111000000000100000000000
000000000000010000000010010011011000100000110000000000
000000100010111000000111001000011000010100000100100000
000001000001111001000100001011001000010100100000000000
000100100000000001100000000000001100000000100100000000
000000000100000000000010010000001011000000000000000001

.logic_tile 23 24
000010000000001000010000010011001000001100111000000000
000000000000000111000011010000001110110011000001010000
101000000001000000000000010111101000001100111000000000
100010000000100000000011110000001110110011000000100000
010000000000000000000000000111001000001100111010000000
010000001010000000000000000000001000110011000000000000
000000100001010001000111100011101000001100111001000000
000000000000000000000000000000001110110011000000000000
000010001111110111100000000011101000001100111000100000
000000000000100000000000000000001110110011000000000000
000000001000000001000000000101101000001100111000000000
000000000000011001100000000000001110110011000001000000
000000000000000001000000000111001001001100110000000001
000000000000000001000000000000001011110011000000000000
110000000000000111000000000000011000000100000110000010
100000000000100000000000000000010000000000000000000000

.logic_tile 24 24
000010000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000110000000000000000011000000001100110000000000
100000000000000000000000001111100000110011000000000000
110011100000000000000000000001001100000000000100000000
010011101100000000000000000000000000001000000000100000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000010000000000000000000000000000
000000000000000000100011000000000000000000000000000000
000001000000100000000000001000000000000000000100000000
000010000000000000000000000111001100000000100001000000
000000001100000000000000010000000000000000000000000000
000000000001110000000010000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
100000000000000011000000000000000000000000000000000000

.dsp1_tile 25 24
000000000000100000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000100000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000001010000000000000000000000110000110000001000
000101000010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000000000100000000000000000000000110000110000001000
000000000001000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000000000010000000000010111111110000000100000000000
000000000000000000000010010000011111101000010000000000
101010100000000000000000001011111100001101000000000000
100000000000000000000000001111010000001000000000000000
000000000001001000000000000000000000000000000000000000
000000000000101011000000000000000000000000000000000000
000000000000000000000000000111101100010100000100000000
000000000000000000000000000000001010100000010000000001
000100000000001001100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000010100000001000000000010000000000000000000000000000
000000000110001011000010000000000000000000000000000000
000100000000000000000110000000001101000100000100000100
000000000000000000000000001001001110010100100000000000
000010000000001111100000000000000000000000000000000000
000000000000000011100010000000000000000000000000000000

.logic_tile 2 25
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
101000000001010000000000000011000000000000000100100000
100000000000000000000000000000000000000001000000000000
110000000000000000000000000101000000000000000100000000
010000001010000000000010100000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000110000001000010110000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000001100000000101100000000000000000000000000000000000
000010101000000000000000000000000000000000000000000000
010000000000000000000000000000001110000100000100000000
100000000000000000000000000000000000000000000000000000

.logic_tile 3 25
000000000000000000000000001000000000000000000100000000
000001000000000000000011111001000000000010000000000000
101000000000000000000110101101111101010000110000000000
100000000000000000000010010111101011100110110001000000
110000000000100101100010110011111110000110100000100000
010001000001010000100111101101111001001111110000000000
001000000000000000000110000000000001000000100100000000
000000000000000000000010000000001100000000000000000000
000000000000000101100011101000000000000000000100000000
000000001000000000000111100111000000000010000000000000
000010000000000001000110110000000000000000000100000000
000000000000000111000010001011000000000010000000100000
000000000000000000000000001001111110000110100000000000
000000000000000000000000001111111010001111110000000000
000000000000001111000110110011100000000001000000000000
000000000000001111100010101101101100000001010000100000

.logic_tile 4 25
000000000000000101000110000101111010001000000000000000
000000000000000000000100000101100000000000000000000000
101000000000000000000010101000001100000000000000100000
100000000000100101000010101011011110010000000011100111
110000001100000001100000010101011101000000010000000000
110000000000000000100010011011111001000000000000000000
000000000001011000000000010000011000000000000000000000
000000000000001001000010010001011011010000000000000001
000000000100000011100000010001001010000111000000000000
000000000000001001000011000101010000001111000000000001
000000000000000000000010000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000001000000111100011101110010000000010000100
000000001010100001000100000000101101000000000001100001
010000000000000000000000001011011000000000000000000100
100010100000000000000000001001001001010000000010100001

.logic_tile 5 25
000000000000000011100010100001000000000010000000000000
000000000000000000000011000000000000000000000010000000
101000000000000001100110110101111011111100010000000000
100000000000000101000010100101011100111101110000000000
010000000000001101000011100001000000000000010000000000
110000000000001111000011111111101100000000000010000001
000001000001110001000010001101011000001000000000000000
000000100001111001100110101101000000000000000010000001
000000000000001000000000000111101011111001110000000000
000000000000001001000000001001101011111010110000000000
000001000001000111000000000000000000000000100100000000
000010100000100000100000000000001011000000000000000000
000000001000000001000010000001111001010111100001000000
000000100000000000000000000111011001000111010000000000
010000000000000000000000001000000000000000000100000000
100000000100000000000011110101000000000010000000000000

.ramb_tile 6 25
000000000110000000000011000000011110000000
000000110000100000000000000000010000000000
101000000000001001000000000000011110000000
100000000000000011100000000000010000000000
110000000000001000000000000000011110000000
110000000101010101000000000000010000000000
000000000000100111100000000000011110000000
000000000001010000000000000000010000000000
000100000000001000000000000000011110000000
000110000000000011000000000011010000000000
000000000000000000000000000000011110000000
000000001100000000000000001001010000000000
000000000000010000000010001000001010000000
000000000000000000000000000111000000000000
010010000000000001100010001000011010000000
010001000000000000100010000001000000000000

.logic_tile 7 25
000000000000000111100110001111101101010000110000000010
000000000000000000100010000111101001000000010000000000
101000000001111000000111010000000000000000100100000010
100000101100001101000011110000001011000000000000000000
110010100000100000000010011000000000000000000100100000
110000000001000011000010110001000000000010000000000000
000000000000001111100000001011000000000000100000000100
000001000000000111000000000101101010000000110000000000
000000000001110111000010010000011100000000100001000000
000000000001010000100011000000001001000000000000000000
000000001011001101100110101011101110000001010010000000
000010000000000111000000001001001001011111100010000000
000100000000001111000011001111001101111001110000000000
000101000000000111000000000101011001110101110000000001
110000000110000011000000010101011001011100000000000000
100000001110000000100011100001111101001000000000100000

.logic_tile 8 25
000001000100000111000000000000011110010000000000000000
000010101110000000010000000000001100000000000000000000
101000001010000001100000010011111000010000000000000000
100000000000000111000010000000001101100001010000000000
010001000000000000000000000001101010000100000000000000
000010101000001001000011100000000000000000000000000000
000001000000110000000000000111000000000000000100000000
000000000110100000000000000000000000000001000000000000
000001000000001000000011011001001011101011010000000000
000010101100000011000011110001011001000001000000000000
000000000001001000000011001000000000000000100000000101
000100000010101011000000000111001011000000000010000000
000000000000000001000000000001011100000110100000000000
000000001110000000000000000000011101000000010000000000
000000000000010000000000000111000000000000000100000000
000000000001000001000000000000000000000001000010000001

.logic_tile 9 25
000000100110000000000000010011001000001100111100000000
000000000001010000010011100000001111110011000010010000
101000000101001111100000010101001001001100111100000000
100000000000000101000011010000101010110011000000000001
010000000000101000000111110101001001001100111100000000
010000000001001001000110100000101001110011000010000000
000100000000001011100000000101101001001100111110000001
000100001000001101100000000000001100110011000000000000
000001000001010101100011010011001001001100111110000000
000000000000000000000110100000101101110011000010000000
000000001010000101000110110111101001001100111101100000
000000000000010000000011000000101000110011000000000000
000001000001010000000110000011101001001100111110000000
000000100000000000000100000000101000110011000000000000
000000000000000000000110100011001000001100111100000000
000001000001010000000100000000101010110011000000000010

.logic_tile 10 25
000001000000000000010011100101100000000000000100000100
000000100000100001000000000000100000000001000000000000
101000000000000000000000011000000000000000000000000000
100000001001000000000011010011001111000010000000000000
110000000001000000000000000111101000100010110000000000
000000000000110000000000001011111111100000010000000000
000010100100001000000000000000000001000000100100000000
000001000110001111000010000000001010000000000000000010
000000000100100000000000011000000000000000000101000000
000000100000010000000010101001000000000010000000000000
000000101011010011100000000001000000000000000100000000
000000000000100001000000000000000000000001000000100000
000000100001000000000110110000000001000000100100000001
000000000000100000000111100000001100000000000000000000
000010100000000101100011100111111111010000000000000000
000010100001010000100110100000101111101001000000000000

.logic_tile 11 25
000000100000000001100111000000001110000100000100000001
000011100000100000100111100000000000000000000000000000
101000000110010000000011100101011010000000000000000000
100000000000100000000000000000110000000001000000000000
110000000000000011100111000111000000000010100000000000
010000000100100001000000000101101111000010010000000000
000000100000000001000010100101101001101010010000000000
000000000000000000000000000011111110011001010000000000
000000000001000101000110011101001101011000110000000000
000010100001100000000011101111011010101100100000000000
000000001000000000000010010000000000000000100100000000
000000000000000001000011100000001000000000000000000010
000000000000001000000111111001111101110111110000000000
000000000001011011000011011011111100110110100000000100
000001000000000000000111001000001000010000100000000000
000000100011010001000100000111011001010000000000000000

.logic_tile 12 25
000001001000000011000000011000001100000000000000000100
000000100000000111000011100011001101010100100000000000
101000100000000111000000000000000001000000100110000000
100001000001010000100011100000001111000000000000000000
010001000000001000000011101101101011000101010010000000
110010100000000011000000001011101010101101010000000011
000000001000000101000011110001000000000000000100000000
000000000000010000100111000000100000000001000000000100
000000000001010101000000001001001111010000100000000000
000000000010100000000010101111011011000000010000000000
000000001111010111100000010011000000000000100010000000
000000000000000011000010110000101100000000000001100000
000000000000100000000011110011111000111001110000000000
000000000001001111000111100001001111110101110000000001
000010100000000000000010100001101111111101010000000000
000000000000000000000110010111111000111110010000000001

.logic_tile 13 25
000000000001011011100011110111001100101000010000000000
000010100001111111100011101001001011000100000000000000
101000000000000111100011111000000000000000000100000000
100100000000000000100111100011000000000010000001000000
110000000000000111000111100011111001010100000000000000
110000000000000000100100000000111100001000000000000000
000001000000001001000000000001011100111100010000000000
000000101100001111100000001001011000111110110000000100
000000000000001011100010000000000001000000100100000000
000010100001011111100000000000001010000000000000000010
000010100000001011100111111101011001000001000000000100
000000000010000011000111101111011110010110000000000000
000000000000001000000111100011111000000100000000000000
000110100000100111000100000011100000001100000000000000
010000000100100000000000011001111100000100000000000000
100000000011011111000011100101111101101100000001000000

.logic_tile 14 25
000000000000001001100010100111001100001000000100000000
000000100100000011000111101001100000001101000000000000
101000101010001000000000000001001000000000100100000100
100001000000000011000000000000011010101000010000000000
010000000000001000000011110000000000000010000000000001
110010100000000001010011100011000000000000000000000000
000010101000011011100010000000000000000010000000000001
000010100000100011000100000000001000000000000000000000
000001000000101011100000010000000000000010000000000000
000000100001000001000011011011000000000000000000000010
000000000000000000000000000101101110000100000000000000
000000000100000000000000001101101001001100000000000000
000000000000100111000000010101100001000000010110000010
000000000000010000000011011001001010000001110000000000
000000001001010000000000000000011000000010000000000000
000000100000100000000000000000000000000000000000000010

.logic_tile 15 25
000000000000101000000111010111100001000001000000000000
000000000110001011010111100101101011000001010000000000
101000000000000000000000011001111010101001110001000000
100001000001010111000011000101101110111110110000000000
010000000000000111000011110000011111010100000000000000
010000000000000101000010011101001011000100000000000000
000001000110101001000111101101111100010000100000000000
000010000001010111000110111101101011000000010000000000
000000000000100000000000000000001011010000000000000000
000000000001010000000000001111001000010010100000000001
000100000001000000000000010011100000000000000100100000
000101000000100001000010000000100000000001000000000000
000000000000000011000010000000000000000000100100100000
000000100001001111000000000000001000000000000000000000
110000000000001000000000010111000000000000010000000100
100000001010000101000010100101001001000001110000000000

.logic_tile 16 25
000000001001000000000000010000000001000000100100000000
000000000000000000000011110000001111000000000000000010
101000000001010000000111010101001111010000100000000000
100001000001010000000111100000111101000000010000000000
010010100000000111100110010101101101010111100000000000
010000000000000000100111100011001110000111010010000000
000000000000110111000000000000011010000100000100000000
000000000000001001000011110000000000000000000000000010
000100001010101101100000010101101110010111100000000000
000100000001000101000011010101101110001011100000000000
000001000111010001000010100001101100010111100000000000
000000100001010000000000000011111110001011100001000000
000000000000001101100011100101011000010111100000000000
000000000000000101000100000111111100001011100000000000
000110100101001001000111001000001011010000100000000000
000100100000100101000000000011011110000000100001000000

.logic_tile 17 25
000000000000000111000010000000000000000000000010000000
000000000000000000000100000111001011000010000000000010
101000001010001000000111100000000000000000100000100000
100000000110001101000000001101001101000000000010000000
010000001010000001100010100000000000000000100100000001
000000000010000000000110110000001100000000000000000000
000010000010000101100011111111111011101000000000000000
000000000000000000100111101011101111100000010000000000
000000000001001001000011100111011001010111100000000000
000000100001110111100000000101011000000111010000000000
000000000001000000000111000000000000000000100100000010
000000000000100000000100000000001000000000000000000000
000000101010001101000010000101101001100000000100000010
000001100100000001000000001111111011000000000000000010
000000101100000000000010110000000000000000000100000000
000001000000000000000111110011000000000010000000100000

.logic_tile 18 25
000100000000001101100111100111011110000001000000000000
000000000000000101000100001111110000001001000000000000
101010101110000111100010110101101010000001000000000000
100000000000001111000011101011100000001001000000000000
000001000000001111100011101001011000010111100000000000
000010000000000111100100001001001000000111010000000000
000000001100101111100110001101001110000001000000000000
000000000000010011100010111101110000000110000000000000
000000000100000000000110000001011100010111100010000000
000000000100000000000110010001001101001011100000000000
000000001100000011000000001111011010000001000000000000
000000000000001101100000001001100000000110000000000000
000001000000110000000110011101101001000000000100000000
000010000000010000000110000011011111100000000010000100
010001000101010000000111000001011000000110100000000000
100000000110100000000111010101001000001111110000000000

.ramb_tile 19 25
000010000000000000000000000011011100000000
000000010000000000000000000000000000000000
101000001010001000000011000011011100000000
100000100110101011000100000000110000000000
010000000000000000000111011111111100000000
110000000000000000000111010111000000000000
000000000111010001000000000101111100000000
000010100000000000100000001101010000000000
000001000001001001000010010011011100000010
000000100000011001000111100011100000000000
000010100110000011100000000001111100000000
000010101010000001000010001111010000000000
000000000000000001100000000001111100000000
000100000001000000100010110111100000000000
110000001010011101000011111111111100100000
010001000000000111100011001111110000000000

.logic_tile 20 25
000000000000100101100010010000001000000100000100100000
000000000001000000000010110000010000000000000000000000
101010100000000000000011100001101100110011000000000000
100100000101011111000000001111001010000000000000000000
010000001010011000000110110011011011110011110000000000
010000000000100101000010101101111110010010100000000000
000001000000000011100111010111011010100010010000000000
000000100000001101100110100001001011000110010000000000
000000000000001001100111110000011100000100000100000000
000000001100000011000010000000010000000000000000100000
000001000000000101000110101011001110100000000000000000
000010001100000000100100000101111100000000000001000000
000000000001010111100110001011011100101010000000000000
000000000010100000000010111101101011000101010000000000
000000101000000011100000001000000000000000000100000000
000001100000100000100000001001000000000010000010000000

.logic_tile 21 25
000000001000010000000000000001100000000011000010000000
000000000000101101000000000001000000000001000010000000
101001100000000101000000000000000000000000000111000001
100111000000001101100000000011000000000010000001100000
010001000000000000000000001000000000000000000111000000
000000000001010000000000001011000000000010000000000000
000000000000100000000000000011000000000000000110000001
000010000000000000000000000000100000000001000000000100
000000000000001011110000000111100000000000000110000101
000010001110000111000010000000100000000001000010000000
000000000001010000000000010000001100000100000100000001
000000000000000000000011110000000000000000000000000111
000000000010000000000110000111000001000000100000000000
000000000000000001000000001111001000000000000000000000
000000000000000001000000000000011110000100000100000001
000000000000010000100011110000000000000000000010000000

.logic_tile 22 25
000000000000000101100110101001001010010110100000000000
000100000000000101000000000101001010010000000000000000
101000000000100101000000010000000000000010000110000000
100000000100000000100010100000001011000000000000000010
110000000100000101000000011011011101000110100000000000
010000000000000101100011110111011010000001010000000010
000000000100100101100000001111111110100100010010000101
000000000001010000000000000111101111100000010000000000
000000000000110101000010001001001011000000000000000000
000100001001010000100110001001001010000100000000000000
000000000000000001100010110011111100000000000000000000
000000000000011101100110010111101001000100000000000000
000000000110000001100000000001011001000011110000000000
000000000000001101100010110001101101000001110000000000
110010100000000101000010101111011010000000000000000000
100000000110001101100100000011001101000001000000000000

.logic_tile 23 25
000000000000000111100110000011111001011100000000000000
000000000100000000100010001111111001001000000000000000
101000000010101101100111101001101100011111000110000100
100000000001001011000110110111011001111111000000000000
110000000000100000000000000011000000000001000000000101
100000000011010000000000000111000000000000000010100001
000000101001000111100110111000001101000010100000000000
000000000001100000100011001111001110000110000000000000
000000000000000101100000011101111101100000000000000000
000000000000001111000011101011101100000000000000000000
000000000100000001100111111000001000000000000000000000
000000000000001111000010000111010000000100000000000000
000000100000000111000010001000011000000000000000000000
000001000001000000100000001101000000000100000000000000
110000000000000101100000000101111110010100000000000000
010000000000000001000011110000001000100000010000000000

.logic_tile 24 25
000000001110010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000011101000000000000000000100000000
100000000000000000000000001001000000000010000000000000
000010100001010111000000000000000000000000100100000001
000001000010100000100000000000001010000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101111110010000000100100000
000010000010000000000000000000101110100001010000000000
000000000001011000000000000000000000000000000000000000
000000000001101111000000000000000000000000000000000000
000000100100000101100000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000100000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000100000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000000000000001100000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
101000000000010101000011101000011100000100000000000000
100000000000100000100000000001001101010100100000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000010000000000000010001001011000001001000101000000
000000010010000000000000001011010000000101000010000000
000000010000001000000000010000000000000000000000000000
000000010000000001000010100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000

.logic_tile 2 26
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
101000000000000000000011100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100010000000001000000000000000000000000000000000000
000100010000000000100000000000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000010000001101000000000000000000000000000000000000
000000010000000000000010001011011111010001100001000000
000000010000000000000100001101001100110010110000000000
000000010000001000010000001000000000000000000100000000
000000010000000101000000001001000000000010000000100000

.logic_tile 3 26
000001000000100001100000010000000000000000000000000000
000000000001000000100011100000000000000000000000000000
101000000000001000000110011011011101000110100000000000
100000000000001011000110101101011001001111110000000000
010000000000000011100000000000000000000000000000000000
010000000000010000100000000000000000000000000000000000
000000000000000000000000010101000000000000000100000000
000000000000000000000010010000000000000001000000000000
000110010000001001100000000001001101010100000000000000
000100010110000111000000000000001000001000000000100000
000000010000000000000000010011100000000000000100000000
000000010000000001000010000000000000000001000000000000
000000010000010000000000000000000001000000100100000000
000000010000000000000000000000001001000000000000000000
010000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 4 26
000000100000001000000010100011100001000000010100000000
000000000000000001000011110101101000000001110000000000
101000000000000101100010100000000000000000000010100100
100000000000001111000010101011001011000000100000000110
010000000000100001000011101000011011000000000000000000
110000000011010000000110101011001100010110000000100000
000000000000000101000010111001101101000110100000000000
000000000000000101000011110111101001001111110000000010
000000110000001000000111100101100000000001110100000000
000001010000001011000000000101101000000000010000000001
000010010000000000000110010011111010000000000000000000
000001010000001001000010000000000000001000000010000100
000100010000000000000000011001101001010111100000000000
000101010000000000000011100101011011001011100000000000
110000010000000000000000000101001000010000100100000000
100000010000001001000000000000011111101000000000000000

.logic_tile 5 26
000000000000000101000000001011101011101101010000000000
000000000010000000000011101011011010111110110000000000
101000100000000111100011101011000000000000000110000000
100001000000000101100000001111000000000010000000000000
010000000000000000000000001011000000000000000100000000
010000000000001111000011000001100000000010000000100000
000000000000011011100000010000000001000000000100000000
000000000000100111100011010011001000000010000000000100
000011010000001001000011100001001010000000000100000000
000011110000000111000100000000000000000001000001000000
000000110000000011100000000000000000000000100100000000
000011110000000000000010001111001110000000000001000000
000000010000001000000000001111111011111001010000000000
000000010000100001000010011011011010111111100000000000
000000011110001000000000011000000001000000000100000100
000000011100001111000010000101001001000010000000000000

.ramt_tile 6 26
000000000000001001000010000101001110000000
000000000100001011000000000000100000010000
101000001100001000000000000001001100000000
100000000000001101000011000000000000001000
010000000000101000000111110101001110000000
110001001001010111000111010000000000000100
000000000001000000000011100101101100001000
000000000000100000000000000000100000000000
000000010000001011100000000011001110000100
000000010000001001000011011011000000000000
000000010000000000000000000111001100000000
000000010000000000000000000001100000010000
000000010000001000000111001111101110000000
000000010000001001000000000001100000010000
110000011110010111100000010001101100100000
110000110001100000000011001001100000000000

.logic_tile 7 26
000000000000001000000111100101111110111001110000000000
000000000000000011000100000001111110110101110000000100
101000000010000000000111100111000001000010110011000100
100000000000000000000010111001101100000010100011100001
010000001100101000010011100101111111111001010000000000
110000000000011111000000000111011010110111110001000000
000001000000001111000111100111011111101101010000000000
000010001010000111000111111011011111111101110000000001
000100011000000111000011111000000000000000000100000000
000100010000000000100111011001000000000010000000000000
000000010000001111000000000111011111101001110000000000
000000010000010011000000000101001001111101110000000001
000000110001010111100110101011001111000101010000000000
000011110110101001000100000011001011101101010000100000
000000011010000001000011100011000000000000000100000000
000000010000000000100010010000100000000001000000000000

.logic_tile 8 26
000000000001001101100110100000011011000100000000000000
000010000000000011100110000000001101000000000000000000
101000000000001101100110101001000001000010100000000000
100000000000000111110100000101001001000001100000000000
010000100000000111100010100000000000000000100100000100
010001000000000000010000000000001011000000000000000100
000001000000001000000000000000000000000000000111000000
000000100000000011000000000001000000000010000000000000
000000010001101000000000000101101001101011010000000000
000010111000110011000000000101011000000001000000000000
000010110000100000000000000000001100000100000100000010
000010010000010000000010000000000000000000000000000001
000000010010000001100000000101101000100010010000000000
000001010000000000000000000111011010100001010000000000
000000010000000000000000001000000000000000000100000000
000000110001000000000000000001000000000010000011000000

.logic_tile 9 26
000100000000001000000010010111101000001100111100000000
000100000000000101000011000000101110110011000011010000
101001000100000000000000000011001000001100111100000000
100010000000000000000000000000101111110011000001000001
010000000000101000000000000101101000001100111100000000
010000000001000101000000000000001100110011000001000001
000000100000001000000010010011101001001100111110000000
000010000000000101000010100000001011110011000000000000
000000010000000101100011010001001000001100111100000000
000000010000000001100010110000101000110011000010000000
000000010000100000000000000001001000001100111100100000
000000010001011111000000000000001100110011000010000000
000000110000000001100000000101001001001100111100000001
000000010000100000100011100000001011110011000001000000
000000110000000000000000010001001000001100111110000000
000011110000000000000010100000001101110011000010000000

.logic_tile 10 26
000000000000001000000011000101101101010000000000000000
000000001000001111000000001101001001110000100000000000
101011000000101111000110011001111000110100010000000000
100010001100000011100011100101011010100000010000000000
110000000001001111100011100001000000000011100000000000
010000000000000001000000000011101000000001000001000000
000011101100011001000000010001111011010000100000000000
000011000000101001000011010000101011001000010000000000
000110110000001001000000000000011110000100000100000001
000101010000001101100011000000000000000000000000000000
000001010000100000000000010111111001101001010000000000
000010011001010000000010100111011000011001010000000000
000000110000001000000000001111011000101011010000000000
000000010000001101000000001011011010000001000000000000
110010110110001101100000000000001101000010100000000000
100001011111010011000011001001001111000110000000000000

.logic_tile 11 26
000000000000000101000011101011111100000000100000000000
000000000000101101000011111001011110100000110010000000
101000000000000011000010110001000001000001000010000000
100000100000101101000011110111001010000001010000000010
010000001010001111000111000101100000000010000100000000
110000000001011111000100000000100000000000000000000100
000000000000000000000010000101001101010101110000000000
000000000000100111000010000001011001010110110000000000
000000111001000111000110101011011100000001000000000000
000010110000000000100011111101001001101001000001000000
000000110000000001000111000111011110000100000000000000
000101011000000000100100001111111010101000010000000000
000011110000000111000010010101001100000000000010000100
000011111001000001100011110000010000001000000011100010
000000010000000111100010000111111001110000010000000000
000000010000000000000000001001001000100000000000000000

.logic_tile 12 26
000000000111000101100110100001000000000000000100000000
000001000000000111100110000000100000000001000000000110
101010100000000000000000001001101100000000110100000000
100000000000000000000010011011101010101001110000000000
110000000000000101000000011000000000000000000100000000
100000100000000001100011100101000000000010000000000110
000000000000001111100000010000000000000000000100000000
000100000000001011100011101101000000000010000001000000
000000011010001000000000000001011010010000000110000000
000000110000000111000000000000011010000000000000100000
000000010110000101000010000001011111010100000000100000
000000010000000000100000000000001010001000000000000000
000000010000100011100010000111011100010110000110000000
000000010000010000100011110000101110100000000000000000
000000010000000101000000000111001001010010100100000000
000000010000000000000000000000111100100000000001100000

.logic_tile 13 26
000000000001000111100111100111100000000000000110000001
000001000000101111000000000000000000000001000000000001
101000101011101111000010001001011101010110000100000000
100001000011101101100100001111001001010100000001000000
110000001010000011000000000001100000000000000110000000
100100000000001001000000000001101100000001000000000000
000000000000000001000000001111000000000000010000000000
000000000100000000000000001011001010000000000001000100
000010110000101011100000010000000000000000100100100101
000111111000000101100010110000001101000000000001000000
000000010000000000000110000001111101010000100000000000
000000010000000101000010010011011000010000010000000000
000000010000000111000000000001101111001000000000000000
000000010000000000000010010101011010001001010000000000
000010110000000000000000010001000000000010110100000000
000011110000000111000010100001001001000011110000000000

.logic_tile 14 26
000000000000000011000000000001100000000010100000000000
000010000000000000000010110000101101000001000000000000
101000000000000101100010100000001110000100000100000000
100000001100010000100111110000000000000000000010000000
010100000000000000000011111001111101111101010001000000
110100000000000000000010110011001001111111010000000000
000010000000010111000111100011101110101000000000000000
000000000000100000100100001101111111010000100000000000
000000010000100000000000010001000001000000100010000010
000000010001000000000010000000001011000000000000000000
000000010001111001100000000101111010000100000000000000
000000010000110001000010000000100000000000000000000000
000000010000000111000011111011111000000111110000000001
000000010000000000100010111001011001010111110000000000
000000010001010000000000001000000000000000000100000000
000000111011110000000011111111000000000010000010000000

.logic_tile 15 26
000000001010000000000010000000000001000000100100000000
000000000000000000000100000000001011000000000000000001
101000000110100111000110001101011011000000000000000000
100000000000010000000000001111101100000110100000000100
010010000000000000000010100111011001000001000000000000
000000001100100000000100001111011010000010100000000010
000000000000000001000010001000000000000000000101000000
000000101110000000100011100001000000000010000000000000
000010011010000000000000001000000000000000000100000100
000001010000000000000000000011000000000010000010000000
000010010000101011100010100000011100000100000100100000
000001011001010011100000000000000000000000000000000000
000000010000010011000110101011111011100000000000000000
000000110000000001000000000111111111110000100000000000
000000010000000111000110110111011111101000000000000000
000000010000000000000010101001011101011000000000000000

.logic_tile 16 26
000000000001001101100000001000011100010100000010000000
000010001110000111100011111011001111000100000000000000
101100000000000011100110000000011100010100000000000000
100100000000001001100010110001001100010100100010000000
010010001110101001100011101001111101000100000000000000
010001000001011001100100000001011111011100000001000000
000000000110000111100110101101011010000110100000000000
000000000000100111000100000101001010001111110000000000
000000010000000001000111000000000000000010000101000000
000010010000000000100100000000001000000000000010000100
000000010001011101100010100101111111110000010000000000
000000010000001011000010001111101001100000000000000010
000000110000000000000010000101001100000110100000000000
000101010000000000000010011101011010001111110000000000
110000010110001111100011100001101011000010100001100000
100000010000100101100100000101101110000000010000100101

.logic_tile 17 26
000110100000010000000111100000000001000000001000000000
000001000000000001010100000000001100000000000000001000
101000000000000111000011100011100000000000001000000000
100000100000001001100100000000101001000000000000000000
110000000000000101000000000111101001001100111000000000
100000000000000101000000000000101010110011000000000000
000010000000100111100111110111001000001100110000000000
000001000001010000000110011001000000110011000000000000
000000010000001101000010001011011010111001110000000001
000000010000000011000100001111011100111110110000000010
000000011010001000000000000001001010000110100000000000
000000010000000001000010110101001101001111110000000000
000010010000000101100000000001100000000000000100100000
000000011110000000000000000000100000000001000011000000
010001011000100000000111110101011011010111100000000000
010010011010010000000111000101011000001011100000000000

.logic_tile 18 26
000000000000000101000000001000000000000000000100000000
000000100000000001100011101011000000000010000000000000
101000000100001000000110000001011010000001000000000100
100000000000000111000010101101110000000000000000000000
110000001010000000000000010111101010111011110000100000
010000000000000101000011110001001111100001010000000010
000000000000000101000010000111100000000000000110000000
000000100001000000000110010000100000000001000000100010
000000010000001000000011000011111001010100000000000000
000001011000000001000010000000111101001000000010000000
000000011010000011100110100011111010111011110000000001
000010111100001001100110001011001111100001010000000000
000100010000001001100010101101101110010111100000000000
000100010000001001100110110001101110000111010000000000
000000010101010000000111001001101100010111100000000000
000000010000101111000000000011101000001011100000000000

.ramt_tile 19 26
000000101001010111000010000001001010000000
000001000000100000100111100000000000000000
101000100001001000000000000001001010000000
100010100000000111000000000000110000000000
110001000000100111000010001011001010000000
110000100111010111000000001011000000000000
000001000000000000000111100111101010000000
000010000000000000000000001001110000000000
000000010100000101100000001111001010000000
000000010000000000100010011101100000000000
000110010000000001000000001001101010000000
000101110000000000100010000011010000000000
000000010000100000000010100111101010000000
000010010110010000000111110101100000010000
110000011010100111100111011011001010000000
110000011100011001000110100111110000000000

.logic_tile 20 26
000001000000001000000110001101111001100010110000000000
000110101010000001000110110111011111010110110000000000
101000000000010000000111001011011111110011110000000000
100000000000100011000110101111001001010010100000000000
110000000000001000000110111011101011101010000000000000
110000000001000101000010000011101010000101010000000000
000000000000001111000000001101011000110011000000000000
000010100000101111100011110011101101000000000000000100
000001010000111000000111001101111100101011010000000000
000010110000000011000100000101111110000111010000000000
000000111110000011100111010001000000000000000000000000
000001010000001111000111001111101001000010110001000000
000000010000100001100111001000000000000000000100000000
000001010001000001100010001011000000000010000000000000
000000011000000001100010010001011000100000000010000000
000010110000000000100010010111011011000000000000000000

.logic_tile 21 26
000000000000000000000000000001100000000000000100000000
000000000000100000000000000000000000000001000011000000
101000000010000111100010010101000001000010000000000000
100110000001010000000111110000001010000000000001000000
010000000001000101000000001000000000000000000100000101
000000000000000000000000001001000000000010000000000100
000101000001110000000000001000000000000000000100100000
000010000001110101000000001001000000000010000001100000
000001010110000000000011100000011100000100000110000111
000010110000000000000100000000000000000000000001000000
000000010000000111000000000111100000000000000110100000
000110010110010000100000000000100000000001000001100100
000010010000000111100000000000000000000000000100100000
000000010000000000100000000111000000000010000011000000
000000010010000000010011100000000000000000000110100000
000000010000000000000100001011000000000010000010000100

.logic_tile 22 26
000010000000001000000110000001111101010001000000000000
000001000000000101000000000001001110110010000000000000
101000001100100011100110101000011100000100000000000000
100000000000000101000010101001001101000000000000000000
110000000000001101100000001111101001111110100000000000
110000000000000101000000000111011001111010100000000000
000000000000000000000000001001001011000011000000000000
000000000000000000000000001001001110011001100000000000
000000010000010001100110001001111101000010000000000000
000000010100100000100100000111101100101000000000000000
000000010000001001100000000001000001000000010000000000
000000010000001001110000000011001001000010110000000000
000010010000000000000010001101011001000011000000000000
000001010000000000000010010001011100000010000000000000
110000010010101111100000000000000000000000000101000000
100000010000000001000000001111000000000010000000000010

.logic_tile 23 26
000000000110000000000000010000000000000000000000000000
000000001000000000000010100000000000000000000000000000
101000000000000000000000000111001100000110100000000000
100000000000000101000000000000001010000000000000000000
010000000001011000000000000000000000000000000000000000
000000000000100101000000000000000000000000000000000000
000000000010000000000000010111000000000000000100000000
000000000000000111000010100000100000000001000000000001
000001010001001001100000000000000000000000000000000000
000010110000101001000000000000000000000000000000000000
000010010000000000000000001001011000000000000000000000
000001010000000000000000001101101100000000010000000000
000000010000000101000111000000011010000100000100000000
000000010000000000100000000000000000000000000001000110
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 26
000000100001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000100000000000000000000000000000000000000000000
000010000000000000000000000011100000000000000100000100
000001000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010100000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
010000010010000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.dsp3_tile 25 26
000000000000100000010000000000000000110000110000001000
000000000001010000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000001000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000011100000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000100000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000000001000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
101000000000000000000111000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000111100000001010000100000100100000
110000000000000000000110010000010000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000011110000000000000000001100000000000000110000000
000000010000000000000000000000100000000001000000000000
000000010000000000000000000001000000000000000100000000
000000010000000000000000000000100000000001000000000000
000000010000000000000111100000000000000000000100000000
000000010010000000000000001101000000000010000000100000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 27
000000000000010000000000000101000000000010000100000000
000000000000000000000000000000101100000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010100000000000000000010010000000000000000000000000000
110100000000000000000011110000000000000000000000000000
000000000000000000000010100000001100000010000000000000
000000000000000000000100000000000000000000000000000100
000000011110001000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000111101011010100000000000000
000000010000000000000000000000111011101000010001000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010010000000000000000000000000000

.logic_tile 3 27
000000100000000001100110001001011011011100000010000000
000000000000000000000000001001101000101110100001000000
101000000000000000000000011111111011010111100000000000
100000000000000111000011110111001111001011100000000000
010010100000001101000011100000000000000000000000000000
110001000000000001100100000000000000000000000000000000
000000000000000011100000000011001010010000100000000100
000000000000000001110000000000101000000000010000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000010000000000000000000000000000000
000000010000000000000000000000000000000000100100000000
000000010000000000000000000000001010000000000000000000
000001010000000000000000000000000000000000000000000000
000000111000000000000000000000000000000000000000000000
010000010000000001100000000000000000000000000000000000
100000010000010001000010000000000000000000000000000000

.logic_tile 4 27
000000000000001111000111101101001111000110100000000000
000000000000000001100011111001011000001111110000000000
101000000000000111000000000001111000000110100000000000
100000000000000111100011101101101100001111110000000000
010000000000000111100000000000001100000000000000000000
010000000000001101000010110111011100000110100000000010
000000000000000000000000011000000001000000100100100000
000000000000000001000011111111001011000000000000000000
000000010000000101000010010101101100010000100000000000
000000010000001101000011000000011000000000010000100000
000001010000000011100000000101000000000000100100000000
000010010000000000000011110000001000000000000000000000
000000010000000001100011100011101001000001010000000000
000000010000100000000111111111011101000110000000000000
000000010000000000000000010000001101010000000000000000
000000010000000000000010000011011000010110000000000000

.logic_tile 5 27
000000000000000000000000011000000000000000000101000000
000001000000000000000010101011000000000010000000000000
101000000000001111100111001000011010000000000001100000
100000000010000101100100001111000000000100000011000001
110000000000100011100000001000001100010000000000000000
110000000001010000000010001111001100010010100010000000
000000000000100111000000000000000000000000000000000000
000000000000010000000000001111001110000000100010000000
000100010000001001000000000111111001000110000000000001
000100011000000111100000000000111100101001000000000100
000000010000000000000000001111001000001001100000000000
000000010000000011000011110001011011101001110000000000
000000010000001001000011100101011001000001010010000000
000000010000001011000010010101101000011111100000000000
000000011000000001100111100111100000000000000101000000
000000110000000000000010010000000000000001000000000000

.ramb_tile 6 27
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000100000000000000000000000000000000000
000010100000100000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000100010000000000000000000000000000000000
000100011000000000000000000000000000000000
000000010000000000000000000000000000000000
000000110000000000000000000000000000000000
000000010001000000000000000000000000000000
000000010000000000000000000000000000000000
000010010000010000000000000000000000000000
000000010001100000000000000000000000000000

.logic_tile 7 27
000000000000000000010011100001011011000101010000000000
000000000000000000000000000101111011101101010011100001
101000000000000000000010100000000000000000000100000000
100000000000000000000011111111000000000010000001000000
110100000000000111000000001111100001000001010010000000
110100000001010000000000001011001001000010010000000000
000011100000000000000010110000011100000100000100000000
000000100000000000000111110000010000000000000001000000
000000010110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011010000000000000010000000000000000000000000000
000010010000000001000011000000000000000000000000000000
000000011110000111000111111000000000000000000100000000
000000010000000001000011000011000000000010000000000000
000000010000010000000000000111000001000000010000000000
000000010001110001000000000111001001000010110000000010

.logic_tile 8 27
000000000000000000000110011000011110000000000100000000
000000000000001111000011111101000000000100000000000000
101000000110001000000110000001000001000001110000000000
100000000001000001000000001011001010000000100000000000
000000000000001011100011100101001000001001100010000000
000000000000001011100100001011011111101001110010000000
000000000000101101000111100011001011010000100000100000
000000000000001101100110110000001011000000010000000000
000100010000001111100011010011111001010100000101000000
000100010000001111100110110000111101100000010000000000
000000010000001000000111111000001000010000100110000100
000000010010011001000010011011011100010100000000000000
000000010000000000000111101011100000000000010100000000
000000010000100000000000000101101011000010110010000010
000010110000101000000000010011111001000100000000000000
000001110000011011000010110000001111101000010000000000

.logic_tile 9 27
000000000000000000000000000011001000001100111110000000
000000000000000000000000000000001100110011000000010010
101000000000001000000000000001101000001100111110000000
100000100000000111000000000000001110110011000010000000
010001000000100101100111000111101000001100111100000000
110010100000010000000100000000001100110011000010000000
000000000000000111000000000101101000001100111100000000
000000000000000000000000000000001110110011000010000000
000000010000001001000000000111001001001100111100000000
000000010000001001100000000000001100110011000011000000
000000011000011000000000000011001000001100111100000000
000000010000001111000000000000001111110011000010000000
000001010000101000000000000111001000001100111110000000
000010010000011001000011000000001010110011000000000000
000000010000100101100000000111101000001100110100000001
000010110000000011000000000000001110110011000000100000

.logic_tile 10 27
000001001100000011000010100111101000001000000000000000
000010100000000000000000000011110000001111000000000000
101000100001010111100000011001101100111000110000000000
100001000000000000000010100001111000111101110001000000
110001000110001101000111010101111111000010000000100000
110000000000000001000010100000111111001001000000000000
000000000000000111100010010101111100111000110000000000
000000000000000000000010011101001000111110110001000000
000001010000000000000000001111001010101100100101000000
000010010000000111000010011101001010111100100000000000
000000011000001101100011101000011101000100000000000000
000010110000000011000010001011011011010100100000000000
000000010000000000000010000011100000000000000100000000
000000010000000111000100000000000000000001000000100000
000000111010000000000110010101101010000110100000000000
000001010000010000000011010000111110000000010000000000

.logic_tile 11 27
000000000000000111000011100111001101010111100000000000
000000000000000000000100001111011011001011100000000000
101000000000000011100000001000000000000000000100000000
100000000000001011100010111011000000000010000000000000
110000000110000000000010111111101001101000010010000000
010000000001000000000011101101111000000000010000000000
000000000000000111100110101011111011011101010010000000
000000000000000111000100000001001010000110100001000000
000000010110000000000010100101000000000000000100000000
000001010001010000000011100000100000000001000000000000
000000010000000000000010110101011000000001000000000000
000010010000000101000111010001110000001011000000000000
000001010110000001100011100000001110000100000101000000
000010110000000101000110110000010000000000000000000000
000000010000000000000000000111011101100000000000000000
000001010001010000000010001001011111110000010000000010

.logic_tile 12 27
000100000000000000000110100000000001000000100100000000
000110000000000000000011100000001000000000000001000000
101001000011010011000000000000001110000000000000000000
100000000001001111000000001101011101010010100000000000
010000001001011000000000000000001010000100000100000100
010000000001001111000010000000000000000000000000000000
000000000000001000000000000000000000000000000100000000
000000000000001011000000001001000000000010000010000000
000000011000000000000111000111100000000000000100000000
000000010000000000000000000000100000000001000000000010
000000010000000000000011001011111111111001110000000000
000000010001001001000100000101001000110101110000000001
001000010000000000000010000000011100000100000100000000
000100010001010000000000000000010000000000000000000001
000000010000000111100000001000000000000000000101000000
000010110001011111000011110111000000000010000000000000

.logic_tile 13 27
000000000000000000000011100111011011000000010000000000
000000000001000000000111100101101011001001010000000000
101010001000000101000011110111000001000000100100000001
100010100000001111000011010000001001000000000000000000
010000100001011111100111100111111010000000000100000001
110000001100100001000000000000110000000001000000000000
000000000000001111000010000101101000000000000100000000
000000000000001101000110100000010000000001000000100000
000100011100000000000010101000011000000000000100000000
000100110001001101000111111001000000000010000000100000
000010111010000000000000000011001100010111100000000000
000001010000000000000010011011101001000111010000000000
000000011001010101100011111111011111111101010000000000
000000010010100000000011110001101101111001110000000000
000000010000011000000000010111000000000000000100000000
000001010000100111000010000000101010000001000010000000

.logic_tile 14 27
000000000000000111000111110101011110010000100010000100
000000000000000000100010000111111111101000010000000000
101010000000100000000110000101101110000000100000000000
100000000000010000000000001011111001010000110000000000
010011100001010001000111010000011110000100000000000000
110011100000100000100111100000011111000000000000000000
000000000000010001000011100011111111000000100001000000
000000000000100000000000000000001101101000010000000000
000011110000000000000111000111111000001000000000000000
000110010111000000000000001001010000000000000000000000
000000011010000011100111100000011010000100000100000010
000000010000000111100000000000000000000000000000000000
000000010000000001000010000000000000000000000100000010
000000010000000000100100000101000000000010000000000000
110000010110000011100000000000000001000000000000000000
100000010000000001000011100001001100000010000000000000

.logic_tile 15 27
000000000001011000000010010111100000000000000100000000
000010100010100001000010000000100000000001000000000000
101010000001110000000110000000001010000100000100000000
100000000000110000000100000000010000000000000000000000
110000001100000000000111111000000000000000000100000000
010001000000000000000111001101000000000010000000000000
000010000000000000000010101111111111100000010000000000
000001100000000011000100000101011001100000100000000000
000001011010000000000000001111111000111000000000000010
000000111100001101000011101111011000100000000000000000
000001010000010000000000000011000000000000000100000000
000010010000100000000000000000000000000001000010000000
000001010000000000000000000101000000000000000101000000
000000110000100000000000000000100000000001000000000000
000000010000000111100110110111101001110000010000000000
000001010000000111000011001001111001010000000000100000

.logic_tile 16 27
000000100000100101100011110001111001101000000010000000
000000001110010000000111110101011111100100000000000000
101000001000100111100010110011111101110000110000000000
100000000000010000000011010011011100110100110001000000
010000001100010111100000010101000000000000000100000000
010000000000101111000011100000000000000001000001000000
000000000000000000000010100101111111100001010000000000
000000000000000011000011000001111110100000000000000001
000001010000100001000010011101101111101001000010000000
000000110001011001000011011101101111010000000000000000
000000010000100011000000000001101110111101110010000000
000000010000011111100010011011111001111000110000000000
000001010000000111100111100101100000000001000000000001
000010010010000001000100000011000000000000000010000000
110000010000001000000110000111001101100000000000100011
100000010000000011000011101101011111000000000010000110

.logic_tile 17 27
000000000001110011100110000111001000010000000000100100
000000000001110011000111110000111110000000000001000010
101010000000000001000110111011011111100000000000000100
100010000000101011100010101001111000111000000000000000
010000000001000000000111001011111001100000010000000000
010010100010100000000111100011011111010000010000000000
000001000010001000000110001001011111101000000000000000
000010001110001011000010000111011001011000000000000000
000110010000000000000000011001011110001110000000000000
000101010000000000000011100001010000001001000000100000
000000010000001111100000000111100000000010000110000000
000000010000000011100010000000000000000000000000000000
000000010000000011100000001101111011000001000000000000
000000011100000000000011101101101101010110000010000000
010001010000100001100110000101011000000110100000100101
100010010000010001000110100000111011000000000011100010

.logic_tile 18 27
000010000001000011100000001111001100100010000010000000
000001000000000101100000000011111111001000100000000000
101100001000000001000000000001000000000000000100000000
100000000000000000100000000000000000000001000001000000
000000000001100001100000011000011000000010000011000010
000000100000111111100011111011000000000000000000000000
000000001010100001000000000101100000000010000000000000
000000000000011111000011010000000000000000000000000000
000000011100000001000111111101101010001000000000000000
000000010000000000100111000111000000000000000000100000
000010011010001000000000010101001111110011000000000000
000000010000001111000011000001001110000000000000000000
000000010000000101000010100000001010000100000100000000
000000010000000000000010100000010000000000000000000001
000000010000000001100000001000001100010000000100000000
000010010000001111000000001101011100010010100001000000

.ramb_tile 19 27
000000000000010000000000000000011110000000
000000011100100000000000000000000000000000
101000000000000000000000000000011110000000
100000000000000111000011100000010000000000
110010100000000000000000001000011110000000
110000000000000000000000000111000000000000
000000000000010000000000011000011110000000
000100000100000000000011001111010000000000
000001010111010000000000001000011110000000
000010110000100000000000000001000000000000
000000010000000000000000000000011110000000
000000010000000111000000001111010000000000
000000010001010000000111011000011110000000
000000111000100000000110011001000000000000
110000010000000001100010011000011110000000
010000010000000111100111001101010000000000

.logic_tile 20 27
000010100001010101000000010000000000000000000100000101
000001000000100000000011110011000000000010000000000001
101000000000001000000110001011100001000000110000000000
100010000000101001010100001111101101000000010000000000
010000001000000011100000011001101010000000000000000000
000000100000000000000010010001110000000001000000000100
000010000000000001100000001001111010100100010001000000
000000000001000111100000001001001011010100100000000010
000000110000000001100111000111101110100010000010000000
000000010000000111000100000101011111000100010000000000
000100011000001000000110000000001000000100000110000000
000000010000001001000110110000010000000000000000000000
000010111100000000000011101001011011100000000010000000
000001010000000000000110010011001111000000010000000000
000000010001100000000110010000001000000000100000000000
000000010000111101000011101011011100010000000000000000

.logic_tile 21 27
000000000000000111100000000000000000000000100110000000
000000000000000000100010000000001011000000000001000000
101001000000001000000110010011100000000000000110000000
100000000000001011000011010000100000000001000000000101
010010101100010000000011100011000000000010000000000100
000001100000100000000100001001100000000000000000000000
000000000000000000000111110000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000010000100000000011000000000001000000100100000000
000000010001010000000011100000001011000000000000000000
000001010111110000000000011001111001000000100000000000
000000010000110000000011101001011011100000110000000000
000000010000000000000000000000000000000000100100100000
000000010000000000000000000000001101000000000011000000
000000011010100000000000000000000000000000100100000100
000000010000000000000000000000001000000000000000000010

.logic_tile 22 27
000000000000000000000010000001111110111111000010100000
000000000000001101000000001011011000101111000001100111
101000000100001001100000001011011100000010000000000000
100000000000000101100000001011001001000000000000000000
110000000000000000000110001101101110000000000000000000
110010100000000000000100000111011011000000010000000000
000000000000001000000000000011101101000000000000000000
000000000000100101000000001111001101011001000000000000
000000010000101000000111111101100000000000010000000000
000000010001001001000110000111001011000000000000000000
000000010000001001100110000001101011100000000000000000
000000011010011001000100000111011101000000000000000000
000010010000001001100010010011000000000000000100000010
000001010000001001100110010000100000000001000000000010
000000010000000001100000011011101110000000000000000000
000000010000010000100010100011001111000100000000000000

.logic_tile 23 27
000010000000000101100110101001101101010000110000000000
000000000000000000000010011101001101000000100000000000
101000000000001111100110110101000000000000000100000100
100000000000000011100011100000000000000001000000000000
010000000000000001000000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000000000001000000010000001100000000000000100000100
000000000000000101000100000000000000000001000000000000
000000010000011001000010001001011000001101000000000000
000000010000100111000000000111011100001100000000000000
000000010000001000000000011000000001000000000000000000
000000010000000001000011100001001010000000100000000000
000010011110000000000000001001011011000001000000000000
000001010000000000000000001001101100000110000000000000
110000010010000001100000000000000000000000100100000000
100000010000000000000000000000001101000000000000000100

.logic_tile 24 27
000000000000000000000111000000000000000000000000000000
000100001110000000000100000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000010000000001000000100000100000100
110000000000000000000000000000010000000000000000000000
000000000000001000000111100000000001000000100101100000
000000000000000011000100000000001010000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000011010000100000100000000
100000010000000000000000000000010000000000000001000010

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000010000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000001101000000110000110000001000
000000000000000000000000001001000000110000110000000000
000000000000001001000011111101000000110000110000001000
000000000000000011100011000101100000110000110000000000
000000010000000000000010000111100000110000110000001000
000000010000000001000000001101000000110000110000000000
000000010000000000000111000111000000110000110000001000
000000010000000001000000000000100000110000110000000000
000000000000001101100000000001100000110000110000001000
000000000000000101000000000011000000110000110000000100
000000000000000001000000001001100000110000110000001001
000000000000000000000010011001000000110000110000000000
000000000000000000000010001011100000110000110000001100
000000000000000000000000001011000000110000110000000000
000000000000000000000000000101100000110000110000001000
000000000000000001000000000011100000110000110000000000

.logic_tile 1 28
000000000000000000000000000000000000000000000100000100
000000000000000000000011101011000000000010000000000000
101000000000000000000000000000000000000000100100100000
100000000000000000000000000000001100000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000001000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 28
000001000000000001100010100000000000000010000000000000
000000100000000000000100000000001111000000000000000000
101000000000000101000110000000011111001100110000000000
100000000000000000100000000000011011110011000000000000
110000000000000000000011100000000001000010000000000000
010000000000000101000000000000001010000000000000000000
000010100000000001100000011101000000000010000100000000
000001000000000000000010000001100000000000000000000000
000000000000000000000000011001101010100000000000000000
000000000000000000000010100101101111000000000000000000
000000000000000000000000000000001010000010000100000000
000000000000000000000000000000011001000000000000000000
000000000000000000000110000001100000000010000000000000
000000001010000000000000000000100000000000000000000000
000000000000000000000111000000001010000010000100000000
000000000000000000000100000001010000000000000000000000

.logic_tile 3 28
000000000000001000000000001000000000000000000100000000
000001000000101111000000000101000000000010000000000000
101000000000000000000000000001000000000000000100000000
100000000000000000000000000000000000000001000000000000
110000000000000000000010100000011010000100000010000000
010000000000000000000100001101010000000110000010000000
000000000000000001100000000000000000000000000000000000
000000000000000000100010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000

.logic_tile 4 28
000000000000001000000111000101100000000000000100000000
000000000000001111000100000000100000000001000000000000
101000000000001001100000000000000000000000100110000000
100000000000000011000000000000001101000000000010000000
110000001110000011100000001000000000000000000100000000
010000000000001001100000000101000000000010000000000000
000000000000000001100000010000011100010000000010000000
000000000000000000100010010000001110000000000000100000
000000000000100000000110100000001010000100000100000000
000000000001010000000010010000000000000000000000100000
000000000000000000000000000001000000000000000100000000
000000000000000011000000000000000000000001000000000000
000000000000000000000000001001011000010111100000000000
000000000000000001000000000001101010000111010010000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 5 28
000000000000100111000011100101011000010000000110000000
000000000001000000100111000000111010101001000010000000
101000000000000111000111101101101010001001000100000001
100000000000000000100111111011000000001010000000000000
000000001110000101000010110011101100001000000110000000
000000000000000000000011110101010000001101000000100000
000000000000000101000010001001011000010001100000000000
000000000000000000000000001111111110110010110000000000
000000001010000000000110111000011000000100000110000000
000000000000000000000110000011001010010100100010000000
000000000000001001100110000101101101000100000000000000
000000000000001011000100000000111110101000010000000000
000000001110001000000110000001000000000001000100000000
000000000000001101000000001101000000000011000000100000
000000000000000000000000000101001110001000000110000000
000000000000000001000010011001010000001110000010000000

.ramt_tile 6 28
000000001100000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000001000000100000000000000000000000000000
000010100001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 28
000000000000000000000110110000000000000000000000000000
000000000000000000000111110000000000000000000000000000
101000000000001000000111010000000000000000000000000000
100000000001001011000010000000000000000000000000000000
010000000110001000000000010001101010000100000100000000
010000000000001011000011000000100000000000000000000000
000000000000100101100000000000001110000100000100000000
000000000000001111100011101001010000000000000000000000
000000001000100000000011000011100001000000000100000000
000000000001010001000011110000101010000001000000000100
000000000000000000000010000011000000000000000100000000
000000000000000000000000000000001101000001000000000000
000001000000000000000010001101011010010111100000000000
000010000000100000000010000001111101000111010000000000
000000000000000000000010101111111000001000000000000000
000000000000100000000000000101111111010100000000000100

.logic_tile 8 28
000000000000000000000000000000000000000000000000000000
000001001000000101000010100000000000000000000000000000
101010100000001000000000000001000000000000000100000000
100001000000001111000010100000100000000001000000000000
010000000000010000000111010000001010010000000000000000
110000100001111001000111110000011000000000000011000000
000000000000000000000000001001100000000000010000000000
000000000000000000000000000011001010000001110001000000
000000000110000111100000011111011100001001000000000000
000000000000000000100010100111100000001010000001000000
000000000010000101100010000001101101010000000000000000
000000000000000001100000000000111100101001000000000000
000001001010100001100000000011011101000110100000000000
000010100000010000000010010111011100001111110000000000
010000001010000111100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000

.logic_tile 9 28
000001000110000000000010001101001000100010010000000100
000000100000000001000000000011011010100001010000000000
101000000001010000000000000001001010101010000000000000
100000000000001101000000001011001001101001000000100000
110001001010100001000000001000000000000000000100000000
110000100000011001100000000001000000000010000000000000
000000000000000001000000000011111010010110000000000000
000000000000000000100000000000101010000001000000000000
000000001100000000000110000011101011010010100000000000
000000000001010000000010000000101010000001000000000000
000000000000001000000010000000001100000100000100000000
000000100000000001000110000000010000000000000000000000
000000000110000000000011001101001000100010010000000010
000000000000000000000111001111011010100001010000000000
000000000000000000000110000101100000000011100000000000
000000000000000000000000000101001111000001000000000000

.logic_tile 10 28
000000001000000000000010110011000000000001000100000000
000001000001010000000111111101000000000000000001000000
101000000000001101100000011101011000000100000001000000
100000000000000111100011110101011011011100000000000000
000001000000000011000110011001111110000101010000000000
000010000000000111000111101101001111011110100000000000
000000000000001000000111001001011111001001100000000000
000000000000001111000000000001101101101001110000100100
000000001110001011100110101011011001000001010000000100
000000000000000001100110001111101101101111010010000000
000000000110000111100111010111101101011100000010000000
000000000000000111100110100111111000011101010000000010
000100000000101111100010100101011101010110110000000000
000100000000010101000000000011001000011001110000000000
010001000001000101000111000011101111011100000000000000
010010000000100111100100001001001000011101010000000001

.logic_tile 11 28
000001000000000001100000000001101110000000000000000000
000010100000000000000000000000001100001001010000100000
101000000000100101000000001000001110010000100000000100
100000000000010000100000000111011111000000100000000000
110000000000001011100010010101100000000000000100000000
010000000010001011100010000000000000000001000000000000
000000000000001000000111100101101011000110100000000000
000000000000000101010000000011111111001111110000000000
000100000000001111100110010000011100000100000100000000
000100000010000101100011000000000000000000000000000000
000000000000000001100010110101011110010100110000000000
000000000000000101000011100001001010011000110010000000
000000000000001000000110101000001010000000000000000000
000000000000000111000011110011011111000110100000000000
010000000000001001000000011011011100000000010010000010
100000000001000001000010101011011101010000100000000000

.logic_tile 12 28
000000000000100000000000001011000000000001000010000000
000000000000010001000000001111101000000000000000000000
101001000010001000000000000000011100000100000100000000
100010000000001011000000000000000000000000000000000100
110000001010001000000000001000000000000000000110000000
110000000000000001000000000101000000000010000000000000
000000100000000011100000001000000000000000100000000000
000000000000000111000000000101001111000000000000000000
000000001000101000000111111111101010000000010010000000
000000001100011101000010100111101101100000010000000000
000010100000001000000000000011000000000000000100000000
000100100000001101000000000000000000000001000000000100
000100000000000000000010001011000000000000010000000100
000100000000100000000011111111101000000000000010000000
000000000000000111100111000001100000000000000100000001
000000000000000000000110110000000000000001000000000000

.logic_tile 13 28
000000000000001000000110110111000000000000000110000000
000010100000000101000011110000100000000001000000000000
101000000000000001010111100001001101010111100000000000
100000000001001001100100000011011001001011100010000000
010000000000001111100011110011101001010111100000000000
010000001111000111100110110111011010001011100000000000
000000000000000111000111110000011110000100000100000000
000000000000001111100011110000000000000000000000000000
000100101110000111000110111001101010011100000000000000
000100000000000111100111011011001011000100000000000000
000000000000001001000010001111011001100000000000000000
000000000000000011000010000101101011110000010000000010
000000000000000001000110010101001101011100100000000000
000000000001010000000011100011111100011100010001100000
000000000000100111100000001101011011101000010000000001
000000100000010000100000001011011100010100000000000001

.logic_tile 14 28
000000000000000000000000001011011101010100110000000001
000000000000000000000000000101101110100100110000000000
101000000000000111100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
010000100110100000000111100000001010001100110000000000
110000100001000000000110000000010000110011000000000000
000000000110001101100000000000000000000000100100000100
000000000000001111100000000000001110000000000000000010
000000001000001101000010110001111011000001000000100000
000000000010001111100110101011001111101001000000000000
000001100000000011100000000011001110010000100000000001
000000000000000000100000000000001100000000010000000000
000000000000000101000000010111000000000010000000000000
000000100000000111000011010000100000000000000000100000
000000001010000111100010010000000001000000100100000100
000000000000000000000010100000001111000000000000000010

.logic_tile 15 28
000000000000001000000010000000011100000100000100000000
000000000000000011000100000000010000000000000000000010
101000000000100000000110010001000000000000000100100000
100000000000000000000110110000000000000001000000000000
010000000000000000000000000000001000000100000100000000
000000000001010000000010000000010000000000000011000000
000000000000000101100010100111100000000000000110000000
000000000000000000000110000000000000000001000010100000
000000001100001000000000001001111010111000000000000010
000000000000001111000000001101111100010000000000000000
000000000000000001000010001000000000000000000100100000
000000000000000000000000001111000000000010000010000110
000000000000100000000000000000001010000100000100000000
000001000001000000000000000000010000000000000000000000
000000000000000011100000001101111001010000110000000000
000000001001010111100010000011011110100110110000100000

.logic_tile 16 28
000000001000000000000110000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
101000000000001111000110010001100001000001110100000001
100000000000000011000111110101001011000000010001100000
000000000000001001100000000001111111111101010000000000
000000000000001001000000000001111111111001110010000000
000000000000000001100110011101100001000000010000000000
000000000000000111000010000101001000000001110000000000
000100000000010000000000011000011011000000100000000000
000100000000100000000011111011001011010100100000000000
000001000000001000000000010000011110010000100100000010
000010000000000001000010110101001001010100000000100010
000000000000000000000000000101100000000000010000000000
000000000000000000000000000101001101000010110000000000
010001001100000101100011110011111000001000000101000010
000000000000010000100111110101010000001101000000000100

.logic_tile 17 28
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
101000001010000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000100010000000000000000011100000100000100000010
010000000000000000000000000000000000000000000000000000
001001001011000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001001110100111100000010000000000000000000000000000
000010100001010000100010110000000000000000000000000000
000001000000000011000000000000000000000000100101000000
000000000000010000000000000000001100000000000000000000
000001000000000111000000000000000000000000000100000010
000010100000000000000000001011000000000010000000000000
110000000000000000000000000000001110000100000100000010
100010000000000000000000000000000000000000000000000000

.logic_tile 18 28
000000001010100101000000010101100000000000001000000000
000000000001010000100010000000100000000000000000001000
101000000110100000000011100111100000000000001000000000
100000000000010000000000000000000000000000000000000000
110000000000000000000000000000001000001100110100000000
010000001001010000000000000000001001110011000000000010
000000000000000000000000010111000000000000000001100100
000000000000000000000010000000101000000000010001000000
000000000000000001000000000000000000000000000000000000
000000000000000000100011110000000000000000000000000000
000000000000000000000000001111100000000011000010000000
000000000000000000000000001001100000000010000000000000
000010100000010000000110100011011010001100110100000010
000001000000100000000100000000010000110011000000000010
010000000000000001100010000000000000000000000000000000
100000000000000000100000000000000000000000000000000000

.ramt_tile 19 28
000000000111000000000010000000001000000000
000010100001010000000111100000010000000000
101000000000000111000000010001001100000000
100000000000001001110011100000100000000000
110000000000000000000010001001111010000000
110000000000000000000100001011010000000000
000000000000000000000011101101101100000000
000000000000000001000110010101100000000000
000000000000100000000000001111011010000000
000000000000010111000000001001010000000000
001000000000000001010000001011101100000000
000000000000000001000010010011000000000001
000000000110001111000110000111111010001000
000000001000000011000100000111110000000000
010000000000000000000000001101001100000000
010010000000000001000010010111100000000001

.logic_tile 20 28
000000000000000001100000010111001010000000000100000000
000000001100000000000010010000110000000001000000000000
101000000000000000000000000000001100000100000100000000
100000000000000000000000000000011011000000000000000000
110000001000000000000000000001000000001100110000000000
110000000000000000000010010000001100110011000000000000
000001000000000000000000000111000001000000100100000000
000010000000000000000000001101001110000001011001000000
000010000000001000000110110011111111010110110000000001
000001000000001011000010001001001100101001010000000100
000000000100000001000000001001011100001110000000000000
000100000000001001000000000011100000000110000000000001
000000000000000001000010010000000000000000000000000000
000000000000000000000110100000000000000000000000000000
110000000000001000000000000000000000000000000100000000
100000000000000101000000001011001011000010000000000000

.logic_tile 21 28
000000000000000101100000000001000000000000001000000000
000000001110000000000000000000000000000000000000001000
101001000000001011110000000000000001000000001000000000
100000000000000001100000000000001010000000000000000000
010000000000001101100011100101001000001100111000000000
110010100000000101000010100000000000110011000000000000
000000000000101000000110100101101000001100110000000000
000000000000000111000000000000100000110011000000000000
000001000000000000000000000101011011000000100000000000
000010000000000000000000000000001011000000000000000000
000000000000000101100000001000000000000000000100000000
000001000000000000100000000111000000000010000000000000
000000000000000000000000000101011001110110100010000000
000000101110000000000000000101101110010110100000000000
000000000000000101100000001101011001100000000000000001
000000000000001011100000000001001100000000000000100000

.logic_tile 22 28
000000000000000000000000010101000001000000000000100000
000000000000000000000011110000101001000001000000000000
101000100000000001100000010000000000000000000000000000
100001000010000000000011100000000000000000000000000000
010000000000001000000111100111100001000000000100000000
110000000000001001010011100000001110000001000000000001
000000000100001000000000000000000001000000000100000000
000010000000001111000000000111001000000010000000000001
000000000001011000000010000000001101000010100110000000
000000001110100001000011100011011100010010100000000000
000000000000001000000111101001101001001001000000000000
000000000000001001000000000101111101000010100000000000
000000000001110000000000000000000000000000000000000000
000000000001110111000000000000000000000000000000000000
000000000010000001100000000000001100000100000100000100
000000000000011111100000000000011010000000000000000000

.logic_tile 23 28
000000000000000001000000010000000000000000000000000000
000000001100000000000011010000000000000000000000000000
101000000000000000010000000000000000000000000000000000
100000000010000000000000000000000000000000000000000000
010000000000000000000000000001000000000010000100000000
010000000000000000000000000000001101000000000001000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000010000000000000000000000000000
000001000000100000000010000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100010000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000000000000010000000001000000000100000010
100000000000000000000010111111001111000000100000000000

.ipcon_tile 25 28
000010100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000100000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
001000000000000000000000000000000000110000110000001000
101000000000000000000000000000000000110000110000000000
000000000000000111100000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000000000000000000000000000101100000000000001000000000
000000001010000101000000000000100000000000000000001000
000000000000000000000000010001100001000000001000000000
000000000000000000000011010000101101000000000000000000
000000000000000000000000000011101000001100111000000000
000000000000000000000010100000101100110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000000000000010100000101011110011000000000000
000000000000001000000000000011101001001100111000000000
000000000000000101000000000000101110110011000000000000
000000000000000000000010100001001001001100111000000000
000000000000000000000100000000001101110011000000000000
000100000100000101100000000111101001001100111000000000
000100000000100000000000000000001111110011000000000000
000000000000000101100010100111001001001100111000000000
000000000000000101000100000000001101110011000000000000

.logic_tile 3 29
000000000000000000000000001000000000000010000000000000
000000000000000000000010100001000000000000000000000000
101000000000001000000110100000000001000010000000000000
100000000000000001000000000000001101000000000000000000
010000000000000000000000011011111111100000000000000000
010000000000000000000010100001111100000000000000000000
000000000000001101000000001101101100000111000010000100
000000000000000101100000000111010000001111000011100010
000000000000000000000000010101000000000010000100000000
000000000000000000000010001111100000000000000000000000
000000000000000000000110001000000000000010000000000000
000000000000001101000000001111000000000000000000000000
000000000000000000000010000101100000000010000100000000
000000000000000000000000001111000000000000000000000000
000000000000001000000000010111000001000010000100000000
000000000000001001000010000000101001000000000000000000

.logic_tile 4 29
000000000000000000000000001000000000000000000100100001
000000000000000000000000000101000000000010000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000010000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100010100000000000000000000000000000000000000000000000

.logic_tile 5 29
000000000000000000000110001001100000000001110100000001
000000000000000000000011100101101010000000100000000000
101000000000000000000111000000001011010000000100000000
100000000000000000000100001001011001010110000000000000
010000000000000001100010000000000000000000000000000000
010000000000000111000000000000000000000000000000000000
000000000000000001000111000111111010010000000100000000
000000000000000000000100000000111100100001010000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000101010000000010000000000
000000001110000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000001100110000111111010001001000100000000
100000000000000000000000000111010000000101000000000000

.ramb_tile 6 29
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000001111010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001010000000000000000000000000000000
000000100000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 29
000010100000000111100000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000001000000000000000111100000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000011100001000001110110000000
000000000000000000000000000011101100000000100010000000
000000100000000001000111000000000000000000000000000000
000000000010000000100100000000000000000000000000000000
000000000000000001100000000101001110101101010000000000
000000000000000000000011101011111000001000000000000000
000000000000000000000110000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 8 29
000000000000000011000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
101000000110000000000000000000000000000000100110000000
100000000000000000000000000000001111000000000000000000
010000001100000000000011100000000000000000000000000000
110000000001000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000010000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000001000000000000000110010000000000000000000100000000
000000100000000000000110011111000000000010000001000000
000000000000000001100000000111100000000000000100000000
000000000000000000100000000000000000000001000000000000

.logic_tile 9 29
000001100110000000000000000001100000000000000100000000
000010000010000001000000000000000000000001000000000000
101000000000000111010000000000001100000100000100000000
100000000000000000100000000000000000000000000000000000
110000001100001001000000000000000000000000000000000000
010001000000000101000000000000000000000000000000000000
000000000000000000000000000111100000000000000110000000
000000000000000000000000000000000000000001000000000000
000100000000000101100000010111100000000000000100000000
000100000000001111000010110000100000000001000000000000
000000000000000000000000000000001010010000100010000000
000000000000000000000000000101001100000000100000000000
000001000000001000000000000000000000000000000100000000
000000100000001011000000000001000000000010000000000000
000000000000000101100000000000000000000000100100000000
000000000000000000100010010000001110000000000010000000

.logic_tile 10 29
000000000000110111000000000000011000000100000100000000
000000000000110000000011100000000000000000000000000000
101000000000001101000010111001101010010111100000000000
100000100000001111000010001111011111001011100000000000
010000000001010101000111100111000001000001010000000000
010000000000100000100110100101001010000010010000000000
000000001000001111000000010111111001010100000000000100
000000000000100001100011000000111011001000000000000000
000000000000100000000000000000011000000100000100000000
000000100000010000000000000000010000000000000000000000
000000000000000001100000001000011010000000100000000000
000000000000000000100000000011001000010100100000000000
000000000110100000000000010101111111010111100000000000
000000000001000001000010100101011000000111010000000000
010000000000000000000010010000000000000000000100000000
100000000000000000000011101101000000000010000000000000

.logic_tile 11 29
000000001100001101100110000001100000000000010100000000
000000000000000101100100000101001110000010110011000000
101000000110000111100000010000000000000000100110000000
100010000000000000100010010000001111000000000000000000
000000000000001011000011000000011000010000000100000000
000000000010001001000000001101001111010010100011000000
000000000000000000000110100111111001010000100000000100
000000000000000000000000000000011110000000010000000000
000000001000000101100000011101001001010111100000000000
000000000000000000000010011101011111001011100000000000
000000000000000000000000010001011000010111100000000000
000000000000000000000010010111011001001011100000000000
000001000000000011100110001011000000000001000000000000
000010000000001111100111111011000000000000000000000000
000000000001011001000110000000001101010000000100000001
000000000001010001000000000001011000010110000010000000

.logic_tile 12 29
000001001010000111100010110001101100010111100000000000
000010000000000101010110000111001000001011100000000000
101000000000001111000111101001101000000110100000000000
100000000000000011100010101001111001001111110000000000
110000000110000000000010111111011100000000000000000000
010001001100000000000010001101100000000100000000000000
000000000000001101000010001011100000000001000110000000
000000000000000111100000001011100000000000000001000000
000000001000001001000000000000011010010000100000000000
000000000000000101100010001001001100000000100000000000
000000000001000001000111100000011001010000000100000000
000000000000000000000110000000001101000000000001000000
000001000000001111100000011001001111001000000000000011
000010000001000001100011001111001001010100000000000000
110000001110000000000110110101011011010111100000000000
100000000000000000000011011101101111001011100000000000

.logic_tile 13 29
000001001000001000000000011111101110000110100000000000
000010100000000111000010101011101110001111110000000000
101000000000100000000111100101111111000110100000000000
100000000000000101000000001011011111001111110000000000
110000001010000000000111110111011110010111100000000000
110100000000000000000110000011111000000111010000000000
000000000000101111100000001001000001000001000000000000
000000000000010001100000000101101001000010100000100000
000000001110001000000110000011001010010100000000000000
000000000000001001000100000000111011001000000000000000
000000000000000000000000010111111000000000000100100000
000000100000000001000011000000000000000001000000000000
000000000000001001000111000000000000000000000000000000
000001000000001001000111000000000000000000000000000000
000000001000001101100011110001011101010111100000000000
000000000000001111100110011011101110001011100000000000

.logic_tile 14 29
000000000000010011100010001000011001000000100000000000
000000000000100000100000000111001100010100100000000000
101001000000000011100111000111000000000000000100000000
100010000000000000000100000000100000000001000001000000
000000000000000000000000000111101101010010100000000000
000000001000000000000000000000011010000001000000000000
000000000010100011100000010011001110110011110100000000
000000000000000000000011111001101110110010100001000000
000010001110000101100110010011011001010000000000000000
000011100001000000000010000000011010101001000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000010100110000111000111100000000001000000100100000010
000101000001001111100000000000001111000000000000000000
010000000000001001000011000101100001000000010001000000
100010100000001111000000000001001011000010110000000000

.logic_tile 15 29
000000000000001000000000010000011000010000000110000000
000010101000000101000010001001001100010010100001000000
101000000000001111100010101001100001000000010100000000
100000000001010101100000000001001001000001110000000010
000000001100000000000010100101101111010100000000000000
000000000000001101010100000000101010100000010000000000
000000000000000011100111110101001100010000000000000100
000000000000000000100111100000111010000000000000100000
000000000000001000000011110011111000001001000100000000
000000000001011001000111000001100000001010000001000000
000000000000000000000011100101100000000000000100000000
000000000000000000000100000000100000000001000010000000
000001000000001000000110100011000000000000000100000010
000010100000000001000000000000100000000001000000000000
000000000110000000000011101111011110001000000100000000
000000000000000000000000000001110000001101000000000001

.logic_tile 16 29
000000000000000000000000010111001100000000000000000000
000000001110000001000010000000011000100000000010000000
101000000000100111100110100000000000000000000000000000
100000000000010000000000000000000000000000000000000000
110000000000001111000000000000000000000000000100000000
010000001100001111000000000101000000000010000000000000
000000000000000111100000001000001110010000000000000000
000010100000000000100011111001011010010010100000000000
000000000000000000000010100111001101010000100001000000
000000000000000000000111110000011110100001010000000000
000001000000100000000000000111011011010100000000100000
000010000000010001000000000000101011100000010000000000
000000000000000000000011100001100000000001010000100000
000000001100001101000100001001001111000001100000000000
000000000000000111100000000011100000000000000100000000
000000000000000000000000000000000000000001000001000000

.logic_tile 17 29
000000000000000000010000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000100000000
100000000000010000000000001111000000000010000000100000
010000000110000000000110100000000000000000000000000000
110000001100000000000100000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010001100000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 18 29
000000001111010000000000000000000000000000000000000000
000000000001110000000000000000000000000000000000000000
101000001010000000000111100111101111010000000100000000
100000000001010000000100000000111011000000000000000000
110000000000010000000000000111100000000000000100100010
100000000000100000000000000000100000000001000000000000
000000001000000000000000000000000000000000000000000000
000000100000000000000011100000000000000000000000000000
000110000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100100000
000000000000000000000000000000001001000000000001000000
000000000000000000000010000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000000000000000010011111101110001000000100000001
000010000000000000000011001101110000000000000000000000

.ramb_tile 19 29
000001000110000000000000000000000000000000
000010000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000010000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000010000000
101000000000000111100000000000000001000000100100000000
100000000000000000010000000000001000000000000010000000
110000000000000000000000010000000000000000000000000000
110000000000000000000011110000000000000000000000000000
000001000000100000000000000000000000000000000100000000
000010000000010000000000001011000000000010000001000000
000000000000000000000111110000000000000000000000000000
000000000001010000000011000000000000000000000000000000
000010000100000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000110000000
000000000000000000000000001011000000000010000000000000
010000000000000000000000000000000000000000000000000000
100000000001000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
101000000000100101010000010000000000000000000000000000
100000000000000000100011100000000000000000000000000000
110000000000000101000000000000000000000000000000000000
010000001100000000100000000000000000000000000000000000
001000000000000001000000001001100000000001010110000000
000000000000000000000000000001101101000010010000000000
000110100000000000000011100000001101010000000100000000
000101000000000000000010000101011010010010100001000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000010000000000000000000000000000000000000000
000000000000100000010000000000000000000000000000000000
101000000000000000000000000000000001000000100100000000
100000000000000000000000000000001100000000000001000000
010001000000000000000011101000000000000000000100100000
110010100000000000000100000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000001100000000011100000000000000101000000
000010000000001001100000000000000000000001000000000000
000000000000000000000000000000001110000100000100000000
000010100000000101000000000000000000000000000001000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
101000000000001000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
010001000000000000000011100000000000000000000000000000
110010100000000000000100000000000000000000000000000000
000000000000100000000000000011000000000000000100000000
000000000000000000000000000000100000000001000001000000
000000000000000000000000000000000000000000000000000000
000000001110000000000011110000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000100000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000011110110000110000001000
000000000000000000000000000000010000110000110000000000
000000000000000000000000010000000000110000110000001000
000000000000000000000011110000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000011000000110000110000001000
000000010000000000000000000000100000110000110000000000
000000000000001000000010000101000000110000110000001000
000000000000000011000000000000000000110000110000000000
000000000000000000000000000101000000110000110000001000
000000000000000111000000000000100000110000110000000000
000000000000000000000000000101100000110000110000001000
000000000000000000000010000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000011000111
000000000000000000000000000000000000000000000010000111

.logic_tile 2 30
000000000000000000000000000001101001001100111000000000
000000000000000000000000000000101101110011000000010000
101000000000000000000110100101101000001100111000000000
100000000000000000000000000000101110110011000000000000
110000000000000000000000000011001001001100111000000000
110000000000000000000000000000001011110011000000000000
000000000000001000000110101101101000001100110000000000
000000000000000001000000001011100000110011000000000000
000000000000001101100110000000011110000010000100000000
000000000000000001000000000000011100000000000000000000
000000000000000001100110011000000000000010000100000000
000000000000000000000010001111001101000000000000000000
000000000000001000000111000000011010000010000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000011110011000000000000000000000000

.logic_tile 3 30
000010100000000000000000010000011000000010000000000000
000001000001010000000010100000010000000000000000000000
101000000000000000000110000000001110000010000000000000
100000000000000000000000000000010000000000000000000000
110000000000000101100000001101100000000010000100000000
010000000000000000000000001011100000000000000000000000
000000000000000101100000001000001000000010000100000000
000000000000000000000010001101010000000000000000000000
000010000000000000000000010111000000000010000000000000
000001000000000000000011010000100000000000000000000000
000000000000000000000000011111011010100000000000000000
000000000000000000000010011001101111000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000101000001000010000100000000
000000000000000000000000000000001011000000000000000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000001000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 30
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 30
000001000000010000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 30
000010100000100000000000000000000000000000000000000000
000001001000010000000011100000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
010001000000100000000010010000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001011000000000010000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 30
000000000000000101000000000001100000000000000100100000
000000000000000000000000000000000000000001000000000000
101000000000100111100000000000000000000000000100000000
100000000000000000000010100001000000000010000000100000
010001000000000000000011100000000000000000000000000000
110000100000000101000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000001000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000000

.logic_tile 10 30
000000000001000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
101000000000000101100000010001011110001000000100000000
100000000001010000100010000111110000001101000000000010
000000000000000000000000001111101110001001000100100000
000000100000000111000000000101100000001010000001000000
000000000000000101000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000001100000000000010100000000
000000000001010000000000000111101010000001110010000000
000000000000000000000000001001100001000001110000000000
000100000000000111000000001101001110000000100000000000
000000000000000001100010000000000000000000000000000000
000000000000000000000010010000000000000000000000000000

.logic_tile 11 30
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000010000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
110010000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000001000000100100000000
000110100000000000000000000000001110000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000010100010000000000100000000000000000000000000000000
000000000000000001010000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
101001000100000000000111100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
110000000000100111100000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
000001000000000000000000000101000001000001010100000000
000010000000000000000000000011001001000010010000000000
000000001001000001000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000001000001111010100000100000000
000000000000000000000000001001001110010000100000000000
000001001100000111000000000000000000000000000000000000
000010000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000

.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110010100000000000000000000000000000000000000000000000
010001100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000010000000000100000000000000000000000000000000
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000010000000000000010000000

.logic_tile 14 30
000000000001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
101001000010000011000000000000000000000000000000000000
100010000000000000100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000110101100000000000000000000011000000100000101000000
000101000000010000000000000000000000000000000010000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 15 30
000110000000000000000110011101111100000100000000000000
000101000000000000000010000111010000000000000000000000
101000000000000000000000000000011011000000100100000000
100000000000000000000000000101011100000000000000000000
000000000000001000000000000000001001001100110000000000
000000000000001001000000000000011010110011000000000000
000000000000101111000111100001011010000000000100000000
000000000000010001000100000101110000000001000000000000
000000000000010101100000001111001010000000000100000000
000000000000100000000000001101100000000001000000000000
000000000000000101100110100000011010000000000100000000
000000000000000000000000000011011010000010000000000000
000011000000100000000000010000000000000000000000000000
000011000001010000000010100000000000000000000000000000
010000000010000001100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000101100000000011100000000000001000000000
000000001110000000000000000000001011000000000000000000
101000000000001101100000010101101000001100111000000000
100000100000000101100010000000000000110011000000000000
000000000000100000000110100000001001001100111000000000
000000001111000101000000000000001000110011000000000000
000000000000000101100000000000001001001100111000000000
000000000000000000000000000000001000110011000010000000
000000001000100000000000010000001001001100111000000000
000000001100010000000011100000001001110011000000000000
000000000000001001000000000000001000001100110000000000
000000000000000001000000000000001000110011000000000000
000000001010000000000000000101000001000000100100000000
000000000000000000000000001011001100000000000000000000
010000000000000000000000000000011001000000000000000000
100000000000000000000000000001011000000010000000000000

.logic_tile 17 30
000000000000000111100000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000101100000000000000000001000000000000000101000000
000010100000000000000000000000000000000001000001000100
110000000000000000000000001000001100000000000100000000
100000000000000011000000000111010000000100000000000010

.logic_tile 18 30
000000000000000000000000000000000001000010000000000100
000000000000000000000000000000001110000000000000000000
101000000000010000000000000000000000000000000000000000
100010000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100101100000000000000100000010
000000000000000000000100000000100000000001000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
100000001110000000000000000000000000000000000000000000

.ramt_tile 19 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000010111000000000000000100000100
000000000000000000000011000000000000000001000000000000
101001000000000000000000000111100000000000000100000010
100000000000000000000000000000000000000001000000000000
010000000000000000000000000000000000000000000000000000
010000001110000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000110000000111100000001100000100000100000000
000000000000110000000000000000010000000000000000000010
000000000000000000000000000111000000000000000110100000
000100000000000000000000000000100000000001000000000000
000001000110000000000011100000000001000000100110000010
000010001100000001000000000000001010000000000000000000
110000000000000001000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000001000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
101000000100000000000111100000000001000000100100000000
100000000000000000000100000000001001000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000010000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000010000000000000000000000000000
000001000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000101100000000000000100000000
010000000000000000000000000000100000000001000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000110100000000000000011110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000001000000

.logic_tile 23 30
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000010000000111100000000000000000000000000000
110000000000100000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000000000000000
000000000000000000
000001110000000000
000000000000000000
000000000000001100
000000000000000000
001000000000000000
000000000000000000
010000000000000000
000100000000000000
000000000000000000
001000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 13 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000010000000000000
000000110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001001111000000100
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000000000000100
000000000000000001
000001111000000010
000000001000000000

.io_tile 19 31
000001010000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010110
000001010000011000
001000000000000100
000000000000000000
000010000000000000
000000010000000000
000000000000000010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 6 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 25
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 27
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 25
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 19
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 23
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 0 clk12_$glb_clk
.sym 5 $abc$40840$n233_$glb_sr
.sym 6 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 7 VexRiscv.reset_$glb_sr
.sym 8 clk12_$glb_clk
.sym 9 $abc$40840$n231_$glb_sr
.sym 10 $abc$40840$n8283_$glb_ce
.sym 11 sys_rst_$glb_sr
.sym 12 $abc$40840$n2592_$glb_ce
.sym 13 spram_datain01[6]
.sym 14 spram_datain11[14]
.sym 15 spram_datain01[0]
.sym 16 spram_datain01[3]
.sym 17 spram_datain11[9]
.sym 18 spram_datain01[7]
.sym 19 spram_datain11[11]
.sym 22 spram_datain11[1]
.sym 23 spram_datain11[4]
.sym 25 spram_datain11[10]
.sym 26 spram_datain11[3]
.sym 27 spram_datain11[8]
.sym 29 spram_datain01[2]
.sym 30 spram_datain11[2]
.sym 31 spram_datain01[4]
.sym 32 spram_datain01[5]
.sym 37 spram_datain11[12]
.sym 38 spram_datain11[15]
.sym 39 spram_datain11[0]
.sym 40 spram_datain11[13]
.sym 41 spram_datain11[6]
.sym 42 spram_datain11[5]
.sym 43 spram_datain01[1]
.sym 44 spram_datain11[7]
.sym 45 spram_datain01[0]
.sym 46 spram_datain11[8]
.sym 47 spram_datain11[0]
.sym 48 spram_datain01[1]
.sym 49 spram_datain11[9]
.sym 50 spram_datain11[1]
.sym 51 spram_datain01[2]
.sym 52 spram_datain11[10]
.sym 53 spram_datain11[2]
.sym 54 spram_datain01[3]
.sym 55 spram_datain11[11]
.sym 56 spram_datain11[3]
.sym 57 spram_datain01[4]
.sym 58 spram_datain11[12]
.sym 59 spram_datain11[4]
.sym 60 spram_datain01[5]
.sym 61 spram_datain11[13]
.sym 62 spram_datain11[5]
.sym 63 spram_datain01[6]
.sym 64 spram_datain11[14]
.sym 65 spram_datain11[6]
.sym 66 spram_datain01[7]
.sym 67 spram_datain11[15]
.sym 68 spram_datain11[7]
.sym 101 $abc$40840$n6500
.sym 102 $abc$40840$n6518
.sym 103 $abc$40840$n6516
.sym 104 $abc$40840$n6520
.sym 105 $abc$40840$n6494
.sym 106 $abc$40840$n6514
.sym 107 $abc$40840$n6496
.sym 108 $abc$40840$n6504
.sym 116 spram_datain11[12]
.sym 117 $abc$40840$n6498
.sym 118 $abc$40840$n6502
.sym 119 spram_datain01[5]
.sym 120 $abc$40840$n6510
.sym 121 spram_datain11[5]
.sym 122 $abc$40840$n6508
.sym 123 spram_datain01[12]
.sym 131 spram_dataout11[0]
.sym 132 spram_dataout11[1]
.sym 133 spram_dataout11[2]
.sym 134 spram_dataout11[3]
.sym 135 spram_dataout11[4]
.sym 136 spram_dataout11[5]
.sym 137 spram_dataout11[6]
.sym 138 spram_dataout11[7]
.sym 141 $abc$40840$n6347_1
.sym 203 spram_datain01[11]
.sym 204 $abc$40840$n6496
.sym 205 spram_datain11[4]
.sym 206 spram_dataout11[15]
.sym 207 spram_datain11[9]
.sym 208 spram_datain11[3]
.sym 210 $abc$40840$n2465
.sym 211 spram_dataout11[0]
.sym 212 spram_datain11[1]
.sym 215 spram_dataout11[1]
.sym 218 spram_datain11[11]
.sym 221 spram_datain11[15]
.sym 222 spram_dataout11[5]
.sym 226 spram_maskwren11[2]
.sym 228 spram_datain11[7]
.sym 229 spram_datain01[2]
.sym 230 spram_datain11[2]
.sym 231 spram_datain01[4]
.sym 232 spram_datain11[13]
.sym 242 spram_dataout11[6]
.sym 246 $abc$40840$n6500
.sym 247 spram_dataout11[3]
.sym 248 $abc$40840$n6518
.sym 252 $abc$40840$n5880_1
.sym 257 spram_dataout01[13]
.sym 258 spram_dataout11[7]
.sym 259 spram_dataout11[10]
.sym 261 spram_dataout11[11]
.sym 264 spram_dataout11[12]
.sym 265 spram_dataout11[2]
.sym 266 spram_datain01[1]
.sym 268 spram_datain01[6]
.sym 269 spram_dataout11[4]
.sym 270 spram_datain01[0]
.sym 272 array_muxed0[5]
.sym 273 array_muxed0[11]
.sym 275 spram_datain11[8]
.sym 276 spram_dataout01[3]
.sym 277 array_muxed0[8]
.sym 278 array_muxed0[0]
.sym 279 spram_datain11[14]
.sym 280 spram_datain01[5]
.sym 281 array_muxed1[22]
.sym 283 spram_dataout11[13]
.sym 284 spram_dataout01[7]
.sym 286 spram_dataout01[10]
.sym 287 spram_dataout01[0]
.sym 288 spram_dataout01[11]
.sym 289 spram_dataout01[1]
.sym 290 spram_datain11[6]
.sym 291 spram_dataout01[2]
.sym 292 array_muxed1[24]
.sym 294 $abc$40840$n5880_1
.sym 296 spram_dataout01[12]
.sym 310 spram_datain01[3]
.sym 312 spram_datain11[10]
.sym 313 spram_datain01[7]
.sym 317 spram_datain01[13]
.sym 320 array_muxed0[2]
.sym 327 spram_datain11[0]
.sym 328 array_muxed0[6]
.sym 331 array_muxed0[10]
.sym 332 array_muxed0[12]
.sym 335 array_muxed0[7]
.sym 337 array_muxed0[7]
.sym 339 spram_dataout01[12]
.sym 354 spram_datain01[11]
.sym 355 spram_maskwren11[2]
.sym 357 spram_dataout11[15]
.sym 359 clk12_$glb_clk
.sym 365 array_muxed0[2]
.sym 366 spram_datain01[15]
.sym 367 spram_datain01[12]
.sym 368 spram_datain01[13]
.sym 369 array_muxed0[4]
.sym 370 array_muxed0[12]
.sym 374 spram_datain01[10]
.sym 375 array_muxed0[10]
.sym 376 array_muxed0[9]
.sym 378 array_muxed0[6]
.sym 380 array_muxed0[0]
.sym 382 array_muxed0[1]
.sym 383 array_muxed0[1]
.sym 384 array_muxed0[7]
.sym 385 spram_datain01[8]
.sym 386 spram_datain01[9]
.sym 387 spram_datain01[14]
.sym 388 array_muxed0[11]
.sym 389 array_muxed0[5]
.sym 390 array_muxed0[13]
.sym 391 spram_datain01[11]
.sym 392 array_muxed0[0]
.sym 393 array_muxed0[8]
.sym 395 array_muxed0[3]
.sym 396 array_muxed0[8]
.sym 397 array_muxed0[0]
.sym 398 spram_datain01[8]
.sym 399 array_muxed0[9]
.sym 400 array_muxed0[1]
.sym 401 spram_datain01[9]
.sym 402 array_muxed0[10]
.sym 403 array_muxed0[2]
.sym 404 spram_datain01[10]
.sym 405 array_muxed0[11]
.sym 406 array_muxed0[3]
.sym 407 spram_datain01[11]
.sym 408 array_muxed0[12]
.sym 409 array_muxed0[4]
.sym 410 spram_datain01[12]
.sym 411 array_muxed0[13]
.sym 412 array_muxed0[5]
.sym 413 spram_datain01[13]
.sym 414 array_muxed0[0]
.sym 415 array_muxed0[6]
.sym 416 spram_datain01[14]
.sym 417 array_muxed0[1]
.sym 418 array_muxed0[7]
.sym 419 spram_datain01[15]
.sym 451 spram_datain01[6]
.sym 452 spram_datain11[13]
.sym 453 spram_datain11[6]
.sym 454 spram_datain11[8]
.sym 455 spram_datain01[8]
.sym 456 spram_datain11[14]
.sym 457 spram_datain01[13]
.sym 458 spram_datain01[14]
.sym 466 spram_dataout11[8]
.sym 467 spram_dataout11[9]
.sym 468 spram_dataout11[10]
.sym 469 spram_dataout11[11]
.sym 470 spram_dataout11[12]
.sym 471 spram_dataout11[13]
.sym 472 spram_dataout11[14]
.sym 473 spram_dataout11[15]
.sym 493 $abc$40840$n6508
.sym 496 array_muxed0[12]
.sym 514 array_muxed1[28]
.sym 516 spram_datain01[10]
.sym 525 array_muxed0[10]
.sym 526 spram_datain01[15]
.sym 527 array_muxed0[9]
.sym 531 array_muxed0[0]
.sym 533 array_muxed0[1]
.sym 534 array_muxed0[1]
.sym 535 spram_dataout11[14]
.sym 537 spram_datain01[12]
.sym 538 spram_datain01[9]
.sym 540 spram_dataout11[8]
.sym 542 spram_dataout11[9]
.sym 548 spram_datain11[10]
.sym 551 array_muxed0[13]
.sym 557 array_muxed0[4]
.sym 558 spram_datain01[3]
.sym 560 spram_datain01[7]
.sym 562 spram_dataout01[4]
.sym 563 spram_datain01[8]
.sym 564 spram_dataout01[5]
.sym 565 spram_dataout01[15]
.sym 566 $abc$40840$n5880_1
.sym 567 spram_dataout01[8]
.sym 568 slave_sel_r[2]
.sym 569 spram_dataout01[9]
.sym 573 array_muxed0[3]
.sym 574 array_muxed0[4]
.sym 593 spram_wren0
.sym 594 spram_maskwren01[0]
.sym 596 spram_maskwren11[0]
.sym 597 spram_maskwren01[0]
.sym 598 array_muxed0[12]
.sym 599 array_muxed0[2]
.sym 601 spram_maskwren01[2]
.sym 602 array_muxed0[7]
.sym 604 spram_maskwren11[0]
.sym 605 array_muxed0[10]
.sym 606 spram_maskwren01[2]
.sym 607 $PACKER_VCC_NET
.sym 608 spram_maskwren11[2]
.sym 609 array_muxed0[3]
.sym 610 array_muxed0[8]
.sym 611 array_muxed0[5]
.sym 613 array_muxed0[11]
.sym 615 spram_wren0
.sym 616 spram_maskwren11[2]
.sym 617 $PACKER_VCC_NET
.sym 618 array_muxed0[13]
.sym 619 array_muxed0[4]
.sym 620 array_muxed0[9]
.sym 621 array_muxed0[6]
.sym 623 spram_maskwren11[0]
.sym 624 array_muxed0[10]
.sym 625 array_muxed0[2]
.sym 626 spram_maskwren11[0]
.sym 627 array_muxed0[11]
.sym 628 array_muxed0[3]
.sym 629 spram_maskwren11[2]
.sym 630 array_muxed0[12]
.sym 631 array_muxed0[4]
.sym 632 spram_maskwren11[2]
.sym 633 array_muxed0[13]
.sym 634 array_muxed0[5]
.sym 635 spram_maskwren01[0]
.sym 636 spram_wren0
.sym 637 array_muxed0[6]
.sym 638 spram_maskwren01[0]
.sym 639 spram_wren0
.sym 640 array_muxed0[7]
.sym 641 spram_maskwren01[2]
.sym 642 $PACKER_VCC_NET
.sym 643 array_muxed0[8]
.sym 644 spram_maskwren01[2]
.sym 645 $PACKER_VCC_NET
.sym 646 array_muxed0[9]
.sym 693 spram_dataout01[0]
.sym 694 spram_dataout01[1]
.sym 695 spram_dataout01[2]
.sym 696 spram_dataout01[3]
.sym 697 spram_dataout01[4]
.sym 698 spram_dataout01[5]
.sym 699 spram_dataout01[6]
.sym 700 spram_dataout01[7]
.sym 713 spram_wren0
.sym 715 array_muxed0[1]
.sym 725 $abc$40840$n5880_1
.sym 742 spram_datain01[13]
.sym 743 spram_datain11[0]
.sym 744 array_muxed0[2]
.sym 746 spram_maskwren11[0]
.sym 747 array_muxed1[29]
.sym 748 spram_maskwren01[2]
.sym 749 array_muxed0[2]
.sym 751 spram_maskwren01[2]
.sym 752 spram_maskwren01[0]
.sym 756 spram_maskwren01[0]
.sym 758 spram_wren0
.sym 760 $PACKER_VCC_NET
.sym 761 array_muxed0[13]
.sym 762 spram_dataout01[6]
.sym 767 $PACKER_VCC_NET
.sym 771 array_muxed0[5]
.sym 772 array_muxed0[9]
.sym 773 array_muxed0[6]
.sym 779 array_muxed0[8]
.sym 782 array_muxed0[11]
.sym 786 array_muxed1[30]
.sym 789 array_muxed0[13]
.sym 791 spram_dataout01[13]
.sym 794 array_muxed1[21]
.sym 797 $PACKER_VCC_NET
.sym 810 array_muxed0[6]
.sym 820 $PACKER_VCC_NET
.sym 835 $PACKER_VCC_NET
.sym 838 $PACKER_GND_NET
.sym 846 $PACKER_GND_NET
.sym 852 $PACKER_GND_NET
.sym 855 $PACKER_GND_NET
.sym 858 $PACKER_GND_NET
.sym 861 $PACKER_GND_NET
.sym 864 $PACKER_VCC_NET
.sym 867 $PACKER_VCC_NET
.sym 920 spram_dataout01[8]
.sym 921 spram_dataout01[9]
.sym 922 spram_dataout01[10]
.sym 923 spram_dataout01[11]
.sym 924 spram_dataout01[12]
.sym 925 spram_dataout01[13]
.sym 926 spram_dataout01[14]
.sym 927 spram_dataout01[15]
.sym 949 $PACKER_GND_NET
.sym 951 $abc$40840$n3731
.sym 969 array_muxed0[7]
.sym 978 $abc$40840$n2364
.sym 989 spram_dataout01[14]
.sym 998 $PACKER_GND_NET
.sym 1002 basesoc_uart_eventmanager_storage[1]
.sym 1020 array_muxed0[11]
.sym 1023 array_muxed0[9]
.sym 1028 array_muxed0[7]
.sym 1130 spiflash_counter[7]
.sym 1131 spiflash_counter[5]
.sym 1132 spiflash_counter[0]
.sym 1133 spiflash_counter[3]
.sym 1134 spiflash_counter[2]
.sym 1135 $abc$40840$n6118_1
.sym 1136 spiflash_counter[4]
.sym 1137 spiflash_counter[6]
.sym 1161 $abc$40840$n3896_1
.sym 1226 basesoc_adr[0]
.sym 1230 array_muxed1[22]
.sym 1231 $PACKER_GND_NET
.sym 1235 array_muxed1[24]
.sym 1338 $abc$40840$n6706
.sym 1339 $abc$40840$n6708
.sym 1340 $abc$40840$n6710
.sym 1341 $abc$40840$n6712
.sym 1342 $abc$40840$n6714
.sym 1343 $abc$40840$n6716
.sym 1413 $abc$40840$n2399
.sym 1418 $abc$40840$n3900_1
.sym 1430 array_muxed0[4]
.sym 1435 $abc$40840$n5880_1
.sym 1545 basesoc_timer0_load_storage[1]
.sym 1546 basesoc_timer0_load_storage[3]
.sym 1573 $abc$40840$n2443
.sym 1574 $abc$40840$n2871
.sym 1626 $abc$40840$n2423
.sym 1638 array_muxed0[6]
.sym 1644 array_muxed0[13]
.sym 1645 array_muxed1[21]
.sym 1646 basesoc_adr[1]
.sym 1649 $abc$40840$n3734
.sym 1764 basesoc_uart_phy_rx_reg[1]
.sym 1781 basesoc_uart_phy_source_payload_data[0]
.sym 1785 basesoc_uart_phy_source_payload_data[6]
.sym 1802 array_muxed0[7]
.sym 1807 basesoc_dat_w[3]
.sym 1847 csrbankarray_interface2_bank_bus_dat_r[5]
.sym 1848 basesoc_timer0_load_storage[3]
.sym 1853 array_muxed0[11]
.sym 1990 VexRiscv._zz_194_[12]
.sym 2048 $abc$40840$n2403
.sym 2073 VexRiscv._zz_170_[1]
.sym 2076 basesoc_adr[0]
.sym 2077 $PACKER_GND_NET
.sym 2078 basesoc_ctrl_storage[29]
.sym 2086 $PACKER_VCC_NET
.sym 2212 basesoc_vexriscv_ibus_adr[4]
.sym 2219 $abc$40840$n4764_1
.sym 2220 basesoc_dat_w[4]
.sym 2239 $abc$40840$n5025_1
.sym 2250 $abc$40840$n2443
.sym 2253 basesoc_timer0_reload_storage[28]
.sym 2291 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 2297 $abc$40840$n3710
.sym 2407 VexRiscv._zz_288_[6]
.sym 2409 user_btn0
.sym 2418 waittimer0_count[11]
.sym 2423 $abc$40840$n4527_1
.sym 2426 $abc$40840$n4982_1
.sym 2454 VexRiscv.decode_to_execute_RS2[27]
.sym 2492 basesoc_adr[0]
.sym 2496 array_muxed0[13]
.sym 2498 basesoc_adr[1]
.sym 2502 $abc$40840$n3734
.sym 2615 waittimer0_count[1]
.sym 2632 $abc$40840$n4986_1
.sym 2633 $abc$40840$n152
.sym 2664 VexRiscv._zz_199_[22]
.sym 2666 $abc$40840$n4347
.sym 2700 VexRiscv._zz_199_[11]
.sym 2708 array_muxed0[11]
.sym 2861 VexRiscv._zz_49_[0]
.sym 2873 VexRiscv.decode_to_execute_RS2[18]
.sym 2895 VexRiscv._zz_151_[8]
.sym 2904 VexRiscv._zz_36_[12]
.sym 2905 $abc$40840$n4361_1
.sym 2906 $abc$40840$n3932
.sym 2909 basesoc_adr[0]
.sym 2910 basesoc_ctrl_storage[29]
.sym 2912 basesoc_adr[1]
.sym 2913 $PACKER_VCC_NET
.sym 2916 basesoc_vexriscv_ibus_adr[6]
.sym 2918 $PACKER_GND_NET
.sym 2919 $PACKER_VCC_NET
.sym 3062 basesoc_ctrl_reset_reset_r
.sym 3090 $abc$40840$n4408_1
.sym 3092 $abc$40840$n148
.sym 3104 $abc$40840$n4551_1
.sym 3136 $abc$40840$n3710
.sym 3141 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 3147 $abc$40840$n3710
.sym 3254 csrbankarray_csrbank2_ctrl0_w[0]
.sym 3269 $abc$40840$n3710
.sym 3301 $abc$40840$n4965_1
.sym 3308 VexRiscv.decode_to_execute_RS2[19]
.sym 3347 VexRiscv._zz_49_[1]
.sym 3348 basesoc_adr[1]
.sym 3350 array_muxed0[13]
.sym 3351 basesoc_adr[0]
.sym 3352 $abc$40840$n3734
.sym 3355 basesoc_ctrl_reset_reset_r
.sym 3357 $abc$40840$n4345
.sym 3458 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 3459 csrbankarray_interface2_bank_bus_dat_r[3]
.sym 3460 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 3461 $abc$40840$n6024
.sym 3462 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 3467 $abc$40840$n4074
.sym 3468 $abc$40840$n4890
.sym 3485 $abc$40840$n4682
.sym 3489 $abc$40840$n4069
.sym 3509 VexRiscv._zz_151_[6]
.sym 3516 $abc$40840$n4476
.sym 3519 csrbankarray_csrbank2_dat0_w[6]
.sym 3547 $abc$40840$n4345
.sym 3548 csrbankarray_csrbank2_dat0_w[6]
.sym 3549 VexRiscv._zz_49_[1]
.sym 3550 csrbankarray_csrbank2_dat0_w[5]
.sym 3552 csrbankarray_csrbank2_addr0_w[2]
.sym 3559 array_muxed0[11]
.sym 3560 VexRiscv.lastStagePc[17]
.sym 3563 csrbankarray_csrbank2_dat0_w[1]
.sym 3571 csrbankarray_csrbank2_dat0_w[6]
.sym 3573 csrbankarray_csrbank2_dat0_w[5]
.sym 3665 VexRiscv.lastStagePc[12]
.sym 3666 VexRiscv.lastStagePc[17]
.sym 3679 csrbankarray_interface2_bank_bus_dat_r[3]
.sym 3691 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 3693 $abc$40840$n4146
.sym 3694 VexRiscv._zz_41_[28]
.sym 3696 $abc$40840$n4172
.sym 3712 $abc$40840$n4459_1
.sym 3714 VexRiscv._zz_129_[4]
.sym 3720 $abc$40840$n4459_1
.sym 3724 VexRiscv.decode_to_execute_RS2[18]
.sym 3726 VexRiscv._zz_41_[17]
.sym 3746 sys_rst
.sym 3760 csrbankarray_csrbank2_addr0_w[3]
.sym 3761 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 3762 csrbankarray_csrbank2_dat0_w[0]
.sym 3763 $PACKER_VCC_NET
.sym 3764 basesoc_adr[1]
.sym 3765 basesoc_adr[0]
.sym 3767 $abc$40840$n6028_1
.sym 3768 basesoc_ctrl_storage[29]
.sym 3769 csrbankarray_csrbank2_ctrl0_w[0]
.sym 3770 $PACKER_GND_NET
.sym 3771 basesoc_ctrl_storage[24]
.sym 3873 csrbankarray_csrbank2_dat0_w[4]
.sym 3878 csrbankarray_csrbank2_dat0_w[1]
.sym 3880 csrbankarray_csrbank2_dat0_w[0]
.sym 3883 $abc$40840$n4106
.sym 3884 $abc$40840$n2653
.sym 3902 $abc$40840$n4103
.sym 3906 VexRiscv._zz_151_[18]
.sym 3965 VexRiscv._zz_236_[1]
.sym 3971 $abc$40840$n2537
.sym 3972 csrbankarray_csrbank2_dat0_w[1]
.sym 3973 $PACKER_VCC_NET
.sym 3976 csrbankarray_csrbank2_dat0_w[0]
.sym 3978 csrbankarray_csrbank2_dat0_w[4]
.sym 3980 $abc$40840$n4519_1
.sym 4086 csrbankarray_csrbank2_dat0_w[3]
.sym 4087 $abc$40840$n6030_1
.sym 4088 $abc$40840$n6028_1
.sym 4089 $abc$40840$n6026_1
.sym 4090 csrbankarray_csrbank2_dat0_w[2]
.sym 4114 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 4150 VexRiscv._zz_337_
.sym 4160 $abc$40840$n4727_1
.sym 4173 $abc$40840$n2535
.sym 4191 $abc$40840$n4581_1
.sym 4192 VexRiscv._zz_49_[1]
.sym 4199 csrbankarray_csrbank2_dat0_w[2]
.sym 4201 VexRiscv._zz_49_[1]
.sym 4202 csrbankarray_csrbank2_ctrl0_w[2]
.sym 4205 basesoc_ctrl_reset_reset_r
.sym 4206 csrbankarray_csrbank2_addr0_w[1]
.sym 4312 csrbankarray_csrbank2_ctrl0_w[1]
.sym 4313 csrbankarray_csrbank2_ctrl0_w[2]
.sym 4317 csrbankarray_csrbank2_ctrl0_w[3]
.sym 4338 $abc$40840$n3611
.sym 4349 $abc$40840$n4379_1
.sym 4356 $abc$40840$n4858_1
.sym 4357 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 4379 $abc$40840$n2471
.sym 4380 $abc$40840$n4379_1
.sym 4387 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 4409 VexRiscv.CsrPlugin_mepc[20]
.sym 4419 VexRiscv._zz_47_[0]
.sym 4420 csrbankarray_csrbank2_dat0_w[3]
.sym 4421 VexRiscv.CsrPlugin_mepc[7]
.sym 4422 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 4424 $abc$40840$n233
.sym 4425 array_muxed0[11]
.sym 4427 VexRiscv.lastStagePc[17]
.sym 4434 csrbankarray_csrbank2_addr0_w[2]
.sym 4435 csrbankarray_csrbank2_dat0_w[3]
.sym 4440 csrbankarray_csrbank2_dat0_w[5]
.sym 4442 csrbankarray_csrbank2_dat0_w[6]
.sym 4542 VexRiscv.CsrPlugin_mtval[12]
.sym 4584 VexRiscv._zz_170_[0]
.sym 4614 VexRiscv.lastStagePc[30]
.sym 4627 $abc$40840$n2539
.sym 4646 VexRiscv._zz_170_[1]
.sym 4649 count[0]
.sym 4652 led_dat_re
.sym 4653 $PACKER_VCC_NET
.sym 4654 csrbankarray_csrbank2_addr0_w[3]
.sym 4655 csrbankarray_csrbank2_ctrl0_w[0]
.sym 4657 basesoc_ctrl_storage[29]
.sym 4659 csrbankarray_csrbank2_dat0_w[7]
.sym 4661 basesoc_ctrl_storage[24]
.sym 4665 VexRiscv.lastStagePc[30]
.sym 4773 led_dat_re
.sym 4830 $abc$40840$n4464
.sym 4833 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]
.sym 4844 sys_rst
.sym 4873 VexRiscv.CsrPlugin_hadException
.sym 4876 $abc$40840$n3920
.sym 4880 $PACKER_VCC_NET
.sym 4881 $PACKER_VCC_NET
.sym 4882 csrbankarray_csrbank2_dat0_w[4]
.sym 4885 csrbankarray_csrbank2_dat0_w[0]
.sym 4886 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 4887 $abc$40840$n2537
.sym 4888 csrbankarray_csrbank2_dat0_w[1]
.sym 4994 basesoc_ctrl_storage[29]
.sym 4996 basesoc_ctrl_storage[24]
.sym 5013 VexRiscv.CsrPlugin_mtval[17]
.sym 5020 VexRiscv.CsrPlugin_mepc[17]
.sym 5023 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 5024 VexRiscv.CsrPlugin_mepc[18]
.sym 5040 $abc$40840$n5373_1
.sym 5041 $abc$40840$n4466_1
.sym 5042 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 5089 csrbankarray_csrbank2_addr0_w[1]
.sym 5090 csrbankarray_csrbank2_dat0_w[2]
.sym 5093 basesoc_ctrl_reset_reset_r
.sym 5098 csrbankarray_csrbank2_ctrl0_w[2]
.sym 5197 $abc$40840$n5389_1
.sym 5198 $abc$40840$n5393_1
.sym 5200 VexRiscv.CsrPlugin_mepc[26]
.sym 5203 VexRiscv.CsrPlugin_mepc[28]
.sym 5219 basesoc_timer0_reload_storage[19]
.sym 5227 VexRiscv.DBusSimplePlugin_redoBranch_payload[20]
.sym 5247 $abc$40840$n2656
.sym 5251 $abc$40840$n2258
.sym 5293 por_rst
.sym 5296 csrbankarray_csrbank2_addr0_w[2]
.sym 5298 VexRiscv.lastStagePc[26]
.sym 5299 VexRiscv.DBusSimplePlugin_redoBranch_payload[13]
.sym 5304 $abc$40840$n5337_1
.sym 5310 csrbankarray_csrbank2_dat0_w[3]
.sym 5311 csrbankarray_csrbank2_dat0_w[5]
.sym 5312 csrbankarray_csrbank2_dat0_w[6]
.sym 5406 $abc$40840$n5355_1
.sym 5409 VexRiscv.CsrPlugin_mepc[9]
.sym 5416 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 5438 por_rst
.sym 5465 VexRiscv.lastStagePc[30]
.sym 5479 $abc$40840$n5337_1
.sym 5500 VexRiscv._zz_170_[1]
.sym 5501 VexRiscv.lastStagePc[28]
.sym 5502 csrbankarray_csrbank2_ctrl0_w[0]
.sym 5503 led_dat_re
.sym 5504 csrbankarray_csrbank2_addr0_w[3]
.sym 5506 csrbankarray_csrbank2_dat0_w[7]
.sym 5508 $PACKER_VCC_NET
.sym 5509 VexRiscv.CsrPlugin_mepc[28]
.sym 5524 csrbankarray_csrbank2_addr0_w[1]
.sym 5616 VexRiscv.lastStagePc[26]
.sym 5618 VexRiscv.lastStagePc[13]
.sym 5619 VexRiscv.lastStagePc[9]
.sym 5620 VexRiscv.lastStagePc[28]
.sym 5624 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 5625 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 5636 basesoc_ctrl_reset_reset_r
.sym 5711 csrbankarray_csrbank2_dat0_w[4]
.sym 5713 $PACKER_VCC_NET
.sym 5716 $abc$40840$n2537
.sym 5717 csrbankarray_csrbank2_dat0_w[1]
.sym 5718 csrbankarray_csrbank2_dat0_w[0]
.sym 5723 led_rgba_pwm[0]
.sym 5826 csrbankarray_csrbank2_addr0_w[0]
.sym 5827 csrbankarray_csrbank2_addr0_w[3]
.sym 5852 $abc$40840$n5337_1
.sym 5894 VexRiscv.lastStagePc[13]
.sym 5902 $abc$40840$n2553
.sym 5904 $abc$40840$n8284
.sym 5933 VexRiscv.DBusSimplePlugin_redoBranch_payload[28]
.sym 5939 led_rgba_pwm[1]
.sym 5940 basesoc_ctrl_reset_reset_r
.sym 5941 csrbankarray_csrbank2_dat0_w[2]
.sym 5948 csrbankarray_csrbank2_ctrl0_w[2]
.sym 5957 led_rgba_pwm[2]
.sym 5970 csrbankarray_csrbank2_dat0_w[3]
.sym 5971 csrbankarray_csrbank2_dat0_w[2]
.sym 5972 csrbankarray_csrbank2_dat0_w[6]
.sym 5973 csrbankarray_csrbank2_addr0_w[1]
.sym 5974 csrbankarray_csrbank2_ctrl0_w[0]
.sym 5977 led_dat_re
.sym 5978 csrbankarray_csrbank2_dat0_w[7]
.sym 5981 csrbankarray_csrbank2_dat0_w[5]
.sym 5982 csrbankarray_csrbank2_addr0_w[0]
.sym 5983 csrbankarray_csrbank2_addr0_w[3]
.sym 5987 csrbankarray_csrbank2_dat0_w[4]
.sym 5988 csrbankarray_csrbank2_addr0_w[2]
.sym 5993 csrbankarray_csrbank2_dat0_w[1]
.sym 5994 csrbankarray_csrbank2_dat0_w[0]
.sym 5998 csrbankarray_csrbank2_dat0_w[6]
.sym 5999 csrbankarray_csrbank2_ctrl0_w[0]
.sym 6001 csrbankarray_csrbank2_dat0_w[7]
.sym 6002 led_dat_re
.sym 6004 led_dat_re
.sym 6005 csrbankarray_csrbank2_dat0_w[0]
.sym 6008 csrbankarray_csrbank2_dat0_w[1]
.sym 6010 csrbankarray_csrbank2_addr0_w[0]
.sym 6011 csrbankarray_csrbank2_dat0_w[2]
.sym 6013 csrbankarray_csrbank2_addr0_w[1]
.sym 6014 csrbankarray_csrbank2_dat0_w[3]
.sym 6016 csrbankarray_csrbank2_addr0_w[2]
.sym 6017 csrbankarray_csrbank2_dat0_w[4]
.sym 6019 csrbankarray_csrbank2_addr0_w[3]
.sym 6020 csrbankarray_csrbank2_dat0_w[5]
.sym 6072 led_rgba_pwm[0]
.sym 6073 led_rgba_pwm[1]
.sym 6074 led_rgba_pwm[2]
.sym 6079 VexRiscv._zz_170_[0]
.sym 6166 csrbankarray_csrbank2_addr0_w[2]
.sym 6188 clk12
.sym 6202 clk12
.sym 6287 $PACKER_VCC_NET
.sym 6366 sys_rst
.sym 6386 csrbankarray_csrbank2_addr0_w[1]
.sym 6390 clk12
.sym 6398 $PACKER_VCC_NET
.sym 6428 led_rgba_pwm[0]
.sym 6431 led_rgba_pwm[1]
.sym 6432 led_rgba_pwm[2]
.sym 6438 csrbankarray_csrbank2_ctrl0_w[2]
.sym 6456 csrbankarray_csrbank2_ctrl0_w[2]
.sym 6459 led_rgba_pwm[0]
.sym 6462 led_rgba_pwm[1]
.sym 6465 led_rgba_pwm[2]
.sym 6551 $PACKER_VCC_NET
.sym 6581 $PACKER_VCC_NET
.sym 6593 $PACKER_VCC_NET
.sym 6614 por_rst
.sym 6628 $PACKER_VCC_NET
.sym 6673 $abc$40840$n6512
.sym 6674 $abc$40840$n6524
.sym 6675 spram_datain11[9]
.sym 6676 $abc$40840$n6506
.sym 6677 spram_datain01[11]
.sym 6678 spram_datain11[11]
.sym 6679 spram_datain01[9]
.sym 6680 $abc$40840$n6522
.sym 6716 $abc$40840$n5880_1
.sym 6717 spram_dataout11[11]
.sym 6718 spram_dataout01[5]
.sym 6720 $abc$40840$n5880_1
.sym 6722 spram_dataout11[1]
.sym 6723 spram_dataout11[10]
.sym 6724 slave_sel_r[2]
.sym 6726 spram_dataout11[3]
.sym 6727 spram_dataout11[12]
.sym 6729 spram_dataout01[13]
.sym 6730 spram_dataout01[12]
.sym 6731 spram_dataout01[10]
.sym 6732 spram_dataout01[0]
.sym 6737 spram_dataout11[13]
.sym 6738 spram_dataout01[3]
.sym 6741 spram_dataout01[11]
.sym 6742 spram_dataout01[1]
.sym 6744 spram_dataout11[0]
.sym 6746 spram_dataout11[5]
.sym 6748 spram_dataout11[3]
.sym 6749 $abc$40840$n5880_1
.sym 6750 slave_sel_r[2]
.sym 6751 spram_dataout01[3]
.sym 6754 spram_dataout11[12]
.sym 6755 slave_sel_r[2]
.sym 6756 $abc$40840$n5880_1
.sym 6757 spram_dataout01[12]
.sym 6760 slave_sel_r[2]
.sym 6761 spram_dataout01[11]
.sym 6762 spram_dataout11[11]
.sym 6763 $abc$40840$n5880_1
.sym 6766 spram_dataout01[13]
.sym 6767 spram_dataout11[13]
.sym 6768 $abc$40840$n5880_1
.sym 6769 slave_sel_r[2]
.sym 6772 slave_sel_r[2]
.sym 6773 spram_dataout01[0]
.sym 6774 spram_dataout11[0]
.sym 6775 $abc$40840$n5880_1
.sym 6778 spram_dataout11[10]
.sym 6779 spram_dataout01[10]
.sym 6780 $abc$40840$n5880_1
.sym 6781 slave_sel_r[2]
.sym 6784 slave_sel_r[2]
.sym 6785 spram_dataout11[1]
.sym 6786 spram_dataout01[1]
.sym 6787 $abc$40840$n5880_1
.sym 6790 spram_dataout01[5]
.sym 6791 spram_dataout11[5]
.sym 6792 $abc$40840$n5880_1
.sym 6793 slave_sel_r[2]
.sym 6825 spram_datain01[7]
.sym 6826 spram_datain01[10]
.sym 6827 spram_datain11[7]
.sym 6828 spram_datain01[1]
.sym 6829 spram_datain11[1]
.sym 6830 spram_datain11[3]
.sym 6831 spram_datain11[10]
.sym 6832 spram_datain01[3]
.sym 6834 $PACKER_VCC_NET
.sym 6835 $PACKER_VCC_NET
.sym 6837 spram_dataout11[6]
.sym 6838 slave_sel_r[2]
.sym 6839 $abc$40840$n6514
.sym 6840 spram_dataout01[9]
.sym 6841 $abc$40840$n5880_1
.sym 6842 spram_dataout01[5]
.sym 6845 $abc$40840$n6520
.sym 6846 spram_dataout01[15]
.sym 6847 $abc$40840$n6494
.sym 6853 spram_datain01[9]
.sym 6856 $abc$40840$n6504
.sym 6858 spram_dataout11[14]
.sym 6863 $abc$40840$n6516
.sym 6865 spram_dataout11[9]
.sym 6877 spram_dataout01[6]
.sym 6884 VexRiscv.decode_to_execute_RS2[16]
.sym 6885 spram_dataout01[14]
.sym 6902 spram_dataout11[2]
.sym 6903 array_muxed1[21]
.sym 6904 spram_dataout11[7]
.sym 6906 spram_dataout11[4]
.sym 6907 array_muxed1[28]
.sym 6918 spram_dataout01[2]
.sym 6920 spram_dataout01[7]
.sym 6922 spram_dataout01[4]
.sym 6926 $abc$40840$n5880_1
.sym 6927 spram_dataout01[8]
.sym 6928 slave_sel_r[2]
.sym 6931 spram_dataout11[8]
.sym 6936 $abc$40840$n5880_1
.sym 6938 array_muxed1[28]
.sym 6941 $abc$40840$n5880_1
.sym 6942 spram_dataout11[2]
.sym 6943 slave_sel_r[2]
.sym 6944 spram_dataout01[2]
.sym 6947 spram_dataout01[4]
.sym 6948 slave_sel_r[2]
.sym 6949 spram_dataout11[4]
.sym 6950 $abc$40840$n5880_1
.sym 6953 array_muxed1[21]
.sym 6955 $abc$40840$n5880_1
.sym 6959 spram_dataout11[8]
.sym 6960 $abc$40840$n5880_1
.sym 6961 spram_dataout01[8]
.sym 6962 slave_sel_r[2]
.sym 6965 $abc$40840$n5880_1
.sym 6967 array_muxed1[21]
.sym 6971 spram_dataout01[7]
.sym 6972 slave_sel_r[2]
.sym 6973 spram_dataout11[7]
.sym 6974 $abc$40840$n5880_1
.sym 6977 array_muxed1[28]
.sym 6979 $abc$40840$n5880_1
.sym 7009 spram_datain11[0]
.sym 7010 spram_datain01[0]
.sym 7013 array_muxed1[16]
.sym 7016 $abc$40840$n6510
.sym 7017 por_rst
.sym 7018 por_rst
.sym 7023 spram_datain01[1]
.sym 7024 $abc$40840$n6498
.sym 7026 $abc$40840$n6502
.sym 7031 array_muxed1[21]
.sym 7032 spram_datain11[7]
.sym 7034 $abc$40840$n3909
.sym 7042 spram_datain11[13]
.sym 7059 array_muxed1[30]
.sym 7060 $abc$40840$n5880_1
.sym 7061 array_muxed1[22]
.sym 7063 array_muxed1[24]
.sym 7068 array_muxed1[29]
.sym 7082 $abc$40840$n5880_1
.sym 7085 array_muxed1[22]
.sym 7088 array_muxed1[29]
.sym 7089 $abc$40840$n5880_1
.sym 7096 $abc$40840$n5880_1
.sym 7097 array_muxed1[22]
.sym 7100 array_muxed1[24]
.sym 7101 $abc$40840$n5880_1
.sym 7106 $abc$40840$n5880_1
.sym 7107 array_muxed1[24]
.sym 7113 $abc$40840$n5880_1
.sym 7114 array_muxed1[30]
.sym 7118 $abc$40840$n5880_1
.sym 7119 array_muxed1[29]
.sym 7126 array_muxed1[30]
.sym 7127 $abc$40840$n5880_1
.sym 7155 basesoc_uart_eventmanager_storage[0]
.sym 7161 basesoc_uart_eventmanager_storage[1]
.sym 7164 basesoc_adr[0]
.sym 7167 array_muxed0[6]
.sym 7169 VexRiscv._zz_170_[1]
.sym 7170 array_muxed0[5]
.sym 7172 array_muxed0[8]
.sym 7173 array_muxed0[0]
.sym 7174 array_muxed0[5]
.sym 7178 spram_datain01[0]
.sym 7181 $abc$40840$n2530
.sym 7304 spiflash_counter[1]
.sym 7305 $abc$40840$n2531
.sym 7309 $abc$40840$n2530
.sym 7311 $abc$40840$n3709_1
.sym 7316 $PACKER_GND_NET
.sym 7323 basesoc_adr[0]
.sym 7328 array_muxed0[13]
.sym 7329 $PACKER_VCC_NET
.sym 7330 basesoc_uart_eventmanager_pending_w[1]
.sym 7334 $abc$40840$n3904
.sym 7335 $PACKER_VCC_NET
.sym 7449 basesoc_uart_eventmanager_pending_w[1]
.sym 7450 $abc$40840$n6115
.sym 7451 $abc$40840$n3904
.sym 7452 $abc$40840$n3901_1
.sym 7453 $abc$40840$n6702
.sym 7455 $abc$40840$n3900_1
.sym 7458 $abc$40840$n3895_1
.sym 7468 array_muxed0[3]
.sym 7471 VexRiscv.externalInterruptArray_regNext[0]
.sym 7473 spiflash_counter[1]
.sym 7476 basesoc_dat_w[1]
.sym 7477 VexRiscv.decode_to_execute_RS2[16]
.sym 7483 $abc$40840$n3731
.sym 7493 $abc$40840$n6708
.sym 7497 $abc$40840$n6716
.sym 7500 $abc$40840$n6706
.sym 7501 $abc$40840$n2530
.sym 7502 $abc$40840$n6710
.sym 7503 $abc$40840$n6712
.sym 7504 $abc$40840$n6714
.sym 7515 $abc$40840$n6115
.sym 7518 $abc$40840$n6702
.sym 7519 $abc$40840$n6118_1
.sym 7520 $abc$40840$n3900_1
.sym 7524 $abc$40840$n6716
.sym 7525 $abc$40840$n6118_1
.sym 7530 $abc$40840$n6712
.sym 7532 $abc$40840$n6118_1
.sym 7536 $abc$40840$n6702
.sym 7537 $abc$40840$n6115
.sym 7538 $abc$40840$n3900_1
.sym 7541 $abc$40840$n6708
.sym 7544 $abc$40840$n6118_1
.sym 7547 $abc$40840$n6118_1
.sym 7550 $abc$40840$n6706
.sym 7553 $abc$40840$n3900_1
.sym 7554 $abc$40840$n6115
.sym 7560 $abc$40840$n6710
.sym 7561 $abc$40840$n6118_1
.sym 7566 $abc$40840$n6118_1
.sym 7567 $abc$40840$n6714
.sym 7569 $abc$40840$n2530
.sym 7570 clk12_$glb_clk
.sym 7571 sys_rst_$glb_sr
.sym 7596 basesoc_uart_rx_fifo_consume[1]
.sym 7597 $abc$40840$n2871
.sym 7598 $abc$40840$n3890_1
.sym 7599 $abc$40840$n57
.sym 7600 $abc$40840$n3608
.sym 7601 $abc$40840$n3607
.sym 7602 $abc$40840$n3606_1
.sym 7605 basesoc_uart_rx_fifo_level0[0]
.sym 7609 basesoc_adr[1]
.sym 7612 $abc$40840$n3734
.sym 7614 spiflash_counter[0]
.sym 7619 $abc$40840$n2413
.sym 7622 $abc$40840$n3909
.sym 7623 basesoc_timer0_reload_storage[28]
.sym 7627 basesoc_dat_w[6]
.sym 7629 csrbankarray_interface2_bank_bus_dat_r[7]
.sym 7630 basesoc_dat_w[3]
.sym 7637 spiflash_counter[7]
.sym 7641 spiflash_counter[2]
.sym 7646 spiflash_counter[5]
.sym 7647 spiflash_counter[0]
.sym 7648 spiflash_counter[3]
.sym 7651 spiflash_counter[4]
.sym 7652 spiflash_counter[6]
.sym 7657 spiflash_counter[1]
.sym 7669 $nextpnr_ICESTORM_LC_22$O
.sym 7671 spiflash_counter[0]
.sym 7675 $auto$alumacc.cc:474:replace_alu$4117.C[2]
.sym 7677 spiflash_counter[1]
.sym 7681 $auto$alumacc.cc:474:replace_alu$4117.C[3]
.sym 7684 spiflash_counter[2]
.sym 7685 $auto$alumacc.cc:474:replace_alu$4117.C[2]
.sym 7687 $auto$alumacc.cc:474:replace_alu$4117.C[4]
.sym 7689 spiflash_counter[3]
.sym 7691 $auto$alumacc.cc:474:replace_alu$4117.C[3]
.sym 7693 $auto$alumacc.cc:474:replace_alu$4117.C[5]
.sym 7695 spiflash_counter[4]
.sym 7697 $auto$alumacc.cc:474:replace_alu$4117.C[4]
.sym 7699 $auto$alumacc.cc:474:replace_alu$4117.C[6]
.sym 7701 spiflash_counter[5]
.sym 7703 $auto$alumacc.cc:474:replace_alu$4117.C[5]
.sym 7705 $auto$alumacc.cc:474:replace_alu$4117.C[7]
.sym 7708 spiflash_counter[6]
.sym 7709 $auto$alumacc.cc:474:replace_alu$4117.C[6]
.sym 7713 spiflash_counter[7]
.sym 7715 $auto$alumacc.cc:474:replace_alu$4117.C[7]
.sym 7743 csrbankarray_interface2_bank_bus_dat_r[5]
.sym 7744 basesoc_dat_w[1]
.sym 7746 basesoc_dat_w[3]
.sym 7748 csrbankarray_interface2_bank_bus_dat_r[4]
.sym 7752 basesoc_timer0_eventmanager_status_w
.sym 7763 array_muxed0[9]
.sym 7777 basesoc_timer0_load_storage[1]
.sym 7778 basesoc_dat_w[1]
.sym 7795 $abc$40840$n2429
.sym 7809 basesoc_dat_w[1]
.sym 7811 basesoc_dat_w[3]
.sym 7826 basesoc_dat_w[1]
.sym 7829 basesoc_dat_w[3]
.sym 7863 $abc$40840$n2429
.sym 7864 clk12_$glb_clk
.sym 7865 sys_rst_$glb_sr
.sym 7896 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[6]
.sym 7902 array_muxed1[22]
.sym 7905 $abc$40840$n2429
.sym 7907 basesoc_ctrl_storage[29]
.sym 7908 $PACKER_VCC_NET
.sym 7911 basesoc_uart_phy_source_payload_data[1]
.sym 7912 array_muxed1[24]
.sym 7914 basesoc_dat_w[4]
.sym 7915 csrbankarray_csrbank2_dat0_w[4]
.sym 7917 $PACKER_VCC_NET
.sym 7918 $PACKER_VCC_NET
.sym 8041 basesoc_timer0_reload_storage[29]
.sym 8044 basesoc_timer0_reload_storage[28]
.sym 8045 VexRiscv._zz_194_[6]
.sym 8050 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[6]
.sym 8051 $abc$40840$n3710
.sym 8053 $abc$40840$n5880_1
.sym 8054 VexRiscv._zz_35_[6]
.sym 8055 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 8063 csrbankarray_csrbank2_dat0_w[5]
.sym 8064 $abc$40840$n3731
.sym 8068 basesoc_dat_w[3]
.sym 8069 VexRiscv.decode_to_execute_RS2[16]
.sym 8070 basesoc_dat_w[1]
.sym 8071 waittimer0_count[0]
.sym 8187 waittimer0_count[0]
.sym 8189 $abc$40840$n6801
.sym 8191 waittimer0_count[11]
.sym 8193 $abc$40840$n6815
.sym 8194 $abc$40840$n6815
.sym 8197 basesoc_adr[0]
.sym 8202 array_muxed1[21]
.sym 8207 VexRiscv.decode_to_execute_RS2[10]
.sym 8209 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 8210 $abc$40840$n3909
.sym 8211 basesoc_dat_w[3]
.sym 8212 csrbankarray_interface2_bank_bus_dat_r[7]
.sym 8213 $abc$40840$n4459_1
.sym 8214 sys_rst
.sym 8216 basesoc_dat_w[6]
.sym 8218 basesoc_timer0_reload_storage[28]
.sym 8335 $abc$40840$n4536_1
.sym 8343 basesoc_vexriscv_dbus_adr[5]
.sym 8346 VexRiscv._zz_170_[1]
.sym 8347 $abc$40840$n6823
.sym 8352 VexRiscv._zz_199_[11]
.sym 8353 $abc$40840$n233
.sym 8357 waittimer0_count[0]
.sym 8358 $abc$40840$n233
.sym 8364 $abc$40840$n4345
.sym 8366 basesoc_dat_w[1]
.sym 8478 $abc$40840$n4537_1
.sym 8479 $abc$40840$n4559_1
.sym 8480 $abc$40840$n4589_1
.sym 8481 $abc$40840$n4538
.sym 8482 $abc$40840$n4587_1
.sym 8483 $abc$40840$n4569_1
.sym 8484 $abc$40840$n4539_1
.sym 8485 $abc$40840$n4541_1
.sym 8486 $abc$40840$n156
.sym 8493 basesoc_vexriscv_ibus_adr[6]
.sym 8494 VexRiscv._zz_288_[7]
.sym 8497 $PACKER_VCC_NET
.sym 8499 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 8500 basesoc_adr[1]
.sym 8502 basesoc_dat_w[4]
.sym 8504 $abc$40840$n2471
.sym 8505 $PACKER_VCC_NET
.sym 8507 csrbankarray_csrbank2_dat0_w[4]
.sym 8511 $abc$40840$n4123
.sym 8513 $abc$40840$n4103
.sym 8625 $abc$40840$n4558_1
.sym 8626 $abc$40840$n4408_1
.sym 8627 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 8629 VexRiscv._zz_36_[9]
.sym 8630 $abc$40840$n4556_1
.sym 8631 $abc$40840$n4553_1
.sym 8634 $PACKER_VCC_NET
.sym 8635 $PACKER_VCC_NET
.sym 8641 $abc$40840$n6750_1
.sym 8643 VexRiscv.decode_to_execute_RS2[9]
.sym 8646 VexRiscv._zz_151_[12]
.sym 8647 $abc$40840$n4742_1
.sym 8650 csrbankarray_csrbank2_dat0_w[5]
.sym 8652 basesoc_dat_w[3]
.sym 8653 $abc$40840$n3731
.sym 8654 VexRiscv._zz_151_[9]
.sym 8655 $abc$40840$n4580_1
.sym 8656 VexRiscv._zz_151_[7]
.sym 8659 basesoc_dat_w[1]
.sym 8660 $abc$40840$n4408_1
.sym 8777 csrbankarray_interface2_bank_bus_dat_r[7]
.sym 8780 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 8782 por_rst
.sym 8786 $abc$40840$n4775_1
.sym 8788 basesoc_ctrl_reset_reset_r
.sym 8789 $abc$40840$n4345
.sym 8791 VexRiscv._zz_49_[1]
.sym 8793 $abc$40840$n4408_1
.sym 8794 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 8795 VexRiscv._zz_49_[0]
.sym 8796 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 8798 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 8799 csrbankarray_interface2_bank_bus_dat_r[7]
.sym 8800 basesoc_dat_w[6]
.sym 8801 $abc$40840$n4599_1
.sym 8802 sys_rst
.sym 8803 $abc$40840$n3909
.sym 8804 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 8805 $abc$40840$n4459_1
.sym 8806 $abc$40840$n2539
.sym 8807 basesoc_dat_w[3]
.sym 8919 csrbankarray_csrbank2_dat0_w[5]
.sym 8920 $abc$40840$n4484_1
.sym 8921 csrbankarray_csrbank2_dat0_w[7]
.sym 8922 $abc$40840$n2539
.sym 8923 $abc$40840$n4481_1
.sym 8924 $abc$40840$n4478_1
.sym 8925 $abc$40840$n4483_1
.sym 8926 csrbankarray_csrbank2_dat0_w[6]
.sym 8934 VexRiscv._zz_199_[5]
.sym 8935 $abc$40840$n233
.sym 8936 VexRiscv._zz_129_[5]
.sym 8939 $abc$40840$n3932
.sym 8940 VexRiscv._zz_199_[11]
.sym 8943 basesoc_dat_w[1]
.sym 8944 $abc$40840$n4345
.sym 8945 basesoc_dat_w[2]
.sym 8948 VexRiscv._zz_151_[18]
.sym 8949 $abc$40840$n3734
.sym 8950 $abc$40840$n233
.sym 8951 VexRiscv._zz_49_[1]
.sym 8953 $abc$40840$n233
.sym 8954 basesoc_dat_w[5]
.sym 8984 basesoc_ctrl_reset_reset_r
.sym 8987 $abc$40840$n2539
.sym 9018 basesoc_ctrl_reset_reset_r
.sym 9039 $abc$40840$n2539
.sym 9040 clk12_$glb_clk
.sym 9041 sys_rst_$glb_sr
.sym 9066 csrbankarray_csrbank2_dat0_re
.sym 9067 VexRiscv.DBusSimplePlugin_redoBranch_payload[17]
.sym 9068 $abc$40840$n2537
.sym 9070 $abc$40840$n4459_1
.sym 9071 VexRiscv.DBusSimplePlugin_redoBranch_payload[12]
.sym 9073 VexRiscv.execute_to_memory_INSTRUCTION[29]
.sym 9074 $abc$40840$n4993
.sym 9077 csrbankarray_csrbank2_addr0_w[0]
.sym 9078 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 9079 basesoc_vexriscv_ibus_adr[6]
.sym 9082 $PACKER_VCC_NET
.sym 9083 basesoc_ctrl_storage[24]
.sym 9084 VexRiscv.decode_to_execute_RS2[10]
.sym 9085 VexRiscv._zz_170_[0]
.sym 9087 VexRiscv._zz_151_[5]
.sym 9088 csrbankarray_csrbank2_ctrl0_w[0]
.sym 9089 csrbankarray_csrbank2_dat0_w[7]
.sym 9090 csrbankarray_csrbank2_dat0_w[4]
.sym 9093 $PACKER_VCC_NET
.sym 9094 $abc$40840$n4123
.sym 9095 basesoc_dat_w[4]
.sym 9096 $abc$40840$n2535
.sym 9097 $abc$40840$n8284
.sym 9098 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 9099 csrbankarray_csrbank2_dat0_re
.sym 9100 $abc$40840$n2471
.sym 9101 VexRiscv._zz_286_[9]
.sym 9108 basesoc_adr[0]
.sym 9109 $abc$40840$n3734
.sym 9111 csrbankarray_csrbank2_ctrl0_w[0]
.sym 9113 basesoc_adr[1]
.sym 9116 $abc$40840$n3710
.sym 9117 $abc$40840$n3710
.sym 9120 $abc$40840$n6024
.sym 9121 $abc$40840$n3909
.sym 9124 csrbankarray_csrbank2_addr0_w[2]
.sym 9125 csrbankarray_csrbank2_dat0_w[1]
.sym 9127 csrbankarray_csrbank2_addr0_w[3]
.sym 9129 csrbankarray_csrbank2_dat0_w[0]
.sym 9130 csrbankarray_csrbank2_addr0_w[0]
.sym 9131 $abc$40840$n6030_1
.sym 9134 $abc$40840$n6028_1
.sym 9135 $abc$40840$n6026_1
.sym 9152 $abc$40840$n6028_1
.sym 9153 $abc$40840$n3909
.sym 9154 $abc$40840$n3734
.sym 9155 csrbankarray_csrbank2_addr0_w[2]
.sym 9158 $abc$40840$n3909
.sym 9159 $abc$40840$n3734
.sym 9160 $abc$40840$n6030_1
.sym 9161 csrbankarray_csrbank2_addr0_w[3]
.sym 9164 $abc$40840$n3710
.sym 9165 $abc$40840$n6026_1
.sym 9166 csrbankarray_csrbank2_dat0_w[1]
.sym 9167 $abc$40840$n3909
.sym 9170 csrbankarray_csrbank2_addr0_w[0]
.sym 9171 csrbankarray_csrbank2_ctrl0_w[0]
.sym 9172 basesoc_adr[0]
.sym 9173 basesoc_adr[1]
.sym 9176 csrbankarray_csrbank2_dat0_w[0]
.sym 9177 $abc$40840$n3909
.sym 9178 $abc$40840$n6024
.sym 9179 $abc$40840$n3710
.sym 9187 clk12_$glb_clk
.sym 9188 sys_rst_$glb_sr
.sym 9213 VexRiscv.CsrPlugin_mstatus_MPP[1]
.sym 9214 $abc$40840$n5361_1
.sym 9217 $abc$40840$n5326_1
.sym 9218 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 9219 $abc$40840$n5328_1
.sym 9220 VexRiscv._zz_236_[1]
.sym 9221 VexRiscv._zz_151_[0]
.sym 9224 csrbankarray_csrbank2_ctrl0_w[1]
.sym 9226 $abc$40840$n3710
.sym 9228 $abc$40840$n4361_1
.sym 9231 $abc$40840$n4519_1
.sym 9232 $PACKER_VCC_NET
.sym 9235 $abc$40840$n4455
.sym 9236 $abc$40840$n2537
.sym 9237 basesoc_dat_w[2]
.sym 9239 VexRiscv.CsrPlugin_mtval[28]
.sym 9241 $abc$40840$n6030_1
.sym 9243 basesoc_dat_w[1]
.sym 9245 $abc$40840$n6026_1
.sym 9247 $abc$40840$n4580_1
.sym 9248 basesoc_dat_w[3]
.sym 9259 VexRiscv.DBusSimplePlugin_redoBranch_payload[12]
.sym 9263 VexRiscv.DBusSimplePlugin_redoBranch_payload[17]
.sym 9281 $abc$40840$n8284
.sym 9295 VexRiscv.DBusSimplePlugin_redoBranch_payload[12]
.sym 9301 VexRiscv.DBusSimplePlugin_redoBranch_payload[17]
.sym 9333 $abc$40840$n8284
.sym 9334 clk12_$glb_clk
.sym 9360 $abc$40840$n4601_1
.sym 9361 VexRiscv._zz_337_
.sym 9362 $abc$40840$n4600_1
.sym 9363 $abc$40840$n4580_1
.sym 9364 $abc$40840$n4583_1
.sym 9365 VexRiscv.CsrPlugin_mtval[11]
.sym 9366 $abc$40840$n4599_1
.sym 9367 VexRiscv.CsrPlugin_mtval[28]
.sym 9374 $abc$40840$n4345
.sym 9375 $abc$40840$n5070_1
.sym 9376 $abc$40840$n4347
.sym 9379 array_muxed0[13]
.sym 9384 basesoc_dat_w[3]
.sym 9385 csrbankarray_csrbank2_dat0_re
.sym 9386 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 9387 $abc$40840$n2539
.sym 9389 $abc$40840$n4599_1
.sym 9390 sys_rst
.sym 9391 $abc$40840$n4466_1
.sym 9392 $abc$40840$n4464
.sym 9394 $abc$40840$n5337_1
.sym 9395 basesoc_dat_w[3]
.sym 9413 basesoc_dat_w[4]
.sym 9419 $abc$40840$n2535
.sym 9427 basesoc_dat_w[1]
.sym 9430 basesoc_ctrl_reset_reset_r
.sym 9437 basesoc_dat_w[4]
.sym 9464 basesoc_dat_w[1]
.sym 9479 basesoc_ctrl_reset_reset_r
.sym 9480 $abc$40840$n2535
.sym 9481 clk12_$glb_clk
.sym 9482 sys_rst_$glb_sr
.sym 9507 VexRiscv.CsrPlugin_mepc[7]
.sym 9509 $abc$40840$n2535
.sym 9510 $abc$40840$n5351_1
.sym 9511 VexRiscv.CsrPlugin_mepc[21]
.sym 9512 VexRiscv.CsrPlugin_mepc[11]
.sym 9513 VexRiscv.CsrPlugin_mepc[20]
.sym 9514 $abc$40840$n5359_1
.sym 9516 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 9520 $abc$40840$n4466_1
.sym 9522 VexRiscv.CsrPlugin_mtval[13]
.sym 9524 VexRiscv._zz_200_[12]
.sym 9525 VexRiscv._zz_151_[4]
.sym 9526 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]
.sym 9527 $abc$40840$n233
.sym 9530 $abc$40840$n4626_1
.sym 9531 VexRiscv._zz_49_[1]
.sym 9532 VexRiscv.CsrPlugin_mepc[21]
.sym 9534 VexRiscv.CsrPlugin_mepc[11]
.sym 9535 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]
.sym 9536 VexRiscv.CsrPlugin_mepc[20]
.sym 9537 VexRiscv.CsrPlugin_mtval[12]
.sym 9539 basesoc_dat_w[1]
.sym 9540 $abc$40840$n2653
.sym 9541 basesoc_dat_w[2]
.sym 9548 csrbankarray_csrbank2_ctrl0_w[1]
.sym 9549 csrbankarray_csrbank2_ctrl0_w[2]
.sym 9552 basesoc_adr[0]
.sym 9553 basesoc_adr[1]
.sym 9557 basesoc_dat_w[2]
.sym 9561 csrbankarray_csrbank2_ctrl0_w[3]
.sym 9565 csrbankarray_csrbank2_dat0_w[3]
.sym 9566 $abc$40840$n2535
.sym 9567 csrbankarray_csrbank2_addr0_w[1]
.sym 9577 csrbankarray_csrbank2_dat0_w[2]
.sym 9579 basesoc_dat_w[3]
.sym 9590 basesoc_dat_w[3]
.sym 9593 basesoc_adr[0]
.sym 9594 csrbankarray_csrbank2_dat0_w[3]
.sym 9595 csrbankarray_csrbank2_ctrl0_w[3]
.sym 9596 basesoc_adr[1]
.sym 9599 basesoc_adr[1]
.sym 9600 basesoc_adr[0]
.sym 9601 csrbankarray_csrbank2_ctrl0_w[2]
.sym 9602 csrbankarray_csrbank2_dat0_w[2]
.sym 9605 csrbankarray_csrbank2_ctrl0_w[1]
.sym 9606 csrbankarray_csrbank2_addr0_w[1]
.sym 9607 basesoc_adr[0]
.sym 9608 basesoc_adr[1]
.sym 9614 basesoc_dat_w[2]
.sym 9627 $abc$40840$n2535
.sym 9628 clk12_$glb_clk
.sym 9629 sys_rst_$glb_sr
.sym 9655 VexRiscv.lastStagePc[11]
.sym 9657 VexRiscv.lastStagePc[18]
.sym 9659 VexRiscv.lastStagePc[30]
.sym 9662 $abc$40840$n3620
.sym 9666 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 9667 VexRiscv.execute_BranchPlugin_branch_src1[7]
.sym 9670 csrbankarray_csrbank2_dat0_w[7]
.sym 9673 $PACKER_GND_NET
.sym 9677 $abc$40840$n3616
.sym 9678 $abc$40840$n2535
.sym 9681 $PACKER_VCC_NET
.sym 9682 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 9684 $abc$40840$n2471
.sym 9685 VexRiscv.CsrPlugin_mtval[21]
.sym 9687 csrbankarray_csrbank2_dat0_re
.sym 9689 VexRiscv._zz_286_[9]
.sym 9704 basesoc_dat_w[3]
.sym 9713 $abc$40840$n2539
.sym 9723 basesoc_dat_w[1]
.sym 9725 basesoc_dat_w[2]
.sym 9731 basesoc_dat_w[1]
.sym 9734 basesoc_dat_w[2]
.sym 9761 basesoc_dat_w[3]
.sym 9774 $abc$40840$n2539
.sym 9775 clk12_$glb_clk
.sym 9776 sys_rst_$glb_sr
.sym 9802 $abc$40840$n4760_1
.sym 9804 $abc$40840$n4761_1
.sym 9806 $abc$40840$n148
.sym 9808 $abc$40840$n154
.sym 9810 VexRiscv.DBusSimplePlugin_redoBranch_payload[11]
.sym 9817 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 9819 $abc$40840$n4519_1
.sym 9822 $PACKER_VCC_NET
.sym 9825 $PACKER_VCC_NET
.sym 9826 VexRiscv.CsrPlugin_mepc[7]
.sym 9827 VexRiscv.CsrPlugin_mtval[28]
.sym 9830 basesoc_dat_w[2]
.sym 9831 VexRiscv._zz_151_[28]
.sym 9832 basesoc_dat_w[3]
.sym 9833 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 9836 $abc$40840$n4760_1
.sym 9853 VexRiscv.CsrPlugin_hadException
.sym 9859 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]
.sym 9893 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]
.sym 9921 VexRiscv.CsrPlugin_hadException
.sym 9922 clk12_$glb_clk
.sym 9948 $abc$40840$n4874
.sym 9949 VexRiscv.DBusSimplePlugin_redoBranch_payload[13]
.sym 9950 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 9951 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 9952 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 9955 VexRiscv.DBusSimplePlugin_redoBranch_payload[26]
.sym 9956 VexRiscv._zz_49_[1]
.sym 9957 $abc$40840$n6815
.sym 9960 VexRiscv._zz_199_[19]
.sym 9965 $abc$40840$n2656
.sym 9966 VexRiscv._zz_49_[1]
.sym 9973 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 9974 VexRiscv.CsrPlugin_mtvec_base[6]
.sym 9975 VexRiscv._zz_200_[21]
.sym 9977 $PACKER_VCC_NET
.sym 9978 sys_rst
.sym 9979 VexRiscv.DBusSimplePlugin_redoBranch_payload[26]
.sym 9980 $abc$40840$n4464
.sym 9983 $abc$40840$n4466_1
.sym 10005 csrbankarray_csrbank2_dat0_re
.sym 10065 csrbankarray_csrbank2_dat0_re
.sym 10069 clk12_$glb_clk
.sym 10070 sys_rst_$glb_sr
.sym 10095 $abc$40840$n4875_1
.sym 10097 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 10098 VexRiscv.CsrPlugin_mtvec_base[26]
.sym 10100 VexRiscv.CsrPlugin_mtvec_base[24]
.sym 10101 VexRiscv.CsrPlugin_mtvec_base[9]
.sym 10102 VexRiscv.CsrPlugin_mtvec_base[6]
.sym 10103 VexRiscv._zz_41_[13]
.sym 10110 VexRiscv.lastStagePc[17]
.sym 10111 $abc$40840$n5371_1
.sym 10112 array_muxed0[11]
.sym 10115 $abc$40840$n233
.sym 10116 VexRiscv.DBusSimplePlugin_redoBranch_payload[13]
.sym 10119 basesoc_dat_w[5]
.sym 10123 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]
.sym 10124 VexRiscv.CsrPlugin_mtvec_base[9]
.sym 10129 $abc$40840$n2653
.sym 10145 basesoc_dat_w[5]
.sym 10159 basesoc_ctrl_reset_reset_r
.sym 10163 $abc$40840$n2258
.sym 10190 basesoc_dat_w[5]
.sym 10201 basesoc_ctrl_reset_reset_r
.sym 10215 $abc$40840$n2258
.sym 10216 clk12_$glb_clk
.sym 10217 sys_rst_$glb_sr
.sym 10243 VexRiscv._zz_200_[21]
.sym 10244 VexRiscv._zz_200_[28]
.sym 10249 VexRiscv._zz_200_[8]
.sym 10258 VexRiscv.CsrPlugin_mepc[28]
.sym 10266 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 10268 VexRiscv.CsrPlugin_mtval[21]
.sym 10269 $PACKER_VCC_NET
.sym 10277 VexRiscv._zz_170_[1]
.sym 10285 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 10291 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 10299 $abc$40840$n5389_1
.sym 10300 $abc$40840$n5393_1
.sym 10303 VexRiscv.lastStagePc[28]
.sym 10305 VexRiscv.CsrPlugin_mepc[28]
.sym 10310 VexRiscv.CsrPlugin_mepc[26]
.sym 10311 VexRiscv.lastStagePc[26]
.sym 10312 $abc$40840$n5337_1
.sym 10313 $abc$40840$n2653
.sym 10317 VexRiscv.lastStagePc[26]
.sym 10318 VexRiscv.CsrPlugin_mepc[26]
.sym 10319 $abc$40840$n2653
.sym 10322 $abc$40840$n2653
.sym 10323 VexRiscv.lastStagePc[28]
.sym 10325 VexRiscv.CsrPlugin_mepc[28]
.sym 10335 $abc$40840$n5337_1
.sym 10336 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 10337 $abc$40840$n5389_1
.sym 10352 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 10354 $abc$40840$n5337_1
.sym 10355 $abc$40840$n5393_1
.sym 10363 clk12_$glb_clk
.sym 10395 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 10396 VexRiscv.CsrPlugin_mtval[21]
.sym 10397 basesoc_uart_tx_fifo_consume[2]
.sym 10398 $PACKER_VCC_NET
.sym 10399 $PACKER_VCC_NET
.sym 10403 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 10406 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]
.sym 10408 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]
.sym 10409 $abc$40840$n2576
.sym 10412 $abc$40840$n4464
.sym 10414 VexRiscv.CsrPlugin_mepc[7]
.sym 10416 VexRiscv.CsrPlugin_mepc[26]
.sym 10421 basesoc_dat_w[3]
.sym 10424 $PACKER_VCC_NET
.sym 10431 $abc$40840$n5355_1
.sym 10435 VexRiscv.lastStagePc[9]
.sym 10437 $abc$40840$n5337_1
.sym 10449 $abc$40840$n2653
.sym 10450 VexRiscv.CsrPlugin_mepc[9]
.sym 10452 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 10469 VexRiscv.lastStagePc[9]
.sym 10471 $abc$40840$n2653
.sym 10472 VexRiscv.CsrPlugin_mepc[9]
.sym 10487 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 10488 $abc$40840$n5355_1
.sym 10490 $abc$40840$n5337_1
.sym 10510 clk12_$glb_clk
.sym 10536 $abc$40840$n204
.sym 10539 reset_delay[1]
.sym 10542 $abc$40840$n2553
.sym 10544 VexRiscv.CsrPlugin_mepc[9]
.sym 10545 basesoc_vexriscv_ibus_adr[26]
.sym 10550 csrbankarray_csrbank2_addr0_w[1]
.sym 10552 basesoc_ctrl_reset_reset_r
.sym 10556 $abc$40840$n2572
.sym 10558 VexRiscv.CsrPlugin_mepc[9]
.sym 10560 $PACKER_VCC_NET
.sym 10563 VexRiscv.DBusSimplePlugin_redoBranch_payload[26]
.sym 10567 por_rst
.sym 10570 sys_rst
.sym 10579 VexRiscv.DBusSimplePlugin_redoBranch_payload[9]
.sym 10584 VexRiscv.DBusSimplePlugin_redoBranch_payload[13]
.sym 10587 VexRiscv.DBusSimplePlugin_redoBranch_payload[26]
.sym 10588 VexRiscv.DBusSimplePlugin_redoBranch_payload[28]
.sym 10604 $abc$40840$n8284
.sym 10625 VexRiscv.DBusSimplePlugin_redoBranch_payload[26]
.sym 10635 VexRiscv.DBusSimplePlugin_redoBranch_payload[13]
.sym 10641 VexRiscv.DBusSimplePlugin_redoBranch_payload[9]
.sym 10646 VexRiscv.DBusSimplePlugin_redoBranch_payload[28]
.sym 10656 $abc$40840$n8284
.sym 10657 clk12_$glb_clk
.sym 10683 reset_delay[5]
.sym 10684 $abc$40840$n7251
.sym 10685 reset_delay[3]
.sym 10686 $abc$40840$n210
.sym 10687 $abc$40840$n3577
.sym 10688 $abc$40840$n206
.sym 10689 reset_delay[0]
.sym 10690 $abc$40840$n208
.sym 10691 VexRiscv.CsrPlugin_mtvec_base[14]
.sym 10697 VexRiscv.DBusSimplePlugin_redoBranch_payload[9]
.sym 10702 $abc$40840$n5337_1
.sym 10704 por_rst
.sym 10705 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 10706 csrbankarray_csrbank2_addr0_w[2]
.sym 10709 reset_delay[1]
.sym 10726 $abc$40840$n2537
.sym 10741 basesoc_dat_w[3]
.sym 10742 basesoc_ctrl_reset_reset_r
.sym 10757 basesoc_ctrl_reset_reset_r
.sym 10765 basesoc_dat_w[3]
.sym 10803 $abc$40840$n2537
.sym 10804 clk12_$glb_clk
.sym 10805 sys_rst_$glb_sr
.sym 10832 $abc$40840$n7252
.sym 10833 $abc$40840$n7253
.sym 10834 $abc$40840$n7254
.sym 10835 $abc$40840$n7255
.sym 10836 $abc$40840$n7256
.sym 10837 $abc$40840$n7257
.sym 10845 $PACKER_VCC_NET
.sym 10857 $PACKER_VCC_NET
.sym 10977 $abc$40840$n7258
.sym 10978 $abc$40840$n7259
.sym 10979 $abc$40840$n7260
.sym 10980 $abc$40840$n7261
.sym 10981 $abc$40840$n218
.sym 10982 $abc$40840$n224
.sym 10983 reset_delay[8]
.sym 10984 reset_delay[11]
.sym 10985 csrbankarray_csrbank2_ctrl0_w[1]
.sym 11003 $abc$40840$n2548
.sym 11007 $PACKER_VCC_NET
.sym 11159 $PACKER_VCC_NET
.sym 11229 spram_datain01[2]
.sym 11230 spram_datain01[4]
.sym 11231 spram_datain11[4]
.sym 11232 spram_maskwren11[2]
.sym 11233 spram_maskwren11[0]
.sym 11234 spram_maskwren01[2]
.sym 11235 spram_datain11[2]
.sym 11236 spram_maskwren01[0]
.sym 11247 array_muxed1[23]
.sym 11251 basesoc_dat_w[3]
.sym 11272 spram_dataout11[14]
.sym 11275 slave_sel_r[2]
.sym 11276 spram_dataout11[6]
.sym 11278 spram_dataout11[9]
.sym 11281 spram_dataout01[15]
.sym 11285 spram_dataout01[9]
.sym 11286 $abc$40840$n5880_1
.sym 11288 spram_dataout01[14]
.sym 11290 spram_dataout11[15]
.sym 11295 array_muxed1[27]
.sym 11297 spram_dataout01[6]
.sym 11299 array_muxed1[25]
.sym 11304 slave_sel_r[2]
.sym 11305 spram_dataout01[9]
.sym 11306 $abc$40840$n5880_1
.sym 11307 spram_dataout11[9]
.sym 11310 spram_dataout11[15]
.sym 11311 $abc$40840$n5880_1
.sym 11312 spram_dataout01[15]
.sym 11313 slave_sel_r[2]
.sym 11316 $abc$40840$n5880_1
.sym 11319 array_muxed1[25]
.sym 11322 spram_dataout01[6]
.sym 11323 slave_sel_r[2]
.sym 11324 spram_dataout11[6]
.sym 11325 $abc$40840$n5880_1
.sym 11330 $abc$40840$n5880_1
.sym 11331 array_muxed1[27]
.sym 11336 array_muxed1[27]
.sym 11337 $abc$40840$n5880_1
.sym 11340 $abc$40840$n5880_1
.sym 11341 array_muxed1[25]
.sym 11346 spram_dataout01[14]
.sym 11347 slave_sel_r[2]
.sym 11348 spram_dataout11[14]
.sym 11349 $abc$40840$n5880_1
.sym 11360 $abc$40840$n2513
.sym 11362 $abc$40840$n188
.sym 11368 $abc$40840$n5880_1
.sym 11369 $abc$40840$n6512
.sym 11370 spram_datain11[2]
.sym 11371 spram_datain11[15]
.sym 11373 $abc$40840$n6524
.sym 11376 spram_datain01[2]
.sym 11377 $abc$40840$n6506
.sym 11378 spram_datain01[4]
.sym 11380 $abc$40840$n3909
.sym 11384 spram_datain11[11]
.sym 11385 array_muxed1[17]
.sym 11386 array_muxed0[10]
.sym 11388 $abc$40840$n6522
.sym 11389 array_muxed1[20]
.sym 11391 array_muxed1[18]
.sym 11392 array_muxed0[12]
.sym 11398 spram_maskwren11[0]
.sym 11399 VexRiscv._zz_129_[0]
.sym 11400 spram_maskwren01[2]
.sym 11405 spram_maskwren01[0]
.sym 11406 sys_rst
.sym 11407 array_muxed1[19]
.sym 11409 $abc$40840$n57
.sym 11416 array_muxed1[27]
.sym 11418 array_muxed1[26]
.sym 11420 array_muxed1[25]
.sym 11443 array_muxed1[17]
.sym 11449 array_muxed1[26]
.sym 11457 $abc$40840$n5880_1
.sym 11459 array_muxed1[23]
.sym 11463 array_muxed1[19]
.sym 11467 array_muxed1[23]
.sym 11470 $abc$40840$n5880_1
.sym 11473 $abc$40840$n5880_1
.sym 11476 array_muxed1[26]
.sym 11480 $abc$40840$n5880_1
.sym 11481 array_muxed1[23]
.sym 11485 $abc$40840$n5880_1
.sym 11486 array_muxed1[17]
.sym 11491 array_muxed1[17]
.sym 11494 $abc$40840$n5880_1
.sym 11499 $abc$40840$n5880_1
.sym 11500 array_muxed1[19]
.sym 11503 array_muxed1[26]
.sym 11504 $abc$40840$n5880_1
.sym 11509 $abc$40840$n5880_1
.sym 11512 array_muxed1[19]
.sym 11516 basesoc_timer0_load_storage[4]
.sym 11531 array_muxed0[1]
.sym 11532 $abc$40840$n6504
.sym 11534 array_muxed0[0]
.sym 11537 array_muxed0[1]
.sym 11538 $abc$40840$n6516
.sym 11544 sys_rst
.sym 11545 spram_datain11[1]
.sym 11547 spram_datain11[3]
.sym 11562 array_muxed1[16]
.sym 11564 VexRiscv._zz_170_[1]
.sym 11565 VexRiscv.decode_to_execute_RS2[16]
.sym 11566 VexRiscv._zz_129_[0]
.sym 11569 $abc$40840$n5880_1
.sym 11596 $abc$40840$n5880_1
.sym 11598 array_muxed1[16]
.sym 11603 array_muxed1[16]
.sym 11605 $abc$40840$n5880_1
.sym 11620 VexRiscv.decode_to_execute_RS2[16]
.sym 11621 VexRiscv._zz_129_[0]
.sym 11622 VexRiscv._zz_170_[1]
.sym 11636 $abc$40840$n8283_$glb_ce
.sym 11637 clk12_$glb_clk
.sym 11640 $PACKER_GND_NET
.sym 11641 basesoc_uart_eventmanager_pending_w[0]
.sym 11642 $abc$40840$n2358
.sym 11645 $abc$40840$n6786_1
.sym 11647 array_muxed0[2]
.sym 11648 basesoc_dat_w[6]
.sym 11651 spram_wren0
.sym 11655 $abc$40840$n3904
.sym 11656 $abc$40840$n2502
.sym 11657 basesoc_adr[1]
.sym 11658 basesoc_timer0_load_storage[4]
.sym 11660 basesoc_dat_w[4]
.sym 11663 basesoc_ctrl_reset_reset_r
.sym 11664 sys_rst
.sym 11666 array_muxed1[20]
.sym 11667 $abc$40840$n3904
.sym 11668 array_muxed1[18]
.sym 11669 basesoc_ctrl_reset_reset_r
.sym 11671 array_muxed0[9]
.sym 11674 array_muxed1[17]
.sym 11681 basesoc_ctrl_reset_reset_r
.sym 11682 basesoc_dat_w[1]
.sym 11698 $abc$40840$n2364
.sym 11714 basesoc_ctrl_reset_reset_r
.sym 11751 basesoc_dat_w[1]
.sym 11759 $abc$40840$n2364
.sym 11760 clk12_$glb_clk
.sym 11761 sys_rst_$glb_sr
.sym 11762 VexRiscv.externalInterruptArray_regNext[0]
.sym 11767 $abc$40840$n2364
.sym 11768 $abc$40840$n3785_1
.sym 11774 basesoc_uart_rx_fifo_level0[1]
.sym 11775 $abc$40840$n3820
.sym 11778 basesoc_dat_w[1]
.sym 11781 $abc$40840$n3731
.sym 11785 basesoc_adr[2]
.sym 11789 sys_rst
.sym 11792 $abc$40840$n57
.sym 11794 array_muxed1[29]
.sym 11797 VexRiscv._zz_129_[0]
.sym 11805 $abc$40840$n3895_1
.sym 11809 $abc$40840$n3900_1
.sym 11813 spiflash_counter[1]
.sym 11814 $abc$40840$n3896_1
.sym 11821 spiflash_counter[0]
.sym 11824 sys_rst
.sym 11830 $abc$40840$n2531
.sym 11848 $abc$40840$n3900_1
.sym 11849 spiflash_counter[1]
.sym 11854 sys_rst
.sym 11855 $abc$40840$n3895_1
.sym 11857 spiflash_counter[0]
.sym 11878 sys_rst
.sym 11879 $abc$40840$n3900_1
.sym 11881 $abc$40840$n3896_1
.sym 11882 $abc$40840$n2531
.sym 11883 clk12_$glb_clk
.sym 11884 sys_rst_$glb_sr
.sym 11885 $abc$40840$n2361
.sym 11886 $abc$40840$n3790_1
.sym 11887 basesoc_uart_rx_fifo_readable
.sym 11888 $abc$40840$n2362
.sym 11892 $abc$40840$n2399
.sym 11894 basesoc_timer0_load_storage[13]
.sym 11895 basesoc_dat_w[1]
.sym 11897 basesoc_dat_w[6]
.sym 11898 csrbankarray_interface2_bank_bus_dat_r[7]
.sym 11899 basesoc_timer0_load_storage[24]
.sym 11901 basesoc_adr[2]
.sym 11902 $abc$40840$n3708
.sym 11905 basesoc_timer0_load_storage[28]
.sym 11906 basesoc_timer0_reload_storage[28]
.sym 11909 basesoc_dat_w[7]
.sym 11911 basesoc_dat_w[1]
.sym 11912 array_muxed1[27]
.sym 11913 $abc$40840$n3710
.sym 11914 array_muxed1[26]
.sym 11915 $abc$40840$n2364
.sym 11916 array_muxed1[25]
.sym 11917 basesoc_uart_rx_fifo_produce[1]
.sym 11918 $abc$40840$n3734
.sym 11919 csrbankarray_interface2_bank_bus_dat_r[4]
.sym 11926 spiflash_counter[7]
.sym 11927 spiflash_counter[0]
.sym 11928 $abc$40840$n3890_1
.sym 11929 $abc$40840$n3901_1
.sym 11931 $PACKER_VCC_NET
.sym 11932 spiflash_counter[4]
.sym 11933 spiflash_counter[6]
.sym 11935 spiflash_counter[5]
.sym 11936 spiflash_counter[1]
.sym 11937 spiflash_counter[3]
.sym 11938 spiflash_counter[2]
.sym 11940 $abc$40840$n3606_1
.sym 11942 $abc$40840$n2361
.sym 11953 $abc$40840$n2362
.sym 11961 $abc$40840$n2361
.sym 11965 spiflash_counter[2]
.sym 11966 spiflash_counter[3]
.sym 11967 spiflash_counter[1]
.sym 11968 $abc$40840$n3890_1
.sym 11971 spiflash_counter[4]
.sym 11972 $abc$40840$n3901_1
.sym 11973 spiflash_counter[5]
.sym 11974 $abc$40840$n3606_1
.sym 11977 spiflash_counter[6]
.sym 11978 spiflash_counter[7]
.sym 11984 spiflash_counter[0]
.sym 11986 $PACKER_VCC_NET
.sym 11995 spiflash_counter[4]
.sym 11996 $abc$40840$n3606_1
.sym 11997 spiflash_counter[5]
.sym 11998 $abc$40840$n3901_1
.sym 12005 $abc$40840$n2362
.sym 12006 clk12_$glb_clk
.sym 12007 sys_rst_$glb_sr
.sym 12010 basesoc_uart_rx_fifo_produce[1]
.sym 12011 $abc$40840$n2427
.sym 12014 $abc$40840$n2506
.sym 12016 $abc$40840$n6866
.sym 12017 basesoc_uart_rx_fifo_wrport_we
.sym 12023 basesoc_timer0_load_storage[1]
.sym 12024 basesoc_uart_rx_fifo_do_read
.sym 12025 $abc$40840$n2399
.sym 12026 $abc$40840$n3904
.sym 12029 $abc$40840$n2399
.sym 12033 sys_rst
.sym 12040 basesoc_uart_rx_fifo_consume[1]
.sym 12041 basesoc_uart_rx_fifo_consume[0]
.sym 12043 basesoc_dat_w[3]
.sym 12053 spiflash_counter[1]
.sym 12057 basesoc_uart_rx_fifo_consume[1]
.sym 12061 $abc$40840$n3608
.sym 12066 spiflash_counter[5]
.sym 12067 $abc$40840$n3890_1
.sym 12068 spiflash_counter[3]
.sym 12069 spiflash_counter[2]
.sym 12071 spiflash_counter[4]
.sym 12073 spiflash_counter[7]
.sym 12074 sys_rst
.sym 12075 spiflash_counter[0]
.sym 12076 $abc$40840$n2427
.sym 12078 $abc$40840$n3607
.sym 12079 $abc$40840$n3606_1
.sym 12080 spiflash_counter[6]
.sym 12085 basesoc_uart_rx_fifo_consume[1]
.sym 12089 $abc$40840$n3607
.sym 12091 $abc$40840$n3890_1
.sym 12095 $abc$40840$n3608
.sym 12097 spiflash_counter[0]
.sym 12100 $abc$40840$n3608
.sym 12102 $abc$40840$n3606_1
.sym 12103 sys_rst
.sym 12106 spiflash_counter[6]
.sym 12107 spiflash_counter[5]
.sym 12108 spiflash_counter[4]
.sym 12109 spiflash_counter[7]
.sym 12113 spiflash_counter[1]
.sym 12114 spiflash_counter[3]
.sym 12115 spiflash_counter[2]
.sym 12120 $abc$40840$n3607
.sym 12121 spiflash_counter[0]
.sym 12128 $abc$40840$n2427
.sym 12129 clk12_$glb_clk
.sym 12130 sys_rst_$glb_sr
.sym 12131 array_muxed1[24]
.sym 12132 array_muxed1[27]
.sym 12133 array_muxed1[26]
.sym 12134 array_muxed1[25]
.sym 12135 array_muxed1[22]
.sym 12136 array_muxed1[8]
.sym 12137 array_muxed1[3]
.sym 12138 $abc$40840$n5864_1
.sym 12139 basesoc_timer0_value[18]
.sym 12140 basesoc_dat_w[2]
.sym 12141 basesoc_dat_w[2]
.sym 12142 $abc$40840$n3932
.sym 12143 basesoc_uart_rx_fifo_consume[1]
.sym 12144 $abc$40840$n2506
.sym 12145 array_muxed0[13]
.sym 12146 basesoc_uart_eventmanager_pending_w[1]
.sym 12147 $PACKER_VCC_NET
.sym 12148 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 12150 $PACKER_VCC_NET
.sym 12152 basesoc_dat_w[4]
.sym 12154 basesoc_uart_rx_fifo_produce[1]
.sym 12155 array_muxed0[9]
.sym 12158 array_muxed1[20]
.sym 12159 $PACKER_VCC_NET
.sym 12160 sys_rst
.sym 12163 array_muxed1[1]
.sym 12164 array_muxed1[18]
.sym 12165 basesoc_dat_w[1]
.sym 12166 array_muxed1[17]
.sym 12174 array_muxed1[1]
.sym 12178 $abc$40840$n3909
.sym 12180 csrbankarray_csrbank2_dat0_w[5]
.sym 12185 $abc$40840$n3710
.sym 12193 csrbankarray_csrbank2_dat0_w[4]
.sym 12194 array_muxed1[3]
.sym 12205 $abc$40840$n3909
.sym 12206 csrbankarray_csrbank2_dat0_w[5]
.sym 12207 $abc$40840$n3710
.sym 12214 array_muxed1[1]
.sym 12226 array_muxed1[3]
.sym 12235 csrbankarray_csrbank2_dat0_w[4]
.sym 12236 $abc$40840$n3909
.sym 12238 $abc$40840$n3710
.sym 12252 clk12_$glb_clk
.sym 12253 sys_rst_$glb_sr
.sym 12256 basesoc_uart_rx_fifo_consume[2]
.sym 12257 basesoc_uart_rx_fifo_consume[3]
.sym 12258 basesoc_uart_rx_fifo_consume[0]
.sym 12260 $abc$40840$n5870_1
.sym 12261 $abc$40840$n2403
.sym 12268 basesoc_uart_phy_source_payload_data[2]
.sym 12269 basesoc_timer0_value[24]
.sym 12270 basesoc_dat_w[1]
.sym 12274 basesoc_dat_w[3]
.sym 12276 csrbankarray_csrbank2_dat0_w[5]
.sym 12278 VexRiscv.decode_to_execute_RS2[27]
.sym 12279 VexRiscv.decode_to_execute_RS2[9]
.sym 12280 $abc$40840$n5868_1
.sym 12282 VexRiscv.decode_to_execute_RS2[21]
.sym 12284 VexRiscv._zz_129_[0]
.sym 12285 VexRiscv._zz_129_[2]
.sym 12286 array_muxed1[29]
.sym 12288 sys_rst
.sym 12289 $abc$40840$n2472
.sym 12309 VexRiscv._zz_35_[6]
.sym 12365 VexRiscv._zz_35_[6]
.sym 12375 clk12_$glb_clk
.sym 12376 VexRiscv.reset_$glb_sr
.sym 12377 $abc$40840$n5874_1
.sym 12378 array_muxed1[20]
.sym 12379 array_muxed1[29]
.sym 12380 $abc$40840$n5866_1
.sym 12381 array_muxed1[18]
.sym 12382 array_muxed1[17]
.sym 12383 array_muxed1[21]
.sym 12384 $abc$40840$n5868_1
.sym 12389 sys_rst
.sym 12390 $abc$40840$n4263
.sym 12392 basesoc_uart_rx_fifo_consume[3]
.sym 12394 $abc$40840$n2403
.sym 12396 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 12397 $abc$40840$n2403
.sym 12398 VexRiscv.memory_MulDivIterativePlugin_div_result[6]
.sym 12402 VexRiscv._zz_170_[0]
.sym 12403 VexRiscv._zz_170_[0]
.sym 12406 basesoc_dat_w[7]
.sym 12409 $abc$40840$n2471
.sym 12412 user_btn0
.sym 12420 basesoc_dat_w[4]
.sym 12430 basesoc_dat_w[5]
.sym 12436 $abc$40840$n2443
.sym 12478 basesoc_dat_w[5]
.sym 12496 basesoc_dat_w[4]
.sym 12497 $abc$40840$n2443
.sym 12498 clk12_$glb_clk
.sym 12499 sys_rst_$glb_sr
.sym 12500 array_muxed1[19]
.sym 12501 basesoc_vexriscv_dbus_adr[6]
.sym 12502 $abc$40840$n2471
.sym 12503 basesoc_vexriscv_dbus_adr[7]
.sym 12504 basesoc_vexriscv_dbus_adr[5]
.sym 12505 $abc$40840$n2472
.sym 12507 $abc$40840$n4542_1
.sym 12508 array_muxed0[9]
.sym 12509 array_muxed1[23]
.sym 12512 $abc$40840$n4378
.sym 12513 VexRiscv._zz_129_[2]
.sym 12514 basesoc_dat_w[1]
.sym 12515 VexRiscv.decode_to_execute_RS2[29]
.sym 12517 waittimer0_count[0]
.sym 12518 basesoc_dat_w[5]
.sym 12522 basesoc_timer0_reload_storage[29]
.sym 12523 VexRiscv.decode_to_execute_RS2[17]
.sym 12524 VexRiscv._zz_129_[1]
.sym 12525 basesoc_we
.sym 12526 basesoc_we
.sym 12527 $abc$40840$n4148
.sym 12530 $abc$40840$n4496_1
.sym 12532 sys_rst
.sym 12535 VexRiscv._zz_129_[6]
.sym 12543 $PACKER_VCC_NET
.sym 12548 $abc$40840$n6823
.sym 12552 waittimer0_count[0]
.sym 12556 user_btn0
.sym 12559 $abc$40840$n2471
.sym 12562 $abc$40840$n6801
.sym 12593 user_btn0
.sym 12594 $abc$40840$n6801
.sym 12605 $PACKER_VCC_NET
.sym 12607 waittimer0_count[0]
.sym 12616 $abc$40840$n6823
.sym 12619 user_btn0
.sym 12620 $abc$40840$n2471
.sym 12621 clk12_$glb_clk
.sym 12622 sys_rst_$glb_sr
.sym 12623 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[9]
.sym 12624 $abc$40840$n4496_1
.sym 12625 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 12626 VexRiscv._zz_36_[11]
.sym 12627 VexRiscv._zz_36_[8]
.sym 12628 $abc$40840$n4584_1
.sym 12629 $abc$40840$n6724_1
.sym 12630 waittimer0_count[1]
.sym 12631 $abc$40840$n6829
.sym 12632 VexRiscv._zz_288_[4]
.sym 12633 basesoc_dat_w[3]
.sym 12634 $abc$40840$n6829
.sym 12636 basesoc_vexriscv_ibus_adr[5]
.sym 12637 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 12639 $PACKER_VCC_NET
.sym 12641 $abc$40840$n4103
.sym 12643 VexRiscv.decode_to_execute_RS2[22]
.sym 12645 VexRiscv.decode_to_execute_RS2[11]
.sym 12646 $abc$40840$n2471
.sym 12647 $abc$40840$n4347
.sym 12648 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 12649 VexRiscv.decode_to_execute_RS2[13]
.sym 12650 $abc$40840$n4534_1
.sym 12651 $PACKER_VCC_NET
.sym 12652 VexRiscv._zz_49_[0]
.sym 12653 $abc$40840$n148
.sym 12654 $abc$40840$n4183
.sym 12656 sys_rst
.sym 12672 $abc$40840$n4537_1
.sym 12678 $abc$40840$n4539_1
.sym 12679 $abc$40840$n4542_1
.sym 12695 $abc$40840$n3932
.sym 12721 $abc$40840$n3932
.sym 12722 $abc$40840$n4537_1
.sym 12723 $abc$40840$n4542_1
.sym 12724 $abc$40840$n4539_1
.sym 12746 $abc$40840$n6723_1
.sym 12747 $abc$40840$n4607_1
.sym 12748 VexRiscv._zz_199_[9]
.sym 12749 $abc$40840$n4570_1
.sym 12750 VexRiscv._zz_36_[12]
.sym 12751 $abc$40840$n6714_1
.sym 12752 VexRiscv.decode_to_execute_RS2[9]
.sym 12753 $abc$40840$n6715
.sym 12755 VexRiscv._zz_288_[12]
.sym 12758 $abc$40840$n4580_1
.sym 12759 $abc$40840$n5010
.sym 12761 VexRiscv._zz_291_[9]
.sym 12763 VexRiscv._zz_288_[8]
.sym 12764 VexRiscv._zz_151_[9]
.sym 12765 waittimer0_count[0]
.sym 12766 VexRiscv._zz_151_[7]
.sym 12769 VexRiscv.decode_to_execute_RS2[16]
.sym 12770 VexRiscv.decode_to_execute_RS2[19]
.sym 12771 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 12772 VexRiscv._zz_129_[2]
.sym 12773 $abc$40840$n4585_1
.sym 12774 $abc$40840$n3932
.sym 12775 VexRiscv.decode_to_execute_RS2[9]
.sym 12776 VexRiscv.execute_LightShifterPlugin_isActive
.sym 12777 $abc$40840$n2472
.sym 12778 VexRiscv._zz_151_[11]
.sym 12779 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 12780 VexRiscv._zz_129_[0]
.sym 12781 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 12788 $abc$40840$n4408_1
.sym 12789 VexRiscv._zz_151_[11]
.sym 12792 $abc$40840$n4345
.sym 12794 VexRiscv.execute_LightShifterPlugin_isActive
.sym 12795 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[9]
.sym 12796 $abc$40840$n4408_1
.sym 12797 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 12798 $abc$40840$n4538
.sym 12799 $abc$40840$n4459_1
.sym 12802 $abc$40840$n4541_1
.sym 12803 $abc$40840$n4123
.sym 12804 $abc$40840$n4501_1
.sym 12805 $abc$40840$n4103
.sym 12806 $abc$40840$n4570_1
.sym 12807 $abc$40840$n4347
.sym 12812 VexRiscv._zz_151_[9]
.sym 12813 $abc$40840$n4589_1
.sym 12815 VexRiscv._zz_151_[8]
.sym 12817 $abc$40840$n4361_1
.sym 12820 $abc$40840$n4538
.sym 12821 $abc$40840$n4361_1
.sym 12823 $abc$40840$n4501_1
.sym 12826 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[9]
.sym 12829 $abc$40840$n4347
.sym 12832 $abc$40840$n4103
.sym 12834 VexRiscv._zz_151_[11]
.sym 12835 $abc$40840$n4459_1
.sym 12838 VexRiscv.execute_LightShifterPlugin_isActive
.sym 12840 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 12841 VexRiscv._zz_151_[9]
.sym 12844 $abc$40840$n4408_1
.sym 12845 $abc$40840$n4345
.sym 12846 $abc$40840$n4103
.sym 12847 $abc$40840$n4589_1
.sym 12850 $abc$40840$n4361_1
.sym 12852 $abc$40840$n4570_1
.sym 12853 $abc$40840$n4538
.sym 12856 $abc$40840$n4123
.sym 12857 $abc$40840$n4408_1
.sym 12858 $abc$40840$n4541_1
.sym 12859 $abc$40840$n4345
.sym 12862 $abc$40840$n4459_1
.sym 12864 VexRiscv._zz_151_[8]
.sym 12865 $abc$40840$n4123
.sym 12869 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 12870 $abc$40840$n4501_1
.sym 12871 $abc$40840$n4711_1
.sym 12872 VexRiscv._zz_36_[6]
.sym 12873 VexRiscv._zz_36_[28]
.sym 12874 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 12875 $abc$40840$n4710_1
.sym 12876 $abc$40840$n4500
.sym 12877 $abc$40840$n5880_1
.sym 12878 $abc$40840$n4973
.sym 12881 VexRiscv._zz_199_[6]
.sym 12882 VexRiscv.decode_to_execute_RS2[9]
.sym 12883 $abc$40840$n4569_1
.sym 12886 $abc$40840$n4608_1
.sym 12887 VexRiscv._zz_199_[28]
.sym 12888 $abc$40840$n4361_1
.sym 12889 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 12890 sys_rst
.sym 12891 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 12892 $abc$40840$n4599_1
.sym 12893 VexRiscv._zz_199_[9]
.sym 12894 VexRiscv._zz_170_[0]
.sym 12895 $abc$40840$n4939
.sym 12896 $abc$40840$n4347
.sym 12897 $abc$40840$n2471
.sym 12898 $abc$40840$n4712_1
.sym 12899 basesoc_dat_w[7]
.sym 12900 VexRiscv._zz_151_[6]
.sym 12901 VexRiscv.decode_to_execute_RS2[9]
.sym 12902 $abc$40840$n3926
.sym 12903 $abc$40840$n4408_1
.sym 12904 VexRiscv.CsrPlugin_hadException
.sym 12910 VexRiscv._zz_49_[1]
.sym 12912 $abc$40840$n233
.sym 12913 $abc$40840$n3926
.sym 12914 VexRiscv._zz_49_[0]
.sym 12915 $abc$40840$n4556_1
.sym 12918 $abc$40840$n4345
.sym 12919 $abc$40840$n4559_1
.sym 12921 $abc$40840$n4093
.sym 12922 VexRiscv._zz_36_[9]
.sym 12924 $abc$40840$n4553_1
.sym 12926 $abc$40840$n4558_1
.sym 12927 $abc$40840$n4408_1
.sym 12930 VexRiscv._zz_151_[9]
.sym 12931 $abc$40840$n4459_1
.sym 12937 $abc$40840$n3932
.sym 12938 $abc$40840$n4554_1
.sym 12941 $abc$40840$n4551_1
.sym 12943 $abc$40840$n4093
.sym 12945 VexRiscv._zz_151_[9]
.sym 12946 $abc$40840$n4459_1
.sym 12950 VexRiscv._zz_49_[1]
.sym 12952 VexRiscv._zz_49_[0]
.sym 12958 VexRiscv._zz_36_[9]
.sym 12967 $abc$40840$n4551_1
.sym 12968 $abc$40840$n3926
.sym 12970 $abc$40840$n4553_1
.sym 12973 $abc$40840$n4408_1
.sym 12974 $abc$40840$n4093
.sym 12975 $abc$40840$n4345
.sym 12976 $abc$40840$n4558_1
.sym 12979 $abc$40840$n3932
.sym 12980 $abc$40840$n4556_1
.sym 12981 $abc$40840$n4559_1
.sym 12982 $abc$40840$n4554_1
.sym 12989 $abc$40840$n233
.sym 12990 clk12_$glb_clk
.sym 12992 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 12993 $abc$40840$n4585_1
.sym 12994 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 12995 $abc$40840$n6739_1
.sym 12996 $abc$40840$n4554_1
.sym 12997 VexRiscv._zz_36_[18]
.sym 12998 $abc$40840$n6742_1
.sym 12999 $abc$40840$n4708_1
.sym 13002 $abc$40840$n2572
.sym 13004 VexRiscv._zz_49_[0]
.sym 13006 VexRiscv._zz_47_[1]
.sym 13007 $abc$40840$n4093
.sym 13011 $abc$40840$n4345
.sym 13012 basesoc_vexriscv_dbus_adr[16]
.sym 13013 $abc$40840$n3734
.sym 13015 VexRiscv._zz_151_[18]
.sym 13017 $abc$40840$n4874
.sym 13018 $abc$40840$n4520
.sym 13021 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 13022 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 13023 $abc$40840$n4148
.sym 13024 VexRiscv.decode_to_execute_RS2[12]
.sym 13025 basesoc_we
.sym 13026 basesoc_we
.sym 13027 VexRiscv._zz_129_[6]
.sym 13043 csrbankarray_csrbank2_dat0_w[7]
.sym 13046 $abc$40840$n3710
.sym 13063 $abc$40840$n3909
.sym 13096 $abc$40840$n3909
.sym 13098 csrbankarray_csrbank2_dat0_w[7]
.sym 13099 $abc$40840$n3710
.sym 13113 clk12_$glb_clk
.sym 13114 sys_rst_$glb_sr
.sym 13115 $abc$40840$n4075
.sym 13116 $abc$40840$n6738_1
.sym 13117 $abc$40840$n4073
.sym 13118 $abc$40840$n4069
.sym 13119 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 13120 VexRiscv._zz_36_[5]
.sym 13121 $abc$40840$n4076
.sym 13122 $abc$40840$n4072
.sym 13126 $abc$40840$n2537
.sym 13128 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 13131 $PACKER_VCC_NET
.sym 13132 $abc$40840$n4555_1
.sym 13133 $abc$40840$n5009
.sym 13138 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 13139 VexRiscv._zz_49_[0]
.sym 13140 VexRiscv.decode_to_execute_RS2[13]
.sym 13141 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 13142 $PACKER_VCC_NET
.sym 13143 sys_rst
.sym 13144 $abc$40840$n4551_1
.sym 13145 $abc$40840$n148
.sym 13146 $abc$40840$n4534_1
.sym 13147 $abc$40840$n6742_1
.sym 13148 $abc$40840$n4175
.sym 13149 VexRiscv._zz_41_[12]
.sym 13150 $abc$40840$n4347
.sym 13156 basesoc_dat_w[6]
.sym 13157 $abc$40840$n4347
.sym 13158 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 13159 $abc$40840$n3909
.sym 13160 $abc$40840$n4459_1
.sym 13161 sys_rst
.sym 13165 $abc$40840$n4484_1
.sym 13166 VexRiscv._zz_151_[5]
.sym 13168 $abc$40840$n4481_1
.sym 13169 $abc$40840$n3731
.sym 13171 basesoc_dat_w[7]
.sym 13172 $abc$40840$n4175
.sym 13174 $abc$40840$n2535
.sym 13175 $abc$40840$n4408_1
.sym 13177 $abc$40840$n4345
.sym 13178 $abc$40840$n4483_1
.sym 13179 $abc$40840$n3932
.sym 13181 $abc$40840$n4479
.sym 13182 basesoc_dat_w[5]
.sym 13185 basesoc_we
.sym 13190 basesoc_dat_w[5]
.sym 13196 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 13197 $abc$40840$n4347
.sym 13203 basesoc_dat_w[7]
.sym 13207 sys_rst
.sym 13208 $abc$40840$n3731
.sym 13209 $abc$40840$n3909
.sym 13210 basesoc_we
.sym 13213 $abc$40840$n4483_1
.sym 13214 $abc$40840$n4345
.sym 13215 $abc$40840$n4175
.sym 13216 $abc$40840$n4408_1
.sym 13219 $abc$40840$n3932
.sym 13220 $abc$40840$n4479
.sym 13221 $abc$40840$n4481_1
.sym 13222 $abc$40840$n4484_1
.sym 13225 $abc$40840$n4175
.sym 13226 VexRiscv._zz_151_[5]
.sym 13227 $abc$40840$n4459_1
.sym 13232 basesoc_dat_w[6]
.sym 13235 $abc$40840$n2535
.sym 13236 clk12_$glb_clk
.sym 13237 sys_rst_$glb_sr
.sym 13238 $abc$40840$n4455
.sym 13239 $abc$40840$n4479
.sym 13240 $abc$40840$n4071
.sym 13241 $abc$40840$n4070
.sym 13242 $abc$40840$n4480_1
.sym 13243 $abc$40840$n4520
.sym 13244 $abc$40840$n4519_1
.sym 13245 VexRiscv.lastStagePc[7]
.sym 13246 VexRiscv._zz_151_[9]
.sym 13248 VexRiscv._zz_337_
.sym 13249 VexRiscv._zz_151_[9]
.sym 13251 $abc$40840$n3926
.sym 13252 $abc$40840$n4408_1
.sym 13256 VexRiscv._zz_151_[9]
.sym 13257 VexRiscv.decode_to_execute_RS2[17]
.sym 13258 VexRiscv._zz_151_[7]
.sym 13259 VexRiscv.decode_to_execute_RS2[29]
.sym 13261 VexRiscv._zz_151_[12]
.sym 13262 $abc$40840$n5337_1
.sym 13263 VexRiscv._zz_129_[2]
.sym 13264 $abc$40840$n8284
.sym 13265 $abc$40840$n3932
.sym 13266 $abc$40840$n154
.sym 13267 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 13268 VexRiscv.decode_to_execute_RS2[19]
.sym 13269 VexRiscv.decode_to_execute_RS2[21]
.sym 13270 VexRiscv._zz_151_[11]
.sym 13271 VexRiscv._zz_129_[0]
.sym 13272 VexRiscv.execute_LightShifterPlugin_isActive
.sym 13273 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 13281 $abc$40840$n3734
.sym 13283 VexRiscv._zz_49_[1]
.sym 13285 $abc$40840$n3909
.sym 13290 $abc$40840$n233
.sym 13291 $abc$40840$n3710
.sym 13295 basesoc_we
.sym 13297 VexRiscv._zz_286_[9]
.sym 13298 basesoc_we
.sym 13299 VexRiscv._zz_49_[0]
.sym 13300 VexRiscv._zz_41_[17]
.sym 13307 sys_rst
.sym 13309 VexRiscv._zz_41_[12]
.sym 13312 basesoc_we
.sym 13313 $abc$40840$n3710
.sym 13314 $abc$40840$n3909
.sym 13318 VexRiscv._zz_41_[17]
.sym 13324 $abc$40840$n3909
.sym 13325 sys_rst
.sym 13326 $abc$40840$n3734
.sym 13327 basesoc_we
.sym 13336 VexRiscv._zz_49_[1]
.sym 13338 VexRiscv._zz_49_[0]
.sym 13342 VexRiscv._zz_41_[12]
.sym 13355 VexRiscv._zz_286_[9]
.sym 13358 $abc$40840$n233
.sym 13359 clk12_$glb_clk
.sym 13361 $abc$40840$n4586_1
.sym 13362 $abc$40840$n4345
.sym 13363 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 13364 $abc$40840$n4726_1
.sym 13365 VexRiscv.CsrPlugin_mepc[12]
.sym 13366 $abc$40840$n4347
.sym 13367 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 13368 $abc$40840$n4695_1
.sym 13371 basesoc_dat_w[1]
.sym 13373 csrbankarray_csrbank2_dat0_re
.sym 13375 VexRiscv._zz_41_[12]
.sym 13377 VexRiscv.DBusSimplePlugin_redoBranch_payload[7]
.sym 13379 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 13380 VexRiscv._zz_151_[20]
.sym 13382 $abc$40840$n4095
.sym 13383 $abc$40840$n4459_1
.sym 13385 $abc$40840$n2471
.sym 13386 VexRiscv._zz_334_
.sym 13388 $abc$40840$n4347
.sym 13390 $abc$40840$n5433_1
.sym 13391 $abc$40840$n5322_1
.sym 13392 VexRiscv.CsrPlugin_hadException
.sym 13393 $abc$40840$n4523
.sym 13394 $abc$40840$n4712_1
.sym 13395 VexRiscv.lastStagePc[7]
.sym 13396 VexRiscv._zz_170_[0]
.sym 13402 VexRiscv.CsrPlugin_mstatus_MPP[1]
.sym 13403 VexRiscv._zz_337_
.sym 13407 $abc$40840$n2653
.sym 13408 $abc$40840$n5070_1
.sym 13409 VexRiscv.execute_to_memory_INSTRUCTION[29]
.sym 13411 VexRiscv.lastStagePc[12]
.sym 13417 $abc$40840$n5322_1
.sym 13422 VexRiscv.CsrPlugin_mepc[12]
.sym 13423 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 13428 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 13430 $abc$40840$n5326_1
.sym 13432 $abc$40840$n5328_1
.sym 13435 $abc$40840$n5322_1
.sym 13436 $abc$40840$n5328_1
.sym 13437 $abc$40840$n5070_1
.sym 13438 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 13442 VexRiscv.lastStagePc[12]
.sym 13443 $abc$40840$n2653
.sym 13444 VexRiscv.CsrPlugin_mepc[12]
.sym 13460 $abc$40840$n2653
.sym 13462 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 13465 VexRiscv._zz_337_
.sym 13466 $abc$40840$n5322_1
.sym 13467 $abc$40840$n5326_1
.sym 13468 $abc$40840$n5070_1
.sym 13473 VexRiscv.CsrPlugin_mstatus_MPP[1]
.sym 13474 $abc$40840$n2653
.sym 13479 VexRiscv.execute_to_memory_INSTRUCTION[29]
.sym 13482 clk12_$glb_clk
.sym 13483 VexRiscv.reset_$glb_sr
.sym 13484 $abc$40840$n5437_1
.sym 13485 $abc$40840$n5436_1
.sym 13486 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]
.sym 13487 $abc$40840$n5457_1
.sym 13488 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]
.sym 13489 $abc$40840$n5434_1
.sym 13490 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]
.sym 13491 $abc$40840$n4476
.sym 13492 $abc$40840$n3686
.sym 13493 $abc$40840$n4347
.sym 13496 VexRiscv._zz_47_[1]
.sym 13497 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 13498 basesoc_dat_w[5]
.sym 13499 VexRiscv._zz_151_[18]
.sym 13500 $abc$40840$n2653
.sym 13502 VexRiscv._zz_151_[14]
.sym 13503 VexRiscv._zz_151_[12]
.sym 13504 $abc$40840$n233
.sym 13505 $abc$40840$n4345
.sym 13507 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 13509 $abc$40840$n2471
.sym 13510 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 13512 VexRiscv.CsrPlugin_mepc[12]
.sym 13513 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 13514 $abc$40840$n4347
.sym 13515 VexRiscv.CsrPlugin_mtval[5]
.sym 13516 $abc$40840$n4874
.sym 13517 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 13518 $abc$40840$n3920
.sym 13519 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 13525 VexRiscv.CsrPlugin_mstatus_MPP[1]
.sym 13528 $abc$40840$n4580_1
.sym 13529 $abc$40840$n4466_1
.sym 13530 VexRiscv.CsrPlugin_mepc[11]
.sym 13531 VexRiscv._zz_200_[12]
.sym 13533 $abc$40840$n4601_1
.sym 13535 $abc$40840$n4600_1
.sym 13536 VexRiscv._zz_170_[1]
.sym 13537 VexRiscv.CsrPlugin_mepc[12]
.sym 13538 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 13542 VexRiscv._zz_151_[11]
.sym 13544 $abc$40840$n3920
.sym 13545 $abc$40840$n4583_1
.sym 13546 $abc$40840$n4581_1
.sym 13547 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]
.sym 13549 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]
.sym 13550 $abc$40840$n4464
.sym 13551 VexRiscv.CsrPlugin_mtval[12]
.sym 13552 VexRiscv.CsrPlugin_hadException
.sym 13553 $abc$40840$n4523
.sym 13554 VexRiscv.CsrPlugin_mtval[11]
.sym 13555 $abc$40840$n4466_1
.sym 13556 VexRiscv._zz_170_[0]
.sym 13558 $abc$40840$n4464
.sym 13559 VexRiscv.CsrPlugin_mepc[12]
.sym 13560 VexRiscv.CsrPlugin_mstatus_MPP[1]
.sym 13561 $abc$40840$n4523
.sym 13564 VexRiscv._zz_151_[11]
.sym 13565 VexRiscv._zz_170_[0]
.sym 13566 $abc$40840$n4580_1
.sym 13567 VexRiscv._zz_170_[1]
.sym 13571 $abc$40840$n4601_1
.sym 13572 VexRiscv._zz_200_[12]
.sym 13573 $abc$40840$n3920
.sym 13576 $abc$40840$n4581_1
.sym 13577 $abc$40840$n4583_1
.sym 13578 $abc$40840$n4466_1
.sym 13579 VexRiscv.CsrPlugin_mtval[11]
.sym 13582 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 13583 $abc$40840$n4523
.sym 13584 $abc$40840$n4464
.sym 13585 VexRiscv.CsrPlugin_mepc[11]
.sym 13591 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]
.sym 13594 $abc$40840$n4466_1
.sym 13595 VexRiscv.CsrPlugin_mtval[12]
.sym 13597 $abc$40840$n4600_1
.sym 13600 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]
.sym 13604 VexRiscv.CsrPlugin_hadException
.sym 13605 clk12_$glb_clk
.sym 13607 $abc$40840$n5379_1
.sym 13608 VexRiscv._zz_200_[26]
.sym 13609 $abc$40840$n6719_1
.sym 13610 VexRiscv._zz_200_[18]
.sym 13611 $abc$40840$n5458_1
.sym 13612 VexRiscv._zz_200_[20]
.sym 13613 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 13614 $abc$40840$n6825_1
.sym 13615 $abc$40840$n3932
.sym 13620 $abc$40840$n8284
.sym 13624 VexRiscv._zz_170_[1]
.sym 13626 $abc$40840$n4123
.sym 13627 $abc$40840$n2642
.sym 13630 $abc$40840$n235
.sym 13631 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]
.sym 13633 $abc$40840$n4534_1
.sym 13634 sys_rst
.sym 13635 $abc$40840$n6742_1
.sym 13636 VexRiscv._zz_49_[0]
.sym 13637 $abc$40840$n2653
.sym 13638 $PACKER_VCC_NET
.sym 13640 $abc$40840$n4551_1
.sym 13641 $abc$40840$n148
.sym 13642 VexRiscv._zz_200_[26]
.sym 13649 VexRiscv._zz_337_
.sym 13650 sys_rst
.sym 13653 VexRiscv.CsrPlugin_mepc[11]
.sym 13654 $abc$40840$n5337_1
.sym 13655 $abc$40840$n5359_1
.sym 13656 VexRiscv._zz_334_
.sym 13657 VexRiscv.lastStagePc[11]
.sym 13661 csrbankarray_csrbank2_dat0_re
.sym 13663 $abc$40840$n2653
.sym 13664 VexRiscv.CsrPlugin_mepc[7]
.sym 13667 VexRiscv.lastStagePc[7]
.sym 13668 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 13670 $abc$40840$n5377_1
.sym 13672 $abc$40840$n5379_1
.sym 13674 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 13675 $abc$40840$n5351_1
.sym 13679 $abc$40840$n5337_1
.sym 13681 $abc$40840$n5351_1
.sym 13683 $abc$40840$n5337_1
.sym 13684 VexRiscv._zz_334_
.sym 13693 sys_rst
.sym 13695 csrbankarray_csrbank2_dat0_re
.sym 13700 $abc$40840$n2653
.sym 13701 VexRiscv.lastStagePc[7]
.sym 13702 VexRiscv.CsrPlugin_mepc[7]
.sym 13705 $abc$40840$n5337_1
.sym 13706 $abc$40840$n5379_1
.sym 13707 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 13711 VexRiscv._zz_337_
.sym 13712 $abc$40840$n5337_1
.sym 13713 $abc$40840$n5359_1
.sym 13717 $abc$40840$n5377_1
.sym 13719 $abc$40840$n5337_1
.sym 13720 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 13724 VexRiscv.lastStagePc[11]
.sym 13725 VexRiscv.CsrPlugin_mepc[11]
.sym 13726 $abc$40840$n2653
.sym 13728 clk12_$glb_clk
.sym 13730 $abc$40840$n190
.sym 13731 $abc$40840$n3610
.sym 13732 count[6]
.sym 13733 $abc$40840$n6721_1
.sym 13734 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 13735 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 13736 $abc$40840$n5377_1
.sym 13737 $abc$40840$n2545
.sym 13742 VexRiscv.CsrPlugin_mepc[7]
.sym 13744 $abc$40840$n4760_1
.sym 13745 VexRiscv._zz_151_[14]
.sym 13748 VexRiscv.lastStagePc[21]
.sym 13750 $PACKER_VCC_NET
.sym 13751 VexRiscv._zz_151_[28]
.sym 13753 $abc$40840$n235
.sym 13754 $abc$40840$n3932
.sym 13756 $abc$40840$n8284
.sym 13757 $abc$40840$n154
.sym 13758 VexRiscv._zz_129_[0]
.sym 13759 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 13760 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 13761 $abc$40840$n2572
.sym 13762 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 13763 $abc$40840$n5070_1
.sym 13764 VexRiscv.decode_to_execute_RS2[19]
.sym 13765 $abc$40840$n5337_1
.sym 13773 VexRiscv.DBusSimplePlugin_redoBranch_payload[11]
.sym 13777 VexRiscv.DBusSimplePlugin_redoBranch_payload[30]
.sym 13782 $abc$40840$n8284
.sym 13799 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 13811 VexRiscv.DBusSimplePlugin_redoBranch_payload[11]
.sym 13824 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 13837 VexRiscv.DBusSimplePlugin_redoBranch_payload[30]
.sym 13850 $abc$40840$n8284
.sym 13851 clk12_$glb_clk
.sym 13853 VexRiscv._zz_199_[7]
.sym 13854 VexRiscv._zz_129_[7]
.sym 13855 VexRiscv._zz_36_[19]
.sym 13856 VexRiscv.decode_to_execute_RS2[19]
.sym 13857 VexRiscv._zz_199_[19]
.sym 13858 VexRiscv._zz_36_[7]
.sym 13859 VexRiscv._zz_49_[1]
.sym 13860 count[9]
.sym 13865 VexRiscv._zz_151_[21]
.sym 13867 $abc$40840$n3611
.sym 13868 $abc$40840$n5337_1
.sym 13870 VexRiscv._zz_151_[26]
.sym 13871 $PACKER_VCC_NET
.sym 13873 VexRiscv.DBusSimplePlugin_redoBranch_payload[30]
.sym 13874 $abc$40840$n3611
.sym 13876 count[6]
.sym 13877 VexRiscv._zz_286_[5]
.sym 13878 user_btn0
.sym 13880 VexRiscv.lastStagePc[18]
.sym 13881 $abc$40840$n4379_1
.sym 13882 VexRiscv._zz_334_
.sym 13883 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 13884 VexRiscv._zz_170_[0]
.sym 13885 $abc$40840$n4523
.sym 13886 $abc$40840$n4712_1
.sym 13887 $abc$40840$n5322_1
.sym 13888 $abc$40840$n3926
.sym 13894 user_btn0
.sym 13896 $abc$40840$n2471
.sym 13897 VexRiscv.CsrPlugin_mtval[21]
.sym 13902 VexRiscv.CsrPlugin_mepc[21]
.sym 13904 $abc$40840$n6815
.sym 13905 $abc$40840$n4761_1
.sym 13911 $abc$40840$n3920
.sym 13913 $abc$40840$n6829
.sym 13917 $abc$40840$n4466_1
.sym 13919 $abc$40840$n4464
.sym 13924 sys_rst
.sym 13925 VexRiscv._zz_200_[21]
.sym 13933 VexRiscv.CsrPlugin_mtval[21]
.sym 13934 $abc$40840$n4761_1
.sym 13935 $abc$40840$n4466_1
.sym 13945 $abc$40840$n3920
.sym 13946 VexRiscv._zz_200_[21]
.sym 13947 VexRiscv.CsrPlugin_mepc[21]
.sym 13948 $abc$40840$n4464
.sym 13957 sys_rst
.sym 13958 user_btn0
.sym 13959 $abc$40840$n6815
.sym 13969 $abc$40840$n6829
.sym 13970 user_btn0
.sym 13971 sys_rst
.sym 13973 $abc$40840$n2471
.sym 13974 clk12_$glb_clk
.sym 13977 $abc$40840$n5110
.sym 13978 $abc$40840$n5373_1
.sym 13979 VexRiscv._zz_41_[19]
.sym 13980 $abc$40840$n4688_1
.sym 13981 $abc$40840$n5371_1
.sym 13982 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 13983 VexRiscv._zz_41_[26]
.sym 13985 $abc$40840$n6689
.sym 13988 VexRiscv.CsrPlugin_mepc[21]
.sym 13989 VexRiscv._zz_49_[1]
.sym 13990 VexRiscv.CsrPlugin_mepc[20]
.sym 13991 VexRiscv.decode_to_execute_RS2[19]
.sym 13992 VexRiscv.CsrPlugin_mepc[11]
.sym 13993 count[9]
.sym 13995 VexRiscv._zz_199_[7]
.sym 13997 VexRiscv._zz_129_[7]
.sym 13999 VexRiscv.CsrPlugin_mtvec_base[9]
.sym 14000 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 14001 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 14002 $abc$40840$n3920
.sym 14004 VexRiscv.CsrPlugin_mepc[12]
.sym 14005 $abc$40840$n4689_1
.sym 14006 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 14007 VexRiscv.CsrPlugin_hadException
.sym 14008 $abc$40840$n4874
.sym 14009 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 14010 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 14011 VexRiscv.CsrPlugin_mtval[5]
.sym 14019 VexRiscv._zz_36_[19]
.sym 14020 VexRiscv._zz_41_[13]
.sym 14022 VexRiscv._zz_36_[7]
.sym 14023 VexRiscv.CsrPlugin_mtval[28]
.sym 14025 $abc$40840$n4875_1
.sym 14028 $abc$40840$n233
.sym 14038 VexRiscv._zz_41_[18]
.sym 14040 VexRiscv._zz_41_[26]
.sym 14043 $abc$40840$n4466_1
.sym 14050 VexRiscv.CsrPlugin_mtval[28]
.sym 14051 $abc$40840$n4466_1
.sym 14053 $abc$40840$n4875_1
.sym 14058 VexRiscv._zz_41_[13]
.sym 14065 VexRiscv._zz_41_[18]
.sym 14071 VexRiscv._zz_36_[19]
.sym 14075 VexRiscv._zz_36_[7]
.sym 14092 VexRiscv._zz_41_[26]
.sym 14096 $abc$40840$n233
.sym 14097 clk12_$glb_clk
.sym 14099 $abc$40840$n4841
.sym 14100 VexRiscv.lastStagePc[20]
.sym 14101 $abc$40840$n4713_1
.sym 14102 $abc$40840$n5174_1
.sym 14103 $abc$40840$n4712_1
.sym 14104 VexRiscv.lastStagePc[27]
.sym 14105 $abc$40840$n4842
.sym 14106 $abc$40840$n5166_1
.sym 14108 basesoc_dat_w[3]
.sym 14112 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 14113 VexRiscv._zz_286_[9]
.sym 14114 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 14115 $PACKER_VCC_NET
.sym 14116 VexRiscv._zz_41_[26]
.sym 14117 VexRiscv._zz_170_[1]
.sym 14118 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 14120 $PACKER_VCC_NET
.sym 14121 VexRiscv._zz_170_[1]
.sym 14123 VexRiscv._zz_200_[26]
.sym 14124 VexRiscv._zz_41_[18]
.sym 14125 $abc$40840$n4534_1
.sym 14126 VexRiscv.lastStagePc[27]
.sym 14129 sys_rst
.sym 14130 $PACKER_VCC_NET
.sym 14131 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 14132 $abc$40840$n4551_1
.sym 14133 sys_rst
.sym 14134 $abc$40840$n2653
.sym 14140 $abc$40840$n4874
.sym 14142 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 14144 $abc$40840$n4464
.sym 14147 VexRiscv._zz_151_[28]
.sym 14150 VexRiscv._zz_200_[28]
.sym 14154 VexRiscv._zz_170_[0]
.sym 14155 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 14157 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 14158 $abc$40840$n2656
.sym 14162 $abc$40840$n3920
.sym 14165 VexRiscv._zz_337_
.sym 14170 VexRiscv.CsrPlugin_mepc[28]
.sym 14171 VexRiscv._zz_170_[1]
.sym 14173 $abc$40840$n3920
.sym 14174 VexRiscv.CsrPlugin_mepc[28]
.sym 14175 $abc$40840$n4464
.sym 14176 VexRiscv._zz_200_[28]
.sym 14185 $abc$40840$n4874
.sym 14186 VexRiscv._zz_151_[28]
.sym 14187 VexRiscv._zz_170_[1]
.sym 14188 VexRiscv._zz_170_[0]
.sym 14192 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 14204 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 14209 VexRiscv._zz_337_
.sym 14217 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 14219 $abc$40840$n2656
.sym 14220 clk12_$glb_clk
.sym 14222 VexRiscv.CsrPlugin_mtval[26]
.sym 14223 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 14224 $abc$40840$n4689_1
.sym 14225 VexRiscv.CsrPlugin_mtval[22]
.sym 14226 VexRiscv.CsrPlugin_mtval[18]
.sym 14227 VexRiscv.CsrPlugin_mtval[5]
.sym 14228 $abc$40840$n4535
.sym 14229 $abc$40840$n4534_1
.sym 14234 basesoc_dat_w[3]
.sym 14236 basesoc_dat_w[2]
.sym 14239 $abc$40840$n5166_1
.sym 14241 $abc$40840$n4841
.sym 14243 VexRiscv.CsrPlugin_mepc[26]
.sym 14246 VexRiscv.CsrPlugin_mtval[9]
.sym 14247 $abc$40840$n5070_1
.sym 14248 $abc$40840$n2553
.sym 14253 $abc$40840$n8284
.sym 14254 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 14257 $abc$40840$n5337_1
.sym 14273 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 14279 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 14281 $abc$40840$n2572
.sym 14288 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 14303 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 14309 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 14341 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 14342 $abc$40840$n2572
.sym 14343 clk12_$glb_clk
.sym 14344 VexRiscv.reset_$glb_sr
.sym 14346 $abc$40840$n4552_1
.sym 14348 VexRiscv._zz_200_[17]
.sym 14349 $abc$40840$n4551_1
.sym 14350 VexRiscv._zz_200_[11]
.sym 14351 VexRiscv._zz_200_[9]
.sym 14357 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 14359 $abc$40840$n4466_1
.sym 14363 $abc$40840$n4464
.sym 14364 $abc$40840$n5337_1
.sym 14365 por_rst
.sym 14368 VexRiscv.CsrPlugin_mtvec_base[6]
.sym 14370 VexRiscv.CsrPlugin_mepc[6]
.sym 14372 $abc$40840$n3926
.sym 14375 VexRiscv.CsrPlugin_hadException
.sym 14377 VexRiscv._zz_170_[0]
.sym 14379 $abc$40840$n5322_1
.sym 14393 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]
.sym 14401 VexRiscv._zz_170_[1]
.sym 14403 VexRiscv._zz_170_[0]
.sym 14406 VexRiscv._zz_151_[9]
.sym 14413 VexRiscv.CsrPlugin_hadException
.sym 14414 $abc$40840$n4551_1
.sym 14455 VexRiscv._zz_170_[1]
.sym 14456 VexRiscv._zz_170_[0]
.sym 14457 VexRiscv._zz_151_[9]
.sym 14458 $abc$40840$n4551_1
.sym 14461 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]
.sym 14465 VexRiscv.CsrPlugin_hadException
.sym 14466 clk12_$glb_clk
.sym 14468 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 14469 $abc$40840$n4503
.sym 14471 $abc$40840$n4502_1
.sym 14473 VexRiscv._zz_200_[6]
.sym 14477 $abc$40840$n2572
.sym 14481 basesoc_dat_w[5]
.sym 14482 basesoc_uart_phy_tx_reg[3]
.sym 14483 $abc$40840$n3925
.sym 14487 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]
.sym 14489 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]
.sym 14491 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 14499 VexRiscv.CsrPlugin_hadException
.sym 14519 por_rst
.sym 14520 $abc$40840$n2553
.sym 14524 $abc$40840$n208
.sym 14525 $abc$40840$n204
.sym 14539 sys_rst
.sym 14543 por_rst
.sym 14544 $abc$40840$n204
.sym 14563 $abc$40840$n204
.sym 14579 sys_rst
.sym 14580 $abc$40840$n208
.sym 14581 por_rst
.sym 14588 $abc$40840$n2553
.sym 14589 clk12_$glb_clk
.sym 14591 VexRiscv.CsrPlugin_mtval[30]
.sym 14592 VexRiscv.CsrPlugin_mtval[6]
.sym 14593 $abc$40840$n2548
.sym 14599 $abc$40840$n2537
.sym 14600 VexRiscv.CsrPlugin_mtvec_base[28]
.sym 14606 VexRiscv._zz_170_[1]
.sym 14607 VexRiscv.CsrPlugin_mepc[13]
.sym 14608 $abc$40840$n235
.sym 14610 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 14611 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 14612 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 14616 $PACKER_VCC_NET
.sym 14622 $PACKER_VCC_NET
.sym 14625 sys_rst
.sym 14633 $abc$40840$n7251
.sym 14635 $abc$40840$n7253
.sym 14637 $abc$40840$n7255
.sym 14639 $abc$40840$n208
.sym 14640 $abc$40840$n204
.sym 14643 por_rst
.sym 14645 $abc$40840$n206
.sym 14646 reset_delay[0]
.sym 14650 $abc$40840$n2548
.sym 14659 $abc$40840$n210
.sym 14663 $PACKER_VCC_NET
.sym 14667 $abc$40840$n210
.sym 14673 reset_delay[0]
.sym 14674 $PACKER_VCC_NET
.sym 14679 $abc$40840$n206
.sym 14683 $abc$40840$n7255
.sym 14684 por_rst
.sym 14689 $abc$40840$n206
.sym 14690 $abc$40840$n208
.sym 14691 $abc$40840$n210
.sym 14692 $abc$40840$n204
.sym 14697 $abc$40840$n7253
.sym 14698 por_rst
.sym 14702 $abc$40840$n208
.sym 14707 $abc$40840$n7251
.sym 14710 por_rst
.sym 14711 $abc$40840$n2548
.sym 14712 clk12_$glb_clk
.sym 14714 reset_delay[2]
.sym 14715 reset_delay[7]
.sym 14716 $abc$40840$n3576_1
.sym 14717 sys_rst
.sym 14718 $abc$40840$n212
.sym 14719 reset_delay[4]
.sym 14720 $abc$40840$n216
.sym 14721 $abc$40840$n214
.sym 14726 VexRiscv.CsrPlugin_mepc[7]
.sym 14733 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]
.sym 14737 $abc$40840$n2548
.sym 14755 reset_delay[5]
.sym 14761 reset_delay[1]
.sym 14765 reset_delay[3]
.sym 14769 reset_delay[0]
.sym 14771 reset_delay[2]
.sym 14778 $PACKER_VCC_NET
.sym 14780 reset_delay[7]
.sym 14783 reset_delay[6]
.sym 14784 reset_delay[4]
.sym 14786 $PACKER_VCC_NET
.sym 14787 $nextpnr_ICESTORM_LC_3$O
.sym 14789 reset_delay[0]
.sym 14793 $auto$alumacc.cc:474:replace_alu$4021.C[2]
.sym 14795 reset_delay[1]
.sym 14796 $PACKER_VCC_NET
.sym 14799 $auto$alumacc.cc:474:replace_alu$4021.C[3]
.sym 14801 $PACKER_VCC_NET
.sym 14802 reset_delay[2]
.sym 14803 $auto$alumacc.cc:474:replace_alu$4021.C[2]
.sym 14805 $auto$alumacc.cc:474:replace_alu$4021.C[4]
.sym 14807 $PACKER_VCC_NET
.sym 14808 reset_delay[3]
.sym 14809 $auto$alumacc.cc:474:replace_alu$4021.C[3]
.sym 14811 $auto$alumacc.cc:474:replace_alu$4021.C[5]
.sym 14813 $PACKER_VCC_NET
.sym 14814 reset_delay[4]
.sym 14815 $auto$alumacc.cc:474:replace_alu$4021.C[4]
.sym 14817 $auto$alumacc.cc:474:replace_alu$4021.C[6]
.sym 14819 reset_delay[5]
.sym 14820 $PACKER_VCC_NET
.sym 14821 $auto$alumacc.cc:474:replace_alu$4021.C[5]
.sym 14823 $auto$alumacc.cc:474:replace_alu$4021.C[7]
.sym 14825 reset_delay[6]
.sym 14826 $PACKER_VCC_NET
.sym 14827 $auto$alumacc.cc:474:replace_alu$4021.C[6]
.sym 14829 $auto$alumacc.cc:474:replace_alu$4021.C[8]
.sym 14831 reset_delay[7]
.sym 14832 $PACKER_VCC_NET
.sym 14833 $auto$alumacc.cc:474:replace_alu$4021.C[7]
.sym 14837 reset_delay[9]
.sym 14838 reset_delay[10]
.sym 14839 $abc$40840$n220
.sym 14840 $abc$40840$n226
.sym 14841 reset_delay[6]
.sym 14842 $abc$40840$n3575
.sym 14844 $abc$40840$n222
.sym 14846 basesoc_dat_w[1]
.sym 14851 $PACKER_VCC_NET
.sym 14852 sys_rst
.sym 14872 $abc$40840$n2548
.sym 14873 $auto$alumacc.cc:474:replace_alu$4021.C[8]
.sym 14885 $PACKER_VCC_NET
.sym 14890 $abc$40840$n218
.sym 14893 $PACKER_VCC_NET
.sym 14894 $abc$40840$n7258
.sym 14895 reset_delay[10]
.sym 14897 $abc$40840$n7261
.sym 14899 $abc$40840$n224
.sym 14900 reset_delay[8]
.sym 14901 reset_delay[11]
.sym 14902 reset_delay[9]
.sym 14905 $abc$40840$n2548
.sym 14908 por_rst
.sym 14910 $auto$alumacc.cc:474:replace_alu$4021.C[9]
.sym 14912 $PACKER_VCC_NET
.sym 14913 reset_delay[8]
.sym 14914 $auto$alumacc.cc:474:replace_alu$4021.C[8]
.sym 14916 $auto$alumacc.cc:474:replace_alu$4021.C[10]
.sym 14918 $PACKER_VCC_NET
.sym 14919 reset_delay[9]
.sym 14920 $auto$alumacc.cc:474:replace_alu$4021.C[9]
.sym 14922 $auto$alumacc.cc:474:replace_alu$4021.C[11]
.sym 14924 reset_delay[10]
.sym 14925 $PACKER_VCC_NET
.sym 14926 $auto$alumacc.cc:474:replace_alu$4021.C[10]
.sym 14929 reset_delay[11]
.sym 14930 $PACKER_VCC_NET
.sym 14932 $auto$alumacc.cc:474:replace_alu$4021.C[11]
.sym 14937 $abc$40840$n7258
.sym 14938 por_rst
.sym 14941 por_rst
.sym 14943 $abc$40840$n7261
.sym 14950 $abc$40840$n218
.sym 14953 $abc$40840$n224
.sym 14957 $abc$40840$n2548
.sym 14958 clk12_$glb_clk
.sym 14977 VexRiscv.lastStagePc[19]
.sym 15061 spram_datain11[15]
.sym 15062 spram_datain01[15]
.sym 15063 eventsourceprocess0_old_trigger
.sym 15074 sys_rst
.sym 15075 VexRiscv.decode_to_execute_RS2[25]
.sym 15081 array_muxed1[19]
.sym 15093 sys_rst
.sym 15104 array_muxed1[18]
.sym 15109 $abc$40840$n6347_1
.sym 15110 array_muxed1[20]
.sym 15117 $abc$40840$n6344_1
.sym 15128 $abc$40840$n5880_1
.sym 15137 array_muxed1[18]
.sym 15138 $abc$40840$n5880_1
.sym 15141 array_muxed1[20]
.sym 15143 $abc$40840$n5880_1
.sym 15148 $abc$40840$n5880_1
.sym 15150 array_muxed1[20]
.sym 15153 $abc$40840$n6347_1
.sym 15155 $abc$40840$n5880_1
.sym 15161 $abc$40840$n6344_1
.sym 15162 $abc$40840$n5880_1
.sym 15165 $abc$40840$n6347_1
.sym 15167 $abc$40840$n5880_1
.sym 15171 array_muxed1[18]
.sym 15174 $abc$40840$n5880_1
.sym 15177 $abc$40840$n5880_1
.sym 15180 $abc$40840$n6344_1
.sym 15192 csrbankarray_csrbank0_buttons_ev_enable0_w[0]
.sym 15198 $PACKER_GND_NET
.sym 15202 $abc$40840$n2465
.sym 15203 basesoc_ctrl_reset_reset_r
.sym 15207 sys_rst
.sym 15208 $abc$40840$n2465
.sym 15209 $abc$40840$n6344_1
.sym 15210 array_muxed1[31]
.sym 15217 $abc$40840$n3895_1
.sym 15225 spram_datain01[15]
.sym 15229 eventmanager_status_w[0]
.sym 15244 basesoc_adr[0]
.sym 15245 basesoc_uart_eventmanager_status_w[0]
.sym 15248 basesoc_timer0_load_storage[4]
.sym 15255 spram_datain11[4]
.sym 15273 $abc$40840$n3895_1
.sym 15280 $abc$40840$n57
.sym 15292 $abc$40840$n2513
.sym 15317 $abc$40840$n57
.sym 15318 $abc$40840$n3895_1
.sym 15329 $abc$40840$n57
.sym 15344 $abc$40840$n2513
.sym 15345 clk12_$glb_clk
.sym 15347 csrbankarray_interface5_bank_bus_dat_r[0]
.sym 15351 basesoc_uart_tx_old_trigger
.sym 15353 basesoc_adr[1]
.sym 15354 basesoc_adr[0]
.sym 15359 array_muxed0[10]
.sym 15361 $abc$40840$n188
.sym 15363 basesoc_timer0_en_storage
.sym 15364 array_muxed0[10]
.sym 15366 $abc$40840$n3904
.sym 15367 array_muxed0[12]
.sym 15368 basesoc_ctrl_reset_reset_r
.sym 15369 $abc$40840$n6522
.sym 15373 $abc$40840$n3709_1
.sym 15376 basesoc_adr[1]
.sym 15378 basesoc_adr[0]
.sym 15390 basesoc_dat_w[4]
.sym 15399 $abc$40840$n2429
.sym 15421 basesoc_dat_w[4]
.sym 15467 $abc$40840$n2429
.sym 15468 clk12_$glb_clk
.sym 15469 sys_rst_$glb_sr
.sym 15471 $abc$40840$n6787
.sym 15473 $abc$40840$n3710
.sym 15474 basesoc_uart_rx_fifo_level0[1]
.sym 15476 $abc$40840$n2357
.sym 15477 $abc$40840$n3709_1
.sym 15478 $abc$40840$n3833
.sym 15479 spram_wren0
.sym 15483 basesoc_adr[1]
.sym 15485 $abc$40840$n2429
.sym 15487 basesoc_adr[0]
.sym 15489 array_muxed0[2]
.sym 15490 $abc$40840$n3834
.sym 15491 sys_rst
.sym 15492 basesoc_adr[2]
.sym 15493 array_muxed1[6]
.sym 15494 array_muxed1[3]
.sym 15495 $abc$40840$n6785_1
.sym 15496 basesoc_dat_w[5]
.sym 15497 basesoc_ctrl_reset_reset_r
.sym 15501 array_muxed1[28]
.sym 15502 basesoc_adr[1]
.sym 15504 array_muxed0[4]
.sym 15513 basesoc_uart_eventmanager_pending_w[0]
.sym 15515 basesoc_adr[2]
.sym 15518 basesoc_adr[0]
.sym 15519 basesoc_uart_eventmanager_storage[0]
.sym 15525 $abc$40840$n3785_1
.sym 15536 sys_rst
.sym 15538 $abc$40840$n2358
.sym 15541 $abc$40840$n2357
.sym 15542 basesoc_ctrl_reset_reset_r
.sym 15557 $abc$40840$n2357
.sym 15562 $abc$40840$n3785_1
.sym 15563 basesoc_ctrl_reset_reset_r
.sym 15564 $abc$40840$n2357
.sym 15565 sys_rst
.sym 15580 basesoc_adr[2]
.sym 15581 basesoc_uart_eventmanager_storage[0]
.sym 15582 basesoc_uart_eventmanager_pending_w[0]
.sym 15583 basesoc_adr[0]
.sym 15590 $abc$40840$n2358
.sym 15591 clk12_$glb_clk
.sym 15592 sys_rst_$glb_sr
.sym 15593 basesoc_timer0_load_storage[26]
.sym 15594 basesoc_timer0_load_storage[24]
.sym 15595 basesoc_timer0_load_storage[29]
.sym 15596 basesoc_timer0_load_storage[30]
.sym 15600 basesoc_timer0_load_storage[28]
.sym 15601 basesoc_timer0_load_storage[12]
.sym 15605 $abc$40840$n3731
.sym 15606 basesoc_dat_w[7]
.sym 15608 $abc$40840$n3710
.sym 15609 $abc$40840$n3734
.sym 15610 basesoc_dat_w[1]
.sym 15611 csrbankarray_interface2_bank_bus_dat_r[4]
.sym 15615 basesoc_dat_w[1]
.sym 15619 $abc$40840$n3710
.sym 15620 basesoc_dat_w[2]
.sym 15621 basesoc_adr[2]
.sym 15623 $abc$40840$n2443
.sym 15624 basesoc_timer0_load_storage[28]
.sym 15625 basesoc_timer0_reload_storage[26]
.sym 15627 $abc$40840$n3709_1
.sym 15628 $abc$40840$n2423
.sym 15637 $abc$40840$n3710
.sym 15641 basesoc_adr[2]
.sym 15644 basesoc_uart_eventmanager_pending_w[0]
.sym 15649 basesoc_adr[2]
.sym 15650 basesoc_uart_eventmanager_pending_w[1]
.sym 15655 $abc$40840$n3734
.sym 15656 basesoc_uart_eventmanager_storage[1]
.sym 15658 basesoc_uart_eventmanager_storage[0]
.sym 15664 sys_rst
.sym 15665 $abc$40840$n3786_1
.sym 15667 basesoc_uart_eventmanager_pending_w[1]
.sym 15668 basesoc_uart_eventmanager_pending_w[0]
.sym 15669 basesoc_uart_eventmanager_storage[1]
.sym 15670 basesoc_uart_eventmanager_storage[0]
.sym 15697 $abc$40840$n3734
.sym 15698 basesoc_adr[2]
.sym 15699 sys_rst
.sym 15700 $abc$40840$n3786_1
.sym 15704 basesoc_adr[2]
.sym 15705 $abc$40840$n3786_1
.sym 15706 $abc$40840$n3710
.sym 15714 clk12_$glb_clk
.sym 15716 $abc$40840$n6785_1
.sym 15717 basesoc_timer0_reload_storage[24]
.sym 15718 basesoc_timer0_reload_storage[26]
.sym 15720 $abc$40840$n6789_1
.sym 15721 basesoc_uart_rx_fifo_do_read
.sym 15722 $abc$40840$n2413
.sym 15723 $abc$40840$n3786_1
.sym 15728 sys_rst
.sym 15730 basesoc_dat_w[3]
.sym 15731 basesoc_timer0_load_storage[30]
.sym 15732 basesoc_dat_w[4]
.sym 15733 basesoc_dat_w[3]
.sym 15734 $abc$40840$n6828_1
.sym 15739 basesoc_timer0_load_storage[29]
.sym 15740 array_muxed0[7]
.sym 15742 VexRiscv._zz_129_[3]
.sym 15745 basesoc_uart_eventmanager_storage[1]
.sym 15746 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 15747 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 15749 basesoc_uart_eventmanager_status_w[0]
.sym 15750 basesoc_adr[0]
.sym 15758 $abc$40840$n3790_1
.sym 15759 $abc$40840$n2399
.sym 15763 $abc$40840$n3785_1
.sym 15766 $abc$40840$n3790_1
.sym 15775 basesoc_uart_rx_fifo_readable
.sym 15776 basesoc_dat_w[1]
.sym 15778 basesoc_uart_rx_fifo_do_read
.sym 15781 $abc$40840$n2361
.sym 15782 basesoc_uart_rx_old_trigger
.sym 15786 sys_rst
.sym 15790 basesoc_uart_rx_old_trigger
.sym 15792 basesoc_uart_rx_fifo_readable
.sym 15796 basesoc_dat_w[1]
.sym 15797 $abc$40840$n3785_1
.sym 15803 basesoc_uart_rx_fifo_do_read
.sym 15808 $abc$40840$n2361
.sym 15809 sys_rst
.sym 15810 $abc$40840$n3790_1
.sym 15832 basesoc_uart_rx_fifo_do_read
.sym 15833 $abc$40840$n3790_1
.sym 15835 sys_rst
.sym 15836 $abc$40840$n2399
.sym 15837 clk12_$glb_clk
.sym 15838 sys_rst_$glb_sr
.sym 15840 basesoc_uart_rx_old_trigger
.sym 15841 $abc$40840$n5922_1
.sym 15842 csrbankarray_interface5_bank_bus_dat_r[1]
.sym 15843 $abc$40840$n2423
.sym 15844 csrbankarray_interface5_bank_bus_dat_r[2]
.sym 15846 basesoc_uart_tx_fifo_wrport_we
.sym 15847 basesoc_dat_w[5]
.sym 15848 basesoc_uart_rx_fifo_level0[2]
.sym 15849 $abc$40840$n4502_1
.sym 15851 $abc$40840$n6998
.sym 15854 basesoc_dat_w[1]
.sym 15855 basesoc_uart_rx_fifo_level0[3]
.sym 15859 basesoc_ctrl_reset_reset_r
.sym 15861 basesoc_adr[3]
.sym 15862 sys_rst
.sym 15866 VexRiscv.decode_to_execute_RS2[22]
.sym 15869 basesoc_uart_rx_fifo_do_read
.sym 15874 VexRiscv._zz_170_[1]
.sym 15883 $abc$40840$n57
.sym 15885 basesoc_uart_rx_fifo_do_read
.sym 15889 $abc$40840$n2871
.sym 15890 basesoc_uart_rx_fifo_produce[1]
.sym 15896 basesoc_uart_rx_fifo_consume[0]
.sym 15898 $abc$40840$n2423
.sym 15906 sys_rst
.sym 15926 basesoc_uart_rx_fifo_produce[1]
.sym 15931 basesoc_uart_rx_fifo_do_read
.sym 15932 basesoc_uart_rx_fifo_consume[0]
.sym 15933 sys_rst
.sym 15949 $abc$40840$n2871
.sym 15950 $abc$40840$n57
.sym 15959 $abc$40840$n2423
.sym 15960 clk12_$glb_clk
.sym 15961 sys_rst_$glb_sr
.sym 15963 basesoc_uart_phy_source_payload_data[2]
.sym 15964 basesoc_uart_phy_source_payload_data[0]
.sym 15966 basesoc_uart_phy_source_payload_data[6]
.sym 15967 basesoc_uart_phy_source_payload_data[1]
.sym 15968 $abc$40840$n6435
.sym 15970 $abc$40840$n3834
.sym 15971 $abc$40840$n6887
.sym 15972 $abc$40840$n4345
.sym 15977 csrbankarray_interface5_bank_bus_dat_r[1]
.sym 15979 basesoc_uart_tx_fifo_wrport_we
.sym 15980 sys_rst
.sym 15982 $abc$40840$n2453
.sym 15986 VexRiscv._zz_129_[6]
.sym 15989 VexRiscv.decode_to_execute_RS2[26]
.sym 15990 array_muxed1[3]
.sym 15991 VexRiscv.decode_to_execute_RS2[24]
.sym 15992 $abc$40840$n5866_1
.sym 15993 array_muxed1[28]
.sym 15994 $abc$40840$n3730_1
.sym 15995 array_muxed0[4]
.sym 15997 VexRiscv.decode_to_execute_RS2[8]
.sym 16009 $abc$40840$n5870_1
.sym 16010 $abc$40840$n5866_1
.sym 16011 VexRiscv._zz_170_[0]
.sym 16012 VexRiscv._zz_129_[6]
.sym 16013 VexRiscv.decode_to_execute_RS2[26]
.sym 16014 VexRiscv._zz_129_[3]
.sym 16015 VexRiscv.decode_to_execute_RS2[24]
.sym 16018 $abc$40840$n5864_1
.sym 16021 VexRiscv.decode_to_execute_RS2[8]
.sym 16026 VexRiscv.decode_to_execute_RS2[22]
.sym 16027 VexRiscv.decode_to_execute_RS2[25]
.sym 16029 VexRiscv._zz_129_[0]
.sym 16031 VexRiscv.decode_to_execute_RS2[27]
.sym 16033 $abc$40840$n5868_1
.sym 16034 VexRiscv._zz_170_[1]
.sym 16036 VexRiscv._zz_170_[1]
.sym 16037 VexRiscv.decode_to_execute_RS2[24]
.sym 16038 $abc$40840$n5864_1
.sym 16042 VexRiscv.decode_to_execute_RS2[27]
.sym 16043 VexRiscv._zz_170_[1]
.sym 16045 $abc$40840$n5870_1
.sym 16048 VexRiscv._zz_170_[1]
.sym 16049 VexRiscv.decode_to_execute_RS2[26]
.sym 16051 $abc$40840$n5868_1
.sym 16054 $abc$40840$n5866_1
.sym 16055 VexRiscv._zz_170_[1]
.sym 16056 VexRiscv.decode_to_execute_RS2[25]
.sym 16060 VexRiscv._zz_129_[6]
.sym 16062 VexRiscv._zz_170_[1]
.sym 16063 VexRiscv.decode_to_execute_RS2[22]
.sym 16066 VexRiscv._zz_129_[0]
.sym 16067 VexRiscv.decode_to_execute_RS2[8]
.sym 16068 VexRiscv._zz_170_[0]
.sym 16069 VexRiscv._zz_170_[1]
.sym 16074 VexRiscv._zz_129_[3]
.sym 16078 VexRiscv._zz_170_[0]
.sym 16079 VexRiscv._zz_170_[1]
.sym 16080 VexRiscv._zz_129_[0]
.sym 16081 VexRiscv.decode_to_execute_RS2[8]
.sym 16082 $abc$40840$n8283_$glb_ce
.sym 16083 clk12_$glb_clk
.sym 16089 basesoc_ctrl_storage[7]
.sym 16093 basesoc_uart_phy_rx_reg[2]
.sym 16094 sys_rst
.sym 16095 sys_rst
.sym 16096 VexRiscv.decode_to_execute_RS2[25]
.sym 16097 $abc$40840$n5748
.sym 16098 $abc$40840$n6435
.sym 16099 array_muxed1[8]
.sym 16100 basesoc_dat_w[3]
.sym 16101 $abc$40840$n3733_1
.sym 16103 user_btn0
.sym 16104 $abc$40840$n6651
.sym 16106 $abc$40840$n2326
.sym 16107 VexRiscv._zz_170_[0]
.sym 16108 basesoc_uart_rx_fifo_produce[1]
.sym 16109 basesoc_uart_rx_fifo_consume[0]
.sym 16110 VexRiscv.decode_to_execute_RS2[11]
.sym 16112 VexRiscv._zz_129_[5]
.sym 16113 $abc$40840$n2471
.sym 16114 grant
.sym 16115 eventmanager_status_w[0]
.sym 16118 array_muxed0[6]
.sym 16120 csrbankarray_interface1_bank_bus_dat_r[2]
.sym 16126 $PACKER_VCC_NET
.sym 16127 basesoc_uart_rx_fifo_consume[1]
.sym 16134 VexRiscv.decode_to_execute_RS2[11]
.sym 16135 sys_rst
.sym 16136 basesoc_uart_rx_fifo_consume[2]
.sym 16137 $abc$40840$n2403
.sym 16141 basesoc_uart_rx_fifo_do_read
.sym 16151 VexRiscv._zz_129_[3]
.sym 16152 VexRiscv._zz_170_[1]
.sym 16153 basesoc_uart_rx_fifo_consume[3]
.sym 16154 basesoc_uart_rx_fifo_consume[0]
.sym 16155 VexRiscv._zz_170_[0]
.sym 16158 $nextpnr_ICESTORM_LC_13$O
.sym 16160 basesoc_uart_rx_fifo_consume[0]
.sym 16164 $auto$alumacc.cc:474:replace_alu$4078.C[2]
.sym 16167 basesoc_uart_rx_fifo_consume[1]
.sym 16170 $auto$alumacc.cc:474:replace_alu$4078.C[3]
.sym 16172 basesoc_uart_rx_fifo_consume[2]
.sym 16174 $auto$alumacc.cc:474:replace_alu$4078.C[2]
.sym 16178 basesoc_uart_rx_fifo_consume[3]
.sym 16180 $auto$alumacc.cc:474:replace_alu$4078.C[3]
.sym 16183 $PACKER_VCC_NET
.sym 16186 basesoc_uart_rx_fifo_consume[0]
.sym 16195 VexRiscv._zz_170_[0]
.sym 16196 VexRiscv.decode_to_execute_RS2[11]
.sym 16197 VexRiscv._zz_129_[3]
.sym 16198 VexRiscv._zz_170_[1]
.sym 16202 basesoc_uart_rx_fifo_do_read
.sym 16204 sys_rst
.sym 16205 $abc$40840$n2403
.sym 16206 clk12_$glb_clk
.sym 16207 sys_rst_$glb_sr
.sym 16208 basesoc_vexriscv_dbus_adr[4]
.sym 16210 array_muxed1[1]
.sym 16211 array_muxed1[28]
.sym 16212 array_muxed0[4]
.sym 16213 $abc$40840$n5872_1
.sym 16214 array_muxed0[9]
.sym 16215 basesoc_vexriscv_dbus_adr[9]
.sym 16219 $abc$40840$n2471
.sym 16220 basesoc_we
.sym 16222 VexRiscv._zz_35_[5]
.sym 16224 $abc$40840$n5756
.sym 16225 basesoc_we
.sym 16226 basesoc_uart_rx_fifo_consume[2]
.sym 16228 $abc$40840$n4278_1
.sym 16232 array_muxed0[7]
.sym 16235 $abc$40840$n4347
.sym 16236 VexRiscv.decode_to_execute_RS2[11]
.sym 16237 VexRiscv._zz_129_[3]
.sym 16238 VexRiscv._zz_129_[3]
.sym 16239 $abc$40840$n6821
.sym 16240 VexRiscv._zz_199_[22]
.sym 16241 VexRiscv.decode_to_execute_RS2[20]
.sym 16243 $abc$40840$n4939
.sym 16249 VexRiscv.decode_to_execute_RS2[21]
.sym 16252 VexRiscv._zz_129_[2]
.sym 16253 VexRiscv.decode_to_execute_RS2[17]
.sym 16255 VexRiscv.decode_to_execute_RS2[29]
.sym 16257 $abc$40840$n5874_1
.sym 16260 VexRiscv.decode_to_execute_RS2[13]
.sym 16262 VexRiscv.decode_to_execute_RS2[9]
.sym 16265 VexRiscv.decode_to_execute_RS2[20]
.sym 16269 VexRiscv._zz_129_[1]
.sym 16271 VexRiscv._zz_129_[4]
.sym 16272 VexRiscv._zz_129_[5]
.sym 16273 VexRiscv._zz_170_[0]
.sym 16274 VexRiscv.decode_to_execute_RS2[10]
.sym 16275 VexRiscv._zz_170_[1]
.sym 16276 VexRiscv._zz_170_[0]
.sym 16277 VexRiscv._zz_129_[1]
.sym 16278 VexRiscv.decode_to_execute_RS2[18]
.sym 16282 VexRiscv.decode_to_execute_RS2[13]
.sym 16283 VexRiscv._zz_170_[1]
.sym 16284 VexRiscv._zz_170_[0]
.sym 16285 VexRiscv._zz_129_[5]
.sym 16288 VexRiscv._zz_170_[1]
.sym 16289 VexRiscv.decode_to_execute_RS2[20]
.sym 16291 VexRiscv._zz_129_[4]
.sym 16294 VexRiscv.decode_to_execute_RS2[29]
.sym 16295 $abc$40840$n5874_1
.sym 16297 VexRiscv._zz_170_[1]
.sym 16300 VexRiscv._zz_170_[0]
.sym 16301 VexRiscv.decode_to_execute_RS2[9]
.sym 16302 VexRiscv._zz_170_[1]
.sym 16303 VexRiscv._zz_129_[1]
.sym 16307 VexRiscv._zz_170_[1]
.sym 16308 VexRiscv.decode_to_execute_RS2[18]
.sym 16309 VexRiscv._zz_129_[2]
.sym 16312 VexRiscv._zz_170_[1]
.sym 16313 VexRiscv.decode_to_execute_RS2[17]
.sym 16314 VexRiscv._zz_129_[1]
.sym 16319 VexRiscv._zz_170_[1]
.sym 16320 VexRiscv.decode_to_execute_RS2[21]
.sym 16321 VexRiscv._zz_129_[5]
.sym 16324 VexRiscv._zz_129_[2]
.sym 16325 VexRiscv._zz_170_[0]
.sym 16326 VexRiscv._zz_170_[1]
.sym 16327 VexRiscv.decode_to_execute_RS2[10]
.sym 16328 $abc$40840$n8283_$glb_ce
.sym 16329 clk12_$glb_clk
.sym 16331 VexRiscv.decode_to_execute_RS2[11]
.sym 16332 array_muxed0[5]
.sym 16333 VexRiscv._zz_199_[22]
.sym 16334 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 16335 array_muxed0[6]
.sym 16336 VexRiscv._zz_199_[11]
.sym 16337 array_muxed0[7]
.sym 16338 VexRiscv.decode_to_execute_RS2[22]
.sym 16342 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 16344 array_muxed0[9]
.sym 16345 array_muxed0[8]
.sym 16347 basesoc_timer0_reload_storage[28]
.sym 16348 VexRiscv.decode_to_execute_RS2[13]
.sym 16350 VexRiscv.decode_to_execute_RS2[12]
.sym 16351 basesoc_vexriscv_ibus_adr[9]
.sym 16352 $abc$40840$n148
.sym 16353 sys_rst
.sym 16354 array_muxed1[1]
.sym 16355 $abc$40840$n3932
.sym 16356 $abc$40840$n2252
.sym 16357 VexRiscv._zz_129_[4]
.sym 16359 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 16361 VexRiscv._zz_170_[1]
.sym 16362 VexRiscv.decode_to_execute_RS2[22]
.sym 16364 VexRiscv.decode_to_execute_RS2[18]
.sym 16366 VexRiscv.decode_to_execute_RS2[28]
.sym 16372 user_btn0
.sym 16374 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 16375 waittimer0_count[0]
.sym 16380 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[9]
.sym 16381 VexRiscv.decode_to_execute_RS2[19]
.sym 16387 eventmanager_status_w[0]
.sym 16389 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 16391 VexRiscv._zz_170_[1]
.sym 16392 $abc$40840$n4347
.sym 16397 VexRiscv._zz_129_[3]
.sym 16398 sys_rst
.sym 16405 VexRiscv.decode_to_execute_RS2[19]
.sym 16407 VexRiscv._zz_129_[3]
.sym 16408 VexRiscv._zz_170_[1]
.sym 16413 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 16417 eventmanager_status_w[0]
.sym 16418 sys_rst
.sym 16419 user_btn0
.sym 16425 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[9]
.sym 16431 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 16435 sys_rst
.sym 16436 user_btn0
.sym 16437 waittimer0_count[0]
.sym 16438 eventmanager_status_w[0]
.sym 16448 $abc$40840$n4347
.sym 16449 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 16451 $abc$40840$n8283_$glb_ce
.sym 16452 clk12_$glb_clk
.sym 16454 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 16455 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 16456 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 16457 $abc$40840$n4590_1
.sym 16458 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 16459 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 16460 $abc$40840$n4605_1
.sym 16461 VexRiscv._zz_36_[22]
.sym 16463 VexRiscv._zz_129_[7]
.sym 16464 VexRiscv._zz_129_[7]
.sym 16465 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 16466 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 16467 VexRiscv.decode_to_execute_RS2[19]
.sym 16468 $abc$40840$n2326
.sym 16469 $abc$40840$n4379_1
.sym 16470 $abc$40840$n4958
.sym 16471 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 16472 VexRiscv.decode_to_execute_RS2[27]
.sym 16473 VexRiscv.decode_to_execute_RS2[21]
.sym 16474 VexRiscv._zz_35_[11]
.sym 16475 array_muxed0[5]
.sym 16476 basesoc_uart_phy_rx_reg[7]
.sym 16477 VexRiscv._zz_199_[22]
.sym 16478 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 16479 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 16480 $abc$40840$n3730_1
.sym 16481 VexRiscv.decode_to_execute_RS2[26]
.sym 16482 VexRiscv._zz_129_[6]
.sym 16483 VexRiscv.decode_to_execute_RS2[24]
.sym 16484 VexRiscv.decode_to_execute_RS2[8]
.sym 16485 $abc$40840$n5025_1
.sym 16487 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 16488 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 16495 VexRiscv._zz_288_[9]
.sym 16496 $abc$40840$n3926
.sym 16497 user_btn0
.sym 16498 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 16500 $abc$40840$n4580_1
.sym 16503 $abc$40840$n6723_1
.sym 16504 VexRiscv._zz_151_[9]
.sym 16505 $abc$40840$n3926
.sym 16506 VexRiscv._zz_151_[7]
.sym 16507 $abc$40840$n4536_1
.sym 16508 $abc$40840$n4584_1
.sym 16510 waittimer0_count[1]
.sym 16512 $abc$40840$n4347
.sym 16513 $abc$40840$n4534_1
.sym 16514 $abc$40840$n4590_1
.sym 16515 $abc$40840$n3932
.sym 16517 $abc$40840$n4605_1
.sym 16518 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 16521 VexRiscv._zz_288_[7]
.sym 16522 $abc$40840$n2472
.sym 16523 $abc$40840$n4587_1
.sym 16525 $abc$40840$n4345
.sym 16526 $abc$40840$n4585_1
.sym 16528 VexRiscv._zz_288_[9]
.sym 16529 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 16530 VexRiscv._zz_151_[9]
.sym 16534 $abc$40840$n4347
.sym 16536 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 16540 VexRiscv._zz_151_[7]
.sym 16541 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 16543 VexRiscv._zz_288_[7]
.sym 16546 $abc$40840$n4580_1
.sym 16548 $abc$40840$n3926
.sym 16549 $abc$40840$n4584_1
.sym 16553 $abc$40840$n3926
.sym 16554 $abc$40840$n4534_1
.sym 16555 $abc$40840$n4536_1
.sym 16558 $abc$40840$n4590_1
.sym 16559 $abc$40840$n3932
.sym 16560 $abc$40840$n4587_1
.sym 16561 $abc$40840$n4585_1
.sym 16564 $abc$40840$n3932
.sym 16565 $abc$40840$n4345
.sym 16566 $abc$40840$n4605_1
.sym 16567 $abc$40840$n6723_1
.sym 16571 user_btn0
.sym 16573 waittimer0_count[1]
.sym 16574 $abc$40840$n2472
.sym 16575 clk12_$glb_clk
.sym 16576 sys_rst_$glb_sr
.sym 16577 VexRiscv._zz_129_[6]
.sym 16578 VexRiscv.decode_to_execute_RS2[8]
.sym 16579 VexRiscv._zz_199_[12]
.sym 16580 VexRiscv._zz_199_[8]
.sym 16581 VexRiscv._zz_199_[6]
.sym 16582 VexRiscv.decode_to_execute_RS2[28]
.sym 16583 VexRiscv._zz_199_[28]
.sym 16584 $abc$40840$n4774_1
.sym 16585 $abc$40840$n4304_1
.sym 16586 $abc$40840$n5018_1
.sym 16587 $abc$40840$n5110
.sym 16588 $abc$40840$n4841
.sym 16589 VexRiscv._zz_288_[9]
.sym 16590 $abc$40840$n3926
.sym 16591 VexRiscv.CsrPlugin_hadException
.sym 16593 $abc$40840$n3926
.sym 16594 $abc$40840$n2471
.sym 16595 $abc$40840$n4347
.sym 16596 VexRiscv._zz_292_
.sym 16597 VexRiscv._zz_199_[9]
.sym 16598 VexRiscv._zz_35_[12]
.sym 16599 user_btn0
.sym 16601 $abc$40840$n4699_1
.sym 16603 $abc$40840$n4776_1
.sym 16604 VexRiscv._zz_151_[8]
.sym 16605 VexRiscv._zz_47_[0]
.sym 16606 VexRiscv._zz_49_[1]
.sym 16607 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 16608 VexRiscv._zz_129_[5]
.sym 16609 VexRiscv._zz_151_[6]
.sym 16610 $abc$40840$n4743_1
.sym 16611 VexRiscv._zz_288_[5]
.sym 16612 VexRiscv.decode_to_execute_RS2[8]
.sym 16619 VexRiscv._zz_49_[0]
.sym 16620 $abc$40840$n4973
.sym 16621 $abc$40840$n4570_1
.sym 16622 $abc$40840$n4599_1
.sym 16623 $abc$40840$n6714_1
.sym 16624 $abc$40840$n4608_1
.sym 16626 $abc$40840$n4379_1
.sym 16627 $abc$40840$n4607_1
.sym 16628 $abc$40840$n4148
.sym 16629 $abc$40840$n4183
.sym 16630 VexRiscv._zz_49_[1]
.sym 16631 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 16632 $abc$40840$n6724_1
.sym 16633 $abc$40840$n4496_1
.sym 16636 $abc$40840$n3932
.sym 16637 $abc$40840$n4361_1
.sym 16638 VexRiscv._zz_36_[9]
.sym 16639 $abc$40840$n3926
.sym 16640 $abc$40840$n4939
.sym 16641 VexRiscv.execute_LightShifterPlugin_isActive
.sym 16643 VexRiscv._zz_151_[11]
.sym 16644 $abc$40840$n4545_1
.sym 16645 VexRiscv._zz_151_[6]
.sym 16646 VexRiscv._zz_36_[9]
.sym 16647 VexRiscv._zz_49_[0]
.sym 16648 $abc$40840$n4345
.sym 16649 VexRiscv._zz_151_[12]
.sym 16651 VexRiscv._zz_151_[12]
.sym 16652 $abc$40840$n4148
.sym 16653 VexRiscv._zz_49_[0]
.sym 16654 VexRiscv._zz_49_[1]
.sym 16657 $abc$40840$n4570_1
.sym 16658 $abc$40840$n3932
.sym 16659 $abc$40840$n4361_1
.sym 16660 $abc$40840$n4608_1
.sym 16663 $abc$40840$n4973
.sym 16664 VexRiscv._zz_36_[9]
.sym 16665 $abc$40840$n4939
.sym 16670 VexRiscv._zz_151_[11]
.sym 16671 VexRiscv.execute_LightShifterPlugin_isActive
.sym 16672 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 16675 $abc$40840$n4599_1
.sym 16676 $abc$40840$n3926
.sym 16677 $abc$40840$n4607_1
.sym 16678 $abc$40840$n6724_1
.sym 16681 VexRiscv._zz_49_[1]
.sym 16682 VexRiscv._zz_151_[6]
.sym 16683 VexRiscv._zz_49_[0]
.sym 16684 $abc$40840$n4183
.sym 16687 VexRiscv._zz_36_[9]
.sym 16688 $abc$40840$n4545_1
.sym 16690 $abc$40840$n4379_1
.sym 16693 $abc$40840$n4345
.sym 16694 $abc$40840$n4496_1
.sym 16695 $abc$40840$n6714_1
.sym 16696 $abc$40840$n3932
.sym 16697 $abc$40840$n2592_$glb_ce
.sym 16698 clk12_$glb_clk
.sym 16700 $abc$40840$n4725_1
.sym 16701 $abc$40840$n4696_1
.sym 16702 $abc$40840$n6741_1
.sym 16703 $abc$40840$n4742_1
.sym 16704 $abc$40840$n6765_1
.sym 16705 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 16706 $abc$40840$n4678
.sym 16707 basesoc_vexriscv_dbus_adr[16]
.sym 16708 VexRiscv._zz_288_[19]
.sym 16709 $PACKER_GND_NET
.sym 16710 VexRiscv.decode_to_execute_RS2[19]
.sym 16712 $abc$40840$n4379_1
.sym 16713 VexRiscv._zz_129_[1]
.sym 16714 $abc$40840$n4969
.sym 16717 VexRiscv.decode_to_execute_RS2[12]
.sym 16718 $abc$40840$n4526
.sym 16719 VexRiscv._zz_129_[6]
.sym 16722 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 16724 VexRiscv.decode_to_execute_RS2[11]
.sym 16725 VexRiscv._zz_199_[9]
.sym 16726 $abc$40840$n233
.sym 16727 VexRiscv._zz_151_[17]
.sym 16728 VexRiscv._zz_199_[6]
.sym 16729 VexRiscv._zz_129_[3]
.sym 16730 $abc$40840$n4545_1
.sym 16731 $abc$40840$n4347
.sym 16732 VexRiscv._zz_199_[28]
.sym 16733 VexRiscv.decode_to_execute_RS2[20]
.sym 16734 $abc$40840$n4345
.sym 16735 $abc$40840$n4939
.sym 16741 $abc$40840$n3932
.sym 16742 $abc$40840$n4501_1
.sym 16743 VexRiscv.execute_LightShifterPlugin_isActive
.sym 16748 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 16749 VexRiscv._zz_151_[19]
.sym 16751 VexRiscv.execute_LightShifterPlugin_isActive
.sym 16752 $abc$40840$n233
.sym 16753 VexRiscv._zz_36_[28]
.sym 16756 $abc$40840$n6715
.sym 16758 $abc$40840$n4502_1
.sym 16759 $abc$40840$n4711_1
.sym 16760 VexRiscv._zz_36_[6]
.sym 16761 $abc$40840$n4455
.sym 16762 $abc$40840$n4361_1
.sym 16763 VexRiscv._zz_151_[7]
.sym 16765 $abc$40840$n3926
.sym 16766 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 16768 $abc$40840$n3932
.sym 16769 $abc$40840$n6765_1
.sym 16770 $abc$40840$n4874
.sym 16771 $abc$40840$n4678
.sym 16772 $abc$40840$n4500
.sym 16775 VexRiscv._zz_36_[6]
.sym 16781 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 16782 VexRiscv.execute_LightShifterPlugin_isActive
.sym 16783 VexRiscv._zz_151_[7]
.sym 16786 VexRiscv.execute_LightShifterPlugin_isActive
.sym 16787 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 16789 VexRiscv._zz_151_[19]
.sym 16792 $abc$40840$n3926
.sym 16793 $abc$40840$n4500
.sym 16794 $abc$40840$n4502_1
.sym 16795 $abc$40840$n6715
.sym 16798 $abc$40840$n4874
.sym 16799 $abc$40840$n3926
.sym 16801 $abc$40840$n6765_1
.sym 16804 VexRiscv._zz_36_[28]
.sym 16810 $abc$40840$n3932
.sym 16811 $abc$40840$n4678
.sym 16812 $abc$40840$n4711_1
.sym 16813 $abc$40840$n4361_1
.sym 16816 $abc$40840$n4501_1
.sym 16817 $abc$40840$n3932
.sym 16818 $abc$40840$n4361_1
.sym 16819 $abc$40840$n4455
.sym 16820 $abc$40840$n233
.sym 16821 clk12_$glb_clk
.sym 16823 $abc$40840$n4690_1
.sym 16824 VexRiscv._zz_151_[8]
.sym 16825 VexRiscv._zz_151_[11]
.sym 16826 VexRiscv._zz_129_[5]
.sym 16827 $abc$40840$n4743_1
.sym 16828 VexRiscv.decode_to_execute_RS2[18]
.sym 16829 VexRiscv._zz_199_[18]
.sym 16830 VexRiscv._zz_199_[5]
.sym 16831 $abc$40840$n4638
.sym 16832 VexRiscv.decode_to_execute_RS2[10]
.sym 16833 $abc$40840$n4721_1
.sym 16835 VexRiscv._zz_151_[19]
.sym 16836 VexRiscv._zz_49_[0]
.sym 16837 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 16839 $PACKER_VCC_NET
.sym 16840 $abc$40840$n4347
.sym 16841 VexRiscv._zz_49_[0]
.sym 16843 $abc$40840$n4183
.sym 16845 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 16846 $abc$40840$n148
.sym 16847 $abc$40840$n4455
.sym 16848 $abc$40840$n4361_1
.sym 16849 VexRiscv._zz_151_[7]
.sym 16850 VexRiscv.decode_to_execute_RS2[18]
.sym 16852 VexRiscv._zz_170_[1]
.sym 16853 VexRiscv._zz_129_[4]
.sym 16854 $abc$40840$n3932
.sym 16855 $abc$40840$n4168
.sym 16856 $abc$40840$n2252
.sym 16857 $abc$40840$n4146
.sym 16858 VexRiscv._zz_151_[8]
.sym 16864 $abc$40840$n4361_1
.sym 16865 $abc$40840$n4712_1
.sym 16866 $abc$40840$n6741_1
.sym 16867 $abc$40840$n6739_1
.sym 16869 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 16870 $abc$40840$n4710_1
.sym 16873 $abc$40840$n6738_1
.sym 16876 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 16877 $abc$40840$n3926
.sym 16878 $abc$40840$n4555_1
.sym 16882 $abc$40840$n233
.sym 16883 VexRiscv._zz_288_[5]
.sym 16884 $abc$40840$n4586_1
.sym 16885 VexRiscv._zz_36_[18]
.sym 16887 $abc$40840$n4708_1
.sym 16889 $abc$40840$n4345
.sym 16890 $abc$40840$n4726_1
.sym 16891 $abc$40840$n4520
.sym 16893 VexRiscv._zz_151_[5]
.sym 16894 $abc$40840$n3932
.sym 16895 $abc$40840$n4347
.sym 16898 VexRiscv._zz_36_[18]
.sym 16904 $abc$40840$n4361_1
.sym 16905 $abc$40840$n4555_1
.sym 16906 $abc$40840$n4586_1
.sym 16910 VexRiscv._zz_288_[5]
.sym 16911 VexRiscv._zz_151_[5]
.sym 16912 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 16915 $abc$40840$n3932
.sym 16916 $abc$40840$n4345
.sym 16917 $abc$40840$n4708_1
.sym 16918 $abc$40840$n6738_1
.sym 16921 $abc$40840$n4520
.sym 16922 $abc$40840$n4555_1
.sym 16923 $abc$40840$n4361_1
.sym 16927 $abc$40840$n4712_1
.sym 16928 $abc$40840$n3926
.sym 16929 $abc$40840$n6739_1
.sym 16930 $abc$40840$n4710_1
.sym 16933 $abc$40840$n6741_1
.sym 16934 $abc$40840$n3932
.sym 16936 $abc$40840$n4726_1
.sym 16939 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 16942 $abc$40840$n4347
.sym 16943 $abc$40840$n233
.sym 16944 clk12_$glb_clk
.sym 16946 $abc$40840$n4691_1
.sym 16947 basesoc_ctrl_storage[16]
.sym 16948 VexRiscv._zz_151_[6]
.sym 16949 $abc$40840$n6037_1
.sym 16950 VexRiscv._zz_36_[17]
.sym 16951 VexRiscv._zz_151_[5]
.sym 16952 VexRiscv._zz_151_[9]
.sym 16953 VexRiscv._zz_151_[7]
.sym 16954 $abc$40840$n5704
.sym 16955 VexRiscv.decode_to_execute_RS2[18]
.sym 16958 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 16959 VexRiscv._zz_199_[18]
.sym 16960 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 16961 VexRiscv._zz_129_[5]
.sym 16962 VexRiscv.execute_LightShifterPlugin_isActive
.sym 16964 $abc$40840$n4873_1
.sym 16965 $abc$40840$n154
.sym 16966 basesoc_ctrl_reset_reset_r
.sym 16967 VexRiscv.decode_to_execute_RS2[19]
.sym 16968 VexRiscv._zz_151_[10]
.sym 16969 VexRiscv._zz_151_[11]
.sym 16970 $abc$40840$n4586_1
.sym 16971 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 16972 VexRiscv._zz_129_[5]
.sym 16973 VexRiscv._zz_151_[5]
.sym 16974 $abc$40840$n4175
.sym 16975 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 16976 $abc$40840$n4726_1
.sym 16977 $abc$40840$n3730_1
.sym 16978 VexRiscv._zz_151_[21]
.sym 16979 VexRiscv._zz_129_[6]
.sym 16980 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 16981 $abc$40840$n4408_1
.sym 16987 VexRiscv._zz_151_[18]
.sym 16988 VexRiscv.decode_to_execute_RS2[9]
.sym 16990 $abc$40840$n4070
.sym 16991 $abc$40840$n3926
.sym 16992 VexRiscv.decode_to_execute_RS2[18]
.sym 16993 $abc$40840$n4076
.sym 16994 VexRiscv._zz_129_[6]
.sym 16995 $abc$40840$n4075
.sym 16996 VexRiscv.decode_to_execute_RS2[11]
.sym 16997 $abc$40840$n4073
.sym 16998 $abc$40840$n233
.sym 16999 VexRiscv.decode_to_execute_RS2[12]
.sym 17000 $abc$40840$n4478_1
.sym 17001 $abc$40840$n4074
.sym 17002 $abc$40840$n4072
.sym 17003 VexRiscv.decode_to_execute_RS2[20]
.sym 17005 VexRiscv.decode_to_execute_RS2[19]
.sym 17006 VexRiscv.decode_to_execute_RS2[21]
.sym 17007 VexRiscv.decode_to_execute_RS2[10]
.sym 17009 VexRiscv._zz_129_[7]
.sym 17010 $abc$40840$n4476
.sym 17011 VexRiscv.decode_to_execute_RS2[13]
.sym 17012 VexRiscv._zz_49_[0]
.sym 17013 VexRiscv._zz_49_[1]
.sym 17015 $abc$40840$n4168
.sym 17016 VexRiscv._zz_36_[5]
.sym 17018 VexRiscv.decode_to_execute_RS2[8]
.sym 17020 VexRiscv.decode_to_execute_RS2[10]
.sym 17021 VexRiscv.decode_to_execute_RS2[12]
.sym 17022 VexRiscv.decode_to_execute_RS2[11]
.sym 17023 VexRiscv.decode_to_execute_RS2[13]
.sym 17026 VexRiscv._zz_49_[1]
.sym 17027 VexRiscv._zz_151_[18]
.sym 17028 $abc$40840$n4168
.sym 17029 VexRiscv._zz_49_[0]
.sym 17032 VexRiscv.decode_to_execute_RS2[20]
.sym 17033 VexRiscv.decode_to_execute_RS2[21]
.sym 17034 VexRiscv.decode_to_execute_RS2[19]
.sym 17035 VexRiscv.decode_to_execute_RS2[18]
.sym 17038 $abc$40840$n4070
.sym 17039 $abc$40840$n4076
.sym 17040 $abc$40840$n4075
.sym 17041 $abc$40840$n4072
.sym 17046 VexRiscv._zz_36_[5]
.sym 17051 $abc$40840$n3926
.sym 17052 $abc$40840$n4476
.sym 17053 $abc$40840$n4478_1
.sym 17056 VexRiscv._zz_129_[7]
.sym 17057 VexRiscv.decode_to_execute_RS2[9]
.sym 17058 VexRiscv.decode_to_execute_RS2[8]
.sym 17059 VexRiscv._zz_129_[6]
.sym 17062 $abc$40840$n4073
.sym 17064 $abc$40840$n4074
.sym 17066 $abc$40840$n233
.sym 17067 clk12_$glb_clk
.sym 17069 $abc$40840$n4185
.sym 17070 $abc$40840$n4177
.sym 17071 $abc$40840$n4181
.sym 17072 $abc$40840$n4693_1
.sym 17073 $abc$40840$n4172
.sym 17074 VexRiscv.DBusSimplePlugin_redoBranch_payload[7]
.sym 17075 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 17076 $abc$40840$n4173
.sym 17081 VexRiscv._zz_151_[18]
.sym 17082 VexRiscv._zz_199_[9]
.sym 17083 $abc$40840$n4939
.sym 17085 csrbankarray_csrbank2_dat0_w[6]
.sym 17086 VexRiscv._zz_151_[7]
.sym 17087 VexRiscv._zz_170_[0]
.sym 17088 $abc$40840$n4980
.sym 17090 VexRiscv._zz_170_[0]
.sym 17091 $abc$40840$n3926
.sym 17092 VexRiscv._zz_151_[6]
.sym 17093 VexRiscv._zz_151_[6]
.sym 17094 VexRiscv._zz_199_[7]
.sym 17095 $abc$40840$n4776_1
.sym 17096 $abc$40840$n4727_1
.sym 17097 VexRiscv._zz_47_[0]
.sym 17098 VexRiscv._zz_199_[20]
.sym 17099 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 17100 $abc$40840$n4345
.sym 17101 $abc$40840$n4688_1
.sym 17102 VexRiscv._zz_49_[1]
.sym 17103 $abc$40840$n4965_1
.sym 17104 VexRiscv.decode_to_execute_RS2[8]
.sym 17112 VexRiscv._zz_151_[6]
.sym 17113 $abc$40840$n4435_1
.sym 17114 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 17115 VexRiscv._zz_151_[5]
.sym 17117 VexRiscv.DBusSimplePlugin_redoBranch_payload[7]
.sym 17118 $abc$40840$n4361_1
.sym 17122 $abc$40840$n4480_1
.sym 17123 $abc$40840$n4520
.sym 17124 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 17125 VexRiscv._zz_129_[1]
.sym 17126 VexRiscv._zz_129_[0]
.sym 17128 VexRiscv._zz_151_[8]
.sym 17129 VexRiscv.execute_LightShifterPlugin_isActive
.sym 17130 $abc$40840$n4480_1
.sym 17131 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 17132 VexRiscv._zz_129_[5]
.sym 17133 VexRiscv._zz_129_[4]
.sym 17134 VexRiscv._zz_129_[2]
.sym 17136 $abc$40840$n4071
.sym 17137 $abc$40840$n8284
.sym 17139 VexRiscv._zz_129_[3]
.sym 17144 VexRiscv._zz_151_[5]
.sym 17145 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 17146 VexRiscv.execute_LightShifterPlugin_isActive
.sym 17149 $abc$40840$n4361_1
.sym 17151 $abc$40840$n4435_1
.sym 17152 $abc$40840$n4480_1
.sym 17155 VexRiscv._zz_129_[5]
.sym 17156 VexRiscv._zz_129_[2]
.sym 17157 VexRiscv._zz_129_[3]
.sym 17158 VexRiscv._zz_129_[4]
.sym 17162 VexRiscv._zz_129_[0]
.sym 17163 $abc$40840$n4071
.sym 17164 VexRiscv._zz_129_[1]
.sym 17168 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 17169 VexRiscv._zz_151_[6]
.sym 17170 VexRiscv.execute_LightShifterPlugin_isActive
.sym 17173 VexRiscv.execute_LightShifterPlugin_isActive
.sym 17174 VexRiscv._zz_151_[8]
.sym 17175 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 17180 $abc$40840$n4361_1
.sym 17181 $abc$40840$n4520
.sym 17182 $abc$40840$n4480_1
.sym 17185 VexRiscv.DBusSimplePlugin_redoBranch_payload[7]
.sym 17189 $abc$40840$n8284
.sym 17190 clk12_$glb_clk
.sym 17192 $abc$40840$n4109
.sym 17193 VexRiscv.CsrPlugin_mtvec_base[10]
.sym 17194 $abc$40840$n4105
.sym 17195 $abc$40840$n4098
.sym 17196 $abc$40840$n4101
.sym 17197 VexRiscv.CsrPlugin_mtvec_base[22]
.sym 17198 VexRiscv.CsrPlugin_mtvec_base[18]
.sym 17199 $abc$40840$n4694_1
.sym 17201 $abc$40840$n5013
.sym 17202 $abc$40840$n5013
.sym 17205 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 17206 $abc$40840$n4520
.sym 17207 VexRiscv._zz_41_[7]
.sym 17208 $abc$40840$n4089
.sym 17209 $abc$40840$n4435_1
.sym 17210 VexRiscv._zz_151_[29]
.sym 17211 VexRiscv._zz_41_[17]
.sym 17212 $abc$40840$n4148
.sym 17213 VexRiscv._zz_129_[1]
.sym 17214 $abc$40840$n4459_1
.sym 17215 $abc$40840$n4183
.sym 17216 VexRiscv._zz_49_[1]
.sym 17217 VexRiscv._zz_199_[28]
.sym 17218 $abc$40840$n4347
.sym 17219 $abc$40840$n4476
.sym 17220 VexRiscv._zz_199_[6]
.sym 17221 VexRiscv._zz_151_[17]
.sym 17224 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 17225 VexRiscv._zz_129_[3]
.sym 17226 $abc$40840$n4345
.sym 17227 VexRiscv.CsrPlugin_mtvec_base[10]
.sym 17239 VexRiscv.execute_LightShifterPlugin_isActive
.sym 17240 $abc$40840$n4476
.sym 17241 VexRiscv._zz_151_[12]
.sym 17242 $abc$40840$n5361_1
.sym 17243 VexRiscv._zz_151_[5]
.sym 17245 $abc$40840$n5337_1
.sym 17246 VexRiscv._zz_47_[1]
.sym 17247 VexRiscv._zz_151_[18]
.sym 17251 VexRiscv._zz_170_[0]
.sym 17252 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 17256 $abc$40840$n4727_1
.sym 17257 VexRiscv._zz_47_[0]
.sym 17258 $abc$40840$n4361_1
.sym 17259 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 17260 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 17262 VexRiscv._zz_170_[1]
.sym 17263 $abc$40840$n4599_1
.sym 17264 $abc$40840$n4695_1
.sym 17267 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 17268 VexRiscv.execute_LightShifterPlugin_isActive
.sym 17269 VexRiscv._zz_151_[12]
.sym 17272 VexRiscv._zz_47_[0]
.sym 17275 VexRiscv._zz_47_[1]
.sym 17278 VexRiscv._zz_170_[1]
.sym 17279 VexRiscv._zz_151_[12]
.sym 17280 VexRiscv._zz_170_[0]
.sym 17281 $abc$40840$n4599_1
.sym 17285 $abc$40840$n4361_1
.sym 17286 $abc$40840$n4727_1
.sym 17287 $abc$40840$n4695_1
.sym 17291 $abc$40840$n5337_1
.sym 17292 $abc$40840$n5361_1
.sym 17293 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 17297 VexRiscv._zz_47_[1]
.sym 17298 VexRiscv._zz_47_[0]
.sym 17302 VexRiscv._zz_170_[1]
.sym 17303 $abc$40840$n4476
.sym 17304 VexRiscv._zz_170_[0]
.sym 17305 VexRiscv._zz_151_[5]
.sym 17309 VexRiscv.execute_LightShifterPlugin_isActive
.sym 17310 VexRiscv._zz_151_[18]
.sym 17311 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 17313 clk12_$glb_clk
.sym 17315 $abc$40840$n4744_1
.sym 17316 VexRiscv.CsrPlugin_mtval[19]
.sym 17317 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 17318 $abc$40840$n4477_1
.sym 17319 VexRiscv.CsrPlugin_mtval[20]
.sym 17320 $abc$40840$n4653
.sym 17321 $abc$40840$n4626_1
.sym 17322 VexRiscv.CsrPlugin_mtval[13]
.sym 17324 VexRiscv.CsrPlugin_mtvec_base[22]
.sym 17325 $abc$40840$n4502_1
.sym 17327 VexRiscv.decode_to_execute_RS2[13]
.sym 17329 $abc$40840$n4347
.sym 17330 $PACKER_VCC_NET
.sym 17331 $abc$40840$n4345
.sym 17332 $abc$40840$n4175
.sym 17333 VexRiscv._zz_151_[19]
.sym 17335 VexRiscv._zz_41_[12]
.sym 17336 $abc$40840$n2653
.sym 17338 $abc$40840$n3935
.sym 17339 VexRiscv._zz_192_
.sym 17340 VexRiscv._zz_286_[6]
.sym 17341 VexRiscv._zz_151_[7]
.sym 17342 $abc$40840$n4466_1
.sym 17343 VexRiscv._zz_192_
.sym 17344 $abc$40840$n4361_1
.sym 17345 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 17346 VexRiscv._zz_151_[8]
.sym 17347 VexRiscv._zz_190_
.sym 17348 VexRiscv._zz_170_[1]
.sym 17349 $abc$40840$n2252
.sym 17350 sys_rst
.sym 17357 VexRiscv._zz_192_
.sym 17358 $abc$40840$n4466_1
.sym 17359 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 17360 $abc$40840$n235
.sym 17361 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 17363 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 17365 $abc$40840$n5433_1
.sym 17367 $abc$40840$n2642
.sym 17368 $abc$40840$n5458_1
.sym 17369 VexRiscv._zz_192_
.sym 17371 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 17372 $abc$40840$n5437_1
.sym 17373 VexRiscv._zz_190_
.sym 17374 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 17375 $abc$40840$n4477_1
.sym 17376 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 17377 $abc$40840$n5434_1
.sym 17378 VexRiscv.CsrPlugin_mtval[5]
.sym 17379 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 17380 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 17381 $abc$40840$n5436_1
.sym 17383 $abc$40840$n5457_1
.sym 17389 VexRiscv._zz_192_
.sym 17390 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 17391 $abc$40840$n235
.sym 17392 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 17395 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 17396 $abc$40840$n235
.sym 17397 VexRiscv._zz_190_
.sym 17398 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 17401 $abc$40840$n5436_1
.sym 17403 $abc$40840$n5437_1
.sym 17407 VexRiscv._zz_190_
.sym 17408 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 17409 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 17410 $abc$40840$n235
.sym 17415 $abc$40840$n5457_1
.sym 17416 $abc$40840$n5458_1
.sym 17419 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 17420 $abc$40840$n235
.sym 17421 VexRiscv._zz_192_
.sym 17422 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 17427 $abc$40840$n5433_1
.sym 17428 $abc$40840$n5434_1
.sym 17431 $abc$40840$n4477_1
.sym 17432 $abc$40840$n4466_1
.sym 17434 VexRiscv.CsrPlugin_mtval[5]
.sym 17435 $abc$40840$n2642
.sym 17436 clk12_$glb_clk
.sym 17438 $abc$40840$n231
.sym 17439 count[1]
.sym 17440 VexRiscv.execute_BranchPlugin_branch_src1[7]
.sym 17441 $abc$40840$n4627_1
.sym 17442 $abc$40840$n4745_1
.sym 17443 VexRiscv.execute_BranchPlugin_branch_src1[12]
.sym 17444 $abc$40840$n3616
.sym 17445 $abc$40840$n3618
.sym 17446 VexRiscv._zz_200_[5]
.sym 17447 $abc$40840$n4653
.sym 17448 VexRiscv._zz_200_[18]
.sym 17450 VexRiscv._zz_129_[2]
.sym 17451 $abc$40840$n3932
.sym 17452 $abc$40840$n2572
.sym 17453 VexRiscv.execute_LightShifterPlugin_isActive
.sym 17455 $abc$40840$n8284
.sym 17456 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 17457 $abc$40840$n4744_1
.sym 17458 VexRiscv.decode_to_execute_RS2[21]
.sym 17460 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]
.sym 17461 $abc$40840$n3932
.sym 17462 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 17463 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 17464 $abc$40840$n3920
.sym 17465 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 17466 VexRiscv._zz_152_
.sym 17467 $abc$40840$n4464
.sym 17468 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 17469 VexRiscv.CsrPlugin_hadException
.sym 17470 $abc$40840$n4212
.sym 17471 VexRiscv.CsrPlugin_mepc[5]
.sym 17472 VexRiscv._zz_236_[1]
.sym 17473 VexRiscv._zz_47_[1]
.sym 17480 VexRiscv._zz_170_[0]
.sym 17481 $abc$40840$n6719_1
.sym 17482 $abc$40840$n4187
.sym 17483 $abc$40840$n235
.sym 17485 VexRiscv._zz_151_[18]
.sym 17487 $abc$40840$n4712_1
.sym 17488 VexRiscv.lastStagePc[21]
.sym 17489 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 17491 VexRiscv.CsrPlugin_mepc[21]
.sym 17492 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 17494 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 17497 VexRiscv._zz_47_[1]
.sym 17498 VexRiscv._zz_47_[0]
.sym 17499 VexRiscv._zz_49_[0]
.sym 17500 VexRiscv._zz_49_[1]
.sym 17501 VexRiscv._zz_151_[7]
.sym 17502 $abc$40840$n2653
.sym 17503 VexRiscv._zz_192_
.sym 17505 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 17506 $abc$40840$n2572
.sym 17507 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 17508 VexRiscv._zz_170_[1]
.sym 17509 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 17512 VexRiscv.lastStagePc[21]
.sym 17513 $abc$40840$n2653
.sym 17515 VexRiscv.CsrPlugin_mepc[21]
.sym 17519 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 17524 VexRiscv._zz_151_[7]
.sym 17525 VexRiscv._zz_49_[1]
.sym 17526 VexRiscv._zz_49_[0]
.sym 17527 $abc$40840$n4187
.sym 17530 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 17536 $abc$40840$n235
.sym 17537 VexRiscv._zz_192_
.sym 17538 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 17539 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 17544 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 17548 VexRiscv._zz_151_[18]
.sym 17549 VexRiscv._zz_170_[0]
.sym 17550 VexRiscv._zz_170_[1]
.sym 17551 $abc$40840$n4712_1
.sym 17554 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 17555 VexRiscv._zz_47_[1]
.sym 17556 VexRiscv._zz_47_[0]
.sym 17557 $abc$40840$n6719_1
.sym 17558 $abc$40840$n2572
.sym 17559 clk12_$glb_clk
.sym 17560 VexRiscv.reset_$glb_sr
.sym 17561 $abc$40840$n3622
.sym 17562 count[12]
.sym 17563 count[11]
.sym 17564 count[7]
.sym 17565 count[13]
.sym 17566 $abc$40840$n3621
.sym 17567 $abc$40840$n3617
.sym 17568 count[10]
.sym 17569 VexRiscv.decode_to_execute_RS2[25]
.sym 17570 sys_rst
.sym 17571 sys_rst
.sym 17573 user_btn0
.sym 17574 VexRiscv._zz_286_[5]
.sym 17575 $abc$40840$n3619
.sym 17576 $abc$40840$n5433_1
.sym 17577 $abc$40840$n4347
.sym 17578 $abc$40840$n4187
.sym 17579 $abc$40840$n2471
.sym 17581 VexRiscv._zz_151_[18]
.sym 17582 VexRiscv._zz_41_[7]
.sym 17583 $abc$40840$n3615
.sym 17584 VexRiscv._zz_170_[0]
.sym 17585 VexRiscv._zz_151_[6]
.sym 17586 VexRiscv._zz_49_[1]
.sym 17587 $abc$40840$n4776_1
.sym 17588 $abc$40840$n4965_1
.sym 17589 $abc$40840$n4581_1
.sym 17590 VexRiscv._zz_199_[7]
.sym 17591 $abc$40840$n2545
.sym 17592 $abc$40840$n4715_1
.sym 17593 $abc$40840$n4688_1
.sym 17594 $abc$40840$n4628_1
.sym 17595 $abc$40840$n5067_1
.sym 17596 VexRiscv._zz_337_
.sym 17602 $abc$40840$n190
.sym 17603 $abc$40840$n3610
.sym 17604 $abc$40840$n2653
.sym 17607 VexRiscv._zz_151_[21]
.sym 17609 $abc$40840$n6825_1
.sym 17613 $PACKER_VCC_NET
.sym 17614 $abc$40840$n6671
.sym 17615 VexRiscv._zz_170_[0]
.sym 17616 VexRiscv._zz_151_[26]
.sym 17617 $abc$40840$n3611
.sym 17618 VexRiscv._zz_170_[1]
.sym 17619 $abc$40840$n3932
.sym 17620 sys_rst
.sym 17621 VexRiscv._zz_170_[1]
.sym 17622 $abc$40840$n4519_1
.sym 17624 VexRiscv.lastStagePc[20]
.sym 17625 $abc$40840$n4841
.sym 17627 $abc$40840$n4760_1
.sym 17630 count[0]
.sym 17632 VexRiscv.CsrPlugin_mepc[20]
.sym 17636 $abc$40840$n3610
.sym 17638 $abc$40840$n6671
.sym 17642 $abc$40840$n3611
.sym 17644 sys_rst
.sym 17647 $abc$40840$n190
.sym 17653 $abc$40840$n3932
.sym 17654 $abc$40840$n4519_1
.sym 17655 $abc$40840$n6825_1
.sym 17659 VexRiscv._zz_170_[0]
.sym 17660 VexRiscv._zz_151_[21]
.sym 17661 $abc$40840$n4760_1
.sym 17662 VexRiscv._zz_170_[1]
.sym 17665 VexRiscv._zz_151_[26]
.sym 17666 VexRiscv._zz_170_[1]
.sym 17667 $abc$40840$n4841
.sym 17668 VexRiscv._zz_170_[0]
.sym 17671 VexRiscv.lastStagePc[20]
.sym 17672 VexRiscv.CsrPlugin_mepc[20]
.sym 17673 $abc$40840$n2653
.sym 17677 count[0]
.sym 17679 $abc$40840$n3610
.sym 17681 $PACKER_VCC_NET
.sym 17682 clk12_$glb_clk
.sym 17684 count[14]
.sym 17685 $abc$40840$n198
.sym 17686 $abc$40840$n200
.sym 17687 $abc$40840$n196
.sym 17688 $abc$40840$n194
.sym 17689 $abc$40840$n202
.sym 17690 $abc$40840$n192
.sym 17691 $abc$40840$n5142
.sym 17693 VexRiscv.CsrPlugin_hadException
.sym 17694 VexRiscv.CsrPlugin_hadException
.sym 17696 VexRiscv.CsrPlugin_hadException
.sym 17702 $abc$40840$n6671
.sym 17704 $abc$40840$n2471
.sym 17705 $abc$40840$n4347
.sym 17706 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 17708 VexRiscv._zz_199_[19]
.sym 17709 VexRiscv._zz_151_[17]
.sym 17710 VexRiscv.lastStagePc[20]
.sym 17711 $abc$40840$n4939
.sym 17712 VexRiscv._zz_49_[1]
.sym 17713 VexRiscv.DBusSimplePlugin_redoBranch_payload[27]
.sym 17717 VexRiscv.CsrPlugin_mepc[7]
.sym 17719 VexRiscv.CsrPlugin_mtvec_base[10]
.sym 17726 $abc$40840$n4505_1
.sym 17727 $abc$40840$n4939
.sym 17728 $abc$40840$n6721_1
.sym 17730 VexRiscv._zz_36_[7]
.sym 17734 $abc$40840$n4521_1
.sym 17735 VexRiscv._zz_36_[19]
.sym 17738 $abc$40840$n6742_1
.sym 17742 $abc$40840$n4721_1
.sym 17743 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 17746 $abc$40840$n4379_1
.sym 17747 $abc$40840$n192
.sym 17748 $abc$40840$n4965_1
.sym 17751 $abc$40840$n3926
.sym 17752 $abc$40840$n4715_1
.sym 17754 $abc$40840$n4379_1
.sym 17755 $abc$40840$n5013
.sym 17758 $abc$40840$n4939
.sym 17759 $abc$40840$n4965_1
.sym 17761 VexRiscv._zz_36_[7]
.sym 17764 VexRiscv._zz_36_[7]
.sym 17766 $abc$40840$n4505_1
.sym 17767 $abc$40840$n4379_1
.sym 17771 $abc$40840$n4721_1
.sym 17772 $abc$40840$n6742_1
.sym 17773 $abc$40840$n3926
.sym 17776 $abc$40840$n4379_1
.sym 17777 $abc$40840$n4715_1
.sym 17778 VexRiscv._zz_36_[19]
.sym 17782 $abc$40840$n4939
.sym 17783 $abc$40840$n5013
.sym 17785 VexRiscv._zz_36_[19]
.sym 17788 $abc$40840$n6721_1
.sym 17790 $abc$40840$n3926
.sym 17791 $abc$40840$n4521_1
.sym 17796 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 17803 $abc$40840$n192
.sym 17804 $abc$40840$n2592_$glb_ce
.sym 17805 clk12_$glb_clk
.sym 17807 count[16]
.sym 17808 VexRiscv._zz_286_[9]
.sym 17809 count[18]
.sym 17810 count[19]
.sym 17811 VexRiscv._zz_41_[22]
.sym 17812 VexRiscv._zz_286_[7]
.sym 17813 VexRiscv._zz_286_[6]
.sym 17814 count[17]
.sym 17820 $abc$40840$n4505_1
.sym 17823 VexRiscv._zz_129_[7]
.sym 17824 $abc$40840$n5142
.sym 17827 VexRiscv._zz_41_[18]
.sym 17828 sys_rst
.sym 17830 $abc$40840$n4521_1
.sym 17834 $abc$40840$n4466_1
.sym 17836 VexRiscv._zz_286_[6]
.sym 17837 $abc$40840$n2252
.sym 17838 VexRiscv._zz_151_[8]
.sym 17839 VexRiscv._zz_190_
.sym 17840 VexRiscv._zz_49_[1]
.sym 17841 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 17842 sys_rst
.sym 17849 VexRiscv.CsrPlugin_mtval[17]
.sym 17850 VexRiscv.CsrPlugin_mepc[17]
.sym 17856 $abc$40840$n5070_1
.sym 17858 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 17859 VexRiscv._zz_170_[0]
.sym 17861 VexRiscv._zz_170_[1]
.sym 17862 VexRiscv.CsrPlugin_mepc[18]
.sym 17863 VexRiscv.lastStagePc[18]
.sym 17867 $abc$40840$n5067_1
.sym 17868 $abc$40840$n4689_1
.sym 17869 VexRiscv._zz_151_[17]
.sym 17870 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 17871 $abc$40840$n2653
.sym 17874 $abc$40840$n4466_1
.sym 17875 VexRiscv.lastStagePc[17]
.sym 17876 $abc$40840$n4688_1
.sym 17877 VexRiscv.CsrPlugin_mepc[12]
.sym 17879 VexRiscv.CsrPlugin_mtvec_base[10]
.sym 17887 $abc$40840$n5070_1
.sym 17888 VexRiscv.CsrPlugin_mepc[12]
.sym 17889 $abc$40840$n5067_1
.sym 17890 VexRiscv.CsrPlugin_mtvec_base[10]
.sym 17893 VexRiscv.lastStagePc[18]
.sym 17894 $abc$40840$n2653
.sym 17896 VexRiscv.CsrPlugin_mepc[18]
.sym 17899 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 17906 VexRiscv.CsrPlugin_mtval[17]
.sym 17907 $abc$40840$n4689_1
.sym 17908 $abc$40840$n4466_1
.sym 17911 $abc$40840$n2653
.sym 17912 VexRiscv.CsrPlugin_mepc[17]
.sym 17914 VexRiscv.lastStagePc[17]
.sym 17917 VexRiscv._zz_170_[1]
.sym 17918 $abc$40840$n4688_1
.sym 17919 VexRiscv._zz_170_[0]
.sym 17920 VexRiscv._zz_151_[17]
.sym 17926 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 17927 $abc$40840$n2592_$glb_ce
.sym 17928 clk12_$glb_clk
.sym 17930 $abc$40840$n4352_1
.sym 17931 $abc$40840$n3658_1
.sym 17932 $abc$40840$n4523
.sym 17933 $abc$40840$n4776_1
.sym 17934 $abc$40840$n3923
.sym 17935 $abc$40840$n96
.sym 17936 $abc$40840$n3929
.sym 17937 $abc$40840$n3924
.sym 17943 $abc$40840$n2572
.sym 17944 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 17946 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 17949 VexRiscv._zz_129_[0]
.sym 17950 VexRiscv._zz_41_[19]
.sym 17951 VexRiscv.CsrPlugin_mtval[9]
.sym 17954 $abc$40840$n4464
.sym 17955 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]
.sym 17956 $abc$40840$n3920
.sym 17957 $abc$40840$n2656
.sym 17958 VexRiscv._zz_41_[22]
.sym 17959 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 17960 $abc$40840$n4466_1
.sym 17961 $PACKER_VCC_NET
.sym 17962 $abc$40840$n4212
.sym 17963 VexRiscv._zz_152_
.sym 17964 VexRiscv._zz_236_[1]
.sym 17971 VexRiscv.CsrPlugin_mepc[18]
.sym 17973 VexRiscv.CsrPlugin_mepc[26]
.sym 17974 VexRiscv.CsrPlugin_mtvec_base[26]
.sym 17975 VexRiscv.CsrPlugin_mtval[18]
.sym 17976 VexRiscv.CsrPlugin_mtvec_base[24]
.sym 17977 $abc$40840$n4842
.sym 17979 VexRiscv.CsrPlugin_mtval[26]
.sym 17981 VexRiscv.CsrPlugin_mepc[26]
.sym 17983 VexRiscv.DBusSimplePlugin_redoBranch_payload[27]
.sym 17984 VexRiscv.DBusSimplePlugin_redoBranch_payload[20]
.sym 17988 $abc$40840$n4466_1
.sym 17989 VexRiscv.CsrPlugin_mepc[28]
.sym 17993 VexRiscv._zz_200_[18]
.sym 17994 $abc$40840$n3920
.sym 17995 $abc$40840$n5067_1
.sym 17996 VexRiscv._zz_200_[26]
.sym 17997 $abc$40840$n4713_1
.sym 17998 $abc$40840$n8284
.sym 18000 $abc$40840$n5070_1
.sym 18001 $abc$40840$n4464
.sym 18002 $abc$40840$n3920
.sym 18005 VexRiscv.CsrPlugin_mtval[26]
.sym 18006 $abc$40840$n4842
.sym 18007 $abc$40840$n4466_1
.sym 18013 VexRiscv.DBusSimplePlugin_redoBranch_payload[20]
.sym 18016 VexRiscv.CsrPlugin_mepc[18]
.sym 18017 $abc$40840$n3920
.sym 18018 VexRiscv._zz_200_[18]
.sym 18019 $abc$40840$n4464
.sym 18022 VexRiscv.CsrPlugin_mtvec_base[26]
.sym 18023 $abc$40840$n5070_1
.sym 18024 $abc$40840$n5067_1
.sym 18025 VexRiscv.CsrPlugin_mepc[28]
.sym 18028 VexRiscv.CsrPlugin_mtval[18]
.sym 18029 $abc$40840$n4466_1
.sym 18031 $abc$40840$n4713_1
.sym 18036 VexRiscv.DBusSimplePlugin_redoBranch_payload[27]
.sym 18040 VexRiscv._zz_200_[26]
.sym 18041 VexRiscv.CsrPlugin_mepc[26]
.sym 18042 $abc$40840$n3920
.sym 18043 $abc$40840$n4464
.sym 18046 VexRiscv.CsrPlugin_mtvec_base[24]
.sym 18047 VexRiscv.CsrPlugin_mepc[26]
.sym 18048 $abc$40840$n5067_1
.sym 18049 $abc$40840$n5070_1
.sym 18050 $abc$40840$n8284
.sym 18051 clk12_$glb_clk
.sym 18053 $abc$40840$n4465_1
.sym 18054 $abc$40840$n4466_1
.sym 18055 $abc$40840$n4048_1
.sym 18056 $abc$40840$n3928
.sym 18057 $abc$40840$n297
.sym 18058 VexRiscv.CsrPlugin_mie_MEIE
.sym 18059 $abc$40840$n4464
.sym 18060 $abc$40840$n3920
.sym 18062 $abc$40840$n5110
.sym 18065 $abc$40840$n2258
.sym 18066 VexRiscv._zz_286_[5]
.sym 18068 VexRiscv._zz_334_
.sym 18069 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 18072 VexRiscv.CsrPlugin_mepc[22]
.sym 18073 $abc$40840$n5174_1
.sym 18074 VexRiscv._zz_286_[3]
.sym 18075 VexRiscv.CsrPlugin_mepc[18]
.sym 18076 $abc$40840$n4523
.sym 18077 VexRiscv._zz_337_
.sym 18079 $abc$40840$n4776_1
.sym 18080 VexRiscv._zz_286_[0]
.sym 18081 $abc$40840$n5067_1
.sym 18082 VexRiscv._zz_151_[6]
.sym 18084 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]
.sym 18085 $abc$40840$n4581_1
.sym 18086 $abc$40840$n4628_1
.sym 18087 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 18088 $abc$40840$n4466_1
.sym 18096 VexRiscv.CsrPlugin_mepc[17]
.sym 18100 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]
.sym 18101 VexRiscv._zz_200_[8]
.sym 18103 VexRiscv.CsrPlugin_mepc[8]
.sym 18104 VexRiscv.CsrPlugin_mtval[8]
.sym 18105 VexRiscv._zz_200_[17]
.sym 18108 VexRiscv._zz_151_[8]
.sym 18109 $abc$40840$n4534_1
.sym 18111 $abc$40840$n4466_1
.sym 18112 VexRiscv.CsrPlugin_hadException
.sym 18113 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]
.sym 18114 VexRiscv._zz_170_[0]
.sym 18115 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]
.sym 18116 $abc$40840$n4535
.sym 18117 $abc$40840$n3920
.sym 18122 VexRiscv._zz_170_[1]
.sym 18123 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]
.sym 18124 $abc$40840$n4464
.sym 18125 $abc$40840$n3920
.sym 18127 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]
.sym 18133 VexRiscv._zz_170_[1]
.sym 18134 $abc$40840$n4534_1
.sym 18135 VexRiscv._zz_151_[8]
.sym 18136 VexRiscv._zz_170_[0]
.sym 18139 VexRiscv._zz_200_[17]
.sym 18140 $abc$40840$n3920
.sym 18141 VexRiscv.CsrPlugin_mepc[17]
.sym 18142 $abc$40840$n4464
.sym 18147 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]
.sym 18151 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]
.sym 18157 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]
.sym 18163 $abc$40840$n3920
.sym 18164 VexRiscv._zz_200_[8]
.sym 18165 VexRiscv.CsrPlugin_mepc[8]
.sym 18166 $abc$40840$n4464
.sym 18169 VexRiscv.CsrPlugin_mtval[8]
.sym 18170 $abc$40840$n4535
.sym 18171 $abc$40840$n4466_1
.sym 18173 VexRiscv.CsrPlugin_hadException
.sym 18174 clk12_$glb_clk
.sym 18176 basesoc_uart_phy_tx_reg[1]
.sym 18177 $abc$40840$n2656
.sym 18178 $abc$40840$n4581_1
.sym 18179 $abc$40840$n4809_1
.sym 18180 basesoc_uart_phy_tx_reg[0]
.sym 18181 VexRiscv._zz_188_
.sym 18182 $abc$40840$n4582_1
.sym 18183 basesoc_uart_phy_tx_reg[2]
.sym 18184 $abc$40840$n4891_1
.sym 18185 VexRiscv.CsrPlugin_mepc[8]
.sym 18188 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 18190 VexRiscv.CsrPlugin_mtval[8]
.sym 18192 VexRiscv.CsrPlugin_mepc[17]
.sym 18193 $abc$40840$n3920
.sym 18195 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 18196 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 18197 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 18203 VexRiscv._zz_188_
.sym 18205 VexRiscv.CsrPlugin_mepc[7]
.sym 18208 $abc$40840$n4464
.sym 18209 VexRiscv._zz_200_[24]
.sym 18210 $abc$40840$n3920
.sym 18211 $abc$40840$n2656
.sym 18218 $abc$40840$n4466_1
.sym 18219 $abc$40840$n2572
.sym 18221 VexRiscv.CsrPlugin_mtval[9]
.sym 18223 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 18224 $abc$40840$n3920
.sym 18226 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 18231 $abc$40840$n4464
.sym 18233 VexRiscv.CsrPlugin_mepc[9]
.sym 18234 $abc$40840$n4552_1
.sym 18237 VexRiscv._zz_337_
.sym 18239 VexRiscv._zz_200_[9]
.sym 18256 $abc$40840$n4464
.sym 18257 VexRiscv.CsrPlugin_mepc[9]
.sym 18258 $abc$40840$n3920
.sym 18259 VexRiscv._zz_200_[9]
.sym 18269 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 18275 $abc$40840$n4466_1
.sym 18276 VexRiscv.CsrPlugin_mtval[9]
.sym 18277 $abc$40840$n4552_1
.sym 18281 VexRiscv._zz_337_
.sym 18288 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 18296 $abc$40840$n2572
.sym 18297 clk12_$glb_clk
.sym 18298 VexRiscv.reset_$glb_sr
.sym 18299 $abc$40840$n4629_1
.sym 18300 $abc$40840$n4907_1
.sym 18301 $abc$40840$n4906
.sym 18302 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]
.sym 18303 $abc$40840$n4628_1
.sym 18304 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]
.sym 18305 $abc$40840$n5478_1
.sym 18306 $abc$40840$n5397_1
.sym 18308 $abc$40840$n4721_1
.sym 18311 $PACKER_VCC_NET
.sym 18312 basesoc_vexriscv_ibus_adr[14]
.sym 18313 $abc$40840$n2572
.sym 18314 basesoc_uart_phy_sink_payload_data[0]
.sym 18315 VexRiscv.lastStagePc[27]
.sym 18316 $abc$40840$n5439_1
.sym 18318 $PACKER_VCC_NET
.sym 18320 $abc$40840$n2656
.sym 18321 $abc$40840$n5466_1
.sym 18324 csrbankarray_csrbank2_addr0_w[1]
.sym 18326 VexRiscv.lastStagePc[30]
.sym 18327 VexRiscv._zz_190_
.sym 18329 sys_rst
.sym 18333 $abc$40840$n5322_1
.sym 18341 $abc$40840$n4503
.sym 18343 $abc$40840$n4502_1
.sym 18344 VexRiscv._zz_170_[0]
.sym 18346 VexRiscv._zz_170_[1]
.sym 18348 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 18349 VexRiscv.CsrPlugin_mtval[6]
.sym 18351 $abc$40840$n2572
.sym 18352 VexRiscv._zz_151_[6]
.sym 18353 VexRiscv.CsrPlugin_mepc[6]
.sym 18358 $abc$40840$n4466_1
.sym 18368 $abc$40840$n4464
.sym 18369 VexRiscv._zz_200_[6]
.sym 18370 $abc$40840$n3920
.sym 18373 VexRiscv._zz_170_[1]
.sym 18374 $abc$40840$n4502_1
.sym 18375 VexRiscv._zz_170_[0]
.sym 18376 VexRiscv._zz_151_[6]
.sym 18379 $abc$40840$n4464
.sym 18380 VexRiscv._zz_200_[6]
.sym 18381 $abc$40840$n3920
.sym 18382 VexRiscv.CsrPlugin_mepc[6]
.sym 18392 $abc$40840$n4466_1
.sym 18393 $abc$40840$n4503
.sym 18394 VexRiscv.CsrPlugin_mtval[6]
.sym 18405 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 18419 $abc$40840$n2572
.sym 18420 clk12_$glb_clk
.sym 18421 VexRiscv.reset_$glb_sr
.sym 18422 VexRiscv._zz_200_[13]
.sym 18423 VexRiscv._zz_200_[1]
.sym 18424 VexRiscv._zz_200_[30]
.sym 18425 $abc$40840$n5322_1
.sym 18426 VexRiscv._zz_200_[24]
.sym 18427 VexRiscv._zz_200_[7]
.sym 18428 $abc$40840$n4524_1
.sym 18436 $abc$40840$n5337_1
.sym 18437 $abc$40840$n5479
.sym 18439 $abc$40840$n2572
.sym 18440 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 18442 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 18443 $abc$40840$n5070_1
.sym 18444 VexRiscv.lastStagePc[13]
.sym 18445 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 18448 $PACKER_VCC_NET
.sym 18453 por_rst
.sym 18463 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]
.sym 18474 sys_rst
.sym 18476 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]
.sym 18477 por_rst
.sym 18481 VexRiscv.CsrPlugin_hadException
.sym 18496 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]
.sym 18503 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]
.sym 18508 sys_rst
.sym 18511 por_rst
.sym 18542 VexRiscv.CsrPlugin_hadException
.sym 18543 clk12_$glb_clk
.sym 18545 csrbankarray_csrbank2_addr0_w[1]
.sym 18557 VexRiscv.CsrPlugin_mepc[6]
.sym 18558 $abc$40840$n4524_1
.sym 18560 $abc$40840$n5322_1
.sym 18561 $abc$40840$n3926
.sym 18563 $abc$40840$n2548
.sym 18564 VexRiscv._zz_334_
.sym 18565 VexRiscv.CsrPlugin_mepc[1]
.sym 18566 VexRiscv._zz_200_[1]
.sym 18588 $abc$40840$n2548
.sym 18590 $abc$40840$n212
.sym 18593 $abc$40840$n7257
.sym 18596 $abc$40840$n7252
.sym 18598 $abc$40840$n7254
.sym 18599 $abc$40840$n3575
.sym 18604 $abc$40840$n3576_1
.sym 18606 $abc$40840$n218
.sym 18609 $abc$40840$n214
.sym 18613 por_rst
.sym 18614 $abc$40840$n3577
.sym 18616 $abc$40840$n216
.sym 18619 $abc$40840$n212
.sym 18627 $abc$40840$n214
.sym 18631 $abc$40840$n212
.sym 18632 $abc$40840$n214
.sym 18633 $abc$40840$n218
.sym 18634 $abc$40840$n216
.sym 18637 $abc$40840$n3577
.sym 18638 $abc$40840$n3575
.sym 18640 $abc$40840$n3576_1
.sym 18643 por_rst
.sym 18644 $abc$40840$n7252
.sym 18649 $abc$40840$n216
.sym 18655 por_rst
.sym 18656 $abc$40840$n7254
.sym 18662 por_rst
.sym 18663 $abc$40840$n7257
.sym 18665 $abc$40840$n2548
.sym 18666 clk12_$glb_clk
.sym 18688 sys_rst
.sym 18711 $abc$40840$n7260
.sym 18716 $abc$40840$n222
.sym 18718 $abc$40840$n7259
.sym 18722 $abc$40840$n224
.sym 18723 por_rst
.sym 18727 $abc$40840$n2548
.sym 18731 $abc$40840$n7256
.sym 18735 $abc$40840$n220
.sym 18736 $abc$40840$n226
.sym 18745 $abc$40840$n222
.sym 18751 $abc$40840$n226
.sym 18754 $abc$40840$n7256
.sym 18755 por_rst
.sym 18760 por_rst
.sym 18763 $abc$40840$n7260
.sym 18767 $abc$40840$n220
.sym 18772 $abc$40840$n222
.sym 18773 $abc$40840$n226
.sym 18774 $abc$40840$n220
.sym 18775 $abc$40840$n224
.sym 18785 $abc$40840$n7259
.sym 18786 por_rst
.sym 18788 $abc$40840$n2548
.sym 18789 clk12_$glb_clk
.sym 18803 $PACKER_VCC_NET
.sym 18894 eventmanager_pending_w[0]
.sym 18896 $abc$40840$n2464
.sym 18898 $abc$40840$n2465
.sym 18938 array_muxed1[31]
.sym 18943 $abc$40840$n5880_1
.sym 18957 eventmanager_status_w[0]
.sym 18972 array_muxed1[31]
.sym 18974 $abc$40840$n5880_1
.sym 18979 array_muxed1[31]
.sym 18981 $abc$40840$n5880_1
.sym 18984 eventmanager_status_w[0]
.sym 19013 clk12_$glb_clk
.sym 19014 sys_rst_$glb_sr
.sym 19024 basesoc_timer0_en_storage
.sym 19032 $abc$40840$n6500
.sym 19034 basesoc_adr[0]
.sym 19036 $abc$40840$n6518
.sym 19037 basesoc_adr[1]
.sym 19040 eventmanager_status_w[0]
.sym 19042 $abc$40840$n6496
.sym 19051 $abc$40840$n3864
.sym 19055 $abc$40840$n5880_1
.sym 19059 basesoc_timer0_en_storage
.sym 19062 basesoc_adr[4]
.sym 19073 csrbankarray_csrbank0_buttons_ev_enable0_w[0]
.sym 19074 basesoc_adr[1]
.sym 19075 $abc$40840$n3787_1
.sym 19076 basesoc_adr[0]
.sym 19078 basesoc_adr[2]
.sym 19080 basesoc_adr[4]
.sym 19098 basesoc_ctrl_reset_reset_r
.sym 19123 $abc$40840$n2502
.sym 19155 basesoc_ctrl_reset_reset_r
.sym 19175 $abc$40840$n2502
.sym 19176 clk12_$glb_clk
.sym 19177 sys_rst_$glb_sr
.sym 19178 basesoc_adr[2]
.sym 19179 basesoc_adr[4]
.sym 19180 $abc$40840$n2445
.sym 19181 $abc$40840$n2502
.sym 19182 array_muxed0[0]
.sym 19184 $abc$40840$n3833
.sym 19185 basesoc_dat_w[6]
.sym 19187 basesoc_timer0_en_storage
.sym 19188 basesoc_uart_tx_fifo_wrport_we
.sym 19190 $abc$40840$n3895_1
.sym 19191 array_muxed1[3]
.sym 19194 basesoc_ctrl_reset_reset_r
.sym 19199 basesoc_timer0_reload_storage[11]
.sym 19206 basesoc_timer0_load_storage[14]
.sym 19208 $abc$40840$n3725
.sym 19209 basesoc_dat_w[6]
.sym 19210 $abc$40840$n3820
.sym 19211 basesoc_adr[2]
.sym 19212 $abc$40840$n3831
.sym 19213 $abc$40840$n3710
.sym 19221 array_muxed0[1]
.sym 19228 $abc$40840$n6787
.sym 19234 basesoc_uart_eventmanager_status_w[0]
.sym 19241 $abc$40840$n3787_1
.sym 19247 array_muxed0[0]
.sym 19252 $abc$40840$n3787_1
.sym 19254 $abc$40840$n6787
.sym 19278 basesoc_uart_eventmanager_status_w[0]
.sym 19288 array_muxed0[1]
.sym 19294 array_muxed0[0]
.sym 19299 clk12_$glb_clk
.sym 19300 sys_rst_$glb_sr
.sym 19301 basesoc_timer0_load_storage[14]
.sym 19302 $abc$40840$n3725
.sym 19303 $abc$40840$n3820
.sym 19304 $abc$40840$n3831
.sym 19305 $abc$40840$n3731
.sym 19306 $abc$40840$n3734
.sym 19307 basesoc_timer0_load_storage[12]
.sym 19308 $abc$40840$n3728
.sym 19311 $abc$40840$n3710
.sym 19313 csrbankarray_interface5_bank_bus_dat_r[0]
.sym 19316 array_muxed1[30]
.sym 19318 basesoc_dat_w[6]
.sym 19320 basesoc_adr[2]
.sym 19321 basesoc_timer0_load_storage[28]
.sym 19322 eventmanager_status_w[0]
.sym 19323 array_muxed0[2]
.sym 19325 basesoc_uart_rx_fifo_level0[1]
.sym 19326 basesoc_timer0_reload_storage[14]
.sym 19327 $abc$40840$n2413
.sym 19328 $abc$40840$n3734
.sym 19331 basesoc_vexriscv_dbus_adr[0]
.sym 19332 basesoc_timer0_en_storage
.sym 19333 array_muxed0[4]
.sym 19334 basesoc_adr[1]
.sym 19335 basesoc_dat_w[7]
.sym 19336 basesoc_adr[0]
.sym 19345 $abc$40840$n3710
.sym 19346 basesoc_uart_tx_old_trigger
.sym 19348 $abc$40840$n6786_1
.sym 19349 basesoc_adr[0]
.sym 19350 basesoc_adr[2]
.sym 19352 basesoc_uart_eventmanager_status_w[0]
.sym 19353 $abc$40840$n2413
.sym 19356 basesoc_adr[1]
.sym 19358 $abc$40840$n6785_1
.sym 19362 basesoc_uart_rx_fifo_level0[1]
.sym 19381 basesoc_uart_eventmanager_status_w[0]
.sym 19382 $abc$40840$n6786_1
.sym 19383 basesoc_adr[2]
.sym 19384 $abc$40840$n6785_1
.sym 19393 basesoc_adr[1]
.sym 19395 basesoc_adr[0]
.sym 19401 basesoc_uart_rx_fifo_level0[1]
.sym 19411 basesoc_uart_tx_old_trigger
.sym 19412 basesoc_uart_eventmanager_status_w[0]
.sym 19417 $abc$40840$n3710
.sym 19419 basesoc_adr[2]
.sym 19421 $abc$40840$n2413
.sym 19422 clk12_$glb_clk
.sym 19423 sys_rst_$glb_sr
.sym 19424 $abc$40840$n5992
.sym 19425 $abc$40840$n6184_1
.sym 19426 basesoc_timer0_load_storage[11]
.sym 19427 $abc$40840$n3708
.sym 19428 basesoc_timer0_load_storage[15]
.sym 19429 $abc$40840$n2435
.sym 19430 $abc$40840$n6828_1
.sym 19431 basesoc_timer0_load_storage[13]
.sym 19432 array_muxed0[9]
.sym 19433 csrbankarray_interface5_bank_bus_dat_r[4]
.sym 19434 VexRiscv._zz_129_[1]
.sym 19435 array_muxed0[9]
.sym 19437 basesoc_timer0_load_storage[12]
.sym 19439 $abc$40840$n3831
.sym 19440 basesoc_uart_eventmanager_status_w[0]
.sym 19441 $abc$40840$n3728
.sym 19442 basesoc_timer0_load_storage[4]
.sym 19444 $abc$40840$n3710
.sym 19445 $abc$40840$n3725
.sym 19446 basesoc_uart_rx_fifo_level0[1]
.sym 19447 basesoc_adr[0]
.sym 19448 basesoc_we
.sym 19449 array_muxed0[6]
.sym 19450 array_muxed0[8]
.sym 19451 $abc$40840$n2435
.sym 19452 basesoc_adr[3]
.sym 19453 VexRiscv._zz_170_[1]
.sym 19454 $abc$40840$n3734
.sym 19455 $abc$40840$n3812
.sym 19456 $abc$40840$n6178_1
.sym 19457 $abc$40840$n2422
.sym 19458 array_muxed0[5]
.sym 19459 basesoc_adr[4]
.sym 19467 $abc$40840$n2435
.sym 19470 basesoc_dat_w[2]
.sym 19471 basesoc_dat_w[5]
.sym 19472 basesoc_dat_w[4]
.sym 19479 basesoc_dat_w[6]
.sym 19480 basesoc_ctrl_reset_reset_r
.sym 19499 basesoc_dat_w[2]
.sym 19507 basesoc_ctrl_reset_reset_r
.sym 19512 basesoc_dat_w[5]
.sym 19518 basesoc_dat_w[6]
.sym 19542 basesoc_dat_w[4]
.sym 19544 $abc$40840$n2435
.sym 19545 clk12_$glb_clk
.sym 19546 sys_rst_$glb_sr
.sym 19547 basesoc_adr[3]
.sym 19548 $abc$40840$n6826
.sym 19549 $abc$40840$n3802_1
.sym 19550 basesoc_timer0_value[8]
.sym 19551 $abc$40840$n6998
.sym 19552 basesoc_timer0_value[11]
.sym 19553 $abc$40840$n6827_1
.sym 19554 basesoc_uart_rx_fifo_wrport_we
.sym 19556 VexRiscv._zz_314_[10]
.sym 19559 basesoc_timer0_load_storage[26]
.sym 19562 $abc$40840$n3708
.sym 19564 $abc$40840$n3709_1
.sym 19566 basesoc_dat_w[2]
.sym 19567 basesoc_adr[0]
.sym 19568 $abc$40840$n6184_1
.sym 19572 basesoc_timer0_load_storage[29]
.sym 19573 basesoc_adr[1]
.sym 19574 basesoc_uart_tx_fifo_wrport_we
.sym 19576 $abc$40840$n3734
.sym 19577 $abc$40840$n2435
.sym 19578 basesoc_uart_rx_fifo_wrport_we
.sym 19579 $abc$40840$n3787_1
.sym 19581 basesoc_timer0_reload_storage[24]
.sym 19582 basesoc_adr[4]
.sym 19588 basesoc_adr[2]
.sym 19589 basesoc_adr[1]
.sym 19590 $abc$40840$n2443
.sym 19594 basesoc_uart_rx_fifo_level0[4]
.sym 19595 basesoc_dat_w[2]
.sym 19597 $abc$40840$n3790_1
.sym 19598 basesoc_uart_rx_fifo_readable
.sym 19599 basesoc_ctrl_reset_reset_r
.sym 19600 sys_rst
.sym 19601 basesoc_uart_rx_fifo_do_read
.sym 19602 basesoc_uart_rx_fifo_level0[0]
.sym 19604 basesoc_adr[1]
.sym 19605 $abc$40840$n3787_1
.sym 19608 basesoc_we
.sym 19610 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 19614 $abc$40840$n3802_1
.sym 19616 basesoc_uart_eventmanager_storage[1]
.sym 19619 basesoc_uart_rx_fifo_wrport_we
.sym 19621 basesoc_adr[2]
.sym 19622 basesoc_adr[1]
.sym 19623 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 19624 basesoc_uart_rx_fifo_readable
.sym 19628 basesoc_ctrl_reset_reset_r
.sym 19634 basesoc_dat_w[2]
.sym 19645 basesoc_adr[1]
.sym 19646 basesoc_uart_eventmanager_storage[1]
.sym 19647 basesoc_adr[2]
.sym 19648 basesoc_uart_rx_fifo_readable
.sym 19651 basesoc_uart_rx_fifo_readable
.sym 19652 basesoc_uart_rx_fifo_level0[4]
.sym 19653 $abc$40840$n3802_1
.sym 19654 $abc$40840$n3790_1
.sym 19657 basesoc_uart_rx_fifo_do_read
.sym 19658 basesoc_uart_rx_fifo_level0[0]
.sym 19659 basesoc_uart_rx_fifo_wrport_we
.sym 19660 sys_rst
.sym 19665 $abc$40840$n3787_1
.sym 19666 basesoc_we
.sym 19667 $abc$40840$n2443
.sym 19668 clk12_$glb_clk
.sym 19669 sys_rst_$glb_sr
.sym 19672 basesoc_uart_rx_fifo_produce[2]
.sym 19673 basesoc_uart_rx_fifo_produce[3]
.sym 19674 $abc$40840$n2422
.sym 19675 basesoc_uart_rx_fifo_produce[0]
.sym 19676 $abc$40840$n7899
.sym 19677 $abc$40840$n2453
.sym 19679 basesoc_timer0_value[11]
.sym 19680 VexRiscv._zz_129_[5]
.sym 19681 VexRiscv._zz_151_[6]
.sym 19682 $abc$40840$n3900_1
.sym 19684 basesoc_uart_rx_fifo_do_read
.sym 19685 $abc$40840$n6172_1
.sym 19686 basesoc_uart_rx_fifo_level0[0]
.sym 19687 basesoc_dat_w[5]
.sym 19688 basesoc_timer0_reload_storage[26]
.sym 19689 basesoc_adr[3]
.sym 19690 basesoc_uart_rx_fifo_level0[4]
.sym 19693 $abc$40840$n3730_1
.sym 19694 VexRiscv.externalInterruptArray_regNext[0]
.sym 19696 $abc$40840$n3725
.sym 19699 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 19700 basesoc_uart_tx_fifo_wrport_we
.sym 19703 basesoc_adr[2]
.sym 19704 array_muxed0[3]
.sym 19705 $abc$40840$n3710
.sym 19712 sys_rst
.sym 19713 $abc$40840$n5922_1
.sym 19714 $abc$40840$n3710
.sym 19716 basesoc_uart_eventmanager_status_w[0]
.sym 19717 basesoc_adr[0]
.sym 19718 $abc$40840$n3786_1
.sym 19721 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 19722 $abc$40840$n3709_1
.sym 19723 $abc$40840$n6789_1
.sym 19724 basesoc_adr[2]
.sym 19726 basesoc_uart_rx_fifo_wrport_we
.sym 19730 basesoc_uart_eventmanager_pending_w[1]
.sym 19732 basesoc_uart_rx_fifo_produce[0]
.sym 19737 basesoc_uart_rx_fifo_readable
.sym 19738 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 19739 $abc$40840$n3787_1
.sym 19750 basesoc_uart_rx_fifo_readable
.sym 19756 basesoc_adr[2]
.sym 19757 $abc$40840$n3710
.sym 19758 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 19759 basesoc_uart_eventmanager_pending_w[1]
.sym 19762 $abc$40840$n6789_1
.sym 19763 $abc$40840$n5922_1
.sym 19764 $abc$40840$n3787_1
.sym 19765 basesoc_adr[0]
.sym 19769 sys_rst
.sym 19770 basesoc_uart_rx_fifo_wrport_we
.sym 19771 basesoc_uart_rx_fifo_produce[0]
.sym 19774 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 19775 $abc$40840$n3709_1
.sym 19776 $abc$40840$n3787_1
.sym 19786 basesoc_uart_eventmanager_status_w[0]
.sym 19788 $abc$40840$n3786_1
.sym 19789 $abc$40840$n3709_1
.sym 19791 clk12_$glb_clk
.sym 19792 sys_rst_$glb_sr
.sym 19794 $abc$40840$n6204_1
.sym 19795 $abc$40840$n6214_1
.sym 19796 basesoc_timer0_value[29]
.sym 19797 $abc$40840$n5748
.sym 19798 $abc$40840$n3733_1
.sym 19799 basesoc_uart_phy_source_valid
.sym 19800 basesoc_timer0_value[24]
.sym 19806 eventmanager_status_w[0]
.sym 19807 grant
.sym 19808 $abc$40840$n3709_1
.sym 19809 basesoc_dat_w[2]
.sym 19812 $abc$40840$n2471
.sym 19813 basesoc_uart_rx_fifo_consume[0]
.sym 19814 $abc$40840$n2443
.sym 19815 $abc$40840$n2423
.sym 19816 basesoc_timer0_reload_storage[26]
.sym 19817 basesoc_adr[0]
.sym 19818 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 19820 VexRiscv.memory_arbitration_isValid
.sym 19821 basesoc_dat_w[7]
.sym 19822 basesoc_vexriscv_dbus_adr[0]
.sym 19825 array_muxed0[4]
.sym 19826 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 19827 basesoc_dat_w[7]
.sym 19828 basesoc_uart_tx_fifo_wrport_we
.sym 19835 basesoc_uart_phy_rx_reg[6]
.sym 19836 $abc$40840$n2326
.sym 19837 basesoc_uart_phy_rx_reg[2]
.sym 19839 csrbankarray_interface5_bank_bus_dat_r[2]
.sym 19841 basesoc_uart_phy_rx_reg[0]
.sym 19843 basesoc_uart_phy_rx_reg[1]
.sym 19859 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 19865 csrbankarray_interface1_bank_bus_dat_r[2]
.sym 19873 basesoc_uart_phy_rx_reg[2]
.sym 19880 basesoc_uart_phy_rx_reg[0]
.sym 19892 basesoc_uart_phy_rx_reg[6]
.sym 19900 basesoc_uart_phy_rx_reg[1]
.sym 19903 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 19905 csrbankarray_interface1_bank_bus_dat_r[2]
.sym 19906 csrbankarray_interface5_bank_bus_dat_r[2]
.sym 19913 $abc$40840$n2326
.sym 19914 clk12_$glb_clk
.sym 19915 sys_rst_$glb_sr
.sym 19916 VexRiscv._zz_35_[6]
.sym 19917 VexRiscv._zz_35_[5]
.sym 19918 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 19919 $abc$40840$n4262_1
.sym 19920 $abc$40840$n5758
.sym 19921 $abc$40840$n5756
.sym 19922 $abc$40840$n4259
.sym 19923 $abc$40840$n4277
.sym 19924 $abc$40840$n6908
.sym 19925 VexRiscv._zz_35_[7]
.sym 19928 $abc$40840$n6821
.sym 19931 basesoc_timer0_value[29]
.sym 19932 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 19933 basesoc_timer0_eventmanager_status_w
.sym 19935 basesoc_timer0_load_storage[3]
.sym 19936 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 19937 basesoc_uart_phy_rx_reg[0]
.sym 19938 csrbankarray_interface2_bank_bus_dat_r[5]
.sym 19939 basesoc_uart_phy_rx_reg[6]
.sym 19941 array_muxed0[9]
.sym 19942 array_muxed0[5]
.sym 19943 $abc$40840$n233
.sym 19945 VexRiscv._zz_170_[1]
.sym 19946 array_muxed0[8]
.sym 19948 array_muxed0[6]
.sym 19949 VexRiscv._zz_35_[6]
.sym 19950 VexRiscv._zz_199_[11]
.sym 19951 VexRiscv._zz_129_[5]
.sym 19968 $abc$40840$n2252
.sym 19981 basesoc_dat_w[7]
.sym 20015 basesoc_dat_w[7]
.sym 20036 $abc$40840$n2252
.sym 20037 clk12_$glb_clk
.sym 20038 sys_rst_$glb_sr
.sym 20039 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 20040 array_muxed0[8]
.sym 20041 basesoc_vexriscv_dbus_adr[0]
.sym 20042 array_muxed1[9]
.sym 20043 $abc$40840$n4763_1
.sym 20044 basesoc_vexriscv_dbus_adr[8]
.sym 20045 array_muxed1[10]
.sym 20046 array_muxed1[13]
.sym 20048 $abc$40840$n4260_1
.sym 20054 $abc$40840$n2252
.sym 20055 basesoc_timer0_eventmanager_status_w
.sym 20056 $abc$40840$n4277
.sym 20057 $abc$40840$n3708
.sym 20058 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 20059 $abc$40840$n2252
.sym 20062 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 20063 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 20064 array_muxed0[7]
.sym 20065 basesoc_adr[1]
.sym 20066 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 20067 basesoc_vexriscv_ibus_adr[6]
.sym 20068 basesoc_ctrl_storage[7]
.sym 20069 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 20070 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 20071 VexRiscv._zz_170_[0]
.sym 20072 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 20073 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 20074 $abc$40840$n3733_1
.sym 20082 VexRiscv._zz_170_[0]
.sym 20083 basesoc_vexriscv_ibus_adr[9]
.sym 20087 basesoc_vexriscv_dbus_adr[9]
.sym 20088 VexRiscv.decode_to_execute_RS2[12]
.sym 20089 grant
.sym 20090 basesoc_vexriscv_ibus_adr[4]
.sym 20091 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 20094 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 20101 $abc$40840$n5872_1
.sym 20102 VexRiscv._zz_129_[4]
.sym 20103 VexRiscv.decode_to_execute_RS2[28]
.sym 20104 basesoc_vexriscv_dbus_adr[4]
.sym 20105 VexRiscv._zz_170_[1]
.sym 20106 VexRiscv._zz_170_[1]
.sym 20109 VexRiscv._zz_129_[1]
.sym 20115 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 20127 VexRiscv._zz_129_[1]
.sym 20131 VexRiscv.decode_to_execute_RS2[28]
.sym 20132 VexRiscv._zz_170_[1]
.sym 20133 $abc$40840$n5872_1
.sym 20138 basesoc_vexriscv_dbus_adr[4]
.sym 20139 grant
.sym 20140 basesoc_vexriscv_ibus_adr[4]
.sym 20143 VexRiscv._zz_170_[1]
.sym 20144 VexRiscv._zz_129_[4]
.sym 20145 VexRiscv.decode_to_execute_RS2[12]
.sym 20146 VexRiscv._zz_170_[0]
.sym 20150 basesoc_vexriscv_dbus_adr[9]
.sym 20151 grant
.sym 20152 basesoc_vexriscv_ibus_adr[9]
.sym 20155 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 20159 $abc$40840$n8283_$glb_ce
.sym 20160 clk12_$glb_clk
.sym 20162 basesoc_uart_phy_source_payload_data[5]
.sym 20163 $abc$40840$n4487_1
.sym 20164 $abc$40840$n4957_1
.sym 20165 basesoc_uart_phy_source_payload_data[7]
.sym 20166 $abc$40840$n4592_1
.sym 20167 $abc$40840$n4961_1
.sym 20168 $abc$40840$n5772
.sym 20169 $abc$40840$n4981_1
.sym 20170 VexRiscv.memory_MulDivIterativePlugin_div_result[22]
.sym 20174 grant
.sym 20175 $abc$40840$n5025_1
.sym 20177 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 20181 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 20182 $abc$40840$n2443
.sym 20185 $abc$40840$n3730_1
.sym 20186 VexRiscv.externalInterruptArray_regNext[0]
.sym 20188 VexRiscv._zz_199_[11]
.sym 20189 $abc$40840$n4961_1
.sym 20190 VexRiscv._zz_199_[12]
.sym 20191 VexRiscv._zz_151_[12]
.sym 20192 basesoc_uart_tx_fifo_wrport_we
.sym 20193 $abc$40840$n3710
.sym 20194 VexRiscv.decode_to_execute_RS2[11]
.sym 20195 $abc$40840$n6750_1
.sym 20196 $abc$40840$n3725
.sym 20197 $abc$40840$n4487_1
.sym 20204 VexRiscv._zz_288_[6]
.sym 20206 basesoc_vexriscv_dbus_adr[7]
.sym 20207 grant
.sym 20209 $abc$40840$n4379_1
.sym 20210 $abc$40840$n4939
.sym 20212 basesoc_vexriscv_dbus_adr[6]
.sym 20215 $abc$40840$n4763_1
.sym 20218 VexRiscv._zz_36_[22]
.sym 20221 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 20222 VexRiscv._zz_36_[11]
.sym 20224 basesoc_vexriscv_dbus_adr[5]
.sym 20226 VexRiscv._zz_151_[6]
.sym 20227 basesoc_vexriscv_ibus_adr[6]
.sym 20228 basesoc_vexriscv_ibus_adr[5]
.sym 20230 $abc$40840$n5025_1
.sym 20231 $abc$40840$n4592_1
.sym 20233 basesoc_vexriscv_ibus_adr[7]
.sym 20234 $abc$40840$n4981_1
.sym 20236 $abc$40840$n4379_1
.sym 20237 $abc$40840$n4592_1
.sym 20239 VexRiscv._zz_36_[11]
.sym 20243 basesoc_vexriscv_ibus_adr[5]
.sym 20244 basesoc_vexriscv_dbus_adr[5]
.sym 20245 grant
.sym 20248 $abc$40840$n5025_1
.sym 20249 $abc$40840$n4939
.sym 20250 VexRiscv._zz_36_[22]
.sym 20254 VexRiscv._zz_151_[6]
.sym 20255 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 20256 VexRiscv._zz_288_[6]
.sym 20260 grant
.sym 20262 basesoc_vexriscv_dbus_adr[6]
.sym 20263 basesoc_vexriscv_ibus_adr[6]
.sym 20266 VexRiscv._zz_36_[11]
.sym 20268 $abc$40840$n4939
.sym 20269 $abc$40840$n4981_1
.sym 20272 grant
.sym 20273 basesoc_vexriscv_ibus_adr[7]
.sym 20275 basesoc_vexriscv_dbus_adr[7]
.sym 20278 $abc$40840$n4763_1
.sym 20279 $abc$40840$n4379_1
.sym 20281 VexRiscv._zz_36_[22]
.sym 20282 $abc$40840$n2592_$glb_ce
.sym 20283 clk12_$glb_clk
.sym 20285 $abc$40840$n6751_1
.sym 20286 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 20287 $abc$40840$n150
.sym 20288 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 20289 $abc$40840$n5009
.sym 20290 $abc$40840$n4985_1
.sym 20291 $abc$40840$n4772_1
.sym 20292 VexRiscv._zz_291_[9]
.sym 20293 $abc$40840$n4328_1
.sym 20296 VexRiscv._zz_199_[12]
.sym 20297 VexRiscv.decode_to_execute_RS2[11]
.sym 20299 csrbankarray_interface1_bank_bus_dat_r[2]
.sym 20300 $abc$40840$n2471
.sym 20301 VexRiscv._zz_151_[6]
.sym 20303 VexRiscv._zz_199_[22]
.sym 20304 VexRiscv._zz_288_[5]
.sym 20306 $abc$40840$n4699_1
.sym 20307 $abc$40840$n3858
.sym 20309 VexRiscv._zz_151_[29]
.sym 20310 $abc$40840$n4861
.sym 20311 VexRiscv._zz_151_[11]
.sym 20312 basesoc_timer0_reload_storage[27]
.sym 20313 VexRiscv._zz_199_[19]
.sym 20314 $abc$40840$n4775_1
.sym 20315 basesoc_dat_w[7]
.sym 20316 VexRiscv.decode_to_execute_RS2[8]
.sym 20317 $abc$40840$n4345
.sym 20318 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 20319 basesoc_vexriscv_ibus_adr[7]
.sym 20320 basesoc_uart_tx_fifo_wrport_we
.sym 20328 $abc$40840$n4347
.sym 20329 VexRiscv._zz_36_[11]
.sym 20333 $abc$40840$n4774_1
.sym 20337 $abc$40840$n233
.sym 20338 VexRiscv._zz_36_[8]
.sym 20341 $abc$40840$n3926
.sym 20343 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 20344 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 20345 VexRiscv._zz_288_[8]
.sym 20346 VexRiscv._zz_36_[12]
.sym 20348 $abc$40840$n4776_1
.sym 20349 VexRiscv._zz_36_[22]
.sym 20350 $abc$40840$n6751_1
.sym 20353 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 20357 VexRiscv._zz_151_[8]
.sym 20359 VexRiscv._zz_36_[12]
.sym 20366 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 20367 VexRiscv._zz_288_[8]
.sym 20368 VexRiscv._zz_151_[8]
.sym 20372 VexRiscv._zz_36_[22]
.sym 20378 $abc$40840$n4347
.sym 20380 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 20386 VexRiscv._zz_36_[8]
.sym 20391 VexRiscv._zz_36_[11]
.sym 20397 $abc$40840$n4347
.sym 20398 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 20401 $abc$40840$n4774_1
.sym 20402 $abc$40840$n4776_1
.sym 20403 $abc$40840$n6751_1
.sym 20404 $abc$40840$n3926
.sym 20405 $abc$40840$n233
.sym 20406 clk12_$glb_clk
.sym 20408 basesoc_vexriscv_dbus_adr[15]
.sym 20409 basesoc_vexriscv_dbus_adr[27]
.sym 20410 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 20411 $abc$40840$n4608_1
.sym 20412 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 20413 basesoc_vexriscv_dbus_adr[17]
.sym 20414 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 20415 basesoc_vexriscv_dbus_adr[20]
.sym 20416 VexRiscv._zz_35_[20]
.sym 20417 VexRiscv._zz_288_[10]
.sym 20418 VexRiscv._zz_199_[8]
.sym 20419 VexRiscv.CsrPlugin_mtvec_base[18]
.sym 20420 $abc$40840$n6821
.sym 20421 $abc$40840$n4545_1
.sym 20423 $abc$40840$n233
.sym 20426 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 20427 VexRiscv._zz_199_[22]
.sym 20428 VexRiscv._zz_35_[18]
.sym 20430 VexRiscv.decode_to_execute_RS2[20]
.sym 20431 $abc$40840$n150
.sym 20432 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 20433 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 20434 VexRiscv.execute_LightShifterPlugin_isActive
.sym 20435 VexRiscv._zz_151_[5]
.sym 20436 $abc$40840$n4110
.sym 20437 $abc$40840$n4957_1
.sym 20438 VexRiscv._zz_129_[5]
.sym 20439 $abc$40840$n4468_1
.sym 20440 $abc$40840$n3932
.sym 20441 $abc$40840$n3932
.sym 20442 VexRiscv.execute_LightShifterPlugin_isActive
.sym 20443 VexRiscv._zz_151_[13]
.sym 20450 $abc$40840$n4526
.sym 20452 $abc$40840$n3932
.sym 20453 VexRiscv._zz_36_[12]
.sym 20454 $abc$40840$n4985_1
.sym 20456 $abc$40840$n4969
.sym 20459 $abc$40840$n4961_1
.sym 20467 $abc$40840$n4487_1
.sym 20468 VexRiscv._zz_36_[6]
.sym 20469 VexRiscv._zz_36_[8]
.sym 20470 $abc$40840$n4861
.sym 20471 $abc$40840$n4379_1
.sym 20472 $abc$40840$n4939
.sym 20473 $abc$40840$n4743_1
.sym 20474 $abc$40840$n4775_1
.sym 20476 VexRiscv._zz_36_[6]
.sym 20477 VexRiscv._zz_36_[28]
.sym 20478 $abc$40840$n4361_1
.sym 20480 $abc$40840$n5049_1
.sym 20482 $abc$40840$n4487_1
.sym 20483 VexRiscv._zz_36_[6]
.sym 20484 $abc$40840$n4379_1
.sym 20488 $abc$40840$n4526
.sym 20489 $abc$40840$n4379_1
.sym 20491 VexRiscv._zz_36_[8]
.sym 20494 VexRiscv._zz_36_[12]
.sym 20495 $abc$40840$n4939
.sym 20497 $abc$40840$n4985_1
.sym 20500 $abc$40840$n4969
.sym 20502 $abc$40840$n4939
.sym 20503 VexRiscv._zz_36_[8]
.sym 20506 VexRiscv._zz_36_[6]
.sym 20507 $abc$40840$n4961_1
.sym 20509 $abc$40840$n4939
.sym 20512 $abc$40840$n4861
.sym 20513 $abc$40840$n4379_1
.sym 20514 VexRiscv._zz_36_[28]
.sym 20519 VexRiscv._zz_36_[28]
.sym 20520 $abc$40840$n5049_1
.sym 20521 $abc$40840$n4939
.sym 20524 $abc$40840$n4743_1
.sym 20525 $abc$40840$n4775_1
.sym 20526 $abc$40840$n3932
.sym 20527 $abc$40840$n4361_1
.sym 20528 $abc$40840$n2592_$glb_ce
.sym 20529 clk12_$glb_clk
.sym 20531 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 20532 basesoc_timer0_reload_storage[27]
.sym 20533 $abc$40840$n5690
.sym 20534 $abc$40840$n5688
.sym 20535 $abc$40840$n4637
.sym 20536 $abc$40840$n4677
.sym 20537 basesoc_timer0_reload_storage[31]
.sym 20538 $abc$40840$n6763_1
.sym 20540 basesoc_vexriscv_dbus_adr[17]
.sym 20541 $abc$40840$n4694_1
.sym 20543 VexRiscv._zz_129_[6]
.sym 20544 $abc$40840$n3932
.sym 20545 VexRiscv.decode_to_execute_RS2[28]
.sym 20546 VexRiscv._zz_288_[22]
.sym 20548 basesoc_vexriscv_dbus_adr[20]
.sym 20549 $abc$40840$n3932
.sym 20551 VexRiscv.decode_to_execute_RS2[22]
.sym 20552 basesoc_vexriscv_dbus_adr[27]
.sym 20553 VexRiscv._zz_36_[12]
.sym 20554 VexRiscv._zz_49_[0]
.sym 20555 $abc$40840$n3733_1
.sym 20556 VexRiscv._zz_199_[12]
.sym 20557 $abc$40840$n4379_1
.sym 20558 VexRiscv._zz_199_[8]
.sym 20559 VexRiscv._zz_151_[22]
.sym 20560 VexRiscv._zz_199_[6]
.sym 20561 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 20562 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 20563 VexRiscv._zz_170_[0]
.sym 20564 VexRiscv._zz_199_[28]
.sym 20565 VexRiscv._zz_197_
.sym 20566 $abc$40840$n5049_1
.sym 20572 $abc$40840$n4725_1
.sym 20573 VexRiscv._zz_49_[1]
.sym 20574 $abc$40840$n4711_1
.sym 20576 $abc$40840$n4743_1
.sym 20578 $abc$40840$n4347
.sym 20579 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 20580 VexRiscv._zz_47_[0]
.sym 20582 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 20583 VexRiscv._zz_288_[18]
.sym 20584 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 20585 VexRiscv._zz_151_[19]
.sym 20586 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 20588 VexRiscv._zz_49_[0]
.sym 20589 VexRiscv._zz_151_[18]
.sym 20590 VexRiscv._zz_47_[1]
.sym 20592 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 20593 $abc$40840$n4361_1
.sym 20594 VexRiscv.execute_LightShifterPlugin_isActive
.sym 20595 $abc$40840$n6763_1
.sym 20596 $abc$40840$n4110
.sym 20598 VexRiscv._zz_151_[17]
.sym 20600 $abc$40840$n3932
.sym 20601 $abc$40840$n6764
.sym 20605 VexRiscv._zz_151_[19]
.sym 20606 VexRiscv._zz_49_[1]
.sym 20607 VexRiscv._zz_49_[0]
.sym 20608 $abc$40840$n4110
.sym 20611 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 20614 $abc$40840$n4347
.sym 20617 VexRiscv._zz_47_[1]
.sym 20618 VexRiscv._zz_47_[0]
.sym 20619 $abc$40840$n4725_1
.sym 20620 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 20623 $abc$40840$n4361_1
.sym 20624 $abc$40840$n4711_1
.sym 20625 $abc$40840$n3932
.sym 20626 $abc$40840$n4743_1
.sym 20629 $abc$40840$n6764
.sym 20630 $abc$40840$n6763_1
.sym 20632 $abc$40840$n3932
.sym 20635 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 20636 VexRiscv._zz_288_[18]
.sym 20637 VexRiscv._zz_151_[18]
.sym 20641 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 20642 VexRiscv._zz_151_[17]
.sym 20643 VexRiscv.execute_LightShifterPlugin_isActive
.sym 20649 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 20651 $abc$40840$n8283_$glb_ce
.sym 20652 clk12_$glb_clk
.sym 20654 VexRiscv._zz_151_[10]
.sym 20655 basesoc_timer0_load_storage[8]
.sym 20656 $abc$40840$n6767_1
.sym 20657 $abc$40840$n4555_1
.sym 20658 $abc$40840$n6762
.sym 20659 $abc$40840$n6764
.sym 20660 $abc$40840$n4873_1
.sym 20661 $abc$40840$n6768
.sym 20662 $abc$40840$n5696
.sym 20663 $abc$40840$n4562_1
.sym 20664 basesoc_uart_tx_fifo_wrport_we
.sym 20667 basesoc_timer0_reload_storage[31]
.sym 20668 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 20669 $abc$40840$n5688
.sym 20671 VexRiscv._zz_288_[18]
.sym 20672 VexRiscv.decode_to_execute_RS2[24]
.sym 20673 VexRiscv._zz_288_[29]
.sym 20675 $abc$40840$n2443
.sym 20677 VexRiscv.decode_to_execute_RS2[26]
.sym 20678 VexRiscv._zz_151_[12]
.sym 20680 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 20681 $abc$40840$n4742_1
.sym 20682 VexRiscv.decode_to_execute_RS2[11]
.sym 20683 VexRiscv.decode_to_execute_RS2[9]
.sym 20684 VexRiscv._zz_199_[5]
.sym 20686 VexRiscv.externalInterruptArray_regNext[0]
.sym 20687 VexRiscv.decode_to_execute_RS2[12]
.sym 20688 $abc$40840$n4361_1
.sym 20689 basesoc_uart_tx_fifo_wrport_we
.sym 20695 $abc$40840$n4691_1
.sym 20696 $abc$40840$n4699_1
.sym 20700 VexRiscv._zz_36_[18]
.sym 20702 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 20704 $abc$40840$n4696_1
.sym 20706 VexRiscv.execute_LightShifterPlugin_isActive
.sym 20707 $abc$40840$n4957_1
.sym 20708 VexRiscv._zz_36_[18]
.sym 20709 $abc$40840$n4468_1
.sym 20710 $abc$40840$n4939
.sym 20714 $abc$40840$n3932
.sym 20715 VexRiscv._zz_151_[21]
.sym 20716 $abc$40840$n4694_1
.sym 20717 $abc$40840$n4379_1
.sym 20718 VexRiscv._zz_199_[8]
.sym 20721 VexRiscv._zz_199_[11]
.sym 20722 $abc$40840$n4092
.sym 20723 $abc$40840$n5009
.sym 20724 VexRiscv._zz_36_[5]
.sym 20728 $abc$40840$n4691_1
.sym 20729 $abc$40840$n4694_1
.sym 20730 $abc$40840$n4696_1
.sym 20731 $abc$40840$n3932
.sym 20735 $abc$40840$n4092
.sym 20736 VexRiscv._zz_199_[8]
.sym 20740 $abc$40840$n4092
.sym 20743 VexRiscv._zz_199_[11]
.sym 20746 $abc$40840$n4468_1
.sym 20747 $abc$40840$n4379_1
.sym 20749 VexRiscv._zz_36_[5]
.sym 20752 VexRiscv.execute_LightShifterPlugin_isActive
.sym 20753 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 20754 VexRiscv._zz_151_[21]
.sym 20758 $abc$40840$n4699_1
.sym 20759 $abc$40840$n4379_1
.sym 20760 VexRiscv._zz_36_[18]
.sym 20764 VexRiscv._zz_36_[18]
.sym 20765 $abc$40840$n5009
.sym 20766 $abc$40840$n4939
.sym 20771 $abc$40840$n4939
.sym 20772 $abc$40840$n4957_1
.sym 20773 VexRiscv._zz_36_[5]
.sym 20774 $abc$40840$n2592_$glb_ce
.sym 20775 clk12_$glb_clk
.sym 20777 VexRiscv._zz_199_[17]
.sym 20778 VexRiscv._zz_36_[29]
.sym 20779 $abc$40840$n6770_1
.sym 20780 $abc$40840$n4092
.sym 20781 VexRiscv.decode_to_execute_RS2[17]
.sym 20782 VexRiscv.decode_to_execute_RS2[29]
.sym 20783 VexRiscv._zz_151_[12]
.sym 20784 VexRiscv._zz_199_[29]
.sym 20786 $abc$40840$n3710
.sym 20787 $abc$40840$n2656
.sym 20790 VexRiscv._zz_49_[1]
.sym 20792 $abc$40840$n4345
.sym 20793 VexRiscv._zz_151_[8]
.sym 20794 $abc$40840$n4965_1
.sym 20795 VexRiscv._zz_199_[20]
.sym 20796 VexRiscv._zz_151_[10]
.sym 20799 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 20800 VexRiscv._zz_328_
.sym 20801 VexRiscv._zz_151_[29]
.sym 20802 VexRiscv._zz_151_[11]
.sym 20803 basesoc_vexriscv_ibus_adr[7]
.sym 20804 VexRiscv._zz_199_[19]
.sym 20805 VexRiscv._zz_199_[10]
.sym 20806 $abc$40840$n3615
.sym 20807 basesoc_ctrl_reset_reset_r
.sym 20808 basesoc_uart_tx_fifo_wrport_we
.sym 20809 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 20810 $abc$40840$n4347
.sym 20811 $abc$40840$n5070_1
.sym 20812 $abc$40840$n4187
.sym 20818 $abc$40840$n4690_1
.sym 20819 basesoc_ctrl_storage[16]
.sym 20820 $abc$40840$n2256
.sym 20821 $abc$40840$n4693_1
.sym 20824 $abc$40840$n4146
.sym 20825 basesoc_ctrl_reset_reset_r
.sym 20826 VexRiscv._zz_199_[9]
.sym 20827 $abc$40840$n3733_1
.sym 20830 VexRiscv._zz_199_[6]
.sym 20831 $abc$40840$n3926
.sym 20833 VexRiscv._zz_199_[5]
.sym 20836 $abc$40840$n4408_1
.sym 20837 $abc$40840$n4345
.sym 20839 VexRiscv._zz_199_[7]
.sym 20840 $abc$40840$n3730_1
.sym 20845 $abc$40840$n4092
.sym 20846 $abc$40840$n4688_1
.sym 20848 basesoc_ctrl_storage[24]
.sym 20851 $abc$40840$n4408_1
.sym 20852 $abc$40840$n4345
.sym 20853 $abc$40840$n4146
.sym 20854 $abc$40840$n4693_1
.sym 20859 basesoc_ctrl_reset_reset_r
.sym 20864 VexRiscv._zz_199_[6]
.sym 20865 $abc$40840$n4092
.sym 20869 basesoc_ctrl_storage[24]
.sym 20870 $abc$40840$n3730_1
.sym 20871 basesoc_ctrl_storage[16]
.sym 20872 $abc$40840$n3733_1
.sym 20875 $abc$40840$n4690_1
.sym 20876 $abc$40840$n4688_1
.sym 20877 $abc$40840$n3926
.sym 20882 VexRiscv._zz_199_[5]
.sym 20884 $abc$40840$n4092
.sym 20887 $abc$40840$n4092
.sym 20890 VexRiscv._zz_199_[9]
.sym 20894 $abc$40840$n4092
.sym 20895 VexRiscv._zz_199_[7]
.sym 20897 $abc$40840$n2256
.sym 20898 clk12_$glb_clk
.sym 20899 sys_rst_$glb_sr
.sym 20900 $abc$40840$n4090
.sym 20901 array_muxed0[3]
.sym 20902 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 20903 $abc$40840$n4088
.sym 20904 $abc$40840$n4145
.sym 20905 $abc$40840$n4144
.sym 20906 VexRiscv._zz_151_[29]
.sym 20907 $abc$40840$n4152
.sym 20909 VexRiscv._zz_129_[1]
.sym 20912 VexRiscv.decode_to_execute_RS2[25]
.sym 20913 VexRiscv._zz_49_[1]
.sym 20916 $abc$40840$n2256
.sym 20917 $abc$40840$n233
.sym 20918 VexRiscv._zz_151_[17]
.sym 20919 $abc$40840$n4939
.sym 20920 $abc$40840$n4877_1
.sym 20921 VexRiscv._zz_44_[1]
.sym 20922 $abc$40840$n5005
.sym 20923 VexRiscv._zz_151_[17]
.sym 20924 VexRiscv._zz_151_[4]
.sym 20925 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 20926 VexRiscv.execute_LightShifterPlugin_isActive
.sym 20927 $abc$40840$n6037_1
.sym 20928 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 20929 VexRiscv._zz_151_[4]
.sym 20930 VexRiscv._zz_151_[13]
.sym 20931 VexRiscv._zz_151_[5]
.sym 20932 $abc$40840$n3932
.sym 20933 $abc$40840$n4110
.sym 20934 $abc$40840$n4906
.sym 20935 VexRiscv._zz_200_[12]
.sym 20941 $abc$40840$n4185
.sym 20945 VexRiscv._zz_36_[17]
.sym 20946 VexRiscv._zz_151_[5]
.sym 20948 $abc$40840$n4178
.sym 20949 $abc$40840$n4175
.sym 20951 VexRiscv._zz_151_[6]
.sym 20952 $abc$40840$n233
.sym 20953 $abc$40840$n4183
.sym 20954 $abc$40840$n4146
.sym 20955 VexRiscv._zz_41_[7]
.sym 20956 VexRiscv._zz_151_[7]
.sym 20958 $abc$40840$n4177
.sym 20959 $abc$40840$n4181
.sym 20962 VexRiscv._zz_151_[20]
.sym 20964 $abc$40840$n4173
.sym 20965 $abc$40840$n4459_1
.sym 20966 VexRiscv._zz_151_[17]
.sym 20972 $abc$40840$n4187
.sym 20974 VexRiscv._zz_151_[7]
.sym 20976 $abc$40840$n4187
.sym 20980 VexRiscv._zz_151_[20]
.sym 20982 $abc$40840$n4178
.sym 20987 VexRiscv._zz_151_[6]
.sym 20989 $abc$40840$n4183
.sym 20993 VexRiscv._zz_151_[17]
.sym 20994 $abc$40840$n4459_1
.sym 20995 $abc$40840$n4146
.sym 20998 $abc$40840$n4181
.sym 20999 $abc$40840$n4173
.sym 21000 $abc$40840$n4185
.sym 21001 $abc$40840$n4177
.sym 21006 VexRiscv._zz_41_[7]
.sym 21012 VexRiscv._zz_36_[17]
.sym 21016 VexRiscv._zz_151_[5]
.sym 21018 $abc$40840$n4175
.sym 21020 $abc$40840$n233
.sym 21021 clk12_$glb_clk
.sym 21023 $abc$40840$n4458
.sym 21024 $abc$40840$n4456_1
.sym 21025 VexRiscv._zz_151_[21]
.sym 21026 $abc$40840$n4099
.sym 21027 $abc$40840$n4087
.sym 21028 $abc$40840$n4093
.sym 21029 $abc$40840$n4094
.sym 21030 VexRiscv._zz_41_[12]
.sym 21035 VexRiscv._zz_286_[6]
.sym 21036 $abc$40840$n3932
.sym 21037 VexRiscv.decode_to_execute_RS2[28]
.sym 21038 $abc$40840$n233
.sym 21039 VexRiscv._zz_129_[4]
.sym 21040 $abc$40840$n4095
.sym 21041 VexRiscv._zz_151_[8]
.sym 21042 VexRiscv.decode_to_execute_RS2[18]
.sym 21043 $abc$40840$n4146
.sym 21044 $abc$40840$n4178
.sym 21045 $abc$40840$n4459_1
.sym 21046 $abc$40840$n4168
.sym 21047 basesoc_vexriscv_ibus_adr[6]
.sym 21048 VexRiscv._zz_44_[0]
.sym 21049 VexRiscv._zz_170_[0]
.sym 21050 VexRiscv._zz_286_[9]
.sym 21051 VexRiscv._zz_151_[22]
.sym 21052 VexRiscv._zz_199_[28]
.sym 21053 VexRiscv._zz_44_[1]
.sym 21054 VexRiscv._zz_151_[24]
.sym 21055 csrbankarray_csrbank2_dat0_w[7]
.sym 21056 basesoc_vexriscv_ibus_adr[3]
.sym 21057 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 21058 VexRiscv._zz_170_[0]
.sym 21064 $abc$40840$n4106
.sym 21066 $abc$40840$n4105
.sym 21071 $abc$40840$n4695_1
.sym 21072 VexRiscv._zz_151_[11]
.sym 21073 VexRiscv._zz_151_[19]
.sym 21074 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 21076 $abc$40840$n4101
.sym 21077 $abc$40840$n4103
.sym 21081 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 21082 $abc$40840$n2656
.sym 21084 VexRiscv._zz_151_[14]
.sym 21086 $abc$40840$n4654
.sym 21088 $abc$40840$n4109
.sym 21089 $abc$40840$n4361_1
.sym 21090 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 21091 $abc$40840$n4099
.sym 21093 $abc$40840$n4110
.sym 21097 $abc$40840$n4110
.sym 21099 VexRiscv._zz_151_[19]
.sym 21105 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 21109 $abc$40840$n4106
.sym 21111 VexRiscv._zz_151_[14]
.sym 21115 $abc$40840$n4109
.sym 21116 $abc$40840$n4099
.sym 21117 $abc$40840$n4101
.sym 21118 $abc$40840$n4105
.sym 21121 $abc$40840$n4103
.sym 21124 VexRiscv._zz_151_[11]
.sym 21127 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 21134 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 21140 $abc$40840$n4361_1
.sym 21141 $abc$40840$n4695_1
.sym 21142 $abc$40840$n4654
.sym 21143 $abc$40840$n2656
.sym 21144 clk12_$glb_clk
.sym 21146 $abc$40840$n4808
.sym 21147 VexRiscv._zz_151_[20]
.sym 21148 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 21149 VexRiscv._zz_200_[16]
.sym 21150 $abc$40840$n4454_1
.sym 21151 VexRiscv._zz_200_[12]
.sym 21152 $abc$40840$n4654
.sym 21153 VexRiscv._zz_151_[28]
.sym 21156 VexRiscv._zz_129_[5]
.sym 21158 VexRiscv.CsrPlugin_hadException
.sym 21160 $abc$40840$n4408_1
.sym 21161 VexRiscv._zz_152_
.sym 21162 VexRiscv._zz_129_[6]
.sym 21163 VexRiscv._zz_42_[0]
.sym 21165 $abc$40840$n4175
.sym 21166 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 21167 $abc$40840$n4456_1
.sym 21168 VexRiscv.CsrPlugin_mepc[5]
.sym 21169 VexRiscv._zz_151_[21]
.sym 21170 $abc$40840$n4455
.sym 21171 VexRiscv._zz_151_[16]
.sym 21172 $abc$40840$n4466_1
.sym 21173 $abc$40840$n2537
.sym 21174 $abc$40840$n4361_1
.sym 21175 VexRiscv.decode_to_execute_RS2[9]
.sym 21176 VexRiscv._zz_199_[5]
.sym 21177 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 21178 VexRiscv.externalInterruptArray_regNext[0]
.sym 21179 VexRiscv.decode_to_execute_RS2[12]
.sym 21180 VexRiscv._zz_41_[12]
.sym 21181 basesoc_uart_tx_fifo_wrport_we
.sym 21187 $abc$40840$n4744_1
.sym 21190 $abc$40840$n4627_1
.sym 21191 $abc$40840$n3932
.sym 21195 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]
.sym 21198 VexRiscv._zz_200_[5]
.sym 21199 $abc$40840$n4745_1
.sym 21200 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]
.sym 21203 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]
.sym 21204 VexRiscv._zz_151_[20]
.sym 21205 $abc$40840$n4466_1
.sym 21206 VexRiscv._zz_170_[1]
.sym 21207 $abc$40840$n4361_1
.sym 21208 VexRiscv.CsrPlugin_mepc[5]
.sym 21209 $abc$40840$n4654
.sym 21211 $abc$40840$n4586_1
.sym 21212 $abc$40840$n4464
.sym 21214 VexRiscv.CsrPlugin_hadException
.sym 21215 VexRiscv.CsrPlugin_mtval[20]
.sym 21217 $abc$40840$n3920
.sym 21218 VexRiscv._zz_170_[0]
.sym 21220 $abc$40840$n4466_1
.sym 21221 $abc$40840$n4745_1
.sym 21223 VexRiscv.CsrPlugin_mtval[20]
.sym 21227 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]
.sym 21232 VexRiscv._zz_170_[0]
.sym 21233 VexRiscv._zz_151_[20]
.sym 21234 $abc$40840$n4744_1
.sym 21235 VexRiscv._zz_170_[1]
.sym 21238 $abc$40840$n3920
.sym 21239 VexRiscv._zz_200_[5]
.sym 21240 VexRiscv.CsrPlugin_mepc[5]
.sym 21241 $abc$40840$n4464
.sym 21247 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]
.sym 21250 $abc$40840$n4627_1
.sym 21251 $abc$40840$n4654
.sym 21253 $abc$40840$n4361_1
.sym 21256 $abc$40840$n3932
.sym 21257 $abc$40840$n4627_1
.sym 21258 $abc$40840$n4361_1
.sym 21259 $abc$40840$n4586_1
.sym 21263 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]
.sym 21266 VexRiscv.CsrPlugin_hadException
.sym 21267 clk12_$glb_clk
.sym 21269 $abc$40840$n3615
.sym 21270 $abc$40840$n3619
.sym 21271 count[8]
.sym 21272 count[3]
.sym 21273 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 21274 count[2]
.sym 21275 count[5]
.sym 21276 count[4]
.sym 21277 VexRiscv._zz_129_[4]
.sym 21281 VexRiscv._zz_49_[1]
.sym 21282 $abc$40840$n4628_1
.sym 21283 VexRiscv._zz_199_[20]
.sym 21284 $abc$40840$n4727_1
.sym 21285 VexRiscv.CsrPlugin_mtval[19]
.sym 21287 VexRiscv.decode_to_execute_RS2[8]
.sym 21288 VexRiscv._zz_47_[0]
.sym 21289 $abc$40840$n4715_1
.sym 21290 VexRiscv._zz_151_[20]
.sym 21291 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]
.sym 21292 VexRiscv._zz_49_[1]
.sym 21293 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 21294 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 21295 $abc$40840$n4345
.sym 21297 array_muxed0[13]
.sym 21298 count[5]
.sym 21299 basesoc_vexriscv_ibus_adr[7]
.sym 21300 VexRiscv._zz_199_[19]
.sym 21301 basesoc_uart_tx_fifo_wrport_we
.sym 21302 $abc$40840$n3615
.sym 21303 VexRiscv._zz_286_[6]
.sym 21304 $abc$40840$n4809_1
.sym 21311 $abc$40840$n3611
.sym 21314 count[5]
.sym 21315 VexRiscv._zz_200_[20]
.sym 21316 $abc$40840$n3617
.sym 21317 count[10]
.sym 21318 $abc$40840$n3622
.sym 21319 count[1]
.sym 21320 VexRiscv._zz_41_[7]
.sym 21321 count[7]
.sym 21322 VexRiscv.CsrPlugin_mepc[20]
.sym 21323 $abc$40840$n3621
.sym 21324 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 21325 $abc$40840$n3619
.sym 21327 VexRiscv._zz_199_[7]
.sym 21328 $abc$40840$n2545
.sym 21329 VexRiscv._zz_151_[14]
.sym 21330 $abc$40840$n4464
.sym 21332 VexRiscv.execute_LightShifterPlugin_isActive
.sym 21333 $abc$40840$n3618
.sym 21335 $abc$40840$n4212
.sym 21336 count[8]
.sym 21337 $abc$40840$n3920
.sym 21338 $abc$40840$n3616
.sym 21340 VexRiscv._zz_41_[12]
.sym 21341 VexRiscv._zz_199_[12]
.sym 21344 $abc$40840$n3622
.sym 21345 $abc$40840$n3621
.sym 21346 $abc$40840$n3616
.sym 21350 count[1]
.sym 21351 $abc$40840$n3611
.sym 21355 $abc$40840$n4212
.sym 21356 VexRiscv._zz_199_[7]
.sym 21358 VexRiscv._zz_41_[7]
.sym 21361 VexRiscv._zz_151_[14]
.sym 21363 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 21364 VexRiscv.execute_LightShifterPlugin_isActive
.sym 21367 $abc$40840$n4464
.sym 21368 VexRiscv.CsrPlugin_mepc[20]
.sym 21369 $abc$40840$n3920
.sym 21370 VexRiscv._zz_200_[20]
.sym 21374 VexRiscv._zz_199_[12]
.sym 21375 VexRiscv._zz_41_[12]
.sym 21376 $abc$40840$n4212
.sym 21379 $abc$40840$n3619
.sym 21381 $abc$40840$n3617
.sym 21382 $abc$40840$n3618
.sym 21385 count[8]
.sym 21386 count[5]
.sym 21387 count[10]
.sym 21388 count[7]
.sym 21389 $abc$40840$n2545
.sym 21390 clk12_$glb_clk
.sym 21391 sys_rst_$glb_sr
.sym 21394 $abc$40840$n6663
.sym 21395 $abc$40840$n6665
.sym 21396 $abc$40840$n6667
.sym 21397 $abc$40840$n6669
.sym 21398 $abc$40840$n6671
.sym 21399 $abc$40840$n6673
.sym 21404 $abc$40840$n231
.sym 21405 VexRiscv._zz_199_[19]
.sym 21406 VexRiscv._zz_47_[0]
.sym 21407 VexRiscv._zz_199_[6]
.sym 21409 VexRiscv._zz_129_[3]
.sym 21410 VexRiscv.CsrPlugin_mepc[20]
.sym 21411 $abc$40840$n4345
.sym 21412 VexRiscv._zz_199_[28]
.sym 21413 VexRiscv._zz_41_[6]
.sym 21414 $abc$40840$n4939
.sym 21415 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 21416 VexRiscv._zz_151_[13]
.sym 21417 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 21418 VexRiscv.execute_LightShifterPlugin_isActive
.sym 21419 $abc$40840$n6693
.sym 21420 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]
.sym 21421 VexRiscv.CsrPlugin_mtval[13]
.sym 21422 $abc$40840$n4466_1
.sym 21423 VexRiscv.execute_BranchPlugin_branch_src1[12]
.sym 21424 VexRiscv._zz_41_[22]
.sym 21425 $abc$40840$n4906
.sym 21426 VexRiscv._zz_286_[7]
.sym 21435 count[11]
.sym 21439 $abc$40840$n192
.sym 21441 $abc$40840$n190
.sym 21442 $abc$40840$n198
.sym 21443 $abc$40840$n200
.sym 21444 $abc$40840$n196
.sym 21445 $abc$40840$n194
.sym 21446 $abc$40840$n202
.sym 21447 count[0]
.sym 21450 count[12]
.sym 21451 $PACKER_VCC_NET
.sym 21452 $abc$40840$n6681
.sym 21453 $abc$40840$n6683
.sym 21455 count[15]
.sym 21456 $abc$40840$n3611
.sym 21459 $abc$40840$n6679
.sym 21461 count[13]
.sym 21462 $abc$40840$n6685
.sym 21464 $abc$40840$n6673
.sym 21466 $abc$40840$n192
.sym 21467 $abc$40840$n190
.sym 21468 $abc$40840$n196
.sym 21469 $abc$40840$n194
.sym 21472 $abc$40840$n3611
.sym 21475 $abc$40840$n6683
.sym 21479 $abc$40840$n6681
.sym 21481 $abc$40840$n3611
.sym 21485 $abc$40840$n6673
.sym 21486 $abc$40840$n3611
.sym 21491 $abc$40840$n3611
.sym 21492 $abc$40840$n6685
.sym 21496 $abc$40840$n200
.sym 21497 $abc$40840$n202
.sym 21498 count[0]
.sym 21499 $abc$40840$n198
.sym 21502 count[11]
.sym 21503 count[12]
.sym 21504 count[15]
.sym 21505 count[13]
.sym 21508 $abc$40840$n3611
.sym 21510 $abc$40840$n6679
.sym 21512 $PACKER_VCC_NET
.sym 21513 clk12_$glb_clk
.sym 21514 sys_rst_$glb_sr
.sym 21515 $abc$40840$n6675
.sym 21516 $abc$40840$n6677
.sym 21517 $abc$40840$n6679
.sym 21518 $abc$40840$n6681
.sym 21519 $abc$40840$n6683
.sym 21520 $abc$40840$n6685
.sym 21521 $abc$40840$n6687
.sym 21522 $abc$40840$n6689
.sym 21528 VexRiscv._zz_49_[1]
.sym 21529 count[0]
.sym 21532 VexRiscv._zz_170_[1]
.sym 21533 $abc$40840$n4361_1
.sym 21534 VexRiscv._zz_192_
.sym 21535 count[0]
.sym 21537 VexRiscv._zz_192_
.sym 21538 VexRiscv._zz_190_
.sym 21540 basesoc_vexriscv_ibus_adr[3]
.sym 21541 count[15]
.sym 21542 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 21543 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 21544 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 21545 $abc$40840$n4776_1
.sym 21546 VexRiscv._zz_286_[9]
.sym 21547 VexRiscv._zz_170_[0]
.sym 21549 $abc$40840$n96
.sym 21550 basesoc_vexriscv_ibus_adr[6]
.sym 21560 $abc$40840$n194
.sym 21565 $abc$40840$n5070_1
.sym 21567 $PACKER_VCC_NET
.sym 21570 $abc$40840$n5067_1
.sym 21573 $abc$40840$n3610
.sym 21574 $abc$40840$n6695
.sym 21576 VexRiscv.CsrPlugin_mtvec_base[18]
.sym 21578 $abc$40840$n6687
.sym 21579 $abc$40840$n6693
.sym 21580 $abc$40840$n6691
.sym 21581 $abc$40840$n6677
.sym 21582 VexRiscv.CsrPlugin_mepc[20]
.sym 21583 $abc$40840$n6697
.sym 21591 $abc$40840$n194
.sym 21595 $abc$40840$n6693
.sym 21597 $abc$40840$n3610
.sym 21602 $abc$40840$n3610
.sym 21603 $abc$40840$n6695
.sym 21607 $abc$40840$n6691
.sym 21609 $abc$40840$n3610
.sym 21614 $abc$40840$n3610
.sym 21615 $abc$40840$n6687
.sym 21621 $abc$40840$n3610
.sym 21622 $abc$40840$n6697
.sym 21625 $abc$40840$n6677
.sym 21628 $abc$40840$n3610
.sym 21631 $abc$40840$n5067_1
.sym 21632 VexRiscv.CsrPlugin_mtvec_base[18]
.sym 21633 VexRiscv.CsrPlugin_mepc[20]
.sym 21634 $abc$40840$n5070_1
.sym 21635 $PACKER_VCC_NET
.sym 21636 clk12_$glb_clk
.sym 21638 $abc$40840$n6691
.sym 21639 $abc$40840$n6693
.sym 21640 $abc$40840$n6695
.sym 21641 $abc$40840$n6697
.sym 21642 array_muxed0[13]
.sym 21643 basesoc_vexriscv_dbus_adr[3]
.sym 21644 basesoc_vexriscv_dbus_adr[13]
.sym 21645 array_muxed1[12]
.sym 21647 $abc$40840$n5070_1
.sym 21649 $abc$40840$n4523
.sym 21651 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 21652 VexRiscv._zz_47_[1]
.sym 21653 $PACKER_VCC_NET
.sym 21655 $abc$40840$n4212
.sym 21657 VexRiscv._zz_41_[22]
.sym 21658 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 21659 $abc$40840$n2656
.sym 21662 basesoc_uart_tx_fifo_wrport_we
.sym 21664 $abc$40840$n4466_1
.sym 21666 VexRiscv.externalInterruptArray_regNext[0]
.sym 21667 VexRiscv._zz_192_
.sym 21672 VexRiscv.decode_to_execute_RS2[12]
.sym 21673 $abc$40840$n2537
.sym 21679 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 21682 $abc$40840$n196
.sym 21684 $abc$40840$n202
.sym 21685 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 21688 $abc$40840$n198
.sym 21689 $abc$40840$n200
.sym 21700 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 21704 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 21715 $abc$40840$n196
.sym 21721 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 21727 $abc$40840$n200
.sym 21732 $abc$40840$n202
.sym 21738 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 21743 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 21749 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 21757 $abc$40840$n198
.sym 21758 $abc$40840$n2592_$glb_ce
.sym 21759 clk12_$glb_clk
.sym 21761 $abc$40840$n5416_1
.sym 21762 $abc$40840$n3657_1
.sym 21763 $abc$40840$n3655_1
.sym 21764 $abc$40840$n3921
.sym 21765 $abc$40840$n3656_1
.sym 21766 basesoc_uart_tx_fifo_consume[1]
.sym 21767 $abc$40840$n3922
.sym 21768 $abc$40840$n4777_1
.sym 21769 VexRiscv._zz_170_[1]
.sym 21770 basesoc_vexriscv_ibus_adr[13]
.sym 21775 VexRiscv._zz_286_[7]
.sym 21776 $abc$40840$n5067_1
.sym 21777 VexRiscv._zz_286_[9]
.sym 21778 array_muxed1[12]
.sym 21781 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 21783 VexRiscv._zz_286_[0]
.sym 21784 $abc$40840$n5373_1
.sym 21785 $abc$40840$n2301
.sym 21786 basesoc_uart_tx_fifo_wrport_we
.sym 21787 $abc$40840$n2656
.sym 21788 VexRiscv._zz_286_[1]
.sym 21789 array_muxed0[13]
.sym 21791 $abc$40840$n4809_1
.sym 21792 $abc$40840$n2572
.sym 21793 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 21794 VexRiscv._zz_286_[6]
.sym 21795 basesoc_vexriscv_ibus_adr[7]
.sym 21804 $abc$40840$n2252
.sym 21807 VexRiscv._zz_286_[7]
.sym 21808 VexRiscv._zz_286_[6]
.sym 21809 sys_rst
.sym 21810 VexRiscv._zz_286_[4]
.sym 21811 $abc$40840$n4466_1
.sym 21812 VexRiscv._zz_286_[1]
.sym 21814 VexRiscv._zz_286_[5]
.sym 21815 VexRiscv._zz_286_[7]
.sym 21817 $abc$40840$n3924
.sym 21818 VexRiscv._zz_152_
.sym 21821 VexRiscv.CsrPlugin_mtval[22]
.sym 21824 $abc$40840$n3922
.sym 21825 VexRiscv._zz_286_[0]
.sym 21826 basesoc_dat_w[3]
.sym 21827 $abc$40840$n3658_1
.sym 21830 $abc$40840$n3656_1
.sym 21832 $abc$40840$n3929
.sym 21833 $abc$40840$n4777_1
.sym 21835 $abc$40840$n3924
.sym 21836 VexRiscv._zz_286_[7]
.sym 21837 $abc$40840$n3658_1
.sym 21841 VexRiscv._zz_286_[1]
.sym 21843 VexRiscv._zz_286_[0]
.sym 21847 $abc$40840$n3922
.sym 21848 $abc$40840$n3656_1
.sym 21849 $abc$40840$n3658_1
.sym 21850 $abc$40840$n3929
.sym 21854 $abc$40840$n4777_1
.sym 21855 VexRiscv.CsrPlugin_mtval[22]
.sym 21856 $abc$40840$n4466_1
.sym 21859 VexRiscv._zz_152_
.sym 21861 $abc$40840$n3658_1
.sym 21862 VexRiscv._zz_286_[7]
.sym 21865 sys_rst
.sym 21867 basesoc_dat_w[3]
.sym 21871 VexRiscv._zz_286_[7]
.sym 21872 VexRiscv._zz_286_[5]
.sym 21873 VexRiscv._zz_286_[6]
.sym 21874 VexRiscv._zz_286_[4]
.sym 21877 VexRiscv._zz_286_[5]
.sym 21878 VexRiscv._zz_286_[6]
.sym 21879 VexRiscv._zz_286_[4]
.sym 21881 $abc$40840$n2252
.sym 21882 clk12_$glb_clk
.sym 21884 $abc$40840$n7837
.sym 21885 $abc$40840$n5485
.sym 21886 $abc$40840$n4351
.sym 21887 $abc$40840$n4354
.sym 21888 $abc$40840$n5440_1
.sym 21889 VexRiscv._zz_200_[29]
.sym 21890 $abc$40840$n4891_1
.sym 21891 VexRiscv._zz_200_[22]
.sym 21893 VexRiscv._zz_199_[8]
.sym 21897 VexRiscv._zz_199_[19]
.sym 21899 VexRiscv.CsrPlugin_mepc[15]
.sym 21901 VexRiscv._zz_286_[4]
.sym 21902 VexRiscv.DBusSimplePlugin_redoBranch_payload[27]
.sym 21904 VexRiscv._zz_41_[6]
.sym 21905 $abc$40840$n2396
.sym 21906 VexRiscv._zz_286_[4]
.sym 21908 VexRiscv._zz_151_[13]
.sym 21909 VexRiscv._zz_192_
.sym 21910 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 21911 $abc$40840$n5337_1
.sym 21912 $abc$40840$n4906
.sym 21913 VexRiscv.CsrPlugin_mtval[13]
.sym 21914 $abc$40840$n2642
.sym 21915 VexRiscv._zz_286_[10]
.sym 21916 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]
.sym 21917 VexRiscv._zz_286_[10]
.sym 21918 $abc$40840$n4466_1
.sym 21919 $abc$40840$n5454_1
.sym 21926 $abc$40840$n3658_1
.sym 21928 $abc$40840$n3921
.sym 21929 $abc$40840$n3923
.sym 21931 $abc$40840$n3929
.sym 21932 $abc$40840$n3924
.sym 21934 $abc$40840$n3657_1
.sym 21935 $abc$40840$n3655_1
.sym 21937 $abc$40840$n3656_1
.sym 21939 $abc$40840$n3922
.sym 21941 VexRiscv._zz_286_[10]
.sym 21942 VexRiscv._zz_337_
.sym 21943 VexRiscv._zz_286_[0]
.sym 21948 VexRiscv._zz_286_[1]
.sym 21949 $abc$40840$n4465_1
.sym 21952 $abc$40840$n2576
.sym 21958 $abc$40840$n3657_1
.sym 21959 $abc$40840$n3922
.sym 21961 $abc$40840$n3656_1
.sym 21964 VexRiscv._zz_286_[1]
.sym 21966 $abc$40840$n4465_1
.sym 21967 VexRiscv._zz_286_[0]
.sym 21970 VexRiscv._zz_286_[0]
.sym 21971 $abc$40840$n3655_1
.sym 21972 $abc$40840$n3929
.sym 21973 VexRiscv._zz_286_[1]
.sym 21976 $abc$40840$n3658_1
.sym 21978 $abc$40840$n3655_1
.sym 21979 $abc$40840$n3929
.sym 21982 $abc$40840$n3657_1
.sym 21983 $abc$40840$n3658_1
.sym 21985 $abc$40840$n3655_1
.sym 21988 VexRiscv._zz_337_
.sym 21995 VexRiscv._zz_286_[1]
.sym 21996 VexRiscv._zz_286_[0]
.sym 21997 $abc$40840$n4465_1
.sym 22000 $abc$40840$n3924
.sym 22001 VexRiscv._zz_286_[10]
.sym 22002 $abc$40840$n3921
.sym 22003 $abc$40840$n3923
.sym 22004 $abc$40840$n2576
.sym 22005 clk12_$glb_clk
.sym 22006 VexRiscv.reset_$glb_sr
.sym 22007 $abc$40840$n5464_1
.sym 22008 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]
.sym 22009 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]
.sym 22010 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]
.sym 22011 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]
.sym 22012 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]
.sym 22013 $abc$40840$n5467_1
.sym 22014 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]
.sym 22020 VexRiscv._zz_170_[1]
.sym 22022 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 22023 $abc$40840$n4466_1
.sym 22024 VexRiscv._zz_190_
.sym 22025 VexRiscv._zz_286_[6]
.sym 22026 VexRiscv._zz_192_
.sym 22028 sys_rst
.sym 22034 $abc$40840$n3928
.sym 22035 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 22036 $abc$40840$n297
.sym 22040 $abc$40840$n4464
.sym 22042 $abc$40840$n3920
.sym 22048 basesoc_uart_phy_tx_reg[1]
.sym 22050 basesoc_uart_phy_sink_payload_data[2]
.sym 22051 $abc$40840$n3928
.sym 22052 basesoc_uart_phy_sink_payload_data[1]
.sym 22053 VexRiscv._zz_200_[11]
.sym 22054 $abc$40840$n4464
.sym 22055 $abc$40840$n3920
.sym 22057 $abc$40840$n2301
.sym 22058 $abc$40840$n4048_1
.sym 22059 $abc$40840$n2298
.sym 22060 $abc$40840$n297
.sym 22061 VexRiscv.CsrPlugin_mie_MEIE
.sym 22062 basesoc_uart_phy_sink_payload_data[0]
.sym 22063 $abc$40840$n3920
.sym 22064 VexRiscv._zz_200_[24]
.sym 22067 $abc$40840$n3925
.sym 22068 VexRiscv.CsrPlugin_mip_MEIP
.sym 22070 $abc$40840$n4582_1
.sym 22071 basesoc_uart_phy_tx_reg[2]
.sym 22074 basesoc_uart_phy_tx_reg[3]
.sym 22076 VexRiscv.CsrPlugin_mepc[24]
.sym 22081 $abc$40840$n2301
.sym 22082 basesoc_uart_phy_tx_reg[2]
.sym 22083 basesoc_uart_phy_sink_payload_data[1]
.sym 22087 $abc$40840$n3925
.sym 22089 $abc$40840$n4048_1
.sym 22093 $abc$40840$n4582_1
.sym 22095 VexRiscv.CsrPlugin_mip_MEIP
.sym 22096 $abc$40840$n297
.sym 22099 VexRiscv.CsrPlugin_mepc[24]
.sym 22100 $abc$40840$n4464
.sym 22101 $abc$40840$n3920
.sym 22102 VexRiscv._zz_200_[24]
.sym 22105 $abc$40840$n2301
.sym 22106 basesoc_uart_phy_sink_payload_data[0]
.sym 22107 basesoc_uart_phy_tx_reg[1]
.sym 22112 VexRiscv.CsrPlugin_mip_MEIP
.sym 22114 VexRiscv.CsrPlugin_mie_MEIE
.sym 22117 VexRiscv.CsrPlugin_mie_MEIE
.sym 22118 VexRiscv._zz_200_[11]
.sym 22119 $abc$40840$n3920
.sym 22120 $abc$40840$n3928
.sym 22124 $abc$40840$n2301
.sym 22125 basesoc_uart_phy_tx_reg[3]
.sym 22126 basesoc_uart_phy_sink_payload_data[2]
.sym 22127 $abc$40840$n2298
.sym 22128 clk12_$glb_clk
.sym 22129 sys_rst_$glb_sr
.sym 22130 VexRiscv.CsrPlugin_mtvec_base[14]
.sym 22131 $abc$40840$n5337_1
.sym 22132 $abc$40840$n5363_1
.sym 22133 $abc$40840$n3664_1
.sym 22134 $abc$40840$n2576
.sym 22135 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 22136 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 22137 VexRiscv.CsrPlugin_mtvec_base[28]
.sym 22138 basesoc_uart_tx_fifo_produce[1]
.sym 22139 basesoc_uart_tx_fifo_wrport_we
.sym 22143 $abc$40840$n5455_1
.sym 22144 VexRiscv._zz_188_
.sym 22145 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 22146 basesoc_uart_phy_sink_payload_data[2]
.sym 22147 $abc$40840$n2298
.sym 22148 basesoc_uart_phy_sink_payload_data[1]
.sym 22149 VexRiscv._zz_236_[1]
.sym 22150 por_rst
.sym 22151 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]
.sym 22152 $abc$40840$n5415_1
.sym 22153 $abc$40840$n4212
.sym 22154 VexRiscv.CsrPlugin_mip_MEIP
.sym 22155 $abc$40840$n2576
.sym 22156 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]
.sym 22158 $abc$40840$n3925
.sym 22159 basesoc_uart_phy_tx_reg[0]
.sym 22162 VexRiscv.CsrPlugin_mepc[24]
.sym 22163 VexRiscv.externalInterruptArray_regNext[0]
.sym 22164 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]
.sym 22165 $abc$40840$n2537
.sym 22171 $abc$40840$n4629_1
.sym 22172 $abc$40840$n5491
.sym 22173 $abc$40840$n2642
.sym 22174 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 22175 $abc$40840$n4464
.sym 22176 $abc$40840$n2653
.sym 22177 $abc$40840$n3920
.sym 22179 VexRiscv._zz_200_[13]
.sym 22180 $abc$40840$n5490_1
.sym 22181 VexRiscv._zz_200_[30]
.sym 22183 VexRiscv.CsrPlugin_mtval[13]
.sym 22185 $abc$40840$n5479
.sym 22187 VexRiscv.CsrPlugin_mtval[30]
.sym 22188 VexRiscv.CsrPlugin_mepc[30]
.sym 22189 VexRiscv.lastStagePc[30]
.sym 22190 $abc$40840$n4466_1
.sym 22192 VexRiscv._zz_190_
.sym 22193 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 22196 $abc$40840$n4907_1
.sym 22197 VexRiscv.CsrPlugin_mepc[13]
.sym 22198 $abc$40840$n235
.sym 22201 $abc$40840$n5478_1
.sym 22204 $abc$40840$n3920
.sym 22205 VexRiscv._zz_200_[13]
.sym 22206 $abc$40840$n4464
.sym 22207 VexRiscv.CsrPlugin_mepc[13]
.sym 22210 VexRiscv._zz_200_[30]
.sym 22211 $abc$40840$n3920
.sym 22212 VexRiscv.CsrPlugin_mepc[30]
.sym 22213 $abc$40840$n4464
.sym 22216 $abc$40840$n4907_1
.sym 22218 VexRiscv.CsrPlugin_mtval[30]
.sym 22219 $abc$40840$n4466_1
.sym 22222 $abc$40840$n5478_1
.sym 22224 $abc$40840$n5479
.sym 22229 VexRiscv.CsrPlugin_mtval[13]
.sym 22230 $abc$40840$n4629_1
.sym 22231 $abc$40840$n4466_1
.sym 22235 $abc$40840$n5490_1
.sym 22236 $abc$40840$n5491
.sym 22240 $abc$40840$n235
.sym 22241 VexRiscv._zz_190_
.sym 22242 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 22243 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 22246 VexRiscv.CsrPlugin_mepc[30]
.sym 22248 $abc$40840$n2653
.sym 22249 VexRiscv.lastStagePc[30]
.sym 22250 $abc$40840$n2642
.sym 22251 clk12_$glb_clk
.sym 22253 VexRiscv.CsrPlugin_mepc[15]
.sym 22254 VexRiscv.CsrPlugin_mepc[30]
.sym 22255 VexRiscv.CsrPlugin_mepc[24]
.sym 22256 VexRiscv.execute_CsrPlugin_writeData[1]
.sym 22257 VexRiscv.CsrPlugin_mepc[6]
.sym 22258 $abc$40840$n5385_1
.sym 22259 VexRiscv.CsrPlugin_mip_MEIP
.sym 22260 VexRiscv.CsrPlugin_mepc[1]
.sym 22266 $abc$40840$n5491
.sym 22268 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 22269 $abc$40840$n2642
.sym 22270 VexRiscv.DBusSimplePlugin_redoBranch_payload[28]
.sym 22272 $abc$40840$n2653
.sym 22275 VexRiscv._zz_170_[0]
.sym 22276 $abc$40840$n5490_1
.sym 22278 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 22280 $abc$40840$n2301
.sym 22281 basesoc_uart_phy_sink_payload_data[7]
.sym 22282 csrbankarray_csrbank2_addr0_w[1]
.sym 22283 $abc$40840$n2298
.sym 22284 $abc$40840$n2656
.sym 22288 $abc$40840$n2572
.sym 22294 VexRiscv._zz_334_
.sym 22297 $abc$40840$n3920
.sym 22298 VexRiscv.CsrPlugin_mepc[7]
.sym 22299 VexRiscv._zz_200_[7]
.sym 22302 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 22303 $abc$40840$n4464
.sym 22307 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 22308 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 22312 $abc$40840$n2572
.sym 22313 VexRiscv.execute_CsrPlugin_writeData[1]
.sym 22314 $abc$40840$n4523
.sym 22318 $abc$40840$n3925
.sym 22328 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 22335 VexRiscv.execute_CsrPlugin_writeData[1]
.sym 22339 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 22347 $abc$40840$n3925
.sym 22348 $abc$40840$n4523
.sym 22354 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 22358 VexRiscv._zz_334_
.sym 22363 VexRiscv.CsrPlugin_mepc[7]
.sym 22364 $abc$40840$n3920
.sym 22365 $abc$40840$n4464
.sym 22366 VexRiscv._zz_200_[7]
.sym 22373 $abc$40840$n2572
.sym 22374 clk12_$glb_clk
.sym 22375 VexRiscv.reset_$glb_sr
.sym 22376 basesoc_uart_phy_tx_reg[3]
.sym 22377 basesoc_uart_phy_tx_reg[4]
.sym 22379 basesoc_uart_phy_tx_reg[5]
.sym 22381 basesoc_uart_phy_tx_reg[7]
.sym 22383 basesoc_uart_phy_tx_reg[6]
.sym 22390 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 22392 VexRiscv._zz_200_[1]
.sym 22393 VexRiscv.CsrPlugin_mepc[1]
.sym 22394 $abc$40840$n2656
.sym 22395 VexRiscv.CsrPlugin_mepc[15]
.sym 22397 $abc$40840$n5367_1
.sym 22398 VexRiscv._zz_188_
.sym 22399 VexRiscv.CsrPlugin_mepc[24]
.sym 22400 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 22430 basesoc_dat_w[1]
.sym 22435 $abc$40840$n2537
.sym 22450 basesoc_dat_w[1]
.sym 22496 $abc$40840$n2537
.sym 22497 clk12_$glb_clk
.sym 22498 sys_rst_$glb_sr
.sym 22504 VexRiscv.lastStagePc[19]
.sym 22508 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]
.sym 22512 clk12
.sym 22514 sys_rst
.sym 22518 $abc$40840$n5322_1
.sym 22627 VexRiscv._zz_129_[5]
.sym 22633 $PACKER_VCC_NET
.sym 22638 $PACKER_VCC_NET
.sym 22732 array_muxed0[3]
.sym 22735 basesoc_timer0_en_storage
.sym 22740 basesoc_dat_w[6]
.sym 22743 basesoc_adr[2]
.sym 22764 $abc$40840$n3864
.sym 22767 eventsourceprocess0_old_trigger
.sym 22774 eventmanager_status_w[0]
.sym 22777 $abc$40840$n2464
.sym 22782 $abc$40840$n2465
.sym 22783 basesoc_ctrl_reset_reset_r
.sym 22785 sys_rst
.sym 22818 $abc$40840$n2464
.sym 22827 eventsourceprocess0_old_trigger
.sym 22829 eventmanager_status_w[0]
.sym 22839 basesoc_ctrl_reset_reset_r
.sym 22840 $abc$40840$n3864
.sym 22841 sys_rst
.sym 22842 $abc$40840$n2464
.sym 22843 $abc$40840$n2465
.sym 22844 clk12_$glb_clk
.sym 22845 sys_rst_$glb_sr
.sym 22859 array_muxed1[9]
.sym 22860 array_muxed1[9]
.sym 22863 $abc$40840$n6514
.sym 22866 $abc$40840$n5880_1
.sym 22868 $abc$40840$n6494
.sym 22869 slave_sel_r[2]
.sym 22873 $abc$40840$n6520
.sym 22906 basesoc_timer0_en_storage
.sym 22907 eventmanager_pending_w[0]
.sym 22910 basesoc_adr[2]
.sym 22912 basesoc_adr[4]
.sym 22915 grant
.sym 22916 $abc$40840$n2431
.sym 22929 $abc$40840$n2445
.sym 22934 basesoc_ctrl_reset_reset_r
.sym 22990 basesoc_ctrl_reset_reset_r
.sym 23006 $abc$40840$n2445
.sym 23007 clk12_$glb_clk
.sym 23008 sys_rst_$glb_sr
.sym 23025 $abc$40840$n6498
.sym 23028 $abc$40840$n3864
.sym 23029 basesoc_timer0_reload_storage[14]
.sym 23030 $abc$40840$n6502
.sym 23033 $abc$40840$n5992
.sym 23034 basesoc_dat_w[4]
.sym 23035 basesoc_vexriscv_ibus_adr[0]
.sym 23036 $abc$40840$n3728
.sym 23038 array_muxed1[10]
.sym 23039 basesoc_dat_w[6]
.sym 23040 basesoc_timer0_en_storage
.sym 23041 basesoc_adr[2]
.sym 23043 basesoc_adr[4]
.sym 23051 $abc$40840$n3855
.sym 23053 basesoc_vexriscv_ibus_adr[0]
.sym 23056 $abc$40840$n3812
.sym 23057 array_muxed0[2]
.sym 23061 basesoc_we
.sym 23064 $abc$40840$n3833
.sym 23065 $abc$40840$n3728
.sym 23067 basesoc_adr[4]
.sym 23068 basesoc_vexriscv_dbus_adr[0]
.sym 23070 array_muxed0[4]
.sym 23072 $abc$40840$n3834
.sym 23073 sys_rst
.sym 23075 array_muxed1[6]
.sym 23080 grant
.sym 23084 array_muxed0[2]
.sym 23090 array_muxed0[4]
.sym 23096 $abc$40840$n3833
.sym 23097 $abc$40840$n3812
.sym 23098 sys_rst
.sym 23101 $abc$40840$n3855
.sym 23102 basesoc_we
.sym 23103 sys_rst
.sym 23104 $abc$40840$n3728
.sym 23108 grant
.sym 23109 basesoc_vexriscv_dbus_adr[0]
.sym 23110 basesoc_vexriscv_ibus_adr[0]
.sym 23120 basesoc_adr[4]
.sym 23121 $abc$40840$n3834
.sym 23128 array_muxed1[6]
.sym 23130 clk12_$glb_clk
.sym 23131 sys_rst_$glb_sr
.sym 23140 array_muxed0[13]
.sym 23143 array_muxed0[13]
.sym 23144 basesoc_adr[2]
.sym 23145 $abc$40840$n3855
.sym 23146 basesoc_adr[3]
.sym 23147 basesoc_we
.sym 23148 basesoc_adr[4]
.sym 23150 array_muxed0[5]
.sym 23151 VexRiscv._zz_170_[1]
.sym 23152 $abc$40840$n3812
.sym 23154 array_muxed0[0]
.sym 23156 $abc$40840$n3731
.sym 23158 $abc$40840$n3734
.sym 23159 basesoc_dat_w[5]
.sym 23160 basesoc_timer0_reload_storage[29]
.sym 23161 array_muxed0[0]
.sym 23162 $abc$40840$n3728
.sym 23164 $abc$40840$n6878
.sym 23165 basesoc_timer0_load_storage[11]
.sym 23166 $abc$40840$n3725
.sym 23167 basesoc_dat_w[6]
.sym 23174 basesoc_adr[4]
.sym 23176 $abc$40840$n3708
.sym 23180 basesoc_dat_w[6]
.sym 23181 basesoc_adr[2]
.sym 23182 basesoc_adr[4]
.sym 23184 $abc$40840$n3710
.sym 23190 $abc$40840$n3725
.sym 23191 $abc$40840$n2431
.sym 23194 basesoc_dat_w[4]
.sym 23198 basesoc_adr[3]
.sym 23203 basesoc_adr[1]
.sym 23204 basesoc_adr[0]
.sym 23209 basesoc_dat_w[6]
.sym 23212 basesoc_adr[2]
.sym 23213 basesoc_adr[3]
.sym 23215 $abc$40840$n3710
.sym 23218 basesoc_adr[4]
.sym 23219 $abc$40840$n3708
.sym 23224 $abc$40840$n3725
.sym 23226 basesoc_adr[4]
.sym 23230 basesoc_adr[0]
.sym 23233 basesoc_adr[1]
.sym 23236 basesoc_adr[1]
.sym 23239 basesoc_adr[0]
.sym 23245 basesoc_dat_w[4]
.sym 23249 basesoc_adr[0]
.sym 23250 basesoc_adr[1]
.sym 23252 $abc$40840$n2431
.sym 23253 clk12_$glb_clk
.sym 23254 sys_rst_$glb_sr
.sym 23263 $abc$40840$n3731
.sym 23264 basesoc_timer0_value[4]
.sym 23265 basesoc_timer0_load_storage[8]
.sym 23267 basesoc_timer0_load_storage[14]
.sym 23268 csrbankarray_csrbank0_buttons_ev_enable0_w[0]
.sym 23269 $abc$40840$n3734
.sym 23270 basesoc_adr[2]
.sym 23271 $abc$40840$n3725
.sym 23272 $abc$40840$n3787_1
.sym 23273 $abc$40840$n3820
.sym 23274 basesoc_timer0_value[12]
.sym 23275 $PACKER_GND_NET
.sym 23276 basesoc_adr[4]
.sym 23277 $abc$40840$n3731
.sym 23278 $abc$40840$n3855
.sym 23279 basesoc_timer0_eventmanager_storage
.sym 23280 array_muxed0[13]
.sym 23281 $abc$40840$n2435
.sym 23282 $abc$40840$n3831
.sym 23283 $PACKER_VCC_NET
.sym 23284 basesoc_adr[3]
.sym 23285 basesoc_dat_w[4]
.sym 23286 $abc$40840$n3734
.sym 23290 $abc$40840$n3728
.sym 23297 basesoc_timer0_load_storage[24]
.sym 23302 $abc$40840$n6827_1
.sym 23304 basesoc_adr[3]
.sym 23306 $abc$40840$n3820
.sym 23307 $abc$40840$n3831
.sym 23309 basesoc_timer0_reload_storage[14]
.sym 23310 basesoc_dat_w[7]
.sym 23311 basesoc_timer0_eventmanager_status_w
.sym 23312 sys_rst
.sym 23315 basesoc_adr[4]
.sym 23318 $abc$40840$n3708
.sym 23319 basesoc_dat_w[5]
.sym 23320 basesoc_timer0_reload_storage[29]
.sym 23321 basesoc_timer0_load_storage[29]
.sym 23322 basesoc_dat_w[3]
.sym 23323 $abc$40840$n2431
.sym 23324 $abc$40840$n6878
.sym 23326 $abc$40840$n3812
.sym 23327 $abc$40840$n3709_1
.sym 23329 basesoc_timer0_load_storage[29]
.sym 23330 basesoc_timer0_reload_storage[29]
.sym 23331 $abc$40840$n3831
.sym 23332 $abc$40840$n3820
.sym 23336 basesoc_timer0_eventmanager_status_w
.sym 23337 $abc$40840$n6878
.sym 23338 basesoc_timer0_reload_storage[14]
.sym 23344 basesoc_dat_w[3]
.sym 23349 basesoc_adr[3]
.sym 23350 $abc$40840$n3709_1
.sym 23354 basesoc_dat_w[7]
.sym 23359 $abc$40840$n3812
.sym 23361 $abc$40840$n3820
.sym 23362 sys_rst
.sym 23365 $abc$40840$n3708
.sym 23366 basesoc_timer0_load_storage[24]
.sym 23367 $abc$40840$n6827_1
.sym 23368 basesoc_adr[4]
.sym 23373 basesoc_dat_w[5]
.sym 23375 $abc$40840$n2431
.sym 23376 clk12_$glb_clk
.sym 23377 sys_rst_$glb_sr
.sym 23386 basesoc_timer0_load_storage[15]
.sym 23387 $abc$40840$n6857
.sym 23389 basesoc_vexriscv_ibus_adr[8]
.sym 23390 basesoc_dat_w[6]
.sym 23392 csrbankarray_interface5_bank_bus_dat_r[3]
.sym 23393 basesoc_timer0_load_storage[14]
.sym 23394 VexRiscv._zz_193_[11]
.sym 23397 $abc$40840$n3831
.sym 23399 basesoc_timer0_eventmanager_status_w
.sym 23400 basesoc_adr[2]
.sym 23401 $abc$40840$n3820
.sym 23403 $abc$40840$n2431
.sym 23405 $abc$40840$n3708
.sym 23406 grant
.sym 23409 $abc$40840$n2431
.sym 23410 basesoc_adr[3]
.sym 23411 basesoc_uart_rx_fifo_produce[2]
.sym 23419 $abc$40840$n6794_1
.sym 23420 basesoc_timer0_reload_storage[24]
.sym 23421 $abc$40840$n3802_1
.sym 23423 $abc$40840$n3730_1
.sym 23424 basesoc_uart_rx_fifo_level0[2]
.sym 23425 $abc$40840$n6172_1
.sym 23426 basesoc_adr[4]
.sym 23428 basesoc_uart_rx_fifo_level0[1]
.sym 23429 basesoc_timer0_load_storage[11]
.sym 23430 basesoc_uart_rx_fifo_level0[4]
.sym 23431 $abc$40840$n6178_1
.sym 23433 basesoc_timer0_en_storage
.sym 23434 basesoc_uart_rx_fifo_level0[0]
.sym 23436 $abc$40840$n6826
.sym 23437 basesoc_timer0_en_storage
.sym 23438 $abc$40840$n3725
.sym 23439 basesoc_timer0_eventmanager_storage
.sym 23440 basesoc_uart_phy_source_valid
.sym 23443 $PACKER_VCC_NET
.sym 23444 array_muxed0[3]
.sym 23445 basesoc_uart_rx_fifo_level0[3]
.sym 23448 basesoc_timer0_load_storage[8]
.sym 23454 array_muxed0[3]
.sym 23458 basesoc_timer0_reload_storage[24]
.sym 23459 $abc$40840$n3730_1
.sym 23460 $abc$40840$n3725
.sym 23461 basesoc_timer0_load_storage[8]
.sym 23464 basesoc_uart_rx_fifo_level0[1]
.sym 23465 basesoc_uart_rx_fifo_level0[2]
.sym 23466 basesoc_uart_rx_fifo_level0[0]
.sym 23467 basesoc_uart_rx_fifo_level0[3]
.sym 23470 basesoc_timer0_en_storage
.sym 23471 $abc$40840$n6172_1
.sym 23473 basesoc_timer0_load_storage[8]
.sym 23476 basesoc_uart_rx_fifo_level0[0]
.sym 23477 $PACKER_VCC_NET
.sym 23482 basesoc_timer0_load_storage[11]
.sym 23483 basesoc_timer0_en_storage
.sym 23484 $abc$40840$n6178_1
.sym 23488 $abc$40840$n6794_1
.sym 23489 $abc$40840$n6826
.sym 23490 basesoc_timer0_eventmanager_storage
.sym 23491 basesoc_adr[4]
.sym 23494 basesoc_uart_phy_source_valid
.sym 23495 $abc$40840$n3802_1
.sym 23497 basesoc_uart_rx_fifo_level0[4]
.sym 23499 clk12_$glb_clk
.sym 23500 sys_rst_$glb_sr
.sym 23509 $abc$40840$n6794_1
.sym 23510 array_muxed0[3]
.sym 23511 array_muxed0[3]
.sym 23513 basesoc_adr[3]
.sym 23515 basesoc_timer0_value[11]
.sym 23516 basesoc_dat_w[7]
.sym 23517 basesoc_adr[1]
.sym 23518 basesoc_dat_w[4]
.sym 23519 basesoc_adr[0]
.sym 23520 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 23521 basesoc_timer0_value[8]
.sym 23523 $abc$40840$n6902
.sym 23524 array_muxed0[4]
.sym 23526 basesoc_uart_phy_source_valid
.sym 23527 basesoc_timer0_load_storage[24]
.sym 23528 basesoc_timer0_value[24]
.sym 23529 basesoc_adr[2]
.sym 23530 array_muxed1[10]
.sym 23533 basesoc_timer0_en_storage
.sym 23535 basesoc_uart_rx_fifo_consume[3]
.sym 23536 basesoc_dat_w[6]
.sym 23544 $abc$40840$n2422
.sym 23548 $abc$40840$n3812
.sym 23549 basesoc_uart_rx_fifo_wrport_we
.sym 23552 basesoc_uart_rx_fifo_produce[2]
.sym 23557 basesoc_adr[4]
.sym 23562 basesoc_uart_rx_fifo_produce[1]
.sym 23563 basesoc_uart_rx_fifo_produce[0]
.sym 23565 $abc$40840$n3708
.sym 23569 basesoc_uart_rx_fifo_produce[3]
.sym 23570 sys_rst
.sym 23573 $PACKER_VCC_NET
.sym 23574 $nextpnr_ICESTORM_LC_14$O
.sym 23576 basesoc_uart_rx_fifo_produce[0]
.sym 23580 $auto$alumacc.cc:474:replace_alu$4081.C[2]
.sym 23582 basesoc_uart_rx_fifo_produce[1]
.sym 23586 $auto$alumacc.cc:474:replace_alu$4081.C[3]
.sym 23588 basesoc_uart_rx_fifo_produce[2]
.sym 23590 $auto$alumacc.cc:474:replace_alu$4081.C[2]
.sym 23594 basesoc_uart_rx_fifo_produce[3]
.sym 23596 $auto$alumacc.cc:474:replace_alu$4081.C[3]
.sym 23600 sys_rst
.sym 23602 basesoc_uart_rx_fifo_wrport_we
.sym 23607 basesoc_uart_rx_fifo_produce[0]
.sym 23608 $PACKER_VCC_NET
.sym 23612 basesoc_uart_rx_fifo_wrport_we
.sym 23617 sys_rst
.sym 23618 $abc$40840$n3812
.sym 23619 $abc$40840$n3708
.sym 23620 basesoc_adr[4]
.sym 23621 $abc$40840$n2422
.sym 23622 clk12_$glb_clk
.sym 23623 sys_rst_$glb_sr
.sym 23624 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 23625 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 23626 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 23627 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 23628 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 23629 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 23630 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 23631 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 23633 $abc$40840$n6100_1
.sym 23636 array_muxed0[8]
.sym 23640 $abc$40840$n2422
.sym 23642 $abc$40840$n6178_1
.sym 23643 basesoc_adr[3]
.sym 23645 $abc$40840$n3734
.sym 23646 basesoc_we
.sym 23647 array_muxed0[6]
.sym 23648 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 23649 VexRiscv.memory_MulDivIterativePlugin_div_result[5]
.sym 23650 basesoc_timer0_reload_storage[27]
.sym 23651 basesoc_timer0_reload_storage[29]
.sym 23653 VexRiscv._zz_199_[7]
.sym 23654 basesoc_uart_rx_fifo_do_read
.sym 23655 basesoc_dat_w[5]
.sym 23656 $abc$40840$n3731
.sym 23657 basesoc_timer0_reload_storage[29]
.sym 23658 $abc$40840$n3734
.sym 23659 basesoc_dat_w[6]
.sym 23665 basesoc_timer0_load_storage[29]
.sym 23668 basesoc_timer0_reload_storage[24]
.sym 23669 $abc$40840$n3734
.sym 23670 basesoc_adr[2]
.sym 23671 basesoc_timer0_eventmanager_status_w
.sym 23672 $abc$40840$n6923
.sym 23675 $abc$40840$n6214_1
.sym 23676 $abc$40840$n6908
.sym 23677 VexRiscv._zz_199_[7]
.sym 23681 basesoc_timer0_reload_storage[29]
.sym 23682 basesoc_adr[3]
.sym 23687 basesoc_timer0_load_storage[24]
.sym 23690 $abc$40840$n6204_1
.sym 23692 VexRiscv._zz_198_
.sym 23693 basesoc_timer0_en_storage
.sym 23694 $abc$40840$n6651
.sym 23704 basesoc_timer0_reload_storage[24]
.sym 23705 basesoc_timer0_eventmanager_status_w
.sym 23707 $abc$40840$n6908
.sym 23710 basesoc_timer0_eventmanager_status_w
.sym 23712 basesoc_timer0_reload_storage[29]
.sym 23713 $abc$40840$n6923
.sym 23716 $abc$40840$n6214_1
.sym 23717 basesoc_timer0_load_storage[29]
.sym 23718 basesoc_timer0_en_storage
.sym 23724 VexRiscv._zz_198_
.sym 23725 VexRiscv._zz_199_[7]
.sym 23728 basesoc_adr[3]
.sym 23729 $abc$40840$n3734
.sym 23730 basesoc_adr[2]
.sym 23734 $abc$40840$n6651
.sym 23740 basesoc_timer0_en_storage
.sym 23741 $abc$40840$n6204_1
.sym 23743 basesoc_timer0_load_storage[24]
.sym 23745 clk12_$glb_clk
.sym 23746 sys_rst_$glb_sr
.sym 23755 $abc$40840$n3615
.sym 23757 $abc$40840$n4939
.sym 23758 $abc$40840$n3615
.sym 23759 $PACKER_VCC_NET
.sym 23760 $abc$40840$n2435
.sym 23761 $abc$40840$n3733_1
.sym 23762 basesoc_ctrl_storage[29]
.sym 23763 basesoc_uart_tx_fifo_wrport_we
.sym 23764 basesoc_uart_phy_source_payload_data[1]
.sym 23765 basesoc_ctrl_storage[7]
.sym 23766 array_muxed0[7]
.sym 23767 basesoc_uart_rx_fifo_wrport_we
.sym 23768 $abc$40840$n6923
.sym 23769 $abc$40840$n2429
.sym 23770 basesoc_adr[1]
.sym 23771 basesoc_uart_phy_source_payload_data[5]
.sym 23772 VexRiscv.execute_to_memory_IS_DIV
.sym 23773 $abc$40840$n3647_1
.sym 23774 array_muxed1[13]
.sym 23775 basesoc_timer0_eventmanager_storage
.sym 23776 array_muxed0[13]
.sym 23777 basesoc_uart_phy_source_payload_data[7]
.sym 23778 VexRiscv._zz_198_
.sym 23779 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 23780 $PACKER_VCC_NET
.sym 23781 VexRiscv._zz_35_[5]
.sym 23782 basesoc_dat_w[4]
.sym 23788 VexRiscv.execute_to_memory_IS_DIV
.sym 23790 $abc$40840$n4260_1
.sym 23793 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 23794 VexRiscv._zz_198_
.sym 23796 VexRiscv.execute_to_memory_IS_DIV
.sym 23799 $abc$40840$n3647_1
.sym 23801 VexRiscv._zz_199_[12]
.sym 23802 $abc$40840$n4259
.sym 23803 VexRiscv.memory_arbitration_isValid
.sym 23806 $abc$40840$n233
.sym 23807 VexRiscv._zz_199_[11]
.sym 23808 $abc$40840$n4263
.sym 23809 VexRiscv.memory_MulDivIterativePlugin_div_result[5]
.sym 23810 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 23811 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 23814 VexRiscv.memory_MulDivIterativePlugin_div_result[6]
.sym 23815 $abc$40840$n4262_1
.sym 23816 VexRiscv._zz_170_[0]
.sym 23818 $abc$40840$n4278_1
.sym 23821 $abc$40840$n4262_1
.sym 23822 VexRiscv.execute_to_memory_IS_DIV
.sym 23823 VexRiscv.memory_arbitration_isValid
.sym 23824 VexRiscv.memory_MulDivIterativePlugin_div_result[6]
.sym 23827 $abc$40840$n4259
.sym 23828 VexRiscv.execute_to_memory_IS_DIV
.sym 23829 VexRiscv.memory_MulDivIterativePlugin_div_result[5]
.sym 23830 VexRiscv.memory_arbitration_isValid
.sym 23836 VexRiscv._zz_170_[0]
.sym 23839 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 23840 $abc$40840$n4263
.sym 23842 $abc$40840$n3647_1
.sym 23845 VexRiscv._zz_198_
.sym 23847 VexRiscv._zz_199_[12]
.sym 23852 VexRiscv._zz_198_
.sym 23853 VexRiscv._zz_199_[11]
.sym 23857 $abc$40840$n4260_1
.sym 23859 $abc$40840$n3647_1
.sym 23860 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 23864 $abc$40840$n3647_1
.sym 23865 $abc$40840$n4278_1
.sym 23866 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 23867 $abc$40840$n233
.sym 23868 clk12_$glb_clk
.sym 23878 $abc$40840$n4980
.sym 23881 $abc$40840$n4980
.sym 23882 VexRiscv._zz_35_[6]
.sym 23883 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[6]
.sym 23885 $abc$40840$n5880_1
.sym 23887 $abc$40840$n3725
.sym 23889 VexRiscv._zz_199_[12]
.sym 23891 basesoc_uart_tx_fifo_wrport_we
.sym 23892 $abc$40840$n5758
.sym 23894 basesoc_uart_phy_rx_reg[5]
.sym 23895 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 23896 $abc$40840$n2431
.sym 23897 $abc$40840$n4938_1
.sym 23898 grant
.sym 23899 VexRiscv._zz_129_[1]
.sym 23900 basesoc_dat_w[1]
.sym 23901 basesoc_dat_w[3]
.sym 23902 VexRiscv.CsrPlugin_mtval[24]
.sym 23903 $abc$40840$n4938_1
.sym 23904 basesoc_uart_phy_rx_reg[3]
.sym 23905 $abc$40840$n4938_1
.sym 23912 VexRiscv._zz_170_[1]
.sym 23914 VexRiscv.decode_to_execute_RS2[10]
.sym 23918 VexRiscv._zz_129_[5]
.sym 23920 VexRiscv._zz_170_[1]
.sym 23922 VexRiscv._zz_35_[22]
.sym 23923 VexRiscv._zz_129_[1]
.sym 23924 grant
.sym 23925 $abc$40840$n4764_1
.sym 23928 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 23931 VexRiscv.decode_to_execute_RS2[9]
.sym 23932 basesoc_vexriscv_dbus_adr[8]
.sym 23934 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 23935 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 23936 VexRiscv._zz_170_[0]
.sym 23938 VexRiscv.decode_to_execute_RS2[13]
.sym 23939 VexRiscv._zz_129_[2]
.sym 23940 $abc$40840$n4378
.sym 23942 basesoc_vexriscv_ibus_adr[8]
.sym 23945 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 23950 basesoc_vexriscv_dbus_adr[8]
.sym 23951 grant
.sym 23953 basesoc_vexriscv_ibus_adr[8]
.sym 23957 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 23962 VexRiscv._zz_170_[1]
.sym 23963 VexRiscv._zz_170_[0]
.sym 23964 VexRiscv._zz_129_[1]
.sym 23965 VexRiscv.decode_to_execute_RS2[9]
.sym 23968 VexRiscv._zz_35_[22]
.sym 23969 $abc$40840$n4764_1
.sym 23970 $abc$40840$n4378
.sym 23974 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 23980 VexRiscv._zz_170_[0]
.sym 23981 VexRiscv._zz_129_[2]
.sym 23982 VexRiscv._zz_170_[1]
.sym 23983 VexRiscv.decode_to_execute_RS2[10]
.sym 23986 VexRiscv._zz_170_[1]
.sym 23987 VexRiscv._zz_170_[0]
.sym 23988 VexRiscv._zz_129_[5]
.sym 23989 VexRiscv.decode_to_execute_RS2[13]
.sym 23990 $abc$40840$n8283_$glb_ce
.sym 23991 clk12_$glb_clk
.sym 24001 VexRiscv._zz_193_[21]
.sym 24002 VexRiscv._zz_35_[22]
.sym 24003 basesoc_dat_w[6]
.sym 24004 $abc$40840$n6675
.sym 24005 basesoc_dat_w[7]
.sym 24006 VexRiscv._zz_194_[13]
.sym 24007 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[18]
.sym 24008 VexRiscv._zz_35_[22]
.sym 24009 VexRiscv.memory_arbitration_isValid
.sym 24010 VexRiscv.decode_to_execute_RS2[10]
.sym 24011 basesoc_uart_tx_fifo_wrport_we
.sym 24013 $abc$40840$n4861
.sym 24014 basesoc_timer0_reload_storage[27]
.sym 24015 VexRiscv.memory_arbitration_isValid
.sym 24016 VexRiscv.decode_to_execute_RS2[10]
.sym 24017 VexRiscv.decode_to_execute_RS2[9]
.sym 24018 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 24019 $abc$40840$n3615
.sym 24020 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 24021 basesoc_adr[2]
.sym 24023 sys_rst
.sym 24024 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 24025 $abc$40840$n4677
.sym 24026 array_muxed1[10]
.sym 24027 $abc$40840$n4593_1
.sym 24034 $abc$40840$n4593_1
.sym 24035 $abc$40840$n4982_1
.sym 24037 $abc$40840$n4488
.sym 24042 VexRiscv._zz_35_[6]
.sym 24043 $abc$40840$n4962
.sym 24048 VexRiscv._zz_198_
.sym 24050 VexRiscv._zz_199_[19]
.sym 24052 $abc$40840$n2326
.sym 24053 VexRiscv._zz_35_[5]
.sym 24054 basesoc_uart_phy_rx_reg[5]
.sym 24056 VexRiscv._zz_35_[11]
.sym 24057 $abc$40840$n4938_1
.sym 24058 basesoc_uart_phy_rx_reg[7]
.sym 24060 $abc$40840$n4958
.sym 24061 $abc$40840$n4378
.sym 24064 VexRiscv._zz_35_[11]
.sym 24065 $abc$40840$n4938_1
.sym 24067 basesoc_uart_phy_rx_reg[5]
.sym 24073 $abc$40840$n4488
.sym 24075 VexRiscv._zz_35_[6]
.sym 24076 $abc$40840$n4378
.sym 24080 VexRiscv._zz_35_[5]
.sym 24081 $abc$40840$n4938_1
.sym 24082 $abc$40840$n4958
.sym 24085 basesoc_uart_phy_rx_reg[7]
.sym 24091 $abc$40840$n4593_1
.sym 24093 $abc$40840$n4378
.sym 24094 VexRiscv._zz_35_[11]
.sym 24097 VexRiscv._zz_35_[6]
.sym 24099 $abc$40840$n4938_1
.sym 24100 $abc$40840$n4962
.sym 24103 VexRiscv._zz_199_[19]
.sym 24104 VexRiscv._zz_198_
.sym 24110 $abc$40840$n4938_1
.sym 24111 $abc$40840$n4982_1
.sym 24112 VexRiscv._zz_35_[11]
.sym 24113 $abc$40840$n2326
.sym 24114 clk12_$glb_clk
.sym 24115 sys_rst_$glb_sr
.sym 24124 basesoc_adr[2]
.sym 24125 VexRiscv.memory_MulDivIterativePlugin_div_result[29]
.sym 24127 basesoc_adr[2]
.sym 24128 $abc$40840$n4468_1
.sym 24129 $abc$40840$n4962
.sym 24131 VexRiscv._zz_170_[1]
.sym 24132 VexRiscv._zz_151_[5]
.sym 24133 $abc$40840$n4488
.sym 24134 $abc$40840$n4957_1
.sym 24136 $abc$40840$n6823
.sym 24137 VexRiscv._zz_151_[4]
.sym 24138 $abc$40840$n233
.sym 24140 basesoc_dat_w[6]
.sym 24142 basesoc_timer0_reload_storage[27]
.sym 24143 $abc$40840$n3734
.sym 24144 $abc$40840$n5690
.sym 24145 VexRiscv._zz_199_[7]
.sym 24146 $abc$40840$n4093
.sym 24147 $abc$40840$n4378
.sym 24148 VexRiscv.decode_to_execute_RS2[17]
.sym 24149 $abc$40840$n5772
.sym 24150 VexRiscv.decode_to_execute_RS2[29]
.sym 24151 basesoc_dat_w[5]
.sym 24157 VexRiscv._zz_288_[11]
.sym 24159 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 24162 $abc$40840$n6750_1
.sym 24163 $abc$40840$n4772_1
.sym 24164 $abc$40840$n4986_1
.sym 24166 VexRiscv._zz_151_[12]
.sym 24168 VexRiscv._zz_35_[18]
.sym 24170 $abc$40840$n6821
.sym 24171 VexRiscv._zz_288_[12]
.sym 24172 $abc$40840$n4093
.sym 24173 $abc$40840$n4938_1
.sym 24174 $abc$40840$n4345
.sym 24176 VexRiscv._zz_151_[11]
.sym 24177 $abc$40840$n4347
.sym 24178 VexRiscv._zz_292_
.sym 24180 VexRiscv._zz_35_[12]
.sym 24181 user_btn0
.sym 24183 sys_rst
.sym 24184 $abc$40840$n2471
.sym 24185 $abc$40840$n5010
.sym 24186 $abc$40840$n3932
.sym 24188 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 24190 $abc$40840$n4772_1
.sym 24191 $abc$40840$n4345
.sym 24192 $abc$40840$n3932
.sym 24193 $abc$40840$n6750_1
.sym 24197 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 24198 VexRiscv._zz_288_[12]
.sym 24199 VexRiscv._zz_151_[12]
.sym 24203 sys_rst
.sym 24204 $abc$40840$n6821
.sym 24205 user_btn0
.sym 24209 VexRiscv._zz_288_[11]
.sym 24210 VexRiscv._zz_151_[11]
.sym 24211 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 24214 $abc$40840$n4938_1
.sym 24215 $abc$40840$n5010
.sym 24216 VexRiscv._zz_35_[18]
.sym 24220 $abc$40840$n4986_1
.sym 24222 VexRiscv._zz_35_[12]
.sym 24223 $abc$40840$n4938_1
.sym 24226 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 24228 $abc$40840$n4347
.sym 24233 $abc$40840$n4093
.sym 24234 VexRiscv._zz_292_
.sym 24236 $abc$40840$n2471
.sym 24237 clk12_$glb_clk
.sym 24251 VexRiscv._zz_288_[11]
.sym 24252 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 24253 $abc$40840$n5049_1
.sym 24254 VexRiscv._zz_288_[7]
.sym 24255 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 24256 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 24257 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 24259 $abc$40840$n4379_1
.sym 24260 VexRiscv._zz_199_[8]
.sym 24261 $PACKER_VCC_NET
.sym 24262 VexRiscv._zz_199_[16]
.sym 24263 $abc$40840$n5053
.sym 24264 $abc$40840$n3647_1
.sym 24266 $PACKER_VCC_NET
.sym 24268 $abc$40840$n5009
.sym 24269 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 24270 basesoc_dat_w[4]
.sym 24272 array_muxed0[13]
.sym 24273 VexRiscv.decode_to_execute_RS2[22]
.sym 24274 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 24280 VexRiscv._zz_288_[17]
.sym 24281 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 24284 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 24286 VexRiscv._zz_288_[22]
.sym 24288 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 24289 VexRiscv._zz_151_[17]
.sym 24290 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 24292 VexRiscv._zz_288_[19]
.sym 24294 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 24295 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 24296 VexRiscv._zz_151_[22]
.sym 24298 VexRiscv._zz_151_[13]
.sym 24300 VexRiscv._zz_151_[19]
.sym 24304 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 24307 VexRiscv.execute_LightShifterPlugin_isActive
.sym 24315 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 24319 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 24325 VexRiscv._zz_151_[22]
.sym 24326 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 24327 VexRiscv._zz_288_[22]
.sym 24332 VexRiscv.execute_LightShifterPlugin_isActive
.sym 24333 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 24334 VexRiscv._zz_151_[13]
.sym 24337 VexRiscv._zz_151_[17]
.sym 24338 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 24339 VexRiscv._zz_288_[17]
.sym 24345 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 24349 VexRiscv._zz_151_[19]
.sym 24350 VexRiscv._zz_288_[19]
.sym 24351 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 24357 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 24359 $abc$40840$n8283_$glb_ce
.sym 24360 clk12_$glb_clk
.sym 24370 VexRiscv._zz_288_[17]
.sym 24374 basesoc_vexriscv_dbus_adr[15]
.sym 24375 VexRiscv._zz_151_[17]
.sym 24378 $abc$40840$n6750_1
.sym 24379 VexRiscv._zz_199_[11]
.sym 24380 $abc$40840$n4742_1
.sym 24381 $abc$40840$n3725
.sym 24382 $abc$40840$n3710
.sym 24383 VexRiscv._zz_151_[16]
.sym 24384 VexRiscv.decode_to_execute_RS2[12]
.sym 24385 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 24386 VexRiscv._zz_151_[19]
.sym 24387 VexRiscv.CsrPlugin_mtval[24]
.sym 24388 VexRiscv._zz_151_[12]
.sym 24389 $abc$40840$n4938_1
.sym 24390 $abc$40840$n4938_1
.sym 24391 VexRiscv._zz_151_[10]
.sym 24392 basesoc_dat_w[1]
.sym 24393 $abc$40840$n2431
.sym 24394 basesoc_dat_w[3]
.sym 24395 grant
.sym 24396 basesoc_uart_phy_rx_reg[3]
.sym 24397 VexRiscv._zz_151_[9]
.sym 24405 $abc$40840$n2443
.sym 24406 $abc$40840$n4608_1
.sym 24407 $abc$40840$n4638
.sym 24410 basesoc_dat_w[7]
.sym 24411 VexRiscv._zz_288_[29]
.sym 24412 VexRiscv._zz_151_[29]
.sym 24415 $abc$40840$n6762
.sym 24416 VexRiscv.decode_to_execute_RS2[10]
.sym 24417 $abc$40840$n4678
.sym 24419 $abc$40840$n4345
.sym 24420 basesoc_dat_w[3]
.sym 24422 VexRiscv._zz_197_
.sym 24427 $abc$40840$n4361_1
.sym 24428 VexRiscv.decode_to_execute_RS2[9]
.sym 24429 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 24430 $abc$40840$n4347
.sym 24434 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 24436 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 24438 VexRiscv._zz_151_[29]
.sym 24439 VexRiscv._zz_288_[29]
.sym 24442 basesoc_dat_w[3]
.sym 24448 VexRiscv.decode_to_execute_RS2[10]
.sym 24451 VexRiscv._zz_197_
.sym 24456 VexRiscv._zz_197_
.sym 24457 VexRiscv.decode_to_execute_RS2[9]
.sym 24460 $abc$40840$n4638
.sym 24461 $abc$40840$n4608_1
.sym 24463 $abc$40840$n4361_1
.sym 24466 $abc$40840$n4361_1
.sym 24467 $abc$40840$n4638
.sym 24468 $abc$40840$n4678
.sym 24475 basesoc_dat_w[7]
.sym 24478 $abc$40840$n6762
.sym 24479 $abc$40840$n4347
.sym 24480 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 24481 $abc$40840$n4345
.sym 24482 $abc$40840$n2443
.sym 24483 clk12_$glb_clk
.sym 24484 sys_rst_$glb_sr
.sym 24494 $abc$40840$n5686
.sym 24495 VexRiscv._zz_151_[28]
.sym 24497 VexRiscv.decode_to_execute_RS2[8]
.sym 24498 VexRiscv._zz_151_[29]
.sym 24499 $abc$40840$n4775_1
.sym 24501 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 24502 $abc$40840$n4408_1
.sym 24503 $abc$40840$n3615
.sym 24504 VexRiscv._zz_199_[10]
.sym 24506 VexRiscv._zz_151_[29]
.sym 24507 $abc$40840$n4637
.sym 24508 VexRiscv._zz_49_[0]
.sym 24509 $abc$40840$n4095
.sym 24510 $abc$40840$n3615
.sym 24511 VexRiscv._zz_151_[21]
.sym 24512 VexRiscv._zz_199_[29]
.sym 24513 $abc$40840$n4361_1
.sym 24515 $abc$40840$n4166
.sym 24516 $abc$40840$n4677
.sym 24518 $abc$40840$n6769_1
.sym 24519 VexRiscv._zz_151_[20]
.sym 24520 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 24526 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 24527 $abc$40840$n4095
.sym 24528 $abc$40840$n6767_1
.sym 24529 $abc$40840$n4092
.sym 24531 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 24532 $abc$40840$n4873_1
.sym 24534 VexRiscv._zz_151_[10]
.sym 24535 $abc$40840$n4840_1
.sym 24538 VexRiscv._zz_49_[1]
.sym 24539 VexRiscv._zz_49_[0]
.sym 24540 $abc$40840$n4345
.sym 24541 $abc$40840$n4166
.sym 24542 VexRiscv._zz_199_[10]
.sym 24544 VexRiscv.execute_LightShifterPlugin_isActive
.sym 24545 $abc$40840$n4361_1
.sym 24546 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 24547 $abc$40840$n4347
.sym 24548 VexRiscv._zz_151_[28]
.sym 24552 VexRiscv.execute_LightShifterPlugin_isActive
.sym 24553 $abc$40840$n2431
.sym 24554 VexRiscv._zz_151_[29]
.sym 24556 basesoc_ctrl_reset_reset_r
.sym 24559 VexRiscv._zz_199_[10]
.sym 24562 $abc$40840$n4092
.sym 24565 basesoc_ctrl_reset_reset_r
.sym 24571 $abc$40840$n4166
.sym 24572 VexRiscv._zz_151_[29]
.sym 24573 VexRiscv._zz_49_[0]
.sym 24574 VexRiscv._zz_49_[1]
.sym 24577 VexRiscv._zz_151_[10]
.sym 24579 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 24580 VexRiscv.execute_LightShifterPlugin_isActive
.sym 24583 VexRiscv._zz_151_[28]
.sym 24584 $abc$40840$n4095
.sym 24585 VexRiscv._zz_49_[0]
.sym 24586 VexRiscv._zz_49_[1]
.sym 24590 $abc$40840$n4873_1
.sym 24591 $abc$40840$n4361_1
.sym 24592 $abc$40840$n4840_1
.sym 24595 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 24596 VexRiscv._zz_151_[29]
.sym 24598 VexRiscv.execute_LightShifterPlugin_isActive
.sym 24601 $abc$40840$n4345
.sym 24602 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 24603 $abc$40840$n4347
.sym 24604 $abc$40840$n6767_1
.sym 24605 $abc$40840$n2431
.sym 24606 clk12_$glb_clk
.sym 24607 sys_rst_$glb_sr
.sym 24616 VexRiscv._zz_319_
.sym 24617 $abc$40840$n4506
.sym 24618 $abc$40840$n5070_1
.sym 24619 array_muxed0[13]
.sym 24620 $abc$40840$n4110
.sym 24621 VexRiscv._zz_170_[1]
.sym 24622 $abc$40840$n233
.sym 24623 $abc$40840$n233
.sym 24624 $abc$40840$n6037_1
.sym 24625 $abc$40840$n3932
.sym 24626 $abc$40840$n4906
.sym 24627 VexRiscv._zz_49_[0]
.sym 24628 VexRiscv._zz_129_[5]
.sym 24629 VexRiscv._zz_199_[5]
.sym 24630 basesoc_we
.sym 24631 $abc$40840$n4840_1
.sym 24632 VexRiscv.decode_to_execute_RS2[17]
.sym 24634 VexRiscv.decode_to_execute_RS2[29]
.sym 24636 VexRiscv._zz_151_[12]
.sym 24637 VexRiscv._zz_49_[1]
.sym 24638 basesoc_dat_w[5]
.sym 24639 $abc$40840$n233
.sym 24640 basesoc_dat_w[6]
.sym 24641 VexRiscv._zz_199_[7]
.sym 24642 $abc$40840$n4093
.sym 24643 VexRiscv._zz_129_[7]
.sym 24651 VexRiscv._zz_44_[1]
.sym 24652 $abc$40840$n4379_1
.sym 24653 VexRiscv._zz_36_[17]
.sym 24654 $abc$40840$n4890
.sym 24655 $abc$40840$n4682
.sym 24656 $abc$40840$n6768
.sym 24657 VexRiscv._zz_199_[12]
.sym 24659 VexRiscv._zz_44_[1]
.sym 24660 $abc$40840$n4877_1
.sym 24661 VexRiscv._zz_36_[17]
.sym 24662 $abc$40840$n5005
.sym 24663 VexRiscv._zz_44_[0]
.sym 24664 $abc$40840$n4379_1
.sym 24666 VexRiscv._zz_36_[29]
.sym 24667 $abc$40840$n6770_1
.sym 24669 $abc$40840$n3932
.sym 24673 $abc$40840$n3926
.sym 24674 $abc$40840$n4939
.sym 24677 $abc$40840$n5053
.sym 24678 $abc$40840$n6769_1
.sym 24680 VexRiscv._zz_170_[0]
.sym 24682 $abc$40840$n5005
.sym 24683 VexRiscv._zz_36_[17]
.sym 24684 $abc$40840$n4939
.sym 24688 $abc$40840$n3926
.sym 24690 $abc$40840$n4890
.sym 24691 $abc$40840$n6770_1
.sym 24694 $abc$40840$n6769_1
.sym 24696 $abc$40840$n3932
.sym 24697 $abc$40840$n6768
.sym 24700 VexRiscv._zz_44_[1]
.sym 24702 VexRiscv._zz_44_[0]
.sym 24706 $abc$40840$n4682
.sym 24708 VexRiscv._zz_36_[17]
.sym 24709 $abc$40840$n4379_1
.sym 24713 $abc$40840$n4379_1
.sym 24714 VexRiscv._zz_36_[29]
.sym 24715 $abc$40840$n4877_1
.sym 24718 VexRiscv._zz_170_[0]
.sym 24719 VexRiscv._zz_199_[12]
.sym 24720 VexRiscv._zz_44_[1]
.sym 24721 VexRiscv._zz_44_[0]
.sym 24724 VexRiscv._zz_36_[29]
.sym 24726 $abc$40840$n5053
.sym 24727 $abc$40840$n4939
.sym 24728 $abc$40840$n2592_$glb_ce
.sym 24729 clk12_$glb_clk
.sym 24739 VexRiscv._zz_151_[1]
.sym 24740 $abc$40840$n5728
.sym 24741 basesoc_vexriscv_dbus_adr[3]
.sym 24742 VexRiscv._zz_151_[1]
.sym 24743 VexRiscv._zz_199_[17]
.sym 24744 VexRiscv._zz_44_[1]
.sym 24745 VexRiscv.decode_to_execute_RS2[29]
.sym 24746 VexRiscv._zz_197_
.sym 24747 $PACKER_VCC_NET
.sym 24748 $abc$40840$n4379_1
.sym 24749 VexRiscv.decode_to_execute_RS2[10]
.sym 24751 VexRiscv._zz_44_[0]
.sym 24752 $abc$40840$n4379_1
.sym 24753 VexRiscv.decode_to_execute_RS2[17]
.sym 24754 VexRiscv._zz_170_[0]
.sym 24755 $abc$40840$n4808
.sym 24758 $abc$40840$n6657_1
.sym 24759 array_muxed0[13]
.sym 24760 VexRiscv.decode_to_execute_RS2[17]
.sym 24761 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 24762 basesoc_dat_w[4]
.sym 24763 $abc$40840$n5053
.sym 24765 $abc$40840$n6655
.sym 24766 VexRiscv._zz_199_[29]
.sym 24772 $abc$40840$n4090
.sym 24773 VexRiscv._zz_36_[29]
.sym 24774 $abc$40840$n4148
.sym 24778 $abc$40840$n4095
.sym 24779 VexRiscv._zz_199_[29]
.sym 24780 VexRiscv._zz_151_[16]
.sym 24781 VexRiscv._zz_151_[17]
.sym 24783 $abc$40840$n4153
.sym 24785 $abc$40840$n4093
.sym 24786 $abc$40840$n4146
.sym 24787 $abc$40840$n4152
.sym 24790 VexRiscv._zz_44_[1]
.sym 24791 $abc$40840$n6655
.sym 24792 VexRiscv._zz_151_[4]
.sym 24793 VexRiscv._zz_44_[0]
.sym 24794 VexRiscv._zz_151_[9]
.sym 24795 VexRiscv._zz_151_[28]
.sym 24796 VexRiscv._zz_151_[12]
.sym 24797 grant
.sym 24798 $abc$40840$n4089
.sym 24799 $abc$40840$n233
.sym 24800 $abc$40840$n4145
.sym 24801 basesoc_vexriscv_ibus_adr[3]
.sym 24802 basesoc_vexriscv_dbus_adr[3]
.sym 24803 VexRiscv._zz_286_[9]
.sym 24805 VexRiscv._zz_151_[9]
.sym 24807 $abc$40840$n4093
.sym 24812 basesoc_vexriscv_ibus_adr[3]
.sym 24813 basesoc_vexriscv_dbus_adr[3]
.sym 24814 grant
.sym 24818 VexRiscv._zz_36_[29]
.sym 24823 VexRiscv._zz_151_[28]
.sym 24824 $abc$40840$n4090
.sym 24825 $abc$40840$n4089
.sym 24826 $abc$40840$n4095
.sym 24829 $abc$40840$n4148
.sym 24830 $abc$40840$n4146
.sym 24831 VexRiscv._zz_151_[17]
.sym 24832 VexRiscv._zz_151_[12]
.sym 24835 $abc$40840$n6655
.sym 24836 $abc$40840$n4152
.sym 24837 $abc$40840$n4145
.sym 24838 VexRiscv._zz_151_[4]
.sym 24841 VexRiscv._zz_286_[9]
.sym 24842 VexRiscv._zz_44_[0]
.sym 24843 VexRiscv._zz_44_[1]
.sym 24844 VexRiscv._zz_199_[29]
.sym 24847 VexRiscv._zz_151_[16]
.sym 24850 $abc$40840$n4153
.sym 24851 $abc$40840$n233
.sym 24852 clk12_$glb_clk
.sym 24862 basesoc_vexriscv_ibus_adr[8]
.sym 24865 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 24866 VexRiscv._zz_151_[16]
.sym 24867 VexRiscv._zz_151_[17]
.sym 24868 $abc$40840$n4144
.sym 24869 VexRiscv.decode_to_execute_RS2[11]
.sym 24870 $abc$40840$n4148
.sym 24871 $abc$40840$n4153
.sym 24872 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 24873 $PACKER_VCC_NET
.sym 24875 csrbankarray_interface1_bank_bus_dat_r[3]
.sym 24876 user_btn1
.sym 24877 VexRiscv._zz_151_[15]
.sym 24878 VexRiscv._zz_151_[19]
.sym 24879 VexRiscv.CsrPlugin_mtval[24]
.sym 24881 VexRiscv._zz_151_[28]
.sym 24882 basesoc_dat_w[3]
.sym 24883 grant
.sym 24884 $abc$40840$n3926
.sym 24885 VexRiscv._zz_151_[20]
.sym 24886 $abc$40840$n235
.sym 24887 VexRiscv._zz_286_[8]
.sym 24888 VexRiscv.lastStagePc[21]
.sym 24889 basesoc_dat_w[1]
.sym 24895 $abc$40840$n4458
.sym 24896 VexRiscv._zz_286_[1]
.sym 24898 $abc$40840$n4088
.sym 24899 VexRiscv._zz_42_[1]
.sym 24901 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 24902 VexRiscv._zz_199_[21]
.sym 24903 $abc$40840$n3935
.sym 24906 $abc$40840$n4098
.sym 24907 VexRiscv._zz_151_[4]
.sym 24909 VexRiscv._zz_42_[0]
.sym 24910 $abc$40840$n4408_1
.sym 24911 VexRiscv._zz_44_[0]
.sym 24912 VexRiscv.decode_to_execute_RS2[9]
.sym 24913 VexRiscv._zz_286_[9]
.sym 24915 $abc$40840$n4459_1
.sym 24917 $abc$40840$n4094
.sym 24918 $abc$40840$n6657_1
.sym 24919 VexRiscv._zz_41_[9]
.sym 24921 $abc$40840$n4345
.sym 24923 VexRiscv._zz_151_[3]
.sym 24925 $abc$40840$n6655
.sym 24926 VexRiscv._zz_44_[1]
.sym 24929 $abc$40840$n6655
.sym 24930 $abc$40840$n4459_1
.sym 24931 VexRiscv._zz_151_[4]
.sym 24934 $abc$40840$n4345
.sym 24935 $abc$40840$n4458
.sym 24936 $abc$40840$n6655
.sym 24937 $abc$40840$n4408_1
.sym 24940 VexRiscv._zz_44_[1]
.sym 24941 VexRiscv._zz_286_[1]
.sym 24942 VexRiscv._zz_44_[0]
.sym 24943 VexRiscv._zz_199_[21]
.sym 24946 VexRiscv._zz_151_[3]
.sym 24948 $abc$40840$n6657_1
.sym 24954 $abc$40840$n4098
.sym 24955 $abc$40840$n4088
.sym 24958 VexRiscv._zz_41_[9]
.sym 24959 $abc$40840$n4094
.sym 24960 $abc$40840$n3935
.sym 24964 VexRiscv._zz_286_[9]
.sym 24965 VexRiscv.decode_to_execute_RS2[9]
.sym 24966 VexRiscv._zz_42_[1]
.sym 24967 VexRiscv._zz_42_[0]
.sym 24971 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 24974 $abc$40840$n2592_$glb_ce
.sym 24975 clk12_$glb_clk
.sym 24989 $abc$40840$n3935
.sym 24991 $abc$40840$n4187
.sym 24992 VexRiscv._zz_286_[6]
.sym 24993 VexRiscv._zz_285_[3]
.sym 24995 VexRiscv._zz_42_[1]
.sym 24996 $abc$40840$n4347
.sym 24997 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 24998 VexRiscv._zz_199_[21]
.sym 24999 $abc$40840$n4087
.sym 25000 VexRiscv._zz_286_[1]
.sym 25001 $abc$40840$n4459_1
.sym 25002 VexRiscv._zz_151_[21]
.sym 25003 VexRiscv._zz_151_[26]
.sym 25004 $abc$40840$n4361_1
.sym 25005 VexRiscv._zz_41_[9]
.sym 25006 $abc$40840$n3615
.sym 25007 VexRiscv._zz_151_[28]
.sym 25008 $abc$40840$n4412_1
.sym 25009 VexRiscv._zz_151_[3]
.sym 25010 $abc$40840$n6769_1
.sym 25011 VexRiscv._zz_151_[20]
.sym 25012 VexRiscv._zz_41_[12]
.sym 25018 $abc$40840$n4808
.sym 25019 VexRiscv._zz_199_[28]
.sym 25020 VexRiscv._zz_44_[1]
.sym 25023 VexRiscv._zz_44_[0]
.sym 25024 $abc$40840$n4412_1
.sym 25028 $abc$40840$n4361_1
.sym 25029 VexRiscv._zz_151_[24]
.sym 25030 VexRiscv._zz_286_[0]
.sym 25032 VexRiscv._zz_170_[0]
.sym 25033 VexRiscv._zz_199_[20]
.sym 25035 $abc$40840$n4455
.sym 25036 $abc$40840$n2572
.sym 25037 $abc$40840$n4466_1
.sym 25038 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 25039 VexRiscv.CsrPlugin_mtval[24]
.sym 25040 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 25041 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 25042 VexRiscv._zz_151_[16]
.sym 25045 VexRiscv.execute_LightShifterPlugin_isActive
.sym 25047 VexRiscv._zz_286_[8]
.sym 25048 VexRiscv._zz_170_[1]
.sym 25049 $abc$40840$n4809_1
.sym 25051 $abc$40840$n4809_1
.sym 25052 $abc$40840$n4466_1
.sym 25054 VexRiscv.CsrPlugin_mtval[24]
.sym 25057 VexRiscv._zz_286_[0]
.sym 25058 VexRiscv._zz_199_[20]
.sym 25059 VexRiscv._zz_44_[0]
.sym 25060 VexRiscv._zz_44_[1]
.sym 25063 VexRiscv._zz_151_[24]
.sym 25064 VexRiscv._zz_170_[1]
.sym 25065 $abc$40840$n4808
.sym 25066 VexRiscv._zz_170_[0]
.sym 25070 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 25076 $abc$40840$n4455
.sym 25077 $abc$40840$n4412_1
.sym 25078 $abc$40840$n4361_1
.sym 25083 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 25087 VexRiscv.execute_LightShifterPlugin_isActive
.sym 25088 VexRiscv._zz_151_[16]
.sym 25089 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 25093 VexRiscv._zz_199_[28]
.sym 25094 VexRiscv._zz_286_[8]
.sym 25095 VexRiscv._zz_44_[0]
.sym 25096 VexRiscv._zz_44_[1]
.sym 25097 $abc$40840$n2572
.sym 25098 clk12_$glb_clk
.sym 25099 VexRiscv.reset_$glb_sr
.sym 25112 $abc$40840$n4626_1
.sym 25113 VexRiscv._zz_151_[4]
.sym 25114 $abc$40840$n233
.sym 25115 VexRiscv._zz_286_[7]
.sym 25116 VexRiscv._zz_41_[22]
.sym 25117 VexRiscv.execute_LightShifterPlugin_isActive
.sym 25118 VexRiscv._zz_286_[0]
.sym 25119 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 25120 VexRiscv._zz_200_[16]
.sym 25121 VexRiscv._zz_151_[13]
.sym 25122 $abc$40840$n4454_1
.sym 25123 $abc$40840$n3932
.sym 25124 VexRiscv._zz_49_[1]
.sym 25125 basesoc_dat_w[6]
.sym 25127 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 25128 VexRiscv._zz_199_[7]
.sym 25129 basesoc_dat_w[5]
.sym 25130 VexRiscv._zz_129_[7]
.sym 25131 VexRiscv._zz_47_[1]
.sym 25134 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 25135 VexRiscv._zz_151_[28]
.sym 25141 VexRiscv._zz_151_[22]
.sym 25142 count[1]
.sym 25143 $abc$40840$n3611
.sym 25144 $abc$40840$n6665
.sym 25146 $abc$40840$n6669
.sym 25147 $abc$40840$n3616
.sym 25148 count[4]
.sym 25149 $abc$40840$n3620
.sym 25151 $abc$40840$n6663
.sym 25152 count[3]
.sym 25153 $abc$40840$n6667
.sym 25154 count[2]
.sym 25156 $abc$40840$n4776_1
.sym 25157 $abc$40840$n3622
.sym 25158 VexRiscv._zz_170_[0]
.sym 25161 $abc$40840$n6675
.sym 25162 $abc$40840$n3621
.sym 25165 VexRiscv._zz_170_[1]
.sym 25168 $PACKER_VCC_NET
.sym 25174 $abc$40840$n3616
.sym 25175 $abc$40840$n3620
.sym 25176 $abc$40840$n3622
.sym 25177 $abc$40840$n3621
.sym 25180 count[4]
.sym 25181 count[3]
.sym 25182 count[1]
.sym 25183 count[2]
.sym 25186 $abc$40840$n6675
.sym 25188 $abc$40840$n3611
.sym 25194 $abc$40840$n6665
.sym 25195 $abc$40840$n3611
.sym 25198 $abc$40840$n4776_1
.sym 25199 VexRiscv._zz_170_[1]
.sym 25200 VexRiscv._zz_151_[22]
.sym 25201 VexRiscv._zz_170_[0]
.sym 25204 $abc$40840$n6663
.sym 25205 $abc$40840$n3611
.sym 25211 $abc$40840$n6669
.sym 25212 $abc$40840$n3611
.sym 25216 $abc$40840$n6667
.sym 25219 $abc$40840$n3611
.sym 25220 $PACKER_VCC_NET
.sym 25221 clk12_$glb_clk
.sym 25222 sys_rst_$glb_sr
.sym 25232 $abc$40840$n4939
.sym 25235 VexRiscv._zz_151_[22]
.sym 25236 $PACKER_GND_NET
.sym 25238 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 25239 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 25240 VexRiscv._zz_170_[0]
.sym 25241 $abc$40840$n96
.sym 25243 VexRiscv._zz_151_[24]
.sym 25244 $abc$40840$n4776_1
.sym 25246 VexRiscv.execute_BranchPlugin_branch_src1[7]
.sym 25247 $PACKER_VCC_NET
.sym 25248 count[8]
.sym 25249 $abc$40840$n235
.sym 25250 basesoc_dat_w[4]
.sym 25251 VexRiscv._zz_170_[1]
.sym 25252 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 25253 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 25255 array_muxed0[13]
.sym 25256 VexRiscv._zz_129_[4]
.sym 25258 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 25265 $PACKER_VCC_NET
.sym 25267 count[7]
.sym 25271 count[0]
.sym 25273 $PACKER_VCC_NET
.sym 25275 count[3]
.sym 25277 count[2]
.sym 25278 count[5]
.sym 25279 count[4]
.sym 25289 count[1]
.sym 25292 count[6]
.sym 25296 $nextpnr_ICESTORM_LC_10$O
.sym 25298 count[0]
.sym 25302 $auto$alumacc.cc:474:replace_alu$4042.C[2]
.sym 25304 count[1]
.sym 25305 $PACKER_VCC_NET
.sym 25308 $auto$alumacc.cc:474:replace_alu$4042.C[3]
.sym 25310 $PACKER_VCC_NET
.sym 25311 count[2]
.sym 25312 $auto$alumacc.cc:474:replace_alu$4042.C[2]
.sym 25314 $auto$alumacc.cc:474:replace_alu$4042.C[4]
.sym 25316 count[3]
.sym 25317 $PACKER_VCC_NET
.sym 25318 $auto$alumacc.cc:474:replace_alu$4042.C[3]
.sym 25320 $auto$alumacc.cc:474:replace_alu$4042.C[5]
.sym 25322 $PACKER_VCC_NET
.sym 25323 count[4]
.sym 25324 $auto$alumacc.cc:474:replace_alu$4042.C[4]
.sym 25326 $auto$alumacc.cc:474:replace_alu$4042.C[6]
.sym 25328 $PACKER_VCC_NET
.sym 25329 count[5]
.sym 25330 $auto$alumacc.cc:474:replace_alu$4042.C[5]
.sym 25332 $auto$alumacc.cc:474:replace_alu$4042.C[7]
.sym 25334 count[6]
.sym 25335 $PACKER_VCC_NET
.sym 25336 $auto$alumacc.cc:474:replace_alu$4042.C[6]
.sym 25338 $auto$alumacc.cc:474:replace_alu$4042.C[8]
.sym 25340 $PACKER_VCC_NET
.sym 25341 count[7]
.sym 25342 $auto$alumacc.cc:474:replace_alu$4042.C[7]
.sym 25354 $abc$40840$n4820
.sym 25357 $abc$40840$n4980
.sym 25358 $abc$40840$n4361_1
.sym 25359 VexRiscv._zz_199_[5]
.sym 25362 $abc$40840$n2484
.sym 25364 VexRiscv._zz_192_
.sym 25365 $abc$40840$n2484
.sym 25367 user_btn1
.sym 25370 basesoc_dat_w[3]
.sym 25371 grant
.sym 25372 VexRiscv._zz_286_[8]
.sym 25373 VexRiscv._zz_286_[2]
.sym 25375 VexRiscv.lastStagePc[24]
.sym 25376 $abc$40840$n3926
.sym 25377 basesoc_dat_w[1]
.sym 25379 VexRiscv._zz_151_[30]
.sym 25380 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 25381 basesoc_dat_w[1]
.sym 25382 $auto$alumacc.cc:474:replace_alu$4042.C[8]
.sym 25387 count[14]
.sym 25393 $PACKER_VCC_NET
.sym 25401 $PACKER_VCC_NET
.sym 25404 count[12]
.sym 25407 count[13]
.sym 25408 count[8]
.sym 25410 count[10]
.sym 25413 count[11]
.sym 25414 count[15]
.sym 25417 count[9]
.sym 25419 $auto$alumacc.cc:474:replace_alu$4042.C[9]
.sym 25421 count[8]
.sym 25422 $PACKER_VCC_NET
.sym 25423 $auto$alumacc.cc:474:replace_alu$4042.C[8]
.sym 25425 $auto$alumacc.cc:474:replace_alu$4042.C[10]
.sym 25427 $PACKER_VCC_NET
.sym 25428 count[9]
.sym 25429 $auto$alumacc.cc:474:replace_alu$4042.C[9]
.sym 25431 $auto$alumacc.cc:474:replace_alu$4042.C[11]
.sym 25433 count[10]
.sym 25434 $PACKER_VCC_NET
.sym 25435 $auto$alumacc.cc:474:replace_alu$4042.C[10]
.sym 25437 $auto$alumacc.cc:474:replace_alu$4042.C[12]
.sym 25439 $PACKER_VCC_NET
.sym 25440 count[11]
.sym 25441 $auto$alumacc.cc:474:replace_alu$4042.C[11]
.sym 25443 $auto$alumacc.cc:474:replace_alu$4042.C[13]
.sym 25445 count[12]
.sym 25446 $PACKER_VCC_NET
.sym 25447 $auto$alumacc.cc:474:replace_alu$4042.C[12]
.sym 25449 $auto$alumacc.cc:474:replace_alu$4042.C[14]
.sym 25451 count[13]
.sym 25452 $PACKER_VCC_NET
.sym 25453 $auto$alumacc.cc:474:replace_alu$4042.C[13]
.sym 25455 $auto$alumacc.cc:474:replace_alu$4042.C[15]
.sym 25457 $PACKER_VCC_NET
.sym 25458 count[14]
.sym 25459 $auto$alumacc.cc:474:replace_alu$4042.C[14]
.sym 25461 $auto$alumacc.cc:474:replace_alu$4042.C[16]
.sym 25463 count[15]
.sym 25464 $PACKER_VCC_NET
.sym 25465 $auto$alumacc.cc:474:replace_alu$4042.C[15]
.sym 25477 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 25478 basesoc_dat_w[6]
.sym 25481 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 25484 $abc$40840$n2656
.sym 25485 VexRiscv._zz_286_[1]
.sym 25486 $abc$40840$n2656
.sym 25487 VexRiscv._zz_49_[1]
.sym 25488 VexRiscv._zz_285_[3]
.sym 25492 $abc$40840$n4345
.sym 25496 $abc$40840$n4361_1
.sym 25498 $PACKER_VCC_NET
.sym 25503 $abc$40840$n5337_1
.sym 25505 $auto$alumacc.cc:474:replace_alu$4042.C[16]
.sym 25510 count[16]
.sym 25512 count[18]
.sym 25513 VexRiscv._zz_170_[1]
.sym 25517 count[17]
.sym 25520 basesoc_vexriscv_ibus_adr[13]
.sym 25521 count[19]
.sym 25522 VexRiscv._zz_170_[0]
.sym 25526 VexRiscv._zz_129_[4]
.sym 25528 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 25531 grant
.sym 25532 basesoc_vexriscv_dbus_adr[13]
.sym 25533 $PACKER_VCC_NET
.sym 25536 $PACKER_VCC_NET
.sym 25537 VexRiscv.decode_to_execute_RS2[12]
.sym 25540 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 25541 $PACKER_VCC_NET
.sym 25542 $auto$alumacc.cc:474:replace_alu$4042.C[17]
.sym 25544 $PACKER_VCC_NET
.sym 25545 count[16]
.sym 25546 $auto$alumacc.cc:474:replace_alu$4042.C[16]
.sym 25548 $auto$alumacc.cc:474:replace_alu$4042.C[18]
.sym 25550 $PACKER_VCC_NET
.sym 25551 count[17]
.sym 25552 $auto$alumacc.cc:474:replace_alu$4042.C[17]
.sym 25554 $auto$alumacc.cc:474:replace_alu$4042.C[19]
.sym 25556 $PACKER_VCC_NET
.sym 25557 count[18]
.sym 25558 $auto$alumacc.cc:474:replace_alu$4042.C[18]
.sym 25562 count[19]
.sym 25563 $PACKER_VCC_NET
.sym 25564 $auto$alumacc.cc:474:replace_alu$4042.C[19]
.sym 25568 grant
.sym 25569 basesoc_vexriscv_dbus_adr[13]
.sym 25570 basesoc_vexriscv_ibus_adr[13]
.sym 25575 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 25579 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 25585 VexRiscv._zz_170_[1]
.sym 25586 VexRiscv.decode_to_execute_RS2[12]
.sym 25587 VexRiscv._zz_170_[0]
.sym 25588 VexRiscv._zz_129_[4]
.sym 25589 $abc$40840$n8283_$glb_ce
.sym 25590 clk12_$glb_clk
.sym 25600 basesoc_adr[2]
.sym 25604 VexRiscv._zz_286_[10]
.sym 25606 $abc$40840$n5371_1
.sym 25609 array_muxed0[11]
.sym 25610 $abc$40840$n5454_1
.sym 25612 VexRiscv.execute_BranchPlugin_branch_src1[12]
.sym 25613 $abc$40840$n5337_1
.sym 25614 VexRiscv._zz_286_[10]
.sym 25616 basesoc_dat_w[5]
.sym 25617 VexRiscv._zz_152_
.sym 25618 VexRiscv._zz_47_[1]
.sym 25619 basesoc_uart_phy_sink_payload_data[6]
.sym 25621 VexRiscv.CsrPlugin_mepc[29]
.sym 25623 VexRiscv._zz_152_
.sym 25624 $abc$40840$n5416_1
.sym 25625 basesoc_dat_w[6]
.sym 25626 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 25627 basesoc_dat_w[7]
.sym 25634 VexRiscv._zz_192_
.sym 25635 $abc$40840$n2396
.sym 25638 basesoc_uart_tx_fifo_consume[1]
.sym 25639 $abc$40840$n3922
.sym 25640 VexRiscv._zz_200_[22]
.sym 25641 VexRiscv._zz_152_
.sym 25643 VexRiscv._zz_286_[2]
.sym 25644 VexRiscv._zz_286_[8]
.sym 25646 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 25647 VexRiscv._zz_286_[4]
.sym 25650 VexRiscv._zz_286_[9]
.sym 25651 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 25653 $abc$40840$n3656_1
.sym 25654 VexRiscv.CsrPlugin_mepc[22]
.sym 25655 $abc$40840$n4464
.sym 25656 VexRiscv._zz_286_[3]
.sym 25658 VexRiscv._zz_286_[5]
.sym 25659 $abc$40840$n235
.sym 25660 VexRiscv._zz_286_[10]
.sym 25662 VexRiscv._zz_286_[7]
.sym 25663 VexRiscv._zz_286_[6]
.sym 25664 $abc$40840$n3920
.sym 25666 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 25667 VexRiscv._zz_192_
.sym 25668 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 25669 $abc$40840$n235
.sym 25672 VexRiscv._zz_286_[6]
.sym 25673 VexRiscv._zz_286_[5]
.sym 25674 VexRiscv._zz_286_[4]
.sym 25675 VexRiscv._zz_286_[7]
.sym 25678 $abc$40840$n3656_1
.sym 25679 VexRiscv._zz_286_[3]
.sym 25681 VexRiscv._zz_286_[2]
.sym 25685 $abc$40840$n3922
.sym 25686 VexRiscv._zz_286_[9]
.sym 25687 VexRiscv._zz_286_[8]
.sym 25690 VexRiscv._zz_286_[8]
.sym 25691 VexRiscv._zz_286_[9]
.sym 25692 VexRiscv._zz_286_[10]
.sym 25693 VexRiscv._zz_152_
.sym 25696 basesoc_uart_tx_fifo_consume[1]
.sym 25703 VexRiscv._zz_286_[3]
.sym 25705 VexRiscv._zz_286_[2]
.sym 25708 VexRiscv._zz_200_[22]
.sym 25709 $abc$40840$n4464
.sym 25710 VexRiscv.CsrPlugin_mepc[22]
.sym 25711 $abc$40840$n3920
.sym 25712 $abc$40840$n2396
.sym 25713 clk12_$glb_clk
.sym 25714 sys_rst_$glb_sr
.sym 25724 $abc$40840$n5488
.sym 25727 basesoc_vexriscv_ibus_adr[3]
.sym 25729 basesoc_vexriscv_ibus_adr[6]
.sym 25731 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 25732 count[15]
.sym 25733 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 25740 basesoc_uart_tx_fifo_consume[3]
.sym 25741 $abc$40840$n235
.sym 25742 VexRiscv._zz_170_[1]
.sym 25743 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 25744 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 25745 $abc$40840$n235
.sym 25746 basesoc_uart_tx_fifo_consume[1]
.sym 25747 basesoc_uart_phy_sink_payload_data[5]
.sym 25749 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 25750 basesoc_dat_w[4]
.sym 25757 basesoc_uart_tx_fifo_wrport_we
.sym 25758 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 25759 $abc$40840$n3921
.sym 25760 $abc$40840$n3656_1
.sym 25761 VexRiscv._zz_200_[29]
.sym 25762 $abc$40840$n4464
.sym 25763 $abc$40840$n3920
.sym 25764 VexRiscv._zz_192_
.sym 25765 $abc$40840$n3657_1
.sym 25766 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 25767 $abc$40840$n2572
.sym 25768 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 25769 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 25770 $abc$40840$n3922
.sym 25771 $abc$40840$n235
.sym 25772 $abc$40840$n4352_1
.sym 25777 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 25781 VexRiscv.CsrPlugin_mepc[29]
.sym 25783 VexRiscv._zz_152_
.sym 25786 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 25790 basesoc_uart_tx_fifo_wrport_we
.sym 25795 VexRiscv._zz_192_
.sym 25796 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 25797 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 25798 $abc$40840$n235
.sym 25801 VexRiscv._zz_152_
.sym 25802 $abc$40840$n3921
.sym 25803 $abc$40840$n4352_1
.sym 25807 $abc$40840$n3922
.sym 25808 $abc$40840$n3657_1
.sym 25810 $abc$40840$n3656_1
.sym 25813 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 25814 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 25815 $abc$40840$n235
.sym 25816 VexRiscv._zz_192_
.sym 25821 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 25825 VexRiscv.CsrPlugin_mepc[29]
.sym 25826 VexRiscv._zz_200_[29]
.sym 25827 $abc$40840$n4464
.sym 25828 $abc$40840$n3920
.sym 25831 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 25835 $abc$40840$n2572
.sym 25836 clk12_$glb_clk
.sym 25837 VexRiscv.reset_$glb_sr
.sym 25838 basesoc_uart_phy_sink_payload_data[7]
.sym 25839 basesoc_uart_phy_sink_payload_data[6]
.sym 25840 basesoc_uart_phy_sink_payload_data[5]
.sym 25841 basesoc_uart_phy_sink_payload_data[4]
.sym 25842 basesoc_uart_phy_sink_payload_data[3]
.sym 25843 basesoc_uart_phy_sink_payload_data[2]
.sym 25844 basesoc_uart_phy_sink_payload_data[1]
.sym 25845 basesoc_uart_phy_sink_payload_data[0]
.sym 25846 basesoc_uart_phy_rx_reg[4]
.sym 25850 $abc$40840$n7837
.sym 25851 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 25852 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 25853 $abc$40840$n3925
.sym 25854 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 25856 $abc$40840$n4351
.sym 25858 $abc$40840$n4354
.sym 25859 VexRiscv._zz_32_[1]
.sym 25860 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 25861 $abc$40840$n4464
.sym 25862 basesoc_dat_w[3]
.sym 25863 $abc$40840$n4351
.sym 25864 basesoc_dat_w[2]
.sym 25865 $abc$40840$n4354
.sym 25867 VexRiscv._zz_151_[30]
.sym 25868 VexRiscv.lastStagePc[24]
.sym 25869 basesoc_dat_w[1]
.sym 25872 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 25880 $abc$40840$n5485
.sym 25881 $abc$40840$n2642
.sym 25883 $abc$40840$n5440_1
.sym 25884 $abc$40840$n5415_1
.sym 25886 $abc$40840$n5454_1
.sym 25887 $abc$40840$n5484_1
.sym 25889 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 25891 $abc$40840$n5455_1
.sym 25892 VexRiscv._zz_192_
.sym 25893 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 25895 $abc$40840$n5466_1
.sym 25896 $abc$40840$n5416_1
.sym 25898 $abc$40840$n5439_1
.sym 25900 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 25901 $abc$40840$n235
.sym 25903 $abc$40840$n5464_1
.sym 25905 $abc$40840$n5463_1
.sym 25907 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 25909 $abc$40840$n5467_1
.sym 25912 $abc$40840$n235
.sym 25913 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 25914 VexRiscv._zz_192_
.sym 25915 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 25918 $abc$40840$n5467_1
.sym 25919 $abc$40840$n5466_1
.sym 25924 $abc$40840$n5440_1
.sym 25925 $abc$40840$n5439_1
.sym 25930 $abc$40840$n5416_1
.sym 25932 $abc$40840$n5415_1
.sym 25937 $abc$40840$n5485
.sym 25939 $abc$40840$n5484_1
.sym 25942 $abc$40840$n5463_1
.sym 25944 $abc$40840$n5464_1
.sym 25948 $abc$40840$n235
.sym 25949 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 25950 VexRiscv._zz_192_
.sym 25951 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 25954 $abc$40840$n5455_1
.sym 25956 $abc$40840$n5454_1
.sym 25958 $abc$40840$n2642
.sym 25959 clk12_$glb_clk
.sym 25969 VexRiscv._zz_32_[1]
.sym 25970 $abc$40840$n5067_1
.sym 25973 $abc$40840$n5484_1
.sym 25974 VexRiscv._zz_151_[16]
.sym 25975 $abc$40840$n2572
.sym 25976 basesoc_vexriscv_ibus_adr[7]
.sym 25978 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 25980 basesoc_uart_phy_sink_payload_data[7]
.sym 25981 basesoc_uart_tx_fifo_wrport_we
.sym 25983 $abc$40840$n2301
.sym 25984 $abc$40840$n235
.sym 25985 $abc$40840$n2576
.sym 25987 basesoc_uart_phy_sink_payload_data[4]
.sym 25989 basesoc_uart_phy_sink_payload_data[3]
.sym 25990 $PACKER_VCC_NET
.sym 25991 $abc$40840$n5463_1
.sym 25992 VexRiscv.CsrPlugin_mepc[30]
.sym 25993 $abc$40840$n2653
.sym 25995 $abc$40840$n5337_1
.sym 26004 $abc$40840$n4906
.sym 26006 $abc$40840$n4628_1
.sym 26007 VexRiscv._zz_170_[0]
.sym 26009 $abc$40840$n3928
.sym 26011 VexRiscv._zz_151_[13]
.sym 26012 VexRiscv._zz_170_[1]
.sym 26015 $abc$40840$n4464
.sym 26018 VexRiscv.lastStagePc[13]
.sym 26019 $abc$40840$n2653
.sym 26022 $abc$40840$n4980
.sym 26024 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 26026 VexRiscv.externalInterruptArray_regNext[0]
.sym 26027 VexRiscv._zz_151_[30]
.sym 26028 VexRiscv._zz_200_[0]
.sym 26029 $abc$40840$n2656
.sym 26031 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 26032 $abc$40840$n3925
.sym 26033 VexRiscv.CsrPlugin_mepc[13]
.sym 26035 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 26041 $abc$40840$n3925
.sym 26044 $abc$40840$n4464
.sym 26047 VexRiscv.CsrPlugin_mepc[13]
.sym 26049 VexRiscv.lastStagePc[13]
.sym 26050 $abc$40840$n2653
.sym 26053 VexRiscv._zz_200_[0]
.sym 26055 VexRiscv.externalInterruptArray_regNext[0]
.sym 26060 $abc$40840$n3925
.sym 26061 $abc$40840$n4980
.sym 26062 $abc$40840$n3928
.sym 26065 VexRiscv._zz_170_[0]
.sym 26066 VexRiscv._zz_151_[30]
.sym 26067 VexRiscv._zz_170_[1]
.sym 26068 $abc$40840$n4906
.sym 26071 VexRiscv._zz_151_[13]
.sym 26072 VexRiscv._zz_170_[1]
.sym 26073 $abc$40840$n4628_1
.sym 26074 VexRiscv._zz_170_[0]
.sym 26078 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 26081 $abc$40840$n2656
.sym 26082 clk12_$glb_clk
.sym 26093 $abc$40840$n5070_1
.sym 26096 VexRiscv._zz_192_
.sym 26098 VexRiscv.DBusSimplePlugin_redoBranch_payload[9]
.sym 26099 $abc$40840$n233
.sym 26100 $abc$40840$n5337_1
.sym 26102 $abc$40840$n5363_1
.sym 26103 $abc$40840$n4466_1
.sym 26104 $abc$40840$n3664_1
.sym 26105 $abc$40840$n2642
.sym 26106 VexRiscv._zz_334_
.sym 26107 csrbankarray_csrbank2_addr0_w[2]
.sym 26108 basesoc_dat_w[5]
.sym 26112 basesoc_uart_phy_sink_payload_data[6]
.sym 26113 basesoc_uart_phy_tx_reg[3]
.sym 26114 VexRiscv._zz_200_[0]
.sym 26118 $abc$40840$n3925
.sym 26126 $abc$40840$n3665_1
.sym 26127 VexRiscv._zz_170_[0]
.sym 26128 $abc$40840$n5339_1
.sym 26130 $abc$40840$n5349_1
.sym 26131 $abc$40840$n4382_1
.sym 26132 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 26134 $abc$40840$n5337_1
.sym 26135 $abc$40840$n5367_1
.sym 26136 $abc$40840$n3664_1
.sym 26138 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 26140 VexRiscv.lastStagePc[24]
.sym 26143 VexRiscv.CsrPlugin_mepc[24]
.sym 26144 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 26145 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 26146 $abc$40840$n5385_1
.sym 26148 $abc$40840$n5397_1
.sym 26149 VexRiscv._zz_151_[1]
.sym 26152 VexRiscv.execute_CsrPlugin_writeData[1]
.sym 26153 $abc$40840$n2653
.sym 26155 VexRiscv._zz_170_[1]
.sym 26159 $abc$40840$n5367_1
.sym 26160 $abc$40840$n5337_1
.sym 26161 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 26164 $abc$40840$n5397_1
.sym 26165 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 26167 $abc$40840$n5337_1
.sym 26170 $abc$40840$n5337_1
.sym 26171 $abc$40840$n5385_1
.sym 26173 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 26176 VexRiscv._zz_170_[1]
.sym 26177 VexRiscv._zz_170_[0]
.sym 26178 VexRiscv._zz_151_[1]
.sym 26179 $abc$40840$n4382_1
.sym 26182 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 26184 $abc$40840$n5337_1
.sym 26185 $abc$40840$n5349_1
.sym 26189 VexRiscv.lastStagePc[24]
.sym 26190 $abc$40840$n2653
.sym 26191 VexRiscv.CsrPlugin_mepc[24]
.sym 26194 $abc$40840$n3664_1
.sym 26195 $abc$40840$n3665_1
.sym 26200 $abc$40840$n5339_1
.sym 26201 $abc$40840$n5337_1
.sym 26203 VexRiscv.execute_CsrPlugin_writeData[1]
.sym 26205 clk12_$glb_clk
.sym 26216 $abc$40840$n5442_1
.sym 26219 VexRiscv.CsrPlugin_mepc[15]
.sym 26220 $abc$40840$n3665_1
.sym 26221 $abc$40840$n297
.sym 26223 $abc$40840$n3928
.sym 26224 $abc$40840$n5339_1
.sym 26225 $abc$40840$n3920
.sym 26226 $abc$40840$n5349_1
.sym 26227 $abc$40840$n4382_1
.sym 26228 $PACKER_VCC_NET
.sym 26229 VexRiscv.CsrPlugin_mepc[6]
.sym 26239 basesoc_uart_phy_sink_payload_data[5]
.sym 26241 VexRiscv._zz_170_[1]
.sym 26250 $abc$40840$n2298
.sym 26251 basesoc_uart_phy_tx_reg[5]
.sym 26255 $abc$40840$n2301
.sym 26256 basesoc_uart_phy_sink_payload_data[7]
.sym 26257 basesoc_uart_phy_tx_reg[4]
.sym 26259 basesoc_uart_phy_sink_payload_data[4]
.sym 26261 basesoc_uart_phy_sink_payload_data[3]
.sym 26263 $abc$40840$n2301
.sym 26265 basesoc_uart_phy_sink_payload_data[5]
.sym 26272 basesoc_uart_phy_sink_payload_data[6]
.sym 26277 basesoc_uart_phy_tx_reg[7]
.sym 26279 basesoc_uart_phy_tx_reg[6]
.sym 26281 basesoc_uart_phy_sink_payload_data[3]
.sym 26282 $abc$40840$n2301
.sym 26283 basesoc_uart_phy_tx_reg[4]
.sym 26287 basesoc_uart_phy_tx_reg[5]
.sym 26289 $abc$40840$n2301
.sym 26290 basesoc_uart_phy_sink_payload_data[4]
.sym 26300 basesoc_uart_phy_tx_reg[6]
.sym 26301 basesoc_uart_phy_sink_payload_data[5]
.sym 26302 $abc$40840$n2301
.sym 26312 $abc$40840$n2301
.sym 26313 basesoc_uart_phy_sink_payload_data[7]
.sym 26323 basesoc_uart_phy_sink_payload_data[6]
.sym 26324 basesoc_uart_phy_tx_reg[7]
.sym 26326 $abc$40840$n2301
.sym 26327 $abc$40840$n2298
.sym 26328 clk12_$glb_clk
.sym 26329 sys_rst_$glb_sr
.sym 26344 basesoc_uart_phy_tx_reg[0]
.sym 26353 VexRiscv.CsrPlugin_mtval[15]
.sym 26360 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 26386 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 26398 $abc$40840$n8284
.sym 26435 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 26450 $abc$40840$n8284
.sym 26451 clk12_$glb_clk
.sym 26465 $abc$40840$n2301
.sym 26470 $abc$40840$n2298
.sym 26480 $abc$40840$n8284
.sym 26525 clk12
.sym 26527 sys_rst
.sym 26542 sys_rst
.sym 26557 eventmanager_pending_w[1]
.sym 26632 $abc$40840$n2478
.sym 26633 basesoc_timer0_reload_storage[9]
.sym 26634 basesoc_timer0_reload_storage[11]
.sym 26636 basesoc_timer0_reload_storage[14]
.sym 26672 $abc$40840$n3909
.sym 26674 $abc$40840$n2490
.sym 26675 $abc$40840$n6506
.sym 26676 basesoc_vexriscv_ibus_adr[0]
.sym 26678 $abc$40840$n6524
.sym 26679 basesoc_dat_w[4]
.sym 26680 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 26681 $abc$40840$n6512
.sym 26682 array_muxed1[10]
.sym 26707 $abc$40840$n2439
.sym 26708 sys_rst
.sym 26714 VexRiscv._zz_170_[0]
.sym 26716 basesoc_dat_w[1]
.sym 26721 VexRiscv.decode_to_execute_RS2[14]
.sym 26723 $abc$40840$n2477
.sym 26724 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 26767 basesoc_vexriscv_dbus_adr[2]
.sym 26768 $abc$40840$n5876_1
.sym 26769 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 26770 array_muxed1[6]
.sym 26771 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 26772 array_muxed1[14]
.sym 26774 array_muxed1[30]
.sym 26810 $abc$40840$n3731
.sym 26811 basesoc_dat_w[6]
.sym 26812 array_muxed0[1]
.sym 26813 $abc$40840$n6504
.sym 26815 array_muxed0[0]
.sym 26818 $abc$40840$n2283
.sym 26819 $abc$40840$n6516
.sym 26823 basesoc_dat_w[3]
.sym 26824 array_muxed1[14]
.sym 26826 VexRiscv._zz_129_[6]
.sym 26829 basesoc_dat_w[4]
.sym 26831 basesoc_we
.sym 26869 eventsourceprocess1_old_trigger
.sym 26870 $abc$40840$n2252
.sym 26871 $abc$40840$n6089
.sym 26872 csrbankarray_interface5_bank_bus_dat_r[6]
.sym 26873 $abc$40840$n2477
.sym 26874 csrbankarray_interface0_bank_bus_dat_r[0]
.sym 26875 $abc$40840$n6090_1
.sym 26876 csrbankarray_interface5_bank_bus_dat_r[4]
.sym 26908 $abc$40840$n3812
.sym 26911 basesoc_adr[1]
.sym 26912 basesoc_timer0_load_storage[4]
.sym 26914 $abc$40840$n3734
.sym 26915 $abc$40840$n3904
.sym 26916 $abc$40840$n3728
.sym 26918 array_muxed0[13]
.sym 26919 $abc$40840$n2502
.sym 26920 basesoc_dat_w[4]
.sym 26922 spram_wren0
.sym 26923 basesoc_ctrl_reset_reset_r
.sym 26925 VexRiscv.decode_to_execute_RS2[30]
.sym 26928 array_muxed0[9]
.sym 26929 basesoc_timer0_en_storage
.sym 26933 basesoc_timer0_value[15]
.sym 26934 $abc$40840$n3787_1
.sym 26971 csrbankarray_interface5_bank_bus_dat_r[5]
.sym 26972 csrbankarray_interface5_bank_bus_dat_r[3]
.sym 26973 basesoc_timer0_value[26]
.sym 26974 basesoc_timer0_value[15]
.sym 26975 csrbankarray_interface5_bank_bus_dat_r[7]
.sym 26976 basesoc_timer0_value[28]
.sym 26977 basesoc_timer0_value[14]
.sym 26978 basesoc_timer0_value[30]
.sym 27009 basesoc_timer0_load_storage[20]
.sym 27010 $abc$40840$n5948
.sym 27013 $abc$40840$n2431
.sym 27014 $abc$40840$n3820
.sym 27015 basesoc_dat_w[1]
.sym 27016 grant
.sym 27017 eventmanager_pending_w[0]
.sym 27018 basesoc_timer0_en_storage
.sym 27019 csrbankarray_interface0_bank_bus_dat_r[1]
.sym 27020 $abc$40840$n2431
.sym 27021 basesoc_adr[4]
.sym 27022 $abc$40840$n2252
.sym 27023 basesoc_uart_rx_fifo_level0[1]
.sym 27025 basesoc_adr[2]
.sym 27026 $abc$40840$n3834
.sym 27028 basesoc_timer0_value[28]
.sym 27029 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 27030 basesoc_timer0_value[14]
.sym 27031 $abc$40840$n2439
.sym 27032 basesoc_adr[1]
.sym 27034 $abc$40840$n3812
.sym 27036 sys_rst
.sym 27075 $abc$40840$n7001
.sym 27076 $abc$40840$n7004
.sym 27077 $abc$40840$n7007
.sym 27078 $abc$40840$n6186_1
.sym 27079 basesoc_timer0_reload_storage[12]
.sym 27080 $abc$40840$n6172_1
.sym 27115 basesoc_timer0_en_storage
.sym 27116 csrbankarray_interface2_bank_bus_dat_r[7]
.sym 27117 basesoc_timer0_value[7]
.sym 27118 basesoc_timer0_value[6]
.sym 27119 basesoc_timer0_value[24]
.sym 27120 basesoc_timer0_reload_storage[28]
.sym 27121 $abc$40840$n6854
.sym 27122 basesoc_adr[4]
.sym 27123 basesoc_timer0_load_storage[28]
.sym 27124 $abc$40840$n5992
.sym 27125 $abc$40840$n3728
.sym 27126 basesoc_timer0_value[26]
.sym 27127 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 27128 VexRiscv._zz_170_[0]
.sym 27129 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 27131 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 27132 basesoc_timer0_reload_storage[12]
.sym 27133 basesoc_dat_w[7]
.sym 27134 VexRiscv.decode_to_execute_RS2[14]
.sym 27135 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 27137 $abc$40840$n3710
.sym 27138 eventmanager_status_w[1]
.sym 27175 $abc$40840$n3834
.sym 27176 $abc$40840$n3842
.sym 27177 $abc$40840$n6216_1
.sym 27178 basesoc_uart_phy_storage[28]
.sym 27179 $abc$40840$n6208_1
.sym 27180 $abc$40840$n2443
.sym 27181 $abc$40840$n6178_1
.sym 27182 $abc$40840$n6212_1
.sym 27214 VexRiscv._zz_314_[18]
.sym 27217 $abc$40840$n3904
.sym 27218 $abc$40840$n3728
.sym 27219 basesoc_dat_w[6]
.sym 27221 basesoc_timer0_load_storage[11]
.sym 27222 basesoc_timer0_reload_storage[15]
.sym 27223 $abc$40840$n6878
.sym 27225 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 27226 basesoc_timer0_load_storage[1]
.sym 27227 basesoc_timer0_reload_storage[27]
.sym 27229 VexRiscv._zz_129_[6]
.sym 27231 basesoc_timer0_reload_storage[30]
.sym 27232 basesoc_uart_phy_source_payload_data[3]
.sym 27234 basesoc_uart_rx_fifo_consume[2]
.sym 27235 basesoc_uart_phy_rx_reg[5]
.sym 27238 basesoc_timer0_value[31]
.sym 27240 basesoc_uart_phy_source_payload_data[4]
.sym 27245 basesoc_uart_rx_fifo_consume[1]
.sym 27250 $PACKER_VCC_NET
.sym 27251 $abc$40840$n7899
.sym 27254 $PACKER_VCC_NET
.sym 27257 basesoc_uart_rx_fifo_consume[2]
.sym 27258 $PACKER_VCC_NET
.sym 27259 $abc$40840$n7899
.sym 27263 basesoc_uart_rx_fifo_do_read
.sym 27272 basesoc_uart_rx_fifo_consume[3]
.sym 27275 basesoc_uart_rx_fifo_consume[0]
.sym 27277 basesoc_uart_phy_rx_reg[2]
.sym 27278 basesoc_uart_phy_rx_reg[5]
.sym 27279 $abc$40840$n2326
.sym 27280 basesoc_uart_phy_rx_reg[1]
.sym 27282 basesoc_uart_phy_rx_reg[0]
.sym 27283 basesoc_uart_phy_rx_reg[6]
.sym 27284 VexRiscv._zz_35_[7]
.sym 27285 $PACKER_VCC_NET
.sym 27286 $PACKER_VCC_NET
.sym 27287 $PACKER_VCC_NET
.sym 27288 $PACKER_VCC_NET
.sym 27289 $PACKER_VCC_NET
.sym 27290 $PACKER_VCC_NET
.sym 27291 $abc$40840$n7899
.sym 27292 $abc$40840$n7899
.sym 27293 basesoc_uart_rx_fifo_consume[0]
.sym 27294 basesoc_uart_rx_fifo_consume[1]
.sym 27296 basesoc_uart_rx_fifo_consume[2]
.sym 27297 basesoc_uart_rx_fifo_consume[3]
.sym 27304 clk12_$glb_clk
.sym 27305 basesoc_uart_rx_fifo_do_read
.sym 27306 $PACKER_VCC_NET
.sym 27319 basesoc_uart_rx_fifo_consume[1]
.sym 27320 $PACKER_VCC_NET
.sym 27321 $abc$40840$n3728
.sym 27322 basesoc_uart_phy_storage[28]
.sym 27323 array_muxed1[13]
.sym 27324 $abc$40840$n2435
.sym 27325 basesoc_adr[3]
.sym 27326 $PACKER_VCC_NET
.sym 27327 $abc$40840$n2287
.sym 27328 basesoc_dat_w[4]
.sym 27329 $abc$40840$n3831
.sym 27330 $abc$40840$n2506
.sym 27331 array_muxed0[9]
.sym 27332 basesoc_timer0_load_storage[31]
.sym 27334 basesoc_timer0_reload_storage[28]
.sym 27336 VexRiscv.memory_arbitration_isValid
.sym 27337 VexRiscv.decode_to_execute_RS2[30]
.sym 27339 array_muxed1[1]
.sym 27340 sys_rst
.sym 27341 VexRiscv.memory_arbitration_isValid
.sym 27342 VexRiscv.execute_to_memory_IS_DIV
.sym 27347 basesoc_uart_phy_source_payload_data[0]
.sym 27351 basesoc_uart_phy_source_payload_data[6]
.sym 27355 basesoc_uart_rx_fifo_produce[2]
.sym 27356 basesoc_uart_phy_source_payload_data[2]
.sym 27358 basesoc_uart_rx_fifo_wrport_we
.sym 27361 basesoc_uart_phy_source_payload_data[1]
.sym 27367 basesoc_uart_rx_fifo_produce[1]
.sym 27368 basesoc_uart_rx_fifo_produce[0]
.sym 27369 $abc$40840$n7899
.sym 27370 basesoc_uart_phy_source_payload_data[3]
.sym 27373 basesoc_uart_phy_source_payload_data[7]
.sym 27374 basesoc_uart_rx_fifo_produce[3]
.sym 27375 basesoc_uart_phy_source_payload_data[5]
.sym 27376 $PACKER_VCC_NET
.sym 27377 $abc$40840$n7899
.sym 27378 basesoc_uart_phy_source_payload_data[4]
.sym 27379 $abc$40840$n4280_1
.sym 27380 $abc$40840$n6803
.sym 27381 $abc$40840$n6218_1
.sym 27382 $abc$40840$n4265
.sym 27383 basesoc_timer0_value[31]
.sym 27384 VexRiscv._zz_35_[12]
.sym 27385 $abc$40840$n4980
.sym 27386 VexRiscv._zz_35_[11]
.sym 27387 $abc$40840$n7899
.sym 27388 $abc$40840$n7899
.sym 27389 $abc$40840$n7899
.sym 27390 $abc$40840$n7899
.sym 27391 $abc$40840$n7899
.sym 27392 $abc$40840$n7899
.sym 27393 $abc$40840$n7899
.sym 27394 $abc$40840$n7899
.sym 27395 basesoc_uart_rx_fifo_produce[0]
.sym 27396 basesoc_uart_rx_fifo_produce[1]
.sym 27398 basesoc_uart_rx_fifo_produce[2]
.sym 27399 basesoc_uart_rx_fifo_produce[3]
.sym 27406 clk12_$glb_clk
.sym 27407 basesoc_uart_rx_fifo_wrport_we
.sym 27408 basesoc_uart_phy_source_payload_data[0]
.sym 27409 basesoc_uart_phy_source_payload_data[1]
.sym 27410 basesoc_uart_phy_source_payload_data[2]
.sym 27411 basesoc_uart_phy_source_payload_data[3]
.sym 27412 basesoc_uart_phy_source_payload_data[4]
.sym 27413 basesoc_uart_phy_source_payload_data[5]
.sym 27414 basesoc_uart_phy_source_payload_data[6]
.sym 27415 basesoc_uart_phy_source_payload_data[7]
.sym 27416 $PACKER_VCC_NET
.sym 27417 VexRiscv._zz_194_[22]
.sym 27418 VexRiscv._zz_193_[9]
.sym 27422 basesoc_uart_phy_source_payload_data[2]
.sym 27423 $abc$40840$n6911
.sym 27424 basesoc_timer0_value[24]
.sym 27425 basesoc_dat_w[3]
.sym 27426 VexRiscv.CsrPlugin_mtval[24]
.sym 27427 basesoc_uart_phy_rx_reg[3]
.sym 27428 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 27429 basesoc_dat_w[3]
.sym 27430 basesoc_uart_phy_rx_reg[5]
.sym 27431 $abc$40840$n3708
.sym 27432 VexRiscv._zz_193_[21]
.sym 27433 $abc$40840$n2326
.sym 27434 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 27435 VexRiscv._zz_198_
.sym 27436 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 27437 basesoc_ctrl_reset_reset_r
.sym 27438 basesoc_adr[2]
.sym 27439 array_muxed0[5]
.sym 27440 VexRiscv._zz_35_[11]
.sym 27443 $abc$40840$n2453
.sym 27444 $abc$40840$n3647_1
.sym 27481 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[29]
.sym 27482 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[18]
.sym 27483 $abc$40840$n5778
.sym 27484 $abc$40840$n4298_1
.sym 27485 VexRiscv._zz_35_[18]
.sym 27486 waittimer0_count[7]
.sym 27487 $abc$40840$n3730_1
.sym 27488 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[5]
.sym 27519 VexRiscv.memory_MulDivIterativePlugin_div_result[12]
.sym 27523 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 27524 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 27525 basesoc_dat_w[6]
.sym 27527 basesoc_timer0_value[23]
.sym 27528 $abc$40840$n3615
.sym 27529 VexRiscv.memory_MulDivIterativePlugin_div_result[6]
.sym 27530 $abc$40840$n4263
.sym 27531 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 27532 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 27533 sys_rst
.sym 27534 basesoc_timer0_en_storage
.sym 27535 $abc$40840$n5746
.sym 27536 VexRiscv._zz_199_[9]
.sym 27537 basesoc_dat_w[7]
.sym 27540 VexRiscv._zz_170_[0]
.sym 27541 VexRiscv._zz_35_[12]
.sym 27542 VexRiscv.decode_to_execute_RS2[14]
.sym 27543 $abc$40840$n4980
.sym 27544 user_btn0
.sym 27545 $abc$40840$n3710
.sym 27546 eventmanager_status_w[1]
.sym 27583 basesoc_timer0_eventmanager_storage
.sym 27584 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[4]
.sym 27585 $abc$40840$n5752
.sym 27586 eventmanager_status_w[0]
.sym 27587 $abc$40840$n4468_1
.sym 27588 $abc$40840$n4699_1
.sym 27589 $abc$40840$n4526
.sym 27590 waittimer0_count[10]
.sym 27621 VexRiscv._zz_194_[13]
.sym 27622 waittimer0_count[7]
.sym 27625 $abc$40840$n3829
.sym 27627 basesoc_dat_w[1]
.sym 27628 VexRiscv._zz_314_[29]
.sym 27629 VexRiscv._zz_199_[23]
.sym 27630 waittimer0_count[0]
.sym 27632 VexRiscv._zz_129_[2]
.sym 27634 VexRiscv.memory_MulDivIterativePlugin_div_result[5]
.sym 27635 $abc$40840$n5772
.sym 27636 $abc$40840$n3731
.sym 27639 VexRiscv._zz_35_[5]
.sym 27641 VexRiscv._zz_129_[6]
.sym 27642 $abc$40840$n4526
.sym 27645 $abc$40840$n3730_1
.sym 27647 basesoc_uart_phy_source_payload_data[3]
.sym 27648 basesoc_uart_phy_source_payload_data[4]
.sym 27685 $abc$40840$n5774
.sym 27686 VexRiscv.decode_to_execute_RS2[20]
.sym 27687 waittimer0_count[14]
.sym 27688 $abc$40840$n3862
.sym 27689 VexRiscv._zz_199_[20]
.sym 27690 $abc$40840$n5770
.sym 27691 $abc$40840$n4609_1
.sym 27692 $abc$40840$n4460_1
.sym 27723 $abc$40840$n4962
.sym 27727 VexRiscv.execute_to_memory_IS_DIV
.sym 27728 basesoc_vexriscv_ibus_adr[5]
.sym 27729 VexRiscv._zz_194_[29]
.sym 27730 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 27731 $PACKER_VCC_NET
.sym 27732 waittimer0_count[10]
.sym 27733 $abc$40840$n4103
.sym 27734 basesoc_timer0_eventmanager_storage
.sym 27735 VexRiscv._zz_198_
.sym 27736 $abc$40840$n5053
.sym 27737 VexRiscv.decode_to_execute_RS2[11]
.sym 27738 $abc$40840$n5752
.sym 27740 $abc$40840$n4347
.sym 27741 $abc$40840$n148
.sym 27743 VexRiscv.decode_to_execute_RS2[12]
.sym 27744 VexRiscv.decode_to_execute_RS2[30]
.sym 27748 $abc$40840$n4201
.sym 27749 basesoc_uart_tx_fifo_do_read
.sym 27750 VexRiscv.execute_to_memory_IS_DIV
.sym 27787 VexRiscv.decode_to_execute_RS2[12]
.sym 27788 $abc$40840$n4969
.sym 27789 $abc$40840$n5746
.sym 27790 VexRiscv._zz_36_[20]
.sym 27791 $abc$40840$n5790
.sym 27792 $abc$40840$n6750_1
.sym 27793 $abc$40840$n4568_1
.sym 27794 $abc$40840$n4574_1
.sym 27829 basesoc_dat_w[3]
.sym 27830 waittimer0_count[0]
.sym 27831 VexRiscv._zz_151_[9]
.sym 27832 VexRiscv._zz_291_[9]
.sym 27833 $abc$40840$n5760
.sym 27834 VexRiscv._zz_288_[8]
.sym 27835 VexRiscv._zz_129_[1]
.sym 27836 $abc$40840$n5010
.sym 27837 VexRiscv.decode_to_execute_RS2[16]
.sym 27838 $abc$40840$n4938_1
.sym 27839 VexRiscv._zz_151_[12]
.sym 27840 VexRiscv._zz_151_[10]
.sym 27841 $abc$40840$n4744_1
.sym 27842 VexRiscv._zz_151_[15]
.sym 27843 VexRiscv._zz_198_
.sym 27844 VexRiscv._zz_151_[10]
.sym 27845 $abc$40840$n154
.sym 27846 VexRiscv.execute_LightShifterPlugin_isActive
.sym 27847 VexRiscv._zz_199_[18]
.sym 27848 VexRiscv.decode_to_execute_RS2[21]
.sym 27849 VexRiscv._zz_199_[22]
.sym 27850 $abc$40840$n4610_1
.sym 27851 VexRiscv.decode_to_execute_RS2[21]
.sym 27852 VexRiscv.decode_to_execute_RS2[27]
.sym 27889 $abc$40840$n4638
.sym 27890 $abc$40840$n4775_1
.sym 27891 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 27892 VexRiscv._zz_36_[10]
.sym 27893 $abc$40840$n4571_1
.sym 27894 $abc$40840$n5698
.sym 27895 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 27896 $abc$40840$n4573_1
.sym 27929 basesoc_uart_phy_rx_reg[3]
.sym 27932 $abc$40840$n4569_1
.sym 27933 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 27934 basesoc_adr[2]
.sym 27936 VexRiscv._zz_199_[6]
.sym 27937 VexRiscv._zz_151_[20]
.sym 27939 $abc$40840$n4593_1
.sym 27940 VexRiscv._zz_199_[28]
.sym 27941 VexRiscv._zz_151_[21]
.sym 27942 $abc$40840$n4677
.sym 27943 $abc$40840$n5746
.sym 27944 $abc$40840$n4980
.sym 27945 $abc$40840$n2256
.sym 27946 $abc$40840$n3926
.sym 27947 VexRiscv.decode_to_execute_RS2[14]
.sym 27948 VexRiscv._zz_151_[22]
.sym 27950 basesoc_dat_w[7]
.sym 27951 VexRiscv._zz_151_[7]
.sym 27952 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 27953 $abc$40840$n3710
.sym 27954 VexRiscv.decode_to_execute_RS2[14]
.sym 27991 VexRiscv._zz_36_[30]
.sym 27992 $abc$40840$n5712
.sym 27993 $abc$40840$n5710
.sym 27994 $abc$40840$n4965_1
.sym 27995 $abc$40840$n4505_1
.sym 27996 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 27997 VexRiscv._zz_328_
.sym 27998 $abc$40840$n2256
.sym 28030 $abc$40840$n5698
.sym 28033 $abc$40840$n4138
.sym 28034 $abc$40840$n4378
.sym 28035 VexRiscv.decode_to_execute_RS2[10]
.sym 28036 $abc$40840$n5690
.sym 28037 basesoc_vexriscv_dbus_adr[16]
.sym 28038 VexRiscv._zz_129_[7]
.sym 28039 VexRiscv._zz_49_[0]
.sym 28040 $abc$40840$n4345
.sym 28041 $abc$40840$n233
.sym 28042 VexRiscv._zz_47_[1]
.sym 28043 $abc$40840$n4130
.sym 28044 VexRiscv._zz_49_[1]
.sym 28045 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 28046 $abc$40840$n3730_1
.sym 28047 $abc$40840$n2485
.sym 28048 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 28049 VexRiscv._zz_151_[23]
.sym 28050 VexRiscv.decode_to_execute_RS2[23]
.sym 28052 $abc$40840$n2256
.sym 28054 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 28055 VexRiscv._zz_197_
.sym 28056 basesoc_uart_phy_source_payload_data[4]
.sym 28093 VexRiscv._zz_291_[20]
.sym 28094 $abc$40840$n4079
.sym 28095 csrbankarray_interface2_bank_bus_dat_r[6]
.sym 28096 $abc$40840$n4074
.sym 28097 $abc$40840$n4078
.sym 28098 $abc$40840$n6744
.sym 28099 $abc$40840$n5726
.sym 28100 $abc$40840$n4068
.sym 28133 $abc$40840$n235
.sym 28135 $abc$40840$n3647_1
.sym 28136 VexRiscv._zz_328_
.sym 28137 VexRiscv._zz_199_[29]
.sym 28138 $abc$40840$n4307_1
.sym 28139 $PACKER_VCC_NET
.sym 28140 $abc$40840$n2256
.sym 28141 $abc$40840$n3711
.sym 28142 VexRiscv.decode_to_execute_RS2[22]
.sym 28143 $abc$40840$n4808
.sym 28144 $abc$40840$n5712
.sym 28145 $abc$40840$n4905_1
.sym 28146 VexRiscv.decode_to_execute_RS2[17]
.sym 28147 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 28148 VexRiscv._zz_151_[19]
.sym 28149 VexRiscv._zz_291_[7]
.sym 28150 basesoc_uart_tx_fifo_do_read
.sym 28151 $abc$40840$n4505_1
.sym 28152 $abc$40840$n4347
.sym 28153 VexRiscv._zz_49_[0]
.sym 28154 $abc$40840$n4183
.sym 28155 $abc$40840$n3935
.sym 28156 $abc$40840$n4201
.sym 28157 $PACKER_VCC_NET
.sym 28158 $abc$40840$n4378
.sym 28195 waittimer1_count[1]
.sym 28196 $abc$40840$n4096
.sym 28197 VexRiscv._zz_151_[26]
.sym 28198 $abc$40840$n4095
.sym 28199 $abc$40840$n4143
.sym 28200 $abc$40840$n4178
.sym 28201 $abc$40840$n4179
.sym 28202 VexRiscv._zz_291_[7]
.sym 28237 $abc$40840$n4938_1
.sym 28238 $abc$40840$n5726
.sym 28239 $abc$40840$n4408_1
.sym 28240 VexRiscv.lastStagePc[21]
.sym 28241 VexRiscv._zz_151_[28]
.sym 28242 VexRiscv.decode_to_execute_RS2[29]
.sym 28244 $abc$40840$n4077
.sym 28245 VexRiscv._zz_151_[20]
.sym 28246 $abc$40840$n4198
.sym 28247 VexRiscv.decode_to_execute_RS2[17]
.sym 28248 $abc$40840$n4938_1
.sym 28249 VexRiscv._zz_199_[18]
.sym 28250 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 28251 VexRiscv._zz_42_[1]
.sym 28253 $abc$40840$n4744_1
.sym 28255 VexRiscv.decode_to_execute_RS2[27]
.sym 28256 VexRiscv.decode_to_execute_RS2[21]
.sym 28257 VexRiscv._zz_199_[22]
.sym 28258 VexRiscv.execute_LightShifterPlugin_isActive
.sym 28259 VexRiscv.decode_to_execute_RS2[21]
.sym 28260 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 28297 $abc$40840$n4853_1
.sym 28298 $abc$40840$n4187
.sym 28299 $abc$40840$n6726_1
.sym 28300 $abc$40840$n4183
.sym 28301 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 28302 $abc$40840$n4184
.sym 28303 $abc$40840$n4851_1
.sym 28304 VexRiscv._zz_151_[18]
.sym 28336 csrbankarray_interface2_bank_bus_dat_r[3]
.sym 28339 $abc$40840$n4157
.sym 28341 $abc$40840$n2629
.sym 28342 $abc$40840$n4095
.sym 28345 $abc$40840$n3615
.sym 28346 $abc$40840$n6056_1
.sym 28347 VexRiscv._zz_41_[12]
.sym 28348 $abc$40840$n4166
.sym 28349 VexRiscv._zz_199_[29]
.sym 28350 VexRiscv._zz_151_[26]
.sym 28351 VexRiscv._zz_199_[9]
.sym 28352 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 28353 VexRiscv._zz_151_[7]
.sym 28354 $abc$40840$n3926
.sym 28355 $abc$40840$n4980
.sym 28356 VexRiscv._zz_170_[0]
.sym 28357 VexRiscv._zz_41_[7]
.sym 28358 VexRiscv._zz_151_[18]
.sym 28359 basesoc_dat_w[7]
.sym 28360 VexRiscv._zz_151_[22]
.sym 28362 $abc$40840$n4187
.sym 28399 VexRiscv._zz_36_[13]
.sym 28400 VexRiscv._zz_41_[7]
.sym 28401 $abc$40840$n4188
.sym 28402 $abc$40840$n6727_1
.sym 28403 VexRiscv._zz_285_[4]
.sym 28404 $abc$40840$n4624_1
.sym 28405 $abc$40840$n4453_1
.sym 28406 $abc$40840$n4727_1
.sym 28441 $abc$40840$n4115
.sym 28442 VexRiscv._zz_151_[14]
.sym 28443 VexRiscv._zz_151_[28]
.sym 28444 basesoc_dat_w[7]
.sym 28446 VexRiscv._zz_151_[18]
.sym 28448 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 28449 $abc$40840$n233
.sym 28450 $abc$40840$n4126
.sym 28451 $abc$40840$n6671_1
.sym 28452 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 28453 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 28454 $abc$40840$n2485
.sym 28455 $abc$40840$n4183
.sym 28456 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 28457 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 28458 VexRiscv._zz_151_[29]
.sym 28459 basesoc_uart_phy_source_payload_data[4]
.sym 28460 $abc$40840$n4462_1
.sym 28461 $abc$40840$n4435_1
.sym 28462 $abc$40840$n4459_1
.sym 28463 VexRiscv._zz_41_[17]
.sym 28464 VexRiscv._zz_41_[7]
.sym 28501 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 28502 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 28503 $abc$40840$n4435_1
.sym 28504 VexRiscv._zz_36_[4]
.sym 28505 VexRiscv._zz_151_[22]
.sym 28506 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 28507 VexRiscv._zz_151_[19]
.sym 28508 VexRiscv.DBusSimplePlugin_redoBranch_payload[22]
.sym 28539 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 28540 $abc$40840$n3926
.sym 28543 VexRiscv._zz_170_[1]
.sym 28544 $PACKER_VCC_NET
.sym 28545 $abc$40840$n2642
.sym 28546 $abc$40840$n6655
.sym 28547 $abc$40840$n6657_1
.sym 28548 VexRiscv._zz_287_[2]
.sym 28549 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 28550 $abc$40840$n8284
.sym 28551 $abc$40840$n6657_1
.sym 28552 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 28553 VexRiscv._zz_129_[4]
.sym 28554 $abc$40840$n4123
.sym 28555 $abc$40840$n4505_1
.sym 28556 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 28557 $abc$40840$n4347
.sym 28558 $abc$40840$n4345
.sym 28560 VexRiscv._zz_151_[19]
.sym 28561 sys_rst
.sym 28563 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 28564 VexRiscv._zz_129_[7]
.sym 28565 $abc$40840$n233
.sym 28566 basesoc_uart_tx_fifo_do_read
.sym 28603 $abc$40840$n2485
.sym 28604 $abc$40840$n162
.sym 28606 $abc$40840$n4857_1
.sym 28607 $abc$40840$n4889_1
.sym 28609 $abc$40840$n160
.sym 28610 $abc$40840$n6769_1
.sym 28645 grant
.sym 28646 VexRiscv._zz_151_[19]
.sym 28647 basesoc_dat_w[1]
.sym 28648 VexRiscv._zz_151_[14]
.sym 28649 VexRiscv._zz_286_[2]
.sym 28650 VexRiscv._zz_286_[8]
.sym 28651 VexRiscv.lastStagePc[24]
.sym 28652 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 28653 $abc$40840$n4760_1
.sym 28654 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 28655 VexRiscv._zz_151_[30]
.sym 28656 $abc$40840$n4435_1
.sym 28658 VexRiscv._zz_41_[19]
.sym 28659 VexRiscv.execute_LightShifterPlugin_isActive
.sym 28660 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 28661 VexRiscv._zz_199_[22]
.sym 28662 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 28663 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 28664 $abc$40840$n8284
.sym 28665 VexRiscv._zz_199_[18]
.sym 28666 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 28668 $abc$40840$n2572
.sym 28705 eventmanager_status_w[1]
.sym 28706 VexRiscv.execute_BranchPlugin_branch_src1[22]
.sym 28707 VexRiscv.execute_BranchPlugin_branch_src1[9]
.sym 28708 waittimer1_count[7]
.sym 28709 waittimer1_count[6]
.sym 28710 $abc$40840$n5106_1
.sym 28711 VexRiscv.lastStagePc[22]
.sym 28712 VexRiscv.execute_BranchPlugin_branch_src1[18]
.sym 28747 $PACKER_VCC_NET
.sym 28748 VexRiscv._zz_151_[28]
.sym 28749 VexRiscv.DBusSimplePlugin_redoBranch_payload[30]
.sym 28751 $abc$40840$n4361_1
.sym 28752 $abc$40840$n6769_1
.sym 28753 VexRiscv._zz_151_[3]
.sym 28754 VexRiscv._zz_41_[9]
.sym 28755 $abc$40840$n4412_1
.sym 28756 $abc$40840$n3611
.sym 28758 VexRiscv._zz_41_[30]
.sym 28759 VexRiscv._zz_199_[9]
.sym 28760 basesoc_uart_tx_fifo_produce[0]
.sym 28761 VexRiscv.CsrPlugin_mepc[18]
.sym 28762 $abc$40840$n3926
.sym 28763 VexRiscv.CsrPlugin_mepc[22]
.sym 28764 VexRiscv._zz_170_[0]
.sym 28765 VexRiscv._zz_286_[3]
.sym 28766 VexRiscv._zz_151_[7]
.sym 28767 basesoc_dat_w[7]
.sym 28770 basesoc_uart_tx_fifo_produce[2]
.sym 28807 VexRiscv.CsrPlugin_mepc[22]
.sym 28808 waittimer1_count[12]
.sym 28809 $abc$40840$n3873_1
.sym 28810 $abc$40840$n5381_1
.sym 28811 waittimer1_count[14]
.sym 28812 VexRiscv.CsrPlugin_mepc[17]
.sym 28813 waittimer1_count[15]
.sym 28814 VexRiscv.CsrPlugin_mepc[18]
.sym 28846 $abc$40840$n5106_1
.sym 28849 VexRiscv.CsrPlugin_mtvec_base[9]
.sym 28850 $abc$40840$n3869
.sym 28851 VexRiscv.CsrPlugin_mepc[11]
.sym 28853 VexRiscv.decode_to_execute_RS2[19]
.sym 28854 VexRiscv.execute_BranchPlugin_branch_src1[18]
.sym 28855 basesoc_dat_w[7]
.sym 28857 VexRiscv._zz_152_
.sym 28858 VexRiscv.execute_BranchPlugin_branch_src1[22]
.sym 28859 VexRiscv.CsrPlugin_mepc[21]
.sym 28860 VexRiscv._zz_49_[1]
.sym 28861 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 28863 $abc$40840$n4462_1
.sym 28864 VexRiscv.CsrPlugin_mepc[17]
.sym 28865 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 28866 basesoc_uart_phy_source_payload_data[4]
.sym 28867 VexRiscv._zz_151_[29]
.sym 28868 VexRiscv._zz_41_[9]
.sym 28869 $abc$40840$n4212
.sym 28870 sys_rst
.sym 28909 basesoc_vexriscv_ibus_adr[14]
.sym 28910 basesoc_vexriscv_ibus_adr[6]
.sym 28911 VexRiscv.execute_BranchPlugin_branch_src2[6]
.sym 28912 VexRiscv.execute_BranchPlugin_branch_src1[6]
.sym 28913 basesoc_vexriscv_ibus_adr[3]
.sym 28914 $abc$40840$n2396
.sym 28915 VexRiscv.execute_BranchPlugin_branch_src1[19]
.sym 28916 VexRiscv.execute_BranchPlugin_branch_src1[20]
.sym 28948 basesoc_uart_tx_fifo_produce[3]
.sym 28949 basesoc_uart_tx_fifo_produce[3]
.sym 28951 VexRiscv._zz_170_[1]
.sym 28953 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 28954 basesoc_uart_tx_fifo_consume[1]
.sym 28955 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 28956 VexRiscv._zz_41_[26]
.sym 28957 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 28958 $abc$40840$n166
.sym 28959 basesoc_uart_tx_fifo_consume[3]
.sym 28960 $PACKER_VCC_NET
.sym 28961 VexRiscv._zz_170_[1]
.sym 28962 $abc$40840$n168
.sym 28963 $abc$40840$n2653
.sym 28964 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 28965 $abc$40840$n5466_1
.sym 28967 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[8]
.sym 28968 VexRiscv.execute_BranchPlugin_branch_src1[19]
.sym 28970 basesoc_uart_tx_fifo_do_read
.sym 28971 $abc$40840$n4521_1
.sym 28972 basesoc_vexriscv_ibus_adr[14]
.sym 28973 $PACKER_VCC_NET
.sym 28974 $PACKER_VCC_NET
.sym 29011 $abc$40840$n5421_1
.sym 29012 basesoc_uart_phy_source_payload_data[3]
.sym 29013 basesoc_uart_phy_source_payload_data[4]
.sym 29014 $abc$40840$n4890
.sym 29015 VexRiscv.execute_BranchPlugin_branch_src2[9]
.sym 29016 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 29017 $abc$40840$n5422_1
.sym 29018 $abc$40840$n5466_1
.sym 29050 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 29053 basesoc_dat_w[1]
.sym 29054 $abc$40840$n4841
.sym 29056 VexRiscv.execute_BranchPlugin_branch_src1[6]
.sym 29057 $abc$40840$n3926
.sym 29058 VexRiscv.execute_BranchPlugin_branch_src1[20]
.sym 29059 basesoc_dat_w[1]
.sym 29060 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 29061 $abc$40840$n5166_1
.sym 29062 basesoc_dat_w[3]
.sym 29064 VexRiscv.execute_BranchPlugin_branch_src2[6]
.sym 29065 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 29068 VexRiscv.CsrPlugin_mtval[29]
.sym 29069 basesoc_uart_tx_fifo_consume[0]
.sym 29070 basesoc_timer0_eventmanager_storage
.sym 29071 $abc$40840$n2572
.sym 29072 $abc$40840$n8284
.sym 29074 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 29075 VexRiscv._zz_41_[19]
.sym 29084 basesoc_uart_tx_fifo_consume[2]
.sym 29085 $PACKER_VCC_NET
.sym 29086 basesoc_uart_tx_fifo_consume[0]
.sym 29089 $abc$40840$n7837
.sym 29094 $abc$40840$n7837
.sym 29097 basesoc_uart_tx_fifo_consume[3]
.sym 29108 basesoc_uart_tx_fifo_do_read
.sym 29110 basesoc_uart_tx_fifo_consume[1]
.sym 29111 $PACKER_VCC_NET
.sym 29112 $PACKER_VCC_NET
.sym 29113 $abc$40840$n5470_1
.sym 29114 $abc$40840$n2572
.sym 29115 $abc$40840$n5455_1
.sym 29116 $abc$40840$n5443_1
.sym 29117 VexRiscv.lastStagePc[16]
.sym 29118 $abc$40840$n5446_1
.sym 29119 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 29120 VexRiscv.lastStagePc[15]
.sym 29121 $PACKER_VCC_NET
.sym 29122 $PACKER_VCC_NET
.sym 29123 $PACKER_VCC_NET
.sym 29124 $PACKER_VCC_NET
.sym 29125 $PACKER_VCC_NET
.sym 29126 $PACKER_VCC_NET
.sym 29127 $abc$40840$n7837
.sym 29128 $abc$40840$n7837
.sym 29129 basesoc_uart_tx_fifo_consume[0]
.sym 29130 basesoc_uart_tx_fifo_consume[1]
.sym 29132 basesoc_uart_tx_fifo_consume[2]
.sym 29133 basesoc_uart_tx_fifo_consume[3]
.sym 29140 clk12_$glb_clk
.sym 29141 basesoc_uart_tx_fifo_do_read
.sym 29142 $PACKER_VCC_NET
.sym 29152 basesoc_uart_phy_rx_reg[3]
.sym 29155 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 29156 $abc$40840$n4466_1
.sym 29158 $abc$40840$n235
.sym 29159 $abc$40840$n4361_1
.sym 29161 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 29162 VexRiscv.CsrPlugin_mtvec_base[6]
.sym 29163 $abc$40840$n2576
.sym 29164 $abc$40840$n5463_1
.sym 29166 $abc$40840$n2653
.sym 29167 basesoc_uart_tx_fifo_produce[2]
.sym 29168 $abc$40840$n2258
.sym 29169 basesoc_uart_tx_fifo_produce[0]
.sym 29170 $abc$40840$n4523
.sym 29171 VexRiscv._zz_334_
.sym 29172 VexRiscv._zz_170_[0]
.sym 29173 $abc$40840$n5469_1
.sym 29174 VexRiscv._zz_151_[7]
.sym 29176 $abc$40840$n5470_1
.sym 29177 $abc$40840$n3926
.sym 29178 VexRiscv.DBusSimplePlugin_redoBranch_payload[15]
.sym 29183 basesoc_dat_w[6]
.sym 29184 basesoc_uart_tx_fifo_produce[2]
.sym 29186 basesoc_uart_tx_fifo_produce[0]
.sym 29187 basesoc_uart_tx_fifo_produce[1]
.sym 29189 basesoc_ctrl_reset_reset_r
.sym 29191 basesoc_dat_w[5]
.sym 29193 basesoc_dat_w[7]
.sym 29194 basesoc_uart_tx_fifo_wrport_we
.sym 29198 basesoc_dat_w[4]
.sym 29199 $abc$40840$n7837
.sym 29200 basesoc_dat_w[3]
.sym 29201 basesoc_uart_tx_fifo_produce[3]
.sym 29207 $abc$40840$n7837
.sym 29210 basesoc_dat_w[2]
.sym 29212 $PACKER_VCC_NET
.sym 29213 basesoc_dat_w[1]
.sym 29215 VexRiscv._zz_334_
.sym 29216 VexRiscv.DBusSimplePlugin_redoBranch_payload[9]
.sym 29217 VexRiscv.execute_BranchPlugin_branch_src1[28]
.sym 29218 VexRiscv.DBusSimplePlugin_redoBranch_payload[28]
.sym 29221 VexRiscv.DBusSimplePlugin_redoBranch_payload[16]
.sym 29222 $abc$40840$n5367_1
.sym 29223 $abc$40840$n7837
.sym 29224 $abc$40840$n7837
.sym 29225 $abc$40840$n7837
.sym 29226 $abc$40840$n7837
.sym 29227 $abc$40840$n7837
.sym 29228 $abc$40840$n7837
.sym 29229 $abc$40840$n7837
.sym 29230 $abc$40840$n7837
.sym 29231 basesoc_uart_tx_fifo_produce[0]
.sym 29232 basesoc_uart_tx_fifo_produce[1]
.sym 29234 basesoc_uart_tx_fifo_produce[2]
.sym 29235 basesoc_uart_tx_fifo_produce[3]
.sym 29242 clk12_$glb_clk
.sym 29243 basesoc_uart_tx_fifo_wrport_we
.sym 29244 basesoc_ctrl_reset_reset_r
.sym 29245 basesoc_dat_w[1]
.sym 29246 basesoc_dat_w[2]
.sym 29247 basesoc_dat_w[3]
.sym 29248 basesoc_dat_w[4]
.sym 29249 basesoc_dat_w[5]
.sym 29250 basesoc_dat_w[6]
.sym 29251 basesoc_dat_w[7]
.sym 29252 $PACKER_VCC_NET
.sym 29254 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[9]
.sym 29257 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 29258 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 29259 $abc$40840$n4672
.sym 29260 $abc$40840$n3925
.sym 29261 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 29262 VexRiscv._zz_47_[1]
.sym 29263 VexRiscv.CsrPlugin_mepc[29]
.sym 29264 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 29265 $abc$40840$n3925
.sym 29266 $abc$40840$n2572
.sym 29267 basesoc_dat_w[5]
.sym 29268 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 29269 VexRiscv.CsrPlugin_mie_MTIE
.sym 29270 sys_rst
.sym 29271 $abc$40840$n3920
.sym 29272 VexRiscv._zz_41_[9]
.sym 29275 $abc$40840$n4462_1
.sym 29276 VexRiscv._zz_41_[28]
.sym 29278 $abc$40840$n3920
.sym 29279 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 29280 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 29319 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]
.sym 29320 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]
.sym 29321 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]
.sym 29322 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]
.sym 29323 $abc$40840$n4522_1
.sym 29324 $abc$40840$n4521_1
.sym 29355 VexRiscv._zz_41_[30]
.sym 29356 $abc$40840$n235
.sym 29360 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 29361 $abc$40840$n235
.sym 29362 VexRiscv._zz_170_[1]
.sym 29363 VexRiscv.CsrPlugin_mepc[13]
.sym 29364 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 29366 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 29367 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 29368 $abc$40840$n235
.sym 29370 VexRiscv.execute_BranchPlugin_branch_src1[28]
.sym 29372 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]
.sym 29374 $PACKER_VCC_NET
.sym 29376 $abc$40840$n2653
.sym 29378 $abc$40840$n4521_1
.sym 29422 VexRiscv.CsrPlugin_mstatus_MIE
.sym 29424 $abc$40840$n5321_1
.sym 29457 $abc$40840$n5445_1
.sym 29458 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 29461 VexRiscv.CsrPlugin_mepc[7]
.sym 29462 basesoc_dat_w[3]
.sym 29469 $abc$40840$n4351
.sym 29470 $abc$40840$n2642
.sym 29471 $abc$40840$n4354
.sym 29472 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]
.sym 29475 $abc$40840$n2572
.sym 29483 $abc$40840$n5070_1
.sym 29559 $abc$40840$n5345_1
.sym 29563 $abc$40840$n8284
.sym 29566 VexRiscv.CsrPlugin_mstatus_MIE
.sym 29567 sys_rst
.sym 29569 $abc$40840$n2653
.sym 29570 $abc$40840$n5337_1
.sym 29571 VexRiscv.CsrPlugin_mepc[30]
.sym 29572 sys_rst
.sym 29585 $abc$40840$n5322_1
.sym 29665 VexRiscv._zz_200_[0]
.sym 29666 VexRiscv.lastStagePc[19]
.sym 29668 VexRiscv.lastStagePc[23]
.sym 29671 basesoc_dat_w[5]
.sym 29697 clk12
.sym 29721 clk12
.sym 29753 eventmanager_pending_w[2]
.sym 29754 $abc$40840$n6344_1
.sym 29756 $abc$40840$n6345_1
.sym 29757 $abc$40840$n6347_1
.sym 29759 $abc$40840$n6348_1
.sym 29766 basesoc_timer0_reload_storage[11]
.sym 29769 $abc$40840$n6216_1
.sym 29772 eventmanager_status_w[1]
.sym 29776 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[4]
.sym 29806 $abc$40840$n2478
.sym 29816 $abc$40840$n2477
.sym 29853 $abc$40840$n2477
.sym 29874 $abc$40840$n2478
.sym 29875 clk12_$glb_clk
.sym 29876 sys_rst_$glb_sr
.sym 29884 por_rst
.sym 29885 $abc$40840$n3864
.sym 29886 rst1
.sym 29888 $abc$40840$n2491
.sym 29891 $abc$40840$n2252
.sym 29894 $abc$40840$n6348_1
.sym 29897 array_muxed1[14]
.sym 29898 basesoc_ctrl_reset_reset_r
.sym 29902 $abc$40840$n6344_1
.sym 29903 array_muxed1[31]
.sym 29904 basesoc_dat_w[4]
.sym 29923 eventmanager_pending_w[1]
.sym 29924 basesoc_timer0_reload_storage[14]
.sym 29925 $abc$40840$n2491
.sym 29927 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 29930 eventmanager_status_w[0]
.sym 29932 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 29935 basesoc_timer0_reload_storage[9]
.sym 29937 $abc$40840$n2252
.sym 29942 basesoc_timer0_load_storage[12]
.sym 29943 $abc$40840$n2252
.sym 29945 csrbankarray_csrbank0_leds_out0_w[0]
.sym 29950 eventmanager_status_w[0]
.sym 29960 sys_rst
.sym 29969 $abc$40840$n2439
.sym 29973 basesoc_dat_w[6]
.sym 29976 basesoc_dat_w[1]
.sym 29982 $abc$40840$n2477
.sym 29986 $abc$40840$n3864
.sym 29988 basesoc_dat_w[3]
.sym 30009 $abc$40840$n3864
.sym 30010 sys_rst
.sym 30011 $abc$40840$n2477
.sym 30012 basesoc_dat_w[1]
.sym 30015 basesoc_dat_w[1]
.sym 30021 basesoc_dat_w[3]
.sym 30034 basesoc_dat_w[6]
.sym 30037 $abc$40840$n2439
.sym 30038 clk12_$glb_clk
.sym 30039 sys_rst_$glb_sr
.sym 30041 basesoc_ctrl_storage[2]
.sym 30045 $abc$40840$n6092_1
.sym 30050 basesoc_uart_phy_rx_reg[7]
.sym 30052 array_muxed0[10]
.sym 30053 $abc$40840$n3904
.sym 30054 $abc$40840$n3787_1
.sym 30055 $abc$40840$n6522
.sym 30056 basesoc_timer0_en_storage
.sym 30057 $abc$40840$n3813
.sym 30058 $abc$40840$n3855
.sym 30059 $abc$40840$n2490
.sym 30060 $abc$40840$n188
.sym 30061 basesoc_ctrl_reset_reset_r
.sym 30062 $abc$40840$n3892_1
.sym 30063 array_muxed0[9]
.sym 30067 basesoc_dat_w[2]
.sym 30068 sys_rst
.sym 30070 basesoc_timer0_value[15]
.sym 30071 $abc$40840$n2252
.sym 30072 $abc$40840$n3909
.sym 30075 csrbankarray_interface5_bank_bus_dat_r[6]
.sym 30092 VexRiscv.decode_to_execute_RS2[14]
.sym 30094 VexRiscv._zz_170_[0]
.sym 30098 $abc$40840$n5876_1
.sym 30099 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[4]
.sym 30102 VexRiscv._zz_170_[1]
.sym 30103 VexRiscv.decode_to_execute_RS2[30]
.sym 30109 VexRiscv._zz_129_[6]
.sym 30114 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[4]
.sym 30120 VexRiscv._zz_129_[6]
.sym 30121 VexRiscv.decode_to_execute_RS2[14]
.sym 30122 VexRiscv._zz_170_[1]
.sym 30123 VexRiscv._zz_170_[0]
.sym 30127 VexRiscv._zz_170_[1]
.sym 30134 VexRiscv._zz_129_[6]
.sym 30138 VexRiscv._zz_170_[0]
.sym 30144 VexRiscv._zz_129_[6]
.sym 30145 VexRiscv._zz_170_[0]
.sym 30146 VexRiscv._zz_170_[1]
.sym 30147 VexRiscv.decode_to_execute_RS2[14]
.sym 30156 $abc$40840$n5876_1
.sym 30158 VexRiscv._zz_170_[1]
.sym 30159 VexRiscv.decode_to_execute_RS2[30]
.sym 30160 $abc$40840$n8283_$glb_ce
.sym 30161 clk12_$glb_clk
.sym 30163 basesoc_timer0_value[20]
.sym 30164 $abc$40840$n6174_1
.sym 30165 $abc$40840$n6196_1
.sym 30166 $abc$40840$n6164_1
.sym 30167 basesoc_timer0_value[12]
.sym 30168 $abc$40840$n6180_1
.sym 30169 csrbankarray_interface0_bank_bus_dat_r[1]
.sym 30170 basesoc_timer0_value[4]
.sym 30171 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 30172 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 30173 VexRiscv._zz_35_[7]
.sym 30174 $abc$40840$n4980
.sym 30175 basesoc_vexriscv_dbus_adr[2]
.sym 30176 $abc$40840$n2439
.sym 30177 csrbankarray_csrbank0_leds_out0_w[1]
.sym 30178 basesoc_adr[0]
.sym 30179 $abc$40840$n3812
.sym 30180 $abc$40840$n2429
.sym 30182 array_muxed0[2]
.sym 30183 array_muxed1[6]
.sym 30184 sys_rst
.sym 30186 $abc$40840$n2510
.sym 30187 $abc$40840$n6896
.sym 30188 basesoc_timer0_value[12]
.sym 30189 basesoc_timer0_reload_storage[4]
.sym 30190 basesoc_timer0_value[30]
.sym 30191 $abc$40840$n3711
.sym 30193 basesoc_timer0_reload_storage[20]
.sym 30195 $abc$40840$n6842
.sym 30196 basesoc_timer0_value[26]
.sym 30197 basesoc_timer0_value[0]
.sym 30198 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 30204 eventsourceprocess1_old_trigger
.sym 30206 $abc$40840$n6089
.sym 30207 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 30209 $abc$40840$n3709_1
.sym 30210 $abc$40840$n6090_1
.sym 30217 $abc$40840$n3711
.sym 30218 basesoc_we
.sym 30219 eventmanager_pending_w[0]
.sym 30220 csrbankarray_csrbank0_leds_out0_w[0]
.sym 30221 $abc$40840$n3855
.sym 30222 $abc$40840$n3725
.sym 30223 basesoc_adr[1]
.sym 30224 eventmanager_status_w[1]
.sym 30226 eventmanager_status_w[0]
.sym 30227 sys_rst
.sym 30228 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 30229 csrbankarray_csrbank0_buttons_ev_enable0_w[0]
.sym 30230 $abc$40840$n3734
.sym 30231 $abc$40840$n3787_1
.sym 30232 basesoc_adr[0]
.sym 30234 $abc$40840$n3728
.sym 30239 eventmanager_status_w[1]
.sym 30243 sys_rst
.sym 30244 $abc$40840$n3725
.sym 30245 basesoc_we
.sym 30246 $abc$40840$n3711
.sym 30249 csrbankarray_csrbank0_buttons_ev_enable0_w[0]
.sym 30251 $abc$40840$n6090_1
.sym 30252 $abc$40840$n3728
.sym 30255 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 30256 $abc$40840$n3787_1
.sym 30257 $abc$40840$n3709_1
.sym 30261 eventmanager_status_w[1]
.sym 30263 eventsourceprocess1_old_trigger
.sym 30267 $abc$40840$n3855
.sym 30268 eventmanager_status_w[0]
.sym 30269 $abc$40840$n3734
.sym 30270 $abc$40840$n6089
.sym 30273 eventmanager_pending_w[0]
.sym 30274 basesoc_adr[0]
.sym 30275 csrbankarray_csrbank0_leds_out0_w[0]
.sym 30276 basesoc_adr[1]
.sym 30279 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 30280 $abc$40840$n3787_1
.sym 30281 $abc$40840$n3709_1
.sym 30284 clk12_$glb_clk
.sym 30285 sys_rst_$glb_sr
.sym 30288 $abc$40840$n6842
.sym 30289 $abc$40840$n6845
.sym 30290 $abc$40840$n6848
.sym 30291 $abc$40840$n6851
.sym 30292 $abc$40840$n6854
.sym 30293 $abc$40840$n6857
.sym 30298 VexRiscv._zz_316_[3]
.sym 30299 basesoc_dat_w[7]
.sym 30300 eventmanager_status_w[1]
.sym 30301 $abc$40840$n3710
.sym 30302 VexRiscv._zz_316_[4]
.sym 30303 $abc$40840$n3731
.sym 30304 basesoc_timer0_reload_storage[12]
.sym 30305 basesoc_timer0_value[20]
.sym 30306 basesoc_dat_w[1]
.sym 30307 csrbankarray_interface2_bank_bus_dat_r[4]
.sym 30308 $abc$40840$n3731
.sym 30309 VexRiscv._zz_313_[0]
.sym 30311 basesoc_timer0_reload_storage[12]
.sym 30312 eventmanager_status_w[0]
.sym 30314 $abc$40840$n4980
.sym 30315 basesoc_timer0_value[10]
.sym 30316 eventmanager_status_w[0]
.sym 30317 csrbankarray_interface0_bank_bus_dat_r[0]
.sym 30318 $abc$40840$n6208_1
.sym 30319 basesoc_dat_w[6]
.sym 30320 basesoc_timer0_reload_storage[8]
.sym 30321 basesoc_adr[2]
.sym 30332 basesoc_timer0_en_storage
.sym 30334 basesoc_timer0_load_storage[30]
.sym 30338 basesoc_timer0_load_storage[28]
.sym 30339 basesoc_timer0_load_storage[15]
.sym 30340 $abc$40840$n6186_1
.sym 30342 $abc$40840$n3787_1
.sym 30343 $abc$40840$n6216_1
.sym 30344 $abc$40840$n6208_1
.sym 30347 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 30349 $abc$40840$n3709_1
.sym 30350 $abc$40840$n6212_1
.sym 30351 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 30353 $abc$40840$n6184_1
.sym 30354 basesoc_timer0_load_storage[14]
.sym 30355 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 30356 basesoc_timer0_load_storage[26]
.sym 30357 $abc$40840$n3709_1
.sym 30360 $abc$40840$n3787_1
.sym 30361 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 30362 $abc$40840$n3709_1
.sym 30366 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 30367 $abc$40840$n3787_1
.sym 30369 $abc$40840$n3709_1
.sym 30373 basesoc_timer0_en_storage
.sym 30374 basesoc_timer0_load_storage[26]
.sym 30375 $abc$40840$n6208_1
.sym 30378 basesoc_timer0_en_storage
.sym 30380 basesoc_timer0_load_storage[15]
.sym 30381 $abc$40840$n6186_1
.sym 30384 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 30385 $abc$40840$n3709_1
.sym 30386 $abc$40840$n3787_1
.sym 30390 basesoc_timer0_en_storage
.sym 30392 $abc$40840$n6212_1
.sym 30393 basesoc_timer0_load_storage[28]
.sym 30397 basesoc_timer0_en_storage
.sym 30398 basesoc_timer0_load_storage[14]
.sym 30399 $abc$40840$n6184_1
.sym 30402 basesoc_timer0_load_storage[30]
.sym 30404 basesoc_timer0_en_storage
.sym 30405 $abc$40840$n6216_1
.sym 30407 clk12_$glb_clk
.sym 30408 sys_rst_$glb_sr
.sym 30409 $abc$40840$n6860
.sym 30410 $abc$40840$n6863
.sym 30411 $abc$40840$n6866
.sym 30412 $abc$40840$n6869
.sym 30413 $abc$40840$n6872
.sym 30414 $abc$40840$n6875
.sym 30415 $abc$40840$n6878
.sym 30416 $abc$40840$n6881
.sym 30418 $abc$40840$n6851
.sym 30421 csrbankarray_interface5_bank_bus_dat_r[5]
.sym 30424 $abc$40840$n6845
.sym 30425 VexRiscv._zz_314_[13]
.sym 30426 basesoc_dat_w[3]
.sym 30427 $abc$40840$n6828_1
.sym 30428 basesoc_timer0_value[1]
.sym 30429 basesoc_we
.sym 30430 basesoc_timer0_load_storage[30]
.sym 30431 csrbankarray_interface5_bank_bus_dat_r[7]
.sym 30432 VexRiscv._zz_193_[15]
.sym 30433 basesoc_uart_rx_fifo_level0[1]
.sym 30434 basesoc_timer0_value[26]
.sym 30435 $abc$40840$n2252
.sym 30436 $abc$40840$n6212_1
.sym 30437 basesoc_timer0_value[29]
.sym 30439 $abc$40840$n3725
.sym 30440 basesoc_timer0_value[28]
.sym 30441 basesoc_timer0_eventmanager_status_w
.sym 30442 basesoc_timer0_value[14]
.sym 30443 basesoc_timer0_value[21]
.sym 30444 basesoc_timer0_value[30]
.sym 30451 basesoc_uart_rx_fifo_level0[1]
.sym 30452 $abc$40840$n2439
.sym 30453 basesoc_uart_rx_fifo_level0[3]
.sym 30456 basesoc_timer0_reload_storage[15]
.sym 30459 basesoc_uart_rx_fifo_level0[2]
.sym 30466 $abc$40840$n6860
.sym 30467 basesoc_timer0_eventmanager_status_w
.sym 30469 basesoc_dat_w[4]
.sym 30473 basesoc_uart_rx_fifo_level0[0]
.sym 30477 basesoc_uart_rx_fifo_level0[4]
.sym 30480 basesoc_timer0_reload_storage[8]
.sym 30481 $abc$40840$n6881
.sym 30482 $nextpnr_ICESTORM_LC_11$O
.sym 30484 basesoc_uart_rx_fifo_level0[0]
.sym 30488 $auto$alumacc.cc:474:replace_alu$4045.C[2]
.sym 30491 basesoc_uart_rx_fifo_level0[1]
.sym 30494 $auto$alumacc.cc:474:replace_alu$4045.C[3]
.sym 30497 basesoc_uart_rx_fifo_level0[2]
.sym 30498 $auto$alumacc.cc:474:replace_alu$4045.C[2]
.sym 30500 $auto$alumacc.cc:474:replace_alu$4045.C[4]
.sym 30503 basesoc_uart_rx_fifo_level0[3]
.sym 30504 $auto$alumacc.cc:474:replace_alu$4045.C[3]
.sym 30507 basesoc_uart_rx_fifo_level0[4]
.sym 30510 $auto$alumacc.cc:474:replace_alu$4045.C[4]
.sym 30513 basesoc_timer0_eventmanager_status_w
.sym 30514 basesoc_timer0_reload_storage[15]
.sym 30516 $abc$40840$n6881
.sym 30520 basesoc_dat_w[4]
.sym 30525 basesoc_timer0_eventmanager_status_w
.sym 30526 $abc$40840$n6860
.sym 30527 basesoc_timer0_reload_storage[8]
.sym 30529 $abc$40840$n2439
.sym 30530 clk12_$glb_clk
.sym 30531 sys_rst_$glb_sr
.sym 30532 $abc$40840$n6884
.sym 30533 $abc$40840$n6887
.sym 30534 $abc$40840$n6890
.sym 30535 $abc$40840$n6893
.sym 30536 $abc$40840$n6896
.sym 30537 $abc$40840$n6899
.sym 30538 $abc$40840$n6902
.sym 30539 $abc$40840$n6905
.sym 30540 $abc$40840$n7007
.sym 30541 $abc$40840$n6875
.sym 30542 $abc$40840$n4938_1
.sym 30543 $abc$40840$n2326
.sym 30544 VexRiscv._zz_316_[19]
.sym 30545 basesoc_timer0_en_storage
.sym 30546 VexRiscv._zz_316_[16]
.sym 30547 basesoc_uart_rx_fifo_level0[3]
.sym 30548 array_muxed1[1]
.sym 30549 $abc$40840$n6998
.sym 30550 $abc$40840$n7001
.sym 30551 basesoc_timer0_value[15]
.sym 30552 $abc$40840$n7004
.sym 30553 basesoc_dat_w[1]
.sym 30554 basesoc_adr[3]
.sym 30555 $abc$40840$n2412
.sym 30556 $abc$40840$n6651
.sym 30557 $abc$40840$n3909
.sym 30558 $abc$40840$n6803
.sym 30559 sys_rst
.sym 30561 $abc$40840$n3708
.sym 30562 csrbankarray_interface2_bank_bus_dat_r[6]
.sym 30563 $abc$40840$n2252
.sym 30564 $abc$40840$n3834
.sym 30565 $abc$40840$n6884
.sym 30567 basesoc_timer0_value[23]
.sym 30573 $abc$40840$n3812
.sym 30575 basesoc_dat_w[4]
.sym 30576 $abc$40840$n6869
.sym 30578 $abc$40840$n3831
.sym 30583 basesoc_timer0_value[28]
.sym 30584 $abc$40840$n2287
.sym 30586 basesoc_timer0_eventmanager_status_w
.sym 30589 basesoc_timer0_value[31]
.sym 30592 basesoc_timer0_reload_storage[30]
.sym 30593 basesoc_timer0_reload_storage[26]
.sym 30594 sys_rst
.sym 30595 $abc$40840$n6926
.sym 30596 basesoc_timer0_reload_storage[28]
.sym 30597 basesoc_timer0_value[29]
.sym 30598 basesoc_timer0_reload_storage[11]
.sym 30599 $abc$40840$n6914
.sym 30601 $abc$40840$n6920
.sym 30602 basesoc_adr[3]
.sym 30603 $abc$40840$n3709_1
.sym 30604 basesoc_timer0_value[30]
.sym 30606 basesoc_adr[3]
.sym 30609 $abc$40840$n3709_1
.sym 30612 basesoc_timer0_value[28]
.sym 30613 basesoc_timer0_value[31]
.sym 30614 basesoc_timer0_value[29]
.sym 30615 basesoc_timer0_value[30]
.sym 30618 $abc$40840$n6926
.sym 30620 basesoc_timer0_eventmanager_status_w
.sym 30621 basesoc_timer0_reload_storage[30]
.sym 30625 basesoc_dat_w[4]
.sym 30630 basesoc_timer0_eventmanager_status_w
.sym 30632 basesoc_timer0_reload_storage[26]
.sym 30633 $abc$40840$n6914
.sym 30636 sys_rst
.sym 30637 $abc$40840$n3812
.sym 30638 $abc$40840$n3831
.sym 30642 basesoc_timer0_reload_storage[11]
.sym 30644 basesoc_timer0_eventmanager_status_w
.sym 30645 $abc$40840$n6869
.sym 30648 $abc$40840$n6920
.sym 30650 basesoc_timer0_reload_storage[28]
.sym 30651 basesoc_timer0_eventmanager_status_w
.sym 30652 $abc$40840$n2287
.sym 30653 clk12_$glb_clk
.sym 30654 sys_rst_$glb_sr
.sym 30655 $abc$40840$n6908
.sym 30656 $abc$40840$n6911
.sym 30657 $abc$40840$n6914
.sym 30658 $abc$40840$n6917
.sym 30659 $abc$40840$n6920
.sym 30660 $abc$40840$n6923
.sym 30661 $abc$40840$n6926
.sym 30662 $abc$40840$n6929
.sym 30665 $abc$40840$n4460_1
.sym 30666 basesoc_timer0_eventmanager_storage
.sym 30667 array_muxed0[5]
.sym 30668 VexRiscv._zz_193_[2]
.sym 30669 $abc$40840$n2443
.sym 30670 csrbankarray_interface5_bank_bus_dat_r[1]
.sym 30671 $abc$40840$n3842
.sym 30672 basesoc_uart_tx_fifo_wrport_we
.sym 30673 basesoc_timer0_value[14]
.sym 30674 basesoc_ctrl_reset_reset_r
.sym 30675 VexRiscv._zz_35_[11]
.sym 30676 VexRiscv._zz_193_[4]
.sym 30679 $abc$40840$n6890
.sym 30680 $abc$40840$n4980
.sym 30682 basesoc_uart_phy_storage[28]
.sym 30683 $abc$40840$n6896
.sym 30685 basesoc_timer0_reload_storage[31]
.sym 30686 $abc$40840$n2443
.sym 30687 VexRiscv._zz_194_[8]
.sym 30688 $abc$40840$n3711
.sym 30689 basesoc_timer0_reload_storage[20]
.sym 30690 basesoc_adr[3]
.sym 30698 $abc$40840$n2343
.sym 30699 $abc$40840$n4265
.sym 30702 basesoc_uart_phy_rx_reg[6]
.sym 30705 basesoc_uart_phy_rx_reg[3]
.sym 30707 VexRiscv.memory_MulDivIterativePlugin_div_result[7]
.sym 30712 basesoc_uart_phy_rx_reg[2]
.sym 30715 basesoc_uart_phy_rx_reg[1]
.sym 30716 $abc$40840$n6651
.sym 30717 basesoc_uart_phy_rx_reg[7]
.sym 30720 sys_rst
.sym 30722 VexRiscv.execute_to_memory_IS_DIV
.sym 30723 VexRiscv.memory_arbitration_isValid
.sym 30731 basesoc_uart_phy_rx_reg[3]
.sym 30736 basesoc_uart_phy_rx_reg[6]
.sym 30743 $abc$40840$n6651
.sym 30744 sys_rst
.sym 30748 basesoc_uart_phy_rx_reg[2]
.sym 30761 basesoc_uart_phy_rx_reg[1]
.sym 30768 basesoc_uart_phy_rx_reg[7]
.sym 30771 $abc$40840$n4265
.sym 30772 VexRiscv.memory_MulDivIterativePlugin_div_result[7]
.sym 30773 VexRiscv.execute_to_memory_IS_DIV
.sym 30774 VexRiscv.memory_arbitration_isValid
.sym 30775 $abc$40840$n2343
.sym 30776 clk12_$glb_clk
.sym 30777 sys_rst_$glb_sr
.sym 30778 $abc$40840$n4266_1
.sym 30779 $abc$40840$n6210_1
.sym 30780 basesoc_timer0_value[27]
.sym 30781 $abc$40840$n6202_1
.sym 30782 basesoc_timer0_value[16]
.sym 30783 basesoc_timer0_value[23]
.sym 30784 $abc$40840$n4281
.sym 30785 $abc$40840$n6188_1
.sym 30789 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 30790 $abc$40840$n5748
.sym 30791 $abc$40840$n5746
.sym 30792 $abc$40840$n2343
.sym 30793 VexRiscv.memory_MulDivIterativePlugin_div_result[7]
.sym 30794 $abc$40840$n6651
.sym 30796 $abc$40840$n2326
.sym 30797 $abc$40840$n3733_1
.sym 30798 array_muxed1[8]
.sym 30799 basesoc_dat_w[3]
.sym 30800 user_btn0
.sym 30801 $abc$40840$n6435
.sym 30802 basesoc_timer0_value[31]
.sym 30803 basesoc_timer0_value[16]
.sym 30804 VexRiscv._zz_35_[22]
.sym 30805 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[5]
.sym 30806 $abc$40840$n4980
.sym 30807 VexRiscv._zz_199_[22]
.sym 30808 eventmanager_status_w[0]
.sym 30809 basesoc_adr[2]
.sym 30812 basesoc_dat_w[6]
.sym 30813 $abc$40840$n2471
.sym 30819 $abc$40840$n4280_1
.sym 30820 VexRiscv.memory_arbitration_isValid
.sym 30821 $abc$40840$n6218_1
.sym 30822 VexRiscv.memory_MulDivIterativePlugin_div_result[12]
.sym 30823 basesoc_timer0_en_storage
.sym 30824 basesoc_timer0_load_storage[31]
.sym 30826 $abc$40840$n6929
.sym 30827 basesoc_we
.sym 30828 VexRiscv.memory_MulDivIterativePlugin_div_result[11]
.sym 30829 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 30831 $abc$40840$n3708
.sym 30832 sys_rst
.sym 30834 VexRiscv.execute_to_memory_IS_DIV
.sym 30835 $abc$40840$n4266_1
.sym 30837 $abc$40840$n3647_1
.sym 30841 $abc$40840$n4281
.sym 30843 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 30844 $abc$40840$n3708
.sym 30845 basesoc_timer0_reload_storage[31]
.sym 30846 $abc$40840$n3725
.sym 30848 $abc$40840$n3711
.sym 30849 $abc$40840$n4277
.sym 30850 basesoc_timer0_eventmanager_status_w
.sym 30852 $abc$40840$n4281
.sym 30854 $abc$40840$n3647_1
.sym 30855 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 30858 basesoc_timer0_reload_storage[31]
.sym 30859 $abc$40840$n3708
.sym 30860 basesoc_timer0_load_storage[31]
.sym 30861 $abc$40840$n3725
.sym 30865 basesoc_timer0_reload_storage[31]
.sym 30866 basesoc_timer0_eventmanager_status_w
.sym 30867 $abc$40840$n6929
.sym 30870 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 30871 $abc$40840$n3647_1
.sym 30873 $abc$40840$n4266_1
.sym 30876 basesoc_timer0_en_storage
.sym 30878 $abc$40840$n6218_1
.sym 30879 basesoc_timer0_load_storage[31]
.sym 30882 VexRiscv.memory_MulDivIterativePlugin_div_result[12]
.sym 30883 $abc$40840$n4280_1
.sym 30884 VexRiscv.memory_arbitration_isValid
.sym 30885 VexRiscv.execute_to_memory_IS_DIV
.sym 30888 $abc$40840$n3711
.sym 30889 $abc$40840$n3708
.sym 30890 sys_rst
.sym 30891 basesoc_we
.sym 30894 VexRiscv.memory_arbitration_isValid
.sym 30895 VexRiscv.execute_to_memory_IS_DIV
.sym 30896 $abc$40840$n4277
.sym 30897 VexRiscv.memory_MulDivIterativePlugin_div_result[11]
.sym 30899 clk12_$glb_clk
.sym 30900 sys_rst_$glb_sr
.sym 30901 $abc$40840$n4299
.sym 30902 $abc$40840$n4311
.sym 30903 basesoc_timer0_value_status[16]
.sym 30904 basesoc_timer0_value_status[28]
.sym 30905 $abc$40840$n3829
.sym 30906 $abc$40840$n4310_1
.sym 30907 basesoc_timer0_value_status[9]
.sym 30908 VexRiscv._zz_35_[22]
.sym 30909 $abc$40840$n3649_1
.sym 30910 VexRiscv.memory_MulDivIterativePlugin_div_result[11]
.sym 30911 VexRiscv.decode_to_execute_RS2[20]
.sym 30913 basesoc_we
.sym 30914 basesoc_uart_phy_rx_reg[5]
.sym 30915 VexRiscv._zz_35_[12]
.sym 30917 VexRiscv._zz_160_
.sym 30918 basesoc_timer0_reload_storage[30]
.sym 30919 basesoc_timer0_load_storage[23]
.sym 30920 $abc$40840$n5756
.sym 30921 $abc$40840$n4278_1
.sym 30923 basesoc_timer0_load_storage[16]
.sym 30924 basesoc_timer0_value[27]
.sym 30925 VexRiscv._zz_35_[18]
.sym 30926 basesoc_timer0_load_storage[27]
.sym 30927 VexRiscv.decode_to_execute_RS2[20]
.sym 30929 $abc$40840$n3730_1
.sym 30931 $abc$40840$n3725
.sym 30932 basesoc_timer0_value[28]
.sym 30933 $abc$40840$n150
.sym 30934 $abc$40840$n3647_1
.sym 30935 $abc$40840$n4245
.sym 30936 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 30943 VexRiscv.memory_MulDivIterativePlugin_div_result[18]
.sym 30944 VexRiscv.execute_to_memory_IS_DIV
.sym 30947 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 30951 basesoc_adr[2]
.sym 30952 $abc$40840$n148
.sym 30954 $abc$40840$n3731
.sym 30956 VexRiscv._zz_198_
.sym 30957 $abc$40840$n3647_1
.sym 30958 VexRiscv.memory_arbitration_isValid
.sym 30960 basesoc_adr[3]
.sym 30961 $abc$40840$n4298_1
.sym 30962 VexRiscv._zz_35_[18]
.sym 30966 $abc$40840$n4299
.sym 30967 VexRiscv._zz_199_[22]
.sym 30970 VexRiscv._zz_35_[29]
.sym 30972 VexRiscv._zz_35_[5]
.sym 30976 VexRiscv._zz_35_[29]
.sym 30982 VexRiscv._zz_35_[18]
.sym 30988 VexRiscv._zz_198_
.sym 30989 VexRiscv._zz_199_[22]
.sym 30993 $abc$40840$n4299
.sym 30994 $abc$40840$n3647_1
.sym 30995 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 30999 VexRiscv.execute_to_memory_IS_DIV
.sym 31000 VexRiscv.memory_MulDivIterativePlugin_div_result[18]
.sym 31001 VexRiscv.memory_arbitration_isValid
.sym 31002 $abc$40840$n4298_1
.sym 31007 $abc$40840$n148
.sym 31011 basesoc_adr[2]
.sym 31012 $abc$40840$n3731
.sym 31013 basesoc_adr[3]
.sym 31019 VexRiscv._zz_35_[5]
.sym 31022 clk12_$glb_clk
.sym 31023 VexRiscv.reset_$glb_sr
.sym 31024 $abc$40840$n4328_1
.sym 31025 $abc$40840$n5794
.sym 31026 $abc$40840$n146
.sym 31027 $abc$40840$n4332
.sym 31028 VexRiscv._zz_35_[29]
.sym 31029 $abc$40840$n4329
.sym 31030 $abc$40840$n4731_1
.sym 31031 $abc$40840$n4331_1
.sym 31034 basesoc_uart_phy_source_payload_data[3]
.sym 31035 eventmanager_status_w[1]
.sym 31036 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[29]
.sym 31037 basesoc_timer0_value_status[9]
.sym 31038 $abc$40840$n148
.sym 31039 VexRiscv.memory_arbitration_isValid
.sym 31040 VexRiscv.execute_to_memory_IS_DIV
.sym 31041 basesoc_vexriscv_ibus_adr[9]
.sym 31042 $abc$40840$n5778
.sym 31043 basesoc_uart_tx_fifo_do_read
.sym 31044 array_muxed0[8]
.sym 31045 basesoc_timer0_load_storage[31]
.sym 31046 VexRiscv._zz_193_[21]
.sym 31047 VexRiscv.memory_MulDivIterativePlugin_div_result[18]
.sym 31048 VexRiscv._zz_311_
.sym 31049 $abc$40840$n3834
.sym 31050 $abc$40840$n3909
.sym 31051 VexRiscv._zz_35_[8]
.sym 31052 $abc$40840$n5750
.sym 31053 csrbankarray_interface2_bank_bus_dat_r[6]
.sym 31055 sys_rst
.sym 31056 $abc$40840$n3834
.sym 31057 waittimer0_count[14]
.sym 31058 $abc$40840$n4664
.sym 31065 $abc$40840$n4469_1
.sym 31067 VexRiscv._zz_288_[4]
.sym 31068 $abc$40840$n3862
.sym 31069 VexRiscv._zz_35_[18]
.sym 31070 VexRiscv._zz_199_[9]
.sym 31071 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 31073 $abc$40840$n4527_1
.sym 31074 VexRiscv._zz_198_
.sym 31075 VexRiscv._zz_35_[8]
.sym 31076 $abc$40840$n2453
.sym 31078 basesoc_ctrl_reset_reset_r
.sym 31083 $abc$40840$n146
.sym 31084 VexRiscv._zz_35_[5]
.sym 31086 $abc$40840$n3858
.sym 31087 $abc$40840$n148
.sym 31088 VexRiscv._zz_151_[4]
.sym 31093 $abc$40840$n150
.sym 31095 $abc$40840$n4700_1
.sym 31096 $abc$40840$n4378
.sym 31100 basesoc_ctrl_reset_reset_r
.sym 31105 VexRiscv._zz_288_[4]
.sym 31106 VexRiscv._zz_151_[4]
.sym 31107 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 31111 VexRiscv._zz_199_[9]
.sym 31112 VexRiscv._zz_198_
.sym 31116 $abc$40840$n3862
.sym 31117 $abc$40840$n148
.sym 31118 $abc$40840$n3858
.sym 31119 $abc$40840$n146
.sym 31122 $abc$40840$n4378
.sym 31124 $abc$40840$n4469_1
.sym 31125 VexRiscv._zz_35_[5]
.sym 31128 $abc$40840$n4700_1
.sym 31129 VexRiscv._zz_35_[18]
.sym 31131 $abc$40840$n4378
.sym 31135 $abc$40840$n4527_1
.sym 31136 $abc$40840$n4378
.sym 31137 VexRiscv._zz_35_[8]
.sym 31142 $abc$40840$n150
.sym 31144 $abc$40840$n2453
.sym 31145 clk12_$glb_clk
.sym 31146 sys_rst_$glb_sr
.sym 31147 $abc$40840$n5750
.sym 31148 $abc$40840$n5788
.sym 31149 waittimer0_count[15]
.sym 31150 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 31151 $abc$40840$n5017
.sym 31152 $abc$40840$n5760
.sym 31153 VexRiscv._zz_199_[16]
.sym 31154 VexRiscv.decode_to_execute_RS2[16]
.sym 31155 user_btn0
.sym 31159 $abc$40840$n4469_1
.sym 31160 VexRiscv._zz_198_
.sym 31161 $abc$40840$n3647_1
.sym 31162 $abc$40840$n4379_1
.sym 31163 $abc$40840$n4610_1
.sym 31164 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 31165 $abc$40840$n6202
.sym 31167 $abc$40840$n4958
.sym 31168 $abc$40840$n2326
.sym 31169 basesoc_uart_phy_rx_reg[7]
.sym 31170 $abc$40840$n146
.sym 31172 $abc$40840$n4970
.sym 31173 $abc$40840$n4245
.sym 31174 $abc$40840$n2443
.sym 31175 $abc$40840$n4609_1
.sym 31176 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 31177 basesoc_timer0_reload_storage[31]
.sym 31178 VexRiscv._zz_194_[8]
.sym 31179 grant
.sym 31180 $abc$40840$n4672
.sym 31181 $abc$40840$n4700_1
.sym 31182 $abc$40840$n4378
.sym 31189 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[4]
.sym 31190 $abc$40840$n152
.sym 31191 VexRiscv._zz_36_[20]
.sym 31192 $abc$40840$n156
.sym 31195 VexRiscv._zz_35_[12]
.sym 31197 $abc$40840$n4939
.sym 31200 VexRiscv._zz_199_[20]
.sym 31202 $abc$40840$n4731_1
.sym 31204 $abc$40840$n4347
.sym 31206 $abc$40840$n4378
.sym 31208 $abc$40840$n5017
.sym 31210 $abc$40840$n4379_1
.sym 31212 $abc$40840$n154
.sym 31214 VexRiscv._zz_199_[18]
.sym 31216 $abc$40840$n150
.sym 31217 $abc$40840$n4610_1
.sym 31218 VexRiscv._zz_198_
.sym 31222 VexRiscv._zz_199_[20]
.sym 31224 VexRiscv._zz_198_
.sym 31227 $abc$40840$n4731_1
.sym 31228 $abc$40840$n4379_1
.sym 31229 VexRiscv._zz_36_[20]
.sym 31236 $abc$40840$n154
.sym 31239 $abc$40840$n154
.sym 31240 $abc$40840$n152
.sym 31241 $abc$40840$n150
.sym 31242 $abc$40840$n156
.sym 31245 $abc$40840$n4939
.sym 31246 VexRiscv._zz_36_[20]
.sym 31247 $abc$40840$n5017
.sym 31251 VexRiscv._zz_198_
.sym 31253 VexRiscv._zz_199_[18]
.sym 31257 $abc$40840$n4378
.sym 31258 VexRiscv._zz_35_[12]
.sym 31259 $abc$40840$n4610_1
.sym 31263 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[4]
.sym 31264 $abc$40840$n4347
.sym 31267 $abc$40840$n2592_$glb_ce
.sym 31268 clk12_$glb_clk
.sym 31270 $abc$40840$n4676
.sym 31271 VexRiscv._zz_36_[16]
.sym 31272 $abc$40840$n5880_1
.sym 31273 $abc$40840$n6745_1
.sym 31274 $abc$40840$n5678
.sym 31275 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1]
.sym 31276 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 31277 $abc$40840$n6736_1
.sym 31278 VexRiscv._zz_199_[20]
.sym 31281 VexRiscv._zz_199_[20]
.sym 31282 $abc$40840$n5774
.sym 31283 $abc$40840$n4939
.sym 31284 $abc$40840$n5770
.sym 31285 VexRiscv._zz_170_[0]
.sym 31286 VexRiscv.CsrPlugin_hadException
.sym 31287 $abc$40840$n2471
.sym 31288 VexRiscv._zz_288_[9]
.sym 31289 VexRiscv._zz_292_
.sym 31290 VexRiscv._zz_198_
.sym 31291 $abc$40840$n5788
.sym 31292 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 31293 VexRiscv._zz_151_[7]
.sym 31294 VexRiscv._zz_49_[1]
.sym 31295 VexRiscv.decode_to_execute_RS2[13]
.sym 31296 VexRiscv._zz_199_[13]
.sym 31297 basesoc_adr[2]
.sym 31298 $abc$40840$n4345
.sym 31299 VexRiscv._zz_199_[20]
.sym 31300 basesoc_dat_w[6]
.sym 31302 $abc$40840$n4576_1
.sym 31303 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 31304 VexRiscv.decode_to_execute_RS2[16]
.sym 31305 VexRiscv.CsrPlugin_mtval[10]
.sym 31312 VexRiscv._zz_49_[1]
.sym 31313 VexRiscv._zz_199_[28]
.sym 31315 $abc$40840$n4571_1
.sym 31316 $abc$40840$n4201
.sym 31317 VexRiscv._zz_199_[6]
.sym 31320 $abc$40840$n4379_1
.sym 31321 VexRiscv._zz_35_[8]
.sym 31322 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 31323 $abc$40840$n4569_1
.sym 31324 $abc$40840$n4347
.sym 31326 $abc$40840$n4574_1
.sym 31328 $abc$40840$n4744_1
.sym 31329 $abc$40840$n4938_1
.sym 31330 VexRiscv._zz_198_
.sym 31331 $abc$40840$n4742_1
.sym 31332 $abc$40840$n4970
.sym 31333 VexRiscv._zz_49_[0]
.sym 31334 $abc$40840$n3926
.sym 31335 $abc$40840$n4609_1
.sym 31336 VexRiscv._zz_151_[22]
.sym 31338 $abc$40840$n6745_1
.sym 31339 $abc$40840$n3932
.sym 31340 VexRiscv._zz_36_[12]
.sym 31344 $abc$40840$n4379_1
.sym 31346 VexRiscv._zz_36_[12]
.sym 31347 $abc$40840$n4609_1
.sym 31350 $abc$40840$n4970
.sym 31352 VexRiscv._zz_35_[8]
.sym 31353 $abc$40840$n4938_1
.sym 31358 VexRiscv._zz_199_[6]
.sym 31359 VexRiscv._zz_198_
.sym 31362 $abc$40840$n4744_1
.sym 31363 $abc$40840$n6745_1
.sym 31364 $abc$40840$n3926
.sym 31365 $abc$40840$n4742_1
.sym 31368 VexRiscv._zz_199_[28]
.sym 31369 VexRiscv._zz_198_
.sym 31374 $abc$40840$n4201
.sym 31375 VexRiscv._zz_49_[0]
.sym 31376 VexRiscv._zz_49_[1]
.sym 31377 VexRiscv._zz_151_[22]
.sym 31380 $abc$40840$n4574_1
.sym 31381 $abc$40840$n4569_1
.sym 31382 $abc$40840$n4571_1
.sym 31383 $abc$40840$n3932
.sym 31387 $abc$40840$n4347
.sym 31389 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 31390 $abc$40840$n2592_$glb_ce
.sym 31391 clk12_$glb_clk
.sym 31393 $abc$40840$n5696
.sym 31394 VexRiscv.decode_to_execute_RS2[10]
.sym 31395 VexRiscv._zz_199_[30]
.sym 31396 VexRiscv.decode_to_execute_RS2[30]
.sym 31397 VexRiscv._zz_199_[10]
.sym 31398 $abc$40840$n5694
.sym 31399 VexRiscv._zz_49_[0]
.sym 31400 $abc$40840$n5686
.sym 31403 $abc$40840$n2252
.sym 31405 VexRiscv.decode_to_execute_RS2[12]
.sym 31407 $abc$40840$n3926
.sym 31408 VexRiscv._zz_197_
.sym 31409 $abc$40840$n4969
.sym 31411 VexRiscv.decode_to_execute_RS2[23]
.sym 31412 VexRiscv._zz_129_[1]
.sym 31413 $abc$40840$n2256
.sym 31414 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 31415 $abc$40840$n5790
.sym 31416 $abc$40840$n4379_1
.sym 31417 $abc$40840$n4939
.sym 31418 basesoc_vexriscv_ibus_adr[14]
.sym 31419 VexRiscv._zz_288_[13]
.sym 31420 $abc$40840$n2256
.sym 31421 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 31422 VexRiscv._zz_49_[0]
.sym 31424 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 31425 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 31427 $abc$40840$n6744
.sym 31428 VexRiscv._zz_199_[22]
.sym 31434 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 31435 VexRiscv.execute_LightShifterPlugin_isActive
.sym 31437 VexRiscv._zz_36_[20]
.sym 31439 $abc$40840$n4138
.sym 31440 $abc$40840$n4568_1
.sym 31445 $abc$40840$n233
.sym 31447 VexRiscv._zz_151_[15]
.sym 31449 VexRiscv._zz_151_[10]
.sym 31450 VexRiscv._zz_151_[23]
.sym 31452 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 31453 VexRiscv._zz_36_[10]
.sym 31457 $abc$40840$n4459_1
.sym 31458 $abc$40840$n4345
.sym 31460 $abc$40840$n3926
.sym 31461 $abc$40840$n4408_1
.sym 31462 $abc$40840$n4576_1
.sym 31463 VexRiscv.decode_to_execute_RS2[14]
.sym 31464 VexRiscv._zz_197_
.sym 31465 $abc$40840$n4573_1
.sym 31467 VexRiscv._zz_151_[15]
.sym 31468 VexRiscv.execute_LightShifterPlugin_isActive
.sym 31469 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 31473 VexRiscv.execute_LightShifterPlugin_isActive
.sym 31474 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 31476 VexRiscv._zz_151_[23]
.sym 31482 VexRiscv._zz_36_[10]
.sym 31485 $abc$40840$n3926
.sym 31486 $abc$40840$n4568_1
.sym 31487 $abc$40840$n4576_1
.sym 31491 $abc$40840$n4408_1
.sym 31492 $abc$40840$n4138
.sym 31493 $abc$40840$n4573_1
.sym 31494 $abc$40840$n4345
.sym 31497 VexRiscv._zz_197_
.sym 31500 VexRiscv.decode_to_execute_RS2[14]
.sym 31504 VexRiscv._zz_36_[20]
.sym 31509 $abc$40840$n4459_1
.sym 31510 VexRiscv._zz_151_[10]
.sym 31511 $abc$40840$n4138
.sym 31513 $abc$40840$n233
.sym 31514 clk12_$glb_clk
.sym 31516 $abc$40840$n4806
.sym 31517 $abc$40840$n4807_1
.sym 31518 $abc$40840$n4839
.sym 31519 $abc$40840$n5702
.sym 31520 basesoc_ctrl_storage[22]
.sym 31521 $abc$40840$n6774_1
.sym 31522 $abc$40840$n4840_1
.sym 31523 $abc$40840$n6775_1
.sym 31524 $abc$40840$n4977_1
.sym 31525 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[26]
.sym 31526 basesoc_uart_phy_rx_reg[7]
.sym 31529 VexRiscv._zz_49_[0]
.sym 31531 VexRiscv.decode_to_execute_RS2[30]
.sym 31532 $PACKER_VCC_NET
.sym 31533 VexRiscv._zz_291_[7]
.sym 31534 $PACKER_VCC_NET
.sym 31535 VexRiscv.execute_to_memory_IS_DIV
.sym 31536 $abc$40840$n4183
.sym 31537 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 31538 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 31539 $abc$40840$n4347
.sym 31540 $abc$40840$n5057
.sym 31541 VexRiscv._zz_151_[19]
.sym 31542 sys_rst
.sym 31543 $abc$40840$n4459_1
.sym 31544 $abc$40840$n3834
.sym 31545 VexRiscv._zz_311_
.sym 31546 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 31547 $abc$40840$n3909
.sym 31548 VexRiscv._zz_49_[0]
.sym 31549 csrbankarray_interface2_bank_bus_dat_r[6]
.sym 31550 VexRiscv.decode_to_execute_RS2[22]
.sym 31551 VexRiscv.decode_to_execute_RS2[28]
.sym 31557 $abc$40840$n4966_1
.sym 31560 sys_rst
.sym 31563 VexRiscv.decode_to_execute_RS2[21]
.sym 31564 $abc$40840$n4068
.sym 31565 VexRiscv._zz_36_[30]
.sym 31566 $abc$40840$n3711
.sym 31568 VexRiscv._zz_198_
.sym 31570 $abc$40840$n4506
.sym 31572 $abc$40840$n3926
.sym 31573 basesoc_we
.sym 31574 VexRiscv._zz_35_[7]
.sym 31575 $abc$40840$n233
.sym 31576 VexRiscv._zz_197_
.sym 31578 VexRiscv.decode_to_execute_RS2[20]
.sym 31580 $abc$40840$n4378
.sym 31581 $abc$40840$n3730_1
.sym 31582 VexRiscv._zz_170_[1]
.sym 31585 $abc$40840$n4906
.sym 31587 $abc$40840$n4938_1
.sym 31588 $abc$40840$n6775_1
.sym 31590 $abc$40840$n6775_1
.sym 31592 $abc$40840$n3926
.sym 31593 $abc$40840$n4906
.sym 31596 VexRiscv._zz_197_
.sym 31599 VexRiscv.decode_to_execute_RS2[21]
.sym 31603 VexRiscv.decode_to_execute_RS2[20]
.sym 31605 VexRiscv._zz_197_
.sym 31608 VexRiscv._zz_35_[7]
.sym 31609 $abc$40840$n4966_1
.sym 31610 $abc$40840$n4938_1
.sym 31614 $abc$40840$n4506
.sym 31615 VexRiscv._zz_35_[7]
.sym 31617 $abc$40840$n4378
.sym 31622 VexRiscv._zz_36_[30]
.sym 31626 VexRiscv._zz_170_[1]
.sym 31627 VexRiscv._zz_197_
.sym 31628 VexRiscv._zz_198_
.sym 31629 $abc$40840$n4068
.sym 31632 sys_rst
.sym 31633 basesoc_we
.sym 31634 $abc$40840$n3730_1
.sym 31635 $abc$40840$n3711
.sym 31636 $abc$40840$n233
.sym 31637 clk12_$glb_clk
.sym 31639 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 31640 VexRiscv._zz_291_[28]
.sym 31641 $abc$40840$n4189
.sym 31642 $abc$40840$n4836
.sym 31643 $abc$40840$n4932
.sym 31644 $abc$40840$n4190
.sym 31645 $abc$40840$n4834
.sym 31646 $abc$40840$n4197
.sym 31648 $abc$40840$n2572
.sym 31649 $abc$40840$n2572
.sym 31650 $abc$40840$n4980
.sym 31651 VexRiscv._zz_151_[15]
.sym 31652 VexRiscv.execute_LightShifterPlugin_isActive
.sym 31653 VexRiscv.decode_to_execute_RS2[19]
.sym 31654 VexRiscv._zz_129_[5]
.sym 31655 $abc$40840$n4632_1
.sym 31656 VexRiscv._zz_198_
.sym 31657 $abc$40840$n5710
.sym 31658 VexRiscv._zz_151_[11]
.sym 31659 basesoc_ctrl_reset_reset_r
.sym 31660 $abc$40840$n4873_1
.sym 31661 $abc$40840$n4966_1
.sym 31662 $abc$40840$n3647_1
.sym 31663 VexRiscv._zz_152_
.sym 31664 VexRiscv.decode_to_execute_RS2[26]
.sym 31665 VexRiscv._zz_42_[0]
.sym 31666 $abc$40840$n4615_1
.sym 31667 $abc$40840$n4672
.sym 31668 waittimer1_count[1]
.sym 31669 VexRiscv.decode_to_execute_RS2[24]
.sym 31670 VexRiscv._zz_194_[8]
.sym 31671 VexRiscv._zz_151_[21]
.sym 31672 VexRiscv._zz_151_[26]
.sym 31673 VexRiscv._zz_151_[30]
.sym 31674 $abc$40840$n2256
.sym 31680 $abc$40840$n4077
.sym 31682 csrbankarray_csrbank2_dat0_w[6]
.sym 31683 $abc$40840$n3710
.sym 31684 $abc$40840$n4078
.sym 31685 $abc$40840$n4178
.sym 31688 VexRiscv.decode_to_execute_RS2[26]
.sym 31689 VexRiscv.decode_to_execute_RS2[23]
.sym 31690 VexRiscv.decode_to_execute_RS2[15]
.sym 31691 VexRiscv._zz_151_[20]
.sym 31692 VexRiscv._zz_49_[0]
.sym 31693 VexRiscv.decode_to_execute_RS2[14]
.sym 31694 $abc$40840$n4069
.sym 31695 VexRiscv.decode_to_execute_RS2[24]
.sym 31696 VexRiscv.decode_to_execute_RS2[17]
.sym 31697 $abc$40840$n4079
.sym 31698 VexRiscv.decode_to_execute_RS2[27]
.sym 31699 VexRiscv._zz_197_
.sym 31700 VexRiscv._zz_49_[1]
.sym 31701 VexRiscv.decode_to_execute_RS2[25]
.sym 31702 VexRiscv._zz_292_
.sym 31703 VexRiscv.decode_to_execute_RS2[16]
.sym 31706 VexRiscv.decode_to_execute_RS2[29]
.sym 31707 $abc$40840$n3909
.sym 31710 VexRiscv.decode_to_execute_RS2[22]
.sym 31711 VexRiscv.decode_to_execute_RS2[28]
.sym 31715 VexRiscv._zz_292_
.sym 31716 $abc$40840$n4178
.sym 31719 VexRiscv.decode_to_execute_RS2[22]
.sym 31720 VexRiscv.decode_to_execute_RS2[24]
.sym 31721 VexRiscv.decode_to_execute_RS2[25]
.sym 31722 VexRiscv.decode_to_execute_RS2[23]
.sym 31725 csrbankarray_csrbank2_dat0_w[6]
.sym 31726 $abc$40840$n3710
.sym 31727 $abc$40840$n3909
.sym 31731 VexRiscv.decode_to_execute_RS2[15]
.sym 31732 VexRiscv.decode_to_execute_RS2[14]
.sym 31733 VexRiscv.decode_to_execute_RS2[16]
.sym 31734 VexRiscv.decode_to_execute_RS2[17]
.sym 31737 VexRiscv.decode_to_execute_RS2[28]
.sym 31738 VexRiscv.decode_to_execute_RS2[29]
.sym 31739 VexRiscv.decode_to_execute_RS2[27]
.sym 31740 VexRiscv.decode_to_execute_RS2[26]
.sym 31743 $abc$40840$n4178
.sym 31744 VexRiscv._zz_151_[20]
.sym 31745 VexRiscv._zz_49_[0]
.sym 31746 VexRiscv._zz_49_[1]
.sym 31749 VexRiscv.decode_to_execute_RS2[28]
.sym 31752 VexRiscv._zz_197_
.sym 31755 $abc$40840$n4069
.sym 31756 $abc$40840$n4077
.sym 31757 $abc$40840$n4079
.sym 31758 $abc$40840$n4078
.sym 31760 clk12_$glb_clk
.sym 31761 sys_rst_$glb_sr
.sym 31762 $abc$40840$n4154
.sym 31763 $abc$40840$n6060_1
.sym 31764 $abc$40840$n4158
.sym 31765 $abc$40840$n4153
.sym 31766 $abc$40840$n4157
.sym 31767 csrbankarray_interface1_bank_bus_dat_r[3]
.sym 31768 $abc$40840$n4165
.sym 31769 VexRiscv._zz_291_[27]
.sym 31770 $abc$40840$n2258
.sym 31772 $abc$40840$n4890
.sym 31773 $abc$40840$n2258
.sym 31774 VexRiscv._zz_291_[20]
.sym 31775 VexRiscv._zz_151_[22]
.sym 31776 csrbankarray_csrbank2_dat0_w[6]
.sym 31777 $abc$40840$n4939
.sym 31778 VexRiscv.decode_to_execute_RS2[15]
.sym 31779 $abc$40840$n2256
.sym 31780 VexRiscv._zz_170_[0]
.sym 31781 VexRiscv.decode_to_execute_RS2[14]
.sym 31782 VexRiscv._zz_151_[18]
.sym 31783 $abc$40840$n4939
.sym 31784 VexRiscv._zz_291_[29]
.sym 31786 VexRiscv.CsrPlugin_mtval[10]
.sym 31787 VexRiscv._zz_41_[20]
.sym 31788 VexRiscv._zz_292_
.sym 31789 VexRiscv.decode_to_execute_RS2[16]
.sym 31790 VexRiscv._zz_151_[10]
.sym 31791 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 31792 VexRiscv._zz_199_[13]
.sym 31793 $abc$40840$n4576_1
.sym 31794 VexRiscv.decode_to_execute_RS2[13]
.sym 31795 $abc$40840$n4345
.sym 31797 VexRiscv._zz_199_[26]
.sym 31804 VexRiscv._zz_199_[26]
.sym 31806 VexRiscv._zz_292_
.sym 31807 $abc$40840$n3935
.sym 31808 VexRiscv._zz_41_[28]
.sym 31809 $abc$40840$n4179
.sym 31811 VexRiscv._zz_41_[20]
.sym 31812 $abc$40840$n4187
.sym 31813 $abc$40840$n4189
.sym 31814 $abc$40840$n2485
.sym 31816 $abc$40840$n4157
.sym 31818 $abc$40840$n4172
.sym 31819 user_btn1
.sym 31820 VexRiscv.decode_to_execute_RS2[20]
.sym 31822 VexRiscv._zz_42_[1]
.sym 31823 VexRiscv._zz_152_
.sym 31824 VexRiscv._zz_286_[6]
.sym 31825 VexRiscv._zz_42_[0]
.sym 31826 VexRiscv.decode_to_execute_RS2[28]
.sym 31827 waittimer1_count[1]
.sym 31828 $abc$40840$n4096
.sym 31829 $abc$40840$n4144
.sym 31830 VexRiscv._zz_44_[0]
.sym 31834 VexRiscv._zz_44_[1]
.sym 31836 user_btn1
.sym 31837 waittimer1_count[1]
.sym 31842 VexRiscv._zz_42_[1]
.sym 31843 VexRiscv._zz_42_[0]
.sym 31844 VexRiscv.decode_to_execute_RS2[28]
.sym 31845 VexRiscv._zz_152_
.sym 31848 VexRiscv._zz_44_[1]
.sym 31849 VexRiscv._zz_199_[26]
.sym 31850 VexRiscv._zz_44_[0]
.sym 31851 VexRiscv._zz_286_[6]
.sym 31855 $abc$40840$n3935
.sym 31856 VexRiscv._zz_41_[28]
.sym 31857 $abc$40840$n4096
.sym 31860 $abc$40840$n4157
.sym 31861 $abc$40840$n4144
.sym 31862 $abc$40840$n4172
.sym 31863 $abc$40840$n4189
.sym 31866 VexRiscv._zz_41_[20]
.sym 31867 $abc$40840$n4179
.sym 31869 $abc$40840$n3935
.sym 31872 VexRiscv._zz_152_
.sym 31873 VexRiscv._zz_42_[1]
.sym 31874 VexRiscv._zz_42_[0]
.sym 31875 VexRiscv.decode_to_execute_RS2[20]
.sym 31878 VexRiscv._zz_292_
.sym 31879 $abc$40840$n4187
.sym 31882 $abc$40840$n2485
.sym 31883 clk12_$glb_clk
.sym 31884 sys_rst_$glb_sr
.sym 31885 $abc$40840$n6671_1
.sym 31886 VexRiscv._zz_199_[13]
.sym 31887 VexRiscv.decode_to_execute_RS2[13]
.sym 31888 $abc$40840$n4113
.sym 31889 $abc$40840$n4125
.sym 31890 $abc$40840$n4114
.sym 31891 $abc$40840$n4121
.sym 31892 $abc$40840$n4136
.sym 31894 basesoc_ctrl_bus_errors[3]
.sym 31898 $abc$40840$n4192
.sym 31899 $abc$40840$n4148
.sym 31900 VexRiscv._zz_129_[1]
.sym 31901 $abc$40840$n4089
.sym 31902 VexRiscv._zz_41_[7]
.sym 31903 VexRiscv._zz_151_[29]
.sym 31904 VexRiscv._zz_151_[23]
.sym 31905 $abc$40840$n3730_1
.sym 31906 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 31907 VexRiscv.decode_to_execute_RS2[26]
.sym 31909 VexRiscv._zz_199_[22]
.sym 31910 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 31911 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 31912 $abc$40840$n4939
.sym 31913 $abc$40840$n4939
.sym 31914 VexRiscv._zz_44_[1]
.sym 31915 VexRiscv._zz_41_[6]
.sym 31916 VexRiscv._zz_44_[0]
.sym 31917 basesoc_vexriscv_ibus_adr[14]
.sym 31918 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 31919 VexRiscv._zz_288_[13]
.sym 31920 VexRiscv._zz_44_[1]
.sym 31926 $abc$40840$n4161
.sym 31927 $abc$40840$n3935
.sym 31928 $abc$40840$n4188
.sym 31931 $abc$40840$n4184
.sym 31932 VexRiscv._zz_44_[0]
.sym 31933 VexRiscv._zz_49_[0]
.sym 31934 VexRiscv._zz_36_[13]
.sym 31935 VexRiscv._zz_41_[7]
.sym 31936 $abc$40840$n4126
.sym 31937 $abc$40840$n233
.sym 31938 VexRiscv._zz_199_[18]
.sym 31939 $abc$40840$n4345
.sym 31941 VexRiscv._zz_41_[6]
.sym 31944 VexRiscv._zz_44_[1]
.sym 31945 VexRiscv._zz_286_[6]
.sym 31946 VexRiscv._zz_49_[1]
.sym 31947 $abc$40840$n4459_1
.sym 31948 VexRiscv._zz_42_[0]
.sym 31949 $abc$40840$n4408_1
.sym 31950 $abc$40840$n4853_1
.sym 31952 VexRiscv._zz_285_[3]
.sym 31954 VexRiscv._zz_42_[1]
.sym 31955 VexRiscv._zz_151_[13]
.sym 31956 VexRiscv._zz_151_[27]
.sym 31957 VexRiscv._zz_129_[6]
.sym 31960 VexRiscv._zz_151_[27]
.sym 31961 $abc$40840$n4161
.sym 31962 $abc$40840$n4459_1
.sym 31966 $abc$40840$n4188
.sym 31967 $abc$40840$n3935
.sym 31968 VexRiscv._zz_41_[7]
.sym 31971 VexRiscv._zz_49_[1]
.sym 31972 $abc$40840$n4126
.sym 31973 VexRiscv._zz_151_[13]
.sym 31974 VexRiscv._zz_49_[0]
.sym 31977 $abc$40840$n4184
.sym 31978 VexRiscv._zz_41_[6]
.sym 31979 $abc$40840$n3935
.sym 31984 VexRiscv._zz_36_[13]
.sym 31989 VexRiscv._zz_286_[6]
.sym 31990 VexRiscv._zz_42_[0]
.sym 31991 VexRiscv._zz_42_[1]
.sym 31992 VexRiscv._zz_129_[6]
.sym 31995 $abc$40840$n4345
.sym 31996 $abc$40840$n4408_1
.sym 31997 $abc$40840$n4161
.sym 31998 $abc$40840$n4853_1
.sym 32001 VexRiscv._zz_285_[3]
.sym 32002 VexRiscv._zz_44_[0]
.sym 32003 VexRiscv._zz_199_[18]
.sym 32004 VexRiscv._zz_44_[1]
.sym 32005 $abc$40840$n233
.sym 32006 clk12_$glb_clk
.sym 32008 VexRiscv._zz_129_[4]
.sym 32009 VexRiscv._zz_199_[4]
.sym 32010 VexRiscv._zz_151_[4]
.sym 32011 $abc$40840$n4850_1
.sym 32012 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 32013 VexRiscv._zz_151_[13]
.sym 32014 $abc$40840$n4652
.sym 32015 VexRiscv._zz_199_[27]
.sym 32016 $abc$40840$n4161
.sym 32017 $abc$40840$n4938_1
.sym 32019 $abc$40840$n2326
.sym 32020 sys_rst
.sym 32021 $abc$40840$n3935
.sym 32022 $abc$40840$n4378
.sym 32023 $abc$40840$n233
.sym 32024 $PACKER_VCC_NET
.sym 32025 $abc$40840$n4140
.sym 32026 $abc$40840$n2653
.sym 32027 $abc$40840$n4345
.sym 32028 VexRiscv._zz_151_[25]
.sym 32029 $abc$40840$n4175
.sym 32030 $abc$40840$n4201
.sym 32031 VexRiscv.decode_to_execute_RS2[13]
.sym 32032 VexRiscv._zz_49_[1]
.sym 32033 VexRiscv._zz_151_[19]
.sym 32034 sys_rst
.sym 32035 $abc$40840$n4953_1
.sym 32036 VexRiscv._zz_49_[0]
.sym 32037 VexRiscv._zz_151_[8]
.sym 32038 VexRiscv._zz_321_[1]
.sym 32039 VexRiscv._zz_199_[27]
.sym 32040 $abc$40840$n4889_1
.sym 32041 VexRiscv._zz_129_[4]
.sym 32042 VexRiscv._zz_151_[27]
.sym 32043 VexRiscv.execute_BranchPlugin_branch_src1[13]
.sym 32051 $abc$40840$n6726_1
.sym 32052 $abc$40840$n6727_1
.sym 32053 VexRiscv._zz_42_[0]
.sym 32054 $abc$40840$n4624_1
.sym 32056 $abc$40840$n3926
.sym 32058 $abc$40840$n3932
.sym 32059 VexRiscv._zz_42_[1]
.sym 32060 VexRiscv.execute_LightShifterPlugin_isActive
.sym 32061 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 32065 $abc$40840$n4626_1
.sym 32067 VexRiscv._zz_151_[20]
.sym 32068 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 32069 $abc$40840$n4628_1
.sym 32070 VexRiscv._zz_129_[7]
.sym 32071 $abc$40840$n4347
.sym 32072 $abc$40840$n4345
.sym 32073 $abc$40840$n4454_1
.sym 32074 $abc$40840$n4460_1
.sym 32075 $abc$40840$n4456_1
.sym 32076 VexRiscv._zz_286_[7]
.sym 32077 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 32078 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 32082 $abc$40840$n4626_1
.sym 32083 $abc$40840$n6727_1
.sym 32084 $abc$40840$n4628_1
.sym 32085 $abc$40840$n3926
.sym 32088 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 32094 VexRiscv._zz_286_[7]
.sym 32095 VexRiscv._zz_129_[7]
.sym 32096 VexRiscv._zz_42_[0]
.sym 32097 VexRiscv._zz_42_[1]
.sym 32100 $abc$40840$n4345
.sym 32101 $abc$40840$n6726_1
.sym 32102 $abc$40840$n4624_1
.sym 32103 $abc$40840$n3932
.sym 32108 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 32112 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 32115 $abc$40840$n4347
.sym 32118 $abc$40840$n4460_1
.sym 32119 $abc$40840$n4454_1
.sym 32120 $abc$40840$n3932
.sym 32121 $abc$40840$n4456_1
.sym 32125 VexRiscv.execute_LightShifterPlugin_isActive
.sym 32126 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 32127 VexRiscv._zz_151_[20]
.sym 32128 $abc$40840$n2592_$glb_ce
.sym 32129 clk12_$glb_clk
.sym 32131 VexRiscv._zz_151_[30]
.sym 32132 $abc$40840$n6747_1
.sym 32133 $abc$40840$n4759_1
.sym 32134 VexRiscv._zz_151_[27]
.sym 32135 VexRiscv._zz_36_[21]
.sym 32136 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 32137 $abc$40840$n4758_1
.sym 32138 VexRiscv._zz_36_[27]
.sym 32140 $abc$40840$n6649
.sym 32142 basesoc_timer0_eventmanager_storage
.sym 32143 $abc$40840$n8284
.sym 32144 $abc$40840$n3932
.sym 32145 VexRiscv._zz_42_[1]
.sym 32146 VexRiscv.execute_LightShifterPlugin_isActive
.sym 32147 VexRiscv.decode_to_execute_RS2[27]
.sym 32148 VexRiscv.execute_LightShifterPlugin_isActive
.sym 32149 VexRiscv._zz_42_[0]
.sym 32150 VexRiscv._zz_41_[19]
.sym 32151 VexRiscv.decode_to_execute_RS2[21]
.sym 32152 VexRiscv._zz_199_[4]
.sym 32153 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 32154 VexRiscv._zz_129_[2]
.sym 32155 VexRiscv._zz_152_
.sym 32156 waittimer1_count[1]
.sym 32157 $abc$40840$n4850_1
.sym 32158 VexRiscv._zz_151_[21]
.sym 32159 VexRiscv._zz_41_[22]
.sym 32160 VexRiscv._zz_285_[4]
.sym 32161 $abc$40840$n4456_1
.sym 32163 $abc$40840$n4672
.sym 32164 VexRiscv._zz_151_[30]
.sym 32165 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 32166 $abc$40840$n4212
.sym 32173 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 32174 VexRiscv._zz_151_[4]
.sym 32177 VexRiscv._zz_41_[22]
.sym 32178 $abc$40840$n4453_1
.sym 32179 VexRiscv._zz_286_[2]
.sym 32181 VexRiscv._zz_199_[22]
.sym 32182 $abc$40840$n3926
.sym 32183 $abc$40840$n4462_1
.sym 32184 VexRiscv._zz_285_[4]
.sym 32186 VexRiscv._zz_44_[0]
.sym 32190 VexRiscv._zz_44_[1]
.sym 32191 VexRiscv._zz_36_[4]
.sym 32192 VexRiscv._zz_199_[19]
.sym 32199 $abc$40840$n233
.sym 32200 VexRiscv._zz_36_[21]
.sym 32201 VexRiscv._zz_41_[19]
.sym 32202 VexRiscv.execute_LightShifterPlugin_isActive
.sym 32207 VexRiscv._zz_41_[19]
.sym 32211 VexRiscv._zz_36_[4]
.sym 32217 VexRiscv._zz_151_[4]
.sym 32218 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 32220 VexRiscv.execute_LightShifterPlugin_isActive
.sym 32223 $abc$40840$n3926
.sym 32224 $abc$40840$n4462_1
.sym 32226 $abc$40840$n4453_1
.sym 32229 VexRiscv._zz_199_[22]
.sym 32230 VexRiscv._zz_44_[0]
.sym 32231 VexRiscv._zz_44_[1]
.sym 32232 VexRiscv._zz_286_[2]
.sym 32237 VexRiscv._zz_36_[21]
.sym 32241 VexRiscv._zz_44_[1]
.sym 32242 VexRiscv._zz_44_[0]
.sym 32243 VexRiscv._zz_199_[19]
.sym 32244 VexRiscv._zz_285_[4]
.sym 32249 VexRiscv._zz_41_[22]
.sym 32251 $abc$40840$n233
.sym 32252 clk12_$glb_clk
.sym 32254 VexRiscv.execute_BranchPlugin_branch_src1[11]
.sym 32255 VexRiscv.DBusSimplePlugin_redoBranch_payload[30]
.sym 32256 $abc$40840$n4856_1
.sym 32257 VexRiscv.DBusSimplePlugin_redoBranch_payload[11]
.sym 32258 $abc$40840$n2484
.sym 32259 VexRiscv.execute_BranchPlugin_branch_src1[13]
.sym 32260 VexRiscv.execute_BranchPlugin_branch_src1[27]
.sym 32261 VexRiscv.DBusSimplePlugin_redoBranch_payload[27]
.sym 32262 $abc$40840$n7855
.sym 32263 basesoc_uart_tx_fifo_produce[0]
.sym 32266 basesoc_uart_tx_fifo_produce[0]
.sym 32267 VexRiscv._zz_286_[3]
.sym 32268 VexRiscv._zz_286_[5]
.sym 32269 $abc$40840$n4980
.sym 32270 $abc$40840$n3926
.sym 32271 $abc$40840$n5433_1
.sym 32272 basesoc_uart_tx_fifo_produce[2]
.sym 32273 $abc$40840$n4347
.sym 32274 VexRiscv._zz_151_[14]
.sym 32275 $abc$40840$n2471
.sym 32276 $abc$40840$n3615
.sym 32277 user_btn0
.sym 32278 waittimer1_count[0]
.sym 32279 VexRiscv._zz_41_[20]
.sym 32280 array_muxed1[12]
.sym 32281 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]
.sym 32282 $abc$40840$n5067_1
.sym 32283 VexRiscv._zz_286_[7]
.sym 32284 VexRiscv._zz_199_[13]
.sym 32285 $abc$40840$n4576_1
.sym 32286 VexRiscv.CsrPlugin_mtval[10]
.sym 32287 VexRiscv._zz_151_[10]
.sym 32288 VexRiscv._zz_47_[0]
.sym 32289 VexRiscv.DBusSimplePlugin_redoBranch_payload[22]
.sym 32295 eventmanager_status_w[1]
.sym 32296 waittimer1_count[0]
.sym 32303 VexRiscv._zz_151_[30]
.sym 32304 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 32305 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 32306 sys_rst
.sym 32307 VexRiscv._zz_151_[28]
.sym 32313 $abc$40840$n2484
.sym 32314 $abc$40840$n4857_1
.sym 32315 $abc$40840$n4889_1
.sym 32318 user_btn1
.sym 32319 $abc$40840$n4361_1
.sym 32322 VexRiscv.execute_LightShifterPlugin_isActive
.sym 32325 $abc$40840$n6778
.sym 32326 $abc$40840$n6780
.sym 32328 eventmanager_status_w[1]
.sym 32329 waittimer1_count[0]
.sym 32330 sys_rst
.sym 32331 user_btn1
.sym 32334 $abc$40840$n6778
.sym 32335 sys_rst
.sym 32336 user_btn1
.sym 32347 VexRiscv.execute_LightShifterPlugin_isActive
.sym 32348 VexRiscv._zz_151_[28]
.sym 32349 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 32352 VexRiscv.execute_LightShifterPlugin_isActive
.sym 32353 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 32355 VexRiscv._zz_151_[30]
.sym 32364 $abc$40840$n6780
.sym 32365 user_btn1
.sym 32366 sys_rst
.sym 32370 $abc$40840$n4361_1
.sym 32372 $abc$40840$n4857_1
.sym 32373 $abc$40840$n4889_1
.sym 32374 $abc$40840$n2484
.sym 32375 clk12_$glb_clk
.sym 32379 $abc$40840$n6770
.sym 32380 $abc$40840$n6772
.sym 32381 $abc$40840$n6774
.sym 32382 $abc$40840$n6776
.sym 32383 $abc$40840$n6778
.sym 32384 $abc$40840$n6780
.sym 32385 $abc$40840$n3649_1
.sym 32386 basesoc_vexriscv_ibus_adr[6]
.sym 32387 basesoc_vexriscv_ibus_adr[6]
.sym 32388 $abc$40840$n5421_1
.sym 32389 VexRiscv._zz_41_[9]
.sym 32392 VexRiscv._zz_41_[17]
.sym 32393 $abc$40840$n4212
.sym 32394 $abc$40840$n4347
.sym 32395 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 32396 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 32397 $abc$40840$n2471
.sym 32398 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 32399 sys_rst
.sym 32400 VexRiscv._zz_199_[23]
.sym 32401 basesoc_vexriscv_ibus_adr[14]
.sym 32402 VexRiscv._zz_151_[27]
.sym 32403 VexRiscv._zz_286_[4]
.sym 32404 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 32405 $abc$40840$n231
.sym 32406 VexRiscv._zz_199_[6]
.sym 32408 VexRiscv._zz_199_[28]
.sym 32409 basesoc_vexriscv_ibus_adr[3]
.sym 32410 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 32411 VexRiscv.DBusSimplePlugin_redoBranch_payload[27]
.sym 32421 VexRiscv._zz_41_[18]
.sym 32422 VexRiscv._zz_199_[18]
.sym 32424 $abc$40840$n160
.sym 32426 VexRiscv._zz_199_[22]
.sym 32427 $abc$40840$n162
.sym 32428 $abc$40840$n3873_1
.sym 32429 $abc$40840$n8284
.sym 32430 $abc$40840$n3869
.sym 32431 VexRiscv.CsrPlugin_mtvec_base[9]
.sym 32432 $abc$40840$n5070_1
.sym 32433 VexRiscv.CsrPlugin_mepc[11]
.sym 32434 VexRiscv._zz_41_[22]
.sym 32436 $abc$40840$n4212
.sym 32437 VexRiscv._zz_41_[9]
.sym 32442 $abc$40840$n5067_1
.sym 32443 VexRiscv._zz_199_[9]
.sym 32448 $abc$40840$n4212
.sym 32449 VexRiscv.DBusSimplePlugin_redoBranch_payload[22]
.sym 32451 $abc$40840$n160
.sym 32452 $abc$40840$n3869
.sym 32453 $abc$40840$n162
.sym 32454 $abc$40840$n3873_1
.sym 32457 VexRiscv._zz_199_[22]
.sym 32458 VexRiscv._zz_41_[22]
.sym 32460 $abc$40840$n4212
.sym 32463 VexRiscv._zz_199_[9]
.sym 32464 VexRiscv._zz_41_[9]
.sym 32466 $abc$40840$n4212
.sym 32472 $abc$40840$n160
.sym 32477 $abc$40840$n162
.sym 32481 $abc$40840$n5067_1
.sym 32482 VexRiscv.CsrPlugin_mtvec_base[9]
.sym 32483 $abc$40840$n5070_1
.sym 32484 VexRiscv.CsrPlugin_mepc[11]
.sym 32487 VexRiscv.DBusSimplePlugin_redoBranch_payload[22]
.sym 32493 $abc$40840$n4212
.sym 32495 VexRiscv._zz_41_[18]
.sym 32496 VexRiscv._zz_199_[18]
.sym 32497 $abc$40840$n8284
.sym 32498 clk12_$glb_clk
.sym 32500 $abc$40840$n6782
.sym 32501 $abc$40840$n6784
.sym 32502 $abc$40840$n6786
.sym 32503 $abc$40840$n6788
.sym 32504 $abc$40840$n6790
.sym 32505 $abc$40840$n6792
.sym 32506 $abc$40840$n6794
.sym 32507 $abc$40840$n6796
.sym 32509 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 32510 basesoc_uart_phy_source_payload_data[3]
.sym 32513 $abc$40840$n2653
.sym 32515 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[8]
.sym 32517 VexRiscv._zz_41_[18]
.sym 32520 $abc$40840$n5142
.sym 32521 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 32524 sys_rst
.sym 32525 VexRiscv.execute_BranchPlugin_branch_src1[9]
.sym 32526 VexRiscv._zz_190_
.sym 32527 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[5]
.sym 32528 VexRiscv._zz_192_
.sym 32529 VexRiscv._zz_321_[1]
.sym 32530 sys_rst
.sym 32531 VexRiscv.execute_BranchPlugin_branch_src1[13]
.sym 32532 $abc$40840$n4889_1
.sym 32533 $abc$40840$n6782
.sym 32534 VexRiscv._zz_192_
.sym 32535 VexRiscv._zz_286_[6]
.sym 32541 $abc$40840$n166
.sym 32545 $abc$40840$n168
.sym 32547 VexRiscv.lastStagePc[22]
.sym 32548 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 32549 $abc$40840$n170
.sym 32550 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 32555 $abc$40840$n164
.sym 32557 VexRiscv.CsrPlugin_mepc[22]
.sym 32561 $abc$40840$n5373_1
.sym 32564 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 32567 $abc$40840$n5371_1
.sym 32568 $abc$40840$n5381_1
.sym 32569 $abc$40840$n2653
.sym 32572 $abc$40840$n5337_1
.sym 32574 $abc$40840$n5337_1
.sym 32575 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 32576 $abc$40840$n5381_1
.sym 32582 $abc$40840$n164
.sym 32586 $abc$40840$n168
.sym 32587 $abc$40840$n164
.sym 32588 $abc$40840$n166
.sym 32589 $abc$40840$n170
.sym 32592 $abc$40840$n2653
.sym 32593 VexRiscv.lastStagePc[22]
.sym 32595 VexRiscv.CsrPlugin_mepc[22]
.sym 32598 $abc$40840$n168
.sym 32604 $abc$40840$n5371_1
.sym 32605 $abc$40840$n5337_1
.sym 32607 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 32613 $abc$40840$n170
.sym 32617 $abc$40840$n5337_1
.sym 32618 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 32619 $abc$40840$n5373_1
.sym 32621 clk12_$glb_clk
.sym 32623 $abc$40840$n6798
.sym 32624 waittimer1_count[16]
.sym 32625 basesoc_timer0_reload_storage[23]
.sym 32626 VexRiscv.execute_BranchPlugin_branch_src1[8]
.sym 32627 VexRiscv.execute_BranchPlugin_branch_src2[5]
.sym 32628 basesoc_timer0_reload_storage[19]
.sym 32629 VexRiscv.execute_BranchPlugin_branch_src2[7]
.sym 32630 basesoc_timer0_reload_storage[17]
.sym 32631 basesoc_vexriscv_ibus_adr[8]
.sym 32632 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 32633 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 32636 waittimer1_count[11]
.sym 32637 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 32638 $abc$40840$n6788
.sym 32639 VexRiscv.CsrPlugin_mtval[29]
.sym 32641 VexRiscv.CsrPlugin_mtval[9]
.sym 32642 basesoc_uart_tx_fifo_consume[0]
.sym 32643 $abc$40840$n164
.sym 32644 waittimer1_count[9]
.sym 32645 $abc$40840$n170
.sym 32646 VexRiscv._zz_129_[0]
.sym 32647 por_rst
.sym 32648 VexRiscv._zz_285_[4]
.sym 32649 $PACKER_VCC_NET
.sym 32650 $abc$40840$n4212
.sym 32651 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[16]
.sym 32652 VexRiscv._zz_152_
.sym 32653 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 32655 $abc$40840$n4212
.sym 32656 $PACKER_VCC_NET
.sym 32657 basesoc_vexriscv_ibus_adr[6]
.sym 32658 VexRiscv.CsrPlugin_hadException
.sym 32666 $abc$40840$n4212
.sym 32669 sys_rst
.sym 32676 VexRiscv._zz_199_[6]
.sym 32677 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[16]
.sym 32680 basesoc_uart_tx_fifo_consume[0]
.sym 32681 $abc$40840$n4212
.sym 32682 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 32685 $abc$40840$n5226_1
.sym 32686 VexRiscv._zz_41_[19]
.sym 32687 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[5]
.sym 32688 VexRiscv._zz_199_[20]
.sym 32690 VexRiscv._zz_41_[20]
.sym 32691 VexRiscv._zz_41_[6]
.sym 32692 VexRiscv._zz_199_[19]
.sym 32693 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[8]
.sym 32694 basesoc_uart_tx_fifo_do_read
.sym 32695 VexRiscv._zz_286_[6]
.sym 32697 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[16]
.sym 32704 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[8]
.sym 32709 VexRiscv._zz_286_[6]
.sym 32710 $abc$40840$n5226_1
.sym 32716 $abc$40840$n4212
.sym 32717 VexRiscv._zz_199_[6]
.sym 32718 VexRiscv._zz_41_[6]
.sym 32724 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[5]
.sym 32727 basesoc_uart_tx_fifo_do_read
.sym 32728 basesoc_uart_tx_fifo_consume[0]
.sym 32729 sys_rst
.sym 32734 VexRiscv._zz_199_[19]
.sym 32735 VexRiscv._zz_41_[19]
.sym 32736 $abc$40840$n4212
.sym 32739 VexRiscv._zz_41_[20]
.sym 32741 VexRiscv._zz_199_[20]
.sym 32742 $abc$40840$n4212
.sym 32743 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 32744 clk12_$glb_clk
.sym 32746 VexRiscv.execute_BranchPlugin_branch_src2[0]
.sym 32747 VexRiscv.execute_BranchPlugin_branch_src1[16]
.sym 32748 VexRiscv.execute_BranchPlugin_branch_src2[10]
.sym 32749 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[22]
.sym 32750 VexRiscv.execute_BranchPlugin_branch_src2[14]
.sym 32751 $abc$40840$n5226_1
.sym 32752 $abc$40840$n5243
.sym 32753 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 32754 basesoc_vexriscv_ibus_adr[3]
.sym 32755 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 32758 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 32759 $abc$40840$n5469_1
.sym 32762 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 32763 basesoc_dat_w[7]
.sym 32764 VexRiscv.DBusSimplePlugin_redoBranch_payload[15]
.sym 32765 VexRiscv.CsrPlugin_mepc[22]
.sym 32766 $abc$40840$n5174_1
.sym 32769 VexRiscv.CsrPlugin_mepc[18]
.sym 32771 VexRiscv._zz_286_[0]
.sym 32772 VexRiscv._zz_170_[0]
.sym 32773 VexRiscv._zz_286_[9]
.sym 32774 $abc$40840$n2653
.sym 32776 VexRiscv._zz_41_[20]
.sym 32777 $abc$40840$n4576_1
.sym 32778 VexRiscv.CsrPlugin_mtval[10]
.sym 32779 VexRiscv._zz_151_[10]
.sym 32780 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]
.sym 32781 VexRiscv._zz_286_[7]
.sym 32788 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 32789 VexRiscv._zz_286_[9]
.sym 32790 $abc$40840$n4890
.sym 32791 basesoc_uart_phy_rx_reg[4]
.sym 32793 $abc$40840$n235
.sym 32794 VexRiscv._zz_151_[29]
.sym 32795 $abc$40840$n4891_1
.sym 32797 basesoc_uart_phy_rx_reg[3]
.sym 32798 VexRiscv._zz_190_
.sym 32799 $abc$40840$n4466_1
.sym 32800 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 32804 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 32805 VexRiscv.CsrPlugin_mtval[29]
.sym 32806 VexRiscv._zz_192_
.sym 32807 VexRiscv._zz_170_[1]
.sym 32808 $abc$40840$n5226_1
.sym 32810 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 32811 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 32812 VexRiscv._zz_170_[0]
.sym 32814 $abc$40840$n2326
.sym 32816 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 32817 VexRiscv._zz_190_
.sym 32820 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 32821 VexRiscv._zz_190_
.sym 32822 $abc$40840$n235
.sym 32823 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 32828 basesoc_uart_phy_rx_reg[3]
.sym 32832 basesoc_uart_phy_rx_reg[4]
.sym 32838 $abc$40840$n4466_1
.sym 32839 VexRiscv.CsrPlugin_mtval[29]
.sym 32840 $abc$40840$n4891_1
.sym 32846 VexRiscv._zz_286_[9]
.sym 32847 $abc$40840$n5226_1
.sym 32850 VexRiscv._zz_151_[29]
.sym 32851 VexRiscv._zz_170_[1]
.sym 32852 $abc$40840$n4890
.sym 32853 VexRiscv._zz_170_[0]
.sym 32856 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 32857 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 32858 $abc$40840$n235
.sym 32859 VexRiscv._zz_192_
.sym 32862 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 32863 VexRiscv._zz_190_
.sym 32864 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 32865 $abc$40840$n235
.sym 32866 $abc$40840$n2326
.sym 32867 clk12_$glb_clk
.sym 32868 sys_rst_$glb_sr
.sym 32869 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 32870 $abc$40840$n5253_1
.sym 32871 basesoc_vexriscv_ibus_adr[20]
.sym 32872 basesoc_vexriscv_ibus_adr[26]
.sym 32873 VexRiscv.execute_BranchPlugin_branch_src2[18]
.sym 32874 basesoc_vexriscv_ibus_adr[21]
.sym 32875 VexRiscv.execute_BranchPlugin_branch_src2[19]
.sym 32876 basesoc_vexriscv_ibus_adr[7]
.sym 32877 VexRiscv.execute_BranchPlugin_branch_src2[9]
.sym 32878 $abc$40840$n2252
.sym 32881 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 32882 VexRiscv.CsrPlugin_mie_MTIE
.sym 32883 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 32884 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 32886 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 32887 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 32888 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 32890 VexRiscv.CsrPlugin_mtval[8]
.sym 32891 VexRiscv.CsrPlugin_mepc[17]
.sym 32892 $abc$40840$n4212
.sym 32893 VexRiscv._zz_41_[16]
.sym 32894 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[23]
.sym 32895 VexRiscv._zz_151_[27]
.sym 32896 $abc$40840$n5367_1
.sym 32897 VexRiscv.CsrPlugin_mepc[15]
.sym 32899 $abc$40840$n5226_1
.sym 32901 VexRiscv._zz_199_[28]
.sym 32902 $abc$40840$n5422_1
.sym 32903 $abc$40840$n2572
.sym 32910 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 32913 $abc$40840$n3925
.sym 32916 VexRiscv.DBusSimplePlugin_redoBranch_payload[16]
.sym 32917 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 32918 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 32921 $abc$40840$n8284
.sym 32922 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 32923 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 32924 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 32925 $abc$40840$n4672
.sym 32927 VexRiscv._zz_151_[16]
.sym 32928 VexRiscv.DBusSimplePlugin_redoBranch_payload[15]
.sym 32929 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 32930 VexRiscv._zz_170_[0]
.sym 32931 $abc$40840$n3920
.sym 32934 VexRiscv._zz_170_[1]
.sym 32935 $abc$40840$n235
.sym 32937 $abc$40840$n4980
.sym 32939 VexRiscv._zz_192_
.sym 32940 VexRiscv._zz_192_
.sym 32941 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 32943 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 32944 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 32945 $abc$40840$n235
.sym 32946 VexRiscv._zz_192_
.sym 32949 $abc$40840$n3925
.sym 32950 $abc$40840$n4980
.sym 32951 $abc$40840$n3920
.sym 32955 $abc$40840$n235
.sym 32956 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 32957 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 32958 VexRiscv._zz_192_
.sym 32961 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 32962 $abc$40840$n235
.sym 32963 VexRiscv._zz_192_
.sym 32964 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 32967 VexRiscv.DBusSimplePlugin_redoBranch_payload[16]
.sym 32973 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 32974 $abc$40840$n235
.sym 32975 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 32976 VexRiscv._zz_192_
.sym 32979 VexRiscv._zz_170_[0]
.sym 32980 VexRiscv._zz_151_[16]
.sym 32981 $abc$40840$n4672
.sym 32982 VexRiscv._zz_170_[1]
.sym 32986 VexRiscv.DBusSimplePlugin_redoBranch_payload[15]
.sym 32989 $abc$40840$n8284
.sym 32990 clk12_$glb_clk
.sym 32992 VexRiscv.externalInterruptArray_regNext[1]
.sym 32993 VexRiscv.execute_BranchPlugin_branch_src1[30]
.sym 32994 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 32995 $abc$40840$n4576_1
.sym 32996 VexRiscv.CsrPlugin_mepc[16]
.sym 32997 VexRiscv.CsrPlugin_mepc[13]
.sym 32998 VexRiscv.CsrPlugin_mepc[3]
.sym 32999 $abc$40840$n5369_1
.sym 33000 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 33001 basesoc_uart_phy_rx_reg[7]
.sym 33004 $abc$40840$n5439_1
.sym 33005 $abc$40840$n5251
.sym 33006 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 33007 basesoc_vexriscv_ibus_adr[26]
.sym 33008 $abc$40840$n2572
.sym 33009 basesoc_vexriscv_ibus_adr[7]
.sym 33010 VexRiscv.execute_BranchPlugin_branch_src1[19]
.sym 33011 VexRiscv.lastStagePc[27]
.sym 33012 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 33013 $abc$40840$n2656
.sym 33014 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 33015 basesoc_vexriscv_ibus_adr[14]
.sym 33016 basesoc_vexriscv_ibus_adr[20]
.sym 33019 $abc$40840$n5443_1
.sym 33020 VexRiscv._zz_170_[1]
.sym 33021 $abc$40840$n6782
.sym 33022 $abc$40840$n4466_1
.sym 33023 $abc$40840$n5446_1
.sym 33024 VexRiscv._zz_334_
.sym 33025 VexRiscv._zz_192_
.sym 33026 VexRiscv._zz_192_
.sym 33036 VexRiscv._zz_151_[7]
.sym 33039 $abc$40840$n4212
.sym 33040 VexRiscv.lastStagePc[15]
.sym 33042 VexRiscv._zz_170_[0]
.sym 33047 VexRiscv._zz_170_[1]
.sym 33048 $abc$40840$n4521_1
.sym 33053 VexRiscv._zz_41_[16]
.sym 33055 VexRiscv._zz_41_[28]
.sym 33057 VexRiscv.CsrPlugin_mepc[15]
.sym 33058 $abc$40840$n2653
.sym 33059 VexRiscv._zz_41_[9]
.sym 33060 $abc$40840$n233
.sym 33061 VexRiscv._zz_199_[28]
.sym 33066 VexRiscv._zz_170_[0]
.sym 33067 VexRiscv._zz_151_[7]
.sym 33068 $abc$40840$n4521_1
.sym 33069 VexRiscv._zz_170_[1]
.sym 33072 VexRiscv._zz_41_[9]
.sym 33078 VexRiscv._zz_41_[28]
.sym 33079 VexRiscv._zz_199_[28]
.sym 33080 $abc$40840$n4212
.sym 33087 VexRiscv._zz_41_[28]
.sym 33102 VexRiscv._zz_41_[16]
.sym 33108 VexRiscv.CsrPlugin_mepc[15]
.sym 33109 $abc$40840$n2653
.sym 33110 VexRiscv.lastStagePc[15]
.sym 33112 $abc$40840$n233
.sym 33113 clk12_$glb_clk
.sym 33116 VexRiscv._zz_200_[10]
.sym 33117 $abc$40840$n3665_1
.sym 33118 $abc$40840$n5339_1
.sym 33119 $abc$40840$n5349_1
.sym 33120 $abc$40840$n5343_1
.sym 33121 $abc$40840$n4577_1
.sym 33123 $abc$40840$n4980
.sym 33124 $abc$40840$n5375_1
.sym 33127 VexRiscv._zz_334_
.sym 33128 VexRiscv.CsrPlugin_mepc[3]
.sym 33129 basesoc_timer0_eventmanager_storage
.sym 33130 $abc$40840$n5070_1
.sym 33132 $abc$40840$n5479
.sym 33133 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 33134 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 33135 $abc$40840$n4212
.sym 33136 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 33138 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 33139 basesoc_timer0_eventmanager_pending_w
.sym 33140 $PACKER_VCC_NET
.sym 33141 $abc$40840$n2298
.sym 33143 $PACKER_VCC_NET
.sym 33145 VexRiscv.CsrPlugin_mepc[13]
.sym 33146 VexRiscv.CsrPlugin_hadException
.sym 33158 $abc$40840$n2642
.sym 33159 $abc$40840$n5445_1
.sym 33160 VexRiscv.CsrPlugin_mie_MTIE
.sym 33162 $abc$40840$n4522_1
.sym 33163 $abc$40840$n5469_1
.sym 33164 $abc$40840$n5470_1
.sym 33166 $abc$40840$n4523
.sym 33168 $abc$40840$n4524_1
.sym 33169 $abc$40840$n5442_1
.sym 33170 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 33172 $abc$40840$n5422_1
.sym 33174 $abc$40840$n3928
.sym 33175 $abc$40840$n5421_1
.sym 33179 $abc$40840$n5443_1
.sym 33182 $abc$40840$n4466_1
.sym 33183 $abc$40840$n5446_1
.sym 33187 VexRiscv.CsrPlugin_mtval[7]
.sym 33202 $abc$40840$n5469_1
.sym 33204 $abc$40840$n5470_1
.sym 33207 $abc$40840$n5445_1
.sym 33210 $abc$40840$n5446_1
.sym 33214 $abc$40840$n5443_1
.sym 33215 $abc$40840$n5442_1
.sym 33220 $abc$40840$n5422_1
.sym 33221 $abc$40840$n5421_1
.sym 33225 VexRiscv.CsrPlugin_mie_MTIE
.sym 33226 $abc$40840$n4523
.sym 33227 $abc$40840$n3928
.sym 33228 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 33231 $abc$40840$n4524_1
.sym 33232 VexRiscv.CsrPlugin_mtval[7]
.sym 33233 $abc$40840$n4466_1
.sym 33234 $abc$40840$n4522_1
.sym 33235 $abc$40840$n2642
.sym 33236 clk12_$glb_clk
.sym 33238 VexRiscv.CsrPlugin_mtval[4]
.sym 33239 VexRiscv.CsrPlugin_mtval[23]
.sym 33241 VexRiscv.CsrPlugin_mtval[0]
.sym 33244 VexRiscv.CsrPlugin_mtval[15]
.sym 33245 VexRiscv.CsrPlugin_mtval[7]
.sym 33253 $abc$40840$n3926
.sym 33254 $abc$40840$n3926
.sym 33256 $abc$40840$n4524_1
.sym 33259 VexRiscv._zz_200_[1]
.sym 33260 $abc$40840$n4523
.sym 33261 VexRiscv.CsrPlugin_mepc[1]
.sym 33268 $abc$40840$n2642
.sym 33270 VexRiscv._zz_335_
.sym 33280 $abc$40840$n2653
.sym 33290 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 33296 VexRiscv._zz_335_
.sym 33298 $abc$40840$n5070_1
.sym 33300 $abc$40840$n5321_1
.sym 33301 $abc$40840$n5322_1
.sym 33306 VexRiscv.CsrPlugin_mstatus_MIE
.sym 33330 VexRiscv._zz_335_
.sym 33331 $abc$40840$n5322_1
.sym 33332 $abc$40840$n5321_1
.sym 33342 $abc$40840$n5070_1
.sym 33343 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 33344 $abc$40840$n2653
.sym 33345 VexRiscv.CsrPlugin_mstatus_MIE
.sym 33359 clk12_$glb_clk
.sym 33360 VexRiscv.reset_$glb_sr
.sym 33364 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]
.sym 33370 $abc$40840$n5357_1
.sym 33373 VexRiscv._zz_41_[6]
.sym 33374 VexRiscv._zz_41_[28]
.sym 33376 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 33377 $abc$40840$n4462_1
.sym 33378 $abc$40840$n3920
.sym 33381 VexRiscv.CsrPlugin_mstatus_MIE
.sym 33382 VexRiscv.CsrPlugin_mtval[23]
.sym 33386 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]
.sym 33492 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]
.sym 33493 VexRiscv.CsrPlugin_mepc[29]
.sym 33494 $PACKER_VCC_NET
.sym 33584 $abc$40840$n3759
.sym 33586 $abc$40840$n3909
.sym 33587 basesoc_adr[12]
.sym 33588 basesoc_adr[11]
.sym 33590 $abc$40840$n3712_1
.sym 33608 csrbankarray_csrbank0_leds_out0_w[0]
.sym 33629 $abc$40840$n6345_1
.sym 33632 $abc$40840$n6100_1
.sym 33640 $abc$40840$n6348_1
.sym 33643 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 33645 $abc$40840$n2490
.sym 33647 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 33653 $abc$40840$n2491
.sym 33655 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 33656 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 33657 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 33660 $abc$40840$n2490
.sym 33665 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 33666 $abc$40840$n6100_1
.sym 33667 $abc$40840$n6345_1
.sym 33668 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 33677 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 33678 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 33679 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 33683 $abc$40840$n6100_1
.sym 33684 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 33685 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 33686 $abc$40840$n6348_1
.sym 33696 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 33697 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 33698 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 33705 $abc$40840$n2491
.sym 33706 clk12_$glb_clk
.sym 33707 sys_rst_$glb_sr
.sym 33712 $abc$40840$n3892_1
.sym 33713 $abc$40840$n3787_1
.sym 33714 $abc$40840$n3760_1
.sym 33715 $abc$40840$n3711
.sym 33716 $abc$40840$n130
.sym 33717 $abc$40840$n132
.sym 33718 $abc$40840$n3855
.sym 33719 $abc$40840$n128
.sym 33722 por_rst
.sym 33724 $abc$40840$n6496
.sym 33725 $abc$40840$n6500
.sym 33726 csrbankarray_interface5_bank_bus_dat_r[6]
.sym 33727 basesoc_adr[0]
.sym 33729 $abc$40840$n6518
.sym 33730 basesoc_adr[1]
.sym 33731 sys_rst
.sym 33733 basesoc_timer0_value[15]
.sym 33734 $abc$40840$n122
.sym 33735 $abc$40840$n3909
.sym 33751 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 33754 $abc$40840$n3855
.sym 33760 $abc$40840$n6100_1
.sym 33762 basesoc_we
.sym 33763 eventmanager_pending_w[2]
.sym 33767 $PACKER_GND_NET
.sym 33769 $abc$40840$n132
.sym 33772 $abc$40840$n3855
.sym 33776 $abc$40840$n3731
.sym 33778 $abc$40840$n3787_1
.sym 33789 $PACKER_GND_NET
.sym 33790 basesoc_dat_w[2]
.sym 33797 $abc$40840$n2490
.sym 33802 $abc$40840$n7898
.sym 33805 sys_rst
.sym 33806 $abc$40840$n3731
.sym 33809 $abc$40840$n3864
.sym 33810 rst1
.sym 33811 $abc$40840$n3855
.sym 33818 basesoc_we
.sym 33842 rst1
.sym 33846 $abc$40840$n3855
.sym 33848 basesoc_we
.sym 33849 $abc$40840$n3731
.sym 33853 $PACKER_GND_NET
.sym 33864 basesoc_dat_w[2]
.sym 33865 sys_rst
.sym 33866 $abc$40840$n2490
.sym 33867 $abc$40840$n3864
.sym 33869 clk12_$glb_clk
.sym 33870 $abc$40840$n7898
.sym 33871 $abc$40840$n6095
.sym 33872 VexRiscv._zz_314_[11]
.sym 33873 csrbankarray_csrbank0_buttons_ev_enable0_w[2]
.sym 33874 $abc$40840$n6096_1
.sym 33875 csrbankarray_csrbank0_buttons_ev_enable0_w[1]
.sym 33876 VexRiscv._zz_314_[6]
.sym 33877 VexRiscv._zz_314_[4]
.sym 33878 $abc$40840$n6093
.sym 33881 VexRiscv._zz_199_[27]
.sym 33882 basesoc_timer0_reload_storage[23]
.sym 33883 $abc$40840$n3895_1
.sym 33884 basesoc_timer0_value[26]
.sym 33885 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 33886 $abc$40840$n3711
.sym 33887 basesoc_timer0_value[30]
.sym 33888 basesoc_timer0_reload_storage[4]
.sym 33889 array_muxed1[3]
.sym 33890 $abc$40840$n7898
.sym 33891 basesoc_ctrl_reset_reset_r
.sym 33892 basesoc_timer0_reload_storage[11]
.sym 33893 csrbankarray_sel_r
.sym 33894 basesoc_dat_w[2]
.sym 33897 basesoc_dat_w[4]
.sym 33898 basesoc_timer0_value[4]
.sym 33900 basesoc_timer0_value[20]
.sym 33902 $abc$40840$n6174_1
.sym 33903 $abc$40840$n3855
.sym 33904 $abc$40840$n5880_1
.sym 33906 VexRiscv._zz_316_[12]
.sym 33921 eventmanager_pending_w[1]
.sym 33923 $abc$40840$n2252
.sym 33930 basesoc_dat_w[2]
.sym 33935 $abc$40840$n6093
.sym 33941 $abc$40840$n3731
.sym 33954 basesoc_dat_w[2]
.sym 33975 $abc$40840$n6093
.sym 33976 $abc$40840$n3731
.sym 33978 eventmanager_pending_w[1]
.sym 33991 $abc$40840$n2252
.sym 33992 clk12_$glb_clk
.sym 33993 sys_rst_$glb_sr
.sym 33995 VexRiscv._zz_316_[0]
.sym 33996 VexRiscv._zz_316_[1]
.sym 33997 VexRiscv._zz_316_[2]
.sym 33998 VexRiscv._zz_316_[3]
.sym 33999 VexRiscv._zz_316_[4]
.sym 34000 VexRiscv._zz_316_[5]
.sym 34001 VexRiscv._zz_316_[6]
.sym 34002 basesoc_vexriscv_ibus_adr[2]
.sym 34003 csrbankarray_csrbank0_leds_out0_w[2]
.sym 34004 csrbankarray_csrbank0_leds_out0_w[2]
.sym 34005 $abc$40840$n5880_1
.sym 34006 array_muxed0[2]
.sym 34007 basesoc_adr[2]
.sym 34008 $abc$40840$n4980
.sym 34010 basesoc_ctrl_storage[2]
.sym 34011 csrbankarray_interface5_bank_bus_dat_r[0]
.sym 34012 basesoc_dat_w[2]
.sym 34013 basesoc_timer0_reload_storage[8]
.sym 34014 csrbankarray_interface0_bank_bus_dat_r[0]
.sym 34015 VexRiscv._zz_193_[11]
.sym 34016 basesoc_timer0_reload_storage[14]
.sym 34017 basesoc_timer0_load_storage[28]
.sym 34018 basesoc_timer0_value[12]
.sym 34020 $abc$40840$n6863
.sym 34021 basesoc_timer0_value[2]
.sym 34022 VexRiscv._zz_316_[7]
.sym 34023 VexRiscv._zz_316_[17]
.sym 34025 VexRiscv._zz_316_[18]
.sym 34026 $abc$40840$n6872
.sym 34027 basesoc_timer0_value[3]
.sym 34028 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 34029 basesoc_dat_w[4]
.sym 34036 basesoc_timer0_reload_storage[9]
.sym 34037 $abc$40840$n6196_1
.sym 34038 $abc$40840$n6164_1
.sym 34039 $abc$40840$n6848
.sym 34040 $abc$40840$n6092_1
.sym 34042 basesoc_timer0_load_storage[12]
.sym 34043 basesoc_timer0_load_storage[4]
.sym 34044 basesoc_timer0_eventmanager_status_w
.sym 34046 $abc$40840$n6863
.sym 34047 basesoc_timer0_load_storage[20]
.sym 34048 $abc$40840$n6180_1
.sym 34050 eventmanager_status_w[1]
.sym 34052 $abc$40840$n6872
.sym 34054 basesoc_timer0_reload_storage[4]
.sym 34058 basesoc_timer0_reload_storage[20]
.sym 34060 $abc$40840$n6896
.sym 34062 basesoc_timer0_en_storage
.sym 34063 $abc$40840$n3855
.sym 34064 basesoc_timer0_reload_storage[12]
.sym 34066 $abc$40840$n3734
.sym 34068 $abc$40840$n6196_1
.sym 34069 basesoc_timer0_load_storage[20]
.sym 34070 basesoc_timer0_en_storage
.sym 34075 $abc$40840$n6863
.sym 34076 basesoc_timer0_reload_storage[9]
.sym 34077 basesoc_timer0_eventmanager_status_w
.sym 34080 basesoc_timer0_eventmanager_status_w
.sym 34082 $abc$40840$n6896
.sym 34083 basesoc_timer0_reload_storage[20]
.sym 34086 basesoc_timer0_reload_storage[4]
.sym 34087 $abc$40840$n6848
.sym 34089 basesoc_timer0_eventmanager_status_w
.sym 34092 basesoc_timer0_en_storage
.sym 34093 basesoc_timer0_load_storage[12]
.sym 34094 $abc$40840$n6180_1
.sym 34099 basesoc_timer0_eventmanager_status_w
.sym 34100 $abc$40840$n6872
.sym 34101 basesoc_timer0_reload_storage[12]
.sym 34104 $abc$40840$n3734
.sym 34105 $abc$40840$n6092_1
.sym 34106 eventmanager_status_w[1]
.sym 34107 $abc$40840$n3855
.sym 34110 basesoc_timer0_load_storage[4]
.sym 34112 $abc$40840$n6164_1
.sym 34113 basesoc_timer0_en_storage
.sym 34115 clk12_$glb_clk
.sym 34116 sys_rst_$glb_sr
.sym 34117 VexRiscv._zz_316_[7]
.sym 34118 VexRiscv._zz_316_[8]
.sym 34119 VexRiscv._zz_316_[9]
.sym 34120 VexRiscv._zz_316_[10]
.sym 34121 VexRiscv._zz_316_[11]
.sym 34122 VexRiscv._zz_316_[12]
.sym 34123 VexRiscv._zz_316_[13]
.sym 34124 VexRiscv._zz_316_[14]
.sym 34125 $abc$40840$n3
.sym 34128 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 34129 basesoc_timer0_load_storage[4]
.sym 34130 basesoc_timer0_reload_storage[9]
.sym 34131 $abc$40840$n3725
.sym 34132 $abc$40840$n3831
.sym 34133 $abc$40840$n3710
.sym 34134 basesoc_vexriscv_ibus_adr[1]
.sym 34136 basesoc_timer0_value[21]
.sym 34137 basesoc_uart_eventmanager_status_w[0]
.sym 34138 $abc$40840$n3831
.sym 34139 basesoc_timer0_value[14]
.sym 34140 basesoc_timer0_eventmanager_status_w
.sym 34141 VexRiscv._zz_316_[1]
.sym 34142 basesoc_timer0_value[13]
.sym 34143 VexRiscv._zz_316_[22]
.sym 34144 basesoc_timer0_value[9]
.sym 34145 basesoc_we
.sym 34146 basesoc_timer0_value[16]
.sym 34147 basesoc_timer0_value[19]
.sym 34148 basesoc_timer0_value_status[28]
.sym 34149 array_muxed0[6]
.sym 34151 VexRiscv._zz_170_[1]
.sym 34152 VexRiscv._zz_314_[16]
.sym 34164 basesoc_timer0_value[0]
.sym 34166 basesoc_timer0_value[1]
.sym 34170 basesoc_timer0_value[5]
.sym 34173 basesoc_timer0_value[4]
.sym 34177 basesoc_timer0_value[6]
.sym 34179 $PACKER_VCC_NET
.sym 34181 basesoc_timer0_value[2]
.sym 34184 basesoc_timer0_value[7]
.sym 34185 $PACKER_VCC_NET
.sym 34187 basesoc_timer0_value[3]
.sym 34190 $nextpnr_ICESTORM_LC_6$O
.sym 34193 basesoc_timer0_value[0]
.sym 34196 $auto$alumacc.cc:474:replace_alu$4030.C[2]
.sym 34198 $PACKER_VCC_NET
.sym 34199 basesoc_timer0_value[1]
.sym 34202 $auto$alumacc.cc:474:replace_alu$4030.C[3]
.sym 34204 basesoc_timer0_value[2]
.sym 34205 $PACKER_VCC_NET
.sym 34206 $auto$alumacc.cc:474:replace_alu$4030.C[2]
.sym 34208 $auto$alumacc.cc:474:replace_alu$4030.C[4]
.sym 34210 basesoc_timer0_value[3]
.sym 34211 $PACKER_VCC_NET
.sym 34212 $auto$alumacc.cc:474:replace_alu$4030.C[3]
.sym 34214 $auto$alumacc.cc:474:replace_alu$4030.C[5]
.sym 34216 $PACKER_VCC_NET
.sym 34217 basesoc_timer0_value[4]
.sym 34218 $auto$alumacc.cc:474:replace_alu$4030.C[4]
.sym 34220 $auto$alumacc.cc:474:replace_alu$4030.C[6]
.sym 34222 $PACKER_VCC_NET
.sym 34223 basesoc_timer0_value[5]
.sym 34224 $auto$alumacc.cc:474:replace_alu$4030.C[5]
.sym 34226 $auto$alumacc.cc:474:replace_alu$4030.C[7]
.sym 34228 basesoc_timer0_value[6]
.sym 34229 $PACKER_VCC_NET
.sym 34230 $auto$alumacc.cc:474:replace_alu$4030.C[6]
.sym 34232 $auto$alumacc.cc:474:replace_alu$4030.C[8]
.sym 34234 $PACKER_VCC_NET
.sym 34235 basesoc_timer0_value[7]
.sym 34236 $auto$alumacc.cc:474:replace_alu$4030.C[7]
.sym 34240 VexRiscv._zz_316_[15]
.sym 34241 VexRiscv._zz_316_[16]
.sym 34242 VexRiscv._zz_316_[17]
.sym 34243 VexRiscv._zz_316_[18]
.sym 34244 VexRiscv._zz_316_[19]
.sym 34245 VexRiscv._zz_316_[20]
.sym 34246 VexRiscv._zz_316_[21]
.sym 34247 VexRiscv._zz_316_[22]
.sym 34252 basesoc_timer0_load_storage[26]
.sym 34253 VexRiscv._zz_314_[8]
.sym 34255 $abc$40840$n3708
.sym 34256 basesoc_dat_w[2]
.sym 34257 VexRiscv._zz_316_[14]
.sym 34258 basesoc_timer0_value[5]
.sym 34259 VexRiscv._zz_314_[14]
.sym 34260 basesoc_adr[0]
.sym 34261 csrbankarray_interface2_bank_bus_dat_r[6]
.sym 34262 $abc$40840$n6803
.sym 34263 VexRiscv._zz_314_[12]
.sym 34264 VexRiscv._zz_316_[29]
.sym 34265 $PACKER_VCC_NET
.sym 34266 VexRiscv._zz_193_[28]
.sym 34267 VexRiscv._zz_316_[20]
.sym 34269 $abc$40840$n5880_1
.sym 34271 $PACKER_VCC_NET
.sym 34272 VexRiscv._zz_316_[13]
.sym 34273 $abc$40840$n2429
.sym 34274 basesoc_timer0_value[22]
.sym 34276 $auto$alumacc.cc:474:replace_alu$4030.C[8]
.sym 34281 basesoc_timer0_value[12]
.sym 34287 $PACKER_VCC_NET
.sym 34289 $PACKER_VCC_NET
.sym 34290 basesoc_timer0_value[10]
.sym 34295 $PACKER_VCC_NET
.sym 34300 basesoc_timer0_value[8]
.sym 34302 basesoc_timer0_value[13]
.sym 34303 basesoc_timer0_value[14]
.sym 34304 basesoc_timer0_value[9]
.sym 34308 basesoc_timer0_value[15]
.sym 34312 basesoc_timer0_value[11]
.sym 34313 $auto$alumacc.cc:474:replace_alu$4030.C[9]
.sym 34315 basesoc_timer0_value[8]
.sym 34316 $PACKER_VCC_NET
.sym 34317 $auto$alumacc.cc:474:replace_alu$4030.C[8]
.sym 34319 $auto$alumacc.cc:474:replace_alu$4030.C[10]
.sym 34321 $PACKER_VCC_NET
.sym 34322 basesoc_timer0_value[9]
.sym 34323 $auto$alumacc.cc:474:replace_alu$4030.C[9]
.sym 34325 $auto$alumacc.cc:474:replace_alu$4030.C[11]
.sym 34327 $PACKER_VCC_NET
.sym 34328 basesoc_timer0_value[10]
.sym 34329 $auto$alumacc.cc:474:replace_alu$4030.C[10]
.sym 34331 $auto$alumacc.cc:474:replace_alu$4030.C[12]
.sym 34333 basesoc_timer0_value[11]
.sym 34334 $PACKER_VCC_NET
.sym 34335 $auto$alumacc.cc:474:replace_alu$4030.C[11]
.sym 34337 $auto$alumacc.cc:474:replace_alu$4030.C[13]
.sym 34339 $PACKER_VCC_NET
.sym 34340 basesoc_timer0_value[12]
.sym 34341 $auto$alumacc.cc:474:replace_alu$4030.C[12]
.sym 34343 $auto$alumacc.cc:474:replace_alu$4030.C[14]
.sym 34345 $PACKER_VCC_NET
.sym 34346 basesoc_timer0_value[13]
.sym 34347 $auto$alumacc.cc:474:replace_alu$4030.C[13]
.sym 34349 $auto$alumacc.cc:474:replace_alu$4030.C[15]
.sym 34351 $PACKER_VCC_NET
.sym 34352 basesoc_timer0_value[14]
.sym 34353 $auto$alumacc.cc:474:replace_alu$4030.C[14]
.sym 34355 $auto$alumacc.cc:474:replace_alu$4030.C[16]
.sym 34357 basesoc_timer0_value[15]
.sym 34358 $PACKER_VCC_NET
.sym 34359 $auto$alumacc.cc:474:replace_alu$4030.C[15]
.sym 34363 VexRiscv._zz_316_[23]
.sym 34364 VexRiscv._zz_316_[24]
.sym 34365 VexRiscv._zz_316_[25]
.sym 34366 VexRiscv._zz_316_[26]
.sym 34367 VexRiscv._zz_316_[27]
.sym 34368 VexRiscv._zz_316_[28]
.sym 34369 VexRiscv._zz_316_[29]
.sym 34370 VexRiscv._zz_316_[30]
.sym 34372 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1]
.sym 34373 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1]
.sym 34374 VexRiscv._zz_199_[16]
.sym 34375 $abc$40840$n3900_1
.sym 34376 basesoc_uart_rx_fifo_do_read
.sym 34377 basesoc_uart_rx_fifo_level0[4]
.sym 34378 basesoc_timer0_value[0]
.sym 34379 basesoc_uart_rx_fifo_level0[0]
.sym 34380 $abc$40840$n6842
.sym 34381 basesoc_timer0_reload_storage[26]
.sym 34382 VexRiscv._zz_316_[15]
.sym 34383 $abc$40840$n6890
.sym 34384 VexRiscv._zz_314_[23]
.sym 34387 VexRiscv._zz_193_[24]
.sym 34388 basesoc_timer0_value[20]
.sym 34389 basesoc_dat_w[4]
.sym 34390 VexRiscv._zz_316_[28]
.sym 34391 basesoc_timer0_value[25]
.sym 34392 VexRiscv._zz_314_[20]
.sym 34393 VexRiscv._zz_193_[11]
.sym 34394 VexRiscv._zz_316_[12]
.sym 34395 VexRiscv._zz_316_[21]
.sym 34396 $abc$40840$n5880_1
.sym 34398 VexRiscv._zz_316_[24]
.sym 34399 $auto$alumacc.cc:474:replace_alu$4030.C[16]
.sym 34408 basesoc_timer0_value[18]
.sym 34412 basesoc_timer0_value[20]
.sym 34416 basesoc_timer0_value[16]
.sym 34417 basesoc_timer0_value[17]
.sym 34418 basesoc_timer0_value[21]
.sym 34419 basesoc_timer0_value[19]
.sym 34425 $PACKER_VCC_NET
.sym 34430 basesoc_timer0_value[23]
.sym 34433 $PACKER_VCC_NET
.sym 34434 basesoc_timer0_value[22]
.sym 34436 $auto$alumacc.cc:474:replace_alu$4030.C[17]
.sym 34438 basesoc_timer0_value[16]
.sym 34439 $PACKER_VCC_NET
.sym 34440 $auto$alumacc.cc:474:replace_alu$4030.C[16]
.sym 34442 $auto$alumacc.cc:474:replace_alu$4030.C[18]
.sym 34444 basesoc_timer0_value[17]
.sym 34445 $PACKER_VCC_NET
.sym 34446 $auto$alumacc.cc:474:replace_alu$4030.C[17]
.sym 34448 $auto$alumacc.cc:474:replace_alu$4030.C[19]
.sym 34450 $PACKER_VCC_NET
.sym 34451 basesoc_timer0_value[18]
.sym 34452 $auto$alumacc.cc:474:replace_alu$4030.C[18]
.sym 34454 $auto$alumacc.cc:474:replace_alu$4030.C[20]
.sym 34456 basesoc_timer0_value[19]
.sym 34457 $PACKER_VCC_NET
.sym 34458 $auto$alumacc.cc:474:replace_alu$4030.C[19]
.sym 34460 $auto$alumacc.cc:474:replace_alu$4030.C[21]
.sym 34462 basesoc_timer0_value[20]
.sym 34463 $PACKER_VCC_NET
.sym 34464 $auto$alumacc.cc:474:replace_alu$4030.C[20]
.sym 34466 $auto$alumacc.cc:474:replace_alu$4030.C[22]
.sym 34468 $PACKER_VCC_NET
.sym 34469 basesoc_timer0_value[21]
.sym 34470 $auto$alumacc.cc:474:replace_alu$4030.C[21]
.sym 34472 $auto$alumacc.cc:474:replace_alu$4030.C[23]
.sym 34474 basesoc_timer0_value[22]
.sym 34475 $PACKER_VCC_NET
.sym 34476 $auto$alumacc.cc:474:replace_alu$4030.C[22]
.sym 34478 $auto$alumacc.cc:474:replace_alu$4030.C[24]
.sym 34480 $PACKER_VCC_NET
.sym 34481 basesoc_timer0_value[23]
.sym 34482 $auto$alumacc.cc:474:replace_alu$4030.C[23]
.sym 34486 VexRiscv._zz_316_[31]
.sym 34487 VexRiscv._zz_316_[32]
.sym 34488 $abc$40840$n4308
.sym 34489 VexRiscv._zz_314_[31]
.sym 34490 VexRiscv._zz_314_[26]
.sym 34491 VexRiscv._zz_314_[25]
.sym 34492 VexRiscv._zz_314_[28]
.sym 34493 VexRiscv._zz_314_[24]
.sym 34494 VexRiscv._zz_129_[4]
.sym 34495 basesoc_vexriscv_ibus_adr[21]
.sym 34496 basesoc_vexriscv_ibus_adr[21]
.sym 34497 VexRiscv._zz_129_[4]
.sym 34498 basesoc_timer0_value[16]
.sym 34499 basesoc_timer0_value[31]
.sym 34500 $abc$40840$n6899
.sym 34501 VexRiscv._zz_316_[26]
.sym 34502 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[5]
.sym 34503 VexRiscv._zz_316_[30]
.sym 34504 basesoc_timer0_value[10]
.sym 34505 basesoc_timer0_value[17]
.sym 34506 $abc$40840$n6893
.sym 34507 grant
.sym 34508 VexRiscv._zz_35_[22]
.sym 34510 VexRiscv._zz_194_[13]
.sym 34511 VexRiscv._zz_316_[17]
.sym 34513 VexRiscv._zz_314_[27]
.sym 34514 VexRiscv._zz_316_[7]
.sym 34516 basesoc_timer0_reload_storage[27]
.sym 34517 VexRiscv._zz_314_[30]
.sym 34518 VexRiscv._zz_316_[18]
.sym 34519 $abc$40840$n6902
.sym 34520 VexRiscv._zz_193_[31]
.sym 34521 $abc$40840$n6905
.sym 34522 $auto$alumacc.cc:474:replace_alu$4030.C[24]
.sym 34527 basesoc_timer0_value[26]
.sym 34529 basesoc_timer0_value[27]
.sym 34537 basesoc_timer0_value[30]
.sym 34541 basesoc_timer0_value[28]
.sym 34542 basesoc_timer0_value[29]
.sym 34548 $PACKER_VCC_NET
.sym 34551 basesoc_timer0_value[25]
.sym 34554 basesoc_timer0_value[24]
.sym 34555 basesoc_timer0_value[31]
.sym 34556 $PACKER_VCC_NET
.sym 34559 $auto$alumacc.cc:474:replace_alu$4030.C[25]
.sym 34561 $PACKER_VCC_NET
.sym 34562 basesoc_timer0_value[24]
.sym 34563 $auto$alumacc.cc:474:replace_alu$4030.C[24]
.sym 34565 $auto$alumacc.cc:474:replace_alu$4030.C[26]
.sym 34567 $PACKER_VCC_NET
.sym 34568 basesoc_timer0_value[25]
.sym 34569 $auto$alumacc.cc:474:replace_alu$4030.C[25]
.sym 34571 $auto$alumacc.cc:474:replace_alu$4030.C[27]
.sym 34573 $PACKER_VCC_NET
.sym 34574 basesoc_timer0_value[26]
.sym 34575 $auto$alumacc.cc:474:replace_alu$4030.C[26]
.sym 34577 $auto$alumacc.cc:474:replace_alu$4030.C[28]
.sym 34579 basesoc_timer0_value[27]
.sym 34580 $PACKER_VCC_NET
.sym 34581 $auto$alumacc.cc:474:replace_alu$4030.C[27]
.sym 34583 $auto$alumacc.cc:474:replace_alu$4030.C[29]
.sym 34585 basesoc_timer0_value[28]
.sym 34586 $PACKER_VCC_NET
.sym 34587 $auto$alumacc.cc:474:replace_alu$4030.C[28]
.sym 34589 $auto$alumacc.cc:474:replace_alu$4030.C[30]
.sym 34591 basesoc_timer0_value[29]
.sym 34592 $PACKER_VCC_NET
.sym 34593 $auto$alumacc.cc:474:replace_alu$4030.C[29]
.sym 34595 $auto$alumacc.cc:474:replace_alu$4030.C[31]
.sym 34597 basesoc_timer0_value[30]
.sym 34598 $PACKER_VCC_NET
.sym 34599 $auto$alumacc.cc:474:replace_alu$4030.C[30]
.sym 34603 $PACKER_VCC_NET
.sym 34604 basesoc_timer0_value[31]
.sym 34605 $auto$alumacc.cc:474:replace_alu$4030.C[31]
.sym 34609 $abc$40840$n6166
.sym 34610 $abc$40840$n4260_1
.sym 34611 VexRiscv._zz_314_[20]
.sym 34612 VexRiscv._zz_163_[12]
.sym 34613 $abc$40840$n4263
.sym 34614 $abc$40840$n5740
.sym 34615 VexRiscv._zz_314_[32]
.sym 34616 $abc$40840$n4278_1
.sym 34619 $abc$40840$n4153
.sym 34620 VexRiscv._zz_170_[2]
.sym 34622 basesoc_timer0_load_storage[3]
.sym 34623 $abc$40840$n3730_1
.sym 34624 basesoc_timer0_value[29]
.sym 34625 $abc$40840$n4245
.sym 34626 basesoc_timer0_eventmanager_status_w
.sym 34628 $abc$40840$n4245
.sym 34629 basesoc_timer0_load_storage[27]
.sym 34630 basesoc_timer0_value[29]
.sym 34631 csrbankarray_interface2_bank_bus_dat_r[5]
.sym 34632 $abc$40840$n6821
.sym 34633 basesoc_timer0_value[16]
.sym 34634 VexRiscv._zz_193_[26]
.sym 34635 basesoc_timer0_reload_storage[16]
.sym 34636 VexRiscv._zz_193_[25]
.sym 34637 basesoc_we
.sym 34639 $abc$40840$n3734
.sym 34640 $abc$40840$n2447
.sym 34641 VexRiscv._zz_316_[22]
.sym 34642 basesoc_timer0_value[9]
.sym 34643 VexRiscv._zz_170_[1]
.sym 34644 basesoc_timer0_value_status[28]
.sym 34653 basesoc_timer0_reload_storage[16]
.sym 34655 basesoc_timer0_load_storage[16]
.sym 34656 basesoc_timer0_eventmanager_status_w
.sym 34658 $abc$40840$n6884
.sym 34659 basesoc_timer0_load_storage[23]
.sym 34661 $abc$40840$n6917
.sym 34662 VexRiscv._zz_194_[8]
.sym 34664 VexRiscv._zz_316_[12]
.sym 34665 $abc$40840$n6188_1
.sym 34667 basesoc_timer0_en_storage
.sym 34669 basesoc_timer0_reload_storage[23]
.sym 34670 VexRiscv._zz_194_[13]
.sym 34672 $abc$40840$n4245
.sym 34674 VexRiscv._zz_316_[7]
.sym 34675 $abc$40840$n6210_1
.sym 34676 basesoc_timer0_reload_storage[27]
.sym 34677 $abc$40840$n6202_1
.sym 34679 basesoc_timer0_load_storage[27]
.sym 34681 $abc$40840$n6905
.sym 34683 $abc$40840$n4245
.sym 34684 VexRiscv._zz_194_[8]
.sym 34686 VexRiscv._zz_316_[7]
.sym 34690 basesoc_timer0_eventmanager_status_w
.sym 34691 basesoc_timer0_reload_storage[27]
.sym 34692 $abc$40840$n6917
.sym 34695 basesoc_timer0_load_storage[27]
.sym 34696 basesoc_timer0_en_storage
.sym 34697 $abc$40840$n6210_1
.sym 34701 basesoc_timer0_reload_storage[23]
.sym 34702 basesoc_timer0_eventmanager_status_w
.sym 34704 $abc$40840$n6905
.sym 34708 basesoc_timer0_en_storage
.sym 34709 $abc$40840$n6188_1
.sym 34710 basesoc_timer0_load_storage[16]
.sym 34714 basesoc_timer0_load_storage[23]
.sym 34715 basesoc_timer0_en_storage
.sym 34716 $abc$40840$n6202_1
.sym 34719 $abc$40840$n4245
.sym 34720 VexRiscv._zz_316_[12]
.sym 34721 VexRiscv._zz_194_[13]
.sym 34725 basesoc_timer0_reload_storage[16]
.sym 34727 $abc$40840$n6884
.sym 34728 basesoc_timer0_eventmanager_status_w
.sym 34730 clk12_$glb_clk
.sym 34731 sys_rst_$glb_sr
.sym 34732 VexRiscv._zz_193_[21]
.sym 34733 VexRiscv._zz_314_[27]
.sym 34734 $abc$40840$n5780
.sym 34735 VexRiscv._zz_314_[30]
.sym 34736 VexRiscv._zz_193_[28]
.sym 34737 $abc$40840$n4296
.sym 34738 $abc$40840$n5766
.sym 34739 VexRiscv._zz_314_[29]
.sym 34743 VexRiscv._zz_151_[25]
.sym 34744 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 34745 VexRiscv._zz_311_
.sym 34746 $abc$40840$n5750
.sym 34747 $abc$40840$n4664
.sym 34748 VexRiscv._zz_35_[8]
.sym 34749 VexRiscv._zz_193_[20]
.sym 34750 basesoc_timer0_value[23]
.sym 34751 $abc$40840$n6166
.sym 34752 basesoc_timer0_eventmanager_status_w
.sym 34753 $abc$40840$n4245
.sym 34754 $abc$40840$n6651
.sym 34755 VexRiscv._zz_194_[7]
.sym 34756 $abc$40840$n3829
.sym 34757 VexRiscv._zz_193_[28]
.sym 34759 VexRiscv._zz_316_[20]
.sym 34760 VexRiscv._zz_316_[13]
.sym 34762 basesoc_uart_tx_fifo_wrport_we
.sym 34763 $abc$40840$n2435
.sym 34764 VexRiscv._zz_316_[29]
.sym 34765 $abc$40840$n5880_1
.sym 34766 VexRiscv._zz_194_[19]
.sym 34767 VexRiscv._zz_35_[20]
.sym 34773 VexRiscv.memory_MulDivIterativePlugin_div_result[22]
.sym 34774 $abc$40840$n4311
.sym 34775 basesoc_adr[3]
.sym 34776 basesoc_adr[2]
.sym 34777 basesoc_timer0_value[16]
.sym 34783 VexRiscv._zz_194_[23]
.sym 34784 $abc$40840$n4245
.sym 34788 VexRiscv.execute_to_memory_IS_DIV
.sym 34789 $abc$40840$n3647_1
.sym 34790 VexRiscv._zz_316_[18]
.sym 34791 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 34792 VexRiscv._zz_194_[19]
.sym 34794 $abc$40840$n4310_1
.sym 34795 basesoc_timer0_value[28]
.sym 34796 VexRiscv.memory_arbitration_isValid
.sym 34799 $abc$40840$n3734
.sym 34800 $abc$40840$n2447
.sym 34801 VexRiscv._zz_316_[22]
.sym 34802 basesoc_timer0_value[9]
.sym 34807 VexRiscv._zz_316_[18]
.sym 34808 $abc$40840$n4245
.sym 34809 VexRiscv._zz_194_[19]
.sym 34812 VexRiscv._zz_316_[22]
.sym 34813 $abc$40840$n4245
.sym 34814 VexRiscv._zz_194_[23]
.sym 34820 basesoc_timer0_value[16]
.sym 34825 basesoc_timer0_value[28]
.sym 34831 $abc$40840$n3734
.sym 34832 basesoc_adr[3]
.sym 34833 basesoc_adr[2]
.sym 34836 $abc$40840$n4311
.sym 34837 $abc$40840$n3647_1
.sym 34839 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 34842 basesoc_timer0_value[9]
.sym 34848 VexRiscv.memory_arbitration_isValid
.sym 34849 VexRiscv.memory_MulDivIterativePlugin_div_result[22]
.sym 34850 $abc$40840$n4310_1
.sym 34851 VexRiscv.execute_to_memory_IS_DIV
.sym 34852 $abc$40840$n2447
.sym 34853 clk12_$glb_clk
.sym 34854 sys_rst_$glb_sr
.sym 34855 VexRiscv._zz_193_[26]
.sym 34856 VexRiscv._zz_193_[25]
.sym 34857 $abc$40840$n6194
.sym 34858 VexRiscv._zz_193_[30]
.sym 34859 VexRiscv._zz_193_[27]
.sym 34860 VexRiscv._zz_193_[29]
.sym 34861 $abc$40840$n6202
.sym 34862 VexRiscv._zz_193_[31]
.sym 34864 $abc$40840$n5001
.sym 34865 $abc$40840$n5001
.sym 34867 $abc$40840$n4980
.sym 34868 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 34869 VexRiscv._zz_194_[23]
.sym 34870 $abc$40840$n4700_1
.sym 34871 basesoc_uart_phy_storage[28]
.sym 34872 $abc$40840$n4245
.sym 34873 basesoc_timer0_value_status[16]
.sym 34874 $abc$40840$n5025_1
.sym 34875 basesoc_timer0_reload_storage[20]
.sym 34877 $abc$40840$n3829
.sym 34878 grant
.sym 34880 VexRiscv._zz_199_[16]
.sym 34881 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 34882 VexRiscv._zz_193_[24]
.sym 34883 $abc$40840$n5880_1
.sym 34884 VexRiscv._zz_194_[30]
.sym 34885 VexRiscv._zz_194_[21]
.sym 34886 basesoc_dat_w[4]
.sym 34887 VexRiscv._zz_194_[30]
.sym 34888 $abc$40840$n5762
.sym 34889 VexRiscv._zz_194_[18]
.sym 34890 VexRiscv._zz_316_[28]
.sym 34897 VexRiscv._zz_316_[28]
.sym 34898 $abc$40840$n2471
.sym 34899 user_btn0
.sym 34900 VexRiscv._zz_194_[30]
.sym 34901 $abc$40840$n4732_1
.sym 34902 $abc$40840$n6813
.sym 34903 $abc$40840$n4331_1
.sym 34907 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 34908 VexRiscv._zz_198_
.sym 34910 VexRiscv.memory_MulDivIterativePlugin_div_result[29]
.sym 34911 $abc$40840$n3647_1
.sym 34913 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 34914 VexRiscv._zz_194_[29]
.sym 34915 $abc$40840$n4332
.sym 34917 $abc$40840$n4329
.sym 34918 $abc$40840$n4245
.sym 34919 $abc$40840$n4378
.sym 34920 VexRiscv._zz_199_[30]
.sym 34923 VexRiscv.execute_to_memory_IS_DIV
.sym 34924 VexRiscv._zz_316_[29]
.sym 34925 VexRiscv.memory_arbitration_isValid
.sym 34926 sys_rst
.sym 34927 VexRiscv._zz_35_[20]
.sym 34930 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 34931 $abc$40840$n3647_1
.sym 34932 $abc$40840$n4329
.sym 34935 VexRiscv._zz_199_[30]
.sym 34937 VexRiscv._zz_198_
.sym 34941 $abc$40840$n6813
.sym 34942 user_btn0
.sym 34944 sys_rst
.sym 34948 VexRiscv._zz_194_[30]
.sym 34949 VexRiscv._zz_316_[29]
.sym 34950 $abc$40840$n4245
.sym 34953 VexRiscv.memory_arbitration_isValid
.sym 34954 $abc$40840$n4331_1
.sym 34955 VexRiscv.execute_to_memory_IS_DIV
.sym 34956 VexRiscv.memory_MulDivIterativePlugin_div_result[29]
.sym 34960 VexRiscv._zz_194_[29]
.sym 34961 VexRiscv._zz_316_[28]
.sym 34962 $abc$40840$n4245
.sym 34965 VexRiscv._zz_35_[20]
.sym 34966 $abc$40840$n4378
.sym 34968 $abc$40840$n4732_1
.sym 34971 $abc$40840$n4332
.sym 34972 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 34974 $abc$40840$n3647_1
.sym 34975 $abc$40840$n2471
.sym 34976 clk12_$glb_clk
.sym 34978 $abc$40840$n4305
.sym 34979 $abc$40840$n5796
.sym 34980 $abc$40840$n4304_1
.sym 34981 $abc$40840$n5786
.sym 34982 $abc$40840$n4283
.sym 34983 basesoc_uart_phy_storage[11]
.sym 34984 basesoc_uart_phy_storage[12]
.sym 34985 $abc$40840$n4284_1
.sym 34988 VexRiscv._zz_151_[27]
.sym 34989 $abc$40840$n4856_1
.sym 34990 $abc$40840$n3858
.sym 34991 VexRiscv._zz_292_
.sym 34992 VexRiscv._zz_151_[6]
.sym 34993 $abc$40840$n2471
.sym 34994 $abc$40840$n5794
.sym 34995 VexRiscv.decode_to_execute_RS2[11]
.sym 34996 VexRiscv.CsrPlugin_mtval[10]
.sym 34997 $abc$40840$n4732_1
.sym 34998 $abc$40840$n6813
.sym 34999 csrbankarray_interface1_bank_bus_dat_r[2]
.sym 35000 VexRiscv._zz_35_[29]
.sym 35001 VexRiscv._zz_288_[5]
.sym 35002 $abc$40840$n3711
.sym 35003 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 35004 VexRiscv.decode_to_execute_RS2[10]
.sym 35005 $abc$40840$n5768
.sym 35006 VexRiscv._zz_199_[30]
.sym 35007 $abc$40840$n3615
.sym 35008 $abc$40840$n4347
.sym 35009 VexRiscv.execute_to_memory_IS_DIV
.sym 35010 VexRiscv._zz_151_[14]
.sym 35011 VexRiscv.memory_arbitration_isValid
.sym 35012 VexRiscv._zz_193_[31]
.sym 35013 VexRiscv._zz_194_[14]
.sym 35019 VexRiscv._zz_35_[20]
.sym 35020 VexRiscv._zz_36_[16]
.sym 35021 $abc$40840$n5018_1
.sym 35022 VexRiscv._zz_198_
.sym 35023 $abc$40840$n4939
.sym 35026 $abc$40840$n156
.sym 35028 VexRiscv._zz_288_[10]
.sym 35033 $abc$40840$n4664
.sym 35036 VexRiscv._zz_151_[10]
.sym 35037 VexRiscv._zz_199_[8]
.sym 35040 $abc$40840$n5001
.sym 35041 VexRiscv._zz_199_[13]
.sym 35042 $abc$40840$n4938_1
.sym 35044 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 35046 $abc$40840$n4379_1
.sym 35048 VexRiscv._zz_199_[27]
.sym 35052 VexRiscv._zz_199_[8]
.sym 35055 VexRiscv._zz_198_
.sym 35058 VexRiscv._zz_198_
.sym 35059 VexRiscv._zz_199_[27]
.sym 35067 $abc$40840$n156
.sym 35070 VexRiscv._zz_151_[10]
.sym 35071 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 35073 VexRiscv._zz_288_[10]
.sym 35076 VexRiscv._zz_35_[20]
.sym 35078 $abc$40840$n5018_1
.sym 35079 $abc$40840$n4938_1
.sym 35083 VexRiscv._zz_199_[13]
.sym 35084 VexRiscv._zz_198_
.sym 35088 $abc$40840$n4939
.sym 35089 VexRiscv._zz_36_[16]
.sym 35091 $abc$40840$n5001
.sym 35094 VexRiscv._zz_36_[16]
.sym 35096 $abc$40840$n4664
.sym 35097 $abc$40840$n4379_1
.sym 35098 $abc$40840$n2592_$glb_ce
.sym 35099 clk12_$glb_clk
.sym 35101 $abc$40840$n6729
.sym 35102 $abc$40840$n4636_1
.sym 35103 $abc$40840$n4740_1
.sym 35104 $abc$40840$n6735_1
.sym 35105 $abc$40840$n5762
.sym 35106 $abc$40840$n4295
.sym 35107 $abc$40840$n5776
.sym 35108 basesoc_vexriscv_dbus_adr[14]
.sym 35109 csrbankarray_csrbank0_leds_out0_w[0]
.sym 35110 VexRiscv._zz_151_[13]
.sym 35111 VexRiscv._zz_151_[13]
.sym 35112 VexRiscv._zz_199_[30]
.sym 35113 $abc$40840$n4244_1
.sym 35114 basesoc_uart_phy_storage[12]
.sym 35115 $abc$40840$n4545_1
.sym 35116 $abc$40840$n3730_1
.sym 35117 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 35118 $abc$40840$n233
.sym 35119 waittimer0_count[15]
.sym 35120 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 35121 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 35122 $abc$40840$n3725
.sym 35123 $abc$40840$n3647_1
.sym 35124 VexRiscv._zz_288_[13]
.sym 35125 VexRiscv._zz_151_[4]
.sym 35126 VexRiscv._zz_49_[0]
.sym 35127 VexRiscv._zz_47_[0]
.sym 35128 $abc$40840$n233
.sym 35129 $abc$40840$n3932
.sym 35130 VexRiscv._zz_198_
.sym 35131 VexRiscv._zz_199_[5]
.sym 35132 $abc$40840$n4893_1
.sym 35134 basesoc_we
.sym 35135 VexRiscv._zz_170_[1]
.sym 35136 VexRiscv._zz_47_[0]
.sym 35143 VexRiscv._zz_36_[16]
.sym 35144 $abc$40840$n233
.sym 35147 $abc$40840$n3932
.sym 35148 VexRiscv._zz_49_[0]
.sym 35149 $abc$40840$n6736_1
.sym 35151 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 35154 grant
.sym 35155 $abc$40840$n4672
.sym 35157 $abc$40840$n3926
.sym 35159 $abc$40840$n4677
.sym 35160 $abc$40840$n4740_1
.sym 35162 VexRiscv._zz_197_
.sym 35163 $abc$40840$n4345
.sym 35164 $abc$40840$n6744
.sym 35165 basesoc_vexriscv_dbus_adr[14]
.sym 35167 VexRiscv._zz_49_[1]
.sym 35168 VexRiscv._zz_151_[16]
.sym 35169 $abc$40840$n6735_1
.sym 35170 VexRiscv._zz_129_[4]
.sym 35171 basesoc_vexriscv_ibus_adr[14]
.sym 35172 $abc$40840$n4153
.sym 35175 VexRiscv._zz_49_[1]
.sym 35176 $abc$40840$n4153
.sym 35177 VexRiscv._zz_49_[0]
.sym 35178 VexRiscv._zz_151_[16]
.sym 35182 $abc$40840$n3926
.sym 35183 $abc$40840$n6736_1
.sym 35184 $abc$40840$n4672
.sym 35188 basesoc_vexriscv_dbus_adr[14]
.sym 35189 basesoc_vexriscv_ibus_adr[14]
.sym 35190 grant
.sym 35193 $abc$40840$n4345
.sym 35194 $abc$40840$n4740_1
.sym 35195 $abc$40840$n3932
.sym 35196 $abc$40840$n6744
.sym 35199 VexRiscv._zz_197_
.sym 35200 VexRiscv._zz_129_[4]
.sym 35208 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 35212 VexRiscv._zz_36_[16]
.sym 35217 $abc$40840$n3932
.sym 35218 $abc$40840$n6735_1
.sym 35219 $abc$40840$n4677
.sym 35221 $abc$40840$n233
.sym 35222 clk12_$glb_clk
.sym 35224 $abc$40840$n5742
.sym 35225 $abc$40840$n5768
.sym 35226 basesoc_vexriscv_dbus_adr[26]
.sym 35227 $abc$40840$n6773_1
.sym 35228 $abc$40840$n6730_1
.sym 35229 $abc$40840$n5754
.sym 35230 $abc$40840$n5744
.sym 35231 $abc$40840$n6772_1
.sym 35232 $abc$40840$n5678
.sym 35234 por_rst
.sym 35236 basesoc_timer0_reload_storage[30]
.sym 35237 $abc$40840$n3932
.sym 35238 basesoc_vexriscv_dbus_adr[27]
.sym 35239 VexRiscv._zz_288_[22]
.sym 35240 waittimer0_count[14]
.sym 35241 basesoc_vexriscv_dbus_adr[20]
.sym 35242 $abc$40840$n5880_1
.sym 35243 VexRiscv._zz_151_[19]
.sym 35244 $abc$40840$n3834
.sym 35245 $abc$40840$n5057
.sym 35246 VexRiscv._zz_129_[6]
.sym 35247 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 35248 VexRiscv._zz_197_
.sym 35249 $abc$40840$n5880_1
.sym 35250 $abc$40840$n2441
.sym 35251 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 35252 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 35253 $abc$40840$n3829
.sym 35254 $abc$40840$n4379_1
.sym 35255 VexRiscv._zz_199_[17]
.sym 35256 VexRiscv._zz_199_[16]
.sym 35257 VexRiscv._zz_197_
.sym 35258 VexRiscv.decode_to_execute_RS2[10]
.sym 35259 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 35266 VexRiscv._zz_197_
.sym 35268 $abc$40840$n4977_1
.sym 35270 VexRiscv.decode_to_execute_RS2[13]
.sym 35272 $abc$40840$n4379_1
.sym 35274 $abc$40840$n4562_1
.sym 35276 VexRiscv._zz_36_[10]
.sym 35280 VexRiscv._zz_135_[9]
.sym 35281 VexRiscv._zz_36_[30]
.sym 35282 $abc$40840$n4939
.sym 35285 $abc$40840$n5057
.sym 35286 VexRiscv.decode_to_execute_RS2[8]
.sym 35289 VexRiscv.decode_to_execute_RS2[12]
.sym 35292 $abc$40840$n4893_1
.sym 35299 VexRiscv._zz_197_
.sym 35301 VexRiscv.decode_to_execute_RS2[13]
.sym 35305 VexRiscv._zz_36_[10]
.sym 35306 $abc$40840$n4379_1
.sym 35307 $abc$40840$n4562_1
.sym 35310 VexRiscv._zz_36_[30]
.sym 35312 $abc$40840$n5057
.sym 35313 $abc$40840$n4939
.sym 35316 $abc$40840$n4379_1
.sym 35317 VexRiscv._zz_36_[30]
.sym 35319 $abc$40840$n4893_1
.sym 35322 VexRiscv._zz_36_[10]
.sym 35323 $abc$40840$n4939
.sym 35325 $abc$40840$n4977_1
.sym 35328 VexRiscv.decode_to_execute_RS2[12]
.sym 35330 VexRiscv._zz_197_
.sym 35334 VexRiscv._zz_135_[9]
.sym 35340 VexRiscv._zz_197_
.sym 35342 VexRiscv.decode_to_execute_RS2[8]
.sym 35344 $abc$40840$n2592_$glb_ce
.sym 35345 clk12_$glb_clk
.sym 35347 $abc$40840$n4837
.sym 35348 VexRiscv._zz_36_[14]
.sym 35349 $abc$40840$n5704
.sym 35350 $abc$40840$n4833
.sym 35351 $abc$40840$n5714
.sym 35352 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 35353 $abc$40840$n5792
.sym 35354 $abc$40840$n4307_1
.sym 35356 VexRiscv._zz_194_[26]
.sym 35357 VexRiscv._zz_199_[27]
.sym 35358 basesoc_timer0_reload_storage[23]
.sym 35359 $abc$40840$n4970
.sym 35360 VexRiscv.decode_to_execute_RS2[24]
.sym 35361 $abc$40840$n5694
.sym 35362 $abc$40840$n5688
.sym 35363 $abc$40840$n4615_1
.sym 35364 VexRiscv._zz_288_[18]
.sym 35365 VexRiscv._zz_151_[30]
.sym 35366 $abc$40840$n4378
.sym 35367 VexRiscv.decode_to_execute_RS2[26]
.sym 35368 VexRiscv._zz_135_[9]
.sym 35369 VexRiscv._zz_151_[26]
.sym 35370 VexRiscv._zz_288_[29]
.sym 35371 VexRiscv._zz_151_[17]
.sym 35372 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 35373 VexRiscv._zz_151_[15]
.sym 35374 VexRiscv.decode_to_execute_RS2[30]
.sym 35375 $abc$40840$n3725
.sym 35376 VexRiscv._zz_199_[10]
.sym 35377 VexRiscv._zz_151_[16]
.sym 35378 $abc$40840$n4361_1
.sym 35379 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 35380 VexRiscv._zz_199_[11]
.sym 35381 VexRiscv._zz_199_[4]
.sym 35382 basesoc_timer0_reload_storage[17]
.sym 35389 $abc$40840$n4807_1
.sym 35391 $abc$40840$n6773_1
.sym 35393 $abc$40840$n6774_1
.sym 35394 $abc$40840$n4361_1
.sym 35395 basesoc_dat_w[6]
.sym 35398 $abc$40840$n4873_1
.sym 35399 VexRiscv.decode_to_execute_RS2[16]
.sym 35400 VexRiscv.execute_LightShifterPlugin_isActive
.sym 35404 $abc$40840$n4905_1
.sym 35405 $abc$40840$n4775_1
.sym 35410 $abc$40840$n3932
.sym 35411 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 35413 VexRiscv._zz_151_[27]
.sym 35415 $abc$40840$n2256
.sym 35416 VexRiscv._zz_151_[25]
.sym 35417 VexRiscv._zz_197_
.sym 35418 $abc$40840$n4840_1
.sym 35419 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 35421 $abc$40840$n4361_1
.sym 35422 $abc$40840$n4807_1
.sym 35423 $abc$40840$n3932
.sym 35424 $abc$40840$n4775_1
.sym 35427 VexRiscv.execute_LightShifterPlugin_isActive
.sym 35429 VexRiscv._zz_151_[25]
.sym 35430 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 35434 $abc$40840$n4807_1
.sym 35435 $abc$40840$n4361_1
.sym 35436 $abc$40840$n4840_1
.sym 35440 VexRiscv._zz_197_
.sym 35442 VexRiscv.decode_to_execute_RS2[16]
.sym 35446 basesoc_dat_w[6]
.sym 35451 $abc$40840$n4873_1
.sym 35452 $abc$40840$n4361_1
.sym 35454 $abc$40840$n4905_1
.sym 35457 VexRiscv._zz_151_[27]
.sym 35458 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 35460 VexRiscv.execute_LightShifterPlugin_isActive
.sym 35463 $abc$40840$n6774_1
.sym 35464 $abc$40840$n3932
.sym 35465 $abc$40840$n6773_1
.sym 35467 $abc$40840$n2256
.sym 35468 clk12_$glb_clk
.sym 35469 sys_rst_$glb_sr
.sym 35470 VexRiscv._zz_291_[29]
.sym 35471 VexRiscv._zz_151_[16]
.sym 35472 basesoc_ctrl_storage[19]
.sym 35473 VexRiscv._zz_291_[18]
.sym 35474 $abc$40840$n4077
.sym 35475 VexRiscv._zz_291_[26]
.sym 35476 VexRiscv._zz_151_[17]
.sym 35477 VexRiscv._zz_291_[17]
.sym 35478 basesoc_ctrl_storage[22]
.sym 35480 csrbankarray_csrbank0_leds_out0_w[2]
.sym 35482 $abc$40840$n4806
.sym 35483 VexRiscv._zz_49_[1]
.sym 35484 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 35485 VexRiscv._zz_199_[2]
.sym 35486 $abc$40840$n4345
.sym 35487 VexRiscv._zz_292_
.sym 35488 VexRiscv._zz_199_[26]
.sym 35489 VexRiscv._zz_151_[8]
.sym 35490 $abc$40840$n5702
.sym 35492 basesoc_adr[2]
.sym 35493 VexRiscv._zz_328_
.sym 35494 VexRiscv._zz_42_[1]
.sym 35495 $abc$40840$n4201
.sym 35496 VexRiscv._zz_41_[16]
.sym 35497 VexRiscv._zz_291_[27]
.sym 35498 VexRiscv._zz_41_[29]
.sym 35499 $abc$40840$n3711
.sym 35500 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 35501 VexRiscv._zz_151_[14]
.sym 35502 $abc$40840$n3935
.sym 35503 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 35504 $abc$40840$n4347
.sym 35505 VexRiscv.decode_to_execute_RS2[31]
.sym 35511 $abc$40840$n233
.sym 35512 VexRiscv._zz_311_
.sym 35519 $abc$40840$n4201
.sym 35522 $abc$40840$n4836
.sym 35523 VexRiscv._zz_151_[22]
.sym 35526 $abc$40840$n4459_1
.sym 35527 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 35529 $abc$40840$n4408_1
.sym 35530 $abc$40840$n4095
.sym 35532 $abc$40840$n4345
.sym 35533 VexRiscv._zz_151_[15]
.sym 35534 $abc$40840$n4198
.sym 35535 $abc$40840$n4191
.sym 35536 VexRiscv._zz_151_[21]
.sym 35537 VexRiscv._zz_151_[26]
.sym 35538 $abc$40840$n4193
.sym 35539 $abc$40840$n4932
.sym 35540 $abc$40840$n4190
.sym 35541 VexRiscv._zz_292_
.sym 35542 $abc$40840$n4197
.sym 35545 $abc$40840$n4932
.sym 35546 $abc$40840$n233
.sym 35550 VexRiscv._zz_292_
.sym 35552 $abc$40840$n4095
.sym 35556 $abc$40840$n4190
.sym 35557 $abc$40840$n4201
.sym 35558 $abc$40840$n4197
.sym 35559 VexRiscv._zz_151_[22]
.sym 35562 $abc$40840$n4191
.sym 35563 $abc$40840$n4459_1
.sym 35564 VexRiscv._zz_151_[26]
.sym 35568 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 35569 VexRiscv._zz_311_
.sym 35574 $abc$40840$n4191
.sym 35575 VexRiscv._zz_151_[21]
.sym 35576 VexRiscv._zz_151_[26]
.sym 35577 $abc$40840$n4193
.sym 35580 $abc$40840$n4836
.sym 35581 $abc$40840$n4345
.sym 35582 $abc$40840$n4408_1
.sym 35583 $abc$40840$n4191
.sym 35586 $abc$40840$n4198
.sym 35587 VexRiscv._zz_151_[15]
.sym 35591 clk12_$glb_clk
.sym 35592 VexRiscv.reset_$glb_sr
.sym 35593 $abc$40840$n4191
.sym 35594 $abc$40840$n4148
.sym 35595 $abc$40840$n4168
.sym 35596 VexRiscv._zz_291_[13]
.sym 35597 $abc$40840$n6056_1
.sym 35598 $abc$40840$n4166
.sym 35599 $abc$40840$n4138
.sym 35600 $abc$40840$n4146
.sym 35601 basesoc_vexriscv_ibus_adr[20]
.sym 35602 VexRiscv._zz_170_[0]
.sym 35603 VexRiscv._zz_170_[0]
.sym 35604 basesoc_vexriscv_ibus_adr[20]
.sym 35605 $abc$40840$n233
.sym 35606 VexRiscv._zz_151_[17]
.sym 35607 VexRiscv._zz_49_[0]
.sym 35608 $abc$40840$n4641
.sym 35609 VexRiscv._zz_291_[28]
.sym 35610 $abc$40840$n4877_1
.sym 35611 VexRiscv._zz_44_[1]
.sym 35612 $abc$40840$n5005
.sym 35613 VexRiscv._zz_44_[0]
.sym 35614 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 35615 $abc$40840$n5730
.sym 35616 VexRiscv.decode_to_execute_RS2[25]
.sym 35617 VexRiscv._zz_41_[17]
.sym 35618 $abc$40840$n4110
.sym 35619 VexRiscv._zz_170_[1]
.sym 35620 VexRiscv._zz_47_[0]
.sym 35621 VexRiscv._zz_151_[4]
.sym 35622 VexRiscv._zz_41_[13]
.sym 35623 VexRiscv._zz_47_[0]
.sym 35624 $abc$40840$n4193
.sym 35625 $abc$40840$n3932
.sym 35626 VexRiscv._zz_41_[22]
.sym 35627 VexRiscv._zz_129_[5]
.sym 35628 VexRiscv._zz_151_[27]
.sym 35634 VexRiscv._zz_151_[23]
.sym 35635 VexRiscv._zz_151_[29]
.sym 35636 $abc$40840$n4158
.sym 35637 $abc$40840$n4159
.sym 35638 VexRiscv._zz_151_[27]
.sym 35639 $abc$40840$n3834
.sym 35640 VexRiscv._zz_42_[0]
.sym 35644 basesoc_ctrl_bus_errors[3]
.sym 35646 VexRiscv._zz_152_
.sym 35647 $abc$40840$n3725
.sym 35648 $abc$40840$n4165
.sym 35650 $abc$40840$n4154
.sym 35651 $abc$40840$n6060_1
.sym 35652 $abc$40840$n4168
.sym 35654 VexRiscv._zz_42_[1]
.sym 35655 $abc$40840$n6056_1
.sym 35656 VexRiscv._zz_41_[16]
.sym 35657 VexRiscv._zz_151_[18]
.sym 35659 $abc$40840$n3711
.sym 35660 VexRiscv.decode_to_execute_RS2[16]
.sym 35661 VexRiscv._zz_292_
.sym 35662 $abc$40840$n3935
.sym 35663 $abc$40840$n4166
.sym 35664 $abc$40840$n4161
.sym 35665 $abc$40840$n96
.sym 35667 VexRiscv._zz_42_[0]
.sym 35668 VexRiscv._zz_152_
.sym 35669 VexRiscv._zz_42_[1]
.sym 35670 VexRiscv.decode_to_execute_RS2[16]
.sym 35673 $abc$40840$n3834
.sym 35674 $abc$40840$n3725
.sym 35675 basesoc_ctrl_bus_errors[3]
.sym 35676 $abc$40840$n96
.sym 35679 VexRiscv._zz_151_[23]
.sym 35680 $abc$40840$n4161
.sym 35681 VexRiscv._zz_151_[27]
.sym 35682 $abc$40840$n4159
.sym 35685 $abc$40840$n3935
.sym 35686 $abc$40840$n4154
.sym 35688 VexRiscv._zz_41_[16]
.sym 35691 $abc$40840$n4158
.sym 35694 $abc$40840$n4165
.sym 35697 $abc$40840$n6060_1
.sym 35698 $abc$40840$n3711
.sym 35699 $abc$40840$n6056_1
.sym 35703 $abc$40840$n4168
.sym 35704 VexRiscv._zz_151_[29]
.sym 35705 $abc$40840$n4166
.sym 35706 VexRiscv._zz_151_[18]
.sym 35711 $abc$40840$n4161
.sym 35712 VexRiscv._zz_292_
.sym 35714 clk12_$glb_clk
.sym 35715 sys_rst_$glb_sr
.sym 35716 $abc$40840$n4201
.sym 35717 $abc$40840$n4127
.sym 35718 $abc$40840$n4129
.sym 35719 $abc$40840$n4854_1
.sym 35720 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 35721 $abc$40840$n4126
.sym 35722 $abc$40840$n4161
.sym 35723 $abc$40840$n4103
.sym 35725 $abc$40840$n6059_1
.sym 35728 VexRiscv._zz_321_[1]
.sym 35729 VexRiscv._zz_286_[10]
.sym 35730 $abc$40840$n3932
.sym 35731 $abc$40840$n233
.sym 35732 $abc$40840$n4953_1
.sym 35733 $abc$40840$n4159
.sym 35734 VexRiscv._zz_151_[27]
.sym 35735 VexRiscv._zz_199_[2]
.sym 35736 $abc$40840$n4153
.sym 35737 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 35738 VexRiscv.decode_to_execute_RS2[18]
.sym 35739 $abc$40840$n4168
.sym 35740 VexRiscv._zz_151_[30]
.sym 35741 $abc$40840$n4379_1
.sym 35742 $abc$40840$n2441
.sym 35743 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 35744 VexRiscv._zz_199_[17]
.sym 35745 $abc$40840$n5045
.sym 35746 VexRiscv._zz_44_[1]
.sym 35747 $abc$40840$n4939
.sym 35748 VexRiscv._zz_44_[0]
.sym 35749 VexRiscv._zz_151_[4]
.sym 35750 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 35751 $abc$40840$n96
.sym 35757 VexRiscv._zz_151_[10]
.sym 35758 $abc$40840$n4117
.sym 35759 $abc$40840$n4615_1
.sym 35760 VexRiscv._zz_151_[25]
.sym 35761 $abc$40840$n4125
.sym 35762 VexRiscv._zz_151_[13]
.sym 35763 $abc$40840$n4140
.sym 35764 $abc$40840$n4136
.sym 35765 $abc$40840$n4379_1
.sym 35770 $abc$40840$n4114
.sym 35771 $abc$40840$n4138
.sym 35772 $abc$40840$n4989_1
.sym 35773 $abc$40840$n4115
.sym 35775 $abc$40840$n4129
.sym 35776 $abc$40840$n4113
.sym 35777 VexRiscv._zz_170_[2]
.sym 35778 $abc$40840$n4126
.sym 35779 $abc$40840$n4123
.sym 35781 VexRiscv._zz_36_[13]
.sym 35782 VexRiscv._zz_151_[8]
.sym 35783 $abc$40840$n4939
.sym 35785 $abc$40840$n4143
.sym 35786 $abc$40840$n4087
.sym 35787 $abc$40840$n4121
.sym 35790 $abc$40840$n4087
.sym 35791 $abc$40840$n4113
.sym 35792 VexRiscv._zz_170_[2]
.sym 35793 $abc$40840$n4143
.sym 35796 $abc$40840$n4939
.sym 35798 VexRiscv._zz_36_[13]
.sym 35799 $abc$40840$n4989_1
.sym 35803 VexRiscv._zz_36_[13]
.sym 35804 $abc$40840$n4615_1
.sym 35805 $abc$40840$n4379_1
.sym 35809 $abc$40840$n4114
.sym 35810 $abc$40840$n4136
.sym 35811 $abc$40840$n4129
.sym 35815 $abc$40840$n4126
.sym 35817 VexRiscv._zz_151_[13]
.sym 35820 $abc$40840$n4117
.sym 35821 $abc$40840$n4125
.sym 35822 $abc$40840$n4121
.sym 35823 $abc$40840$n4115
.sym 35826 $abc$40840$n4123
.sym 35828 VexRiscv._zz_151_[8]
.sym 35832 VexRiscv._zz_151_[25]
.sym 35833 VexRiscv._zz_151_[10]
.sym 35834 $abc$40840$n4138
.sym 35835 $abc$40840$n4140
.sym 35836 $abc$40840$n2592_$glb_ce
.sym 35837 clk12_$glb_clk
.sym 35839 $abc$40840$n4110
.sym 35840 $abc$40840$n6732_1
.sym 35841 VexRiscv._zz_199_[21]
.sym 35842 $abc$40840$n4193
.sym 35843 $abc$40840$n6733
.sym 35844 VexRiscv.decode_to_execute_RS2[27]
.sym 35845 $abc$40840$n4123
.sym 35846 VexRiscv.decode_to_execute_RS2[21]
.sym 35848 $abc$40840$n2653
.sym 35849 $abc$40840$n2653
.sym 35850 VexRiscv._zz_199_[16]
.sym 35851 VexRiscv.CsrPlugin_mepc[5]
.sym 35853 $abc$40840$n2256
.sym 35854 $abc$40840$n4378
.sym 35855 $abc$40840$n4175
.sym 35856 VexRiscv._zz_42_[0]
.sym 35857 VexRiscv.CsrPlugin_hadException
.sym 35858 VexRiscv._zz_151_[21]
.sym 35859 VexRiscv._zz_194_[8]
.sym 35860 $abc$40840$n4989_1
.sym 35861 VexRiscv._zz_152_
.sym 35862 $abc$40840$n4117
.sym 35863 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 35864 $abc$40840$n4361_1
.sym 35865 $abc$40840$n4361_1
.sym 35866 user_btn1
.sym 35867 $abc$40840$n4445_1
.sym 35868 VexRiscv._zz_199_[10]
.sym 35869 VexRiscv._zz_199_[5]
.sym 35870 VexRiscv._zz_151_[15]
.sym 35871 $abc$40840$n2484
.sym 35872 VexRiscv._zz_199_[11]
.sym 35873 VexRiscv._zz_199_[4]
.sym 35874 basesoc_timer0_reload_storage[17]
.sym 35881 VexRiscv._zz_199_[13]
.sym 35884 VexRiscv._zz_285_[4]
.sym 35885 VexRiscv._zz_151_[13]
.sym 35886 VexRiscv._zz_151_[15]
.sym 35887 VexRiscv._zz_36_[27]
.sym 35888 VexRiscv._zz_49_[1]
.sym 35890 $abc$40840$n4198
.sym 35891 $abc$40840$n4854_1
.sym 35892 $abc$40840$n3932
.sym 35893 $abc$40840$n4445_1
.sym 35894 VexRiscv._zz_288_[13]
.sym 35895 VexRiscv._zz_44_[1]
.sym 35896 VexRiscv._zz_170_[1]
.sym 35897 VexRiscv._zz_199_[4]
.sym 35898 $abc$40840$n4953_1
.sym 35899 VexRiscv._zz_36_[4]
.sym 35901 $abc$40840$n4379_1
.sym 35902 $abc$40840$n4851_1
.sym 35904 $abc$40840$n4856_1
.sym 35905 $abc$40840$n5045
.sym 35907 $abc$40840$n4939
.sym 35908 VexRiscv._zz_44_[0]
.sym 35909 VexRiscv._zz_49_[0]
.sym 35911 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 35913 $abc$40840$n4445_1
.sym 35914 $abc$40840$n4379_1
.sym 35916 VexRiscv._zz_36_[4]
.sym 35919 VexRiscv._zz_36_[4]
.sym 35920 $abc$40840$n4939
.sym 35922 $abc$40840$n4953_1
.sym 35925 VexRiscv._zz_285_[4]
.sym 35926 VexRiscv._zz_199_[4]
.sym 35927 VexRiscv._zz_44_[1]
.sym 35928 VexRiscv._zz_44_[0]
.sym 35931 $abc$40840$n3932
.sym 35932 $abc$40840$n4851_1
.sym 35933 $abc$40840$n4856_1
.sym 35934 $abc$40840$n4854_1
.sym 35938 VexRiscv._zz_288_[13]
.sym 35939 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 35940 VexRiscv._zz_151_[13]
.sym 35943 VexRiscv._zz_44_[0]
.sym 35944 VexRiscv._zz_44_[1]
.sym 35945 VexRiscv._zz_199_[13]
.sym 35946 VexRiscv._zz_170_[1]
.sym 35949 VexRiscv._zz_49_[0]
.sym 35950 $abc$40840$n4198
.sym 35951 VexRiscv._zz_151_[15]
.sym 35952 VexRiscv._zz_49_[1]
.sym 35955 VexRiscv._zz_36_[27]
.sym 35956 $abc$40840$n4939
.sym 35958 $abc$40840$n5045
.sym 35959 $abc$40840$n2592_$glb_ce
.sym 35960 clk12_$glb_clk
.sym 35962 $abc$40840$n4790
.sym 35963 VexRiscv._zz_286_[5]
.sym 35964 VexRiscv.execute_BranchPlugin_branch_src1[5]
.sym 35965 VexRiscv._zz_286_[8]
.sym 35966 VexRiscv._zz_41_[11]
.sym 35967 $abc$40840$n4791_1
.sym 35968 $abc$40840$n6748_1
.sym 35969 VexRiscv._zz_151_[14]
.sym 35971 basesoc_vexriscv_dbus_adr[23]
.sym 35972 basesoc_vexriscv_ibus_adr[21]
.sym 35974 VexRiscv._zz_49_[1]
.sym 35975 $abc$40840$n4747_1
.sym 35976 $abc$40840$n4198
.sym 35977 $abc$40840$n5021_1
.sym 35978 $abc$40840$n4844_1
.sym 35979 $abc$40840$n4715_1
.sym 35980 VexRiscv.decode_to_execute_RS2[8]
.sym 35981 VexRiscv.CsrPlugin_mtval[19]
.sym 35982 VexRiscv.decode_to_execute_RS2[31]
.sym 35984 array_muxed1[12]
.sym 35985 VexRiscv._zz_49_[1]
.sym 35986 VexRiscv._zz_199_[21]
.sym 35987 VexRiscv._zz_285_[3]
.sym 35988 VexRiscv._zz_41_[8]
.sym 35989 VexRiscv.decode_to_execute_RS2[31]
.sym 35990 $abc$40840$n4212
.sym 35991 VexRiscv.execute_BranchPlugin_branch_src1[11]
.sym 35992 VexRiscv._zz_41_[16]
.sym 35993 VexRiscv._zz_151_[14]
.sym 35994 VexRiscv._zz_41_[29]
.sym 35995 VexRiscv._zz_41_[21]
.sym 35996 $abc$40840$n233
.sym 35997 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 36003 VexRiscv._zz_49_[0]
.sym 36005 $abc$40840$n4759_1
.sym 36006 $abc$40840$n4193
.sym 36007 VexRiscv._zz_44_[1]
.sym 36008 $abc$40840$n4858_1
.sym 36010 VexRiscv._zz_199_[27]
.sym 36011 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 36014 $abc$40840$n233
.sym 36015 VexRiscv._zz_49_[1]
.sym 36017 $abc$40840$n4758_1
.sym 36018 $abc$40840$n3926
.sym 36019 VexRiscv._zz_199_[30]
.sym 36020 VexRiscv._zz_44_[0]
.sym 36021 VexRiscv._zz_151_[21]
.sym 36022 $abc$40840$n4850_1
.sym 36024 $abc$40840$n4361_1
.sym 36025 $abc$40840$n4760_1
.sym 36026 VexRiscv._zz_36_[27]
.sym 36027 VexRiscv._zz_286_[10]
.sym 36028 VexRiscv._zz_286_[7]
.sym 36029 VexRiscv.execute_LightShifterPlugin_isActive
.sym 36031 $abc$40840$n3932
.sym 36032 VexRiscv._zz_151_[22]
.sym 36033 $abc$40840$n6748_1
.sym 36034 $abc$40840$n4727_1
.sym 36036 VexRiscv._zz_44_[1]
.sym 36037 VexRiscv._zz_286_[10]
.sym 36038 VexRiscv._zz_199_[30]
.sym 36039 VexRiscv._zz_44_[0]
.sym 36042 $abc$40840$n4193
.sym 36043 VexRiscv._zz_49_[0]
.sym 36044 VexRiscv._zz_49_[1]
.sym 36045 VexRiscv._zz_151_[21]
.sym 36048 VexRiscv._zz_151_[22]
.sym 36049 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 36051 VexRiscv.execute_LightShifterPlugin_isActive
.sym 36054 VexRiscv._zz_199_[27]
.sym 36055 VexRiscv._zz_286_[7]
.sym 36056 VexRiscv._zz_44_[0]
.sym 36057 VexRiscv._zz_44_[1]
.sym 36060 $abc$40840$n4760_1
.sym 36061 $abc$40840$n6748_1
.sym 36062 $abc$40840$n3926
.sym 36063 $abc$40840$n4758_1
.sym 36068 VexRiscv._zz_36_[27]
.sym 36072 $abc$40840$n4759_1
.sym 36073 $abc$40840$n4361_1
.sym 36074 $abc$40840$n4727_1
.sym 36075 $abc$40840$n3932
.sym 36078 $abc$40840$n4850_1
.sym 36079 $abc$40840$n3926
.sym 36080 $abc$40840$n4858_1
.sym 36082 $abc$40840$n233
.sym 36083 clk12_$glb_clk
.sym 36085 $abc$40840$n4820
.sym 36086 $abc$40840$n4821_1
.sym 36087 VexRiscv.execute_BranchPlugin_branch_src1[23]
.sym 36088 VexRiscv.execute_BranchPlugin_branch_src1[29]
.sym 36089 VexRiscv._zz_41_[9]
.sym 36090 VexRiscv.execute_BranchPlugin_branch_src1[21]
.sym 36091 VexRiscv._zz_41_[27]
.sym 36092 VexRiscv._zz_41_[8]
.sym 36093 VexRiscv._zz_170_[2]
.sym 36096 VexRiscv._zz_170_[2]
.sym 36097 VexRiscv._zz_41_[5]
.sym 36098 $abc$40840$n4345
.sym 36099 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 36100 $abc$40840$n233
.sym 36101 VexRiscv._zz_47_[0]
.sym 36102 VexRiscv._zz_286_[4]
.sym 36103 VexRiscv._zz_41_[6]
.sym 36104 $abc$40840$n4939
.sym 36105 VexRiscv._zz_151_[27]
.sym 36106 VexRiscv._zz_129_[3]
.sym 36107 $abc$40840$n231
.sym 36108 basesoc_vexriscv_ibus_adr[3]
.sym 36109 $abc$40840$n2484
.sym 36111 VexRiscv._zz_41_[17]
.sym 36112 VexRiscv._zz_151_[27]
.sym 36113 VexRiscv._zz_286_[10]
.sym 36114 VexRiscv._zz_41_[13]
.sym 36115 VexRiscv.execute_LightShifterPlugin_isActive
.sym 36116 VexRiscv._zz_200_[16]
.sym 36117 $abc$40840$n3932
.sym 36118 $abc$40840$n233
.sym 36119 VexRiscv._zz_47_[0]
.sym 36120 VexRiscv._zz_41_[17]
.sym 36129 $abc$40840$n4857_1
.sym 36130 VexRiscv._zz_41_[11]
.sym 36132 VexRiscv._zz_199_[27]
.sym 36133 $abc$40840$n4212
.sym 36135 sys_rst
.sym 36136 user_btn1
.sym 36137 $abc$40840$n233
.sym 36138 VexRiscv._zz_41_[13]
.sym 36141 $abc$40840$n4212
.sym 36142 VexRiscv._zz_199_[11]
.sym 36143 $abc$40840$n4821_1
.sym 36144 $abc$40840$n4361_1
.sym 36149 VexRiscv._zz_199_[13]
.sym 36150 eventmanager_status_w[1]
.sym 36151 VexRiscv._zz_41_[30]
.sym 36156 VexRiscv._zz_41_[27]
.sym 36159 VexRiscv._zz_41_[11]
.sym 36160 $abc$40840$n4212
.sym 36161 VexRiscv._zz_199_[11]
.sym 36168 VexRiscv._zz_41_[30]
.sym 36171 $abc$40840$n4361_1
.sym 36172 $abc$40840$n4857_1
.sym 36174 $abc$40840$n4821_1
.sym 36178 VexRiscv._zz_41_[11]
.sym 36183 sys_rst
.sym 36184 eventmanager_status_w[1]
.sym 36186 user_btn1
.sym 36189 VexRiscv._zz_41_[13]
.sym 36191 VexRiscv._zz_199_[13]
.sym 36192 $abc$40840$n4212
.sym 36195 VexRiscv._zz_199_[27]
.sym 36196 VexRiscv._zz_41_[27]
.sym 36197 $abc$40840$n4212
.sym 36203 VexRiscv._zz_41_[27]
.sym 36205 $abc$40840$n233
.sym 36206 clk12_$glb_clk
.sym 36208 waittimer1_count[2]
.sym 36209 waittimer1_count[3]
.sym 36210 $abc$40840$n3869
.sym 36211 $abc$40840$n3871_1
.sym 36212 $abc$40840$n3872_1
.sym 36213 VexRiscv.execute_BranchPlugin_branch_src1[17]
.sym 36214 waittimer1_count[5]
.sym 36215 waittimer1_count[4]
.sym 36216 VexRiscv._zz_151_[25]
.sym 36217 VexRiscv._zz_287_[4]
.sym 36220 VexRiscv._zz_170_[1]
.sym 36221 sys_rst
.sym 36222 count[0]
.sym 36223 $abc$40840$n233
.sym 36224 VexRiscv._zz_151_[23]
.sym 36225 VexRiscv._zz_41_[8]
.sym 36226 $abc$40840$n4361_1
.sym 36227 VexRiscv._zz_192_
.sym 36228 VexRiscv._zz_151_[19]
.sym 36229 $abc$40840$n3932
.sym 36230 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[5]
.sym 36231 VexRiscv._zz_190_
.sym 36232 VexRiscv._zz_199_[17]
.sym 36234 $abc$40840$n2441
.sym 36235 VexRiscv._zz_286_[5]
.sym 36236 basesoc_timer0_reload_storage[23]
.sym 36237 VexRiscv._zz_151_[4]
.sym 36239 $PACKER_GND_NET
.sym 36240 VexRiscv.execute_BranchPlugin_branch_src1[7]
.sym 36241 VexRiscv.execute_BranchPlugin_branch_src1[27]
.sym 36242 VexRiscv._zz_41_[8]
.sym 36243 VexRiscv.execute_BranchPlugin_branch_src1[5]
.sym 36250 $PACKER_VCC_NET
.sym 36252 waittimer1_count[7]
.sym 36253 waittimer1_count[6]
.sym 36257 waittimer1_count[1]
.sym 36258 $PACKER_VCC_NET
.sym 36261 waittimer1_count[0]
.sym 36265 waittimer1_count[2]
.sym 36272 waittimer1_count[4]
.sym 36274 waittimer1_count[3]
.sym 36279 waittimer1_count[5]
.sym 36281 $nextpnr_ICESTORM_LC_8$O
.sym 36283 waittimer1_count[0]
.sym 36287 $auto$alumacc.cc:474:replace_alu$4036.C[2]
.sym 36289 $PACKER_VCC_NET
.sym 36290 waittimer1_count[1]
.sym 36293 $auto$alumacc.cc:474:replace_alu$4036.C[3]
.sym 36295 $PACKER_VCC_NET
.sym 36296 waittimer1_count[2]
.sym 36297 $auto$alumacc.cc:474:replace_alu$4036.C[2]
.sym 36299 $auto$alumacc.cc:474:replace_alu$4036.C[4]
.sym 36301 waittimer1_count[3]
.sym 36302 $PACKER_VCC_NET
.sym 36303 $auto$alumacc.cc:474:replace_alu$4036.C[3]
.sym 36305 $auto$alumacc.cc:474:replace_alu$4036.C[5]
.sym 36307 waittimer1_count[4]
.sym 36308 $PACKER_VCC_NET
.sym 36309 $auto$alumacc.cc:474:replace_alu$4036.C[4]
.sym 36311 $auto$alumacc.cc:474:replace_alu$4036.C[6]
.sym 36313 $PACKER_VCC_NET
.sym 36314 waittimer1_count[5]
.sym 36315 $auto$alumacc.cc:474:replace_alu$4036.C[5]
.sym 36317 $auto$alumacc.cc:474:replace_alu$4036.C[7]
.sym 36319 $PACKER_VCC_NET
.sym 36320 waittimer1_count[6]
.sym 36321 $auto$alumacc.cc:474:replace_alu$4036.C[6]
.sym 36323 $auto$alumacc.cc:474:replace_alu$4036.C[8]
.sym 36325 $PACKER_VCC_NET
.sym 36326 waittimer1_count[7]
.sym 36327 $auto$alumacc.cc:474:replace_alu$4036.C[7]
.sym 36331 $abc$40840$n170
.sym 36332 $abc$40840$n172
.sym 36333 VexRiscv.execute_BranchPlugin_branch_src1[26]
.sym 36334 VexRiscv.execute_BranchPlugin_branch_src1[10]
.sym 36335 $abc$40840$n166
.sym 36336 waittimer1_count[10]
.sym 36337 $abc$40840$n168
.sym 36338 $abc$40840$n164
.sym 36343 waittimer1_count[1]
.sym 36344 $PACKER_VCC_NET
.sym 36345 VexRiscv.CsrPlugin_hadException
.sym 36346 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[16]
.sym 36347 VexRiscv._zz_47_[1]
.sym 36349 basesoc_vexriscv_ibus_adr[6]
.sym 36350 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 36351 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 36352 $abc$40840$n2656
.sym 36353 $abc$40840$n4905_1
.sym 36354 $abc$40840$n4672
.sym 36355 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 36356 $abc$40840$n4361_1
.sym 36357 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 36358 basesoc_timer0_reload_storage[17]
.sym 36359 $abc$40840$n2484
.sym 36360 VexRiscv._zz_199_[10]
.sym 36361 $abc$40840$n2484
.sym 36363 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 36364 waittimer1_count[8]
.sym 36365 waittimer1_count[13]
.sym 36366 $abc$40840$n2484
.sym 36367 $auto$alumacc.cc:474:replace_alu$4036.C[8]
.sym 36372 waittimer1_count[13]
.sym 36375 waittimer1_count[8]
.sym 36376 waittimer1_count[14]
.sym 36381 waittimer1_count[12]
.sym 36382 waittimer1_count[9]
.sym 36384 waittimer1_count[11]
.sym 36386 waittimer1_count[15]
.sym 36393 waittimer1_count[10]
.sym 36394 $PACKER_VCC_NET
.sym 36401 $PACKER_VCC_NET
.sym 36402 $PACKER_VCC_NET
.sym 36404 $auto$alumacc.cc:474:replace_alu$4036.C[9]
.sym 36406 waittimer1_count[8]
.sym 36407 $PACKER_VCC_NET
.sym 36408 $auto$alumacc.cc:474:replace_alu$4036.C[8]
.sym 36410 $auto$alumacc.cc:474:replace_alu$4036.C[10]
.sym 36412 $PACKER_VCC_NET
.sym 36413 waittimer1_count[9]
.sym 36414 $auto$alumacc.cc:474:replace_alu$4036.C[9]
.sym 36416 $auto$alumacc.cc:474:replace_alu$4036.C[11]
.sym 36418 waittimer1_count[10]
.sym 36419 $PACKER_VCC_NET
.sym 36420 $auto$alumacc.cc:474:replace_alu$4036.C[10]
.sym 36422 $auto$alumacc.cc:474:replace_alu$4036.C[12]
.sym 36424 $PACKER_VCC_NET
.sym 36425 waittimer1_count[11]
.sym 36426 $auto$alumacc.cc:474:replace_alu$4036.C[11]
.sym 36428 $auto$alumacc.cc:474:replace_alu$4036.C[13]
.sym 36430 $PACKER_VCC_NET
.sym 36431 waittimer1_count[12]
.sym 36432 $auto$alumacc.cc:474:replace_alu$4036.C[12]
.sym 36434 $auto$alumacc.cc:474:replace_alu$4036.C[14]
.sym 36436 waittimer1_count[13]
.sym 36437 $PACKER_VCC_NET
.sym 36438 $auto$alumacc.cc:474:replace_alu$4036.C[13]
.sym 36440 $auto$alumacc.cc:474:replace_alu$4036.C[15]
.sym 36442 $PACKER_VCC_NET
.sym 36443 waittimer1_count[14]
.sym 36444 $auto$alumacc.cc:474:replace_alu$4036.C[14]
.sym 36446 $auto$alumacc.cc:474:replace_alu$4036.C[16]
.sym 36448 $PACKER_VCC_NET
.sym 36449 waittimer1_count[15]
.sym 36450 $auto$alumacc.cc:474:replace_alu$4036.C[15]
.sym 36455 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 36456 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 36457 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 36458 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 36459 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 36460 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 36461 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 36462 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 36466 VexRiscv._zz_286_[0]
.sym 36467 VexRiscv._zz_41_[4]
.sym 36468 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 36469 VexRiscv._zz_47_[0]
.sym 36470 $abc$40840$n6784
.sym 36471 $abc$40840$n5067_1
.sym 36473 VexRiscv._zz_199_[26]
.sym 36474 $abc$40840$n4212
.sym 36475 VexRiscv._zz_41_[20]
.sym 36476 waittimer1_count[0]
.sym 36478 VexRiscv._zz_151_[16]
.sym 36479 VexRiscv.execute_BranchPlugin_branch_src1[11]
.sym 36480 VexRiscv.execute_BranchPlugin_branch_src1[10]
.sym 36481 $abc$40840$n233
.sym 36482 VexRiscv._zz_285_[3]
.sym 36483 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 36485 $abc$40840$n6792
.sym 36486 $abc$40840$n4212
.sym 36488 VexRiscv.decode_to_execute_RS2[31]
.sym 36489 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 36490 $auto$alumacc.cc:474:replace_alu$4036.C[16]
.sym 36496 $abc$40840$n172
.sym 36500 $abc$40840$n5226_1
.sym 36504 VexRiscv._zz_199_[8]
.sym 36505 VexRiscv._zz_286_[5]
.sym 36506 $abc$40840$n2441
.sym 36509 basesoc_dat_w[7]
.sym 36511 basesoc_dat_w[1]
.sym 36512 $abc$40840$n4212
.sym 36514 VexRiscv._zz_41_[8]
.sym 36518 VexRiscv._zz_286_[7]
.sym 36520 waittimer1_count[16]
.sym 36522 $PACKER_VCC_NET
.sym 36526 basesoc_dat_w[3]
.sym 36528 waittimer1_count[16]
.sym 36530 $PACKER_VCC_NET
.sym 36531 $auto$alumacc.cc:474:replace_alu$4036.C[16]
.sym 36536 $abc$40840$n172
.sym 36541 basesoc_dat_w[7]
.sym 36546 $abc$40840$n4212
.sym 36548 VexRiscv._zz_41_[8]
.sym 36549 VexRiscv._zz_199_[8]
.sym 36553 VexRiscv._zz_286_[5]
.sym 36555 $abc$40840$n5226_1
.sym 36561 basesoc_dat_w[3]
.sym 36565 $abc$40840$n5226_1
.sym 36567 VexRiscv._zz_286_[7]
.sym 36573 basesoc_dat_w[1]
.sym 36574 $abc$40840$n2441
.sym 36575 clk12_$glb_clk
.sym 36576 sys_rst_$glb_sr
.sym 36577 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 36578 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 36579 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 36580 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 36581 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 36582 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 36583 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 36584 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 36585 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 36586 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 36588 VexRiscv._zz_199_[30]
.sym 36589 $abc$40840$n5226_1
.sym 36590 VexRiscv.execute_BranchPlugin_branch_src1[1]
.sym 36591 VexRiscv._zz_41_[6]
.sym 36593 VexRiscv._zz_321_[8]
.sym 36595 VexRiscv._zz_321_[19]
.sym 36596 $abc$40840$n231
.sym 36597 $abc$40840$n233
.sym 36598 VexRiscv.CsrPlugin_mepc[15]
.sym 36599 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 36600 VexRiscv._zz_321_[7]
.sym 36602 VexRiscv._zz_286_[10]
.sym 36603 $abc$40840$n5226_1
.sym 36608 VexRiscv.execute_BranchPlugin_branch_src1[12]
.sym 36609 VexRiscv._zz_200_[16]
.sym 36610 VexRiscv._zz_41_[0]
.sym 36611 $abc$40840$n233
.sym 36619 VexRiscv._zz_152_
.sym 36622 $abc$40840$n4212
.sym 36623 $abc$40840$n5226_1
.sym 36624 $abc$40840$n5243
.sym 36626 VexRiscv._zz_286_[10]
.sym 36628 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 36634 VexRiscv._zz_286_[0]
.sym 36636 VexRiscv._zz_32_[1]
.sym 36637 VexRiscv._zz_199_[16]
.sym 36638 VexRiscv._zz_41_[16]
.sym 36641 VexRiscv._zz_170_[2]
.sym 36643 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 36646 $abc$40840$n4212
.sym 36653 VexRiscv._zz_286_[0]
.sym 36654 $abc$40840$n4212
.sym 36658 VexRiscv._zz_41_[16]
.sym 36659 VexRiscv._zz_199_[16]
.sym 36660 $abc$40840$n4212
.sym 36664 $abc$40840$n5226_1
.sym 36666 VexRiscv._zz_286_[10]
.sym 36670 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 36675 $abc$40840$n4212
.sym 36676 VexRiscv._zz_152_
.sym 36677 $abc$40840$n5243
.sym 36678 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 36681 $abc$40840$n4212
.sym 36683 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 36688 VexRiscv._zz_152_
.sym 36689 VexRiscv._zz_32_[1]
.sym 36690 VexRiscv._zz_170_[2]
.sym 36694 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 36697 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 36698 clk12_$glb_clk
.sym 36700 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 36701 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 36702 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 36703 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 36704 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 36705 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 36706 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 36707 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 36708 basesoc_vexriscv_ibus_adr[16]
.sym 36709 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 36712 VexRiscv.execute_BranchPlugin_branch_src1[13]
.sym 36713 basesoc_vexriscv_ibus_adr[20]
.sym 36714 $abc$40840$n5226_1
.sym 36715 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 36716 $abc$40840$n5070_1
.sym 36717 $abc$40840$n4889_1
.sym 36718 VexRiscv._zz_321_[1]
.sym 36719 VexRiscv._zz_170_[1]
.sym 36720 VexRiscv.execute_BranchPlugin_branch_src1[9]
.sym 36721 VexRiscv._zz_41_[14]
.sym 36725 VexRiscv.CsrPlugin_mepc[3]
.sym 36726 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 36727 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 36730 VexRiscv._zz_151_[4]
.sym 36731 $PACKER_GND_NET
.sym 36733 VexRiscv.execute_BranchPlugin_branch_src1[27]
.sym 36735 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 36741 VexRiscv._zz_285_[4]
.sym 36742 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[28]
.sym 36743 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 36744 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 36745 $abc$40840$n5251
.sym 36746 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[9]
.sym 36748 VexRiscv._zz_32_[1]
.sym 36750 $abc$40840$n4212
.sym 36752 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[22]
.sym 36753 VexRiscv._zz_152_
.sym 36757 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[23]
.sym 36763 $abc$40840$n5226_1
.sym 36766 $abc$40840$n5253_1
.sym 36776 $abc$40840$n5226_1
.sym 36777 VexRiscv._zz_152_
.sym 36780 VexRiscv._zz_152_
.sym 36781 VexRiscv._zz_285_[4]
.sym 36782 VexRiscv._zz_32_[1]
.sym 36788 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[22]
.sym 36792 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[28]
.sym 36798 $abc$40840$n4212
.sym 36799 VexRiscv._zz_152_
.sym 36800 $abc$40840$n5251
.sym 36801 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 36807 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[23]
.sym 36810 $abc$40840$n5253_1
.sym 36811 VexRiscv._zz_152_
.sym 36812 $abc$40840$n4212
.sym 36813 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 36816 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[9]
.sym 36820 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 36821 clk12_$glb_clk
.sym 36823 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 36824 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 36825 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 36826 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 36827 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 36828 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 36829 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 36830 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 36831 VexRiscv._zz_135_[3]
.sym 36832 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[28]
.sym 36835 VexRiscv.CsrPlugin_mepc[13]
.sym 36837 $PACKER_VCC_NET
.sym 36838 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 36840 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 36842 $abc$40840$n5415_1
.sym 36843 VexRiscv._zz_188_
.sym 36844 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 36845 VexRiscv._zz_236_[1]
.sym 36846 $abc$40840$n4212
.sym 36847 VexRiscv.CsrPlugin_mepc[10]
.sym 36848 waittimer1_count[8]
.sym 36849 waittimer1_count[13]
.sym 36850 $abc$40840$n4464
.sym 36852 $abc$40840$n4351
.sym 36853 VexRiscv.execute_BranchPlugin_branch_src2[17]
.sym 36854 basesoc_vexriscv_ibus_adr[21]
.sym 36855 $abc$40840$n4464
.sym 36864 $abc$40840$n4212
.sym 36866 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 36867 $abc$40840$n4576_1
.sym 36868 VexRiscv.CsrPlugin_mepc[16]
.sym 36871 $abc$40840$n5369_1
.sym 36872 VexRiscv._zz_151_[10]
.sym 36873 VexRiscv.CsrPlugin_mtval[10]
.sym 36875 VexRiscv._zz_335_
.sym 36876 VexRiscv._zz_41_[30]
.sym 36877 $abc$40840$n5343_1
.sym 36878 $abc$40840$n4577_1
.sym 36879 basesoc_timer0_eventmanager_storage
.sym 36880 $abc$40840$n4466_1
.sym 36881 $abc$40840$n5363_1
.sym 36882 VexRiscv._zz_170_[0]
.sym 36883 VexRiscv._zz_199_[30]
.sym 36884 VexRiscv.lastStagePc[16]
.sym 36886 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 36887 $abc$40840$n5337_1
.sym 36891 VexRiscv._zz_170_[1]
.sym 36892 basesoc_timer0_eventmanager_pending_w
.sym 36894 $abc$40840$n2653
.sym 36897 basesoc_timer0_eventmanager_storage
.sym 36900 basesoc_timer0_eventmanager_pending_w
.sym 36903 VexRiscv._zz_199_[30]
.sym 36904 $abc$40840$n4212
.sym 36905 VexRiscv._zz_41_[30]
.sym 36909 VexRiscv._zz_170_[0]
.sym 36910 VexRiscv._zz_151_[10]
.sym 36911 VexRiscv._zz_170_[1]
.sym 36912 $abc$40840$n4576_1
.sym 36916 $abc$40840$n4466_1
.sym 36917 $abc$40840$n4577_1
.sym 36918 VexRiscv.CsrPlugin_mtval[10]
.sym 36922 $abc$40840$n5337_1
.sym 36923 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 36924 $abc$40840$n5369_1
.sym 36927 $abc$40840$n5337_1
.sym 36929 $abc$40840$n5363_1
.sym 36930 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 36933 $abc$40840$n5343_1
.sym 36934 $abc$40840$n5337_1
.sym 36935 VexRiscv._zz_335_
.sym 36940 VexRiscv.lastStagePc[16]
.sym 36941 $abc$40840$n2653
.sym 36942 VexRiscv.CsrPlugin_mepc[16]
.sym 36944 clk12_$glb_clk
.sym 36946 VexRiscv.execute_BranchPlugin_branch_src2[13]
.sym 36947 VexRiscv.execute_BranchPlugin_branch_src2[17]
.sym 36948 VexRiscv.lastStagePc[3]
.sym 36949 $abc$40840$n5249
.sym 36950 $abc$40840$n5241_1
.sym 36951 VexRiscv.lastStagePc[29]
.sym 36952 VexRiscv.execute_BranchPlugin_branch_src2[12]
.sym 36953 $abc$40840$n5239
.sym 36954 VexRiscv.CsrPlugin_mepc[16]
.sym 36955 csrbankarray_csrbank0_leds_out0_w[2]
.sym 36958 $abc$40840$n4212
.sym 36959 VexRiscv.execute_BranchPlugin_branch_src1[25]
.sym 36960 $abc$40840$n5491
.sym 36961 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]
.sym 36962 $abc$40840$n2642
.sym 36963 VexRiscv._zz_335_
.sym 36964 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 36965 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 36967 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 36968 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 36969 $abc$40840$n5490_1
.sym 36971 VexRiscv.lastStagePc[1]
.sym 36972 $abc$40840$n2572
.sym 36973 $abc$40840$n2301
.sym 36978 $abc$40840$n6792
.sym 36987 VexRiscv.externalInterruptArray_regNext[1]
.sym 36989 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 36991 VexRiscv.CsrPlugin_mepc[1]
.sym 36993 VexRiscv.CsrPlugin_mepc[3]
.sym 36995 VexRiscv.lastStagePc[1]
.sym 36997 VexRiscv._zz_200_[1]
.sym 36998 $abc$40840$n2572
.sym 37004 $abc$40840$n3920
.sym 37005 VexRiscv.lastStagePc[3]
.sym 37007 VexRiscv.CsrPlugin_mepc[10]
.sym 37008 $abc$40840$n2653
.sym 37010 $abc$40840$n4464
.sym 37012 VexRiscv._zz_200_[10]
.sym 37013 VexRiscv.lastStagePc[6]
.sym 37016 VexRiscv.CsrPlugin_mepc[6]
.sym 37027 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 37034 VexRiscv.externalInterruptArray_regNext[1]
.sym 37035 VexRiscv._zz_200_[1]
.sym 37038 $abc$40840$n2653
.sym 37039 VexRiscv.CsrPlugin_mepc[1]
.sym 37040 VexRiscv.lastStagePc[1]
.sym 37044 VexRiscv.CsrPlugin_mepc[6]
.sym 37045 VexRiscv.lastStagePc[6]
.sym 37047 $abc$40840$n2653
.sym 37051 VexRiscv.CsrPlugin_mepc[3]
.sym 37052 $abc$40840$n2653
.sym 37053 VexRiscv.lastStagePc[3]
.sym 37056 VexRiscv._zz_200_[10]
.sym 37057 $abc$40840$n3920
.sym 37058 VexRiscv.CsrPlugin_mepc[10]
.sym 37059 $abc$40840$n4464
.sym 37066 $abc$40840$n2572
.sym 37067 clk12_$glb_clk
.sym 37068 VexRiscv.reset_$glb_sr
.sym 37069 VexRiscv.DBusSimplePlugin_redoBranch_payload[31]
.sym 37070 VexRiscv.DBusSimplePlugin_redoBranch_payload[6]
.sym 37072 VexRiscv.execute_to_memory_INSTRUCTION[28]
.sym 37073 VexRiscv.DBusSimplePlugin_redoBranch_payload[3]
.sym 37074 $abc$40840$n4462_1
.sym 37075 VexRiscv.DBusSimplePlugin_redoBranch_payload[23]
.sym 37076 VexRiscv.DBusSimplePlugin_redoBranch_payload[0]
.sym 37078 VexRiscv._zz_170_[0]
.sym 37081 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[23]
.sym 37082 VexRiscv._zz_41_[16]
.sym 37083 VexRiscv._zz_200_[1]
.sym 37084 VexRiscv._zz_188_
.sym 37085 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 37086 VexRiscv.CsrPlugin_mepc[1]
.sym 37087 $abc$40840$n3665_1
.sym 37088 VexRiscv.CsrPlugin_mepc[24]
.sym 37089 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]
.sym 37090 $abc$40840$n2656
.sym 37091 VexRiscv.CsrPlugin_mip_MSIP
.sym 37092 VexRiscv._zz_151_[27]
.sym 37099 VexRiscv.lastStagePc[6]
.sym 37100 $abc$40840$n8284
.sym 37102 VexRiscv._zz_41_[0]
.sym 37111 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]
.sym 37121 VexRiscv.CsrPlugin_hadException
.sym 37131 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]
.sym 37136 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]
.sym 37137 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]
.sym 37139 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]
.sym 37144 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]
.sym 37151 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]
.sym 37161 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]
.sym 37179 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]
.sym 37186 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]
.sym 37189 VexRiscv.CsrPlugin_hadException
.sym 37190 clk12_$glb_clk
.sym 37192 VexRiscv.lastStagePc[1]
.sym 37193 VexRiscv.lastStagePc[6]
.sym 37196 VexRiscv.lastStagePc[23]
.sym 37199 VexRiscv.lastStagePc[31]
.sym 37205 VexRiscv.CsrPlugin_mepc[4]
.sym 37206 clk12
.sym 37207 VexRiscv.execute_to_memory_INSTRUCTION[28]
.sym 37209 VexRiscv.DBusSimplePlugin_redoBranch_payload[0]
.sym 37210 $abc$40840$n6782
.sym 37211 $abc$40840$n5322_1
.sym 37212 VexRiscv.CsrPlugin_mtval[0]
.sym 37213 sys_rst
.sym 37215 VexRiscv._zz_334_
.sym 37219 $PACKER_GND_NET
.sym 37235 $abc$40840$n2642
.sym 37243 $PACKER_GND_NET
.sym 37286 $PACKER_GND_NET
.sym 37312 $abc$40840$n2642
.sym 37313 clk12_$glb_clk
.sym 37320 $abc$40840$n2653
.sym 37323 VexRiscv.DBusSimplePlugin_redoBranch_payload[1]
.sym 37324 basesoc_timer0_eventmanager_pending_w
.sym 37327 $PACKER_VCC_NET
.sym 37328 $abc$40840$n2298
.sym 37331 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]
.sym 37332 $PACKER_VCC_NET
.sym 37415 $abc$40840$n122
.sym 37416 $abc$40840$n13
.sym 37422 $abc$40840$n124
.sym 37431 VexRiscv._zz_316_[11]
.sym 37434 VexRiscv._zz_316_[5]
.sym 37435 array_muxed0[12]
.sym 37437 VexRiscv._zz_316_[6]
.sym 37467 $abc$40840$n3760_1
.sym 37470 array_muxed0[11]
.sym 37475 array_muxed0[12]
.sym 37476 basesoc_adr[12]
.sym 37477 basesoc_adr[11]
.sym 37492 basesoc_adr[11]
.sym 37493 basesoc_adr[12]
.sym 37502 basesoc_adr[11]
.sym 37503 basesoc_adr[12]
.sym 37505 $abc$40840$n3760_1
.sym 37509 array_muxed0[12]
.sym 37516 array_muxed0[11]
.sym 37526 basesoc_adr[11]
.sym 37529 basesoc_adr[12]
.sym 37537 clk12_$glb_clk
.sym 37538 sys_rst_$glb_sr
.sym 37543 csrbankarray_sel_r
.sym 37544 basesoc_adr[10]
.sym 37545 $abc$40840$n3758
.sym 37546 $abc$40840$n3813
.sym 37547 $abc$40840$n2490
.sym 37548 eventsourceprocess2_old_trigger
.sym 37549 basesoc_adr[13]
.sym 37550 basesoc_adr[9]
.sym 37553 $abc$40840$n3711
.sym 37555 $abc$40840$n6520
.sym 37556 $abc$40840$n6514
.sym 37558 $abc$40840$n6174_1
.sym 37559 $abc$40840$n3855
.sym 37560 basesoc_dat_w[4]
.sym 37561 $abc$40840$n6494
.sym 37562 slave_sel_r[2]
.sym 37563 $abc$40840$n2281
.sym 37565 $abc$40840$n5880_1
.sym 37573 VexRiscv._zz_311_
.sym 37576 $abc$40840$n7
.sym 37589 array_muxed0[11]
.sym 37591 VexRiscv._zz_193_[4]
.sym 37594 $abc$40840$n5
.sym 37595 $abc$40840$n3711
.sym 37596 array_muxed0[13]
.sym 37597 $abc$40840$n3820
.sym 37599 VexRiscv._zz_316_[0]
.sym 37603 basesoc_dat_w[1]
.sym 37604 $abc$40840$n128
.sym 37606 $abc$40840$n3892_1
.sym 37607 grant
.sym 37608 $abc$40840$n124
.sym 37609 VexRiscv._zz_193_[6]
.sym 37622 $abc$40840$n3760_1
.sym 37626 $abc$40840$n3712_1
.sym 37628 $abc$40840$n3759
.sym 37629 $abc$40840$n13
.sym 37632 $abc$40840$n7
.sym 37637 basesoc_adr[10]
.sym 37638 $abc$40840$n2283
.sym 37645 basesoc_adr[10]
.sym 37648 $abc$40840$n3
.sym 37650 basesoc_adr[13]
.sym 37651 basesoc_adr[9]
.sym 37653 $abc$40840$n3712_1
.sym 37655 $abc$40840$n3760_1
.sym 37659 $abc$40840$n3759
.sym 37660 basesoc_adr[9]
.sym 37661 basesoc_adr[13]
.sym 37662 basesoc_adr[10]
.sym 37665 basesoc_adr[9]
.sym 37666 basesoc_adr[10]
.sym 37668 basesoc_adr[13]
.sym 37671 basesoc_adr[10]
.sym 37672 basesoc_adr[9]
.sym 37673 basesoc_adr[13]
.sym 37674 $abc$40840$n3712_1
.sym 37680 $abc$40840$n7
.sym 37683 $abc$40840$n3
.sym 37689 basesoc_adr[9]
.sym 37690 basesoc_adr[13]
.sym 37691 $abc$40840$n3712_1
.sym 37692 basesoc_adr[10]
.sym 37696 $abc$40840$n13
.sym 37699 $abc$40840$n2283
.sym 37700 clk12_$glb_clk
.sym 37702 csrbankarray_csrbank3_bitbang_en0_w
.sym 37703 $abc$40840$n5939
.sym 37704 $abc$40840$n5986
.sym 37705 $abc$40840$n5988
.sym 37706 array_muxed0[2]
.sym 37707 $abc$40840$n2283
.sym 37708 $abc$40840$n2510
.sym 37709 array_muxed0[1]
.sym 37710 $abc$40840$n130
.sym 37711 array_muxed0[12]
.sym 37714 $abc$40840$n3892_1
.sym 37715 $abc$40840$n2497
.sym 37716 $abc$40840$n132
.sym 37718 basesoc_timer0_value[2]
.sym 37719 $abc$40840$n6502
.sym 37720 basesoc_dat_w[4]
.sym 37721 $abc$40840$n6498
.sym 37722 $abc$40840$n3711
.sym 37723 spiflash_bus_dat_r[26]
.sym 37724 $abc$40840$n130
.sym 37725 $abc$40840$n3758
.sym 37726 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 37729 basesoc_timer0_value[24]
.sym 37730 $abc$40840$n2490
.sym 37731 VexRiscv._zz_321_[0]
.sym 37732 VexRiscv._zz_321_[0]
.sym 37733 VexRiscv._zz_193_[1]
.sym 37734 $abc$40840$n3
.sym 37735 $abc$40840$n3855
.sym 37736 VexRiscv._zz_314_[11]
.sym 37737 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 37744 basesoc_dat_w[2]
.sym 37745 csrbankarray_csrbank0_leds_out0_w[2]
.sym 37746 $abc$40840$n6096_1
.sym 37747 VexRiscv._zz_321_[0]
.sym 37750 VexRiscv._zz_321_[0]
.sym 37752 eventmanager_pending_w[2]
.sym 37753 VexRiscv._zz_193_[11]
.sym 37755 csrbankarray_csrbank0_buttons_ev_enable0_w[1]
.sym 37756 $abc$40840$n3731
.sym 37757 VexRiscv._zz_193_[4]
.sym 37761 csrbankarray_csrbank0_leds_out0_w[1]
.sym 37762 basesoc_adr[0]
.sym 37768 basesoc_dat_w[1]
.sym 37769 csrbankarray_csrbank0_buttons_ev_enable0_w[2]
.sym 37770 $abc$40840$n2502
.sym 37772 basesoc_adr[1]
.sym 37774 VexRiscv._zz_193_[6]
.sym 37776 $abc$40840$n3731
.sym 37778 eventmanager_pending_w[2]
.sym 37779 $abc$40840$n6096_1
.sym 37782 VexRiscv._zz_321_[0]
.sym 37784 VexRiscv._zz_193_[11]
.sym 37789 basesoc_dat_w[2]
.sym 37794 csrbankarray_csrbank0_buttons_ev_enable0_w[2]
.sym 37795 csrbankarray_csrbank0_leds_out0_w[2]
.sym 37796 basesoc_adr[0]
.sym 37797 basesoc_adr[1]
.sym 37802 basesoc_dat_w[1]
.sym 37807 VexRiscv._zz_193_[6]
.sym 37809 VexRiscv._zz_321_[0]
.sym 37813 VexRiscv._zz_321_[0]
.sym 37815 VexRiscv._zz_193_[4]
.sym 37818 basesoc_adr[0]
.sym 37819 csrbankarray_csrbank0_leds_out0_w[1]
.sym 37820 csrbankarray_csrbank0_buttons_ev_enable0_w[1]
.sym 37821 basesoc_adr[1]
.sym 37822 $abc$40840$n2502
.sym 37823 clk12_$glb_clk
.sym 37824 sys_rst_$glb_sr
.sym 37825 VexRiscv._zz_314_[3]
.sym 37826 VexRiscv._zz_314_[0]
.sym 37827 VexRiscv._zz_314_[1]
.sym 37828 VexRiscv._zz_314_[2]
.sym 37829 basesoc_timer0_value_status[24]
.sym 37830 VexRiscv._zz_314_[7]
.sym 37831 VexRiscv._zz_313_[0]
.sym 37832 VexRiscv._zz_314_[5]
.sym 37833 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 37837 $abc$40840$n6095
.sym 37838 $abc$40840$n6100_1
.sym 37839 $abc$40840$n3812
.sym 37840 basesoc_timer0_value_status[28]
.sym 37841 basesoc_adr[4]
.sym 37842 basesoc_we
.sym 37843 csrbankarray_interface0_bank_bus_dat_r[2]
.sym 37844 csrbankarray_csrbank3_bitbang_en0_w
.sym 37845 basesoc_adr[3]
.sym 37846 array_muxed0[5]
.sym 37847 basesoc_adr[2]
.sym 37848 array_muxed0[6]
.sym 37850 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 37852 $abc$40840$n233
.sym 37853 array_muxed0[2]
.sym 37855 $abc$40840$n2283
.sym 37856 VexRiscv._zz_311_
.sym 37857 $abc$40840$n2629
.sym 37859 array_muxed0[1]
.sym 37868 $abc$40840$n2629
.sym 37871 VexRiscv._zz_314_[6]
.sym 37872 VexRiscv._zz_314_[4]
.sym 37874 VexRiscv._zz_316_[7]
.sym 37875 VexRiscv._zz_316_[0]
.sym 37881 VexRiscv._zz_316_[6]
.sym 37882 VexRiscv._zz_314_[3]
.sym 37883 VexRiscv._zz_314_[0]
.sym 37884 VexRiscv._zz_316_[1]
.sym 37885 VexRiscv._zz_316_[2]
.sym 37887 VexRiscv._zz_316_[4]
.sym 37892 VexRiscv._zz_314_[1]
.sym 37893 VexRiscv._zz_314_[2]
.sym 37894 VexRiscv._zz_316_[3]
.sym 37895 VexRiscv._zz_314_[7]
.sym 37896 VexRiscv._zz_316_[5]
.sym 37897 VexRiscv._zz_314_[5]
.sym 37898 $auto$alumacc.cc:474:replace_alu$4048.C[1]
.sym 37900 VexRiscv._zz_314_[0]
.sym 37901 VexRiscv._zz_316_[0]
.sym 37904 $auto$alumacc.cc:474:replace_alu$4048.C[2]
.sym 37906 VexRiscv._zz_316_[1]
.sym 37907 VexRiscv._zz_314_[1]
.sym 37908 $auto$alumacc.cc:474:replace_alu$4048.C[1]
.sym 37910 $auto$alumacc.cc:474:replace_alu$4048.C[3]
.sym 37912 VexRiscv._zz_316_[2]
.sym 37913 VexRiscv._zz_314_[2]
.sym 37914 $auto$alumacc.cc:474:replace_alu$4048.C[2]
.sym 37916 $auto$alumacc.cc:474:replace_alu$4048.C[4]
.sym 37918 VexRiscv._zz_314_[3]
.sym 37919 VexRiscv._zz_316_[3]
.sym 37920 $auto$alumacc.cc:474:replace_alu$4048.C[3]
.sym 37922 $auto$alumacc.cc:474:replace_alu$4048.C[5]
.sym 37924 VexRiscv._zz_316_[4]
.sym 37925 VexRiscv._zz_314_[4]
.sym 37926 $auto$alumacc.cc:474:replace_alu$4048.C[4]
.sym 37928 $auto$alumacc.cc:474:replace_alu$4048.C[6]
.sym 37930 VexRiscv._zz_314_[5]
.sym 37931 VexRiscv._zz_316_[5]
.sym 37932 $auto$alumacc.cc:474:replace_alu$4048.C[5]
.sym 37934 $auto$alumacc.cc:474:replace_alu$4048.C[7]
.sym 37936 VexRiscv._zz_314_[6]
.sym 37937 VexRiscv._zz_316_[6]
.sym 37938 $auto$alumacc.cc:474:replace_alu$4048.C[6]
.sym 37940 $auto$alumacc.cc:474:replace_alu$4048.C[8]
.sym 37942 VexRiscv._zz_314_[7]
.sym 37943 VexRiscv._zz_316_[7]
.sym 37944 $auto$alumacc.cc:474:replace_alu$4048.C[7]
.sym 37945 $abc$40840$n2629
.sym 37946 clk12_$glb_clk
.sym 37947 $abc$40840$n233_$glb_sr
.sym 37950 $abc$40840$n7000
.sym 37951 $abc$40840$n7003
.sym 37952 $abc$40840$n7006
.sym 37953 basesoc_timer0_value_status[27]
.sym 37954 VexRiscv._zz_314_[9]
.sym 37955 VexRiscv._zz_314_[15]
.sym 37956 $abc$40840$n6443
.sym 37959 $abc$40840$n3731
.sym 37960 basesoc_timer0_load_storage[14]
.sym 37961 $abc$40840$n3734
.sym 37962 $abc$40840$n3725
.sym 37963 basesoc_timer0_value[22]
.sym 37964 $abc$40840$n2429
.sym 37965 basesoc_adr[4]
.sym 37966 $abc$40840$n3820
.sym 37967 basesoc_timer0_value[12]
.sym 37968 VexRiscv._zz_316_[2]
.sym 37969 basesoc_adr[2]
.sym 37970 $abc$40840$n132
.sym 37971 $abc$40840$n5880_1
.sym 37972 $abc$40840$n3711
.sym 37974 $abc$40840$n2447
.sym 37978 $abc$40840$n2447
.sym 37979 $abc$40840$n3711
.sym 37980 VexRiscv._zz_314_[22]
.sym 37981 array_muxed1[13]
.sym 37982 VexRiscv._zz_314_[19]
.sym 37983 VexRiscv._zz_193_[4]
.sym 37984 $auto$alumacc.cc:474:replace_alu$4048.C[8]
.sym 37989 VexRiscv._zz_314_[14]
.sym 37990 VexRiscv._zz_316_[8]
.sym 37991 VexRiscv._zz_316_[9]
.sym 37993 VexRiscv._zz_314_[8]
.sym 37996 VexRiscv._zz_316_[14]
.sym 37997 VexRiscv._zz_316_[15]
.sym 37999 VexRiscv._zz_314_[10]
.sym 38001 VexRiscv._zz_314_[12]
.sym 38002 VexRiscv._zz_316_[12]
.sym 38007 $abc$40840$n2629
.sym 38008 VexRiscv._zz_314_[11]
.sym 38009 VexRiscv._zz_316_[11]
.sym 38011 VexRiscv._zz_316_[13]
.sym 38015 VexRiscv._zz_314_[13]
.sym 38016 VexRiscv._zz_316_[10]
.sym 38019 VexRiscv._zz_314_[9]
.sym 38020 VexRiscv._zz_314_[15]
.sym 38021 $auto$alumacc.cc:474:replace_alu$4048.C[9]
.sym 38023 VexRiscv._zz_316_[8]
.sym 38024 VexRiscv._zz_314_[8]
.sym 38025 $auto$alumacc.cc:474:replace_alu$4048.C[8]
.sym 38027 $auto$alumacc.cc:474:replace_alu$4048.C[10]
.sym 38029 VexRiscv._zz_316_[9]
.sym 38030 VexRiscv._zz_314_[9]
.sym 38031 $auto$alumacc.cc:474:replace_alu$4048.C[9]
.sym 38033 $auto$alumacc.cc:474:replace_alu$4048.C[11]
.sym 38035 VexRiscv._zz_314_[10]
.sym 38036 VexRiscv._zz_316_[10]
.sym 38037 $auto$alumacc.cc:474:replace_alu$4048.C[10]
.sym 38039 $auto$alumacc.cc:474:replace_alu$4048.C[12]
.sym 38041 VexRiscv._zz_316_[11]
.sym 38042 VexRiscv._zz_314_[11]
.sym 38043 $auto$alumacc.cc:474:replace_alu$4048.C[11]
.sym 38045 $auto$alumacc.cc:474:replace_alu$4048.C[13]
.sym 38047 VexRiscv._zz_314_[12]
.sym 38048 VexRiscv._zz_316_[12]
.sym 38049 $auto$alumacc.cc:474:replace_alu$4048.C[12]
.sym 38051 $auto$alumacc.cc:474:replace_alu$4048.C[14]
.sym 38053 VexRiscv._zz_316_[13]
.sym 38054 VexRiscv._zz_314_[13]
.sym 38055 $auto$alumacc.cc:474:replace_alu$4048.C[13]
.sym 38057 $auto$alumacc.cc:474:replace_alu$4048.C[15]
.sym 38059 VexRiscv._zz_316_[14]
.sym 38060 VexRiscv._zz_314_[14]
.sym 38061 $auto$alumacc.cc:474:replace_alu$4048.C[14]
.sym 38063 $auto$alumacc.cc:474:replace_alu$4048.C[16]
.sym 38065 VexRiscv._zz_314_[15]
.sym 38066 VexRiscv._zz_316_[15]
.sym 38067 $auto$alumacc.cc:474:replace_alu$4048.C[15]
.sym 38068 $abc$40840$n2629
.sym 38069 clk12_$glb_clk
.sym 38070 $abc$40840$n233_$glb_sr
.sym 38071 VexRiscv._zz_314_[21]
.sym 38072 basesoc_uart_rx_fifo_level0[4]
.sym 38073 $abc$40840$n2629
.sym 38074 basesoc_uart_rx_fifo_level0[2]
.sym 38075 $abc$40840$n6997
.sym 38076 basesoc_uart_rx_fifo_level0[0]
.sym 38077 $abc$40840$n2412
.sym 38078 basesoc_uart_rx_fifo_level0[3]
.sym 38079 $abc$40840$n3896_1
.sym 38083 basesoc_dat_w[6]
.sym 38084 csrbankarray_interface5_bank_bus_dat_r[3]
.sym 38085 basesoc_timer0_value[20]
.sym 38086 basesoc_adr[2]
.sym 38087 VexRiscv._zz_316_[8]
.sym 38088 $abc$40840$n2633
.sym 38089 VexRiscv._zz_316_[9]
.sym 38090 $abc$40840$n3831
.sym 38091 VexRiscv._zz_193_[11]
.sym 38092 basesoc_timer0_eventmanager_status_w
.sym 38093 basesoc_timer0_value[4]
.sym 38094 $abc$40840$n3820
.sym 38095 basesoc_uart_rx_fifo_level0[1]
.sym 38096 basesoc_dat_w[3]
.sym 38097 VexRiscv._zz_193_[21]
.sym 38098 VexRiscv._zz_316_[10]
.sym 38099 VexRiscv._zz_193_[7]
.sym 38100 VexRiscv._zz_316_[23]
.sym 38101 VexRiscv._zz_193_[6]
.sym 38102 VexRiscv._zz_316_[0]
.sym 38103 $abc$40840$n3892_1
.sym 38107 $auto$alumacc.cc:474:replace_alu$4048.C[16]
.sym 38113 VexRiscv._zz_316_[16]
.sym 38114 VexRiscv._zz_314_[23]
.sym 38116 VexRiscv._zz_314_[17]
.sym 38118 VexRiscv._zz_316_[21]
.sym 38120 VexRiscv._zz_316_[23]
.sym 38126 VexRiscv._zz_314_[18]
.sym 38127 VexRiscv._zz_314_[16]
.sym 38129 VexRiscv._zz_314_[20]
.sym 38130 $abc$40840$n2629
.sym 38132 VexRiscv._zz_316_[19]
.sym 38136 VexRiscv._zz_314_[21]
.sym 38138 VexRiscv._zz_316_[17]
.sym 38139 VexRiscv._zz_316_[18]
.sym 38140 VexRiscv._zz_314_[22]
.sym 38141 VexRiscv._zz_316_[20]
.sym 38142 VexRiscv._zz_314_[19]
.sym 38143 VexRiscv._zz_316_[22]
.sym 38144 $auto$alumacc.cc:474:replace_alu$4048.C[17]
.sym 38146 VexRiscv._zz_316_[16]
.sym 38147 VexRiscv._zz_314_[16]
.sym 38148 $auto$alumacc.cc:474:replace_alu$4048.C[16]
.sym 38150 $auto$alumacc.cc:474:replace_alu$4048.C[18]
.sym 38152 VexRiscv._zz_314_[17]
.sym 38153 VexRiscv._zz_316_[17]
.sym 38154 $auto$alumacc.cc:474:replace_alu$4048.C[17]
.sym 38156 $auto$alumacc.cc:474:replace_alu$4048.C[19]
.sym 38158 VexRiscv._zz_314_[18]
.sym 38159 VexRiscv._zz_316_[18]
.sym 38160 $auto$alumacc.cc:474:replace_alu$4048.C[18]
.sym 38162 $auto$alumacc.cc:474:replace_alu$4048.C[20]
.sym 38164 VexRiscv._zz_316_[19]
.sym 38165 VexRiscv._zz_314_[19]
.sym 38166 $auto$alumacc.cc:474:replace_alu$4048.C[19]
.sym 38168 $auto$alumacc.cc:474:replace_alu$4048.C[21]
.sym 38170 VexRiscv._zz_314_[20]
.sym 38171 VexRiscv._zz_316_[20]
.sym 38172 $auto$alumacc.cc:474:replace_alu$4048.C[20]
.sym 38174 $auto$alumacc.cc:474:replace_alu$4048.C[22]
.sym 38176 VexRiscv._zz_316_[21]
.sym 38177 VexRiscv._zz_314_[21]
.sym 38178 $auto$alumacc.cc:474:replace_alu$4048.C[21]
.sym 38180 $auto$alumacc.cc:474:replace_alu$4048.C[23]
.sym 38182 VexRiscv._zz_314_[22]
.sym 38183 VexRiscv._zz_316_[22]
.sym 38184 $auto$alumacc.cc:474:replace_alu$4048.C[22]
.sym 38186 $auto$alumacc.cc:474:replace_alu$4048.C[24]
.sym 38188 VexRiscv._zz_314_[23]
.sym 38189 VexRiscv._zz_316_[23]
.sym 38190 $auto$alumacc.cc:474:replace_alu$4048.C[23]
.sym 38191 $abc$40840$n2629
.sym 38192 clk12_$glb_clk
.sym 38193 $abc$40840$n233_$glb_sr
.sym 38194 VexRiscv._zz_193_[7]
.sym 38195 VexRiscv._zz_193_[6]
.sym 38196 VexRiscv._zz_193_[2]
.sym 38197 VexRiscv._zz_193_[3]
.sym 38198 VexRiscv._zz_193_[5]
.sym 38199 VexRiscv._zz_193_[4]
.sym 38200 $abc$40840$n3843
.sym 38201 VexRiscv._zz_193_[1]
.sym 38202 $abc$40840$n5977
.sym 38205 $abc$40840$n4308
.sym 38206 basesoc_adr[3]
.sym 38207 basesoc_timer0_value[12]
.sym 38208 basesoc_timer0_value[11]
.sym 38209 $abc$40840$n6902
.sym 38210 basesoc_adr[1]
.sym 38211 basesoc_dat_w[7]
.sym 38212 VexRiscv._zz_314_[17]
.sym 38213 array_muxed0[4]
.sym 38214 basesoc_timer0_value[8]
.sym 38215 basesoc_adr[0]
.sym 38216 basesoc_timer0_value[3]
.sym 38217 $abc$40840$n2629
.sym 38218 $abc$40840$n2629
.sym 38219 basesoc_timer0_value[25]
.sym 38220 $abc$40840$n2633
.sym 38221 sys_rst
.sym 38223 VexRiscv._zz_321_[0]
.sym 38224 basesoc_timer0_value[24]
.sym 38225 VexRiscv._zz_193_[1]
.sym 38226 basesoc_timer0_value[26]
.sym 38227 VexRiscv._zz_321_[0]
.sym 38228 $abc$40840$n3855
.sym 38229 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 38230 $auto$alumacc.cc:474:replace_alu$4048.C[24]
.sym 38235 VexRiscv._zz_316_[31]
.sym 38237 $abc$40840$n2629
.sym 38238 VexRiscv._zz_314_[31]
.sym 38240 VexRiscv._zz_316_[28]
.sym 38241 VexRiscv._zz_314_[28]
.sym 38242 VexRiscv._zz_314_[24]
.sym 38244 VexRiscv._zz_316_[24]
.sym 38245 VexRiscv._zz_316_[25]
.sym 38247 VexRiscv._zz_314_[26]
.sym 38248 VexRiscv._zz_314_[25]
.sym 38250 VexRiscv._zz_316_[30]
.sym 38254 VexRiscv._zz_314_[30]
.sym 38257 VexRiscv._zz_316_[29]
.sym 38259 VexRiscv._zz_314_[29]
.sym 38262 VexRiscv._zz_316_[26]
.sym 38263 VexRiscv._zz_316_[27]
.sym 38266 VexRiscv._zz_314_[27]
.sym 38267 $auto$alumacc.cc:474:replace_alu$4048.C[25]
.sym 38269 VexRiscv._zz_314_[24]
.sym 38270 VexRiscv._zz_316_[24]
.sym 38271 $auto$alumacc.cc:474:replace_alu$4048.C[24]
.sym 38273 $auto$alumacc.cc:474:replace_alu$4048.C[26]
.sym 38275 VexRiscv._zz_314_[25]
.sym 38276 VexRiscv._zz_316_[25]
.sym 38277 $auto$alumacc.cc:474:replace_alu$4048.C[25]
.sym 38279 $auto$alumacc.cc:474:replace_alu$4048.C[27]
.sym 38281 VexRiscv._zz_314_[26]
.sym 38282 VexRiscv._zz_316_[26]
.sym 38283 $auto$alumacc.cc:474:replace_alu$4048.C[26]
.sym 38285 $auto$alumacc.cc:474:replace_alu$4048.C[28]
.sym 38287 VexRiscv._zz_314_[27]
.sym 38288 VexRiscv._zz_316_[27]
.sym 38289 $auto$alumacc.cc:474:replace_alu$4048.C[27]
.sym 38291 $auto$alumacc.cc:474:replace_alu$4048.C[29]
.sym 38293 VexRiscv._zz_316_[28]
.sym 38294 VexRiscv._zz_314_[28]
.sym 38295 $auto$alumacc.cc:474:replace_alu$4048.C[28]
.sym 38297 $auto$alumacc.cc:474:replace_alu$4048.C[30]
.sym 38299 VexRiscv._zz_316_[29]
.sym 38300 VexRiscv._zz_314_[29]
.sym 38301 $auto$alumacc.cc:474:replace_alu$4048.C[29]
.sym 38303 $auto$alumacc.cc:474:replace_alu$4048.C[31]
.sym 38305 VexRiscv._zz_314_[30]
.sym 38306 VexRiscv._zz_316_[30]
.sym 38307 $auto$alumacc.cc:474:replace_alu$4048.C[30]
.sym 38309 $auto$alumacc.cc:474:replace_alu$4048.C[32]
.sym 38311 VexRiscv._zz_316_[31]
.sym 38312 VexRiscv._zz_314_[31]
.sym 38313 $auto$alumacc.cc:474:replace_alu$4048.C[31]
.sym 38314 $abc$40840$n2629
.sym 38315 clk12_$glb_clk
.sym 38316 $abc$40840$n233_$glb_sr
.sym 38318 $abc$40840$n5382
.sym 38319 $abc$40840$n5385
.sym 38320 $abc$40840$n5388
.sym 38321 $abc$40840$n5391
.sym 38322 $abc$40840$n5394
.sym 38323 $abc$40840$n5397
.sym 38324 $abc$40840$n5400
.sym 38326 $abc$40840$n2871
.sym 38329 basesoc_timer0_value[13]
.sym 38330 VexRiscv._zz_316_[1]
.sym 38331 VexRiscv._zz_314_[16]
.sym 38332 VexRiscv._zz_193_[3]
.sym 38333 basesoc_timer0_value[9]
.sym 38334 VexRiscv._zz_193_[1]
.sym 38335 VexRiscv._zz_194_[6]
.sym 38336 basesoc_we
.sym 38337 $abc$40840$n2447
.sym 38338 basesoc_timer0_value[19]
.sym 38339 array_muxed0[8]
.sym 38340 VexRiscv._zz_316_[22]
.sym 38341 $abc$40840$n5742
.sym 38342 VexRiscv._zz_316_[25]
.sym 38343 $abc$40840$n5776
.sym 38344 $abc$40840$n233
.sym 38345 VexRiscv._zz_314_[29]
.sym 38346 VexRiscv._zz_316_[27]
.sym 38347 $abc$40840$n2283
.sym 38348 $abc$40840$n3829
.sym 38349 VexRiscv._zz_316_[31]
.sym 38351 $abc$40840$n5754
.sym 38352 $abc$40840$n2629
.sym 38353 $auto$alumacc.cc:474:replace_alu$4048.C[32]
.sym 38362 VexRiscv._zz_193_[24]
.sym 38364 VexRiscv._zz_314_[32]
.sym 38365 VexRiscv._zz_194_[22]
.sym 38369 VexRiscv._zz_193_[28]
.sym 38370 VexRiscv._zz_316_[21]
.sym 38373 $abc$40840$n4245
.sym 38375 VexRiscv._zz_316_[32]
.sym 38376 $abc$40840$n2629
.sym 38377 VexRiscv._zz_193_[31]
.sym 38383 VexRiscv._zz_321_[0]
.sym 38387 VexRiscv._zz_193_[26]
.sym 38389 VexRiscv._zz_193_[25]
.sym 38390 $auto$alumacc.cc:474:replace_alu$4048.C[33]
.sym 38392 VexRiscv._zz_316_[32]
.sym 38393 VexRiscv._zz_314_[32]
.sym 38394 $auto$alumacc.cc:474:replace_alu$4048.C[32]
.sym 38398 VexRiscv._zz_314_[32]
.sym 38399 VexRiscv._zz_316_[32]
.sym 38400 $auto$alumacc.cc:474:replace_alu$4048.C[33]
.sym 38404 VexRiscv._zz_194_[22]
.sym 38405 $abc$40840$n4245
.sym 38406 VexRiscv._zz_316_[21]
.sym 38409 VexRiscv._zz_193_[31]
.sym 38410 VexRiscv._zz_321_[0]
.sym 38415 VexRiscv._zz_321_[0]
.sym 38417 VexRiscv._zz_193_[26]
.sym 38422 VexRiscv._zz_193_[25]
.sym 38424 VexRiscv._zz_321_[0]
.sym 38427 VexRiscv._zz_321_[0]
.sym 38429 VexRiscv._zz_193_[28]
.sym 38434 VexRiscv._zz_321_[0]
.sym 38436 VexRiscv._zz_193_[24]
.sym 38437 $abc$40840$n2629
.sym 38438 clk12_$glb_clk
.sym 38439 $abc$40840$n233_$glb_sr
.sym 38440 $abc$40840$n5403
.sym 38441 $abc$40840$n5406
.sym 38442 $abc$40840$n5409
.sym 38443 $abc$40840$n5412
.sym 38444 $abc$40840$n5415
.sym 38445 $abc$40840$n5418
.sym 38446 $abc$40840$n5421
.sym 38447 $abc$40840$n5424
.sym 38448 $abc$40840$n5744
.sym 38450 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 38451 $abc$40840$n5744
.sym 38452 basesoc_ctrl_storage[7]
.sym 38453 $abc$40840$n3733_1
.sym 38454 $abc$40840$n3733_1
.sym 38455 VexRiscv._zz_194_[19]
.sym 38459 array_muxed0[7]
.sym 38460 sys_rst
.sym 38461 basesoc_ctrl_storage[29]
.sym 38463 basesoc_adr[1]
.sym 38464 $abc$40840$n3711
.sym 38465 VexRiscv._zz_328_
.sym 38466 $abc$40840$n5752
.sym 38467 $abc$40840$n3711
.sym 38469 basesoc_adr[3]
.sym 38470 VexRiscv._zz_193_[30]
.sym 38471 VexRiscv._zz_198_
.sym 38472 VexRiscv._zz_328_
.sym 38474 basesoc_uart_phy_storage[28]
.sym 38475 $abc$40840$n5736
.sym 38481 VexRiscv._zz_79_[12]
.sym 38487 VexRiscv._zz_193_[20]
.sym 38488 VexRiscv._zz_193_[11]
.sym 38489 VexRiscv._zz_194_[6]
.sym 38492 VexRiscv._zz_194_[12]
.sym 38493 VexRiscv._zz_194_[7]
.sym 38495 VexRiscv._zz_198_
.sym 38497 VexRiscv._zz_321_[0]
.sym 38498 VexRiscv._zz_328_
.sym 38499 VexRiscv._zz_160_
.sym 38500 VexRiscv._zz_316_[5]
.sym 38501 VexRiscv._zz_199_[3]
.sym 38502 VexRiscv.memory_MulDivIterativePlugin_rs1[32]
.sym 38505 VexRiscv._zz_316_[11]
.sym 38506 $abc$40840$n4245
.sym 38510 VexRiscv._zz_316_[6]
.sym 38512 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 38514 VexRiscv._zz_194_[12]
.sym 38515 VexRiscv._zz_193_[11]
.sym 38516 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 38517 VexRiscv._zz_328_
.sym 38520 VexRiscv._zz_194_[6]
.sym 38522 VexRiscv._zz_316_[5]
.sym 38523 $abc$40840$n4245
.sym 38526 VexRiscv._zz_321_[0]
.sym 38528 VexRiscv._zz_193_[20]
.sym 38533 VexRiscv._zz_79_[12]
.sym 38538 $abc$40840$n4245
.sym 38540 VexRiscv._zz_316_[6]
.sym 38541 VexRiscv._zz_194_[7]
.sym 38544 VexRiscv._zz_198_
.sym 38547 VexRiscv._zz_199_[3]
.sym 38552 VexRiscv._zz_321_[0]
.sym 38553 VexRiscv.memory_MulDivIterativePlugin_rs1[32]
.sym 38556 VexRiscv._zz_316_[11]
.sym 38557 VexRiscv._zz_194_[12]
.sym 38559 $abc$40840$n4245
.sym 38560 VexRiscv._zz_160_
.sym 38561 clk12_$glb_clk
.sym 38563 $abc$40840$n5427
.sym 38564 $abc$40840$n5430
.sym 38565 $abc$40840$n5433
.sym 38566 $abc$40840$n5436
.sym 38567 $abc$40840$n5439
.sym 38568 $abc$40840$n5442
.sym 38569 $abc$40840$n5445
.sym 38570 $abc$40840$n5448
.sym 38571 VexRiscv._zz_79_[12]
.sym 38574 VexRiscv._zz_199_[21]
.sym 38576 $abc$40840$n5762
.sym 38577 basesoc_uart_tx_fifo_wrport_we
.sym 38578 $abc$40840$n5758
.sym 38579 VexRiscv._zz_193_[19]
.sym 38580 VexRiscv._zz_194_[16]
.sym 38581 VexRiscv._zz_316_[24]
.sym 38582 basesoc_timer0_value[25]
.sym 38583 VexRiscv._zz_163_[12]
.sym 38585 VexRiscv._zz_193_[24]
.sym 38586 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[6]
.sym 38587 VexRiscv._zz_199_[3]
.sym 38588 VexRiscv.memory_MulDivIterativePlugin_rs1[32]
.sym 38589 $abc$40840$n5792
.sym 38590 VexRiscv._zz_193_[31]
.sym 38592 $abc$40840$n4245
.sym 38593 basesoc_dat_w[3]
.sym 38594 VexRiscv._zz_316_[0]
.sym 38595 VexRiscv._zz_193_[21]
.sym 38596 $abc$40840$n5760
.sym 38598 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 38607 VexRiscv._zz_193_[30]
.sym 38608 VexRiscv._zz_193_[27]
.sym 38609 VexRiscv._zz_193_[29]
.sym 38612 VexRiscv._zz_316_[17]
.sym 38614 $abc$40840$n233
.sym 38615 $abc$40840$n2633
.sym 38616 $abc$40840$n4245
.sym 38625 VexRiscv._zz_199_[16]
.sym 38626 VexRiscv._zz_194_[18]
.sym 38627 VexRiscv._zz_199_[23]
.sym 38628 VexRiscv._zz_193_[20]
.sym 38629 VexRiscv._zz_321_[0]
.sym 38631 VexRiscv._zz_198_
.sym 38632 $abc$40840$n5463
.sym 38633 $abc$40840$n5442
.sym 38637 $abc$40840$n5442
.sym 38638 $abc$40840$n233
.sym 38640 VexRiscv._zz_193_[20]
.sym 38644 VexRiscv._zz_321_[0]
.sym 38646 VexRiscv._zz_193_[27]
.sym 38649 VexRiscv._zz_198_
.sym 38652 VexRiscv._zz_199_[23]
.sym 38657 VexRiscv._zz_193_[30]
.sym 38658 VexRiscv._zz_321_[0]
.sym 38661 VexRiscv._zz_193_[27]
.sym 38662 $abc$40840$n5463
.sym 38664 $abc$40840$n233
.sym 38667 $abc$40840$n4245
.sym 38668 VexRiscv._zz_194_[18]
.sym 38669 VexRiscv._zz_316_[17]
.sym 38673 VexRiscv._zz_198_
.sym 38674 VexRiscv._zz_199_[16]
.sym 38679 VexRiscv._zz_193_[29]
.sym 38680 VexRiscv._zz_321_[0]
.sym 38683 $abc$40840$n2633
.sym 38684 clk12_$glb_clk
.sym 38686 $abc$40840$n5451
.sym 38687 $abc$40840$n5454
.sym 38688 $abc$40840$n5457
.sym 38689 $abc$40840$n5460
.sym 38690 $abc$40840$n5463
.sym 38691 $abc$40840$n5466
.sym 38692 $abc$40840$n5469
.sym 38693 $abc$40840$n5472
.sym 38694 VexRiscv._zz_215_[17]
.sym 38695 basesoc_dat_w[4]
.sym 38696 VexRiscv._zz_41_[18]
.sym 38697 VexRiscv.memory_arbitration_isValid
.sym 38698 basesoc_uart_tx_fifo_wrport_we
.sym 38699 $abc$40840$n6805
.sym 38700 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[18]
.sym 38701 $abc$40840$n2633
.sym 38702 VexRiscv.memory_arbitration_isValid
.sym 38703 $abc$40840$n4861
.sym 38704 $abc$40840$n3615
.sym 38705 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 38706 $abc$40840$n4334_1
.sym 38707 $abc$40840$n5768
.sym 38708 VexRiscv._zz_193_[28]
.sym 38709 basesoc_dat_w[7]
.sym 38710 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 38711 basesoc_uart_phy_storage[12]
.sym 38712 basesoc_dat_w[6]
.sym 38713 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 38714 VexRiscv._zz_193_[20]
.sym 38715 VexRiscv._zz_321_[0]
.sym 38716 $abc$40840$n2629
.sym 38717 $abc$40840$n4296
.sym 38718 $abc$40840$n2629
.sym 38719 VexRiscv._zz_321_[0]
.sym 38720 $abc$40840$n3855
.sym 38721 $abc$40840$n2633
.sym 38728 VexRiscv._zz_193_[25]
.sym 38730 VexRiscv._zz_193_[30]
.sym 38731 VexRiscv._zz_193_[28]
.sym 38732 $abc$40840$n233
.sym 38735 VexRiscv._zz_328_
.sym 38736 $abc$40840$n5457
.sym 38738 VexRiscv._zz_194_[26]
.sym 38740 VexRiscv._zz_193_[29]
.sym 38743 VexRiscv._zz_193_[26]
.sym 38744 VexRiscv._zz_194_[30]
.sym 38745 $abc$40840$n2633
.sym 38746 $abc$40840$n5460
.sym 38748 $abc$40840$n5466
.sym 38749 $abc$40840$n5469
.sym 38752 $abc$40840$n5454
.sym 38753 VexRiscv._zz_193_[24]
.sym 38756 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 38758 $abc$40840$n5472
.sym 38760 $abc$40840$n5457
.sym 38761 VexRiscv._zz_193_[25]
.sym 38763 $abc$40840$n233
.sym 38766 VexRiscv._zz_193_[24]
.sym 38768 $abc$40840$n233
.sym 38769 $abc$40840$n5454
.sym 38772 VexRiscv._zz_194_[26]
.sym 38773 VexRiscv._zz_193_[25]
.sym 38774 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 38775 VexRiscv._zz_328_
.sym 38779 $abc$40840$n5469
.sym 38780 $abc$40840$n233
.sym 38781 VexRiscv._zz_193_[29]
.sym 38784 VexRiscv._zz_193_[26]
.sym 38785 $abc$40840$n5460
.sym 38787 $abc$40840$n233
.sym 38790 $abc$40840$n5466
.sym 38791 VexRiscv._zz_193_[28]
.sym 38792 $abc$40840$n233
.sym 38796 VexRiscv._zz_193_[29]
.sym 38797 VexRiscv._zz_328_
.sym 38798 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 38799 VexRiscv._zz_194_[30]
.sym 38802 $abc$40840$n233
.sym 38803 $abc$40840$n5472
.sym 38804 VexRiscv._zz_193_[30]
.sym 38806 $abc$40840$n2633
.sym 38807 clk12_$glb_clk
.sym 38809 VexRiscv.memory_MulDivIterativePlugin_rs1[32]
.sym 38810 $abc$40840$n5764
.sym 38811 $abc$40840$n5782
.sym 38812 VexRiscv._zz_291_[6]
.sym 38813 $abc$40840$n4244_1
.sym 38814 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 38815 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 38816 $abc$40840$n5784
.sym 38817 user_btn1
.sym 38818 $abc$40840$n4982_1
.sym 38820 user_btn1
.sym 38821 VexRiscv._zz_193_[26]
.sym 38822 VexRiscv._zz_151_[4]
.sym 38823 basesoc_timer0_reload_storage[16]
.sym 38824 VexRiscv._zz_194_[26]
.sym 38825 VexRiscv._zz_151_[5]
.sym 38826 $abc$40840$n6823
.sym 38827 $abc$40840$n6194
.sym 38828 $abc$40840$n233
.sym 38829 $abc$40840$n4893_1
.sym 38830 $abc$40840$n4488
.sym 38831 VexRiscv._zz_193_[27]
.sym 38832 $abc$40840$n5457
.sym 38833 $abc$40840$n5742
.sym 38834 $abc$40840$n5776
.sym 38835 $abc$40840$n4138
.sym 38836 $abc$40840$n233
.sym 38837 VexRiscv._zz_129_[2]
.sym 38838 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 38839 VexRiscv._zz_47_[1]
.sym 38840 VexRiscv._zz_199_[26]
.sym 38841 VexRiscv._zz_49_[1]
.sym 38842 VexRiscv._zz_199_[31]
.sym 38843 $abc$40840$n5754
.sym 38844 $abc$40840$n2283
.sym 38850 $abc$40840$n4305
.sym 38852 VexRiscv._zz_316_[20]
.sym 38856 VexRiscv._zz_199_[26]
.sym 38858 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 38860 VexRiscv._zz_194_[21]
.sym 38861 basesoc_dat_w[4]
.sym 38862 $abc$40840$n4245
.sym 38863 VexRiscv._zz_316_[13]
.sym 38865 $abc$40840$n4284_1
.sym 38866 VexRiscv._zz_199_[31]
.sym 38868 $abc$40840$n2283
.sym 38871 basesoc_dat_w[3]
.sym 38873 $abc$40840$n3647_1
.sym 38874 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 38876 VexRiscv._zz_194_[14]
.sym 38877 VexRiscv._zz_198_
.sym 38884 VexRiscv._zz_194_[21]
.sym 38885 VexRiscv._zz_316_[20]
.sym 38886 $abc$40840$n4245
.sym 38890 VexRiscv._zz_198_
.sym 38892 VexRiscv._zz_199_[31]
.sym 38895 $abc$40840$n4305
.sym 38896 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 38898 $abc$40840$n3647_1
.sym 38902 VexRiscv._zz_199_[26]
.sym 38904 VexRiscv._zz_198_
.sym 38907 $abc$40840$n4284_1
.sym 38908 $abc$40840$n3647_1
.sym 38910 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 38913 basesoc_dat_w[3]
.sym 38919 basesoc_dat_w[4]
.sym 38925 $abc$40840$n4245
.sym 38926 VexRiscv._zz_316_[13]
.sym 38927 VexRiscv._zz_194_[14]
.sym 38929 $abc$40840$n2283
.sym 38930 clk12_$glb_clk
.sym 38931 sys_rst_$glb_sr
.sym 38932 VexRiscv._zz_291_[11]
.sym 38933 VexRiscv._zz_291_[8]
.sym 38934 VexRiscv._zz_291_[14]
.sym 38935 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 38936 basesoc_timer0_reload_storage[30]
.sym 38937 VexRiscv._zz_291_[22]
.sym 38938 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 38939 VexRiscv._zz_291_[10]
.sym 38940 $abc$40840$n4283
.sym 38941 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 38943 VexRiscv._zz_41_[11]
.sym 38944 VexRiscv._zz_288_[11]
.sym 38945 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 38946 basesoc_uart_phy_storage[11]
.sym 38947 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 38948 $abc$40840$n5049_1
.sym 38949 $abc$40840$n4379_1
.sym 38950 $PACKER_VCC_NET
.sym 38951 VexRiscv._zz_35_[20]
.sym 38952 $abc$40840$n2435
.sym 38953 basesoc_uart_tx_fifo_wrport_we
.sym 38954 VexRiscv._zz_288_[7]
.sym 38955 $abc$40840$n2441
.sym 38956 $abc$40840$n4106
.sym 38957 $abc$40840$n4201
.sym 38958 $abc$40840$n4193
.sym 38959 $abc$40840$n3647_1
.sym 38960 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 38961 $abc$40840$n3711
.sym 38962 basesoc_uart_phy_storage[28]
.sym 38963 VexRiscv._zz_198_
.sym 38964 VexRiscv._zz_328_
.sym 38965 VexRiscv._zz_170_[1]
.sym 38966 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 38967 $abc$40840$n4103
.sym 38975 $abc$40840$n4347
.sym 38977 VexRiscv._zz_151_[14]
.sym 38979 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 38981 $abc$40840$n4676
.sym 38982 $abc$40840$n4106
.sym 38983 $abc$40840$n3647_1
.sym 38984 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 38987 $abc$40840$n4296
.sym 38991 VexRiscv._zz_47_[0]
.sym 38992 VexRiscv._zz_47_[0]
.sym 38993 VexRiscv._zz_198_
.sym 38995 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 38997 VexRiscv._zz_199_[21]
.sym 38998 $abc$40840$n4636_1
.sym 38999 VexRiscv._zz_47_[1]
.sym 39000 VexRiscv._zz_199_[14]
.sym 39001 VexRiscv._zz_49_[1]
.sym 39003 VexRiscv._zz_49_[0]
.sym 39004 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 39006 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 39007 VexRiscv._zz_47_[1]
.sym 39008 $abc$40840$n4636_1
.sym 39009 VexRiscv._zz_47_[0]
.sym 39012 VexRiscv._zz_49_[0]
.sym 39013 $abc$40840$n4106
.sym 39014 VexRiscv._zz_49_[1]
.sym 39015 VexRiscv._zz_151_[14]
.sym 39018 $abc$40840$n4347
.sym 39020 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 39024 VexRiscv._zz_47_[1]
.sym 39025 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 39026 $abc$40840$n4676
.sym 39027 VexRiscv._zz_47_[0]
.sym 39030 VexRiscv._zz_198_
.sym 39032 VexRiscv._zz_199_[14]
.sym 39036 $abc$40840$n3647_1
.sym 39038 $abc$40840$n4296
.sym 39039 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 39042 VexRiscv._zz_198_
.sym 39043 VexRiscv._zz_199_[21]
.sym 39051 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 39052 $abc$40840$n8283_$glb_ce
.sym 39053 clk12_$glb_clk
.sym 39055 VexRiscv._zz_291_[15]
.sym 39056 VexRiscv._zz_291_[21]
.sym 39057 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 39058 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 39059 VexRiscv._zz_291_[30]
.sym 39060 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 39061 VexRiscv._zz_291_[19]
.sym 39062 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[26]
.sym 39063 $abc$40840$n4123
.sym 39065 VexRiscv._zz_151_[16]
.sym 39066 $abc$40840$n4123
.sym 39067 VexRiscv._zz_151_[16]
.sym 39068 VexRiscv._zz_151_[17]
.sym 39069 $abc$40840$n4295
.sym 39070 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 39071 VexRiscv._zz_194_[21]
.sym 39072 basesoc_timer0_reload_storage[17]
.sym 39073 VexRiscv._zz_194_[30]
.sym 39074 $abc$40840$n3725
.sym 39075 VexRiscv._zz_194_[18]
.sym 39076 VexRiscv._zz_151_[16]
.sym 39077 basesoc_vexriscv_dbus_adr[15]
.sym 39078 $abc$40840$n3710
.sym 39079 VexRiscv._zz_199_[3]
.sym 39080 $abc$40840$n5792
.sym 39081 basesoc_dat_w[3]
.sym 39082 VexRiscv._zz_193_[31]
.sym 39083 $abc$40840$n3926
.sym 39084 VexRiscv._zz_129_[1]
.sym 39085 $abc$40840$n4110
.sym 39086 VexRiscv._zz_199_[14]
.sym 39087 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 39088 VexRiscv._zz_151_[28]
.sym 39089 VexRiscv._zz_321_[6]
.sym 39090 VexRiscv._zz_291_[13]
.sym 39096 $abc$40840$n3932
.sym 39104 $abc$40840$n6729
.sym 39105 VexRiscv._zz_151_[30]
.sym 39106 VexRiscv._zz_199_[5]
.sym 39107 $abc$40840$n4637
.sym 39108 VexRiscv._zz_199_[10]
.sym 39110 VexRiscv._zz_49_[0]
.sym 39112 $abc$40840$n4345
.sym 39113 $abc$40840$n4347
.sym 39115 VexRiscv._zz_198_
.sym 39116 VexRiscv._zz_49_[1]
.sym 39117 $abc$40840$n4130
.sym 39118 VexRiscv._zz_199_[4]
.sym 39122 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 39125 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 39126 VexRiscv._zz_199_[17]
.sym 39127 $abc$40840$n6772_1
.sym 39129 VexRiscv._zz_199_[4]
.sym 39130 VexRiscv._zz_198_
.sym 39135 VexRiscv._zz_199_[17]
.sym 39137 VexRiscv._zz_198_
.sym 39143 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 39147 $abc$40840$n4347
.sym 39148 $abc$40840$n6772_1
.sym 39149 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 39150 $abc$40840$n4345
.sym 39153 $abc$40840$n3932
.sym 39155 $abc$40840$n4637
.sym 39156 $abc$40840$n6729
.sym 39159 VexRiscv._zz_199_[10]
.sym 39161 VexRiscv._zz_198_
.sym 39166 VexRiscv._zz_199_[5]
.sym 39168 VexRiscv._zz_198_
.sym 39171 $abc$40840$n4130
.sym 39172 VexRiscv._zz_49_[1]
.sym 39173 VexRiscv._zz_49_[0]
.sym 39174 VexRiscv._zz_151_[30]
.sym 39175 $abc$40840$n8283_$glb_ce
.sym 39176 clk12_$glb_clk
.sym 39178 $abc$40840$n5738
.sym 39179 $abc$40840$n5706
.sym 39180 $abc$40840$n4081
.sym 39181 VexRiscv._zz_198_
.sym 39182 $abc$40840$n5798
.sym 39183 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[27]
.sym 39184 $abc$40840$n5736
.sym 39185 VexRiscv.execute_to_memory_IS_MUL
.sym 39187 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 39188 VexRiscv.execute_BranchPlugin_branch_src1[21]
.sym 39189 VexRiscv._zz_41_[10]
.sym 39191 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 39193 $abc$40840$n4637
.sym 39194 VexRiscv._zz_291_[27]
.sym 39195 VexRiscv._zz_151_[29]
.sym 39196 basesoc_vexriscv_dbus_adr[26]
.sym 39197 VexRiscv._zz_194_[14]
.sym 39198 VexRiscv.execute_to_memory_IS_DIV
.sym 39199 $abc$40840$n3711
.sym 39201 $abc$40840$n5320
.sym 39202 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 39203 $abc$40840$n2629
.sym 39204 VexRiscv._zz_151_[15]
.sym 39205 VexRiscv._zz_291_[17]
.sym 39206 $abc$40840$n2629
.sym 39207 VexRiscv._zz_285_[2]
.sym 39208 $abc$40840$n2629
.sym 39209 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 39210 $abc$40840$n5305
.sym 39211 VexRiscv._zz_321_[0]
.sym 39212 basesoc_adr[2]
.sym 39213 VexRiscv._zz_291_[18]
.sym 39219 $abc$40840$n4837
.sym 39220 $abc$40840$n3932
.sym 39223 $abc$40840$n6730_1
.sym 39224 VexRiscv._zz_197_
.sym 39226 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[26]
.sym 39227 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 39228 VexRiscv._zz_36_[14]
.sym 39229 $abc$40840$n4839
.sym 39230 VexRiscv._zz_198_
.sym 39235 VexRiscv.decode_to_execute_RS2[22]
.sym 39236 $abc$40840$n3647_1
.sym 39237 $abc$40840$n4632_1
.sym 39239 VexRiscv.decode_to_execute_RS2[17]
.sym 39241 $abc$40840$n4834
.sym 39242 VexRiscv._zz_199_[29]
.sym 39243 $abc$40840$n3926
.sym 39246 $abc$40840$n233
.sym 39249 $abc$40840$n4347
.sym 39250 $abc$40840$n4308
.sym 39253 $abc$40840$n4347
.sym 39255 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[26]
.sym 39258 $abc$40840$n3926
.sym 39259 $abc$40840$n6730_1
.sym 39261 $abc$40840$n4632_1
.sym 39264 VexRiscv.decode_to_execute_RS2[17]
.sym 39267 VexRiscv._zz_197_
.sym 39270 $abc$40840$n3932
.sym 39271 $abc$40840$n4837
.sym 39272 $abc$40840$n4839
.sym 39273 $abc$40840$n4834
.sym 39276 VexRiscv.decode_to_execute_RS2[22]
.sym 39279 VexRiscv._zz_197_
.sym 39283 VexRiscv._zz_36_[14]
.sym 39288 VexRiscv._zz_198_
.sym 39289 VexRiscv._zz_199_[29]
.sym 39294 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 39296 $abc$40840$n3647_1
.sym 39297 $abc$40840$n4308
.sym 39298 $abc$40840$n233
.sym 39299 clk12_$glb_clk
.sym 39301 $abc$40840$n5730
.sym 39302 $abc$40840$n5728
.sym 39303 VexRiscv.decode_to_execute_IS_MUL
.sym 39304 VexRiscv._zz_199_[14]
.sym 39305 VexRiscv.decode_to_execute_RS2[14]
.sym 39306 VexRiscv._zz_285_[1]
.sym 39307 VexRiscv._zz_44_[1]
.sym 39308 VexRiscv._zz_44_[0]
.sym 39309 $abc$40840$n5714
.sym 39310 basesoc_uart_tx_fifo_level0[4]
.sym 39311 VexRiscv.execute_BranchPlugin_branch_src1[17]
.sym 39312 VexRiscv._zz_41_[27]
.sym 39313 VexRiscv._zz_49_[0]
.sym 39314 VexRiscv._zz_170_[1]
.sym 39315 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 39316 VexRiscv._zz_198_
.sym 39317 $abc$40840$n233
.sym 39318 VexRiscv._zz_151_[27]
.sym 39320 $abc$40840$n6037_1
.sym 39321 $abc$40840$n4833
.sym 39323 $abc$40840$n233
.sym 39324 $abc$40840$n3932
.sym 39325 VexRiscv._zz_47_[1]
.sym 39326 $abc$40840$n4138
.sym 39327 VexRiscv._zz_291_[26]
.sym 39328 $abc$40840$n4130
.sym 39329 VexRiscv._zz_199_[31]
.sym 39330 VexRiscv._zz_151_[28]
.sym 39331 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[27]
.sym 39332 $abc$40840$n233
.sym 39333 $abc$40840$n6057_1
.sym 39334 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 39335 basesoc_dat_w[7]
.sym 39336 VexRiscv.decode_to_execute_RS2[10]
.sym 39343 VexRiscv._zz_199_[16]
.sym 39344 $abc$40840$n4168
.sym 39349 $abc$40840$n4146
.sym 39350 $abc$40840$n4191
.sym 39351 VexRiscv._zz_44_[1]
.sym 39353 basesoc_dat_w[3]
.sym 39355 $abc$40840$n4166
.sym 39356 VexRiscv._zz_199_[17]
.sym 39357 VexRiscv.decode_to_execute_RS2[30]
.sym 39359 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 39364 VexRiscv._zz_170_[1]
.sym 39365 VexRiscv._zz_44_[0]
.sym 39366 VexRiscv._zz_292_
.sym 39367 VexRiscv._zz_285_[2]
.sym 39368 VexRiscv.decode_to_execute_RS2[31]
.sym 39369 $abc$40840$n2256
.sym 39371 VexRiscv._zz_285_[1]
.sym 39375 $abc$40840$n4166
.sym 39376 VexRiscv._zz_292_
.sym 39381 VexRiscv._zz_44_[0]
.sym 39382 VexRiscv._zz_285_[1]
.sym 39383 VexRiscv._zz_199_[16]
.sym 39384 VexRiscv._zz_44_[1]
.sym 39389 basesoc_dat_w[3]
.sym 39393 VexRiscv._zz_292_
.sym 39394 $abc$40840$n4168
.sym 39399 VexRiscv.decode_to_execute_RS2[30]
.sym 39400 VexRiscv.decode_to_execute_RS2[31]
.sym 39401 VexRiscv._zz_170_[1]
.sym 39402 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 39405 $abc$40840$n4191
.sym 39407 VexRiscv._zz_292_
.sym 39411 VexRiscv._zz_285_[2]
.sym 39412 VexRiscv._zz_44_[0]
.sym 39413 VexRiscv._zz_44_[1]
.sym 39414 VexRiscv._zz_199_[17]
.sym 39417 $abc$40840$n4146
.sym 39419 VexRiscv._zz_292_
.sym 39421 $abc$40840$n2256
.sym 39422 clk12_$glb_clk
.sym 39423 sys_rst_$glb_sr
.sym 39424 $abc$40840$n4147
.sym 39425 $abc$40840$n4107
.sym 39426 $abc$40840$n4192
.sym 39427 $abc$40840$n4167
.sym 39428 $abc$40840$n4104
.sym 39429 $abc$40840$n4149
.sym 39430 $abc$40840$n4139
.sym 39431 $abc$40840$n4169
.sym 39432 $abc$40840$n3731
.sym 39433 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[0]
.sym 39435 VexRiscv.execute_BranchPlugin_branch_src2[13]
.sym 39436 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 39437 VexRiscv._zz_44_[1]
.sym 39438 $abc$40840$n3829
.sym 39439 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 39440 $PACKER_VCC_NET
.sym 39441 VexRiscv._zz_44_[0]
.sym 39442 $abc$40840$n5045
.sym 39443 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 39444 VexRiscv.decode_to_execute_RS2[29]
.sym 39445 $abc$40840$n4379_1
.sym 39446 VexRiscv._zz_197_
.sym 39447 VexRiscv._zz_170_[0]
.sym 39448 $abc$40840$n4106
.sym 39449 VexRiscv._zz_170_[1]
.sym 39450 $abc$40840$n2256
.sym 39451 $abc$40840$n4103
.sym 39452 VexRiscv._zz_292_
.sym 39453 $abc$40840$n4201
.sym 39454 $abc$40840$n4193
.sym 39455 VexRiscv._zz_41_[26]
.sym 39456 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 39457 $abc$40840$n4905_1
.sym 39458 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 39459 VexRiscv.decode_to_execute_RS2[22]
.sym 39465 VexRiscv._zz_41_[29]
.sym 39467 basesoc_ctrl_storage[19]
.sym 39470 $abc$40840$n4126
.sym 39471 VexRiscv._zz_41_[26]
.sym 39474 $abc$40840$n4139
.sym 39475 $abc$40840$n6059_1
.sym 39478 VexRiscv._zz_292_
.sym 39481 $abc$40840$n4147
.sym 39482 $abc$40840$n4192
.sym 39483 VexRiscv._zz_41_[18]
.sym 39484 VexRiscv._zz_41_[12]
.sym 39487 $abc$40840$n3730_1
.sym 39488 $abc$40840$n4169
.sym 39490 VexRiscv._zz_41_[17]
.sym 39491 $abc$40840$n3935
.sym 39492 $abc$40840$n4167
.sym 39493 $abc$40840$n6057_1
.sym 39494 $abc$40840$n4149
.sym 39495 VexRiscv._zz_41_[10]
.sym 39499 $abc$40840$n4192
.sym 39500 VexRiscv._zz_41_[26]
.sym 39501 $abc$40840$n3935
.sym 39504 VexRiscv._zz_41_[12]
.sym 39506 $abc$40840$n3935
.sym 39507 $abc$40840$n4149
.sym 39510 VexRiscv._zz_41_[18]
.sym 39511 $abc$40840$n3935
.sym 39513 $abc$40840$n4169
.sym 39517 VexRiscv._zz_292_
.sym 39518 $abc$40840$n4126
.sym 39522 basesoc_ctrl_storage[19]
.sym 39523 $abc$40840$n6057_1
.sym 39524 $abc$40840$n3730_1
.sym 39525 $abc$40840$n6059_1
.sym 39528 $abc$40840$n3935
.sym 39529 VexRiscv._zz_41_[29]
.sym 39531 $abc$40840$n4167
.sym 39534 $abc$40840$n4139
.sym 39535 $abc$40840$n3935
.sym 39537 VexRiscv._zz_41_[10]
.sym 39540 $abc$40840$n3935
.sym 39541 VexRiscv._zz_41_[17]
.sym 39543 $abc$40840$n4147
.sym 39547 VexRiscv._zz_152_
.sym 39548 $abc$40840$n4130
.sym 39549 $abc$40840$n3935
.sym 39550 $abc$40840$n4131
.sym 39551 $abc$40840$n4162
.sym 39552 $abc$40840$n4175
.sym 39553 $abc$40840$n4106
.sym 39554 $abc$40840$n4202
.sym 39557 VexRiscv._zz_41_[28]
.sym 39559 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 39560 $abc$40840$n4139
.sym 39562 $abc$40840$n4445_1
.sym 39563 $abc$40840$n4148
.sym 39564 csrbankarray_interface1_bank_bus_dat_r[3]
.sym 39566 $PACKER_VCC_NET
.sym 39567 VexRiscv._zz_151_[15]
.sym 39568 VexRiscv.decode_to_execute_RS2[11]
.sym 39570 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 39571 VexRiscv.decode_to_execute_RS2[17]
.sym 39572 grant
.sym 39573 VexRiscv.decode_to_execute_RS2[29]
.sym 39574 VexRiscv._zz_291_[13]
.sym 39575 $abc$40840$n3926
.sym 39576 $abc$40840$n4110
.sym 39577 $abc$40840$n4198
.sym 39578 $abc$40840$n4938_1
.sym 39579 VexRiscv._zz_199_[14]
.sym 39580 VexRiscv._zz_41_[5]
.sym 39581 VexRiscv._zz_41_[10]
.sym 39582 VexRiscv._zz_199_[3]
.sym 39589 VexRiscv._zz_41_[13]
.sym 39590 VexRiscv.decode_to_execute_RS2[13]
.sym 39592 $abc$40840$n4104
.sym 39594 $abc$40840$n4347
.sym 39596 VexRiscv._zz_42_[1]
.sym 39597 $abc$40840$n4127
.sym 39598 $abc$40840$n4132
.sym 39601 VexRiscv._zz_41_[22]
.sym 39602 VexRiscv._zz_42_[0]
.sym 39603 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[27]
.sym 39604 VexRiscv._zz_152_
.sym 39605 VexRiscv._zz_151_[30]
.sym 39606 $abc$40840$n3935
.sym 39607 VexRiscv._zz_41_[27]
.sym 39608 $abc$40840$n4162
.sym 39610 VexRiscv._zz_151_[24]
.sym 39611 $abc$40840$n4202
.sym 39613 $abc$40840$n4130
.sym 39614 VexRiscv._zz_36_[15]
.sym 39615 $abc$40840$n233
.sym 39616 VexRiscv._zz_41_[11]
.sym 39621 VexRiscv._zz_41_[22]
.sym 39622 $abc$40840$n4202
.sym 39623 $abc$40840$n3935
.sym 39627 VexRiscv._zz_42_[0]
.sym 39628 VexRiscv._zz_152_
.sym 39629 VexRiscv._zz_42_[1]
.sym 39630 VexRiscv.decode_to_execute_RS2[13]
.sym 39633 VexRiscv._zz_151_[24]
.sym 39634 VexRiscv._zz_151_[30]
.sym 39635 $abc$40840$n4130
.sym 39636 $abc$40840$n4132
.sym 39640 $abc$40840$n4347
.sym 39642 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[27]
.sym 39648 VexRiscv._zz_36_[15]
.sym 39652 $abc$40840$n4127
.sym 39653 VexRiscv._zz_41_[13]
.sym 39654 $abc$40840$n3935
.sym 39657 $abc$40840$n3935
.sym 39659 $abc$40840$n4162
.sym 39660 VexRiscv._zz_41_[27]
.sym 39663 VexRiscv._zz_41_[11]
.sym 39664 $abc$40840$n4104
.sym 39666 $abc$40840$n3935
.sym 39667 $abc$40840$n233
.sym 39668 clk12_$glb_clk
.sym 39670 $abc$40840$n4199
.sym 39671 $abc$40840$n4198
.sym 39672 VexRiscv._zz_36_[15]
.sym 39673 $abc$40840$n4124
.sym 39674 $abc$40840$n4194
.sym 39675 basesoc_ctrl_storage[23]
.sym 39676 $abc$40840$n4176
.sym 39677 $abc$40840$n4111
.sym 39678 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 39679 $abc$40840$n233
.sym 39680 $abc$40840$n233
.sym 39683 VexRiscv._zz_286_[1]
.sym 39684 $abc$40840$n4132
.sym 39685 $abc$40840$n233
.sym 39687 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 39688 VexRiscv._zz_287_[1]
.sym 39689 VexRiscv._zz_41_[14]
.sym 39690 VexRiscv._zz_285_[3]
.sym 39691 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 39692 VexRiscv._zz_42_[1]
.sym 39693 $abc$40840$n3935
.sym 39694 VexRiscv._zz_199_[29]
.sym 39695 $abc$40840$n5305
.sym 39696 VexRiscv._zz_151_[24]
.sym 39697 VexRiscv._zz_151_[26]
.sym 39698 VexRiscv._zz_41_[30]
.sym 39699 $abc$40840$n4790
.sym 39700 $abc$40840$n2629
.sym 39701 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 39702 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 39703 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 39704 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 39705 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 39712 $abc$40840$n6732_1
.sym 39713 VexRiscv._zz_47_[0]
.sym 39714 $abc$40840$n4939
.sym 39716 $abc$40840$n4379_1
.sym 39717 $abc$40840$n4652
.sym 39720 $abc$40840$n3932
.sym 39721 $abc$40840$n3935
.sym 39723 $abc$40840$n4747_1
.sym 39724 $abc$40840$n4653
.sym 39725 $abc$40840$n5021_1
.sym 39726 $abc$40840$n4844_1
.sym 39730 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 39731 VexRiscv._zz_36_[21]
.sym 39732 VexRiscv._zz_41_[19]
.sym 39734 VexRiscv._zz_36_[27]
.sym 39735 VexRiscv._zz_47_[1]
.sym 39738 $abc$40840$n4124
.sym 39739 $abc$40840$n4194
.sym 39740 VexRiscv._zz_41_[21]
.sym 39741 VexRiscv._zz_41_[8]
.sym 39742 $abc$40840$n4111
.sym 39744 $abc$40840$n4111
.sym 39745 VexRiscv._zz_41_[19]
.sym 39747 $abc$40840$n3935
.sym 39750 VexRiscv._zz_47_[1]
.sym 39751 VexRiscv._zz_47_[0]
.sym 39752 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 39753 $abc$40840$n4652
.sym 39757 $abc$40840$n4939
.sym 39758 VexRiscv._zz_36_[21]
.sym 39759 $abc$40840$n5021_1
.sym 39762 $abc$40840$n3935
.sym 39763 VexRiscv._zz_41_[21]
.sym 39764 $abc$40840$n4194
.sym 39768 $abc$40840$n4653
.sym 39769 $abc$40840$n6732_1
.sym 39770 $abc$40840$n3932
.sym 39774 VexRiscv._zz_36_[27]
.sym 39775 $abc$40840$n4844_1
.sym 39776 $abc$40840$n4379_1
.sym 39780 $abc$40840$n4124
.sym 39781 $abc$40840$n3935
.sym 39783 VexRiscv._zz_41_[8]
.sym 39786 $abc$40840$n4379_1
.sym 39788 $abc$40840$n4747_1
.sym 39789 VexRiscv._zz_36_[21]
.sym 39790 $abc$40840$n2592_$glb_ce
.sym 39791 clk12_$glb_clk
.sym 39793 $abc$40840$n6759_1
.sym 39794 VexRiscv._zz_286_[2]
.sym 39795 VexRiscv._zz_286_[3]
.sym 39796 $abc$40840$n4756_1
.sym 39797 VexRiscv._zz_41_[5]
.sym 39798 VexRiscv._zz_199_[3]
.sym 39799 $abc$40840$n4819_1
.sym 39800 VexRiscv._zz_151_[24]
.sym 39802 basesoc_ctrl_storage[23]
.sym 39803 VexRiscv._zz_286_[8]
.sym 39804 VexRiscv.execute_BranchPlugin_branch_src1[23]
.sym 39806 VexRiscv._zz_286_[0]
.sym 39807 VexRiscv.decode_to_execute_RS2[27]
.sym 39808 VexRiscv._zz_129_[5]
.sym 39809 $abc$40840$n233
.sym 39810 VexRiscv._zz_170_[1]
.sym 39812 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 39814 VexRiscv.execute_LightShifterPlugin_isActive
.sym 39816 $abc$40840$n3932
.sym 39817 $abc$40840$n6671_1
.sym 39818 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 39819 VexRiscv._zz_49_[1]
.sym 39820 basesoc_dat_w[7]
.sym 39821 VexRiscv._zz_47_[1]
.sym 39822 basesoc_dat_w[7]
.sym 39823 VexRiscv._zz_151_[14]
.sym 39825 VexRiscv._zz_199_[31]
.sym 39826 VexRiscv.decode_to_execute_RS2[19]
.sym 39827 $abc$40840$n5341
.sym 39828 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 39835 VexRiscv._zz_44_[0]
.sym 39836 $abc$40840$n4759_1
.sym 39839 $abc$40840$n4361_1
.sym 39843 $abc$40840$n6747_1
.sym 39844 VexRiscv._zz_199_[5]
.sym 39845 VexRiscv._zz_170_[2]
.sym 39846 $abc$40840$n4345
.sym 39847 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 39849 VexRiscv._zz_44_[1]
.sym 39851 VexRiscv._zz_199_[14]
.sym 39852 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 39853 $abc$40840$n4756_1
.sym 39854 $abc$40840$n3932
.sym 39855 $abc$40840$n4791_1
.sym 39857 VexRiscv._zz_151_[24]
.sym 39860 VexRiscv.execute_LightShifterPlugin_isActive
.sym 39862 VexRiscv._zz_41_[5]
.sym 39863 $abc$40840$n4212
.sym 39864 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 39865 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 39868 $abc$40840$n4361_1
.sym 39869 $abc$40840$n4759_1
.sym 39870 $abc$40840$n4791_1
.sym 39875 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 39879 $abc$40840$n4212
.sym 39880 VexRiscv._zz_199_[5]
.sym 39882 VexRiscv._zz_41_[5]
.sym 39888 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 39893 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 39897 VexRiscv.execute_LightShifterPlugin_isActive
.sym 39899 VexRiscv._zz_151_[24]
.sym 39900 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 39903 $abc$40840$n6747_1
.sym 39904 $abc$40840$n4345
.sym 39905 $abc$40840$n3932
.sym 39906 $abc$40840$n4756_1
.sym 39909 VexRiscv._zz_199_[14]
.sym 39910 VexRiscv._zz_44_[1]
.sym 39911 VexRiscv._zz_44_[0]
.sym 39912 VexRiscv._zz_170_[2]
.sym 39913 $abc$40840$n2592_$glb_ce
.sym 39914 clk12_$glb_clk
.sym 39916 VexRiscv._zz_151_[31]
.sym 39917 VexRiscv._zz_36_[3]
.sym 39918 $abc$40840$n4053
.sym 39919 $abc$40840$n152
.sym 39920 VexRiscv._zz_151_[3]
.sym 39921 VexRiscv._zz_151_[23]
.sym 39922 VexRiscv._zz_151_[25]
.sym 39923 $abc$40840$n6760
.sym 39924 $abc$40840$n2301
.sym 39925 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 39926 VexRiscv.execute_BranchPlugin_branch_src1[29]
.sym 39927 $abc$40840$n2301
.sym 39928 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 39930 basesoc_timer0_reload_storage[23]
.sym 39932 VexRiscv._zz_286_[5]
.sym 39933 VexRiscv._zz_151_[24]
.sym 39934 VexRiscv.execute_BranchPlugin_branch_src1[5]
.sym 39935 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 39936 $abc$40840$n4939
.sym 39937 $abc$40840$n4379_1
.sym 39938 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 39939 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 39941 VexRiscv._zz_170_[1]
.sym 39942 VexRiscv._zz_41_[26]
.sym 39943 VexRiscv._zz_286_[8]
.sym 39944 $abc$40840$n4905_1
.sym 39945 $abc$40840$n4949_1
.sym 39946 VexRiscv._zz_286_[1]
.sym 39947 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 39948 VexRiscv._zz_41_[23]
.sym 39949 VexRiscv._zz_287_[2]
.sym 39950 $abc$40840$n6657_1
.sym 39951 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 39957 $abc$40840$n4361_1
.sym 39958 $abc$40840$n4821_1
.sym 39959 VexRiscv._zz_41_[23]
.sym 39961 VexRiscv._zz_199_[21]
.sym 39962 VexRiscv._zz_41_[21]
.sym 39965 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 39966 VexRiscv._zz_199_[29]
.sym 39967 VexRiscv._zz_151_[26]
.sym 39969 VexRiscv._zz_41_[29]
.sym 39970 $abc$40840$n4791_1
.sym 39973 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 39974 VexRiscv._zz_199_[23]
.sym 39978 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 39980 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 39983 $abc$40840$n4212
.sym 39988 VexRiscv.execute_LightShifterPlugin_isActive
.sym 39990 $abc$40840$n4361_1
.sym 39991 $abc$40840$n4821_1
.sym 39992 $abc$40840$n4791_1
.sym 39997 VexRiscv.execute_LightShifterPlugin_isActive
.sym 39998 VexRiscv._zz_151_[26]
.sym 39999 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 40003 VexRiscv._zz_199_[23]
.sym 40004 VexRiscv._zz_41_[23]
.sym 40005 $abc$40840$n4212
.sym 40008 $abc$40840$n4212
.sym 40009 VexRiscv._zz_199_[29]
.sym 40010 VexRiscv._zz_41_[29]
.sym 40015 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 40020 $abc$40840$n4212
.sym 40022 VexRiscv._zz_41_[21]
.sym 40023 VexRiscv._zz_199_[21]
.sym 40029 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 40032 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 40036 $abc$40840$n2592_$glb_ce
.sym 40037 clk12_$glb_clk
.sym 40039 $abc$40840$n4905_1
.sym 40040 VexRiscv.DBusSimplePlugin_redoBranch_payload[29]
.sym 40041 VexRiscv.execute_BranchPlugin_branch_src1[24]
.sym 40042 $abc$40840$n6824_1
.sym 40043 $abc$40840$n4434
.sym 40044 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 40045 $abc$40840$n6704
.sym 40046 $abc$40840$n6702_1
.sym 40047 VexRiscv.DBusSimplePlugin_redoBranch_payload[24]
.sym 40048 VexRiscv._zz_170_[0]
.sym 40049 VexRiscv._zz_170_[0]
.sym 40050 VexRiscv.execute_BranchPlugin_branch_src1[26]
.sym 40051 $abc$40840$n4361_1
.sym 40054 $abc$40840$n152
.sym 40055 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 40056 $abc$40840$n233
.sym 40057 VexRiscv._zz_192_
.sym 40058 VexRiscv._zz_285_[3]
.sym 40059 $abc$40840$n6825
.sym 40060 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 40061 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 40064 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 40065 $abc$40840$n4422
.sym 40066 $abc$40840$n3926
.sym 40067 VexRiscv._zz_41_[3]
.sym 40068 VexRiscv._zz_151_[14]
.sym 40069 $abc$40840$n4841
.sym 40070 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 40071 $abc$40840$n4435_1
.sym 40072 grant
.sym 40073 VexRiscv._zz_286_[4]
.sym 40074 VexRiscv.DBusSimplePlugin_redoBranch_payload[29]
.sym 40080 waittimer1_count[2]
.sym 40081 $abc$40840$n172
.sym 40082 $abc$40840$n6770
.sym 40083 $abc$40840$n3871_1
.sym 40085 $abc$40840$n6776
.sym 40089 $abc$40840$n4212
.sym 40091 $abc$40840$n6772
.sym 40092 $abc$40840$n6774
.sym 40093 waittimer1_count[1]
.sym 40094 VexRiscv._zz_41_[17]
.sym 40097 VexRiscv._zz_199_[17]
.sym 40098 $abc$40840$n2484
.sym 40099 user_btn1
.sym 40101 waittimer1_count[8]
.sym 40104 waittimer1_count[0]
.sym 40105 waittimer1_count[3]
.sym 40107 $abc$40840$n3870
.sym 40108 $abc$40840$n3872_1
.sym 40110 waittimer1_count[5]
.sym 40111 waittimer1_count[4]
.sym 40114 user_btn1
.sym 40115 $abc$40840$n6770
.sym 40120 $abc$40840$n6772
.sym 40121 user_btn1
.sym 40126 $abc$40840$n3871_1
.sym 40127 $abc$40840$n3870
.sym 40128 $abc$40840$n3872_1
.sym 40131 waittimer1_count[5]
.sym 40132 waittimer1_count[3]
.sym 40133 waittimer1_count[8]
.sym 40134 waittimer1_count[4]
.sym 40137 waittimer1_count[1]
.sym 40138 $abc$40840$n172
.sym 40139 waittimer1_count[2]
.sym 40140 waittimer1_count[0]
.sym 40143 VexRiscv._zz_199_[17]
.sym 40144 $abc$40840$n4212
.sym 40145 VexRiscv._zz_41_[17]
.sym 40150 user_btn1
.sym 40152 $abc$40840$n6776
.sym 40155 $abc$40840$n6774
.sym 40157 user_btn1
.sym 40159 $abc$40840$n2484
.sym 40160 clk12_$glb_clk
.sym 40161 sys_rst_$glb_sr
.sym 40162 waittimer1_count[0]
.sym 40163 VexRiscv.execute_BranchPlugin_branch_src1[3]
.sym 40164 waittimer1_count[11]
.sym 40165 $abc$40840$n3870
.sym 40166 $abc$40840$n6766
.sym 40167 waittimer1_count[9]
.sym 40168 VexRiscv.execute_BranchPlugin_branch_src1[4]
.sym 40169 array_muxed0[11]
.sym 40170 VexRiscv.memory_arbitration_isValid
.sym 40171 VexRiscv._zz_41_[18]
.sym 40173 VexRiscv.execute_BranchPlugin_branch_src2[12]
.sym 40174 VexRiscv._zz_49_[1]
.sym 40175 $abc$40840$n3932
.sym 40176 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 40177 $abc$40840$n2656
.sym 40178 $abc$40840$n2656
.sym 40179 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 40180 VexRiscv._zz_41_[29]
.sym 40181 $abc$40840$n4345
.sym 40182 VexRiscv._zz_286_[1]
.sym 40183 VexRiscv._zz_41_[16]
.sym 40184 VexRiscv._zz_41_[21]
.sym 40185 $abc$40840$n4212
.sym 40186 VexRiscv.execute_BranchPlugin_branch_src1[24]
.sym 40187 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 40188 $abc$40840$n5305
.sym 40189 $abc$40840$n4361_1
.sym 40190 sys_rst
.sym 40191 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 40192 $abc$40840$n2629
.sym 40194 VexRiscv._zz_41_[30]
.sym 40195 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 40196 $abc$40840$n4361_1
.sym 40197 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 40203 VexRiscv._zz_199_[26]
.sym 40206 $abc$40840$n4212
.sym 40210 $abc$40840$n6796
.sym 40213 $abc$40840$n6786
.sym 40215 $abc$40840$n6790
.sym 40216 sys_rst
.sym 40217 $abc$40840$n6794
.sym 40219 $abc$40840$n6798
.sym 40221 $abc$40840$n2484
.sym 40223 VexRiscv._zz_199_[10]
.sym 40225 VexRiscv._zz_41_[26]
.sym 40227 user_btn1
.sym 40231 $abc$40840$n166
.sym 40234 VexRiscv._zz_41_[10]
.sym 40237 user_btn1
.sym 40238 sys_rst
.sym 40239 $abc$40840$n6796
.sym 40243 sys_rst
.sym 40244 user_btn1
.sym 40245 $abc$40840$n6798
.sym 40248 VexRiscv._zz_41_[26]
.sym 40250 VexRiscv._zz_199_[26]
.sym 40251 $abc$40840$n4212
.sym 40255 VexRiscv._zz_41_[10]
.sym 40256 $abc$40840$n4212
.sym 40257 VexRiscv._zz_199_[10]
.sym 40260 sys_rst
.sym 40261 user_btn1
.sym 40263 $abc$40840$n6786
.sym 40266 $abc$40840$n166
.sym 40273 user_btn1
.sym 40274 sys_rst
.sym 40275 $abc$40840$n6794
.sym 40278 $abc$40840$n6790
.sym 40280 user_btn1
.sym 40281 sys_rst
.sym 40282 $abc$40840$n2484
.sym 40283 clk12_$glb_clk
.sym 40285 VexRiscv.execute_BranchPlugin_branch_src1[15]
.sym 40286 VexRiscv._zz_321_[6]
.sym 40287 VexRiscv.execute_BranchPlugin_branch_src2[4]
.sym 40288 VexRiscv._zz_321_[18]
.sym 40289 VexRiscv.execute_BranchPlugin_branch_src2[2]
.sym 40290 VexRiscv._zz_321_[8]
.sym 40291 VexRiscv.execute_BranchPlugin_branch_src2[3]
.sym 40292 VexRiscv.execute_BranchPlugin_branch_src1[0]
.sym 40293 user_btn1
.sym 40294 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 40297 VexRiscv._zz_286_[10]
.sym 40298 $abc$40840$n5454_1
.sym 40299 VexRiscv._zz_41_[17]
.sym 40300 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 40301 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 40302 array_muxed0[11]
.sym 40303 VexRiscv._zz_41_[13]
.sym 40304 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 40305 VexRiscv._zz_47_[0]
.sym 40306 $abc$40840$n2484
.sym 40307 VexRiscv._zz_41_[0]
.sym 40308 $abc$40840$n4925_1
.sym 40309 $abc$40840$n4212
.sym 40310 VexRiscv._zz_152_
.sym 40311 VexRiscv._zz_129_[2]
.sym 40312 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 40313 VexRiscv._zz_47_[1]
.sym 40314 $abc$40840$n6671_1
.sym 40315 VexRiscv.execute_BranchPlugin_branch_src1[22]
.sym 40316 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 40317 VexRiscv._zz_199_[31]
.sym 40318 VexRiscv.execute_BranchPlugin_branch_src1[18]
.sym 40319 $abc$40840$n5341
.sym 40320 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 40327 VexRiscv.execute_BranchPlugin_branch_src1[7]
.sym 40330 VexRiscv.execute_BranchPlugin_branch_src2[5]
.sym 40332 VexRiscv.execute_BranchPlugin_branch_src2[7]
.sym 40334 VexRiscv.execute_BranchPlugin_branch_src1[2]
.sym 40335 VexRiscv.execute_BranchPlugin_branch_src1[3]
.sym 40336 VexRiscv.execute_BranchPlugin_branch_src1[5]
.sym 40337 $abc$40840$n233
.sym 40338 VexRiscv.execute_BranchPlugin_branch_src1[1]
.sym 40340 VexRiscv.execute_BranchPlugin_branch_src1[4]
.sym 40344 VexRiscv.execute_BranchPlugin_branch_src2[4]
.sym 40346 VexRiscv.execute_BranchPlugin_branch_src2[2]
.sym 40348 VexRiscv.execute_BranchPlugin_branch_src1[6]
.sym 40350 VexRiscv.execute_BranchPlugin_branch_src2[0]
.sym 40351 VexRiscv.execute_BranchPlugin_branch_src2[1]
.sym 40354 VexRiscv.execute_BranchPlugin_branch_src2[6]
.sym 40356 VexRiscv.execute_BranchPlugin_branch_src2[3]
.sym 40357 VexRiscv.execute_BranchPlugin_branch_src1[0]
.sym 40358 $auto$alumacc.cc:474:replace_alu$4060.C[1]
.sym 40360 VexRiscv.execute_BranchPlugin_branch_src2[0]
.sym 40361 VexRiscv.execute_BranchPlugin_branch_src1[0]
.sym 40364 $auto$alumacc.cc:474:replace_alu$4060.C[2]
.sym 40366 VexRiscv.execute_BranchPlugin_branch_src2[1]
.sym 40367 VexRiscv.execute_BranchPlugin_branch_src1[1]
.sym 40368 $auto$alumacc.cc:474:replace_alu$4060.C[1]
.sym 40370 $auto$alumacc.cc:474:replace_alu$4060.C[3]
.sym 40372 VexRiscv.execute_BranchPlugin_branch_src1[2]
.sym 40373 VexRiscv.execute_BranchPlugin_branch_src2[2]
.sym 40374 $auto$alumacc.cc:474:replace_alu$4060.C[2]
.sym 40376 $auto$alumacc.cc:474:replace_alu$4060.C[4]
.sym 40378 VexRiscv.execute_BranchPlugin_branch_src1[3]
.sym 40379 VexRiscv.execute_BranchPlugin_branch_src2[3]
.sym 40380 $auto$alumacc.cc:474:replace_alu$4060.C[3]
.sym 40382 $auto$alumacc.cc:474:replace_alu$4060.C[5]
.sym 40384 VexRiscv.execute_BranchPlugin_branch_src1[4]
.sym 40385 VexRiscv.execute_BranchPlugin_branch_src2[4]
.sym 40386 $auto$alumacc.cc:474:replace_alu$4060.C[4]
.sym 40388 $auto$alumacc.cc:474:replace_alu$4060.C[6]
.sym 40390 VexRiscv.execute_BranchPlugin_branch_src2[5]
.sym 40391 VexRiscv.execute_BranchPlugin_branch_src1[5]
.sym 40392 $auto$alumacc.cc:474:replace_alu$4060.C[5]
.sym 40394 $auto$alumacc.cc:474:replace_alu$4060.C[7]
.sym 40396 VexRiscv.execute_BranchPlugin_branch_src2[6]
.sym 40397 VexRiscv.execute_BranchPlugin_branch_src1[6]
.sym 40398 $auto$alumacc.cc:474:replace_alu$4060.C[6]
.sym 40400 $auto$alumacc.cc:474:replace_alu$4060.C[8]
.sym 40402 VexRiscv.execute_BranchPlugin_branch_src2[7]
.sym 40403 VexRiscv.execute_BranchPlugin_branch_src1[7]
.sym 40404 $auto$alumacc.cc:474:replace_alu$4060.C[7]
.sym 40405 $abc$40840$n233
.sym 40406 clk12_$glb_clk
.sym 40408 basesoc_vexriscv_dbus_adr[1]
.sym 40409 VexRiscv.execute_BranchPlugin_branch_src2[8]
.sym 40410 VexRiscv.execute_BranchPlugin_branch_src2[15]
.sym 40411 basesoc_vexriscv_dbus_adr[11]
.sym 40412 array_muxed1[2]
.sym 40413 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 40414 basesoc_vexriscv_dbus_adr[19]
.sym 40415 VexRiscv.execute_BranchPlugin_branch_src1[14]
.sym 40416 spiflash_bus_dat_r[30]
.sym 40417 VexRiscv.DBusSimplePlugin_redoBranch_payload[20]
.sym 40420 $abc$40840$n5311
.sym 40421 VexRiscv._zz_287_[4]
.sym 40422 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 40423 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 40424 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 40425 count[15]
.sym 40426 VexRiscv._zz_287_[3]
.sym 40427 $abc$40840$n235
.sym 40428 basesoc_vexriscv_ibus_adr[6]
.sym 40429 VexRiscv._zz_321_[6]
.sym 40430 VexRiscv.execute_BranchPlugin_branch_src1[2]
.sym 40431 $abc$40840$n235
.sym 40432 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 40433 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 40434 VexRiscv._zz_286_[1]
.sym 40435 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 40436 VexRiscv._zz_286_[8]
.sym 40437 VexRiscv.execute_BranchPlugin_branch_src2[1]
.sym 40439 VexRiscv._zz_170_[1]
.sym 40440 VexRiscv._zz_41_[23]
.sym 40441 VexRiscv._zz_287_[2]
.sym 40442 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 40444 $auto$alumacc.cc:474:replace_alu$4060.C[8]
.sym 40451 $abc$40840$n233
.sym 40453 VexRiscv.execute_BranchPlugin_branch_src2[14]
.sym 40454 VexRiscv.execute_BranchPlugin_branch_src1[13]
.sym 40455 VexRiscv.execute_BranchPlugin_branch_src1[10]
.sym 40457 VexRiscv.execute_BranchPlugin_branch_src1[15]
.sym 40459 VexRiscv.execute_BranchPlugin_branch_src2[10]
.sym 40460 VexRiscv.execute_BranchPlugin_branch_src1[9]
.sym 40461 VexRiscv.execute_BranchPlugin_branch_src2[9]
.sym 40462 VexRiscv.execute_BranchPlugin_branch_src1[11]
.sym 40466 VexRiscv.execute_BranchPlugin_branch_src2[8]
.sym 40467 VexRiscv.execute_BranchPlugin_branch_src2[15]
.sym 40468 VexRiscv.execute_BranchPlugin_branch_src2[12]
.sym 40470 VexRiscv.execute_BranchPlugin_branch_src2[11]
.sym 40471 VexRiscv.execute_BranchPlugin_branch_src1[12]
.sym 40472 VexRiscv.execute_BranchPlugin_branch_src1[14]
.sym 40476 VexRiscv.execute_BranchPlugin_branch_src1[8]
.sym 40480 VexRiscv.execute_BranchPlugin_branch_src2[13]
.sym 40481 $auto$alumacc.cc:474:replace_alu$4060.C[9]
.sym 40483 VexRiscv.execute_BranchPlugin_branch_src2[8]
.sym 40484 VexRiscv.execute_BranchPlugin_branch_src1[8]
.sym 40485 $auto$alumacc.cc:474:replace_alu$4060.C[8]
.sym 40487 $auto$alumacc.cc:474:replace_alu$4060.C[10]
.sym 40489 VexRiscv.execute_BranchPlugin_branch_src1[9]
.sym 40490 VexRiscv.execute_BranchPlugin_branch_src2[9]
.sym 40491 $auto$alumacc.cc:474:replace_alu$4060.C[9]
.sym 40493 $auto$alumacc.cc:474:replace_alu$4060.C[11]
.sym 40495 VexRiscv.execute_BranchPlugin_branch_src2[10]
.sym 40496 VexRiscv.execute_BranchPlugin_branch_src1[10]
.sym 40497 $auto$alumacc.cc:474:replace_alu$4060.C[10]
.sym 40499 $auto$alumacc.cc:474:replace_alu$4060.C[12]
.sym 40501 VexRiscv.execute_BranchPlugin_branch_src1[11]
.sym 40502 VexRiscv.execute_BranchPlugin_branch_src2[11]
.sym 40503 $auto$alumacc.cc:474:replace_alu$4060.C[11]
.sym 40505 $auto$alumacc.cc:474:replace_alu$4060.C[13]
.sym 40507 VexRiscv.execute_BranchPlugin_branch_src2[12]
.sym 40508 VexRiscv.execute_BranchPlugin_branch_src1[12]
.sym 40509 $auto$alumacc.cc:474:replace_alu$4060.C[12]
.sym 40511 $auto$alumacc.cc:474:replace_alu$4060.C[14]
.sym 40513 VexRiscv.execute_BranchPlugin_branch_src2[13]
.sym 40514 VexRiscv.execute_BranchPlugin_branch_src1[13]
.sym 40515 $auto$alumacc.cc:474:replace_alu$4060.C[13]
.sym 40517 $auto$alumacc.cc:474:replace_alu$4060.C[15]
.sym 40519 VexRiscv.execute_BranchPlugin_branch_src1[14]
.sym 40520 VexRiscv.execute_BranchPlugin_branch_src2[14]
.sym 40521 $auto$alumacc.cc:474:replace_alu$4060.C[14]
.sym 40523 $auto$alumacc.cc:474:replace_alu$4060.C[16]
.sym 40525 VexRiscv.execute_BranchPlugin_branch_src2[15]
.sym 40526 VexRiscv.execute_BranchPlugin_branch_src1[15]
.sym 40527 $auto$alumacc.cc:474:replace_alu$4060.C[15]
.sym 40528 $abc$40840$n233
.sym 40529 clk12_$glb_clk
.sym 40531 $abc$40840$n6670_1
.sym 40532 $abc$40840$n6672
.sym 40533 $abc$40840$n5251
.sym 40534 $abc$40840$n6667_1
.sym 40535 basesoc_timer0_reload_storage[25]
.sym 40536 VexRiscv.execute_BranchPlugin_branch_src2[11]
.sym 40537 VexRiscv.execute_BranchPlugin_branch_src2[16]
.sym 40538 $abc$40840$n5247_1
.sym 40539 $abc$40840$n8284
.sym 40542 $abc$40840$n8284
.sym 40543 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 40544 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 40545 $abc$40840$n233
.sym 40546 VexRiscv._zz_32_[1]
.sym 40547 $abc$40840$n4354
.sym 40548 $abc$40840$n3925
.sym 40549 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 40550 $abc$40840$n2484
.sym 40551 basesoc_vexriscv_ibus_adr[21]
.sym 40552 $abc$40840$n4361_1
.sym 40553 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 40554 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 40555 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 40556 $abc$40840$n4422
.sym 40557 VexRiscv.execute_BranchPlugin_branch_src1[20]
.sym 40559 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 40560 basesoc_dat_w[1]
.sym 40561 VexRiscv._zz_151_[14]
.sym 40564 VexRiscv._zz_41_[3]
.sym 40565 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 40566 VexRiscv.DBusSimplePlugin_redoBranch_payload[29]
.sym 40567 $auto$alumacc.cc:474:replace_alu$4060.C[16]
.sym 40572 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 40574 $abc$40840$n233
.sym 40575 VexRiscv.execute_BranchPlugin_branch_src1[20]
.sym 40580 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 40584 VexRiscv.execute_BranchPlugin_branch_src2[18]
.sym 40586 VexRiscv.execute_BranchPlugin_branch_src2[19]
.sym 40587 VexRiscv.execute_BranchPlugin_branch_src1[22]
.sym 40588 VexRiscv.execute_BranchPlugin_branch_src1[18]
.sym 40589 VexRiscv.execute_BranchPlugin_branch_src1[21]
.sym 40590 VexRiscv.execute_BranchPlugin_branch_src1[17]
.sym 40591 VexRiscv.execute_BranchPlugin_branch_src1[23]
.sym 40592 VexRiscv.execute_BranchPlugin_branch_src1[19]
.sym 40597 VexRiscv.execute_BranchPlugin_branch_src1[16]
.sym 40598 VexRiscv.execute_BranchPlugin_branch_src2[17]
.sym 40602 VexRiscv.execute_BranchPlugin_branch_src2[16]
.sym 40604 $auto$alumacc.cc:474:replace_alu$4060.C[17]
.sym 40606 VexRiscv.execute_BranchPlugin_branch_src2[16]
.sym 40607 VexRiscv.execute_BranchPlugin_branch_src1[16]
.sym 40608 $auto$alumacc.cc:474:replace_alu$4060.C[16]
.sym 40610 $auto$alumacc.cc:474:replace_alu$4060.C[18]
.sym 40612 VexRiscv.execute_BranchPlugin_branch_src1[17]
.sym 40613 VexRiscv.execute_BranchPlugin_branch_src2[17]
.sym 40614 $auto$alumacc.cc:474:replace_alu$4060.C[17]
.sym 40616 $auto$alumacc.cc:474:replace_alu$4060.C[19]
.sym 40618 VexRiscv.execute_BranchPlugin_branch_src2[18]
.sym 40619 VexRiscv.execute_BranchPlugin_branch_src1[18]
.sym 40620 $auto$alumacc.cc:474:replace_alu$4060.C[18]
.sym 40622 $auto$alumacc.cc:474:replace_alu$4060.C[20]
.sym 40624 VexRiscv.execute_BranchPlugin_branch_src1[19]
.sym 40625 VexRiscv.execute_BranchPlugin_branch_src2[19]
.sym 40626 $auto$alumacc.cc:474:replace_alu$4060.C[19]
.sym 40628 $auto$alumacc.cc:474:replace_alu$4060.C[21]
.sym 40630 VexRiscv.execute_BranchPlugin_branch_src1[20]
.sym 40631 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 40632 $auto$alumacc.cc:474:replace_alu$4060.C[20]
.sym 40634 $auto$alumacc.cc:474:replace_alu$4060.C[22]
.sym 40636 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 40637 VexRiscv.execute_BranchPlugin_branch_src1[21]
.sym 40638 $auto$alumacc.cc:474:replace_alu$4060.C[21]
.sym 40640 $auto$alumacc.cc:474:replace_alu$4060.C[23]
.sym 40642 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 40643 VexRiscv.execute_BranchPlugin_branch_src1[22]
.sym 40644 $auto$alumacc.cc:474:replace_alu$4060.C[22]
.sym 40646 $auto$alumacc.cc:474:replace_alu$4060.C[24]
.sym 40648 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 40649 VexRiscv.execute_BranchPlugin_branch_src1[23]
.sym 40650 $auto$alumacc.cc:474:replace_alu$4060.C[23]
.sym 40651 $abc$40840$n233
.sym 40652 clk12_$glb_clk
.sym 40654 $abc$40840$n6668_1
.sym 40655 $abc$40840$n5491
.sym 40656 VexRiscv.execute_BranchPlugin_branch_src2[1]
.sym 40657 $abc$40840$n5479
.sym 40658 VexRiscv.execute_to_memory_BRANCH_DO
.sym 40659 VexRiscv.execute_BranchPlugin_branch_src1[31]
.sym 40660 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 40661 $abc$40840$n5224
.sym 40662 VexRiscv._zz_41_[10]
.sym 40663 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 40666 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 40667 $abc$40840$n235
.sym 40668 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 40669 VexRiscv.decode_to_execute_RS2[31]
.sym 40670 $abc$40840$n3932
.sym 40671 VexRiscv._zz_32_[0]
.sym 40672 $abc$40840$n4212
.sym 40673 VexRiscv._zz_285_[3]
.sym 40676 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 40677 $abc$40840$n5484_1
.sym 40678 $abc$40840$n4466_1
.sym 40679 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 40680 VexRiscv._zz_285_[2]
.sym 40681 sys_rst
.sym 40682 VexRiscv.CsrPlugin_mstatus_MIE
.sym 40683 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 40684 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 40685 $abc$40840$n4466_1
.sym 40686 VexRiscv.execute_BranchPlugin_branch_src1[24]
.sym 40687 $abc$40840$n4361_1
.sym 40688 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 40690 $auto$alumacc.cc:474:replace_alu$4060.C[24]
.sym 40699 VexRiscv.execute_BranchPlugin_branch_src1[25]
.sym 40704 VexRiscv.execute_BranchPlugin_branch_src1[30]
.sym 40706 $abc$40840$n233
.sym 40708 VexRiscv.execute_BranchPlugin_branch_src1[27]
.sym 40711 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 40712 VexRiscv.execute_BranchPlugin_branch_src1[24]
.sym 40715 VexRiscv.execute_BranchPlugin_branch_src1[28]
.sym 40719 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 40721 VexRiscv.execute_BranchPlugin_branch_src1[29]
.sym 40723 VexRiscv.execute_BranchPlugin_branch_src1[26]
.sym 40724 VexRiscv.execute_BranchPlugin_branch_src1[31]
.sym 40727 $auto$alumacc.cc:474:replace_alu$4060.C[25]
.sym 40729 VexRiscv.execute_BranchPlugin_branch_src1[24]
.sym 40730 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 40731 $auto$alumacc.cc:474:replace_alu$4060.C[24]
.sym 40733 $auto$alumacc.cc:474:replace_alu$4060.C[26]
.sym 40735 VexRiscv.execute_BranchPlugin_branch_src1[25]
.sym 40736 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 40737 $auto$alumacc.cc:474:replace_alu$4060.C[25]
.sym 40739 $auto$alumacc.cc:474:replace_alu$4060.C[27]
.sym 40741 VexRiscv.execute_BranchPlugin_branch_src1[26]
.sym 40742 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 40743 $auto$alumacc.cc:474:replace_alu$4060.C[26]
.sym 40745 $auto$alumacc.cc:474:replace_alu$4060.C[28]
.sym 40747 VexRiscv.execute_BranchPlugin_branch_src1[27]
.sym 40748 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 40749 $auto$alumacc.cc:474:replace_alu$4060.C[27]
.sym 40751 $auto$alumacc.cc:474:replace_alu$4060.C[29]
.sym 40753 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 40754 VexRiscv.execute_BranchPlugin_branch_src1[28]
.sym 40755 $auto$alumacc.cc:474:replace_alu$4060.C[28]
.sym 40757 $auto$alumacc.cc:474:replace_alu$4060.C[30]
.sym 40759 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 40760 VexRiscv.execute_BranchPlugin_branch_src1[29]
.sym 40761 $auto$alumacc.cc:474:replace_alu$4060.C[29]
.sym 40763 $auto$alumacc.cc:474:replace_alu$4060.C[31]
.sym 40765 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 40766 VexRiscv.execute_BranchPlugin_branch_src1[30]
.sym 40767 $auto$alumacc.cc:474:replace_alu$4060.C[30]
.sym 40771 VexRiscv.execute_BranchPlugin_branch_src1[31]
.sym 40772 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 40773 $auto$alumacc.cc:474:replace_alu$4060.C[31]
.sym 40774 $abc$40840$n233
.sym 40775 clk12_$glb_clk
.sym 40777 VexRiscv.CsrPlugin_mip_MSIP
.sym 40778 $abc$40840$n5442_1
.sym 40779 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 40780 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 40781 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 40782 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 40783 $abc$40840$n4426_1
.sym 40784 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 40785 VexRiscv.CsrPlugin_mtvec_base[12]
.sym 40786 VexRiscv.CsrPlugin_mtvec_base[4]
.sym 40789 VexRiscv._zz_192_
.sym 40790 csrbankarray_csrbank2_addr0_w[2]
.sym 40791 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 40792 VexRiscv._zz_334_
.sym 40793 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 40794 VexRiscv._zz_200_[16]
.sym 40795 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 40796 $abc$40840$n5337_1
.sym 40797 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 40798 $abc$40840$n2642
.sym 40799 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 40800 $abc$40840$n3664_1
.sym 40801 $abc$40840$n4212
.sym 40802 VexRiscv._zz_152_
.sym 40803 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 40804 basesoc_dat_w[5]
.sym 40805 VexRiscv._zz_32_[1]
.sym 40806 VexRiscv.CsrPlugin_mepc[29]
.sym 40807 $abc$40840$n2572
.sym 40809 $abc$40840$n3925
.sym 40812 VexRiscv._zz_199_[31]
.sym 40818 VexRiscv._zz_152_
.sym 40821 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 40822 VexRiscv.DBusSimplePlugin_redoBranch_payload[3]
.sym 40826 VexRiscv._zz_152_
.sym 40827 $abc$40840$n4212
.sym 40831 VexRiscv._zz_32_[1]
.sym 40836 VexRiscv.DBusSimplePlugin_redoBranch_payload[29]
.sym 40837 $abc$40840$n5249
.sym 40838 $abc$40840$n5241_1
.sym 40840 VexRiscv._zz_285_[2]
.sym 40841 VexRiscv._zz_170_[1]
.sym 40844 VexRiscv._zz_170_[0]
.sym 40845 $abc$40840$n8284
.sym 40849 $abc$40840$n5239
.sym 40851 $abc$40840$n5241_1
.sym 40852 VexRiscv._zz_152_
.sym 40853 $abc$40840$n4212
.sym 40854 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 40857 $abc$40840$n5249
.sym 40858 VexRiscv._zz_152_
.sym 40859 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 40860 $abc$40840$n4212
.sym 40863 VexRiscv.DBusSimplePlugin_redoBranch_payload[3]
.sym 40870 VexRiscv._zz_285_[2]
.sym 40871 VexRiscv._zz_152_
.sym 40872 VexRiscv._zz_32_[1]
.sym 40876 VexRiscv._zz_170_[1]
.sym 40877 VexRiscv._zz_32_[1]
.sym 40878 VexRiscv._zz_152_
.sym 40884 VexRiscv.DBusSimplePlugin_redoBranch_payload[29]
.sym 40887 $abc$40840$n5239
.sym 40888 VexRiscv._zz_152_
.sym 40889 $abc$40840$n4212
.sym 40890 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 40893 VexRiscv._zz_152_
.sym 40894 VexRiscv._zz_32_[1]
.sym 40895 VexRiscv._zz_170_[0]
.sym 40897 $abc$40840$n8284
.sym 40898 clk12_$glb_clk
.sym 40900 VexRiscv._zz_200_[15]
.sym 40901 $abc$40840$n4463_1
.sym 40902 $abc$40840$n5391_1
.sym 40903 $abc$40840$n4858_1
.sym 40904 VexRiscv._zz_200_[27]
.sym 40905 $abc$40840$n5395_1
.sym 40906 $abc$40840$n4859_1
.sym 40907 VexRiscv._zz_200_[14]
.sym 40912 VexRiscv.CsrPlugin_mepc[3]
.sym 40913 $abc$40840$n297
.sym 40914 $PACKER_VCC_NET
.sym 40915 $abc$40840$n235
.sym 40916 $abc$40840$n4825_1
.sym 40917 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 40918 VexRiscv.CsrPlugin_mepc[6]
.sym 40919 $abc$40840$n3928
.sym 40920 $abc$40840$n4382_1
.sym 40921 VexRiscv._zz_151_[4]
.sym 40922 VexRiscv.CsrPlugin_mepc[15]
.sym 40923 VexRiscv._zz_190_
.sym 40925 VexRiscv._zz_41_[23]
.sym 40926 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 40927 VexRiscv._zz_170_[1]
.sym 40928 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 40932 VexRiscv._zz_170_[1]
.sym 40941 VexRiscv._zz_41_[23]
.sym 40946 VexRiscv._zz_41_[31]
.sym 40949 VexRiscv.CsrPlugin_mtval[4]
.sym 40950 $abc$40840$n4466_1
.sym 40957 VexRiscv._zz_41_[6]
.sym 40958 $abc$40840$n4463_1
.sym 40959 $abc$40840$n233
.sym 40965 VexRiscv._zz_41_[0]
.sym 40970 VexRiscv._zz_286_[8]
.sym 40971 VexRiscv._zz_41_[3]
.sym 40975 VexRiscv._zz_41_[31]
.sym 40983 VexRiscv._zz_41_[6]
.sym 40993 VexRiscv._zz_286_[8]
.sym 40999 VexRiscv._zz_41_[3]
.sym 41004 VexRiscv.CsrPlugin_mtval[4]
.sym 41006 $abc$40840$n4463_1
.sym 41007 $abc$40840$n4466_1
.sym 41010 VexRiscv._zz_41_[23]
.sym 41018 VexRiscv._zz_41_[0]
.sym 41020 $abc$40840$n233
.sym 41021 clk12_$glb_clk
.sym 41024 VexRiscv.CsrPlugin_mepc[27]
.sym 41025 VexRiscv.CsrPlugin_mepc[29]
.sym 41028 VexRiscv.CsrPlugin_mepc[31]
.sym 41029 $abc$40840$n5399_1
.sym 41032 VexRiscv._zz_41_[28]
.sym 41035 VexRiscv.CsrPlugin_mtval[15]
.sym 41036 basesoc_uart_phy_tx_reg[0]
.sym 41037 user_btn1
.sym 41039 serial_rx
.sym 41040 waittimer1_count[13]
.sym 41041 $abc$40840$n4351
.sym 41042 VexRiscv._zz_41_[31]
.sym 41043 VexRiscv._zz_200_[4]
.sym 41044 waittimer1_count[8]
.sym 41045 VexRiscv.CsrPlugin_mepc[10]
.sym 41046 $abc$40840$n4464
.sym 41057 VexRiscv._zz_41_[3]
.sym 41065 VexRiscv.DBusSimplePlugin_redoBranch_payload[6]
.sym 41069 VexRiscv.DBusSimplePlugin_redoBranch_payload[1]
.sym 41070 VexRiscv.DBusSimplePlugin_redoBranch_payload[23]
.sym 41072 VexRiscv.DBusSimplePlugin_redoBranch_payload[31]
.sym 41075 $abc$40840$n8284
.sym 41098 VexRiscv.DBusSimplePlugin_redoBranch_payload[1]
.sym 41103 VexRiscv.DBusSimplePlugin_redoBranch_payload[6]
.sym 41121 VexRiscv.DBusSimplePlugin_redoBranch_payload[23]
.sym 41141 VexRiscv.DBusSimplePlugin_redoBranch_payload[31]
.sym 41143 $abc$40840$n8284
.sym 41144 clk12_$glb_clk
.sym 41159 $abc$40840$n2572
.sym 41163 $abc$40840$n2298
.sym 41165 $abc$40840$n6792
.sym 41170 $abc$40840$n5337_1
.sym 41218 clk12
.sym 41247 $abc$40840$n4934
.sym 41248 $abc$40840$n4936
.sym 41249 $abc$40840$n4938
.sym 41250 $abc$40840$n4940
.sym 41251 $abc$40840$n4942
.sym 41252 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[5]
.sym 41253 $abc$40840$n3648_1
.sym 41256 array_muxed0[11]
.sym 41257 $abc$40840$n7
.sym 41260 $abc$40840$n2283
.sym 41299 $abc$40840$n2281
.sym 41305 $abc$40840$n5
.sym 41309 basesoc_ctrl_reset_reset_r
.sym 41315 $abc$40840$n7
.sym 41317 sys_rst
.sym 41321 $abc$40840$n7
.sym 41327 basesoc_ctrl_reset_reset_r
.sym 41328 sys_rst
.sym 41363 $abc$40840$n5
.sym 41367 $abc$40840$n2281
.sym 41368 clk12_$glb_clk
.sym 41374 spiflash_bus_dat_r[27]
.sym 41375 spiflash_bus_dat_r[28]
.sym 41377 spiflash_bus_dat_r[24]
.sym 41381 VexRiscv._zz_311_
.sym 41384 $abc$40840$n5764
.sym 41385 basesoc_vexriscv_dbus_adr[1]
.sym 41386 basesoc_vexriscv_ibus_adr[0]
.sym 41387 $abc$40840$n6524
.sym 41388 $abc$40840$n6506
.sym 41389 $abc$40840$n6512
.sym 41390 $abc$40840$n13
.sym 41391 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 41393 array_muxed1[10]
.sym 41394 basesoc_dat_w[4]
.sym 41397 $abc$40840$n3
.sym 41403 basesoc_ctrl_reset_reset_r
.sym 41411 array_muxed0[10]
.sym 41418 $abc$40840$n2510
.sym 41419 csrbankarray_sel_r
.sym 41420 csrbankarray_csrbank0_leds_out0_w[1]
.sym 41424 $abc$40840$n3758
.sym 41427 $abc$40840$n3647_1
.sym 41428 csrbankarray_interface2_bank_bus_dat_r[4]
.sym 41430 $abc$40840$n3731
.sym 41434 VexRiscv._zz_193_[0]
.sym 41436 $abc$40840$n5939
.sym 41438 $abc$40840$n3731
.sym 41440 spiflash_bus_dat_r[28]
.sym 41457 array_muxed0[13]
.sym 41459 eventmanager_status_w[2]
.sym 41461 $abc$40840$n3760_1
.sym 41464 eventsourceprocess2_old_trigger
.sym 41467 $abc$40840$n3759
.sym 41468 array_muxed0[10]
.sym 41474 basesoc_adr[9]
.sym 41476 basesoc_adr[10]
.sym 41479 array_muxed0[9]
.sym 41481 basesoc_adr[13]
.sym 41484 $abc$40840$n3759
.sym 41485 basesoc_adr[9]
.sym 41486 basesoc_adr[10]
.sym 41487 basesoc_adr[13]
.sym 41490 array_muxed0[10]
.sym 41496 $abc$40840$n3759
.sym 41499 $abc$40840$n3760_1
.sym 41502 basesoc_adr[13]
.sym 41503 $abc$40840$n3759
.sym 41504 basesoc_adr[9]
.sym 41505 basesoc_adr[10]
.sym 41508 eventsourceprocess2_old_trigger
.sym 41511 eventmanager_status_w[2]
.sym 41514 eventmanager_status_w[2]
.sym 41520 array_muxed0[13]
.sym 41528 array_muxed0[9]
.sym 41531 clk12_$glb_clk
.sym 41532 sys_rst_$glb_sr
.sym 41533 csrbankarray_interface4_bank_bus_dat_r[0]
.sym 41534 $abc$40840$n3812
.sym 41535 $abc$40840$n5987
.sym 41536 $abc$40840$n5932
.sym 41537 $abc$40840$n6831_1
.sym 41538 csrbankarray_interface4_bank_bus_dat_r[4]
.sym 41539 csrbankarray_interface0_bank_bus_dat_r[2]
.sym 41540 $abc$40840$n6832
.sym 41542 $abc$40840$n2514
.sym 41545 array_muxed0[0]
.sym 41546 basesoc_dat_w[6]
.sym 41547 array_muxed0[2]
.sym 41548 $abc$40840$n6516
.sym 41549 $abc$40840$n6504
.sym 41550 VexRiscv._zz_311_
.sym 41551 $abc$40840$n3758
.sym 41552 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 41553 $abc$40840$n3813
.sym 41555 eventmanager_status_w[2]
.sym 41556 $abc$40840$n3731
.sym 41557 basesoc_timer0_load_storage[30]
.sym 41558 basesoc_timer0_value[27]
.sym 41559 spiflash_bus_dat_r[24]
.sym 41560 csrbankarray_interface4_bank_bus_dat_r[4]
.sym 41563 basesoc_ctrl_reset_reset_r
.sym 41564 basesoc_timer0_load_storage[23]
.sym 41566 $abc$40840$n5409
.sym 41567 $abc$40840$n5939
.sym 41568 $abc$40840$n6828_1
.sym 41577 $abc$40840$n5988
.sym 41578 basesoc_vexriscv_ibus_adr[2]
.sym 41579 basesoc_adr[2]
.sym 41580 basesoc_we
.sym 41581 basesoc_adr[4]
.sym 41584 $abc$40840$n3758
.sym 41585 $abc$40840$n2510
.sym 41586 $abc$40840$n3820
.sym 41587 grant
.sym 41588 basesoc_timer0_value_status[28]
.sym 41589 basesoc_ctrl_reset_reset_r
.sym 41591 $abc$40840$n5939
.sym 41592 $abc$40840$n5987
.sym 41593 basesoc_vexriscv_ibus_adr[1]
.sym 41595 basesoc_vexriscv_dbus_adr[2]
.sym 41596 $abc$40840$n3731
.sym 41598 $abc$40840$n3892_1
.sym 41599 basesoc_timer0_load_storage[28]
.sym 41600 sys_rst
.sym 41602 basesoc_vexriscv_dbus_adr[1]
.sym 41603 basesoc_adr[3]
.sym 41609 basesoc_ctrl_reset_reset_r
.sym 41613 basesoc_adr[4]
.sym 41614 basesoc_adr[3]
.sym 41615 basesoc_adr[2]
.sym 41616 $abc$40840$n3731
.sym 41619 basesoc_timer0_load_storage[28]
.sym 41620 $abc$40840$n3820
.sym 41621 $abc$40840$n5987
.sym 41622 $abc$40840$n5988
.sym 41625 basesoc_timer0_value_status[28]
.sym 41627 $abc$40840$n5939
.sym 41631 grant
.sym 41632 basesoc_vexriscv_dbus_adr[2]
.sym 41633 basesoc_vexriscv_ibus_adr[2]
.sym 41637 sys_rst
.sym 41638 $abc$40840$n3731
.sym 41639 $abc$40840$n3758
.sym 41640 basesoc_we
.sym 41643 $abc$40840$n3731
.sym 41644 sys_rst
.sym 41645 basesoc_we
.sym 41646 $abc$40840$n3892_1
.sym 41649 basesoc_vexriscv_dbus_adr[1]
.sym 41650 grant
.sym 41651 basesoc_vexriscv_ibus_adr[1]
.sym 41653 $abc$40840$n2510
.sym 41654 clk12_$glb_clk
.sym 41655 sys_rst_$glb_sr
.sym 41656 $abc$40840$n6829_1
.sym 41657 $abc$40840$n6003
.sym 41658 $abc$40840$n6002
.sym 41659 basesoc_vexriscv_ibus_adr[1]
.sym 41660 $abc$40840$n5981
.sym 41661 $abc$40840$n5982
.sym 41662 $abc$40840$n6443
.sym 41663 $abc$40840$n5938
.sym 41664 array_muxed0[2]
.sym 41665 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 41667 $abc$40840$n5738
.sym 41668 csrbankarray_csrbank3_bitbang_en0_w
.sym 41669 spram_wren0
.sym 41670 $abc$40840$n2283
.sym 41671 $abc$40840$n3734
.sym 41672 $abc$40840$n5939
.sym 41673 $abc$40840$n3728
.sym 41674 basesoc_timer0_load_storage[4]
.sym 41675 $abc$40840$n3904
.sym 41676 eventmanager_status_w[2]
.sym 41677 basesoc_dat_w[4]
.sym 41678 array_muxed1[13]
.sym 41679 $abc$40840$n5
.sym 41680 $abc$40840$n5412
.sym 41681 basesoc_timer0_reload_storage[16]
.sym 41682 $abc$40840$n2412
.sym 41683 basesoc_timer0_en_storage
.sym 41684 csrbankarray_interface6_bank_bus_dat_r[4]
.sym 41685 $PACKER_VCC_NET
.sym 41686 $abc$40840$n5944
.sym 41688 $abc$40840$n3855
.sym 41689 basesoc_adr[3]
.sym 41690 $abc$40840$n3828
.sym 41691 array_muxed0[1]
.sym 41698 VexRiscv._zz_321_[0]
.sym 41699 VexRiscv._zz_321_[0]
.sym 41700 VexRiscv._zz_193_[1]
.sym 41706 VexRiscv._zz_316_[0]
.sym 41709 VexRiscv._zz_193_[0]
.sym 41712 basesoc_timer0_value[24]
.sym 41714 VexRiscv._zz_314_[0]
.sym 41715 $abc$40840$n2447
.sym 41717 VexRiscv._zz_193_[7]
.sym 41721 VexRiscv._zz_193_[2]
.sym 41723 VexRiscv._zz_193_[3]
.sym 41725 VexRiscv._zz_193_[5]
.sym 41730 VexRiscv._zz_321_[0]
.sym 41733 VexRiscv._zz_193_[3]
.sym 41736 VexRiscv._zz_193_[0]
.sym 41738 VexRiscv._zz_321_[0]
.sym 41743 VexRiscv._zz_321_[0]
.sym 41745 VexRiscv._zz_193_[1]
.sym 41748 VexRiscv._zz_193_[2]
.sym 41751 VexRiscv._zz_321_[0]
.sym 41756 basesoc_timer0_value[24]
.sym 41760 VexRiscv._zz_321_[0]
.sym 41763 VexRiscv._zz_193_[7]
.sym 41766 VexRiscv._zz_316_[0]
.sym 41767 VexRiscv._zz_314_[0]
.sym 41772 VexRiscv._zz_193_[5]
.sym 41774 VexRiscv._zz_321_[0]
.sym 41776 $abc$40840$n2447
.sym 41777 clk12_$glb_clk
.sym 41778 sys_rst_$glb_sr
.sym 41779 $abc$40840$n6015
.sym 41780 $abc$40840$n5974
.sym 41781 VexRiscv._zz_314_[8]
.sym 41782 VexRiscv._zz_314_[10]
.sym 41783 VexRiscv._zz_314_[14]
.sym 41784 VexRiscv._zz_193_[10]
.sym 41785 VexRiscv._zz_314_[12]
.sym 41786 VexRiscv._zz_193_[11]
.sym 41788 $PACKER_GND_NET
.sym 41789 $PACKER_GND_NET
.sym 41791 basesoc_dat_w[3]
.sym 41792 $abc$40840$n128
.sym 41793 $abc$40840$n2252
.sym 41794 basesoc_vexriscv_ibus_adr[1]
.sym 41795 basesoc_adr[4]
.sym 41796 $abc$40840$n3892_1
.sym 41797 csrbankarray_interface0_bank_bus_dat_r[1]
.sym 41798 $abc$40840$n124
.sym 41799 basesoc_timer0_en_storage
.sym 41800 VexRiscv._zz_316_[10]
.sym 41801 grant
.sym 41802 $abc$40840$n2431
.sym 41803 VexRiscv._zz_193_[7]
.sym 41804 array_muxed0[5]
.sym 41806 $abc$40840$n3842
.sym 41807 VexRiscv._zz_193_[2]
.sym 41809 VexRiscv._zz_193_[3]
.sym 41810 $abc$40840$n3814
.sym 41811 VexRiscv._zz_193_[5]
.sym 41812 $abc$40840$n3647_1
.sym 41814 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 41821 VexRiscv._zz_321_[0]
.sym 41823 basesoc_uart_rx_fifo_level0[2]
.sym 41824 VexRiscv._zz_321_[0]
.sym 41827 basesoc_uart_rx_fifo_level0[3]
.sym 41828 basesoc_timer0_value[27]
.sym 41829 basesoc_uart_rx_fifo_level0[4]
.sym 41833 basesoc_uart_rx_fifo_level0[0]
.sym 41840 VexRiscv._zz_193_[15]
.sym 41843 VexRiscv._zz_193_[9]
.sym 41845 $PACKER_VCC_NET
.sym 41847 $abc$40840$n2447
.sym 41848 basesoc_uart_rx_fifo_level0[1]
.sym 41852 $nextpnr_ICESTORM_LC_5$O
.sym 41855 basesoc_uart_rx_fifo_level0[0]
.sym 41858 $auto$alumacc.cc:474:replace_alu$4027.C[2]
.sym 41860 $PACKER_VCC_NET
.sym 41861 basesoc_uart_rx_fifo_level0[1]
.sym 41864 $auto$alumacc.cc:474:replace_alu$4027.C[3]
.sym 41866 basesoc_uart_rx_fifo_level0[2]
.sym 41867 $PACKER_VCC_NET
.sym 41868 $auto$alumacc.cc:474:replace_alu$4027.C[2]
.sym 41870 $auto$alumacc.cc:474:replace_alu$4027.C[4]
.sym 41872 $PACKER_VCC_NET
.sym 41873 basesoc_uart_rx_fifo_level0[3]
.sym 41874 $auto$alumacc.cc:474:replace_alu$4027.C[3]
.sym 41877 basesoc_uart_rx_fifo_level0[4]
.sym 41879 $PACKER_VCC_NET
.sym 41880 $auto$alumacc.cc:474:replace_alu$4027.C[4]
.sym 41883 basesoc_timer0_value[27]
.sym 41890 VexRiscv._zz_193_[9]
.sym 41891 VexRiscv._zz_321_[0]
.sym 41897 VexRiscv._zz_321_[0]
.sym 41898 VexRiscv._zz_193_[15]
.sym 41899 $abc$40840$n2447
.sym 41900 clk12_$glb_clk
.sym 41901 sys_rst_$glb_sr
.sym 41902 basesoc_timer0_value[3]
.sym 41903 VexRiscv._zz_314_[18]
.sym 41904 $abc$40840$n6162_1
.sym 41905 $abc$40840$n5975
.sym 41906 $abc$40840$n5976
.sym 41907 VexRiscv._zz_314_[23]
.sym 41908 VexRiscv._zz_314_[17]
.sym 41909 $abc$40840$n5978
.sym 41911 $abc$40840$n6011
.sym 41914 basesoc_timer0_en_storage
.sym 41915 VexRiscv._zz_321_[0]
.sym 41916 $abc$40840$n3818
.sym 41917 basesoc_timer0_value[6]
.sym 41918 basesoc_timer0_value[7]
.sym 41919 $abc$40840$n5992
.sym 41920 $abc$40840$n3728
.sym 41921 basesoc_adr[4]
.sym 41922 basesoc_timer0_reload_storage[28]
.sym 41923 $abc$40840$n6854
.sym 41924 basesoc_timer0_en_storage
.sym 41925 csrbankarray_interface2_bank_bus_dat_r[7]
.sym 41926 VexRiscv._zz_193_[0]
.sym 41927 VexRiscv._zz_193_[12]
.sym 41928 user_btn0
.sym 41929 VexRiscv._zz_193_[9]
.sym 41930 basesoc_timer0_value[20]
.sym 41931 VexRiscv._zz_193_[7]
.sym 41933 spiflash_bus_dat_r[28]
.sym 41934 VexRiscv._zz_313_[0]
.sym 41935 basesoc_timer0_value[21]
.sym 41936 VexRiscv._zz_193_[11]
.sym 41937 VexRiscv._zz_193_[8]
.sym 41945 $abc$40840$n233
.sym 41946 $abc$40840$n7003
.sym 41947 $abc$40840$n7006
.sym 41949 VexRiscv._zz_311_
.sym 41950 $abc$40840$n7007
.sym 41952 basesoc_uart_rx_fifo_wrport_we
.sym 41953 $abc$40840$n7000
.sym 41954 $abc$40840$n2412
.sym 41955 $PACKER_VCC_NET
.sym 41960 basesoc_uart_rx_fifo_do_read
.sym 41962 $abc$40840$n7004
.sym 41964 VexRiscv._zz_321_[0]
.sym 41966 sys_rst
.sym 41968 $abc$40840$n7001
.sym 41970 VexRiscv._zz_193_[21]
.sym 41971 $abc$40840$n6997
.sym 41972 basesoc_uart_rx_fifo_level0[0]
.sym 41973 $abc$40840$n6998
.sym 41976 VexRiscv._zz_193_[21]
.sym 41979 VexRiscv._zz_321_[0]
.sym 41982 $abc$40840$n7007
.sym 41983 $abc$40840$n7006
.sym 41985 basesoc_uart_rx_fifo_wrport_we
.sym 41988 VexRiscv._zz_311_
.sym 41990 $abc$40840$n233
.sym 41994 $abc$40840$n7000
.sym 41995 basesoc_uart_rx_fifo_wrport_we
.sym 41997 $abc$40840$n7001
.sym 42000 basesoc_uart_rx_fifo_level0[0]
.sym 42003 $PACKER_VCC_NET
.sym 42006 $abc$40840$n6997
.sym 42008 $abc$40840$n6998
.sym 42009 basesoc_uart_rx_fifo_wrport_we
.sym 42012 basesoc_uart_rx_fifo_wrport_we
.sym 42013 sys_rst
.sym 42015 basesoc_uart_rx_fifo_do_read
.sym 42018 $abc$40840$n7004
.sym 42020 $abc$40840$n7003
.sym 42021 basesoc_uart_rx_fifo_wrport_we
.sym 42022 $abc$40840$n2412
.sym 42023 clk12_$glb_clk
.sym 42024 sys_rst_$glb_sr
.sym 42025 $abc$40840$n3840
.sym 42026 VexRiscv._zz_314_[16]
.sym 42027 VexRiscv._zz_314_[22]
.sym 42028 VexRiscv._zz_314_[19]
.sym 42029 $abc$40840$n3839
.sym 42030 VexRiscv._zz_314_[13]
.sym 42031 $abc$40840$n3841
.sym 42032 $abc$40840$n6194_1
.sym 42034 array_muxed0[11]
.sym 42035 array_muxed0[11]
.sym 42036 $abc$40840$n7
.sym 42037 $abc$40840$n3904
.sym 42038 basesoc_dat_w[6]
.sym 42040 $abc$40840$n3829
.sym 42041 basesoc_timer0_load_storage[11]
.sym 42042 basesoc_timer0_load_storage[1]
.sym 42043 $abc$40840$n2629
.sym 42044 basesoc_timer0_value[3]
.sym 42046 basesoc_timer0_reload_storage[15]
.sym 42047 basesoc_timer0_reload_storage[27]
.sym 42048 $abc$40840$n3728
.sym 42049 basesoc_timer0_value[18]
.sym 42050 basesoc_timer0_value[22]
.sym 42051 VexRiscv._zz_193_[15]
.sym 42052 VexRiscv._zz_314_[13]
.sym 42053 $abc$40840$n5409
.sym 42054 VexRiscv._zz_193_[16]
.sym 42055 $abc$40840$n2633
.sym 42056 $abc$40840$n6194_1
.sym 42057 basesoc_timer0_value[27]
.sym 42058 VexRiscv._zz_193_[17]
.sym 42059 $abc$40840$n6845
.sym 42060 VexRiscv._zz_193_[19]
.sym 42068 basesoc_timer0_value[27]
.sym 42070 $abc$40840$n5391
.sym 42072 $abc$40840$n5397
.sym 42073 $abc$40840$n5400
.sym 42075 $abc$40840$n5382
.sym 42076 $abc$40840$n5385
.sym 42077 $abc$40840$n5388
.sym 42078 VexRiscv._zz_193_[5]
.sym 42079 $abc$40840$n5394
.sym 42081 VexRiscv._zz_193_[1]
.sym 42083 basesoc_timer0_value[26]
.sym 42084 VexRiscv._zz_193_[2]
.sym 42085 VexRiscv._zz_193_[3]
.sym 42086 VexRiscv._zz_193_[0]
.sym 42089 $abc$40840$n233
.sym 42090 basesoc_timer0_value[25]
.sym 42091 VexRiscv._zz_193_[6]
.sym 42093 $abc$40840$n2633
.sym 42095 VexRiscv._zz_193_[4]
.sym 42097 basesoc_timer0_value[24]
.sym 42099 VexRiscv._zz_193_[6]
.sym 42100 $abc$40840$n233
.sym 42102 $abc$40840$n5400
.sym 42105 VexRiscv._zz_193_[5]
.sym 42106 $abc$40840$n5397
.sym 42107 $abc$40840$n233
.sym 42112 $abc$40840$n5385
.sym 42113 VexRiscv._zz_193_[1]
.sym 42114 $abc$40840$n233
.sym 42118 $abc$40840$n5388
.sym 42119 $abc$40840$n233
.sym 42120 VexRiscv._zz_193_[2]
.sym 42123 VexRiscv._zz_193_[4]
.sym 42124 $abc$40840$n233
.sym 42125 $abc$40840$n5394
.sym 42129 VexRiscv._zz_193_[3]
.sym 42130 $abc$40840$n5391
.sym 42131 $abc$40840$n233
.sym 42135 basesoc_timer0_value[27]
.sym 42136 basesoc_timer0_value[25]
.sym 42137 basesoc_timer0_value[24]
.sym 42138 basesoc_timer0_value[26]
.sym 42142 $abc$40840$n5382
.sym 42143 $abc$40840$n233
.sym 42144 VexRiscv._zz_193_[0]
.sym 42145 $abc$40840$n2633
.sym 42146 clk12_$glb_clk
.sym 42148 VexRiscv._zz_193_[12]
.sym 42149 VexRiscv._zz_193_[9]
.sym 42150 VexRiscv._zz_193_[13]
.sym 42151 $abc$40840$n5380
.sym 42152 VexRiscv._zz_193_[14]
.sym 42153 VexRiscv._zz_193_[8]
.sym 42154 $abc$40840$n5734
.sym 42155 VexRiscv._zz_193_[15]
.sym 42157 VexRiscv._zz_35_[2]
.sym 42158 $abc$40840$n2443
.sym 42160 $abc$40840$n6154
.sym 42161 $abc$40840$n3728
.sym 42162 $abc$40840$n2287
.sym 42163 VexRiscv._zz_314_[19]
.sym 42165 $abc$40840$n2447
.sym 42166 basesoc_dat_w[4]
.sym 42167 $abc$40840$n2506
.sym 42168 $abc$40840$n2435
.sym 42169 $abc$40840$n2447
.sym 42170 VexRiscv._zz_193_[5]
.sym 42171 VexRiscv._zz_314_[22]
.sym 42172 basesoc_timer0_value_status[9]
.sym 42173 basesoc_timer0_reload_storage[16]
.sym 42174 VexRiscv._zz_193_[22]
.sym 42176 VexRiscv._zz_316_[19]
.sym 42177 $PACKER_VCC_NET
.sym 42181 VexRiscv._zz_193_[21]
.sym 42182 VexRiscv._zz_193_[20]
.sym 42183 $abc$40840$n5412
.sym 42200 $abc$40840$n5744
.sym 42209 $abc$40840$n5746
.sym 42210 $abc$40840$n5740
.sym 42211 $abc$40840$n5734
.sym 42212 $abc$40840$n5738
.sym 42214 $abc$40840$n5742
.sym 42215 VexRiscv._zz_198_
.sym 42218 $abc$40840$n5748
.sym 42220 $abc$40840$n5736
.sym 42221 $auto$alumacc.cc:474:replace_alu$4072.C[1]
.sym 42223 VexRiscv._zz_198_
.sym 42224 $abc$40840$n5734
.sym 42227 $auto$alumacc.cc:474:replace_alu$4072.C[2]
.sym 42229 $abc$40840$n5736
.sym 42231 $auto$alumacc.cc:474:replace_alu$4072.C[1]
.sym 42233 $auto$alumacc.cc:474:replace_alu$4072.C[3]
.sym 42235 $abc$40840$n5738
.sym 42237 $auto$alumacc.cc:474:replace_alu$4072.C[2]
.sym 42239 $auto$alumacc.cc:474:replace_alu$4072.C[4]
.sym 42242 $abc$40840$n5740
.sym 42243 $auto$alumacc.cc:474:replace_alu$4072.C[3]
.sym 42245 $auto$alumacc.cc:474:replace_alu$4072.C[5]
.sym 42248 $abc$40840$n5742
.sym 42249 $auto$alumacc.cc:474:replace_alu$4072.C[4]
.sym 42251 $auto$alumacc.cc:474:replace_alu$4072.C[6]
.sym 42253 $abc$40840$n5744
.sym 42255 $auto$alumacc.cc:474:replace_alu$4072.C[5]
.sym 42257 $auto$alumacc.cc:474:replace_alu$4072.C[7]
.sym 42260 $abc$40840$n5746
.sym 42261 $auto$alumacc.cc:474:replace_alu$4072.C[6]
.sym 42263 $auto$alumacc.cc:474:replace_alu$4072.C[8]
.sym 42265 $abc$40840$n5748
.sym 42267 $auto$alumacc.cc:474:replace_alu$4072.C[7]
.sym 42271 VexRiscv._zz_193_[24]
.sym 42272 VexRiscv._zz_193_[18]
.sym 42273 VexRiscv._zz_193_[16]
.sym 42274 VexRiscv._zz_193_[20]
.sym 42275 VexRiscv._zz_193_[17]
.sym 42276 VexRiscv._zz_193_[19]
.sym 42277 VexRiscv._zz_193_[23]
.sym 42278 VexRiscv._zz_193_[22]
.sym 42280 $abc$40840$n2283
.sym 42281 $abc$40840$n4198
.sym 42283 $abc$40840$n6168
.sym 42284 VexRiscv._zz_194_[13]
.sym 42285 $abc$40840$n4245
.sym 42286 VexRiscv._zz_193_[7]
.sym 42287 VexRiscv._zz_193_[31]
.sym 42288 VexRiscv.CsrPlugin_mtval[24]
.sym 42289 VexRiscv._zz_316_[23]
.sym 42290 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 42291 $abc$40840$n6911
.sym 42292 VexRiscv._zz_193_[6]
.sym 42293 $abc$40840$n3708
.sym 42294 $abc$40840$n3892_1
.sym 42295 $abc$40840$n5451
.sym 42296 $abc$40840$n3647_1
.sym 42297 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 42298 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[27]
.sym 42300 basesoc_timer0_value[14]
.sym 42301 VexRiscv._zz_198_
.sym 42302 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 42303 $abc$40840$n146
.sym 42304 basesoc_uart_tx_fifo_wrport_we
.sym 42305 $abc$40840$n4379_1
.sym 42306 $abc$40840$n2443
.sym 42307 $auto$alumacc.cc:474:replace_alu$4072.C[8]
.sym 42316 $abc$40840$n5762
.sym 42318 $abc$40840$n5754
.sym 42326 $abc$40840$n5758
.sym 42333 $abc$40840$n5760
.sym 42336 $abc$40840$n5756
.sym 42337 $abc$40840$n5764
.sym 42338 $abc$40840$n5750
.sym 42339 $abc$40840$n5752
.sym 42344 $auto$alumacc.cc:474:replace_alu$4072.C[9]
.sym 42346 $abc$40840$n5750
.sym 42348 $auto$alumacc.cc:474:replace_alu$4072.C[8]
.sym 42350 $auto$alumacc.cc:474:replace_alu$4072.C[10]
.sym 42352 $abc$40840$n5752
.sym 42354 $auto$alumacc.cc:474:replace_alu$4072.C[9]
.sym 42356 $auto$alumacc.cc:474:replace_alu$4072.C[11]
.sym 42359 $abc$40840$n5754
.sym 42360 $auto$alumacc.cc:474:replace_alu$4072.C[10]
.sym 42362 $auto$alumacc.cc:474:replace_alu$4072.C[12]
.sym 42365 $abc$40840$n5756
.sym 42366 $auto$alumacc.cc:474:replace_alu$4072.C[11]
.sym 42368 $auto$alumacc.cc:474:replace_alu$4072.C[13]
.sym 42370 $abc$40840$n5758
.sym 42372 $auto$alumacc.cc:474:replace_alu$4072.C[12]
.sym 42374 $auto$alumacc.cc:474:replace_alu$4072.C[14]
.sym 42377 $abc$40840$n5760
.sym 42378 $auto$alumacc.cc:474:replace_alu$4072.C[13]
.sym 42380 $auto$alumacc.cc:474:replace_alu$4072.C[15]
.sym 42383 $abc$40840$n5762
.sym 42384 $auto$alumacc.cc:474:replace_alu$4072.C[14]
.sym 42386 $auto$alumacc.cc:474:replace_alu$4072.C[16]
.sym 42388 $abc$40840$n5764
.sym 42390 $auto$alumacc.cc:474:replace_alu$4072.C[15]
.sym 42394 basesoc_vexriscv_dbus_adr[28]
.sym 42395 waittimer0_count[6]
.sym 42396 basesoc_vexriscv_dbus_adr[25]
.sym 42397 $abc$40840$n4301_1
.sym 42398 basesoc_vexriscv_dbus_adr[18]
.sym 42399 $abc$40840$n4302
.sym 42400 $abc$40840$n4335
.sym 42401 $abc$40840$n4334_1
.sym 42402 VexRiscv.memory_MulDivIterativePlugin_div_result[8]
.sym 42404 VexRiscv._zz_285_[1]
.sym 42405 $abc$40840$n5736
.sym 42406 basesoc_timer0_value[25]
.sym 42407 VexRiscv.memory_MulDivIterativePlugin_div_result[6]
.sym 42408 $abc$40840$n2633
.sym 42409 VexRiscv._zz_193_[20]
.sym 42410 $abc$40840$n6188
.sym 42411 $abc$40840$n3615
.sym 42412 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 42413 basesoc_timer0_value[23]
.sym 42414 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 42415 $abc$40840$n2629
.sym 42416 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 42417 VexRiscv._zz_193_[16]
.sym 42418 $abc$40840$n5788
.sym 42419 $abc$40840$n5774
.sym 42420 VexRiscv._zz_151_[14]
.sym 42421 VexRiscv._zz_292_
.sym 42422 $abc$40840$n3733_1
.sym 42423 VexRiscv._zz_288_[9]
.sym 42424 basesoc_dat_w[3]
.sym 42425 spiflash_bus_dat_r[28]
.sym 42428 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 42429 $abc$40840$n5770
.sym 42430 $auto$alumacc.cc:474:replace_alu$4072.C[16]
.sym 42435 $abc$40840$n5772
.sym 42436 $abc$40840$n5770
.sym 42437 $abc$40840$n5780
.sym 42441 $abc$40840$n5766
.sym 42443 $abc$40840$n5774
.sym 42445 $abc$40840$n5768
.sym 42446 $abc$40840$n5776
.sym 42460 $abc$40840$n5778
.sym 42467 $auto$alumacc.cc:474:replace_alu$4072.C[17]
.sym 42470 $abc$40840$n5766
.sym 42471 $auto$alumacc.cc:474:replace_alu$4072.C[16]
.sym 42473 $auto$alumacc.cc:474:replace_alu$4072.C[18]
.sym 42476 $abc$40840$n5768
.sym 42477 $auto$alumacc.cc:474:replace_alu$4072.C[17]
.sym 42479 $auto$alumacc.cc:474:replace_alu$4072.C[19]
.sym 42481 $abc$40840$n5770
.sym 42483 $auto$alumacc.cc:474:replace_alu$4072.C[18]
.sym 42485 $auto$alumacc.cc:474:replace_alu$4072.C[20]
.sym 42487 $abc$40840$n5772
.sym 42489 $auto$alumacc.cc:474:replace_alu$4072.C[19]
.sym 42491 $auto$alumacc.cc:474:replace_alu$4072.C[21]
.sym 42493 $abc$40840$n5774
.sym 42495 $auto$alumacc.cc:474:replace_alu$4072.C[20]
.sym 42497 $auto$alumacc.cc:474:replace_alu$4072.C[22]
.sym 42499 $abc$40840$n5776
.sym 42501 $auto$alumacc.cc:474:replace_alu$4072.C[21]
.sym 42503 $auto$alumacc.cc:474:replace_alu$4072.C[23]
.sym 42506 $abc$40840$n5778
.sym 42507 $auto$alumacc.cc:474:replace_alu$4072.C[22]
.sym 42509 $auto$alumacc.cc:474:replace_alu$4072.C[24]
.sym 42511 $abc$40840$n5780
.sym 42513 $auto$alumacc.cc:474:replace_alu$4072.C[23]
.sym 42519 VexRiscv._zz_288_[1]
.sym 42520 VexRiscv._zz_288_[2]
.sym 42521 VexRiscv._zz_288_[3]
.sym 42522 VexRiscv._zz_288_[4]
.sym 42523 VexRiscv._zz_288_[5]
.sym 42524 VexRiscv._zz_288_[6]
.sym 42526 $abc$40840$n4764_1
.sym 42528 VexRiscv._zz_44_[1]
.sym 42529 VexRiscv._zz_316_[25]
.sym 42531 basesoc_dat_w[1]
.sym 42532 $abc$40840$n4301_1
.sym 42533 VexRiscv._zz_199_[23]
.sym 42534 VexRiscv._zz_316_[31]
.sym 42535 VexRiscv._zz_316_[27]
.sym 42536 basesoc_vexriscv_dbus_adr[28]
.sym 42537 waittimer0_count[0]
.sym 42538 VexRiscv.memory_MulDivIterativePlugin_div_result[5]
.sym 42539 $abc$40840$n5772
.sym 42540 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 42541 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 42542 VexRiscv._zz_151_[3]
.sym 42544 $abc$40840$n5790
.sym 42545 $abc$40840$n3926
.sym 42546 VexRiscv._zz_194_[31]
.sym 42547 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 42548 basesoc_uart_phy_rx_reg[5]
.sym 42549 basesoc_timer0_reload_storage[30]
.sym 42550 VexRiscv._zz_160_
.sym 42551 VexRiscv._zz_199_[25]
.sym 42552 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 42553 $auto$alumacc.cc:474:replace_alu$4072.C[24]
.sym 42560 $abc$40840$n5782
.sym 42564 $abc$40840$n5792
.sym 42565 $abc$40840$n5784
.sym 42568 $abc$40840$n5790
.sym 42575 $abc$40840$n5796
.sym 42576 $abc$40840$n5794
.sym 42577 $abc$40840$n5786
.sym 42578 $abc$40840$n5788
.sym 42590 $auto$alumacc.cc:474:replace_alu$4072.C[25]
.sym 42593 $abc$40840$n5782
.sym 42594 $auto$alumacc.cc:474:replace_alu$4072.C[24]
.sym 42596 $auto$alumacc.cc:474:replace_alu$4072.C[26]
.sym 42599 $abc$40840$n5784
.sym 42600 $auto$alumacc.cc:474:replace_alu$4072.C[25]
.sym 42602 $auto$alumacc.cc:474:replace_alu$4072.C[27]
.sym 42604 $abc$40840$n5786
.sym 42606 $auto$alumacc.cc:474:replace_alu$4072.C[26]
.sym 42608 $auto$alumacc.cc:474:replace_alu$4072.C[28]
.sym 42610 $abc$40840$n5788
.sym 42612 $auto$alumacc.cc:474:replace_alu$4072.C[27]
.sym 42614 $auto$alumacc.cc:474:replace_alu$4072.C[29]
.sym 42616 $abc$40840$n5790
.sym 42618 $auto$alumacc.cc:474:replace_alu$4072.C[28]
.sym 42620 $auto$alumacc.cc:474:replace_alu$4072.C[30]
.sym 42622 $abc$40840$n5792
.sym 42624 $auto$alumacc.cc:474:replace_alu$4072.C[29]
.sym 42626 $auto$alumacc.cc:474:replace_alu$4072.C[31]
.sym 42629 $abc$40840$n5794
.sym 42630 $auto$alumacc.cc:474:replace_alu$4072.C[30]
.sym 42632 $auto$alumacc.cc:474:replace_alu$4072.C[32]
.sym 42635 $abc$40840$n5796
.sym 42636 $auto$alumacc.cc:474:replace_alu$4072.C[31]
.sym 42640 VexRiscv._zz_288_[7]
.sym 42641 VexRiscv._zz_288_[8]
.sym 42642 VexRiscv._zz_288_[9]
.sym 42643 VexRiscv._zz_288_[10]
.sym 42644 VexRiscv._zz_288_[11]
.sym 42645 VexRiscv._zz_288_[12]
.sym 42646 VexRiscv._zz_288_[13]
.sym 42647 VexRiscv._zz_288_[14]
.sym 42649 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]
.sym 42650 VexRiscv._zz_44_[0]
.sym 42651 $abc$40840$n4053
.sym 42652 VexRiscv.execute_to_memory_IS_DIV
.sym 42653 basesoc_vexriscv_ibus_adr[5]
.sym 42654 basesoc_adr[3]
.sym 42655 VexRiscv.decode_to_execute_RS2[11]
.sym 42656 VexRiscv._zz_194_[29]
.sym 42658 $abc$40840$n5053
.sym 42659 $PACKER_VCC_NET
.sym 42660 waittimer0_count[10]
.sym 42661 VexRiscv._zz_193_[30]
.sym 42662 $abc$40840$n3711
.sym 42663 VexRiscv._zz_328_
.sym 42664 VexRiscv._zz_199_[24]
.sym 42665 $abc$40840$n4183
.sym 42666 VexRiscv._zz_291_[7]
.sym 42667 VexRiscv.execute_to_memory_IS_DIV
.sym 42668 VexRiscv._zz_288_[3]
.sym 42669 basesoc_timer0_reload_storage[16]
.sym 42673 $PACKER_VCC_NET
.sym 42674 $PACKER_VCC_NET
.sym 42676 $auto$alumacc.cc:474:replace_alu$4072.C[32]
.sym 42681 $abc$40840$n4183
.sym 42682 VexRiscv._zz_199_[24]
.sym 42685 $abc$40840$n4245
.sym 42691 VexRiscv._zz_292_
.sym 42692 VexRiscv._zz_151_[14]
.sym 42693 VexRiscv._zz_194_[1]
.sym 42695 VexRiscv._zz_316_[0]
.sym 42697 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 42700 VexRiscv._zz_198_
.sym 42702 VexRiscv._zz_170_[1]
.sym 42703 VexRiscv._zz_199_[15]
.sym 42704 VexRiscv._zz_288_[14]
.sym 42708 $abc$40840$n233
.sym 42709 $abc$40840$n5798
.sym 42711 VexRiscv._zz_199_[25]
.sym 42715 $abc$40840$n5798
.sym 42717 $auto$alumacc.cc:474:replace_alu$4072.C[32]
.sym 42720 VexRiscv._zz_198_
.sym 42721 VexRiscv._zz_199_[15]
.sym 42727 VexRiscv._zz_199_[24]
.sym 42729 VexRiscv._zz_198_
.sym 42733 $abc$40840$n4183
.sym 42734 VexRiscv._zz_292_
.sym 42738 $abc$40840$n4245
.sym 42739 VexRiscv._zz_194_[1]
.sym 42741 VexRiscv._zz_316_[0]
.sym 42746 VexRiscv._zz_170_[1]
.sym 42750 VexRiscv._zz_151_[14]
.sym 42752 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 42753 VexRiscv._zz_288_[14]
.sym 42756 VexRiscv._zz_198_
.sym 42758 VexRiscv._zz_199_[25]
.sym 42760 $abc$40840$n233
.sym 42761 clk12_$glb_clk
.sym 42763 VexRiscv._zz_288_[15]
.sym 42764 VexRiscv._zz_288_[16]
.sym 42765 VexRiscv._zz_288_[17]
.sym 42766 VexRiscv._zz_288_[18]
.sym 42767 VexRiscv._zz_288_[19]
.sym 42768 VexRiscv._zz_288_[20]
.sym 42769 VexRiscv._zz_288_[21]
.sym 42770 VexRiscv._zz_288_[22]
.sym 42771 $abc$40840$n4986_1
.sym 42773 $abc$40840$n152
.sym 42774 $abc$40840$n4106
.sym 42775 VexRiscv._zz_151_[10]
.sym 42776 waittimer0_count[0]
.sym 42777 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 42778 VexRiscv._zz_321_[6]
.sym 42779 VexRiscv._zz_291_[9]
.sym 42780 VexRiscv._zz_291_[13]
.sym 42781 VexRiscv._zz_194_[1]
.sym 42782 $abc$40840$n5010
.sym 42783 VexRiscv._zz_151_[9]
.sym 42784 VexRiscv._zz_288_[8]
.sym 42785 VexRiscv._zz_151_[12]
.sym 42787 basesoc_ctrl_reset_reset_r
.sym 42788 basesoc_timer0_value[14]
.sym 42789 VexRiscv._zz_199_[15]
.sym 42790 VexRiscv._zz_151_[15]
.sym 42791 VexRiscv._zz_151_[11]
.sym 42792 $abc$40840$n3647_1
.sym 42793 VexRiscv._zz_198_
.sym 42794 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 42795 $abc$40840$n5798
.sym 42796 VexRiscv._zz_291_[4]
.sym 42797 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[27]
.sym 42798 $abc$40840$n2443
.sym 42807 basesoc_dat_w[6]
.sym 42809 VexRiscv._zz_151_[16]
.sym 42810 $abc$40840$n4138
.sym 42812 VexRiscv._zz_151_[20]
.sym 42815 $abc$40840$n4123
.sym 42822 $abc$40840$n2443
.sym 42825 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 42828 $abc$40840$n4201
.sym 42829 VexRiscv._zz_288_[16]
.sym 42830 $abc$40840$n4103
.sym 42833 VexRiscv._zz_288_[20]
.sym 42834 VexRiscv._zz_292_
.sym 42835 $abc$40840$n4106
.sym 42838 VexRiscv._zz_292_
.sym 42840 $abc$40840$n4103
.sym 42843 VexRiscv._zz_292_
.sym 42846 $abc$40840$n4123
.sym 42850 VexRiscv._zz_292_
.sym 42851 $abc$40840$n4106
.sym 42855 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 42857 VexRiscv._zz_151_[20]
.sym 42858 VexRiscv._zz_288_[20]
.sym 42864 basesoc_dat_w[6]
.sym 42867 VexRiscv._zz_292_
.sym 42869 $abc$40840$n4201
.sym 42873 VexRiscv._zz_288_[16]
.sym 42874 VexRiscv._zz_151_[16]
.sym 42876 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 42879 VexRiscv._zz_292_
.sym 42882 $abc$40840$n4138
.sym 42883 $abc$40840$n2443
.sym 42884 clk12_$glb_clk
.sym 42885 sys_rst_$glb_sr
.sym 42886 VexRiscv._zz_288_[23]
.sym 42887 VexRiscv._zz_288_[24]
.sym 42888 VexRiscv._zz_288_[25]
.sym 42889 VexRiscv._zz_288_[26]
.sym 42890 VexRiscv._zz_288_[27]
.sym 42891 VexRiscv._zz_288_[28]
.sym 42892 VexRiscv._zz_288_[29]
.sym 42893 VexRiscv._zz_288_[30]
.sym 42896 VexRiscv._zz_321_[6]
.sym 42897 basesoc_vexriscv_dbus_adr[1]
.sym 42898 VexRiscv._zz_151_[20]
.sym 42900 $abc$40840$n4593_1
.sym 42901 VexRiscv._zz_151_[21]
.sym 42902 VexRiscv._zz_291_[17]
.sym 42903 VexRiscv._zz_291_[18]
.sym 42904 basesoc_uart_tx_fifo_level0[0]
.sym 42905 $abc$40840$n3855
.sym 42906 basesoc_uart_phy_storage[12]
.sym 42907 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 42909 $abc$40840$n5305
.sym 42910 VexRiscv._zz_151_[22]
.sym 42911 VexRiscv._zz_291_[20]
.sym 42912 VexRiscv._zz_151_[14]
.sym 42913 spiflash_bus_dat_r[28]
.sym 42914 VexRiscv._zz_170_[0]
.sym 42915 VexRiscv._zz_151_[25]
.sym 42916 $abc$40840$n4939
.sym 42917 VexRiscv._zz_151_[18]
.sym 42918 VexRiscv._zz_288_[21]
.sym 42919 VexRiscv._zz_291_[29]
.sym 42920 VexRiscv._zz_292_
.sym 42921 VexRiscv._zz_198_
.sym 42927 VexRiscv._zz_288_[15]
.sym 42935 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 42937 $abc$40840$n4130
.sym 42941 $abc$40840$n4193
.sym 42943 VexRiscv._zz_151_[26]
.sym 42946 VexRiscv._zz_292_
.sym 42947 VexRiscv._zz_151_[30]
.sym 42948 $abc$40840$n4198
.sym 42950 VexRiscv._zz_288_[30]
.sym 42951 VexRiscv._zz_151_[28]
.sym 42954 VexRiscv._zz_288_[26]
.sym 42956 VexRiscv._zz_288_[28]
.sym 42957 VexRiscv._zz_151_[15]
.sym 42958 $abc$40840$n4110
.sym 42961 VexRiscv._zz_292_
.sym 42963 $abc$40840$n4198
.sym 42966 VexRiscv._zz_292_
.sym 42968 $abc$40840$n4193
.sym 42973 VexRiscv._zz_288_[30]
.sym 42974 VexRiscv._zz_151_[30]
.sym 42975 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 42978 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 42979 VexRiscv._zz_288_[15]
.sym 42980 VexRiscv._zz_151_[15]
.sym 42985 $abc$40840$n4130
.sym 42987 VexRiscv._zz_292_
.sym 42990 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 42992 VexRiscv._zz_151_[28]
.sym 42993 VexRiscv._zz_288_[28]
.sym 42996 $abc$40840$n4110
.sym 42999 VexRiscv._zz_292_
.sym 43003 VexRiscv._zz_151_[26]
.sym 43004 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 43005 VexRiscv._zz_288_[26]
.sym 43009 VexRiscv._zz_288_[31]
.sym 43010 VexRiscv._zz_291_[24]
.sym 43011 $abc$40840$n3647_1
.sym 43012 VexRiscv._zz_292_
.sym 43013 VexRiscv._zz_291_[4]
.sym 43014 VexRiscv._zz_291_[25]
.sym 43015 VexRiscv._zz_291_[23]
.sym 43016 $abc$40840$n4789_1
.sym 43017 $abc$40840$n6753_1
.sym 43019 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 43020 VexRiscv._zz_152_
.sym 43021 VexRiscv._zz_129_[2]
.sym 43022 VexRiscv._zz_199_[26]
.sym 43023 $abc$40840$n4378
.sym 43024 basesoc_dat_w[7]
.sym 43025 $abc$40840$n4130
.sym 43026 VexRiscv._zz_129_[7]
.sym 43027 VexRiscv._zz_151_[28]
.sym 43028 basesoc_vexriscv_dbus_adr[16]
.sym 43029 VexRiscv._zz_47_[1]
.sym 43030 $abc$40840$n5690
.sym 43031 VexRiscv._zz_291_[26]
.sym 43033 VexRiscv.decode_to_execute_IS_DIV
.sym 43034 VexRiscv.decode_to_execute_RS2[12]
.sym 43035 VexRiscv._zz_199_[25]
.sym 43036 VexRiscv._zz_151_[24]
.sym 43037 VexRiscv._zz_197_
.sym 43038 $abc$40840$n4148
.sym 43039 VexRiscv._zz_151_[23]
.sym 43040 $abc$40840$n4159
.sym 43041 VexRiscv._zz_151_[3]
.sym 43042 VexRiscv._zz_194_[31]
.sym 43043 VexRiscv._zz_129_[1]
.sym 43051 VexRiscv.decode_to_execute_IS_DIV
.sym 43052 VexRiscv.decode_to_execute_IS_MUL
.sym 43053 VexRiscv._zz_198_
.sym 43055 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 43056 VexRiscv._zz_151_[27]
.sym 43062 VexRiscv._zz_288_[27]
.sym 43064 VexRiscv.decode_to_execute_RS2[18]
.sym 43066 VexRiscv._zz_199_[31]
.sym 43069 VexRiscv._zz_199_[2]
.sym 43074 VexRiscv._zz_197_
.sym 43076 $abc$40840$n4081
.sym 43077 $abc$40840$n233
.sym 43079 VexRiscv._zz_199_[1]
.sym 43081 VexRiscv.decode_to_execute_IS_RS1_SIGNED
.sym 43084 VexRiscv._zz_198_
.sym 43086 VexRiscv._zz_199_[2]
.sym 43089 VexRiscv.decode_to_execute_RS2[18]
.sym 43091 VexRiscv._zz_197_
.sym 43097 VexRiscv.decode_to_execute_IS_MUL
.sym 43098 VexRiscv._zz_197_
.sym 43101 VexRiscv.decode_to_execute_IS_DIV
.sym 43102 VexRiscv.decode_to_execute_IS_RS1_SIGNED
.sym 43103 $abc$40840$n4081
.sym 43104 VexRiscv._zz_199_[31]
.sym 43107 VexRiscv.decode_to_execute_IS_RS1_SIGNED
.sym 43108 VexRiscv.decode_to_execute_IS_DIV
.sym 43109 VexRiscv._zz_199_[31]
.sym 43110 $abc$40840$n4081
.sym 43113 VexRiscv._zz_288_[27]
.sym 43115 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 43116 VexRiscv._zz_151_[27]
.sym 43119 VexRiscv._zz_199_[1]
.sym 43122 VexRiscv._zz_198_
.sym 43128 VexRiscv.decode_to_execute_IS_MUL
.sym 43129 $abc$40840$n233
.sym 43130 clk12_$glb_clk
.sym 43132 VexRiscv._zz_197_
.sym 43133 VexRiscv._zz_291_[0]
.sym 43134 VexRiscv._zz_151_[1]
.sym 43135 VexRiscv._zz_129_[1]
.sym 43136 VexRiscv._zz_288_[0]
.sym 43137 VexRiscv._zz_199_[1]
.sym 43138 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 43139 VexRiscv._zz_135_[9]
.sym 43142 VexRiscv._zz_199_[14]
.sym 43145 basesoc_uart_phy_storage[28]
.sym 43147 VexRiscv._zz_292_
.sym 43148 $abc$40840$n5706
.sym 43149 $abc$40840$n5712
.sym 43150 VexRiscv._zz_328_
.sym 43151 $PACKER_VCC_NET
.sym 43152 $abc$40840$n4808
.sym 43153 $abc$40840$n4307_1
.sym 43154 VexRiscv._zz_135_[21]
.sym 43155 $abc$40840$n3647_1
.sym 43156 VexRiscv._zz_288_[3]
.sym 43157 VexRiscv._zz_151_[31]
.sym 43158 VexRiscv._zz_292_
.sym 43159 VexRiscv._zz_199_[1]
.sym 43160 $abc$40840$n4140
.sym 43161 VexRiscv.memory_arbitration_isValid
.sym 43162 VexRiscv._zz_199_[24]
.sym 43163 VexRiscv._zz_49_[0]
.sym 43165 $PACKER_VCC_NET
.sym 43166 VexRiscv.decode_to_execute_RS2[30]
.sym 43167 VexRiscv.decode_to_execute_IS_RS1_SIGNED
.sym 43173 VexRiscv.decode_to_execute_RS2[30]
.sym 43175 $abc$40840$n3686
.sym 43176 VexRiscv.decode_to_execute_RS2[29]
.sym 43183 $abc$40840$n4379_1
.sym 43184 $abc$40840$n4993
.sym 43185 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 43186 VexRiscv._zz_197_
.sym 43187 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 43188 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 43192 $abc$40840$n4641
.sym 43197 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 43198 VexRiscv._zz_36_[14]
.sym 43202 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 43203 $abc$40840$n4939
.sym 43204 $abc$40840$n4053
.sym 43206 VexRiscv._zz_197_
.sym 43208 VexRiscv.decode_to_execute_RS2[30]
.sym 43212 VexRiscv.decode_to_execute_RS2[29]
.sym 43213 VexRiscv._zz_197_
.sym 43218 $abc$40840$n4053
.sym 43220 $abc$40840$n3686
.sym 43224 $abc$40840$n4939
.sym 43225 VexRiscv._zz_36_[14]
.sym 43227 $abc$40840$n4993
.sym 43230 VexRiscv._zz_36_[14]
.sym 43231 $abc$40840$n4379_1
.sym 43233 $abc$40840$n4641
.sym 43238 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 43242 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 43243 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 43244 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 43245 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 43248 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 43249 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 43250 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 43251 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 43252 $abc$40840$n2592_$glb_ce
.sym 43253 clk12_$glb_clk
.sym 43255 $abc$40840$n4133
.sym 43256 basesoc_vexriscv_dbus_we
.sym 43257 VexRiscv._zz_291_[5]
.sym 43258 $abc$40840$n4159
.sym 43259 $abc$40840$n4160
.sym 43260 VexRiscv._zz_151_[2]
.sym 43261 VexRiscv._zz_151_[0]
.sym 43262 VexRiscv._zz_151_[15]
.sym 43264 $abc$40840$n4682
.sym 43265 $PACKER_GND_NET
.sym 43267 grant
.sym 43268 $abc$40840$n5726
.sym 43269 $abc$40840$n3686
.sym 43270 VexRiscv._zz_129_[1]
.sym 43271 VexRiscv._zz_193_[31]
.sym 43272 VexRiscv.lastStagePc[21]
.sym 43273 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 43274 VexRiscv._zz_41_[10]
.sym 43275 $abc$40840$n4938_1
.sym 43276 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 43278 basesoc_dat_w[3]
.sym 43279 VexRiscv._zz_287_[1]
.sym 43280 basesoc_timer0_value[14]
.sym 43281 VexRiscv._zz_199_[15]
.sym 43282 $abc$40840$n4632_1
.sym 43283 VexRiscv._zz_42_[1]
.sym 43284 VexRiscv._zz_152_
.sym 43285 VexRiscv.execute_LightShifterPlugin_isActive
.sym 43286 VexRiscv._zz_151_[15]
.sym 43287 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 43288 $abc$40840$n3935
.sym 43289 VexRiscv._zz_42_[0]
.sym 43290 VexRiscv._zz_36_[1]
.sym 43300 VexRiscv.decode_to_execute_RS2[14]
.sym 43303 VexRiscv.decode_to_execute_RS2[10]
.sym 43304 VexRiscv.decode_to_execute_RS2[12]
.sym 43306 VexRiscv.decode_to_execute_RS2[11]
.sym 43308 VexRiscv._zz_152_
.sym 43312 VexRiscv._zz_42_[1]
.sym 43315 VexRiscv._zz_42_[0]
.sym 43316 VexRiscv.decode_to_execute_RS2[17]
.sym 43317 VexRiscv.decode_to_execute_RS2[26]
.sym 43320 VexRiscv.decode_to_execute_RS2[18]
.sym 43321 VexRiscv._zz_286_[10]
.sym 43323 VexRiscv._zz_42_[0]
.sym 43326 VexRiscv.decode_to_execute_RS2[29]
.sym 43329 VexRiscv.decode_to_execute_RS2[17]
.sym 43330 VexRiscv._zz_152_
.sym 43331 VexRiscv._zz_42_[1]
.sym 43332 VexRiscv._zz_42_[0]
.sym 43335 VexRiscv._zz_152_
.sym 43336 VexRiscv._zz_42_[1]
.sym 43337 VexRiscv._zz_42_[0]
.sym 43338 VexRiscv.decode_to_execute_RS2[14]
.sym 43341 VexRiscv._zz_42_[1]
.sym 43342 VexRiscv.decode_to_execute_RS2[26]
.sym 43343 VexRiscv._zz_42_[0]
.sym 43344 VexRiscv._zz_152_
.sym 43347 VexRiscv._zz_152_
.sym 43348 VexRiscv._zz_42_[0]
.sym 43349 VexRiscv.decode_to_execute_RS2[29]
.sym 43350 VexRiscv._zz_42_[1]
.sym 43353 VexRiscv._zz_42_[1]
.sym 43354 VexRiscv.decode_to_execute_RS2[11]
.sym 43355 VexRiscv._zz_42_[0]
.sym 43356 VexRiscv._zz_152_
.sym 43359 VexRiscv._zz_152_
.sym 43360 VexRiscv._zz_42_[0]
.sym 43361 VexRiscv.decode_to_execute_RS2[12]
.sym 43362 VexRiscv._zz_42_[1]
.sym 43365 VexRiscv._zz_286_[10]
.sym 43366 VexRiscv.decode_to_execute_RS2[10]
.sym 43367 VexRiscv._zz_42_[1]
.sym 43368 VexRiscv._zz_42_[0]
.sym 43371 VexRiscv._zz_152_
.sym 43372 VexRiscv._zz_42_[1]
.sym 43373 VexRiscv.decode_to_execute_RS2[18]
.sym 43374 VexRiscv._zz_42_[0]
.sym 43378 VexRiscv._zz_42_[1]
.sym 43379 $abc$40840$n4132
.sym 43380 VexRiscv._zz_291_[31]
.sym 43381 VexRiscv._zz_42_[0]
.sym 43382 VexRiscv._zz_285_[0]
.sym 43383 VexRiscv.decode_to_execute_RS2[15]
.sym 43384 VexRiscv._zz_287_[1]
.sym 43385 VexRiscv._zz_199_[15]
.sym 43386 $abc$40840$n4363
.sym 43388 VexRiscv._zz_286_[2]
.sym 43389 VexRiscv._zz_151_[31]
.sym 43392 $abc$40840$n2629
.sym 43393 VexRiscv._zz_285_[2]
.sym 43394 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 43395 VexRiscv._zz_151_[15]
.sym 43396 $abc$40840$n3615
.sym 43397 basesoc_adr[2]
.sym 43398 $abc$40840$n2629
.sym 43399 VexRiscv._zz_321_[20]
.sym 43400 VexRiscv._zz_321_[0]
.sym 43401 $abc$40840$n4790
.sym 43402 $abc$40840$n4939
.sym 43403 VexRiscv._zz_151_[14]
.sym 43404 VexRiscv._zz_41_[15]
.sym 43405 VexRiscv.decode_to_execute_RS2[15]
.sym 43406 VexRiscv._zz_170_[0]
.sym 43407 VexRiscv._zz_41_[24]
.sym 43408 VexRiscv._zz_151_[2]
.sym 43409 VexRiscv._zz_199_[15]
.sym 43410 VexRiscv._zz_288_[21]
.sym 43411 VexRiscv._zz_151_[25]
.sym 43412 VexRiscv._zz_151_[15]
.sym 43413 VexRiscv._zz_129_[3]
.sym 43419 VexRiscv._zz_152_
.sym 43421 $abc$40840$n3935
.sym 43422 $abc$40840$n4131
.sym 43424 VexRiscv._zz_42_[1]
.sym 43425 $abc$40840$n4176
.sym 43426 VexRiscv.decode_to_execute_RS2[22]
.sym 43427 VexRiscv._zz_41_[14]
.sym 43428 $abc$40840$n4107
.sym 43429 $abc$40840$n3935
.sym 43430 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 43435 VexRiscv._zz_41_[5]
.sym 43438 VexRiscv.decode_to_execute_RS2[30]
.sym 43440 VexRiscv.decode_to_execute_RS2[27]
.sym 43443 VexRiscv._zz_41_[30]
.sym 43446 VexRiscv._zz_42_[0]
.sym 43452 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 43458 $abc$40840$n4131
.sym 43459 $abc$40840$n3935
.sym 43460 VexRiscv._zz_41_[30]
.sym 43465 VexRiscv._zz_42_[1]
.sym 43466 VexRiscv._zz_42_[0]
.sym 43470 VexRiscv._zz_42_[1]
.sym 43471 VexRiscv._zz_152_
.sym 43472 VexRiscv.decode_to_execute_RS2[30]
.sym 43473 VexRiscv._zz_42_[0]
.sym 43476 VexRiscv._zz_42_[0]
.sym 43477 VexRiscv.decode_to_execute_RS2[27]
.sym 43478 VexRiscv._zz_152_
.sym 43479 VexRiscv._zz_42_[1]
.sym 43483 $abc$40840$n4176
.sym 43484 $abc$40840$n3935
.sym 43485 VexRiscv._zz_41_[5]
.sym 43488 $abc$40840$n3935
.sym 43489 VexRiscv._zz_41_[14]
.sym 43490 $abc$40840$n4107
.sym 43494 VexRiscv._zz_42_[1]
.sym 43495 VexRiscv._zz_152_
.sym 43496 VexRiscv.decode_to_execute_RS2[22]
.sym 43497 VexRiscv._zz_42_[0]
.sym 43498 $abc$40840$n2592_$glb_ce
.sym 43499 clk12_$glb_clk
.sym 43501 $abc$40840$n6656
.sym 43502 $abc$40840$n4141
.sym 43503 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 43504 $abc$40840$n4119
.sym 43505 $abc$40840$n6648
.sym 43506 $abc$40840$n4118
.sym 43507 $abc$40840$n4140
.sym 43508 basesoc_vexriscv_dbus_adr[23]
.sym 43509 $abc$40840$n7
.sym 43511 array_muxed0[11]
.sym 43512 VexRiscv._zz_286_[3]
.sym 43513 $abc$40840$n4115
.sym 43514 $abc$40840$n3
.sym 43515 $abc$40840$n112
.sym 43518 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 43519 $abc$40840$n6057_1
.sym 43520 $abc$40840$n5341
.sym 43521 $abc$40840$n233
.sym 43524 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 43525 VexRiscv.decode_to_execute_IS_DIV
.sym 43526 VexRiscv._zz_194_[31]
.sym 43527 VexRiscv._zz_199_[25]
.sym 43528 VexRiscv._zz_151_[24]
.sym 43529 VexRiscv._zz_285_[0]
.sym 43530 VexRiscv._zz_199_[23]
.sym 43531 VexRiscv._zz_199_[24]
.sym 43532 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 43533 VexRiscv._zz_151_[3]
.sym 43534 $abc$40840$n4648
.sym 43535 VexRiscv._zz_151_[23]
.sym 43536 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 43542 VexRiscv._zz_152_
.sym 43543 $abc$40840$n3926
.sym 43544 $abc$40840$n3935
.sym 43545 VexRiscv._zz_42_[0]
.sym 43546 $abc$40840$n6733
.sym 43548 VexRiscv._zz_129_[5]
.sym 43550 VexRiscv._zz_42_[1]
.sym 43553 $abc$40840$n2256
.sym 43555 VexRiscv.decode_to_execute_RS2[15]
.sym 43557 VexRiscv.decode_to_execute_RS2[21]
.sym 43558 $abc$40840$n4648
.sym 43562 VexRiscv.decode_to_execute_RS2[8]
.sym 43564 VexRiscv._zz_41_[15]
.sym 43566 $abc$40840$n4199
.sym 43567 VexRiscv._zz_286_[5]
.sym 43569 VexRiscv._zz_286_[8]
.sym 43571 VexRiscv.decode_to_execute_RS2[19]
.sym 43573 basesoc_dat_w[7]
.sym 43575 VexRiscv.decode_to_execute_RS2[15]
.sym 43576 VexRiscv._zz_42_[0]
.sym 43577 VexRiscv._zz_152_
.sym 43578 VexRiscv._zz_42_[1]
.sym 43581 $abc$40840$n4199
.sym 43582 $abc$40840$n3935
.sym 43584 VexRiscv._zz_41_[15]
.sym 43587 $abc$40840$n4648
.sym 43588 $abc$40840$n3926
.sym 43589 $abc$40840$n6733
.sym 43593 VexRiscv._zz_42_[1]
.sym 43594 VexRiscv._zz_286_[8]
.sym 43595 VexRiscv._zz_42_[0]
.sym 43596 VexRiscv.decode_to_execute_RS2[8]
.sym 43599 VexRiscv._zz_152_
.sym 43600 VexRiscv._zz_42_[0]
.sym 43601 VexRiscv.decode_to_execute_RS2[21]
.sym 43602 VexRiscv._zz_42_[1]
.sym 43608 basesoc_dat_w[7]
.sym 43611 VexRiscv._zz_286_[5]
.sym 43612 VexRiscv._zz_42_[1]
.sym 43613 VexRiscv._zz_129_[5]
.sym 43614 VexRiscv._zz_42_[0]
.sym 43617 VexRiscv._zz_42_[0]
.sym 43618 VexRiscv._zz_152_
.sym 43619 VexRiscv._zz_42_[1]
.sym 43620 VexRiscv.decode_to_execute_RS2[19]
.sym 43621 $abc$40840$n2256
.sym 43622 clk12_$glb_clk
.sym 43623 sys_rst_$glb_sr
.sym 43624 VexRiscv._zz_41_[3]
.sym 43625 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 43626 VexRiscv._zz_41_[24]
.sym 43627 VexRiscv._zz_286_[4]
.sym 43628 VexRiscv.decode_to_execute_RS2[25]
.sym 43629 VexRiscv._zz_129_[3]
.sym 43630 VexRiscv.decode_to_execute_IS_DIV
.sym 43631 VexRiscv._zz_199_[25]
.sym 43632 $abc$40840$n3932
.sym 43634 $abc$40840$n2443
.sym 43636 VexRiscv._zz_41_[25]
.sym 43637 VexRiscv._zz_286_[1]
.sym 43638 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 43639 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 43640 $abc$40840$n2642
.sym 43641 VexRiscv._zz_287_[2]
.sym 43642 $abc$40840$n4949_1
.sym 43643 $abc$40840$n8284
.sym 43644 $abc$40840$n6657_1
.sym 43646 $abc$40840$n6655
.sym 43647 $PACKER_VCC_NET
.sym 43648 VexRiscv._zz_288_[3]
.sym 43649 VexRiscv._zz_151_[25]
.sym 43650 $abc$40840$n233
.sym 43651 VexRiscv._zz_49_[0]
.sym 43652 VexRiscv._zz_199_[1]
.sym 43653 VexRiscv._zz_151_[31]
.sym 43654 VexRiscv._zz_199_[24]
.sym 43655 VexRiscv._zz_42_[0]
.sym 43656 $abc$40840$n4140
.sym 43657 VexRiscv._zz_321_[9]
.sym 43658 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 43659 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 43667 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 43669 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 43670 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 43671 $abc$40840$n4140
.sym 43674 VexRiscv._zz_36_[3]
.sym 43675 VexRiscv._zz_49_[0]
.sym 43676 $abc$40840$n4939
.sym 43677 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 43679 VexRiscv._zz_151_[25]
.sym 43682 $abc$40840$n4949_1
.sym 43683 VexRiscv._zz_47_[0]
.sym 43684 VexRiscv._zz_286_[4]
.sym 43685 VexRiscv._zz_44_[1]
.sym 43686 VexRiscv._zz_47_[1]
.sym 43687 VexRiscv._zz_44_[0]
.sym 43689 $abc$40840$n4347
.sym 43690 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 43691 VexRiscv._zz_199_[24]
.sym 43692 VexRiscv._zz_49_[1]
.sym 43695 $abc$40840$n4819_1
.sym 43698 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 43699 VexRiscv._zz_47_[1]
.sym 43700 VexRiscv._zz_47_[0]
.sym 43701 $abc$40840$n4819_1
.sym 43706 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 43712 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 43717 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 43718 $abc$40840$n4347
.sym 43723 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 43729 VexRiscv._zz_36_[3]
.sym 43730 $abc$40840$n4949_1
.sym 43731 $abc$40840$n4939
.sym 43734 $abc$40840$n4140
.sym 43735 VexRiscv._zz_151_[25]
.sym 43736 VexRiscv._zz_49_[1]
.sym 43737 VexRiscv._zz_49_[0]
.sym 43740 VexRiscv._zz_199_[24]
.sym 43741 VexRiscv._zz_44_[1]
.sym 43742 VexRiscv._zz_286_[4]
.sym 43743 VexRiscv._zz_44_[0]
.sym 43744 $abc$40840$n2592_$glb_ce
.sym 43745 clk12_$glb_clk
.sym 43747 VexRiscv._zz_36_[25]
.sym 43748 VexRiscv._zz_36_[1]
.sym 43749 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 43750 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 43751 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 43752 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 43753 VexRiscv.DBusSimplePlugin_redoBranch_payload[24]
.sym 43754 $abc$40840$n4412_1
.sym 43756 VexRiscv._zz_129_[3]
.sym 43757 $abc$40840$n4858_1
.sym 43759 $abc$40840$n4841
.sym 43760 VexRiscv.decode_to_execute_IS_DIV
.sym 43762 VexRiscv._zz_286_[4]
.sym 43763 VexRiscv._zz_286_[2]
.sym 43765 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 43766 VexRiscv._zz_41_[3]
.sym 43767 basesoc_dat_w[1]
.sym 43768 $abc$40840$n5037_1
.sym 43769 VexRiscv.lastStagePc[24]
.sym 43770 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 43771 VexRiscv._zz_41_[24]
.sym 43772 VexRiscv._zz_199_[4]
.sym 43773 VexRiscv._zz_151_[23]
.sym 43775 VexRiscv.execute_LightShifterPlugin_isActive
.sym 43776 VexRiscv._zz_287_[1]
.sym 43777 VexRiscv._zz_152_
.sym 43778 VexRiscv._zz_199_[3]
.sym 43779 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 43780 VexRiscv._zz_41_[1]
.sym 43781 $abc$40840$n4632_1
.sym 43782 VexRiscv._zz_36_[1]
.sym 43788 VexRiscv._zz_285_[3]
.sym 43790 VexRiscv._zz_286_[3]
.sym 43791 $abc$40840$n4820
.sym 43792 VexRiscv._zz_199_[31]
.sym 43793 VexRiscv._zz_199_[3]
.sym 43794 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 43795 VexRiscv._zz_199_[25]
.sym 43796 $abc$40840$n6759_1
.sym 43798 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 43799 $abc$40840$n6825
.sym 43800 VexRiscv._zz_199_[23]
.sym 43801 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 43802 $abc$40840$n6704
.sym 43803 VexRiscv._zz_152_
.sym 43805 sys_rst
.sym 43807 VexRiscv._zz_44_[1]
.sym 43809 VexRiscv._zz_44_[0]
.sym 43810 $abc$40840$n4422
.sym 43811 $abc$40840$n3926
.sym 43813 VexRiscv._zz_286_[5]
.sym 43815 $abc$40840$n2471
.sym 43816 user_btn0
.sym 43817 VexRiscv._zz_44_[0]
.sym 43818 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 43819 $abc$40840$n3932
.sym 43821 VexRiscv._zz_199_[31]
.sym 43822 VexRiscv._zz_44_[0]
.sym 43823 VexRiscv._zz_152_
.sym 43824 VexRiscv._zz_44_[1]
.sym 43827 $abc$40840$n3926
.sym 43828 $abc$40840$n4422
.sym 43829 $abc$40840$n6704
.sym 43833 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 43834 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 43835 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 43836 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 43839 user_btn0
.sym 43841 sys_rst
.sym 43842 $abc$40840$n6825
.sym 43845 VexRiscv._zz_285_[3]
.sym 43846 VexRiscv._zz_199_[3]
.sym 43847 VexRiscv._zz_44_[0]
.sym 43848 VexRiscv._zz_44_[1]
.sym 43851 VexRiscv._zz_44_[1]
.sym 43852 VexRiscv._zz_286_[3]
.sym 43853 VexRiscv._zz_199_[23]
.sym 43854 VexRiscv._zz_44_[0]
.sym 43857 VexRiscv._zz_286_[5]
.sym 43858 VexRiscv._zz_199_[25]
.sym 43859 VexRiscv._zz_44_[0]
.sym 43860 VexRiscv._zz_44_[1]
.sym 43863 $abc$40840$n6759_1
.sym 43865 $abc$40840$n4820
.sym 43866 $abc$40840$n3932
.sym 43867 $abc$40840$n2471
.sym 43868 clk12_$glb_clk
.sym 43870 $abc$40840$n6653
.sym 43871 $abc$40840$n6652
.sym 43872 $abc$40840$n4391_1
.sym 43873 VexRiscv.CsrPlugin_mtvec_base[20]
.sym 43874 $abc$40840$n4117
.sym 43875 VexRiscv.CsrPlugin_mtvec_base[19]
.sym 43876 VexRiscv.CsrPlugin_mtvec_base[13]
.sym 43877 $abc$40840$n4917_1
.sym 43879 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 43880 VexRiscv._zz_285_[1]
.sym 43882 $PACKER_VCC_NET
.sym 43884 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 43885 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 43886 $abc$40840$n5575
.sym 43887 $abc$40840$n4412_1
.sym 43888 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 43890 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 43891 $abc$40840$n3611
.sym 43892 VexRiscv._zz_151_[3]
.sym 43893 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 43894 VexRiscv._zz_170_[0]
.sym 43895 VexRiscv._zz_41_[15]
.sym 43896 VexRiscv._zz_151_[2]
.sym 43897 VexRiscv._zz_151_[15]
.sym 43898 VexRiscv._zz_41_[2]
.sym 43899 VexRiscv._zz_151_[3]
.sym 43900 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 43901 VexRiscv._zz_199_[15]
.sym 43902 user_btn0
.sym 43903 VexRiscv._zz_151_[25]
.sym 43904 VexRiscv._zz_170_[2]
.sym 43905 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 43912 VexRiscv._zz_41_[29]
.sym 43914 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 43915 $abc$40840$n3932
.sym 43917 $abc$40840$n6657_1
.sym 43919 VexRiscv._zz_151_[31]
.sym 43920 VexRiscv._zz_288_[3]
.sym 43921 VexRiscv._zz_49_[0]
.sym 43922 $abc$40840$n233
.sym 43923 VexRiscv._zz_151_[3]
.sym 43924 VexRiscv._zz_49_[1]
.sym 43926 VexRiscv._zz_199_[24]
.sym 43928 $abc$40840$n4435_1
.sym 43929 $abc$40840$n4391_1
.sym 43930 $abc$40840$n6824_1
.sym 43931 VexRiscv._zz_41_[24]
.sym 43932 $abc$40840$n4212
.sym 43933 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 43934 VexRiscv._zz_47_[0]
.sym 43935 VexRiscv.execute_LightShifterPlugin_isActive
.sym 43937 VexRiscv._zz_47_[1]
.sym 43939 $abc$40840$n4434
.sym 43940 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 43941 $abc$40840$n4361_1
.sym 43942 $abc$40840$n6702_1
.sym 43945 VexRiscv.execute_LightShifterPlugin_isActive
.sym 43946 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 43947 VexRiscv._zz_151_[31]
.sym 43950 VexRiscv._zz_41_[29]
.sym 43956 VexRiscv._zz_41_[24]
.sym 43957 $abc$40840$n4212
.sym 43958 VexRiscv._zz_199_[24]
.sym 43962 VexRiscv._zz_47_[1]
.sym 43963 $abc$40840$n6702_1
.sym 43964 VexRiscv._zz_47_[0]
.sym 43965 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 43969 $abc$40840$n4435_1
.sym 43970 $abc$40840$n4391_1
.sym 43971 $abc$40840$n4361_1
.sym 43974 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 43975 VexRiscv._zz_288_[3]
.sym 43976 VexRiscv._zz_151_[3]
.sym 43981 $abc$40840$n4434
.sym 43982 $abc$40840$n3932
.sym 43983 $abc$40840$n6824_1
.sym 43986 VexRiscv._zz_49_[0]
.sym 43987 $abc$40840$n6657_1
.sym 43988 VexRiscv._zz_151_[3]
.sym 43989 VexRiscv._zz_49_[1]
.sym 43990 $abc$40840$n233
.sym 43991 clk12_$glb_clk
.sym 43993 VexRiscv._zz_41_[0]
.sym 43994 VexRiscv._zz_41_[17]
.sym 43995 VexRiscv._zz_41_[23]
.sym 43996 VexRiscv._zz_41_[6]
.sym 43997 VexRiscv._zz_286_[10]
.sym 43998 VexRiscv._zz_199_[0]
.sym 43999 VexRiscv._zz_41_[13]
.sym 44000 VexRiscv._zz_47_[0]
.sym 44001 $abc$40840$n7869
.sym 44002 $abc$40840$n7866
.sym 44006 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 44007 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 44008 VexRiscv.CsrPlugin_mepc[21]
.sym 44009 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 44010 VexRiscv._zz_129_[2]
.sym 44011 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 44012 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 44013 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 44014 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 44015 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 44017 VexRiscv._zz_285_[0]
.sym 44018 $abc$40840$n4212
.sym 44019 $abc$40840$n4347
.sym 44020 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 44021 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 44022 waittimer1_count[13]
.sym 44023 basesoc_vexriscv_dbus_adr[11]
.sym 44024 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 44025 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 44026 $abc$40840$n4648
.sym 44027 $abc$40840$n4917_1
.sym 44028 VexRiscv._zz_41_[17]
.sym 44034 VexRiscv._zz_41_[3]
.sym 44035 basesoc_vexriscv_ibus_adr[11]
.sym 44036 $abc$40840$n2484
.sym 44038 waittimer1_count[13]
.sym 44042 VexRiscv._zz_199_[4]
.sym 44044 $PACKER_VCC_NET
.sym 44045 user_btn1
.sym 44046 $abc$40840$n6766
.sym 44047 grant
.sym 44048 VexRiscv._zz_199_[3]
.sym 44049 basesoc_vexriscv_dbus_adr[11]
.sym 44051 VexRiscv._zz_41_[4]
.sym 44052 $abc$40840$n6784
.sym 44056 $abc$40840$n4212
.sym 44058 waittimer1_count[0]
.sym 44062 waittimer1_count[11]
.sym 44063 waittimer1_count[9]
.sym 44064 $abc$40840$n6788
.sym 44068 $abc$40840$n6766
.sym 44069 user_btn1
.sym 44073 VexRiscv._zz_199_[3]
.sym 44074 VexRiscv._zz_41_[3]
.sym 44076 $abc$40840$n4212
.sym 44079 user_btn1
.sym 44080 $abc$40840$n6788
.sym 44086 waittimer1_count[13]
.sym 44087 waittimer1_count[11]
.sym 44088 waittimer1_count[9]
.sym 44092 $PACKER_VCC_NET
.sym 44094 waittimer1_count[0]
.sym 44098 $abc$40840$n6784
.sym 44100 user_btn1
.sym 44104 VexRiscv._zz_41_[4]
.sym 44105 $abc$40840$n4212
.sym 44106 VexRiscv._zz_199_[4]
.sym 44109 basesoc_vexriscv_ibus_adr[11]
.sym 44110 grant
.sym 44112 basesoc_vexriscv_dbus_adr[11]
.sym 44113 $abc$40840$n2484
.sym 44114 clk12_$glb_clk
.sym 44115 sys_rst_$glb_sr
.sym 44116 VexRiscv.execute_BranchPlugin_branch_src1[2]
.sym 44117 $abc$40840$n6683_1
.sym 44118 VexRiscv.execute_BranchPlugin_branch_src1[1]
.sym 44120 VexRiscv.dBus_cmd_payload_wr
.sym 44121 $abc$40840$n5469_1
.sym 44122 VexRiscv.execute_BranchPlugin_branch_src1[25]
.sym 44123 $abc$40840$n4209
.sym 44124 VexRiscv._zz_129_[0]
.sym 44125 $abc$40840$n7881
.sym 44128 VexRiscv._zz_170_[1]
.sym 44129 basesoc_vexriscv_ibus_adr[11]
.sym 44130 $PACKER_VCC_NET
.sym 44131 basesoc_uart_tx_fifo_consume[1]
.sym 44132 VexRiscv._zz_287_[0]
.sym 44133 basesoc_uart_tx_fifo_consume[3]
.sym 44134 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 44135 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 44136 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 44137 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 44138 $abc$40840$n4508
.sym 44139 VexRiscv._zz_41_[23]
.sym 44140 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 44141 VexRiscv.dBus_cmd_payload_wr
.sym 44142 $abc$40840$n233
.sym 44143 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 44144 VexRiscv._zz_199_[1]
.sym 44145 VexRiscv._zz_321_[9]
.sym 44146 VexRiscv._zz_151_[31]
.sym 44147 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 44148 basesoc_vexriscv_ibus_adr[7]
.sym 44149 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 44150 $abc$40840$n2653
.sym 44151 VexRiscv._zz_37_[0]
.sym 44157 VexRiscv._zz_41_[0]
.sym 44158 VexRiscv._zz_287_[3]
.sym 44159 $abc$40840$n2629
.sym 44160 VexRiscv._zz_286_[4]
.sym 44161 VexRiscv._zz_287_[4]
.sym 44162 VexRiscv._zz_199_[0]
.sym 44163 $abc$40840$n5305
.sym 44164 VexRiscv._zz_32_[1]
.sym 44165 VexRiscv._zz_41_[15]
.sym 44169 VexRiscv._zz_321_[9]
.sym 44170 $abc$40840$n5311
.sym 44171 VexRiscv._zz_199_[15]
.sym 44172 VexRiscv._zz_32_[1]
.sym 44173 $abc$40840$n5226_1
.sym 44174 VexRiscv._zz_321_[7]
.sym 44175 VexRiscv._zz_286_[2]
.sym 44176 $abc$40840$n5341
.sym 44177 VexRiscv._zz_321_[19]
.sym 44178 VexRiscv._zz_287_[2]
.sym 44179 $abc$40840$n233
.sym 44181 $abc$40840$n5226_1
.sym 44182 $abc$40840$n4212
.sym 44185 VexRiscv._zz_286_[3]
.sym 44191 VexRiscv._zz_199_[15]
.sym 44192 $abc$40840$n4212
.sym 44193 VexRiscv._zz_41_[15]
.sym 44196 VexRiscv._zz_321_[7]
.sym 44197 $abc$40840$n233
.sym 44199 $abc$40840$n5305
.sym 44202 VexRiscv._zz_32_[1]
.sym 44203 VexRiscv._zz_286_[4]
.sym 44204 VexRiscv._zz_287_[4]
.sym 44205 $abc$40840$n5226_1
.sym 44209 VexRiscv._zz_321_[19]
.sym 44210 $abc$40840$n5341
.sym 44211 $abc$40840$n233
.sym 44214 VexRiscv._zz_286_[2]
.sym 44215 VexRiscv._zz_32_[1]
.sym 44216 $abc$40840$n5226_1
.sym 44217 VexRiscv._zz_287_[2]
.sym 44221 $abc$40840$n233
.sym 44222 VexRiscv._zz_321_[9]
.sym 44223 $abc$40840$n5311
.sym 44226 VexRiscv._zz_32_[1]
.sym 44227 VexRiscv._zz_287_[3]
.sym 44228 $abc$40840$n5226_1
.sym 44229 VexRiscv._zz_286_[3]
.sym 44233 VexRiscv._zz_41_[0]
.sym 44234 VexRiscv._zz_199_[0]
.sym 44235 $abc$40840$n4212
.sym 44236 $abc$40840$n2629
.sym 44237 clk12_$glb_clk
.sym 44239 VexRiscv.DBusSimplePlugin_redoBranch_payload[1]
.sym 44240 $abc$40840$n4919_1
.sym 44241 $abc$40840$n5245
.sym 44242 $abc$40840$n4208
.sym 44243 $abc$40840$n4207
.sym 44244 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 44245 $abc$40840$n4920
.sym 44246 $abc$40840$n4916
.sym 44251 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 44252 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 44253 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 44254 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 44255 $abc$40840$n3926
.sym 44256 VexRiscv._zz_41_[25]
.sym 44257 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 44258 $abc$40840$n5186_1
.sym 44259 VexRiscv._zz_321_[18]
.sym 44260 VexRiscv._zz_32_[1]
.sym 44261 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 44262 $abc$40840$n5166_1
.sym 44263 $abc$40840$n4212
.sym 44264 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 44265 VexRiscv._zz_151_[23]
.sym 44267 basesoc_vexriscv_dbus_adr[19]
.sym 44268 $abc$40840$n4920
.sym 44269 VexRiscv._zz_287_[1]
.sym 44270 $abc$40840$n5070_1
.sym 44271 VexRiscv.CsrPlugin_mtval[16]
.sym 44272 VexRiscv._zz_41_[1]
.sym 44273 VexRiscv._zz_41_[1]
.sym 44274 VexRiscv._zz_152_
.sym 44280 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 44283 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 44286 VexRiscv._zz_129_[2]
.sym 44292 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 44294 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 44298 $abc$40840$n5245
.sym 44300 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 44301 VexRiscv._zz_286_[8]
.sym 44306 $abc$40840$n5226_1
.sym 44307 VexRiscv._zz_152_
.sym 44309 VexRiscv._zz_199_[14]
.sym 44310 $abc$40840$n4212
.sym 44311 VexRiscv._zz_41_[14]
.sym 44314 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 44319 VexRiscv._zz_286_[8]
.sym 44321 $abc$40840$n5226_1
.sym 44325 $abc$40840$n5245
.sym 44326 $abc$40840$n4212
.sym 44327 VexRiscv._zz_152_
.sym 44328 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 44333 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 44337 VexRiscv._zz_129_[2]
.sym 44344 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 44351 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 44356 VexRiscv._zz_41_[14]
.sym 44357 $abc$40840$n4212
.sym 44358 VexRiscv._zz_199_[14]
.sym 44359 $abc$40840$n8283_$glb_ce
.sym 44360 clk12_$glb_clk
.sym 44362 $abc$40840$n5439_1
.sym 44363 $abc$40840$n4672
.sym 44364 VexRiscv.CsrPlugin_mcause_interrupt
.sym 44365 $abc$40840$n4915_1
.sym 44366 $abc$40840$n5415_1
.sym 44367 $abc$40840$n6783_1
.sym 44368 $abc$40840$n4212
.sym 44369 $abc$40840$n5115_1
.sym 44370 array_muxed1[2]
.sym 44371 $abc$40840$n5431_1
.sym 44374 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 44375 $abc$40840$n2653
.sym 44376 $abc$40840$n5071
.sym 44377 $abc$40840$n5463_1
.sym 44378 $abc$40840$n4361_1
.sym 44379 $abc$40840$n235
.sym 44380 VexRiscv._zz_41_[30]
.sym 44381 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 44382 $abc$40840$n2576
.sym 44383 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 44384 VexRiscv.CsrPlugin_mtvec_base[6]
.sym 44385 VexRiscv._zz_285_[2]
.sym 44386 basesoc_timer0_reload_storage[25]
.sym 44387 VexRiscv._zz_151_[3]
.sym 44388 VexRiscv._zz_41_[31]
.sym 44389 VexRiscv._zz_170_[2]
.sym 44391 $abc$40840$n3926
.sym 44392 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 44393 VexRiscv._zz_151_[2]
.sym 44394 VexRiscv._zz_170_[0]
.sym 44395 VexRiscv._zz_151_[25]
.sym 44396 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 44397 VexRiscv._zz_151_[15]
.sym 44403 VexRiscv._zz_285_[3]
.sym 44406 VexRiscv._zz_32_[1]
.sym 44407 $abc$40840$n6671_1
.sym 44408 VexRiscv._zz_32_[1]
.sym 44409 VexRiscv._zz_32_[0]
.sym 44410 $abc$40840$n5247_1
.sym 44411 $abc$40840$n6670_1
.sym 44412 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 44414 VexRiscv._zz_170_[1]
.sym 44415 $abc$40840$n4207
.sym 44416 VexRiscv._zz_199_[1]
.sym 44417 VexRiscv._zz_286_[1]
.sym 44419 VexRiscv._zz_152_
.sym 44420 VexRiscv._zz_170_[0]
.sym 44421 $abc$40840$n2443
.sym 44425 $abc$40840$n4212
.sym 44427 VexRiscv._zz_152_
.sym 44431 basesoc_dat_w[1]
.sym 44432 $abc$40840$n6783_1
.sym 44433 VexRiscv._zz_285_[1]
.sym 44436 VexRiscv._zz_170_[1]
.sym 44437 $abc$40840$n4207
.sym 44438 VexRiscv._zz_32_[0]
.sym 44439 VexRiscv._zz_170_[0]
.sym 44442 $abc$40840$n4207
.sym 44443 $abc$40840$n6671_1
.sym 44444 $abc$40840$n6670_1
.sym 44445 VexRiscv._zz_32_[0]
.sym 44448 VexRiscv._zz_152_
.sym 44449 VexRiscv._zz_32_[1]
.sym 44450 VexRiscv._zz_285_[3]
.sym 44455 VexRiscv._zz_32_[0]
.sym 44456 VexRiscv._zz_286_[1]
.sym 44457 VexRiscv._zz_199_[1]
.sym 44463 basesoc_dat_w[1]
.sym 44466 VexRiscv._zz_152_
.sym 44467 $abc$40840$n6783_1
.sym 44468 VexRiscv._zz_32_[1]
.sym 44469 VexRiscv._zz_32_[0]
.sym 44472 $abc$40840$n4212
.sym 44473 VexRiscv._zz_152_
.sym 44474 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 44475 $abc$40840$n5247_1
.sym 44478 VexRiscv._zz_32_[1]
.sym 44480 VexRiscv._zz_285_[1]
.sym 44481 VexRiscv._zz_152_
.sym 44482 $abc$40840$n2443
.sym 44483 clk12_$glb_clk
.sym 44484 sys_rst_$glb_sr
.sym 44485 $abc$40840$n4673
.sym 44486 VexRiscv.CsrPlugin_mtvec_base[25]
.sym 44487 $abc$40840$n5126
.sym 44488 VexRiscv._zz_335_
.sym 44489 VexRiscv.CsrPlugin_mtvec_base[11]
.sym 44490 VexRiscv._zz_36_[31]
.sym 44491 VexRiscv.CsrPlugin_mtvec_base[12]
.sym 44492 $abc$40840$n5170_1
.sym 44494 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 44497 VexRiscv._zz_47_[1]
.sym 44498 $abc$40840$n4212
.sym 44500 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 44501 $abc$40840$n5061_1
.sym 44502 $abc$40840$n3925
.sym 44503 VexRiscv._zz_199_[31]
.sym 44504 VexRiscv._zz_32_[1]
.sym 44506 $abc$40840$n4672
.sym 44507 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 44508 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 44509 VexRiscv.CsrPlugin_mcause_interrupt
.sym 44511 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 44512 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 44513 $abc$40840$n4648
.sym 44514 waittimer1_count[13]
.sym 44515 VexRiscv._zz_41_[6]
.sym 44517 $abc$40840$n4212
.sym 44520 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 44527 $abc$40840$n235
.sym 44529 $abc$40840$n6667_1
.sym 44531 VexRiscv._zz_192_
.sym 44532 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 44534 $abc$40840$n6668_1
.sym 44535 $abc$40840$n6672
.sym 44536 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 44537 VexRiscv._zz_286_[1]
.sym 44539 VexRiscv._zz_192_
.sym 44540 $abc$40840$n4212
.sym 44541 VexRiscv._zz_287_[1]
.sym 44542 VexRiscv._zz_32_[1]
.sym 44544 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 44546 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 44547 VexRiscv._zz_36_[31]
.sym 44548 VexRiscv._zz_41_[31]
.sym 44549 VexRiscv._zz_199_[31]
.sym 44550 VexRiscv._zz_32_[1]
.sym 44553 $abc$40840$n233
.sym 44556 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 44557 $abc$40840$n5224
.sym 44559 VexRiscv._zz_32_[1]
.sym 44560 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 44562 $abc$40840$n6667_1
.sym 44565 VexRiscv._zz_192_
.sym 44566 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 44567 $abc$40840$n235
.sym 44568 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 44572 $abc$40840$n4212
.sym 44573 $abc$40840$n5224
.sym 44574 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 44577 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 44578 VexRiscv._zz_192_
.sym 44579 $abc$40840$n235
.sym 44580 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 44583 VexRiscv._zz_287_[1]
.sym 44584 VexRiscv._zz_32_[1]
.sym 44585 $abc$40840$n6672
.sym 44586 $abc$40840$n6668_1
.sym 44589 VexRiscv._zz_199_[31]
.sym 44591 $abc$40840$n4212
.sym 44592 VexRiscv._zz_41_[31]
.sym 44596 VexRiscv._zz_36_[31]
.sym 44602 VexRiscv._zz_287_[1]
.sym 44603 VexRiscv._zz_32_[1]
.sym 44604 VexRiscv._zz_286_[1]
.sym 44605 $abc$40840$n233
.sym 44606 clk12_$glb_clk
.sym 44608 $abc$40840$n4648
.sym 44609 $abc$40840$n4824
.sym 44610 VexRiscv._zz_200_[31]
.sym 44611 $abc$40840$n4384
.sym 44612 VexRiscv._zz_200_[25]
.sym 44613 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 44614 $abc$40840$n4921_1
.sym 44615 $abc$40840$n4382_1
.sym 44616 VexRiscv.execute_to_memory_BRANCH_DO
.sym 44620 VexRiscv._zz_170_[1]
.sym 44621 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 44622 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 44623 VexRiscv._zz_335_
.sym 44624 $abc$40840$n235
.sym 44625 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 44626 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 44628 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 44629 $abc$40840$n235
.sym 44630 VexRiscv.CsrPlugin_mtvec_base[8]
.sym 44631 $abc$40840$n5126
.sym 44634 VexRiscv.CsrPlugin_mepc[27]
.sym 44635 $abc$40840$n2572
.sym 44636 VexRiscv.lastStagePc[27]
.sym 44638 $abc$40840$n2656
.sym 44639 $abc$40840$n233
.sym 44643 VexRiscv.CsrPlugin_mtval[27]
.sym 44651 VexRiscv._zz_151_[4]
.sym 44652 $abc$40840$n4858_1
.sym 44653 $abc$40840$n297
.sym 44654 VexRiscv._zz_170_[0]
.sym 44655 $abc$40840$n235
.sym 44657 VexRiscv.CsrPlugin_mstatus_MIE
.sym 44658 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 44659 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 44660 VexRiscv._zz_335_
.sym 44661 VexRiscv._zz_190_
.sym 44664 VexRiscv._zz_151_[14]
.sym 44665 VexRiscv.CsrPlugin_mip_MSIP
.sym 44666 $abc$40840$n3925
.sym 44667 VexRiscv._zz_151_[15]
.sym 44668 VexRiscv._zz_151_[31]
.sym 44669 VexRiscv._zz_170_[1]
.sym 44670 $abc$40840$n4523
.sym 44671 $abc$40840$n4921_1
.sym 44672 VexRiscv._zz_170_[1]
.sym 44673 $abc$40840$n4648
.sym 44674 VexRiscv._zz_151_[27]
.sym 44676 $abc$40840$n4632_1
.sym 44677 VexRiscv._zz_170_[1]
.sym 44678 $abc$40840$n4462_1
.sym 44680 VexRiscv._zz_170_[1]
.sym 44682 VexRiscv._zz_335_
.sym 44683 $abc$40840$n3925
.sym 44688 VexRiscv._zz_190_
.sym 44689 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 44690 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 44691 $abc$40840$n235
.sym 44694 VexRiscv._zz_151_[14]
.sym 44695 VexRiscv._zz_170_[0]
.sym 44696 $abc$40840$n4632_1
.sym 44697 VexRiscv._zz_170_[1]
.sym 44700 VexRiscv._zz_170_[0]
.sym 44701 VexRiscv._zz_151_[4]
.sym 44702 VexRiscv._zz_170_[1]
.sym 44703 $abc$40840$n4462_1
.sym 44706 VexRiscv._zz_170_[1]
.sym 44707 VexRiscv._zz_151_[31]
.sym 44708 $abc$40840$n4921_1
.sym 44709 VexRiscv._zz_170_[0]
.sym 44712 $abc$40840$n4648
.sym 44713 VexRiscv._zz_170_[1]
.sym 44714 VexRiscv._zz_170_[0]
.sym 44715 VexRiscv._zz_151_[15]
.sym 44718 VexRiscv.CsrPlugin_mip_MSIP
.sym 44719 VexRiscv.CsrPlugin_mstatus_MIE
.sym 44720 $abc$40840$n297
.sym 44721 $abc$40840$n4523
.sym 44724 $abc$40840$n4858_1
.sym 44725 VexRiscv._zz_170_[1]
.sym 44726 VexRiscv._zz_170_[0]
.sym 44727 VexRiscv._zz_151_[27]
.sym 44729 clk12_$glb_clk
.sym 44730 $abc$40840$n297
.sym 44731 VexRiscv.CsrPlugin_mepc[10]
.sym 44732 regs0
.sym 44733 VexRiscv.CsrPlugin_mepc[4]
.sym 44734 $abc$40840$n4632_1
.sym 44735 $abc$40840$n4633_1
.sym 44736 $abc$40840$n4649
.sym 44737 $abc$40840$n4424
.sym 44738 VexRiscv.CsrPlugin_mepc[14]
.sym 44740 $PACKER_GND_NET
.sym 44743 $abc$40840$n4422
.sym 44744 basesoc_dat_w[3]
.sym 44745 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 44746 $abc$40840$n4354
.sym 44747 $abc$40840$n4351
.sym 44748 VexRiscv.CsrPlugin_mepc[7]
.sym 44749 $abc$40840$n2642
.sym 44751 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]
.sym 44752 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 44753 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 44754 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 44763 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 44766 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 44773 VexRiscv.CsrPlugin_mepc[29]
.sym 44774 $abc$40840$n2572
.sym 44776 $abc$40840$n4464
.sym 44777 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 44778 $abc$40840$n4859_1
.sym 44779 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 44781 VexRiscv.CsrPlugin_mepc[27]
.sym 44782 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 44783 VexRiscv._zz_200_[4]
.sym 44784 VexRiscv._zz_200_[27]
.sym 44785 $abc$40840$n2653
.sym 44786 $abc$40840$n4466_1
.sym 44793 VexRiscv.lastStagePc[29]
.sym 44796 VexRiscv.lastStagePc[27]
.sym 44798 VexRiscv.CsrPlugin_mepc[4]
.sym 44802 $abc$40840$n3920
.sym 44803 VexRiscv.CsrPlugin_mtval[27]
.sym 44808 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 44811 $abc$40840$n3920
.sym 44812 $abc$40840$n4464
.sym 44813 VexRiscv.CsrPlugin_mepc[4]
.sym 44814 VexRiscv._zz_200_[4]
.sym 44817 VexRiscv.CsrPlugin_mepc[27]
.sym 44818 VexRiscv.lastStagePc[27]
.sym 44819 $abc$40840$n2653
.sym 44824 VexRiscv.CsrPlugin_mtval[27]
.sym 44825 $abc$40840$n4466_1
.sym 44826 $abc$40840$n4859_1
.sym 44832 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 44835 VexRiscv.lastStagePc[29]
.sym 44837 VexRiscv.CsrPlugin_mepc[29]
.sym 44838 $abc$40840$n2653
.sym 44841 VexRiscv.CsrPlugin_mepc[27]
.sym 44842 VexRiscv._zz_200_[27]
.sym 44843 $abc$40840$n4464
.sym 44844 $abc$40840$n3920
.sym 44847 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 44851 $abc$40840$n2572
.sym 44852 clk12_$glb_clk
.sym 44853 VexRiscv.reset_$glb_sr
.sym 44854 VexRiscv.lastStagePc[2]
.sym 44858 VexRiscv.lastStagePc[0]
.sym 44866 $abc$40840$n8284
.sym 44868 sys_rst
.sym 44869 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 44870 VexRiscv.CsrPlugin_mstatus_MIE
.sym 44871 VexRiscv.CsrPlugin_mepc[14]
.sym 44872 $abc$40840$n2653
.sym 44873 $abc$40840$n2653
.sym 44874 VexRiscv.CsrPlugin_mepc[30]
.sym 44875 regs0
.sym 44876 $abc$40840$n5337_1
.sym 44877 VexRiscv.CsrPlugin_mcause_exceptionCode[0]
.sym 44897 $abc$40840$n5391_1
.sym 44900 $abc$40840$n2653
.sym 44901 $abc$40840$n5399_1
.sym 44903 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 44908 $abc$40840$n5395_1
.sym 44910 VexRiscv.lastStagePc[31]
.sym 44919 $abc$40840$n5337_1
.sym 44924 VexRiscv.CsrPlugin_mepc[31]
.sym 44925 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 44926 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 44934 $abc$40840$n5337_1
.sym 44935 $abc$40840$n5391_1
.sym 44937 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 44940 $abc$40840$n5395_1
.sym 44941 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 44943 $abc$40840$n5337_1
.sym 44958 $abc$40840$n5337_1
.sym 44959 $abc$40840$n5399_1
.sym 44960 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 44964 VexRiscv.lastStagePc[31]
.sym 44965 $abc$40840$n2653
.sym 44966 VexRiscv.CsrPlugin_mepc[31]
.sym 44975 clk12_$glb_clk
.sym 44982 $PACKER_VCC_NET
.sym 44985 basesoc_dat_w[5]
.sym 44986 VexRiscv.CsrPlugin_interrupt_code[1]
.sym 44987 VexRiscv.CsrPlugin_mepc[31]
.sym 44989 $abc$40840$n2653
.sym 44990 VexRiscv.lastStagePc[19]
.sym 44993 VexRiscv._zz_200_[0]
.sym 44995 VexRiscv.lastStagePc[23]
.sym 44996 basesoc_dat_w[5]
.sym 45007 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 45078 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[3]
.sym 45079 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[1]
.sym 45080 $abc$40840$n8283
.sym 45081 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[2]
.sym 45083 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[4]
.sym 45087 csrbankarray_csrbank0_leds_out0_w[1]
.sym 45094 VexRiscv._zz_311_
.sym 45095 VexRiscv._zz_193_[18]
.sym 45100 basesoc_timer0_reload_storage[19]
.sym 45126 VexRiscv._zz_311_
.sym 45132 $abc$40840$n4942
.sym 45133 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[5]
.sym 45137 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[1]
.sym 45139 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[2]
.sym 45141 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[4]
.sym 45144 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[3]
.sym 45147 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[2]
.sym 45149 $abc$40840$n233
.sym 45150 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 45151 $auto$alumacc.cc:474:replace_alu$4063.C[1]
.sym 45153 VexRiscv._zz_311_
.sym 45154 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 45157 $auto$alumacc.cc:474:replace_alu$4063.C[2]
.sym 45159 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[1]
.sym 45161 $auto$alumacc.cc:474:replace_alu$4063.C[1]
.sym 45163 $auto$alumacc.cc:474:replace_alu$4063.C[3]
.sym 45166 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[2]
.sym 45167 $auto$alumacc.cc:474:replace_alu$4063.C[2]
.sym 45169 $auto$alumacc.cc:474:replace_alu$4063.C[4]
.sym 45171 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[3]
.sym 45173 $auto$alumacc.cc:474:replace_alu$4063.C[3]
.sym 45175 $auto$alumacc.cc:474:replace_alu$4063.C[5]
.sym 45178 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[4]
.sym 45179 $auto$alumacc.cc:474:replace_alu$4063.C[4]
.sym 45184 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[5]
.sym 45185 $auto$alumacc.cc:474:replace_alu$4063.C[5]
.sym 45188 $abc$40840$n4942
.sym 45191 $abc$40840$n233
.sym 45194 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[5]
.sym 45195 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[3]
.sym 45196 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[2]
.sym 45197 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[4]
.sym 45199 clk12_$glb_clk
.sym 45200 VexRiscv.reset_$glb_sr
.sym 45206 $abc$40840$n7898
.sym 45211 waittimer2_count[1]
.sym 45212 $abc$40840$n2498
.sym 45218 basesoc_dat_w[4]
.sym 45219 $PACKER_VCC_NET
.sym 45220 $abc$40840$n5939
.sym 45221 array_muxed1[14]
.sym 45222 spiflash_bus_dat_r[24]
.sym 45223 $abc$40840$n6348_1
.sym 45224 array_muxed1[31]
.sym 45225 basesoc_timer0_load_storage[23]
.sym 45226 basesoc_ctrl_reset_reset_r
.sym 45245 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 45246 $abc$40840$n3822
.sym 45247 waittimer2_count[1]
.sym 45248 VexRiscv._zz_311_
.sym 45250 $abc$40840$n4980
.sym 45255 basesoc_timer0_reload_storage[14]
.sym 45259 $abc$40840$n3831
.sym 45262 $abc$40840$n2498
.sym 45265 basesoc_timer0_load_storage[16]
.sym 45266 VexRiscv._zz_311_
.sym 45267 $abc$40840$n2498
.sym 45270 $abc$40840$n233
.sym 45284 $abc$40840$n2514
.sym 45288 $abc$40840$n3647_1
.sym 45292 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[1]
.sym 45297 $abc$40840$n3648_1
.sym 45298 spiflash_bus_dat_r[27]
.sym 45305 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 45308 spiflash_miso1
.sym 45313 spiflash_bus_dat_r[26]
.sym 45315 spiflash_bus_dat_r[26]
.sym 45322 spiflash_bus_dat_r[27]
.sym 45333 spiflash_miso1
.sym 45357 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[1]
.sym 45358 $abc$40840$n3647_1
.sym 45359 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 45360 $abc$40840$n3648_1
.sym 45361 $abc$40840$n2514
.sym 45362 clk12_$glb_clk
.sym 45363 sys_rst_$glb_sr
.sym 45364 $abc$40840$n6000
.sym 45365 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 45366 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 45367 $abc$40840$n2565
.sym 45368 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 45369 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 45370 $abc$40840$n2439
.sym 45371 $abc$40840$n2429
.sym 45372 $abc$40840$n6508
.sym 45373 basesoc_ctrl_reset_reset_r
.sym 45374 basesoc_ctrl_reset_reset_r
.sym 45376 spiflash_bus_dat_r[27]
.sym 45377 waittimer2_count[1]
.sym 45378 array_muxed0[1]
.sym 45379 $abc$40840$n6522
.sym 45380 $abc$40840$n188
.sym 45381 $abc$40840$n3813
.sym 45382 $abc$40840$n3904
.sym 45383 user_btn2
.sym 45384 spiflash_bus_dat_r[24]
.sym 45385 basesoc_ctrl_reset_reset_r
.sym 45386 $abc$40840$n3892_1
.sym 45387 array_muxed0[10]
.sym 45389 $abc$40840$n6496
.sym 45390 $abc$40840$n5949
.sym 45391 $abc$40840$n3818
.sym 45392 basesoc_timer0_reload_storage[30]
.sym 45393 $abc$40840$n6829_1
.sym 45394 spiflash_miso1
.sym 45395 $abc$40840$n6500
.sym 45396 basesoc_timer0_eventmanager_status_w
.sym 45397 $abc$40840$n6518
.sym 45398 $abc$40840$n3812
.sym 45399 VexRiscv._zz_311_
.sym 45405 $abc$40840$n3833
.sym 45406 basesoc_timer0_load_storage[4]
.sym 45407 $abc$40840$n5986
.sym 45408 eventmanager_status_w[2]
.sym 45409 $abc$40840$n6831_1
.sym 45411 $abc$40840$n3814
.sym 45413 $abc$40840$n3822
.sym 45415 $abc$40840$n3818
.sym 45416 $abc$40840$n5932
.sym 45417 $abc$40840$n6829_1
.sym 45418 $abc$40840$n3731
.sym 45419 $abc$40840$n3734
.sym 45420 $abc$40840$n6832
.sym 45421 $abc$40840$n6095
.sym 45422 basesoc_timer0_eventmanager_status_w
.sym 45423 basesoc_adr[4]
.sym 45424 $abc$40840$n3813
.sym 45425 $abc$40840$n3855
.sym 45426 basesoc_timer0_reload_storage[16]
.sym 45427 basesoc_timer0_reload_storage[4]
.sym 45428 basesoc_timer0_en_storage
.sym 45430 basesoc_timer0_load_storage[16]
.sym 45432 basesoc_we
.sym 45433 basesoc_adr[2]
.sym 45434 basesoc_adr[3]
.sym 45435 $abc$40840$n3829
.sym 45436 $abc$40840$n5980
.sym 45438 $abc$40840$n6832
.sym 45439 $abc$40840$n3813
.sym 45440 $abc$40840$n5932
.sym 45441 $abc$40840$n6829_1
.sym 45444 $abc$40840$n3813
.sym 45447 basesoc_we
.sym 45450 basesoc_timer0_reload_storage[4]
.sym 45451 basesoc_timer0_load_storage[4]
.sym 45452 $abc$40840$n3814
.sym 45453 $abc$40840$n3822
.sym 45456 basesoc_timer0_en_storage
.sym 45457 $abc$40840$n3833
.sym 45458 $abc$40840$n3818
.sym 45459 basesoc_timer0_load_storage[16]
.sym 45462 basesoc_adr[3]
.sym 45463 basesoc_timer0_eventmanager_status_w
.sym 45464 $abc$40840$n3731
.sym 45465 basesoc_adr[2]
.sym 45469 $abc$40840$n5986
.sym 45470 $abc$40840$n3813
.sym 45471 $abc$40840$n5980
.sym 45474 $abc$40840$n3855
.sym 45475 eventmanager_status_w[2]
.sym 45476 $abc$40840$n6095
.sym 45477 $abc$40840$n3734
.sym 45480 $abc$40840$n3829
.sym 45481 $abc$40840$n6831_1
.sym 45482 basesoc_timer0_reload_storage[16]
.sym 45483 basesoc_adr[4]
.sym 45485 clk12_$glb_clk
.sym 45486 sys_rst_$glb_sr
.sym 45487 basesoc_timer0_value_status[12]
.sym 45488 basesoc_timer0_value_status[30]
.sym 45489 $abc$40840$n6001
.sym 45490 basesoc_timer0_value_status[4]
.sym 45491 $abc$40840$n5984
.sym 45492 $abc$40840$n5985
.sym 45493 $abc$40840$n5999
.sym 45494 $abc$40840$n5980
.sym 45496 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 45498 VexRiscv._zz_288_[31]
.sym 45499 csrbankarray_interface4_bank_bus_dat_r[0]
.sym 45500 $abc$40840$n2439
.sym 45501 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 45502 basesoc_adr[0]
.sym 45503 $abc$40840$n3812
.sym 45504 $abc$40840$n2429
.sym 45505 csrbankarray_sel_r
.sym 45506 array_muxed0[5]
.sym 45507 $abc$40840$n3814
.sym 45508 sys_rst
.sym 45509 $abc$40840$n3758
.sym 45510 array_muxed1[6]
.sym 45511 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 45512 VexRiscv._zz_193_[23]
.sym 45513 basesoc_timer0_reload_storage[4]
.sym 45514 basesoc_timer0_value[30]
.sym 45515 basesoc_timer0_reload_storage[6]
.sym 45516 VexRiscv._zz_193_[14]
.sym 45517 basesoc_timer0_reload_storage[11]
.sym 45518 basesoc_timer0_reload_storage[20]
.sym 45519 $abc$40840$n3816
.sym 45521 $abc$40840$n3829
.sym 45522 $abc$40840$n2441
.sym 45529 csrbankarray_interface2_bank_bus_dat_r[4]
.sym 45530 $abc$40840$n3825
.sym 45531 basesoc_timer0_load_storage[20]
.sym 45532 basesoc_timer0_value_status[24]
.sym 45533 basesoc_timer0_reload_storage[6]
.sym 45534 csrbankarray_interface5_bank_bus_dat_r[4]
.sym 45535 csrbankarray_interface4_bank_bus_dat_r[4]
.sym 45536 basesoc_timer0_load_storage[12]
.sym 45537 $abc$40840$n6003
.sym 45539 $abc$40840$n2565
.sym 45540 basesoc_timer0_load_storage[30]
.sym 45541 $abc$40840$n5982
.sym 45542 basesoc_timer0_reload_storage[20]
.sym 45543 $abc$40840$n6828_1
.sym 45544 basesoc_timer0_load_storage[14]
.sym 45545 $abc$40840$n5939
.sym 45546 $abc$40840$n3816
.sym 45547 $abc$40840$n3828
.sym 45549 $abc$40840$n3822
.sym 45551 $abc$40840$n5938
.sym 45552 basesoc_timer0_reload_storage[8]
.sym 45553 $abc$40840$n3818
.sym 45555 basesoc_vexriscv_ibus_adr[1]
.sym 45556 $abc$40840$n3820
.sym 45557 csrbankarray_interface6_bank_bus_dat_r[4]
.sym 45559 $abc$40840$n5944
.sym 45561 $abc$40840$n6828_1
.sym 45562 $abc$40840$n5938
.sym 45563 $abc$40840$n5944
.sym 45567 basesoc_timer0_reload_storage[6]
.sym 45568 $abc$40840$n3816
.sym 45569 $abc$40840$n3822
.sym 45570 basesoc_timer0_load_storage[14]
.sym 45573 $abc$40840$n6003
.sym 45574 basesoc_timer0_load_storage[30]
.sym 45576 $abc$40840$n3820
.sym 45582 basesoc_vexriscv_ibus_adr[1]
.sym 45585 $abc$40840$n5982
.sym 45586 $abc$40840$n3828
.sym 45588 basesoc_timer0_reload_storage[20]
.sym 45591 basesoc_timer0_load_storage[20]
.sym 45592 $abc$40840$n3818
.sym 45593 basesoc_timer0_load_storage[12]
.sym 45594 $abc$40840$n3816
.sym 45597 csrbankarray_interface6_bank_bus_dat_r[4]
.sym 45598 csrbankarray_interface2_bank_bus_dat_r[4]
.sym 45599 csrbankarray_interface5_bank_bus_dat_r[4]
.sym 45600 csrbankarray_interface4_bank_bus_dat_r[4]
.sym 45603 basesoc_timer0_reload_storage[8]
.sym 45604 basesoc_timer0_value_status[24]
.sym 45605 $abc$40840$n5939
.sym 45606 $abc$40840$n3825
.sym 45607 $abc$40840$n2565
.sym 45608 clk12_$glb_clk
.sym 45609 VexRiscv.reset_$glb_sr
.sym 45610 $abc$40840$n5971
.sym 45611 $abc$40840$n3818
.sym 45612 $abc$40840$n3816
.sym 45613 $abc$40840$n5983
.sym 45614 basesoc_timer0_value_status[29]
.sym 45615 $abc$40840$n5972
.sym 45616 $abc$40840$n3845
.sym 45617 basesoc_timer0_value_status[22]
.sym 45619 $abc$40840$n6006
.sym 45620 $abc$40840$n3926
.sym 45622 $abc$40840$n5939
.sym 45623 $abc$40840$n5947
.sym 45624 basesoc_dat_w[7]
.sym 45625 $abc$40840$n3710
.sym 45626 $abc$40840$n3825
.sym 45627 VexRiscv._zz_316_[3]
.sym 45628 $abc$40840$n6002
.sym 45629 VexRiscv._zz_316_[4]
.sym 45630 basesoc_dat_w[1]
.sym 45631 basesoc_timer0_reload_storage[12]
.sym 45632 basesoc_timer0_value[21]
.sym 45633 user_btn0
.sym 45635 $abc$40840$n3822
.sym 45636 VexRiscv._zz_193_[10]
.sym 45637 basesoc_ctrl_storage[2]
.sym 45638 basesoc_timer0_reload_storage[8]
.sym 45639 $abc$40840$n6899
.sym 45640 VexRiscv._zz_193_[11]
.sym 45642 basesoc_timer0_value[10]
.sym 45643 VexRiscv._zz_328_
.sym 45644 VexRiscv.decode_to_execute_RS2[31]
.sym 45645 VexRiscv._zz_321_[0]
.sym 45651 $abc$40840$n5409
.sym 45652 VexRiscv._zz_321_[0]
.sym 45654 $abc$40840$n5975
.sym 45655 basesoc_timer0_load_storage[15]
.sym 45656 basesoc_timer0_value_status[27]
.sym 45662 $abc$40840$n5939
.sym 45663 $abc$40840$n5412
.sym 45664 VexRiscv._zz_193_[10]
.sym 45665 basesoc_timer0_load_storage[23]
.sym 45666 $abc$40840$n5978
.sym 45668 $abc$40840$n3818
.sym 45669 $abc$40840$n3816
.sym 45672 VexRiscv._zz_193_[10]
.sym 45674 VexRiscv._zz_193_[8]
.sym 45675 $abc$40840$n233
.sym 45676 VexRiscv._zz_193_[14]
.sym 45678 $abc$40840$n2633
.sym 45680 VexRiscv._zz_193_[12]
.sym 45682 VexRiscv._zz_193_[9]
.sym 45684 basesoc_timer0_load_storage[15]
.sym 45685 basesoc_timer0_load_storage[23]
.sym 45686 $abc$40840$n3816
.sym 45687 $abc$40840$n3818
.sym 45690 $abc$40840$n5975
.sym 45691 $abc$40840$n5978
.sym 45692 basesoc_timer0_value_status[27]
.sym 45693 $abc$40840$n5939
.sym 45697 VexRiscv._zz_321_[0]
.sym 45699 VexRiscv._zz_193_[8]
.sym 45702 VexRiscv._zz_321_[0]
.sym 45704 VexRiscv._zz_193_[10]
.sym 45708 VexRiscv._zz_193_[14]
.sym 45709 VexRiscv._zz_321_[0]
.sym 45714 $abc$40840$n233
.sym 45715 $abc$40840$n5409
.sym 45717 VexRiscv._zz_193_[9]
.sym 45720 VexRiscv._zz_193_[12]
.sym 45721 VexRiscv._zz_321_[0]
.sym 45726 $abc$40840$n5412
.sym 45728 $abc$40840$n233
.sym 45729 VexRiscv._zz_193_[10]
.sym 45730 $abc$40840$n2633
.sym 45731 clk12_$glb_clk
.sym 45733 $abc$40840$n3844
.sym 45734 basesoc_timer0_reload_storage[22]
.sym 45735 basesoc_timer0_reload_storage[21]
.sym 45736 $abc$40840$n6198_1
.sym 45737 $abc$40840$n3846
.sym 45738 $abc$40840$n6200_1
.sym 45739 $abc$40840$n3847
.sym 45740 $abc$40840$n3848
.sym 45743 VexRiscv._zz_291_[0]
.sym 45744 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 45745 $abc$40840$n6015
.sym 45746 basesoc_timer0_value[18]
.sym 45747 $abc$40840$n6013
.sym 45748 basesoc_dat_w[3]
.sym 45749 $abc$40840$n5974
.sym 45750 basesoc_we
.sym 45751 csrbankarray_interface5_bank_bus_dat_r[7]
.sym 45752 basesoc_timer0_value[1]
.sym 45753 basesoc_timer0_value[22]
.sym 45754 $abc$40840$n3818
.sym 45755 csrbankarray_interface5_bank_bus_dat_r[5]
.sym 45756 $abc$40840$n5947
.sym 45757 basesoc_timer0_value[14]
.sym 45758 $abc$40840$n3831
.sym 45759 basesoc_timer0_eventmanager_status_w
.sym 45760 $abc$40840$n2498
.sym 45761 $abc$40840$n233
.sym 45763 basesoc_timer0_load_storage[3]
.sym 45765 basesoc_timer0_load_storage[27]
.sym 45766 basesoc_timer0_reload_storage[3]
.sym 45767 basesoc_timer0_value[29]
.sym 45768 $abc$40840$n3730_1
.sym 45774 $abc$40840$n3831
.sym 45776 basesoc_timer0_en_storage
.sym 45777 $abc$40840$n3814
.sym 45778 $abc$40840$n5977
.sym 45779 basesoc_timer0_reload_storage[27]
.sym 45781 basesoc_timer0_load_storage[3]
.sym 45782 VexRiscv._zz_193_[23]
.sym 45784 $abc$40840$n3816
.sym 45785 $abc$40840$n3828
.sym 45789 basesoc_timer0_load_storage[11]
.sym 45790 basesoc_timer0_reload_storage[3]
.sym 45791 VexRiscv._zz_193_[18]
.sym 45792 $abc$40840$n6162_1
.sym 45795 basesoc_timer0_reload_storage[19]
.sym 45801 basesoc_timer0_eventmanager_status_w
.sym 45802 $abc$40840$n5976
.sym 45803 VexRiscv._zz_193_[17]
.sym 45804 $abc$40840$n6845
.sym 45805 VexRiscv._zz_321_[0]
.sym 45807 basesoc_timer0_en_storage
.sym 45808 basesoc_timer0_load_storage[3]
.sym 45809 $abc$40840$n6162_1
.sym 45815 VexRiscv._zz_193_[18]
.sym 45816 VexRiscv._zz_321_[0]
.sym 45819 basesoc_timer0_eventmanager_status_w
.sym 45821 basesoc_timer0_reload_storage[3]
.sym 45822 $abc$40840$n6845
.sym 45825 $abc$40840$n5976
.sym 45826 $abc$40840$n5977
.sym 45827 $abc$40840$n3816
.sym 45828 basesoc_timer0_load_storage[11]
.sym 45832 $abc$40840$n3814
.sym 45834 basesoc_timer0_load_storage[3]
.sym 45837 VexRiscv._zz_193_[23]
.sym 45838 VexRiscv._zz_321_[0]
.sym 45843 VexRiscv._zz_321_[0]
.sym 45845 VexRiscv._zz_193_[17]
.sym 45849 basesoc_timer0_reload_storage[19]
.sym 45850 $abc$40840$n3831
.sym 45851 basesoc_timer0_reload_storage[27]
.sym 45852 $abc$40840$n3828
.sym 45854 clk12_$glb_clk
.sym 45855 sys_rst_$glb_sr
.sym 45856 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[11]
.sym 45857 $abc$40840$n4287_1
.sym 45858 $abc$40840$n4248_1
.sym 45859 $abc$40840$n6100_1
.sym 45860 $abc$40840$n6154
.sym 45861 $abc$40840$n6190_1
.sym 45862 $abc$40840$n6146
.sym 45863 basesoc_timer0_eventmanager_status_w
.sym 45864 $abc$40840$n5967
.sym 45865 basesoc_timer0_reload_storage[0]
.sym 45866 csrbankarray_csrbank0_leds_out0_w[1]
.sym 45867 VexRiscv._zz_151_[1]
.sym 45868 csrbankarray_interface6_bank_bus_dat_r[4]
.sym 45869 basesoc_timer0_en_storage
.sym 45870 VexRiscv._zz_316_[16]
.sym 45871 $abc$40840$n3828
.sym 45872 $abc$40840$n5944
.sym 45873 basesoc_dat_w[1]
.sym 45874 basesoc_adr[3]
.sym 45875 array_muxed1[1]
.sym 45876 basesoc_timer0_value_status[9]
.sym 45877 basesoc_timer0_value_status[17]
.sym 45878 basesoc_timer0_value[15]
.sym 45879 basesoc_timer0_reload_storage[21]
.sym 45880 VexRiscv._zz_311_
.sym 45881 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 45882 VexRiscv._zz_316_[14]
.sym 45883 basesoc_timer0_reload_storage[30]
.sym 45884 VexRiscv._zz_194_[9]
.sym 45885 basesoc_timer0_value[23]
.sym 45886 $abc$40840$n4245
.sym 45887 basesoc_timer0_eventmanager_status_w
.sym 45888 $abc$40840$n6170
.sym 45889 VexRiscv._zz_321_[0]
.sym 45890 VexRiscv._zz_194_[7]
.sym 45891 $abc$40840$n4287_1
.sym 45897 basesoc_timer0_value[20]
.sym 45899 $abc$40840$n3842
.sym 45900 VexRiscv._zz_321_[0]
.sym 45903 $abc$40840$n3843
.sym 45905 $abc$40840$n3840
.sym 45907 VexRiscv._zz_193_[13]
.sym 45909 basesoc_timer0_value[23]
.sym 45910 basesoc_timer0_value[21]
.sym 45913 basesoc_timer0_value[17]
.sym 45914 basesoc_timer0_value[18]
.sym 45915 basesoc_timer0_reload_storage[19]
.sym 45916 $abc$40840$n6893
.sym 45919 VexRiscv._zz_193_[22]
.sym 45920 basesoc_timer0_value[19]
.sym 45921 basesoc_timer0_value[22]
.sym 45923 VexRiscv._zz_193_[19]
.sym 45925 VexRiscv._zz_193_[16]
.sym 45926 basesoc_timer0_value[16]
.sym 45927 $abc$40840$n3841
.sym 45928 basesoc_timer0_eventmanager_status_w
.sym 45930 basesoc_timer0_value[21]
.sym 45931 basesoc_timer0_value[22]
.sym 45932 basesoc_timer0_value[20]
.sym 45933 basesoc_timer0_value[23]
.sym 45936 VexRiscv._zz_321_[0]
.sym 45938 VexRiscv._zz_193_[16]
.sym 45942 VexRiscv._zz_193_[22]
.sym 45945 VexRiscv._zz_321_[0]
.sym 45948 VexRiscv._zz_321_[0]
.sym 45950 VexRiscv._zz_193_[19]
.sym 45954 $abc$40840$n3842
.sym 45955 $abc$40840$n3840
.sym 45956 $abc$40840$n3843
.sym 45957 $abc$40840$n3841
.sym 45960 VexRiscv._zz_321_[0]
.sym 45962 VexRiscv._zz_193_[13]
.sym 45966 basesoc_timer0_value[17]
.sym 45967 basesoc_timer0_value[19]
.sym 45968 basesoc_timer0_value[16]
.sym 45969 basesoc_timer0_value[18]
.sym 45973 basesoc_timer0_reload_storage[19]
.sym 45974 $abc$40840$n6893
.sym 45975 basesoc_timer0_eventmanager_status_w
.sym 45979 $abc$40840$n6156
.sym 45980 $abc$40840$n4245
.sym 45981 $abc$40840$n6170
.sym 45982 $abc$40840$n6160
.sym 45983 $abc$40840$n6168
.sym 45984 $abc$40840$n4269
.sym 45985 VexRiscv._zz_193_[0]
.sym 45986 $abc$40840$n6144
.sym 45988 VexRiscv._zz_79_[5]
.sym 45990 VexRiscv._zz_291_[5]
.sym 45991 $abc$40840$n3647_1
.sym 45992 $abc$40840$n6146
.sym 45993 VexRiscv._zz_193_[4]
.sym 45994 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 45995 VexRiscv._zz_35_[11]
.sym 45996 basesoc_timer0_eventmanager_status_w
.sym 45997 VexRiscv._zz_193_[2]
.sym 45999 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 46000 csrbankarray_interface5_bank_bus_dat_r[1]
.sym 46002 basesoc_ctrl_reset_reset_r
.sym 46003 VexRiscv._zz_193_[14]
.sym 46004 VexRiscv._zz_193_[23]
.sym 46005 basesoc_timer0_reload_storage[20]
.sym 46006 basesoc_vexriscv_dbus_we
.sym 46007 VexRiscv._zz_316_[15]
.sym 46008 basesoc_timer0_value_status[16]
.sym 46009 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 46011 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 46012 $abc$40840$n3829
.sym 46013 $abc$40840$n2441
.sym 46014 $abc$40840$n4245
.sym 46022 $abc$40840$n2633
.sym 46023 VexRiscv._zz_193_[11]
.sym 46025 VexRiscv._zz_193_[8]
.sym 46028 VexRiscv._zz_193_[12]
.sym 46032 VexRiscv._zz_193_[7]
.sym 46033 $abc$40840$n233
.sym 46034 $abc$40840$n5734
.sym 46036 $abc$40840$n5403
.sym 46038 VexRiscv._zz_198_
.sym 46040 $abc$40840$n5415
.sym 46041 $abc$40840$n5418
.sym 46042 $abc$40840$n5421
.sym 46044 VexRiscv._zz_199_[0]
.sym 46045 $abc$40840$n5406
.sym 46046 VexRiscv._zz_193_[13]
.sym 46048 VexRiscv._zz_193_[14]
.sym 46051 $abc$40840$n5424
.sym 46053 $abc$40840$n233
.sym 46055 $abc$40840$n5415
.sym 46056 VexRiscv._zz_193_[11]
.sym 46060 $abc$40840$n233
.sym 46061 VexRiscv._zz_193_[8]
.sym 46062 $abc$40840$n5406
.sym 46065 $abc$40840$n233
.sym 46066 VexRiscv._zz_193_[12]
.sym 46068 $abc$40840$n5418
.sym 46073 $abc$40840$n5734
.sym 46074 VexRiscv._zz_198_
.sym 46077 $abc$40840$n233
.sym 46079 $abc$40840$n5421
.sym 46080 VexRiscv._zz_193_[13]
.sym 46084 $abc$40840$n233
.sym 46085 VexRiscv._zz_193_[7]
.sym 46086 $abc$40840$n5403
.sym 46089 VexRiscv._zz_198_
.sym 46090 VexRiscv._zz_199_[0]
.sym 46095 VexRiscv._zz_193_[14]
.sym 46096 $abc$40840$n233
.sym 46098 $abc$40840$n5424
.sym 46099 $abc$40840$n2633
.sym 46100 clk12_$glb_clk
.sym 46102 $abc$40840$n4290
.sym 46103 $abc$40840$n2633
.sym 46104 waittimer0_count[4]
.sym 46105 VexRiscv._zz_35_[8]
.sym 46106 $abc$40840$n4268_1
.sym 46107 $abc$40840$n6188
.sym 46108 $abc$40840$n4286
.sym 46109 waittimer0_count[3]
.sym 46112 $abc$40840$n4379_1
.sym 46113 VexRiscv._zz_291_[31]
.sym 46114 $abc$40840$n6435
.sym 46115 VexRiscv._zz_193_[0]
.sym 46116 $abc$40840$n2343
.sym 46117 VexRiscv.memory_MulDivIterativePlugin_div_result[7]
.sym 46118 array_muxed1[8]
.sym 46119 $abc$40840$n6144
.sym 46120 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 46121 $abc$40840$n6156
.sym 46122 $abc$40840$n6651
.sym 46123 $abc$40840$n4245
.sym 46124 VexRiscv._zz_193_[14]
.sym 46125 VexRiscv._zz_313_[0]
.sym 46126 $abc$40840$n6813
.sym 46127 VexRiscv._zz_328_
.sym 46128 VexRiscv._zz_316_[30]
.sym 46129 basesoc_ctrl_storage[2]
.sym 46130 VexRiscv._zz_199_[0]
.sym 46132 VexRiscv._zz_193_[22]
.sym 46134 VexRiscv._zz_328_
.sym 46135 VexRiscv.decode_to_execute_RS2[31]
.sym 46136 $abc$40840$n2471
.sym 46137 $abc$40840$n2633
.sym 46145 VexRiscv._zz_193_[16]
.sym 46147 VexRiscv._zz_193_[17]
.sym 46150 VexRiscv._zz_193_[22]
.sym 46152 VexRiscv._zz_193_[18]
.sym 46156 VexRiscv._zz_193_[21]
.sym 46157 VexRiscv._zz_193_[23]
.sym 46158 VexRiscv._zz_193_[15]
.sym 46159 $abc$40840$n5427
.sym 46160 $abc$40840$n5430
.sym 46161 $abc$40840$n2633
.sym 46162 $abc$40840$n5436
.sym 46167 $abc$40840$n233
.sym 46168 $abc$40840$n5451
.sym 46169 $abc$40840$n5433
.sym 46171 $abc$40840$n5439
.sym 46172 VexRiscv._zz_193_[19]
.sym 46173 $abc$40840$n5445
.sym 46174 $abc$40840$n5448
.sym 46176 $abc$40840$n5451
.sym 46177 VexRiscv._zz_193_[23]
.sym 46179 $abc$40840$n233
.sym 46182 $abc$40840$n5433
.sym 46184 $abc$40840$n233
.sym 46185 VexRiscv._zz_193_[17]
.sym 46188 $abc$40840$n5427
.sym 46189 $abc$40840$n233
.sym 46190 VexRiscv._zz_193_[15]
.sym 46194 $abc$40840$n5439
.sym 46196 $abc$40840$n233
.sym 46197 VexRiscv._zz_193_[19]
.sym 46201 $abc$40840$n233
.sym 46202 VexRiscv._zz_193_[16]
.sym 46203 $abc$40840$n5430
.sym 46206 $abc$40840$n233
.sym 46208 $abc$40840$n5436
.sym 46209 VexRiscv._zz_193_[18]
.sym 46212 $abc$40840$n5448
.sym 46213 $abc$40840$n233
.sym 46215 VexRiscv._zz_193_[22]
.sym 46218 $abc$40840$n5445
.sym 46220 $abc$40840$n233
.sym 46221 VexRiscv._zz_193_[21]
.sym 46222 $abc$40840$n2633
.sym 46223 clk12_$glb_clk
.sym 46227 $abc$40840$n6805
.sym 46228 $abc$40840$n6807
.sym 46229 $abc$40840$n6809
.sym 46230 $abc$40840$n6811
.sym 46231 $abc$40840$n6813
.sym 46232 $abc$40840$n6815
.sym 46233 VexRiscv._zz_35_[14]
.sym 46235 VexRiscv._zz_311_
.sym 46237 VexRiscv._zz_193_[24]
.sym 46238 VexRiscv._zz_35_[12]
.sym 46239 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 46240 user_btn0
.sym 46241 VexRiscv._zz_193_[18]
.sym 46242 VexRiscv._zz_193_[15]
.sym 46243 basesoc_timer0_load_storage[23]
.sym 46244 basesoc_timer0_load_storage[16]
.sym 46245 $abc$40840$n6194_1
.sym 46246 $abc$40840$n2633
.sym 46247 VexRiscv._zz_193_[17]
.sym 46248 basesoc_we
.sym 46249 basesoc_vexriscv_dbus_adr[18]
.sym 46250 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 46251 VexRiscv._zz_35_[8]
.sym 46252 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 46253 $abc$40840$n233
.sym 46254 $abc$40840$n3647_1
.sym 46255 basesoc_uart_phy_storage[12]
.sym 46256 basesoc_timer0_load_storage[27]
.sym 46257 $abc$40840$n6821
.sym 46258 VexRiscv._zz_288_[1]
.sym 46259 VexRiscv._zz_194_[20]
.sym 46260 waittimer0_count[15]
.sym 46270 $abc$40840$n146
.sym 46271 VexRiscv._zz_316_[19]
.sym 46272 $abc$40840$n4335
.sym 46273 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[27]
.sym 46278 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 46279 $abc$40840$n3647_1
.sym 46280 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 46283 VexRiscv._zz_194_[31]
.sym 46284 $abc$40840$n4245
.sym 46285 VexRiscv._zz_194_[20]
.sym 46288 VexRiscv._zz_316_[30]
.sym 46292 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 46294 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 46295 $abc$40840$n4302
.sym 46300 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 46306 $abc$40840$n146
.sym 46314 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[27]
.sym 46317 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 46318 $abc$40840$n4302
.sym 46320 $abc$40840$n3647_1
.sym 46324 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 46329 VexRiscv._zz_194_[20]
.sym 46331 VexRiscv._zz_316_[19]
.sym 46332 $abc$40840$n4245
.sym 46335 VexRiscv._zz_316_[30]
.sym 46336 VexRiscv._zz_194_[31]
.sym 46337 $abc$40840$n4245
.sym 46342 $abc$40840$n3647_1
.sym 46343 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 46344 $abc$40840$n4335
.sym 46345 $abc$40840$n8283_$glb_ce
.sym 46346 clk12_$glb_clk
.sym 46348 $abc$40840$n6817
.sym 46349 $abc$40840$n6819
.sym 46350 $abc$40840$n6821
.sym 46351 $abc$40840$n6823
.sym 46352 $abc$40840$n6825
.sym 46353 $abc$40840$n6827
.sym 46354 $abc$40840$n6829
.sym 46355 $abc$40840$n6831
.sym 46358 basesoc_vexriscv_ibus_adr[4]
.sym 46359 $abc$40840$n6653
.sym 46360 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[29]
.sym 46361 VexRiscv.memory_MulDivIterativePlugin_div_result[18]
.sym 46363 $PACKER_VCC_NET
.sym 46364 array_muxed0[8]
.sym 46365 VexRiscv._zz_321_[21]
.sym 46366 basesoc_timer0_load_storage[31]
.sym 46367 VexRiscv._zz_193_[20]
.sym 46368 $abc$40840$n2623
.sym 46369 basesoc_vexriscv_ibus_adr[9]
.sym 46370 VexRiscv.memory_arbitration_isValid
.sym 46371 basesoc_uart_tx_fifo_do_read
.sym 46372 VexRiscv._zz_311_
.sym 46373 basesoc_vexriscv_dbus_adr[25]
.sym 46374 VexRiscv._zz_194_[7]
.sym 46375 waittimer0_count[14]
.sym 46376 VexRiscv._zz_194_[9]
.sym 46377 VexRiscv._zz_197_
.sym 46378 VexRiscv._zz_151_[2]
.sym 46379 basesoc_timer0_reload_storage[30]
.sym 46380 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 46382 VexRiscv._zz_151_[2]
.sym 46383 basesoc_vexriscv_dbus_adr[27]
.sym 46398 VexRiscv._zz_291_[4]
.sym 46404 VexRiscv._zz_151_[2]
.sym 46405 VexRiscv._zz_291_[5]
.sym 46406 VexRiscv._zz_151_[4]
.sym 46408 VexRiscv._zz_291_[6]
.sym 46409 VexRiscv._zz_292_
.sym 46410 VexRiscv._zz_291_[0]
.sym 46411 VexRiscv._zz_151_[0]
.sym 46412 VexRiscv._zz_151_[1]
.sym 46413 VexRiscv._zz_151_[3]
.sym 46414 VexRiscv._zz_291_[3]
.sym 46415 VexRiscv._zz_151_[5]
.sym 46418 VexRiscv._zz_291_[1]
.sym 46419 VexRiscv._zz_291_[2]
.sym 46420 VexRiscv._zz_151_[6]
.sym 46421 $nextpnr_ICESTORM_LC_23$O
.sym 46424 VexRiscv._zz_151_[0]
.sym 46427 $auto$maccmap.cc:240:synth$8626.C[1]
.sym 46429 VexRiscv._zz_292_
.sym 46430 VexRiscv._zz_291_[0]
.sym 46433 $auto$maccmap.cc:240:synth$8626.C[2]
.sym 46435 VexRiscv._zz_151_[1]
.sym 46436 VexRiscv._zz_291_[1]
.sym 46437 $auto$maccmap.cc:240:synth$8626.C[1]
.sym 46439 $auto$maccmap.cc:240:synth$8626.C[3]
.sym 46441 VexRiscv._zz_151_[2]
.sym 46442 VexRiscv._zz_291_[2]
.sym 46443 $auto$maccmap.cc:240:synth$8626.C[2]
.sym 46445 $auto$maccmap.cc:240:synth$8626.C[4]
.sym 46447 VexRiscv._zz_151_[3]
.sym 46448 VexRiscv._zz_291_[3]
.sym 46449 $auto$maccmap.cc:240:synth$8626.C[3]
.sym 46451 $auto$maccmap.cc:240:synth$8626.C[5]
.sym 46453 VexRiscv._zz_291_[4]
.sym 46454 VexRiscv._zz_151_[4]
.sym 46455 $auto$maccmap.cc:240:synth$8626.C[4]
.sym 46457 $auto$maccmap.cc:240:synth$8626.C[6]
.sym 46459 VexRiscv._zz_151_[5]
.sym 46460 VexRiscv._zz_291_[5]
.sym 46461 $auto$maccmap.cc:240:synth$8626.C[5]
.sym 46463 $auto$maccmap.cc:240:synth$8626.C[7]
.sym 46465 VexRiscv._zz_151_[6]
.sym 46466 VexRiscv._zz_291_[6]
.sym 46467 $auto$maccmap.cc:240:synth$8626.C[6]
.sym 46471 $abc$40840$n6833
.sym 46472 waittimer0_count[12]
.sym 46473 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 46474 basesoc_timer0_load_storage[27]
.sym 46475 VexRiscv._zz_35_[20]
.sym 46476 VexRiscv._zz_291_[1]
.sym 46477 VexRiscv._zz_291_[2]
.sym 46478 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 46479 $abc$40840$n4527_1
.sym 46480 waittimer0_count[11]
.sym 46481 $abc$40840$n4382_1
.sym 46482 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 46483 $abc$40840$n4469_1
.sym 46484 VexRiscv._zz_291_[4]
.sym 46486 $abc$40840$n4610_1
.sym 46487 basesoc_uart_tx_fifo_wrport_we
.sym 46488 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]
.sym 46489 $abc$40840$n6202
.sym 46491 $abc$40840$n4958
.sym 46493 basesoc_uart_phy_rx_reg[7]
.sym 46494 $abc$40840$n3647_1
.sym 46495 grant
.sym 46496 basesoc_timer0_reload_storage[20]
.sym 46497 VexRiscv._zz_151_[0]
.sym 46498 basesoc_vexriscv_dbus_we
.sym 46499 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 46500 VexRiscv._zz_291_[3]
.sym 46501 $abc$40840$n2381
.sym 46504 basesoc_ctrl_reset_reset_r
.sym 46505 $abc$40840$n2441
.sym 46506 VexRiscv._zz_288_[18]
.sym 46507 $auto$maccmap.cc:240:synth$8626.C[7]
.sym 46512 VexRiscv._zz_151_[14]
.sym 46517 VexRiscv._zz_151_[10]
.sym 46518 VexRiscv._zz_151_[13]
.sym 46519 VexRiscv._zz_291_[9]
.sym 46520 VexRiscv._zz_151_[7]
.sym 46523 VexRiscv._zz_151_[9]
.sym 46525 VexRiscv._zz_151_[12]
.sym 46526 VexRiscv._zz_291_[13]
.sym 46528 VexRiscv._zz_151_[11]
.sym 46531 VexRiscv._zz_291_[12]
.sym 46536 VexRiscv._zz_291_[11]
.sym 46537 VexRiscv._zz_291_[8]
.sym 46538 VexRiscv._zz_291_[14]
.sym 46539 VexRiscv._zz_291_[7]
.sym 46542 VexRiscv._zz_151_[8]
.sym 46543 VexRiscv._zz_291_[10]
.sym 46544 $auto$maccmap.cc:240:synth$8626.C[8]
.sym 46546 VexRiscv._zz_151_[7]
.sym 46547 VexRiscv._zz_291_[7]
.sym 46548 $auto$maccmap.cc:240:synth$8626.C[7]
.sym 46550 $auto$maccmap.cc:240:synth$8626.C[9]
.sym 46552 VexRiscv._zz_291_[8]
.sym 46553 VexRiscv._zz_151_[8]
.sym 46554 $auto$maccmap.cc:240:synth$8626.C[8]
.sym 46556 $auto$maccmap.cc:240:synth$8626.C[10]
.sym 46558 VexRiscv._zz_291_[9]
.sym 46559 VexRiscv._zz_151_[9]
.sym 46560 $auto$maccmap.cc:240:synth$8626.C[9]
.sym 46562 $auto$maccmap.cc:240:synth$8626.C[11]
.sym 46564 VexRiscv._zz_291_[10]
.sym 46565 VexRiscv._zz_151_[10]
.sym 46566 $auto$maccmap.cc:240:synth$8626.C[10]
.sym 46568 $auto$maccmap.cc:240:synth$8626.C[12]
.sym 46570 VexRiscv._zz_291_[11]
.sym 46571 VexRiscv._zz_151_[11]
.sym 46572 $auto$maccmap.cc:240:synth$8626.C[11]
.sym 46574 $auto$maccmap.cc:240:synth$8626.C[13]
.sym 46576 VexRiscv._zz_151_[12]
.sym 46577 VexRiscv._zz_291_[12]
.sym 46578 $auto$maccmap.cc:240:synth$8626.C[12]
.sym 46580 $auto$maccmap.cc:240:synth$8626.C[14]
.sym 46582 VexRiscv._zz_291_[13]
.sym 46583 VexRiscv._zz_151_[13]
.sym 46584 $auto$maccmap.cc:240:synth$8626.C[13]
.sym 46586 $auto$maccmap.cc:240:synth$8626.C[15]
.sym 46588 VexRiscv._zz_151_[14]
.sym 46589 VexRiscv._zz_291_[14]
.sym 46590 $auto$maccmap.cc:240:synth$8626.C[14]
.sym 46594 $abc$40840$n5672
.sym 46595 $abc$40840$n7009
.sym 46596 $abc$40840$n5674
.sym 46597 VexRiscv._zz_291_[12]
.sym 46598 $abc$40840$n4289
.sym 46599 $abc$40840$n5682
.sym 46600 basesoc_uart_tx_fifo_level0[0]
.sym 46601 $abc$40840$n7010
.sym 46603 VexRiscv._zz_35_[13]
.sym 46604 basesoc_timer0_reload_storage[19]
.sym 46605 VexRiscv._zz_288_[25]
.sym 46606 VexRiscv._zz_151_[7]
.sym 46607 VexRiscv.memory_MulDivIterativePlugin_div_result[20]
.sym 46608 VexRiscv._zz_198_
.sym 46609 $abc$40840$n3733_1
.sym 46610 VexRiscv.CsrPlugin_hadException
.sym 46611 $abc$40840$n2471
.sym 46613 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 46615 basesoc_dat_w[3]
.sym 46616 VexRiscv._zz_151_[14]
.sym 46617 user_btn0
.sym 46618 VexRiscv._zz_49_[1]
.sym 46619 VexRiscv._zz_151_[1]
.sym 46620 VexRiscv.decode_to_execute_RS2[11]
.sym 46621 VexRiscv._zz_199_[0]
.sym 46622 VexRiscv.decode_to_execute_RS2[31]
.sym 46623 basesoc_uart_tx_fifo_level0[0]
.sym 46624 VexRiscv._zz_292_
.sym 46626 VexRiscv._zz_328_
.sym 46628 VexRiscv._zz_151_[8]
.sym 46630 $auto$maccmap.cc:240:synth$8626.C[15]
.sym 46640 VexRiscv._zz_291_[22]
.sym 46641 VexRiscv._zz_291_[18]
.sym 46648 VexRiscv._zz_151_[20]
.sym 46649 VexRiscv._zz_151_[21]
.sym 46650 VexRiscv._zz_291_[17]
.sym 46651 VexRiscv._zz_151_[19]
.sym 46652 VexRiscv._zz_151_[17]
.sym 46653 VexRiscv._zz_151_[15]
.sym 46654 VexRiscv._zz_151_[18]
.sym 46655 VexRiscv._zz_151_[22]
.sym 46656 VexRiscv._zz_291_[20]
.sym 46658 VexRiscv._zz_151_[16]
.sym 46659 VexRiscv._zz_291_[15]
.sym 46660 VexRiscv._zz_291_[21]
.sym 46664 VexRiscv._zz_291_[16]
.sym 46665 VexRiscv._zz_291_[19]
.sym 46667 $auto$maccmap.cc:240:synth$8626.C[16]
.sym 46669 VexRiscv._zz_291_[15]
.sym 46670 VexRiscv._zz_151_[15]
.sym 46671 $auto$maccmap.cc:240:synth$8626.C[15]
.sym 46673 $auto$maccmap.cc:240:synth$8626.C[17]
.sym 46675 VexRiscv._zz_291_[16]
.sym 46676 VexRiscv._zz_151_[16]
.sym 46677 $auto$maccmap.cc:240:synth$8626.C[16]
.sym 46679 $auto$maccmap.cc:240:synth$8626.C[18]
.sym 46681 VexRiscv._zz_151_[17]
.sym 46682 VexRiscv._zz_291_[17]
.sym 46683 $auto$maccmap.cc:240:synth$8626.C[17]
.sym 46685 $auto$maccmap.cc:240:synth$8626.C[19]
.sym 46687 VexRiscv._zz_291_[18]
.sym 46688 VexRiscv._zz_151_[18]
.sym 46689 $auto$maccmap.cc:240:synth$8626.C[18]
.sym 46691 $auto$maccmap.cc:240:synth$8626.C[20]
.sym 46693 VexRiscv._zz_291_[19]
.sym 46694 VexRiscv._zz_151_[19]
.sym 46695 $auto$maccmap.cc:240:synth$8626.C[19]
.sym 46697 $auto$maccmap.cc:240:synth$8626.C[21]
.sym 46699 VexRiscv._zz_151_[20]
.sym 46700 VexRiscv._zz_291_[20]
.sym 46701 $auto$maccmap.cc:240:synth$8626.C[20]
.sym 46703 $auto$maccmap.cc:240:synth$8626.C[22]
.sym 46705 VexRiscv._zz_151_[21]
.sym 46706 VexRiscv._zz_291_[21]
.sym 46707 $auto$maccmap.cc:240:synth$8626.C[21]
.sym 46709 $auto$maccmap.cc:240:synth$8626.C[23]
.sym 46711 VexRiscv._zz_151_[22]
.sym 46712 VexRiscv._zz_291_[22]
.sym 46713 $auto$maccmap.cc:240:synth$8626.C[22]
.sym 46717 basesoc_timer0_reload_storage[20]
.sym 46718 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 46719 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 46720 basesoc_timer0_reload_storage[16]
.sym 46721 $abc$40840$n4804
.sym 46722 VexRiscv._zz_291_[16]
.sym 46723 $abc$40840$n6753_1
.sym 46724 $abc$40840$n5692
.sym 46726 basesoc_uart_phy_storage[18]
.sym 46728 VexRiscv._zz_41_[23]
.sym 46729 basesoc_uart_phy_rx_reg[5]
.sym 46731 VexRiscv._zz_197_
.sym 46734 VexRiscv._zz_160_
.sym 46735 $abc$40840$n4148
.sym 46736 VexRiscv._zz_35_[15]
.sym 46737 $abc$40840$n2256
.sym 46738 VexRiscv._zz_197_
.sym 46739 VexRiscv.decode_to_execute_RS2[23]
.sym 46740 $abc$40840$n4379_1
.sym 46741 $abc$40840$n6655
.sym 46742 $abc$40840$n4244_1
.sym 46743 VexRiscv._zz_194_[20]
.sym 46744 VexRiscv._zz_291_[28]
.sym 46745 VexRiscv._zz_47_[0]
.sym 46747 VexRiscv._zz_129_[1]
.sym 46749 $abc$40840$n233
.sym 46750 $abc$40840$n3647_1
.sym 46751 $abc$40840$n4392_1
.sym 46752 $abc$40840$n4877_1
.sym 46753 $auto$maccmap.cc:240:synth$8626.C[23]
.sym 46759 VexRiscv._zz_151_[28]
.sym 46760 VexRiscv._zz_291_[28]
.sym 46762 VexRiscv._zz_291_[30]
.sym 46763 VexRiscv._zz_291_[26]
.sym 46767 VexRiscv._zz_291_[24]
.sym 46771 VexRiscv._zz_291_[25]
.sym 46772 VexRiscv._zz_291_[23]
.sym 46774 VexRiscv._zz_291_[29]
.sym 46775 VexRiscv._zz_151_[30]
.sym 46776 VexRiscv._zz_151_[23]
.sym 46777 VexRiscv._zz_151_[29]
.sym 46781 VexRiscv._zz_151_[24]
.sym 46784 VexRiscv._zz_291_[27]
.sym 46786 VexRiscv._zz_151_[25]
.sym 46787 VexRiscv._zz_151_[26]
.sym 46789 VexRiscv._zz_151_[27]
.sym 46790 $auto$maccmap.cc:240:synth$8626.C[24]
.sym 46792 VexRiscv._zz_291_[23]
.sym 46793 VexRiscv._zz_151_[23]
.sym 46794 $auto$maccmap.cc:240:synth$8626.C[23]
.sym 46796 $auto$maccmap.cc:240:synth$8626.C[25]
.sym 46798 VexRiscv._zz_291_[24]
.sym 46799 VexRiscv._zz_151_[24]
.sym 46800 $auto$maccmap.cc:240:synth$8626.C[24]
.sym 46802 $auto$maccmap.cc:240:synth$8626.C[26]
.sym 46804 VexRiscv._zz_151_[25]
.sym 46805 VexRiscv._zz_291_[25]
.sym 46806 $auto$maccmap.cc:240:synth$8626.C[25]
.sym 46808 $auto$maccmap.cc:240:synth$8626.C[27]
.sym 46810 VexRiscv._zz_151_[26]
.sym 46811 VexRiscv._zz_291_[26]
.sym 46812 $auto$maccmap.cc:240:synth$8626.C[26]
.sym 46814 $auto$maccmap.cc:240:synth$8626.C[28]
.sym 46816 VexRiscv._zz_291_[27]
.sym 46817 VexRiscv._zz_151_[27]
.sym 46818 $auto$maccmap.cc:240:synth$8626.C[27]
.sym 46820 $auto$maccmap.cc:240:synth$8626.C[29]
.sym 46822 VexRiscv._zz_291_[28]
.sym 46823 VexRiscv._zz_151_[28]
.sym 46824 $auto$maccmap.cc:240:synth$8626.C[28]
.sym 46826 $auto$maccmap.cc:240:synth$8626.C[30]
.sym 46828 VexRiscv._zz_151_[29]
.sym 46829 VexRiscv._zz_291_[29]
.sym 46830 $auto$maccmap.cc:240:synth$8626.C[29]
.sym 46832 $auto$maccmap.cc:240:synth$8626.C[31]
.sym 46834 VexRiscv._zz_291_[30]
.sym 46835 VexRiscv._zz_151_[30]
.sym 46836 $auto$maccmap.cc:240:synth$8626.C[30]
.sym 46840 $abc$40840$n5670
.sym 46841 $abc$40840$n6757_1
.sym 46842 VexRiscv.memory_MulDivIterativePlugin_div_result[0]
.sym 46843 $abc$40840$n5716
.sym 46844 $abc$40840$n6036_1
.sym 46845 $abc$40840$n5708
.sym 46846 $abc$40840$n6756
.sym 46847 $abc$40840$n5287
.sym 46849 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 46850 basesoc_ctrl_reset_reset_r
.sym 46851 VexRiscv._zz_42_[1]
.sym 46852 $abc$40840$n4347
.sym 46853 VexRiscv._zz_199_[24]
.sym 46854 VexRiscv.decode_to_execute_IS_RS1_SIGNED
.sym 46855 basesoc_timer0_reload_storage[16]
.sym 46856 VexRiscv.execute_to_memory_IS_DIV
.sym 46857 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 46858 $PACKER_VCC_NET
.sym 46859 $PACKER_VCC_NET
.sym 46861 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 46862 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 46864 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 46865 VexRiscv._zz_194_[7]
.sym 46866 $abc$40840$n3834
.sym 46867 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 46868 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 46869 VexRiscv._zz_197_
.sym 46870 $abc$40840$n3932
.sym 46871 $abc$40840$n4153
.sym 46872 VexRiscv._zz_311_
.sym 46873 VexRiscv._zz_151_[23]
.sym 46874 VexRiscv._zz_151_[2]
.sym 46875 VexRiscv._zz_151_[27]
.sym 46876 $auto$maccmap.cc:240:synth$8626.C[31]
.sym 46884 VexRiscv._zz_292_
.sym 46888 VexRiscv.execute_to_memory_IS_MUL
.sym 46894 VexRiscv._zz_135_[21]
.sym 46897 VexRiscv._zz_49_[0]
.sym 46901 $abc$40840$n6655
.sym 46902 VexRiscv._zz_151_[31]
.sym 46903 $abc$40840$n4132
.sym 46905 $abc$40840$n4140
.sym 46906 VexRiscv.memory_arbitration_isValid
.sym 46908 VexRiscv._zz_291_[31]
.sym 46909 VexRiscv._zz_49_[1]
.sym 46911 $abc$40840$n4159
.sym 46912 VexRiscv._zz_151_[23]
.sym 46915 VexRiscv._zz_151_[31]
.sym 46916 VexRiscv._zz_291_[31]
.sym 46917 $auto$maccmap.cc:240:synth$8626.C[31]
.sym 46920 VexRiscv._zz_292_
.sym 46921 $abc$40840$n4132
.sym 46927 VexRiscv.execute_to_memory_IS_MUL
.sym 46928 VexRiscv.memory_arbitration_isValid
.sym 46933 VexRiscv._zz_135_[21]
.sym 46940 $abc$40840$n6655
.sym 46941 VexRiscv._zz_292_
.sym 46944 VexRiscv._zz_292_
.sym 46946 $abc$40840$n4140
.sym 46951 VexRiscv._zz_292_
.sym 46953 $abc$40840$n4159
.sym 46956 $abc$40840$n4159
.sym 46957 VexRiscv._zz_49_[0]
.sym 46958 VexRiscv._zz_49_[1]
.sym 46959 VexRiscv._zz_151_[23]
.sym 46960 $abc$40840$n2592_$glb_ce
.sym 46961 clk12_$glb_clk
.sym 46963 $abc$40840$n4243
.sym 46964 VexRiscv._zz_35_[0]
.sym 46965 $abc$40840$n5732
.sym 46966 $abc$40840$n5720
.sym 46967 VexRiscv._zz_90_
.sym 46968 $abc$40840$n5718
.sym 46969 $abc$40840$n5724
.sym 46970 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[0]
.sym 46973 VexRiscv._zz_199_[25]
.sym 46974 VexRiscv._zz_288_[31]
.sym 46975 $abc$40840$n5710
.sym 46976 basesoc_ctrl_bus_errors[0]
.sym 46977 VexRiscv.decode_to_execute_RS2[19]
.sym 46978 VexRiscv._zz_129_[5]
.sym 46979 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 46980 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 46981 $abc$40840$n3647_1
.sym 46983 VexRiscv.decode_to_execute_RS2[23]
.sym 46984 $abc$40840$n2623
.sym 46985 $abc$40840$n4966_1
.sym 46987 VexRiscv.decode_to_execute_RS2[24]
.sym 46988 VexRiscv._zz_151_[0]
.sym 46989 $abc$40840$n4132
.sym 46990 VexRiscv._zz_292_
.sym 46991 $abc$40840$n4378
.sym 46992 VexRiscv._zz_291_[3]
.sym 46993 VexRiscv._zz_135_[9]
.sym 46994 basesoc_vexriscv_dbus_we
.sym 46995 grant
.sym 46997 $abc$40840$n5287
.sym 46998 $abc$40840$n4657
.sym 47005 VexRiscv._zz_291_[0]
.sym 47007 VexRiscv._zz_292_
.sym 47010 VexRiscv._zz_151_[0]
.sym 47011 VexRiscv._zz_44_[0]
.sym 47013 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 47014 $abc$40840$n4939
.sym 47015 $abc$40840$n4941
.sym 47016 VexRiscv._zz_288_[0]
.sym 47017 VexRiscv._zz_285_[1]
.sym 47018 VexRiscv._zz_44_[1]
.sym 47021 $abc$40840$n4379_1
.sym 47022 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 47023 $abc$40840$n4392_1
.sym 47024 $abc$40840$n6653
.sym 47025 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 47027 VexRiscv.decode_to_execute_RS2[31]
.sym 47028 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 47033 VexRiscv._zz_199_[1]
.sym 47035 VexRiscv._zz_36_[1]
.sym 47037 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 47038 VexRiscv.decode_to_execute_RS2[31]
.sym 47043 VexRiscv._zz_292_
.sym 47046 $abc$40840$n6653
.sym 47049 VexRiscv._zz_285_[1]
.sym 47050 VexRiscv._zz_44_[0]
.sym 47051 VexRiscv._zz_199_[1]
.sym 47052 VexRiscv._zz_44_[1]
.sym 47055 $abc$40840$n4392_1
.sym 47057 $abc$40840$n4379_1
.sym 47058 VexRiscv._zz_36_[1]
.sym 47062 VexRiscv._zz_291_[0]
.sym 47063 VexRiscv._zz_151_[0]
.sym 47064 VexRiscv._zz_292_
.sym 47067 $abc$40840$n4939
.sym 47068 VexRiscv._zz_36_[1]
.sym 47070 $abc$40840$n4941
.sym 47073 VexRiscv._zz_151_[0]
.sym 47074 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 47076 VexRiscv._zz_288_[0]
.sym 47079 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 47080 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 47083 $abc$40840$n2592_$glb_ce
.sym 47084 clk12_$glb_clk
.sym 47086 VexRiscv._zz_321_[0]
.sym 47087 $abc$40840$n6651_1
.sym 47088 VexRiscv._zz_321_[7]
.sym 47089 $abc$40840$n4089
.sym 47090 $abc$40840$n4925_1
.sym 47091 $abc$40840$n3645
.sym 47092 $abc$40840$n4362
.sym 47093 VexRiscv._zz_321_[19]
.sym 47095 csrbankarray_csrbank3_bitbang0_w[3]
.sym 47096 $abc$40840$n3926
.sym 47097 VexRiscv.dBus_cmd_payload_wr
.sym 47098 VexRiscv._zz_197_
.sym 47099 VexRiscv._zz_170_[0]
.sym 47100 VexRiscv._zz_129_[3]
.sym 47101 $abc$40840$n4939
.sym 47102 $abc$40840$n4939
.sym 47103 $abc$40840$n4941
.sym 47105 VexRiscv._zz_170_[0]
.sym 47106 VexRiscv._zz_197_
.sym 47107 $abc$40840$n4939
.sym 47108 spiflash_bus_dat_r[28]
.sym 47111 VexRiscv._zz_151_[1]
.sym 47112 VexRiscv._zz_151_[2]
.sym 47113 VexRiscv.decode_to_execute_RS2[31]
.sym 47114 VexRiscv._zz_151_[0]
.sym 47115 VexRiscv._zz_199_[26]
.sym 47116 $abc$40840$n6653
.sym 47117 VexRiscv._zz_194_[22]
.sym 47118 VexRiscv._zz_49_[1]
.sym 47119 array_muxed1[12]
.sym 47120 VexRiscv._zz_199_[0]
.sym 47121 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 47127 VexRiscv._zz_42_[1]
.sym 47130 VexRiscv._zz_42_[0]
.sym 47131 $abc$40840$n4160
.sym 47133 VexRiscv._zz_292_
.sym 47134 VexRiscv._zz_199_[15]
.sym 47135 VexRiscv._zz_42_[1]
.sym 47136 VexRiscv.decode_to_execute_RS2[23]
.sym 47138 VexRiscv._zz_42_[0]
.sym 47139 VexRiscv._zz_285_[0]
.sym 47141 VexRiscv._zz_285_[2]
.sym 47143 VexRiscv._zz_41_[23]
.sym 47146 VexRiscv._zz_199_[0]
.sym 47147 VexRiscv.decode_to_execute_RS2[24]
.sym 47149 VexRiscv._zz_44_[1]
.sym 47150 VexRiscv.dBus_cmd_payload_wr
.sym 47151 VexRiscv._zz_199_[2]
.sym 47153 $abc$40840$n3935
.sym 47155 VexRiscv._zz_152_
.sym 47156 $abc$40840$n4175
.sym 47158 VexRiscv._zz_44_[0]
.sym 47160 VexRiscv._zz_42_[0]
.sym 47161 VexRiscv._zz_42_[1]
.sym 47162 VexRiscv.decode_to_execute_RS2[24]
.sym 47163 VexRiscv._zz_152_
.sym 47166 VexRiscv.dBus_cmd_payload_wr
.sym 47172 VexRiscv._zz_292_
.sym 47174 $abc$40840$n4175
.sym 47178 $abc$40840$n3935
.sym 47179 VexRiscv._zz_41_[23]
.sym 47181 $abc$40840$n4160
.sym 47184 VexRiscv._zz_42_[1]
.sym 47185 VexRiscv._zz_152_
.sym 47186 VexRiscv.decode_to_execute_RS2[23]
.sym 47187 VexRiscv._zz_42_[0]
.sym 47190 VexRiscv._zz_199_[2]
.sym 47191 VexRiscv._zz_44_[1]
.sym 47192 VexRiscv._zz_285_[2]
.sym 47193 VexRiscv._zz_44_[0]
.sym 47196 VexRiscv._zz_44_[1]
.sym 47197 VexRiscv._zz_199_[0]
.sym 47198 VexRiscv._zz_44_[0]
.sym 47199 VexRiscv._zz_285_[0]
.sym 47202 VexRiscv._zz_285_[0]
.sym 47203 VexRiscv._zz_44_[0]
.sym 47204 VexRiscv._zz_199_[15]
.sym 47205 VexRiscv._zz_44_[1]
.sym 47206 $abc$40840$n8283_$glb_ce
.sym 47207 clk12_$glb_clk
.sym 47209 $abc$40840$n114
.sym 47210 $abc$40840$n112
.sym 47211 VexRiscv._zz_291_[3]
.sym 47212 $abc$40840$n116
.sym 47213 $abc$40840$n4115
.sym 47214 $abc$40840$n6650
.sym 47215 $abc$40840$n3933
.sym 47216 $abc$40840$n233
.sym 47218 $abc$40840$n6782_1
.sym 47219 $abc$40840$n4824
.sym 47221 $abc$40840$n4926
.sym 47223 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 47224 $abc$40840$n4089
.sym 47226 $abc$40840$n4938_1
.sym 47227 VexRiscv._zz_199_[23]
.sym 47229 $abc$40840$n2271
.sym 47230 VexRiscv._zz_199_[24]
.sym 47231 VexRiscv.decode_to_execute_RS2[26]
.sym 47232 VexRiscv.decode_to_execute_RS2[23]
.sym 47233 VexRiscv._zz_321_[7]
.sym 47234 VexRiscv._zz_194_[20]
.sym 47235 VexRiscv._zz_49_[0]
.sym 47236 VexRiscv._zz_47_[0]
.sym 47237 $abc$40840$n6655
.sym 47238 VexRiscv._zz_321_[8]
.sym 47239 VexRiscv._zz_41_[31]
.sym 47240 $abc$40840$n233
.sym 47241 VexRiscv.decode_to_execute_RS2[25]
.sym 47242 $abc$40840$n4436_1
.sym 47243 VexRiscv._zz_321_[19]
.sym 47244 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 47252 $abc$40840$n3935
.sym 47253 $abc$40840$n3686
.sym 47254 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 47258 $abc$40840$n4133
.sym 47260 VexRiscv._zz_292_
.sym 47262 $abc$40840$n4997
.sym 47263 $abc$40840$n4118
.sym 47268 $abc$40840$n4657
.sym 47269 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 47270 VexRiscv._zz_41_[24]
.sym 47271 $abc$40840$n4379_1
.sym 47273 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 47275 $abc$40840$n4939
.sym 47276 VexRiscv._zz_36_[15]
.sym 47277 VexRiscv._zz_135_[22]
.sym 47281 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 47284 $abc$40840$n3686
.sym 47285 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 47286 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 47290 $abc$40840$n3935
.sym 47291 $abc$40840$n4133
.sym 47292 VexRiscv._zz_41_[24]
.sym 47297 $abc$40840$n4118
.sym 47298 VexRiscv._zz_292_
.sym 47304 VexRiscv._zz_135_[22]
.sym 47310 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 47313 VexRiscv._zz_36_[15]
.sym 47314 $abc$40840$n4657
.sym 47315 $abc$40840$n4379_1
.sym 47319 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 47325 $abc$40840$n4997
.sym 47326 $abc$40840$n4939
.sym 47327 VexRiscv._zz_36_[15]
.sym 47329 $abc$40840$n2592_$glb_ce
.sym 47330 clk12_$glb_clk
.sym 47332 $abc$40840$n6655
.sym 47333 $abc$40840$n6649
.sym 47334 $abc$40840$n6696
.sym 47335 $abc$40840$n6654_1
.sym 47336 VexRiscv._zz_194_[7]
.sym 47337 $abc$40840$n6823_1
.sym 47338 $abc$40840$n3932
.sym 47339 $abc$40840$n6657_1
.sym 47340 $abc$40840$n6653
.sym 47341 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_3
.sym 47342 csrbankarray_csrbank0_leds_out0_w[1]
.sym 47343 $abc$40840$n6653
.sym 47344 sys_rst
.sym 47345 $abc$40840$n2653
.sym 47346 VexRiscv.decode_to_execute_RS2[15]
.sym 47347 VexRiscv.memory_arbitration_isValid
.sym 47348 VexRiscv._zz_321_[9]
.sym 47349 $abc$40840$n233
.sym 47350 $abc$40840$n4997
.sym 47351 $abc$40840$n114
.sym 47352 VexRiscv._zz_42_[0]
.sym 47353 $abc$40840$n4378
.sym 47354 VexRiscv._zz_194_[13]
.sym 47356 VexRiscv._zz_286_[10]
.sym 47357 VexRiscv._zz_194_[7]
.sym 47358 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 47359 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 47360 VexRiscv._zz_311_
.sym 47361 $abc$40840$n3932
.sym 47362 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 47363 VexRiscv._zz_135_[22]
.sym 47364 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 47365 VexRiscv._zz_151_[23]
.sym 47366 $abc$40840$n233
.sym 47367 VexRiscv._zz_286_[4]
.sym 47373 VexRiscv._zz_42_[1]
.sym 47374 $abc$40840$n4141
.sym 47375 $abc$40840$n3935
.sym 47376 $abc$40840$n4119
.sym 47378 VexRiscv._zz_42_[1]
.sym 47381 VexRiscv._zz_41_[3]
.sym 47383 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 47384 VexRiscv._zz_42_[0]
.sym 47385 VexRiscv.decode_to_execute_RS2[25]
.sym 47386 VexRiscv._zz_41_[25]
.sym 47387 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 47389 VexRiscv._zz_152_
.sym 47390 VexRiscv._zz_286_[2]
.sym 47391 VexRiscv._zz_286_[3]
.sym 47392 VexRiscv.decode_to_execute_RS2[31]
.sym 47397 VexRiscv._zz_41_[2]
.sym 47399 VexRiscv._zz_41_[31]
.sym 47400 VexRiscv._zz_288_[25]
.sym 47402 VexRiscv._zz_151_[25]
.sym 47406 VexRiscv._zz_286_[3]
.sym 47407 VexRiscv._zz_42_[1]
.sym 47408 VexRiscv._zz_42_[0]
.sym 47409 VexRiscv._zz_41_[3]
.sym 47412 VexRiscv._zz_42_[1]
.sym 47413 VexRiscv._zz_152_
.sym 47414 VexRiscv.decode_to_execute_RS2[25]
.sym 47415 VexRiscv._zz_42_[0]
.sym 47418 VexRiscv._zz_151_[25]
.sym 47419 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 47420 VexRiscv._zz_288_[25]
.sym 47424 VexRiscv.decode_to_execute_RS2[31]
.sym 47425 VexRiscv._zz_42_[0]
.sym 47426 VexRiscv._zz_42_[1]
.sym 47427 VexRiscv._zz_152_
.sym 47430 VexRiscv._zz_42_[0]
.sym 47431 VexRiscv._zz_286_[2]
.sym 47432 VexRiscv._zz_42_[1]
.sym 47433 VexRiscv._zz_41_[2]
.sym 47436 VexRiscv._zz_41_[31]
.sym 47437 $abc$40840$n3935
.sym 47438 $abc$40840$n4119
.sym 47442 VexRiscv._zz_41_[25]
.sym 47443 $abc$40840$n4141
.sym 47444 $abc$40840$n3935
.sym 47450 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 47452 $abc$40840$n8283_$glb_ce
.sym 47453 clk12_$glb_clk
.sym 47455 VexRiscv._zz_41_[2]
.sym 47456 $abc$40840$n4387
.sym 47457 VexRiscv._zz_41_[4]
.sym 47458 $abc$40840$n7850
.sym 47459 $abc$40840$n5578
.sym 47460 $abc$40840$n7857
.sym 47461 $abc$40840$n6691_1
.sym 47462 $abc$40840$n6698
.sym 47463 $abc$40840$n8284
.sym 47464 basesoc_ctrl_bus_errors[23]
.sym 47466 $abc$40840$n8284
.sym 47467 basesoc_timer0_value[14]
.sym 47468 $abc$40840$n3932
.sym 47469 $abc$40840$n7853
.sym 47470 VexRiscv.execute_LightShifterPlugin_isActive
.sym 47471 $abc$40840$n3935
.sym 47472 $abc$40840$n6657_1
.sym 47473 $abc$40840$n8284
.sym 47474 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 47475 VexRiscv._zz_129_[2]
.sym 47476 VexRiscv.execute_LightShifterPlugin_isActive
.sym 47477 VexRiscv._zz_41_[1]
.sym 47478 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 47479 $PACKER_VCC_NET
.sym 47480 VexRiscv._zz_151_[0]
.sym 47481 VexRiscv._zz_194_[8]
.sym 47483 VexRiscv._zz_151_[21]
.sym 47484 VexRiscv._zz_47_[1]
.sym 47485 $abc$40840$n2656
.sym 47486 $abc$40840$n4118
.sym 47487 $abc$40840$n4117
.sym 47488 VexRiscv._zz_194_[2]
.sym 47490 VexRiscv.CsrPlugin_hadException
.sym 47496 VexRiscv._zz_36_[25]
.sym 47497 VexRiscv._zz_288_[21]
.sym 47503 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 47504 $abc$40840$n4811_1
.sym 47505 $abc$40840$n4379_1
.sym 47506 $abc$40840$n5037_1
.sym 47508 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 47509 VexRiscv._zz_151_[21]
.sym 47512 $abc$40840$n4436_1
.sym 47513 VexRiscv._zz_36_[3]
.sym 47518 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 47520 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 47521 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 47522 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 47523 VexRiscv._zz_135_[22]
.sym 47526 $abc$40840$n4939
.sym 47527 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 47531 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 47535 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 47536 VexRiscv._zz_151_[21]
.sym 47537 VexRiscv._zz_288_[21]
.sym 47543 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 47547 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 47553 VexRiscv._zz_36_[25]
.sym 47555 $abc$40840$n4379_1
.sym 47556 $abc$40840$n4811_1
.sym 47559 VexRiscv._zz_36_[3]
.sym 47560 $abc$40840$n4436_1
.sym 47562 $abc$40840$n4379_1
.sym 47565 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 47566 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 47567 VexRiscv._zz_135_[22]
.sym 47568 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 47571 $abc$40840$n4939
.sym 47572 VexRiscv._zz_36_[25]
.sym 47573 $abc$40840$n5037_1
.sym 47575 $abc$40840$n2592_$glb_ce
.sym 47576 clk12_$glb_clk
.sym 47578 VexRiscv.CsrPlugin_mtvec_base[17]
.sym 47579 $abc$40840$n6692
.sym 47580 $abc$40840$n5560
.sym 47581 $abc$40840$n5620_1
.sym 47582 $abc$40840$n7858
.sym 47583 $abc$40840$n5575
.sym 47584 $abc$40840$n4360
.sym 47585 $abc$40840$n4411_1
.sym 47586 $abc$40840$n4811_1
.sym 47587 $abc$40840$n4379_1
.sym 47588 $abc$40840$n4632_1
.sym 47590 VexRiscv._zz_195_[32]
.sym 47591 basesoc_uart_tx_fifo_produce[2]
.sym 47592 $abc$40840$n2471
.sym 47593 VexRiscv._zz_170_[2]
.sym 47594 $abc$40840$n4980
.sym 47595 VexRiscv._zz_41_[15]
.sym 47597 VexRiscv._zz_41_[2]
.sym 47598 VexRiscv._zz_41_[15]
.sym 47599 $abc$40840$n5433_1
.sym 47600 $abc$40840$n3615
.sym 47601 user_btn0
.sym 47602 VexRiscv._zz_41_[4]
.sym 47603 VexRiscv._zz_199_[26]
.sym 47604 VexRiscv._zz_151_[2]
.sym 47605 VexRiscv._zz_194_[22]
.sym 47606 VexRiscv.CsrPlugin_mtval[19]
.sym 47607 $abc$40840$n6653
.sym 47608 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 47609 VexRiscv.decode_to_execute_RS2[31]
.sym 47610 $abc$40840$n5067_1
.sym 47611 VexRiscv._zz_151_[1]
.sym 47612 VexRiscv._zz_199_[0]
.sym 47613 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 47620 VexRiscv._zz_36_[1]
.sym 47621 VexRiscv._zz_41_[24]
.sym 47625 VexRiscv._zz_287_[4]
.sym 47627 VexRiscv._zz_36_[25]
.sym 47628 VexRiscv._zz_36_[3]
.sym 47629 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 47631 VexRiscv._zz_151_[3]
.sym 47634 $abc$40840$n6760
.sym 47636 $abc$40840$n4824
.sym 47640 $abc$40840$n4382_1
.sym 47641 $abc$40840$n3926
.sym 47644 $abc$40840$n6692
.sym 47646 $abc$40840$n233
.sym 47648 VexRiscv.execute_LightShifterPlugin_isActive
.sym 47652 $abc$40840$n3926
.sym 47653 $abc$40840$n4824
.sym 47654 $abc$40840$n6760
.sym 47658 $abc$40840$n4382_1
.sym 47659 $abc$40840$n3926
.sym 47661 $abc$40840$n6692
.sym 47664 VexRiscv._zz_36_[3]
.sym 47672 VexRiscv._zz_36_[25]
.sym 47678 VexRiscv._zz_287_[4]
.sym 47684 VexRiscv._zz_36_[1]
.sym 47688 VexRiscv._zz_41_[24]
.sym 47694 VexRiscv._zz_151_[3]
.sym 47696 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 47697 VexRiscv.execute_LightShifterPlugin_isActive
.sym 47698 $abc$40840$n233
.sym 47699 clk12_$glb_clk
.sym 47701 $abc$40840$n5146
.sym 47702 $abc$40840$n4343_1
.sym 47703 $abc$40840$n6690_1
.sym 47704 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[8]
.sym 47705 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[16]
.sym 47706 $abc$40840$n6689_1
.sym 47707 $abc$40840$n7869
.sym 47708 $abc$40840$n4344
.sym 47709 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 47710 VexRiscv._zz_311_
.sym 47713 VexRiscv._zz_194_[31]
.sym 47714 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 47715 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 47716 sys_rst
.sym 47717 basesoc_dat_w[2]
.sym 47718 VexRiscv._zz_41_[17]
.sym 47719 $abc$40840$n7860
.sym 47720 VexRiscv.CsrPlugin_mtvec_base[17]
.sym 47721 VexRiscv._zz_194_[1]
.sym 47722 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 47723 VexRiscv._zz_194_[6]
.sym 47725 VexRiscv._zz_199_[2]
.sym 47726 VexRiscv._zz_194_[20]
.sym 47727 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 47728 VexRiscv._zz_47_[0]
.sym 47729 VexRiscv._zz_41_[5]
.sym 47730 VexRiscv._zz_321_[7]
.sym 47731 VexRiscv.CsrPlugin_mepc[15]
.sym 47732 $abc$40840$n233
.sym 47733 $abc$40840$n4939
.sym 47734 VexRiscv._zz_321_[8]
.sym 47735 VexRiscv._zz_321_[19]
.sym 47736 VexRiscv._zz_41_[6]
.sym 47742 VexRiscv.execute_LightShifterPlugin_isActive
.sym 47743 $abc$40840$n6652
.sym 47744 VexRiscv._zz_49_[0]
.sym 47745 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 47746 VexRiscv._zz_49_[1]
.sym 47748 VexRiscv._zz_42_[0]
.sym 47750 VexRiscv._zz_41_[0]
.sym 47754 VexRiscv._zz_151_[31]
.sym 47756 $abc$40840$n4118
.sym 47758 VexRiscv._zz_42_[1]
.sym 47760 $abc$40840$n2656
.sym 47761 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 47762 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 47763 $abc$40840$n4345
.sym 47764 VexRiscv._zz_151_[2]
.sym 47766 VexRiscv._zz_286_[0]
.sym 47770 $abc$40840$n4117
.sym 47771 VexRiscv._zz_287_[0]
.sym 47772 VexRiscv._zz_129_[0]
.sym 47773 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 47775 VexRiscv._zz_287_[0]
.sym 47776 $abc$40840$n6652
.sym 47777 VexRiscv._zz_42_[0]
.sym 47778 VexRiscv._zz_129_[0]
.sym 47781 VexRiscv._zz_286_[0]
.sym 47782 VexRiscv._zz_42_[1]
.sym 47783 VexRiscv._zz_41_[0]
.sym 47784 VexRiscv._zz_42_[0]
.sym 47787 VexRiscv.execute_LightShifterPlugin_isActive
.sym 47789 VexRiscv._zz_151_[2]
.sym 47790 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 47793 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 47800 $abc$40840$n4118
.sym 47802 VexRiscv._zz_151_[31]
.sym 47806 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 47813 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 47817 $abc$40840$n4117
.sym 47818 VexRiscv._zz_49_[0]
.sym 47819 $abc$40840$n4345
.sym 47820 VexRiscv._zz_49_[1]
.sym 47821 $abc$40840$n2656
.sym 47822 clk12_$glb_clk
.sym 47824 VexRiscv._zz_286_[0]
.sym 47825 $abc$40840$n6684_1
.sym 47826 VexRiscv._zz_41_[20]
.sym 47827 $abc$40840$n5122_1
.sym 47828 VexRiscv._zz_170_[1]
.sym 47829 VexRiscv._zz_287_[0]
.sym 47830 VexRiscv._zz_129_[0]
.sym 47831 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 47832 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 47833 basesoc_vexriscv_ibus_adr[4]
.sym 47834 VexRiscv._zz_41_[6]
.sym 47836 VexRiscv.dBus_cmd_payload_wr
.sym 47839 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[8]
.sym 47840 basesoc_vexriscv_ibus_adr[7]
.sym 47841 VexRiscv._zz_41_[18]
.sym 47843 $abc$40840$n2653
.sym 47844 $abc$40840$n5142
.sym 47845 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 47846 VexRiscv._zz_49_[0]
.sym 47847 VexRiscv._zz_194_[29]
.sym 47848 VexRiscv._zz_286_[10]
.sym 47849 VexRiscv._zz_170_[1]
.sym 47850 $abc$40840$n4215
.sym 47851 VexRiscv.CsrPlugin_mtvec_base[20]
.sym 47852 VexRiscv._zz_170_[0]
.sym 47853 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 47854 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 47855 VexRiscv._zz_151_[19]
.sym 47856 VexRiscv._zz_190_
.sym 47857 $abc$40840$n5070_1
.sym 47858 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 47859 $abc$40840$n4361_1
.sym 47872 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 47878 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 47880 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 47882 VexRiscv._zz_36_[0]
.sym 47883 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 47884 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 47886 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 47887 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 47890 $abc$40840$n4925_1
.sym 47891 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 47892 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 47893 $abc$40840$n4939
.sym 47894 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 47901 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 47905 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 47910 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 47919 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 47923 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 47928 VexRiscv._zz_36_[0]
.sym 47929 $abc$40840$n4925_1
.sym 47930 $abc$40840$n4939
.sym 47936 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 47940 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 47941 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 47942 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 47943 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 47944 $abc$40840$n2592_$glb_ce
.sym 47945 clk12_$glb_clk
.sym 47947 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending
.sym 47948 VexRiscv._zz_36_[0]
.sym 47949 $abc$40840$n5134
.sym 47950 $abc$40840$n5488
.sym 47951 $abc$40840$n5150
.sym 47952 $abc$40840$n5452_1
.sym 47953 $abc$40840$n6685_1
.sym 47954 $abc$40840$n4215
.sym 47956 VexRiscv.CsrPlugin_mtval[17]
.sym 47957 $abc$40840$n4382_1
.sym 47959 $abc$40840$n7856
.sym 47960 VexRiscv._zz_129_[0]
.sym 47961 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 47962 $abc$40840$n3932
.sym 47963 basesoc_uart_tx_fifo_consume[0]
.sym 47964 VexRiscv.CsrPlugin_mtval[16]
.sym 47965 VexRiscv._zz_287_[1]
.sym 47966 basesoc_vexriscv_dbus_adr[19]
.sym 47967 VexRiscv.CsrPlugin_mtval[29]
.sym 47968 VexRiscv._zz_319_
.sym 47969 VexRiscv.CsrPlugin_mtval[9]
.sym 47970 $abc$40840$n5070_1
.sym 47971 $abc$40840$n4905_1
.sym 47972 $abc$40840$n3686
.sym 47973 $abc$40840$n4672
.sym 47974 VexRiscv._zz_37_[1]
.sym 47975 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 47976 VexRiscv.DBusSimplePlugin_redoBranch_payload[1]
.sym 47977 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 47978 VexRiscv.CsrPlugin_hadException
.sym 47979 $abc$40840$n4118
.sym 47980 VexRiscv._zz_47_[1]
.sym 47981 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 47991 VexRiscv._zz_47_[1]
.sym 47993 VexRiscv._zz_41_[2]
.sym 47994 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 47995 VexRiscv._zz_47_[0]
.sym 47997 VexRiscv._zz_199_[2]
.sym 47999 $abc$40840$n4208
.sym 48001 $abc$40840$n4212
.sym 48002 VexRiscv._zz_41_[25]
.sym 48003 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 48005 $abc$40840$n235
.sym 48006 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 48009 VexRiscv._zz_199_[1]
.sym 48010 VexRiscv._zz_199_[25]
.sym 48011 VexRiscv._zz_151_[31]
.sym 48013 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 48016 VexRiscv._zz_190_
.sym 48017 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 48018 VexRiscv._zz_41_[1]
.sym 48019 VexRiscv._zz_288_[31]
.sym 48021 VexRiscv._zz_199_[2]
.sym 48022 VexRiscv._zz_41_[2]
.sym 48023 $abc$40840$n4212
.sym 48027 VexRiscv._zz_47_[1]
.sym 48028 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 48029 VexRiscv._zz_47_[0]
.sym 48030 $abc$40840$n4208
.sym 48033 $abc$40840$n4212
.sym 48034 VexRiscv._zz_41_[1]
.sym 48036 VexRiscv._zz_199_[1]
.sym 48047 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 48051 $abc$40840$n235
.sym 48052 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 48053 VexRiscv._zz_190_
.sym 48054 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 48057 VexRiscv._zz_199_[25]
.sym 48058 VexRiscv._zz_41_[25]
.sym 48059 $abc$40840$n4212
.sym 48064 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 48065 VexRiscv._zz_151_[31]
.sym 48066 VexRiscv._zz_288_[31]
.sym 48067 $abc$40840$n2592_$glb_ce
.sym 48068 clk12_$glb_clk
.sym 48070 $abc$40840$n3950
.sym 48071 VexRiscv.CsrPlugin_mtval[8]
.sym 48072 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 48073 VexRiscv.CsrPlugin_mtval[1]
.sym 48074 $abc$40840$n5114
.sym 48075 $abc$40840$n4361_1
.sym 48076 $abc$40840$n5425_1
.sym 48077 $abc$40840$n5419_1
.sym 48079 $abc$40840$n5452_1
.sym 48082 $abc$40840$n5152
.sym 48083 $abc$40840$n4034_1
.sym 48084 $abc$40840$n5469_1
.sym 48085 $abc$40840$n3689
.sym 48086 $abc$40840$n5174_1
.sym 48087 VexRiscv._zz_41_[31]
.sym 48088 VexRiscv.DBusSimplePlugin_redoBranch_payload[15]
.sym 48089 VexRiscv.CsrPlugin_mepc[22]
.sym 48090 basesoc_timer0_reload_storage[25]
.sym 48092 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 48093 VexRiscv.CsrPlugin_mepc[18]
.sym 48094 VexRiscv.CsrPlugin_mtval[19]
.sym 48095 $abc$40840$n4212
.sym 48096 VexRiscv.decode_to_execute_RS2[31]
.sym 48098 $abc$40840$n4358_1
.sym 48101 VexRiscv._zz_286_[0]
.sym 48103 VexRiscv.execute_BranchPlugin_branch_src1[25]
.sym 48104 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 48105 VexRiscv._zz_287_[0]
.sym 48112 VexRiscv._zz_36_[0]
.sym 48113 VexRiscv._zz_151_[31]
.sym 48114 $abc$40840$n4917_1
.sym 48118 VexRiscv._zz_37_[0]
.sym 48119 VexRiscv._zz_170_[1]
.sym 48120 VexRiscv._zz_285_[0]
.sym 48122 $abc$40840$n4347
.sym 48124 VexRiscv._zz_170_[0]
.sym 48126 $abc$40840$n4209
.sym 48128 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED
.sym 48129 $abc$40840$n233
.sym 48130 $abc$40840$n4208
.sym 48131 $abc$40840$n4905_1
.sym 48133 $abc$40840$n4889_1
.sym 48134 VexRiscv._zz_37_[1]
.sym 48135 VexRiscv._zz_41_[1]
.sym 48137 VexRiscv._zz_152_
.sym 48138 VexRiscv._zz_32_[1]
.sym 48139 $abc$40840$n4118
.sym 48142 VexRiscv._zz_170_[2]
.sym 48147 VexRiscv._zz_41_[1]
.sym 48151 $abc$40840$n4347
.sym 48153 $abc$40840$n4209
.sym 48156 VexRiscv._zz_285_[0]
.sym 48157 VexRiscv._zz_152_
.sym 48158 VexRiscv._zz_32_[1]
.sym 48162 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED
.sym 48163 $abc$40840$n4209
.sym 48164 $abc$40840$n4118
.sym 48165 VexRiscv._zz_151_[31]
.sym 48168 VexRiscv._zz_170_[2]
.sym 48169 VexRiscv._zz_170_[1]
.sym 48170 VexRiscv._zz_170_[0]
.sym 48171 $abc$40840$n4208
.sym 48176 VexRiscv._zz_36_[0]
.sym 48180 $abc$40840$n4889_1
.sym 48181 VexRiscv._zz_37_[0]
.sym 48182 $abc$40840$n4905_1
.sym 48183 VexRiscv._zz_37_[1]
.sym 48186 $abc$40840$n4118
.sym 48188 $abc$40840$n4917_1
.sym 48189 VexRiscv._zz_151_[31]
.sym 48190 $abc$40840$n233
.sym 48191 clk12_$glb_clk
.sym 48193 VexRiscv._zz_41_[16]
.sym 48194 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED
.sym 48195 VexRiscv._zz_41_[14]
.sym 48196 VexRiscv._zz_32_[0]
.sym 48197 VexRiscv._zz_47_[1]
.sym 48198 $abc$40840$n4721_1
.sym 48199 VexRiscv._zz_199_[31]
.sym 48200 VexRiscv.decode_to_execute_RS2[31]
.sym 48205 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 48207 VexRiscv.CsrPlugin_mie_MTIE
.sym 48208 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 48209 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 48210 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 48211 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 48212 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 48213 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 48214 VexRiscv.CsrPlugin_mtval[8]
.sym 48215 VexRiscv.CsrPlugin_mepc[17]
.sym 48216 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 48217 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 48219 VexRiscv.CsrPlugin_mtval[1]
.sym 48220 $abc$40840$n5170_1
.sym 48221 VexRiscv._zz_41_[5]
.sym 48222 VexRiscv._zz_194_[20]
.sym 48223 $abc$40840$n2656
.sym 48225 $abc$40840$n4939
.sym 48226 VexRiscv._zz_41_[16]
.sym 48227 $abc$40840$n5067_1
.sym 48228 $abc$40840$n231
.sym 48234 $abc$40840$n4673
.sym 48235 $abc$40840$n4919_1
.sym 48236 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 48237 $abc$40840$n5070_1
.sym 48238 VexRiscv.CsrPlugin_mtvec_base[11]
.sym 48239 $abc$40840$n5067_1
.sym 48240 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 48241 $abc$40840$n4916
.sym 48242 VexRiscv._zz_32_[1]
.sym 48243 $abc$40840$n4920
.sym 48245 $abc$40840$n2653
.sym 48246 VexRiscv.CsrPlugin_mtval[16]
.sym 48248 VexRiscv.CsrPlugin_hadException
.sym 48249 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 48251 $abc$40840$n235
.sym 48252 $abc$40840$n3932
.sym 48253 VexRiscv._zz_32_[0]
.sym 48255 VexRiscv._zz_190_
.sym 48257 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 48258 $abc$40840$n4358_1
.sym 48259 $abc$40840$n235
.sym 48260 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 48261 VexRiscv._zz_286_[0]
.sym 48263 VexRiscv.CsrPlugin_mepc[13]
.sym 48265 VexRiscv._zz_287_[0]
.sym 48267 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 48268 VexRiscv._zz_190_
.sym 48269 $abc$40840$n235
.sym 48270 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 48273 $abc$40840$n4358_1
.sym 48274 $abc$40840$n4673
.sym 48275 VexRiscv.CsrPlugin_mtval[16]
.sym 48280 VexRiscv.CsrPlugin_hadException
.sym 48285 $abc$40840$n4919_1
.sym 48286 $abc$40840$n4920
.sym 48287 $abc$40840$n4916
.sym 48288 $abc$40840$n3932
.sym 48291 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 48292 $abc$40840$n235
.sym 48293 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 48294 VexRiscv._zz_190_
.sym 48297 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 48298 VexRiscv._zz_286_[0]
.sym 48299 VexRiscv._zz_32_[1]
.sym 48300 VexRiscv._zz_287_[0]
.sym 48304 VexRiscv._zz_32_[1]
.sym 48306 VexRiscv._zz_32_[0]
.sym 48309 $abc$40840$n5070_1
.sym 48310 VexRiscv.CsrPlugin_mepc[13]
.sym 48311 $abc$40840$n5067_1
.sym 48312 VexRiscv.CsrPlugin_mtvec_base[11]
.sym 48313 $abc$40840$n2653
.sym 48314 clk12_$glb_clk
.sym 48316 VexRiscv.CsrPlugin_mtvec_base[8]
.sym 48317 $abc$40840$n3699
.sym 48318 VexRiscv.CsrPlugin_mtvec_base[16]
.sym 48319 VexRiscv.CsrPlugin_mtvec_base[1]
.sym 48320 VexRiscv.CsrPlugin_mtvec_base[15]
.sym 48321 $abc$40840$n5461_1
.sym 48322 VexRiscv.CsrPlugin_mtvec_base[7]
.sym 48323 VexRiscv.CsrPlugin_mtvec_base[4]
.sym 48324 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 48328 $abc$40840$n5439_1
.sym 48329 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 48330 VexRiscv._zz_37_[0]
.sym 48331 basesoc_vexriscv_ibus_adr[26]
.sym 48332 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 48333 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 48334 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 48335 basesoc_vexriscv_ibus_adr[14]
.sym 48336 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 48337 $abc$40840$n2656
.sym 48338 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 48339 $abc$40840$n233
.sym 48340 VexRiscv._zz_41_[14]
.sym 48341 VexRiscv._zz_190_
.sym 48342 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 48345 $abc$40840$n6782
.sym 48348 VexRiscv._zz_286_[10]
.sym 48349 VexRiscv._zz_170_[1]
.sym 48358 $abc$40840$n3926
.sym 48360 $abc$40840$n5070_1
.sym 48361 VexRiscv.CsrPlugin_mtvec_base[14]
.sym 48362 VexRiscv._zz_151_[3]
.sym 48363 $abc$40840$n4921_1
.sym 48367 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 48368 $abc$40840$n4915_1
.sym 48369 VexRiscv._zz_170_[0]
.sym 48370 VexRiscv._zz_170_[1]
.sym 48372 VexRiscv.CsrPlugin_mepc[16]
.sym 48375 $abc$40840$n2656
.sym 48376 $abc$40840$n4350
.sym 48377 $abc$40840$n4422
.sym 48379 VexRiscv.CsrPlugin_mepc[27]
.sym 48380 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 48381 $abc$40840$n4357
.sym 48382 VexRiscv.CsrPlugin_mtvec_base[25]
.sym 48383 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 48384 VexRiscv._zz_200_[16]
.sym 48387 $abc$40840$n5067_1
.sym 48390 VexRiscv._zz_200_[16]
.sym 48391 $abc$40840$n4357
.sym 48392 VexRiscv.CsrPlugin_mepc[16]
.sym 48393 $abc$40840$n4350
.sym 48396 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 48402 VexRiscv.CsrPlugin_mepc[16]
.sym 48403 $abc$40840$n5067_1
.sym 48404 VexRiscv.CsrPlugin_mtvec_base[14]
.sym 48405 $abc$40840$n5070_1
.sym 48408 VexRiscv._zz_151_[3]
.sym 48409 $abc$40840$n4422
.sym 48410 VexRiscv._zz_170_[0]
.sym 48411 VexRiscv._zz_170_[1]
.sym 48415 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 48420 $abc$40840$n3926
.sym 48421 $abc$40840$n4915_1
.sym 48423 $abc$40840$n4921_1
.sym 48429 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 48432 $abc$40840$n5070_1
.sym 48433 VexRiscv.CsrPlugin_mtvec_base[25]
.sym 48434 $abc$40840$n5067_1
.sym 48435 VexRiscv.CsrPlugin_mepc[27]
.sym 48436 $abc$40840$n2656
.sym 48437 clk12_$glb_clk
.sym 48439 $abc$40840$n4357
.sym 48440 VexRiscv.DBusSimplePlugin_redoBranch_payload[4]
.sym 48441 VexRiscv.DBusSimplePlugin_redoBranch_payload[5]
.sym 48442 $abc$40840$n4350
.sym 48443 $abc$40840$n4422
.sym 48444 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 48445 $abc$40840$n4358_1
.sym 48446 VexRiscv.DBusSimplePlugin_redoBranch_payload[14]
.sym 48447 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 48453 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 48454 $abc$40840$n2537
.sym 48455 VexRiscv.CsrPlugin_mepc[19]
.sym 48456 $abc$40840$n5070_1
.sym 48457 VexRiscv.CsrPlugin_mepc[3]
.sym 48458 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 48459 $abc$40840$n5070_1
.sym 48460 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 48461 VexRiscv._zz_334_
.sym 48462 VexRiscv._zz_151_[23]
.sym 48463 basesoc_timer0_eventmanager_pending_w
.sym 48464 VexRiscv.DBusSimplePlugin_redoBranch_payload[1]
.sym 48466 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 48472 VexRiscv.CsrPlugin_mtval[14]
.sym 48474 VexRiscv.DBusSimplePlugin_redoBranch_payload[4]
.sym 48481 $abc$40840$n4824
.sym 48485 $abc$40840$n4649
.sym 48488 VexRiscv._zz_151_[25]
.sym 48489 VexRiscv._zz_170_[0]
.sym 48490 VexRiscv._zz_200_[31]
.sym 48491 VexRiscv.CsrPlugin_mtval[1]
.sym 48492 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 48495 $abc$40840$n4351
.sym 48496 $abc$40840$n4357
.sym 48497 $abc$40840$n3665_1
.sym 48498 $abc$40840$n2572
.sym 48499 $abc$40840$n4384
.sym 48500 $abc$40840$n4922
.sym 48501 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 48502 VexRiscv.CsrPlugin_mepc[1]
.sym 48503 $abc$40840$n4383
.sym 48504 VexRiscv.CsrPlugin_mepc[15]
.sym 48506 $abc$40840$n4825_1
.sym 48507 $abc$40840$n4350
.sym 48508 VexRiscv._zz_200_[25]
.sym 48509 VexRiscv._zz_170_[1]
.sym 48510 $abc$40840$n4358_1
.sym 48514 $abc$40840$n4649
.sym 48515 $abc$40840$n4357
.sym 48516 VexRiscv.CsrPlugin_mepc[15]
.sym 48519 VexRiscv._zz_200_[25]
.sym 48521 $abc$40840$n4825_1
.sym 48522 $abc$40840$n4350
.sym 48526 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 48531 $abc$40840$n3665_1
.sym 48532 $abc$40840$n4351
.sym 48533 $abc$40840$n4358_1
.sym 48534 VexRiscv.CsrPlugin_mtval[1]
.sym 48540 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 48543 $abc$40840$n4824
.sym 48544 VexRiscv._zz_170_[0]
.sym 48545 VexRiscv._zz_151_[25]
.sym 48546 VexRiscv._zz_170_[1]
.sym 48549 $abc$40840$n4922
.sym 48551 $abc$40840$n4350
.sym 48552 VexRiscv._zz_200_[31]
.sym 48555 $abc$40840$n4383
.sym 48556 $abc$40840$n4357
.sym 48557 $abc$40840$n4384
.sym 48558 VexRiscv.CsrPlugin_mepc[1]
.sym 48559 $abc$40840$n2572
.sym 48560 clk12_$glb_clk
.sym 48561 VexRiscv.reset_$glb_sr
.sym 48562 $abc$40840$n4355_1
.sym 48563 $abc$40840$n4425
.sym 48564 $abc$40840$n4353
.sym 48565 waittimer1_count[13]
.sym 48566 $abc$40840$n4922
.sym 48567 waittimer1_count[8]
.sym 48568 $abc$40840$n4348
.sym 48569 $abc$40840$n4383
.sym 48571 $abc$40840$n3926
.sym 48574 VexRiscv._zz_151_[2]
.sym 48575 $abc$40840$n4358_1
.sym 48576 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 48577 $abc$40840$n3926
.sym 48578 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 48581 $abc$40840$n4357
.sym 48585 VexRiscv.DBusSimplePlugin_redoBranch_payload[5]
.sym 48589 VexRiscv._zz_286_[0]
.sym 48592 VexRiscv.CsrPlugin_mepc[14]
.sym 48594 $abc$40840$n4358_1
.sym 48603 VexRiscv._zz_200_[15]
.sym 48604 $abc$40840$n5365_1
.sym 48606 $abc$40840$n4350
.sym 48608 $abc$40840$n5337_1
.sym 48609 $abc$40840$n4358_1
.sym 48611 $abc$40840$n4357
.sym 48612 $abc$40840$n5357_1
.sym 48614 $abc$40840$n5345_1
.sym 48618 VexRiscv._zz_200_[14]
.sym 48620 $abc$40840$n4425
.sym 48621 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 48625 $abc$40840$n4426_1
.sym 48627 VexRiscv.CsrPlugin_mtval[15]
.sym 48628 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 48629 serial_rx
.sym 48630 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 48631 $abc$40840$n4633_1
.sym 48632 VexRiscv.CsrPlugin_mtval[14]
.sym 48634 VexRiscv.CsrPlugin_mepc[14]
.sym 48636 $abc$40840$n5357_1
.sym 48637 $abc$40840$n5337_1
.sym 48638 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 48644 serial_rx
.sym 48648 $abc$40840$n5345_1
.sym 48650 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 48651 $abc$40840$n5337_1
.sym 48655 VexRiscv.CsrPlugin_mtval[14]
.sym 48656 $abc$40840$n4633_1
.sym 48657 $abc$40840$n4358_1
.sym 48660 VexRiscv._zz_200_[14]
.sym 48661 $abc$40840$n4357
.sym 48662 VexRiscv.CsrPlugin_mepc[14]
.sym 48663 $abc$40840$n4350
.sym 48666 VexRiscv.CsrPlugin_mtval[15]
.sym 48667 VexRiscv._zz_200_[15]
.sym 48668 $abc$40840$n4350
.sym 48669 $abc$40840$n4358_1
.sym 48672 $abc$40840$n4426_1
.sym 48673 $abc$40840$n4425
.sym 48678 $abc$40840$n5365_1
.sym 48680 $abc$40840$n5337_1
.sym 48681 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 48683 clk12_$glb_clk
.sym 48688 VexRiscv.CsrPlugin_mcause_exceptionCode[3]
.sym 48690 VexRiscv.CsrPlugin_mcause_exceptionCode[1]
.sym 48694 $abc$40840$n5365_1
.sym 48697 VexRiscv.CsrPlugin_mepc[10]
.sym 48698 VexRiscv.CsrPlugin_mcause_interrupt
.sym 48699 VexRiscv._zz_41_[28]
.sym 48700 waittimer1_count[13]
.sym 48701 VexRiscv.CsrPlugin_mtval[3]
.sym 48702 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 48703 VexRiscv.CsrPlugin_mepc[4]
.sym 48706 VexRiscv.CsrPlugin_mtval[23]
.sym 48708 VexRiscv.CsrPlugin_mstatus_MIE
.sym 48711 VexRiscv._zz_200_[1]
.sym 48716 $abc$40840$n231
.sym 48736 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 48753 $abc$40840$n8284
.sym 48755 VexRiscv.DBusSimplePlugin_redoBranch_payload[0]
.sym 48762 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 48785 VexRiscv.DBusSimplePlugin_redoBranch_payload[0]
.sym 48805 $abc$40840$n8284
.sym 48806 clk12_$glb_clk
.sym 48810 clk12
.sym 48813 csrbankarray_csrbank0_leds_out0_w[1]
.sym 48816 VexRiscv.lastStagePc[2]
.sym 48818 VexRiscv.CsrPlugin_hadException
.sym 48821 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]
.sym 48823 VexRiscv.CsrPlugin_mtval[27]
.sym 48824 $PACKER_VCC_NET
.sym 48826 VexRiscv.lastStagePc[0]
.sym 48827 VexRiscv.CsrPlugin_mepc[29]
.sym 48833 clk12
.sym 48837 VexRiscv.DBusSimplePlugin_redoBranch_payload[0]
.sym 48882 $abc$40840$n8283
.sym 48895 $abc$40840$n8283
.sym 48908 $abc$40840$n3881_1
.sym 48909 waittimer2_count[5]
.sym 48910 waittimer2_count[7]
.sym 48911 waittimer2_count[4]
.sym 48912 waittimer2_count[2]
.sym 48913 waittimer2_count[12]
.sym 48914 waittimer2_count[3]
.sym 48915 waittimer2_count[6]
.sym 48923 basesoc_timer0_load_storage[16]
.sym 48926 $abc$40840$n3645
.sym 48931 waittimer0_count[1]
.sym 48952 $abc$40840$n4936
.sym 48953 $abc$40840$n4938
.sym 48954 $abc$40840$n233
.sym 48959 $abc$40840$n4934
.sym 48960 basesoc_vexriscv_dbus_cyc
.sym 48962 $abc$40840$n4940
.sym 48991 $abc$40840$n4938
.sym 48992 $abc$40840$n233
.sym 48995 $abc$40840$n233
.sym 48997 $abc$40840$n4934
.sym 49001 basesoc_vexriscv_dbus_cyc
.sym 49007 $abc$40840$n4936
.sym 49009 $abc$40840$n233
.sym 49021 $abc$40840$n233
.sym 49022 $abc$40840$n4940
.sym 49030 clk12_$glb_clk
.sym 49031 VexRiscv.reset_$glb_sr
.sym 49034 serial_rx
.sym 49036 waittimer2_count[15]
.sym 49037 eventmanager_status_w[2]
.sym 49038 $abc$40840$n176
.sym 49039 $abc$40840$n3883_1
.sym 49040 $abc$40840$n184
.sym 49041 $abc$40840$n178
.sym 49042 $abc$40840$n174
.sym 49043 $abc$40840$n180
.sym 49046 $abc$40840$n233
.sym 49047 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 49048 basesoc_adr[1]
.sym 49049 spiflash_miso1
.sym 49050 csrbankarray_interface5_bank_bus_dat_r[6]
.sym 49051 $abc$40840$n122
.sym 49053 basesoc_timer0_value[15]
.sym 49057 basesoc_adr[0]
.sym 49058 $abc$40840$n122
.sym 49070 $abc$40840$n2497
.sym 49072 basesoc_vexriscv_dbus_cyc
.sym 49077 basesoc_adr[3]
.sym 49078 user_btn_n
.sym 49079 basesoc_adr[2]
.sym 49081 $abc$40840$n233
.sym 49084 spiflash_bus_dat_r[19]
.sym 49085 $abc$40840$n6100_1
.sym 49086 $abc$40840$n3881_1
.sym 49087 basesoc_timer0_load_storage[6]
.sym 49091 $abc$40840$n2439
.sym 49092 sys_rst
.sym 49093 $abc$40840$n2429
.sym 49097 slave_sel_r[1]
.sym 49098 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 49100 sys_rst
.sym 49101 waittimer2_count[0]
.sym 49102 $abc$40840$n3825
.sym 49113 waittimer2_count[0]
.sym 49119 waittimer2_count[1]
.sym 49121 user_btn2
.sym 49129 sys_rst
.sym 49130 eventmanager_status_w[2]
.sym 49131 $abc$40840$n2498
.sym 49133 user_btn_n
.sym 49153 user_btn_n
.sym 49182 waittimer2_count[1]
.sym 49183 user_btn2
.sym 49188 eventmanager_status_w[2]
.sym 49189 waittimer2_count[0]
.sym 49190 user_btn2
.sym 49191 sys_rst
.sym 49192 $abc$40840$n2498
.sym 49193 clk12_$glb_clk
.sym 49194 sys_rst_$glb_sr
.sym 49195 $abc$40840$n3879_1
.sym 49196 $abc$40840$n6425
.sym 49197 $abc$40840$n2497
.sym 49198 $abc$40840$n3727_1
.sym 49199 spiflash_bus_dat_r[17]
.sym 49200 spiflash_bus_dat_r[20]
.sym 49201 spiflash_bus_dat_r[16]
.sym 49202 $abc$40840$n3814
.sym 49203 spiflash_cs_n
.sym 49207 array_muxed1[3]
.sym 49208 basesoc_dat_w[2]
.sym 49209 basesoc_ctrl_reset_reset_r
.sym 49210 csrbankarray_sel_r
.sym 49211 $abc$40840$n7898
.sym 49212 basesoc_timer0_reload_storage[4]
.sym 49213 basesoc_timer0_value[26]
.sym 49214 basesoc_timer0_reload_storage[6]
.sym 49216 $abc$40840$n3711
.sym 49217 basesoc_timer0_en_storage
.sym 49218 $abc$40840$n3895_1
.sym 49219 basesoc_timer0_reload_storage[6]
.sym 49221 $abc$40840$n2516
.sym 49223 basesoc_vexriscv_ibus_adr[0]
.sym 49224 $abc$40840$n6174_1
.sym 49225 $abc$40840$n2429
.sym 49226 $abc$40840$n2633
.sym 49227 $abc$40840$n6494
.sym 49229 basesoc_vexriscv_dbus_cyc
.sym 49230 basesoc_timer0_eventmanager_status_w
.sym 49236 basesoc_timer0_reload_storage[14]
.sym 49237 $abc$40840$n3812
.sym 49238 $abc$40840$n6494
.sym 49242 $abc$40840$n3283
.sym 49245 $abc$40840$n3812
.sym 49246 sys_rst
.sym 49248 $abc$40840$n4980
.sym 49249 basesoc_vexriscv_ibus_adr[0]
.sym 49250 spiflash_bus_dat_r[19]
.sym 49252 $abc$40840$n6518
.sym 49253 basesoc_timer0_load_storage[6]
.sym 49256 spiflash_bus_dat_r[17]
.sym 49258 $abc$40840$n6500
.sym 49259 $abc$40840$n3814
.sym 49260 $abc$40840$n6496
.sym 49261 spiflash_bus_dat_r[28]
.sym 49262 slave_sel_r[1]
.sym 49266 spiflash_bus_dat_r[16]
.sym 49267 $abc$40840$n3825
.sym 49269 basesoc_timer0_reload_storage[14]
.sym 49270 $abc$40840$n3814
.sym 49271 $abc$40840$n3825
.sym 49272 basesoc_timer0_load_storage[6]
.sym 49275 spiflash_bus_dat_r[16]
.sym 49277 slave_sel_r[1]
.sym 49278 $abc$40840$n6494
.sym 49282 slave_sel_r[1]
.sym 49283 $abc$40840$n6500
.sym 49284 spiflash_bus_dat_r[19]
.sym 49287 $abc$40840$n4980
.sym 49288 basesoc_vexriscv_ibus_adr[0]
.sym 49290 $abc$40840$n3283
.sym 49293 $abc$40840$n6518
.sym 49295 spiflash_bus_dat_r[28]
.sym 49296 slave_sel_r[1]
.sym 49299 slave_sel_r[1]
.sym 49301 $abc$40840$n6496
.sym 49302 spiflash_bus_dat_r[17]
.sym 49306 $abc$40840$n3812
.sym 49307 $abc$40840$n3825
.sym 49308 sys_rst
.sym 49311 sys_rst
.sym 49312 $abc$40840$n3812
.sym 49313 $abc$40840$n3814
.sym 49316 clk12_$glb_clk
.sym 49317 $abc$40840$n231_$glb_sr
.sym 49318 basesoc_timer0_value[21]
.sym 49319 basesoc_timer0_value[6]
.sym 49320 csrbankarray_interface4_bank_bus_dat_r[6]
.sym 49321 $abc$40840$n5958
.sym 49322 $abc$40840$n5993
.sym 49323 $abc$40840$n6168_1
.sym 49324 $abc$40840$n2431
.sym 49325 csrbankarray_interface1_bank_bus_dat_r[0]
.sym 49327 spiflash_bus_dat_r[20]
.sym 49328 $abc$40840$n6144
.sym 49330 $abc$40840$n3822
.sym 49331 basesoc_dat_w[2]
.sym 49332 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 49333 $abc$40840$n3727_1
.sym 49334 VexRiscv._zz_311_
.sym 49335 csrbankarray_interface5_bank_bus_dat_r[0]
.sym 49336 VexRiscv.decode_to_execute_RS2[31]
.sym 49337 basesoc_timer0_reload_storage[8]
.sym 49338 $abc$40840$n3283
.sym 49339 waittimer2_count[1]
.sym 49340 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 49341 csrbankarray_interface0_bank_bus_dat_r[0]
.sym 49342 $abc$40840$n2497
.sym 49343 $abc$40840$n5993
.sym 49345 basesoc_dat_w[4]
.sym 49346 $abc$40840$n5973
.sym 49347 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 49348 $abc$40840$n6198_1
.sym 49349 $abc$40840$n2447
.sym 49352 $abc$40840$n3711
.sym 49359 $abc$40840$n6000
.sym 49360 basesoc_timer0_value_status[30]
.sym 49361 basesoc_timer0_reload_storage[12]
.sym 49363 $abc$40840$n5947
.sym 49364 $abc$40840$n5939
.sym 49365 $abc$40840$n5949
.sym 49366 $abc$40840$n3825
.sym 49367 basesoc_timer0_reload_storage[30]
.sym 49368 $abc$40840$n3831
.sym 49369 $abc$40840$n6001
.sym 49370 $abc$40840$n5983
.sym 49371 $abc$40840$n5981
.sym 49372 $abc$40840$n5948
.sym 49373 basesoc_timer0_value[4]
.sym 49374 basesoc_timer0_value_status[22]
.sym 49375 basesoc_timer0_value[12]
.sym 49378 basesoc_timer0_value_status[4]
.sym 49383 basesoc_timer0_value_status[12]
.sym 49385 basesoc_timer0_value[30]
.sym 49386 $abc$40840$n2447
.sym 49387 $abc$40840$n5984
.sym 49388 $abc$40840$n5985
.sym 49392 basesoc_timer0_value[12]
.sym 49398 basesoc_timer0_value[30]
.sym 49404 basesoc_timer0_value_status[22]
.sym 49405 basesoc_timer0_value_status[30]
.sym 49406 $abc$40840$n5947
.sym 49407 $abc$40840$n5939
.sym 49412 basesoc_timer0_value[4]
.sym 49416 basesoc_timer0_reload_storage[12]
.sym 49417 basesoc_timer0_value_status[12]
.sym 49418 $abc$40840$n5948
.sym 49419 $abc$40840$n3825
.sym 49423 $abc$40840$n5949
.sym 49424 basesoc_timer0_value_status[4]
.sym 49428 $abc$40840$n3831
.sym 49429 basesoc_timer0_reload_storage[30]
.sym 49430 $abc$40840$n6000
.sym 49431 $abc$40840$n6001
.sym 49434 $abc$40840$n5984
.sym 49435 $abc$40840$n5985
.sym 49436 $abc$40840$n5981
.sym 49437 $abc$40840$n5983
.sym 49438 $abc$40840$n2447
.sym 49439 clk12_$glb_clk
.sym 49440 sys_rst_$glb_sr
.sym 49441 $abc$40840$n6005
.sym 49442 $abc$40840$n5991
.sym 49443 csrbankarray_interface4_bank_bus_dat_r[3]
.sym 49444 $abc$40840$n5994
.sym 49445 basesoc_timer0_value[13]
.sym 49446 basesoc_timer0_value[9]
.sym 49447 $abc$40840$n5990
.sym 49448 basesoc_timer0_value[22]
.sym 49450 basesoc_dat_w[7]
.sym 49454 $abc$40840$n6038_1
.sym 49455 basesoc_uart_eventmanager_status_w[0]
.sym 49456 $abc$40840$n3831
.sym 49457 $abc$40840$n3710
.sym 49458 basesoc_vexriscv_ibus_adr[1]
.sym 49459 basesoc_timer0_reload_storage[9]
.sym 49460 basesoc_timer0_value[21]
.sym 49461 $abc$40840$n3725
.sym 49462 VexRiscv._zz_311_
.sym 49463 basesoc_timer0_load_storage[21]
.sym 49464 csrbankarray_interface4_bank_bus_dat_r[6]
.sym 49466 basesoc_timer0_value[13]
.sym 49467 $abc$40840$n5958
.sym 49468 basesoc_timer0_value[9]
.sym 49469 $abc$40840$n6036_1
.sym 49470 $abc$40840$n233
.sym 49471 $abc$40840$n6100_1
.sym 49472 $abc$40840$n2447
.sym 49475 VexRiscv._zz_194_[2]
.sym 49476 $abc$40840$n3812
.sym 49483 basesoc_timer0_value[6]
.sym 49488 $abc$40840$n3825
.sym 49489 basesoc_timer0_load_storage[19]
.sym 49490 basesoc_timer0_value_status[20]
.sym 49491 basesoc_timer0_value[5]
.sym 49492 basesoc_timer0_reload_storage[11]
.sym 49494 $abc$40840$n5947
.sym 49495 $abc$40840$n5972
.sym 49498 $abc$40840$n3831
.sym 49500 basesoc_timer0_value[7]
.sym 49502 basesoc_timer0_load_storage[27]
.sym 49503 basesoc_timer0_value[4]
.sym 49504 basesoc_timer0_reload_storage[28]
.sym 49505 $abc$40840$n3730_1
.sym 49506 $abc$40840$n5973
.sym 49507 $abc$40840$n3818
.sym 49508 $abc$40840$n3733_1
.sym 49509 $abc$40840$n2447
.sym 49510 $abc$40840$n3820
.sym 49511 basesoc_adr[4]
.sym 49512 basesoc_timer0_value[29]
.sym 49513 basesoc_timer0_value[22]
.sym 49515 $abc$40840$n5972
.sym 49516 $abc$40840$n5973
.sym 49517 $abc$40840$n3825
.sym 49518 basesoc_timer0_reload_storage[11]
.sym 49521 $abc$40840$n3733_1
.sym 49524 basesoc_adr[4]
.sym 49528 $abc$40840$n3730_1
.sym 49529 basesoc_adr[4]
.sym 49533 basesoc_timer0_value_status[20]
.sym 49534 $abc$40840$n3831
.sym 49535 $abc$40840$n5947
.sym 49536 basesoc_timer0_reload_storage[28]
.sym 49540 basesoc_timer0_value[29]
.sym 49545 $abc$40840$n3820
.sym 49546 $abc$40840$n3818
.sym 49547 basesoc_timer0_load_storage[19]
.sym 49548 basesoc_timer0_load_storage[27]
.sym 49551 basesoc_timer0_value[5]
.sym 49552 basesoc_timer0_value[6]
.sym 49553 basesoc_timer0_value[7]
.sym 49554 basesoc_timer0_value[4]
.sym 49560 basesoc_timer0_value[22]
.sym 49561 $abc$40840$n2447
.sym 49562 clk12_$glb_clk
.sym 49563 sys_rst_$glb_sr
.sym 49564 $abc$40840$n2441
.sym 49565 $abc$40840$n5957
.sym 49566 basesoc_timer0_reload_storage[13]
.sym 49567 $abc$40840$n5959
.sym 49568 $abc$40840$n6012
.sym 49569 basesoc_timer0_reload_storage[15]
.sym 49570 $abc$40840$n6182_1
.sym 49571 $abc$40840$n5954
.sym 49572 basesoc_timer0_value_status[20]
.sym 49575 VexRiscv._zz_321_[0]
.sym 49577 basesoc_timer0_value[5]
.sym 49578 csrbankarray_interface2_bank_bus_dat_r[6]
.sym 49579 $abc$40840$n3708
.sym 49580 basesoc_dat_w[2]
.sym 49581 $abc$40840$n5949
.sym 49582 $abc$40840$n6803
.sym 49583 $abc$40840$n3812
.sym 49584 $abc$40840$n3825
.sym 49585 basesoc_timer0_load_storage[19]
.sym 49586 basesoc_timer0_load_storage[26]
.sym 49587 basesoc_adr[0]
.sym 49588 VexRiscv._zz_194_[15]
.sym 49589 sys_rst
.sym 49590 $abc$40840$n2439
.sym 49591 basesoc_timer0_eventmanager_status_w
.sym 49593 $abc$40840$n3825
.sym 49594 $abc$40840$n3733_1
.sym 49595 VexRiscv._zz_316_[2]
.sym 49596 basesoc_timer0_reload_storage[23]
.sym 49597 $abc$40840$n2441
.sym 49598 basesoc_timer0_value[22]
.sym 49599 $abc$40840$n3725
.sym 49605 basesoc_timer0_value[1]
.sym 49606 $abc$40840$n6899
.sym 49607 $abc$40840$n2441
.sym 49609 basesoc_timer0_value[13]
.sym 49610 basesoc_timer0_value[9]
.sym 49611 basesoc_timer0_value[2]
.sym 49613 basesoc_timer0_value[3]
.sym 49614 basesoc_timer0_reload_storage[22]
.sym 49615 basesoc_timer0_value[0]
.sym 49616 basesoc_dat_w[5]
.sym 49617 basesoc_timer0_value[10]
.sym 49618 basesoc_timer0_value[15]
.sym 49619 $abc$40840$n3845
.sym 49620 basesoc_timer0_eventmanager_status_w
.sym 49622 basesoc_timer0_value[14]
.sym 49623 basesoc_timer0_reload_storage[21]
.sym 49625 $abc$40840$n3846
.sym 49627 $abc$40840$n3847
.sym 49628 $abc$40840$n3848
.sym 49630 basesoc_dat_w[6]
.sym 49632 basesoc_timer0_value[8]
.sym 49633 basesoc_timer0_value[12]
.sym 49635 $abc$40840$n6902
.sym 49636 basesoc_timer0_value[11]
.sym 49638 $abc$40840$n3846
.sym 49639 $abc$40840$n3848
.sym 49640 $abc$40840$n3847
.sym 49641 $abc$40840$n3845
.sym 49647 basesoc_dat_w[6]
.sym 49652 basesoc_dat_w[5]
.sym 49657 basesoc_timer0_eventmanager_status_w
.sym 49658 $abc$40840$n6899
.sym 49659 basesoc_timer0_reload_storage[21]
.sym 49662 basesoc_timer0_value[1]
.sym 49663 basesoc_timer0_value[3]
.sym 49664 basesoc_timer0_value[2]
.sym 49665 basesoc_timer0_value[0]
.sym 49668 $abc$40840$n6902
.sym 49669 basesoc_timer0_reload_storage[22]
.sym 49671 basesoc_timer0_eventmanager_status_w
.sym 49674 basesoc_timer0_value[15]
.sym 49675 basesoc_timer0_value[14]
.sym 49676 basesoc_timer0_value[13]
.sym 49677 basesoc_timer0_value[12]
.sym 49680 basesoc_timer0_value[9]
.sym 49681 basesoc_timer0_value[11]
.sym 49682 basesoc_timer0_value[10]
.sym 49683 basesoc_timer0_value[8]
.sym 49684 $abc$40840$n2441
.sym 49685 clk12_$glb_clk
.sym 49686 sys_rst_$glb_sr
.sym 49687 basesoc_ctrl_storage[15]
.sym 49688 $abc$40840$n4322_1
.sym 49689 $abc$40840$n4323
.sym 49690 $abc$40840$n4275
.sym 49691 $abc$40840$n4251
.sym 49692 $abc$40840$n4247
.sym 49693 $abc$40840$n6164
.sym 49694 $abc$40840$n6148
.sym 49695 basesoc_timer0_value[1]
.sym 49697 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 49699 $abc$40840$n3900_1
.sym 49700 $abc$40840$n3829
.sym 49701 basesoc_timer0_value[0]
.sym 49702 basesoc_timer0_value[0]
.sym 49703 $abc$40840$n6890
.sym 49704 $abc$40840$n6842
.sym 49705 basesoc_timer0_value_status[16]
.sym 49706 $abc$40840$n2441
.sym 49707 basesoc_timer0_value[2]
.sym 49708 basesoc_timer0_reload_storage[26]
.sym 49709 $abc$40840$n5947
.sym 49710 $abc$40840$n3816
.sym 49711 $abc$40840$n4290
.sym 49713 $abc$40840$n2633
.sym 49714 VexRiscv._zz_316_[8]
.sym 49715 basesoc_timer0_reload_storage[17]
.sym 49716 VexRiscv._zz_316_[9]
.sym 49717 basesoc_timer0_eventmanager_status_w
.sym 49718 $abc$40840$n2633
.sym 49719 VexRiscv._zz_194_[18]
.sym 49720 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 49721 basesoc_vexriscv_dbus_cyc
.sym 49722 $abc$40840$n6160
.sym 49728 $abc$40840$n3844
.sym 49729 $abc$40840$n4245
.sym 49732 $abc$40840$n3839
.sym 49735 VexRiscv._zz_35_[11]
.sym 49736 VexRiscv._zz_328_
.sym 49737 $abc$40840$n4245
.sym 49738 $abc$40840$n6887
.sym 49739 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 49741 basesoc_timer0_reload_storage[17]
.sym 49743 grant
.sym 49744 VexRiscv._zz_193_[5]
.sym 49745 VexRiscv._zz_194_[6]
.sym 49747 VexRiscv._zz_194_[2]
.sym 49748 VexRiscv._zz_194_[15]
.sym 49750 VexRiscv._zz_193_[1]
.sym 49751 basesoc_timer0_eventmanager_status_w
.sym 49755 VexRiscv._zz_316_[14]
.sym 49756 VexRiscv._zz_316_[1]
.sym 49759 basesoc_vexriscv_dbus_we
.sym 49762 VexRiscv._zz_35_[11]
.sym 49767 $abc$40840$n4245
.sym 49768 VexRiscv._zz_316_[14]
.sym 49770 VexRiscv._zz_194_[15]
.sym 49773 $abc$40840$n4245
.sym 49774 VexRiscv._zz_194_[2]
.sym 49776 VexRiscv._zz_316_[1]
.sym 49780 grant
.sym 49782 basesoc_vexriscv_dbus_we
.sym 49785 VexRiscv._zz_193_[5]
.sym 49786 VexRiscv._zz_328_
.sym 49787 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 49788 VexRiscv._zz_194_[6]
.sym 49791 $abc$40840$n6887
.sym 49792 basesoc_timer0_reload_storage[17]
.sym 49793 basesoc_timer0_eventmanager_status_w
.sym 49797 VexRiscv._zz_193_[1]
.sym 49798 VexRiscv._zz_328_
.sym 49799 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 49800 VexRiscv._zz_194_[2]
.sym 49804 $abc$40840$n3844
.sym 49806 $abc$40840$n3839
.sym 49808 clk12_$glb_clk
.sym 49809 VexRiscv.reset_$glb_sr
.sym 49810 $abc$40840$n6162
.sym 49811 $abc$40840$n4314
.sym 49812 VexRiscv._zz_35_[10]
.sym 49813 $abc$40840$n6172
.sym 49814 $abc$40840$n4274_1
.sym 49815 $abc$40840$n4272_1
.sym 49816 $abc$40840$n6158
.sym 49817 $abc$40840$n6086_1
.sym 49818 VexRiscv._zz_35_[26]
.sym 49819 basesoc_ctrl_storage[13]
.sym 49820 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 49822 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[11]
.sym 49823 basesoc_timer0_value[31]
.sym 49824 $abc$40840$n6190_1
.sym 49825 VexRiscv._zz_316_[26]
.sym 49826 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[5]
.sym 49828 basesoc_timer0_value[10]
.sym 49829 basesoc_timer0_value[17]
.sym 49831 grant
.sym 49832 VexRiscv._zz_35_[22]
.sym 49833 VexRiscv._zz_193_[10]
.sym 49835 VexRiscv.execute_to_memory_IS_DIV
.sym 49836 $abc$40840$n2629
.sym 49837 VexRiscv.memory_arbitration_isValid
.sym 49838 basesoc_dat_w[4]
.sym 49839 VexRiscv.memory_arbitration_isValid
.sym 49840 VexRiscv.memory_arbitration_isValid
.sym 49841 $abc$40840$n2633
.sym 49842 basesoc_dat_w[7]
.sym 49844 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 49845 VexRiscv._zz_194_[1]
.sym 49851 VexRiscv._zz_193_[12]
.sym 49852 VexRiscv._zz_194_[1]
.sym 49853 VexRiscv._zz_195_[32]
.sym 49854 $abc$40840$n5380
.sym 49856 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 49859 VexRiscv._zz_194_[9]
.sym 49860 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 49861 VexRiscv._zz_193_[13]
.sym 49863 VexRiscv._zz_194_[14]
.sym 49864 VexRiscv._zz_193_[8]
.sym 49865 VexRiscv._zz_194_[7]
.sym 49868 VexRiscv._zz_194_[13]
.sym 49871 $abc$40840$n233
.sym 49874 VexRiscv._zz_316_[8]
.sym 49876 $abc$40840$n4245
.sym 49878 $abc$40840$n2633
.sym 49879 VexRiscv._zz_328_
.sym 49880 VexRiscv._zz_328_
.sym 49881 VexRiscv._zz_193_[0]
.sym 49882 VexRiscv._zz_193_[6]
.sym 49884 VexRiscv._zz_193_[6]
.sym 49885 VexRiscv._zz_328_
.sym 49886 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 49887 VexRiscv._zz_194_[7]
.sym 49890 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 49893 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 49896 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 49897 VexRiscv._zz_194_[14]
.sym 49898 VexRiscv._zz_328_
.sym 49899 VexRiscv._zz_193_[13]
.sym 49902 VexRiscv._zz_194_[9]
.sym 49903 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 49904 VexRiscv._zz_328_
.sym 49905 VexRiscv._zz_193_[8]
.sym 49908 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 49909 VexRiscv._zz_328_
.sym 49910 VexRiscv._zz_193_[12]
.sym 49911 VexRiscv._zz_194_[13]
.sym 49914 VexRiscv._zz_194_[9]
.sym 49916 VexRiscv._zz_316_[8]
.sym 49917 $abc$40840$n4245
.sym 49920 $abc$40840$n233
.sym 49921 $abc$40840$n5380
.sym 49922 VexRiscv._zz_195_[32]
.sym 49926 VexRiscv._zz_193_[0]
.sym 49927 VexRiscv._zz_328_
.sym 49928 VexRiscv._zz_194_[1]
.sym 49929 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 49930 $abc$40840$n2633
.sym 49931 clk12_$glb_clk
.sym 49933 $abc$40840$n6176
.sym 49934 $abc$40840$n4271
.sym 49935 VexRiscv._zz_35_[9]
.sym 49936 $abc$40840$n118
.sym 49937 $abc$40840$n6174
.sym 49938 $abc$40840$n6178
.sym 49939 VexRiscv._zz_35_[14]
.sym 49940 $abc$40840$n6180
.sym 49941 basesoc_timer0_load_storage[16]
.sym 49943 $abc$40840$n6649
.sym 49944 $abc$40840$n6833
.sym 49945 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 49946 basesoc_vexriscv_dbus_adr[18]
.sym 49947 VexRiscv._zz_195_[32]
.sym 49948 csrbankarray_interface2_bank_bus_dat_r[5]
.sym 49949 $abc$40840$n4245
.sym 49950 basesoc_timer0_eventmanager_status_w
.sym 49951 VexRiscv._zz_194_[14]
.sym 49954 basesoc_uart_phy_storage[12]
.sym 49955 basesoc_timer0_reload_storage[3]
.sym 49956 VexRiscv._zz_35_[10]
.sym 49957 $abc$40840$n233
.sym 49960 VexRiscv._zz_193_[27]
.sym 49961 $abc$40840$n6036_1
.sym 49962 VexRiscv._zz_170_[1]
.sym 49963 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 49966 $abc$40840$n5347
.sym 49967 VexRiscv._zz_319_
.sym 49968 VexRiscv._zz_194_[6]
.sym 49974 VexRiscv._zz_316_[15]
.sym 49975 VexRiscv._zz_311_
.sym 49976 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 49977 $abc$40840$n6807
.sym 49978 $abc$40840$n6809
.sym 49979 $abc$40840$n4269
.sym 49980 user_btn0
.sym 49981 VexRiscv._zz_194_[23]
.sym 49983 $abc$40840$n4245
.sym 49984 $abc$40840$n4287_1
.sym 49985 $abc$40840$n3649_1
.sym 49986 VexRiscv.memory_MulDivIterativePlugin_div_result[8]
.sym 49989 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 49990 VexRiscv._zz_328_
.sym 49991 $abc$40840$n3647_1
.sym 49992 $abc$40840$n3645
.sym 49993 VexRiscv._zz_319_
.sym 49994 $abc$40840$n4268_1
.sym 49995 VexRiscv.execute_to_memory_IS_DIV
.sym 49997 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 49999 VexRiscv.memory_arbitration_isValid
.sym 50001 $abc$40840$n2471
.sym 50004 VexRiscv._zz_194_[16]
.sym 50005 VexRiscv._zz_193_[22]
.sym 50007 VexRiscv._zz_316_[15]
.sym 50008 VexRiscv._zz_194_[16]
.sym 50009 $abc$40840$n4245
.sym 50013 VexRiscv._zz_319_
.sym 50014 $abc$40840$n3649_1
.sym 50015 VexRiscv._zz_311_
.sym 50016 $abc$40840$n3645
.sym 50019 user_btn0
.sym 50021 $abc$40840$n6809
.sym 50025 VexRiscv.memory_MulDivIterativePlugin_div_result[8]
.sym 50026 $abc$40840$n4268_1
.sym 50027 VexRiscv.execute_to_memory_IS_DIV
.sym 50028 VexRiscv.memory_arbitration_isValid
.sym 50032 $abc$40840$n3647_1
.sym 50033 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 50034 $abc$40840$n4269
.sym 50037 VexRiscv._zz_194_[23]
.sym 50038 VexRiscv._zz_193_[22]
.sym 50039 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 50040 VexRiscv._zz_328_
.sym 50044 $abc$40840$n3647_1
.sym 50045 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 50046 $abc$40840$n4287_1
.sym 50050 user_btn0
.sym 50051 $abc$40840$n6807
.sym 50053 $abc$40840$n2471
.sym 50054 clk12_$glb_clk
.sym 50055 sys_rst_$glb_sr
.sym 50056 $abc$40840$n5025_1
.sym 50057 $abc$40840$n6184
.sym 50058 $abc$40840$n3860
.sym 50059 $abc$40840$n6186
.sym 50060 VexRiscv._zz_321_[5]
.sym 50061 $abc$40840$n6182
.sym 50062 VexRiscv._zz_321_[20]
.sym 50063 $abc$40840$n6190
.sym 50064 basesoc_timer0_load_storage[19]
.sym 50067 VexRiscv._zz_194_[12]
.sym 50068 basesoc_vexriscv_dbus_adr[25]
.sym 50069 VexRiscv._zz_311_
.sym 50070 $abc$40840$n4245
.sym 50071 $abc$40840$n4664
.sym 50073 basesoc_vexriscv_dbus_adr[27]
.sym 50075 $abc$40840$n6166
.sym 50076 VexRiscv._zz_35_[8]
.sym 50077 VexRiscv._zz_194_[23]
.sym 50078 $abc$40840$n6651
.sym 50079 $abc$40840$n6170
.sym 50081 VexRiscv._zz_194_[20]
.sym 50082 $abc$40840$n6811
.sym 50083 waittimer0_count[2]
.sym 50084 VexRiscv._zz_194_[19]
.sym 50085 $abc$40840$n2441
.sym 50087 VexRiscv.CsrPlugin_hadException
.sym 50088 basesoc_timer0_reload_storage[23]
.sym 50089 waittimer0_count[5]
.sym 50091 $abc$40840$n3733_1
.sym 50099 waittimer0_count[4]
.sym 50100 waittimer0_count[5]
.sym 50103 $PACKER_VCC_NET
.sym 50106 waittimer0_count[6]
.sym 50107 waittimer0_count[2]
.sym 50110 waittimer0_count[7]
.sym 50111 $PACKER_VCC_NET
.sym 50112 waittimer0_count[3]
.sym 50119 waittimer0_count[0]
.sym 50126 waittimer0_count[1]
.sym 50129 $nextpnr_ICESTORM_LC_7$O
.sym 50132 waittimer0_count[0]
.sym 50135 $auto$alumacc.cc:474:replace_alu$4033.C[2]
.sym 50137 waittimer0_count[1]
.sym 50138 $PACKER_VCC_NET
.sym 50141 $auto$alumacc.cc:474:replace_alu$4033.C[3]
.sym 50143 waittimer0_count[2]
.sym 50144 $PACKER_VCC_NET
.sym 50145 $auto$alumacc.cc:474:replace_alu$4033.C[2]
.sym 50147 $auto$alumacc.cc:474:replace_alu$4033.C[4]
.sym 50149 waittimer0_count[3]
.sym 50150 $PACKER_VCC_NET
.sym 50151 $auto$alumacc.cc:474:replace_alu$4033.C[3]
.sym 50153 $auto$alumacc.cc:474:replace_alu$4033.C[5]
.sym 50155 $PACKER_VCC_NET
.sym 50156 waittimer0_count[4]
.sym 50157 $auto$alumacc.cc:474:replace_alu$4033.C[4]
.sym 50159 $auto$alumacc.cc:474:replace_alu$4033.C[6]
.sym 50161 $PACKER_VCC_NET
.sym 50162 waittimer0_count[5]
.sym 50163 $auto$alumacc.cc:474:replace_alu$4033.C[5]
.sym 50165 $auto$alumacc.cc:474:replace_alu$4033.C[7]
.sym 50167 $PACKER_VCC_NET
.sym 50168 waittimer0_count[6]
.sym 50169 $auto$alumacc.cc:474:replace_alu$4033.C[6]
.sym 50171 $auto$alumacc.cc:474:replace_alu$4033.C[8]
.sym 50173 waittimer0_count[7]
.sym 50174 $PACKER_VCC_NET
.sym 50175 $auto$alumacc.cc:474:replace_alu$4033.C[7]
.sym 50179 $abc$40840$n6196
.sym 50180 $abc$40840$n6198
.sym 50181 $abc$40840$n3858
.sym 50182 VexRiscv.CsrPlugin_mtval[2]
.sym 50183 $abc$40840$n6200
.sym 50184 $abc$40840$n6204
.sym 50185 VexRiscv.CsrPlugin_mtval[10]
.sym 50186 $abc$40840$n3859
.sym 50188 $abc$40840$n4796
.sym 50189 $abc$40840$n3645
.sym 50190 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 50191 VexRiscv._zz_193_[23]
.sym 50192 grant
.sym 50193 VexRiscv._zz_194_[23]
.sym 50194 $abc$40840$n4700_1
.sym 50195 basesoc_uart_phy_storage[28]
.sym 50196 $abc$40840$n4980
.sym 50197 $abc$40840$n3829
.sym 50198 $abc$40840$n5025_1
.sym 50200 VexRiscv._zz_194_[22]
.sym 50201 basesoc_ctrl_reset_reset_r
.sym 50202 $abc$40840$n2382
.sym 50203 $abc$40840$n6825
.sym 50204 basesoc_vexriscv_dbus_cyc
.sym 50205 VexRiscv._zz_194_[16]
.sym 50206 VexRiscv._zz_194_[21]
.sym 50207 VexRiscv._zz_321_[5]
.sym 50208 $abc$40840$n4290
.sym 50209 VexRiscv._zz_193_[19]
.sym 50210 VexRiscv._zz_194_[18]
.sym 50211 basesoc_timer0_reload_storage[17]
.sym 50212 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 50213 $abc$40840$n152
.sym 50214 basesoc_uart_tx_fifo_wrport_we
.sym 50215 $auto$alumacc.cc:474:replace_alu$4033.C[8]
.sym 50222 waittimer0_count[11]
.sym 50229 waittimer0_count[12]
.sym 50235 waittimer0_count[15]
.sym 50236 waittimer0_count[8]
.sym 50238 waittimer0_count[14]
.sym 50241 $PACKER_VCC_NET
.sym 50242 waittimer0_count[10]
.sym 50247 waittimer0_count[9]
.sym 50249 waittimer0_count[13]
.sym 50252 $auto$alumacc.cc:474:replace_alu$4033.C[9]
.sym 50254 $PACKER_VCC_NET
.sym 50255 waittimer0_count[8]
.sym 50256 $auto$alumacc.cc:474:replace_alu$4033.C[8]
.sym 50258 $auto$alumacc.cc:474:replace_alu$4033.C[10]
.sym 50260 waittimer0_count[9]
.sym 50261 $PACKER_VCC_NET
.sym 50262 $auto$alumacc.cc:474:replace_alu$4033.C[9]
.sym 50264 $auto$alumacc.cc:474:replace_alu$4033.C[11]
.sym 50266 $PACKER_VCC_NET
.sym 50267 waittimer0_count[10]
.sym 50268 $auto$alumacc.cc:474:replace_alu$4033.C[10]
.sym 50270 $auto$alumacc.cc:474:replace_alu$4033.C[12]
.sym 50272 waittimer0_count[11]
.sym 50273 $PACKER_VCC_NET
.sym 50274 $auto$alumacc.cc:474:replace_alu$4033.C[11]
.sym 50276 $auto$alumacc.cc:474:replace_alu$4033.C[13]
.sym 50278 $PACKER_VCC_NET
.sym 50279 waittimer0_count[12]
.sym 50280 $auto$alumacc.cc:474:replace_alu$4033.C[12]
.sym 50282 $auto$alumacc.cc:474:replace_alu$4033.C[14]
.sym 50284 waittimer0_count[13]
.sym 50285 $PACKER_VCC_NET
.sym 50286 $auto$alumacc.cc:474:replace_alu$4033.C[13]
.sym 50288 $auto$alumacc.cc:474:replace_alu$4033.C[15]
.sym 50290 $PACKER_VCC_NET
.sym 50291 waittimer0_count[14]
.sym 50292 $auto$alumacc.cc:474:replace_alu$4033.C[14]
.sym 50294 $auto$alumacc.cc:474:replace_alu$4033.C[16]
.sym 50296 waittimer0_count[15]
.sym 50297 $PACKER_VCC_NET
.sym 50298 $auto$alumacc.cc:474:replace_alu$4033.C[15]
.sym 50302 waittimer0_count[8]
.sym 50303 waittimer0_count[2]
.sym 50304 waittimer0_count[16]
.sym 50305 waittimer0_count[9]
.sym 50306 waittimer0_count[5]
.sym 50307 waittimer0_count[13]
.sym 50308 $abc$40840$n4313_1
.sym 50309 $abc$40840$n3861
.sym 50311 VexRiscv._zz_79_[9]
.sym 50313 $abc$40840$n4362
.sym 50315 VexRiscv.CsrPlugin_mtval[10]
.sym 50316 VexRiscv.memory_MulDivIterativePlugin_div_result[25]
.sym 50320 VexRiscv._zz_35_[29]
.sym 50321 $abc$40840$n4732_1
.sym 50323 csrbankarray_interface1_bank_bus_dat_r[2]
.sym 50324 basesoc_ctrl_storage[2]
.sym 50325 $abc$40840$n3858
.sym 50326 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 50327 basesoc_uart_tx_fifo_level0[0]
.sym 50328 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 50329 $abc$40840$n5314
.sym 50330 basesoc_dat_w[4]
.sym 50331 $abc$40840$n5317
.sym 50332 VexRiscv._zz_194_[1]
.sym 50333 $abc$40840$n6805
.sym 50334 VexRiscv.execute_to_memory_IS_DIV
.sym 50335 VexRiscv._zz_193_[28]
.sym 50336 VexRiscv.memory_arbitration_isValid
.sym 50337 $abc$40840$n6831
.sym 50338 $auto$alumacc.cc:474:replace_alu$4033.C[16]
.sym 50343 VexRiscv.memory_arbitration_isValid
.sym 50345 VexRiscv.execute_to_memory_IS_DIV
.sym 50346 $abc$40840$n4304_1
.sym 50349 VexRiscv._zz_151_[2]
.sym 50351 VexRiscv._zz_288_[1]
.sym 50353 basesoc_dat_w[3]
.sym 50355 VexRiscv.memory_MulDivIterativePlugin_div_result[20]
.sym 50360 $PACKER_VCC_NET
.sym 50361 waittimer0_count[16]
.sym 50362 VexRiscv._zz_288_[2]
.sym 50364 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 50366 $abc$40840$n6651_1
.sym 50368 $abc$40840$n6649
.sym 50369 VexRiscv._zz_292_
.sym 50370 $abc$40840$n2435
.sym 50372 VexRiscv._zz_151_[1]
.sym 50373 $abc$40840$n152
.sym 50376 waittimer0_count[16]
.sym 50377 $PACKER_VCC_NET
.sym 50379 $auto$alumacc.cc:474:replace_alu$4033.C[16]
.sym 50382 $abc$40840$n152
.sym 50389 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 50390 VexRiscv._zz_151_[1]
.sym 50391 VexRiscv._zz_288_[1]
.sym 50396 basesoc_dat_w[3]
.sym 50400 VexRiscv.execute_to_memory_IS_DIV
.sym 50401 VexRiscv.memory_MulDivIterativePlugin_div_result[20]
.sym 50402 VexRiscv.memory_arbitration_isValid
.sym 50403 $abc$40840$n4304_1
.sym 50406 $abc$40840$n6651_1
.sym 50408 VexRiscv._zz_292_
.sym 50414 $abc$40840$n6649
.sym 50415 VexRiscv._zz_292_
.sym 50418 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 50419 VexRiscv._zz_151_[2]
.sym 50420 VexRiscv._zz_288_[2]
.sym 50422 $abc$40840$n2435
.sym 50423 clk12_$glb_clk
.sym 50424 sys_rst_$glb_sr
.sym 50426 $abc$40840$n5290
.sym 50427 $abc$40840$n5293
.sym 50428 $abc$40840$n5296
.sym 50429 $abc$40840$n5299
.sym 50430 $abc$40840$n5302
.sym 50431 $abc$40840$n5305
.sym 50432 $abc$40840$n5308
.sym 50434 waittimer0_count[1]
.sym 50435 VexRiscv._zz_321_[19]
.sym 50438 basesoc_uart_phy_storage[12]
.sym 50439 $abc$40840$n4877_1
.sym 50440 $abc$40840$n3730_1
.sym 50441 VexRiscv._zz_35_[10]
.sym 50442 $abc$40840$n3725
.sym 50443 VexRiscv._zz_195_[32]
.sym 50444 $abc$40840$n4392_1
.sym 50446 $abc$40840$n4545_1
.sym 50447 VexRiscv._zz_35_[20]
.sym 50448 VexRiscv._zz_35_[8]
.sym 50449 VexRiscv._zz_170_[1]
.sym 50451 VexRiscv._zz_319_
.sym 50452 $abc$40840$n6651_1
.sym 50453 $abc$40840$n233
.sym 50454 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 50455 $abc$40840$n118
.sym 50456 $abc$40840$n5308
.sym 50457 $abc$40840$n6036_1
.sym 50458 $abc$40840$n5347
.sym 50459 VexRiscv._zz_194_[31]
.sym 50460 basesoc_timer0_reload_storage[16]
.sym 50467 $abc$40840$n4148
.sym 50468 $abc$40840$n2381
.sym 50470 VexRiscv._zz_197_
.sym 50473 $abc$40840$n7010
.sym 50475 $abc$40840$n7009
.sym 50477 VexRiscv._zz_129_[6]
.sym 50478 $abc$40840$n4290
.sym 50480 $PACKER_VCC_NET
.sym 50484 basesoc_uart_tx_fifo_wrport_we
.sym 50486 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 50487 $abc$40840$n3647_1
.sym 50488 basesoc_uart_tx_fifo_level0[0]
.sym 50489 VexRiscv._zz_292_
.sym 50492 VexRiscv._zz_129_[1]
.sym 50496 VexRiscv._zz_129_[2]
.sym 50500 VexRiscv._zz_129_[1]
.sym 50501 VexRiscv._zz_197_
.sym 50505 $PACKER_VCC_NET
.sym 50508 basesoc_uart_tx_fifo_level0[0]
.sym 50512 VexRiscv._zz_129_[2]
.sym 50513 VexRiscv._zz_197_
.sym 50517 VexRiscv._zz_292_
.sym 50519 $abc$40840$n4148
.sym 50523 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 50524 $abc$40840$n3647_1
.sym 50526 $abc$40840$n4290
.sym 50530 VexRiscv._zz_197_
.sym 50532 VexRiscv._zz_129_[6]
.sym 50535 $abc$40840$n7009
.sym 50536 $abc$40840$n7010
.sym 50537 basesoc_uart_tx_fifo_wrport_we
.sym 50541 $PACKER_VCC_NET
.sym 50542 basesoc_uart_tx_fifo_level0[0]
.sym 50545 $abc$40840$n2381
.sym 50546 clk12_$glb_clk
.sym 50547 sys_rst_$glb_sr
.sym 50548 $abc$40840$n5311
.sym 50549 $abc$40840$n5314
.sym 50550 $abc$40840$n5317
.sym 50551 $abc$40840$n5320
.sym 50552 $abc$40840$n5323
.sym 50553 $abc$40840$n5326
.sym 50554 $abc$40840$n5329
.sym 50555 $abc$40840$n5332
.sym 50556 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 50557 $abc$40840$n233
.sym 50558 $abc$40840$n233
.sym 50559 $abc$40840$n3950
.sym 50560 VexRiscv._zz_194_[9]
.sym 50563 VexRiscv._zz_129_[6]
.sym 50565 basesoc_vexriscv_dbus_adr[20]
.sym 50566 $abc$40840$n5057
.sym 50568 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 50569 $abc$40840$n5880_1
.sym 50570 $abc$40840$n4289
.sym 50571 $abc$40840$n3834
.sym 50572 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 50573 VexRiscv._zz_194_[20]
.sym 50574 $abc$40840$n4379_1
.sym 50575 $abc$40840$n158
.sym 50576 VexRiscv._zz_35_[31]
.sym 50577 $abc$40840$n5670
.sym 50579 basesoc_timer0_reload_storage[23]
.sym 50580 VexRiscv._zz_151_[24]
.sym 50581 $abc$40840$n5311
.sym 50582 VexRiscv._zz_129_[2]
.sym 50583 VexRiscv.CsrPlugin_hadException
.sym 50589 basesoc_ctrl_reset_reset_r
.sym 50590 VexRiscv._zz_288_[24]
.sym 50591 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 50594 $abc$40840$n4347
.sym 50597 VexRiscv._zz_288_[23]
.sym 50598 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 50599 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 50600 $abc$40840$n2441
.sym 50602 basesoc_dat_w[4]
.sym 50603 VexRiscv.decode_to_execute_RS2[11]
.sym 50606 VexRiscv._zz_151_[24]
.sym 50608 VexRiscv._zz_292_
.sym 50610 VexRiscv._zz_47_[0]
.sym 50611 VexRiscv._zz_47_[1]
.sym 50612 $abc$40840$n4789_1
.sym 50614 VexRiscv._zz_197_
.sym 50616 $abc$40840$n4153
.sym 50618 VexRiscv._zz_151_[23]
.sym 50622 basesoc_dat_w[4]
.sym 50628 VexRiscv._zz_288_[23]
.sym 50629 VexRiscv._zz_151_[23]
.sym 50631 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 50634 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 50635 VexRiscv._zz_288_[24]
.sym 50637 VexRiscv._zz_151_[24]
.sym 50641 basesoc_ctrl_reset_reset_r
.sym 50647 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 50649 $abc$40840$n4347
.sym 50653 $abc$40840$n4153
.sym 50654 VexRiscv._zz_292_
.sym 50658 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 50659 VexRiscv._zz_47_[0]
.sym 50660 VexRiscv._zz_47_[1]
.sym 50661 $abc$40840$n4789_1
.sym 50666 VexRiscv.decode_to_execute_RS2[11]
.sym 50667 VexRiscv._zz_197_
.sym 50668 $abc$40840$n2441
.sym 50669 clk12_$glb_clk
.sym 50670 sys_rst_$glb_sr
.sym 50671 $abc$40840$n5335
.sym 50672 $abc$40840$n5338
.sym 50673 $abc$40840$n5341
.sym 50674 $abc$40840$n5344
.sym 50675 $abc$40840$n5347
.sym 50676 $abc$40840$n5350
.sym 50677 $abc$40840$n5353
.sym 50678 $abc$40840$n5356
.sym 50681 $abc$40840$n6651_1
.sym 50683 VexRiscv._zz_135_[9]
.sym 50684 VexRiscv.decode_to_execute_RS2[24]
.sym 50686 $abc$40840$n4615_1
.sym 50687 $abc$40840$n2381
.sym 50688 VexRiscv.decode_to_execute_RS2[26]
.sym 50689 $abc$40840$n4657
.sym 50690 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 50691 $abc$40840$n5694
.sym 50692 $abc$40840$n5688
.sym 50694 $abc$40840$n4970
.sym 50695 $abc$40840$n6825
.sym 50696 VexRiscv._zz_194_[16]
.sym 50697 basesoc_vexriscv_dbus_cyc
.sym 50698 VexRiscv._zz_194_[21]
.sym 50699 VexRiscv._zz_321_[5]
.sym 50700 VexRiscv._zz_194_[30]
.sym 50701 $abc$40840$n5326
.sym 50702 VexRiscv._zz_194_[18]
.sym 50703 $abc$40840$n5329
.sym 50704 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 50705 $abc$40840$n152
.sym 50706 $abc$40840$n3725
.sym 50714 $abc$40840$n2623
.sym 50716 basesoc_ctrl_bus_errors[0]
.sym 50717 $abc$40840$n4345
.sym 50718 $abc$40840$n6756
.sym 50719 VexRiscv.decode_to_execute_RS2[19]
.sym 50720 $abc$40840$n5670
.sym 50721 VexRiscv._zz_49_[1]
.sym 50723 VexRiscv.decode_to_execute_RS2[23]
.sym 50724 $abc$40840$n4804
.sym 50728 $abc$40840$n6037_1
.sym 50731 $abc$40840$n3834
.sym 50732 VexRiscv._zz_328_
.sym 50736 VexRiscv._zz_197_
.sym 50737 $abc$40840$n6144
.sym 50738 VexRiscv._zz_129_[0]
.sym 50740 VexRiscv._zz_151_[24]
.sym 50741 VexRiscv._zz_49_[0]
.sym 50742 $abc$40840$n4132
.sym 50743 $abc$40840$n3932
.sym 50746 VexRiscv._zz_197_
.sym 50748 VexRiscv._zz_129_[0]
.sym 50751 $abc$40840$n4345
.sym 50752 $abc$40840$n3932
.sym 50753 $abc$40840$n4804
.sym 50754 $abc$40840$n6756
.sym 50757 $abc$40840$n6144
.sym 50759 VexRiscv._zz_328_
.sym 50763 VexRiscv._zz_197_
.sym 50766 VexRiscv.decode_to_execute_RS2[23]
.sym 50769 basesoc_ctrl_bus_errors[0]
.sym 50770 $abc$40840$n3834
.sym 50771 $abc$40840$n6037_1
.sym 50775 VexRiscv._zz_197_
.sym 50777 VexRiscv.decode_to_execute_RS2[19]
.sym 50781 VexRiscv._zz_49_[1]
.sym 50782 VexRiscv._zz_151_[24]
.sym 50783 VexRiscv._zz_49_[0]
.sym 50784 $abc$40840$n4132
.sym 50787 $abc$40840$n5670
.sym 50789 VexRiscv._zz_197_
.sym 50791 $abc$40840$n2623
.sym 50792 clk12_$glb_clk
.sym 50794 $abc$40840$n5359
.sym 50795 $abc$40840$n5362
.sym 50796 $abc$40840$n5365
.sym 50797 $abc$40840$n5368
.sym 50798 $abc$40840$n5371
.sym 50799 $abc$40840$n5374
.sym 50800 $abc$40840$n5377
.sym 50801 VexRiscv._zz_321_[31]
.sym 50802 $abc$40840$n7035
.sym 50805 $abc$40840$n9
.sym 50806 VexRiscv._zz_194_[22]
.sym 50807 array_muxed1[12]
.sym 50808 basesoc_uart_tx_fifo_level0[0]
.sym 50809 basesoc_adr[2]
.sym 50810 $abc$40840$n6757_1
.sym 50811 VexRiscv._zz_199_[2]
.sym 50812 VexRiscv._zz_199_[26]
.sym 50813 $abc$40840$n4345
.sym 50815 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 50816 $abc$40840$n4806
.sym 50817 $abc$40840$n5702
.sym 50818 $abc$40840$n6831
.sym 50819 $abc$40840$n5317
.sym 50820 $abc$40840$n5344
.sym 50821 VexRiscv.memory_arbitration_isValid
.sym 50823 VexRiscv._zz_321_[0]
.sym 50824 VexRiscv._zz_129_[0]
.sym 50825 VexRiscv.execute_to_memory_IS_DIV
.sym 50826 $abc$40840$n5320
.sym 50827 $abc$40840$n4910
.sym 50828 VexRiscv._zz_194_[1]
.sym 50829 $abc$40840$n5314
.sym 50835 $abc$40840$n4244_1
.sym 50836 VexRiscv.decode_to_execute_RS2[25]
.sym 50837 VexRiscv.memory_MulDivIterativePlugin_div_result[0]
.sym 50839 VexRiscv._zz_170_[0]
.sym 50841 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 50842 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 50843 VexRiscv._zz_197_
.sym 50844 VexRiscv._zz_35_[0]
.sym 50845 VexRiscv.memory_arbitration_isValid
.sym 50849 VexRiscv.execute_to_memory_IS_DIV
.sym 50851 $abc$40840$n4243
.sym 50852 VexRiscv.decode_to_execute_RS2[24]
.sym 50855 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 50858 VexRiscv.decode_to_execute_RS2[31]
.sym 50859 VexRiscv._zz_170_[1]
.sym 50860 VexRiscv.decode_to_execute_RS2[27]
.sym 50861 $abc$40840$n3647_1
.sym 50863 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 50868 $abc$40840$n4244_1
.sym 50869 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 50871 $abc$40840$n3647_1
.sym 50874 VexRiscv.execute_to_memory_IS_DIV
.sym 50875 VexRiscv.memory_MulDivIterativePlugin_div_result[0]
.sym 50876 VexRiscv.memory_arbitration_isValid
.sym 50877 $abc$40840$n4243
.sym 50880 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 50883 VexRiscv.decode_to_execute_RS2[31]
.sym 50886 VexRiscv._zz_197_
.sym 50888 VexRiscv.decode_to_execute_RS2[25]
.sym 50892 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 50893 VexRiscv._zz_170_[1]
.sym 50894 VexRiscv._zz_170_[0]
.sym 50895 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 50898 VexRiscv._zz_197_
.sym 50900 VexRiscv.decode_to_execute_RS2[24]
.sym 50904 VexRiscv.decode_to_execute_RS2[27]
.sym 50907 VexRiscv._zz_197_
.sym 50913 VexRiscv._zz_35_[0]
.sym 50915 clk12_$glb_clk
.sym 50916 VexRiscv.reset_$glb_sr
.sym 50917 VexRiscv._zz_321_[13]
.sym 50918 VexRiscv._zz_321_[28]
.sym 50919 VexRiscv._zz_321_[12]
.sym 50920 VexRiscv._zz_321_[15]
.sym 50921 VexRiscv._zz_321_[14]
.sym 50922 VexRiscv._zz_321_[29]
.sym 50923 VexRiscv._zz_321_[30]
.sym 50924 $abc$40840$n4909_1
.sym 50925 VexRiscv._zz_90_
.sym 50926 VexRiscv._zz_170_[0]
.sym 50927 VexRiscv._zz_170_[0]
.sym 50928 VexRiscv._zz_41_[2]
.sym 50929 $abc$40840$n233
.sym 50931 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 50932 VexRiscv._zz_50_[8]
.sym 50933 $abc$40840$n4436_1
.sym 50934 $abc$40840$n4641
.sym 50935 $abc$40840$n5730
.sym 50936 $abc$40840$n5005
.sym 50937 $abc$40840$n233
.sym 50938 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 50939 VexRiscv._zz_90_
.sym 50940 VexRiscv.decode_to_execute_RS2[25]
.sym 50941 $abc$40840$n4925_1
.sym 50942 $abc$40840$n5335
.sym 50943 VexRiscv._zz_194_[31]
.sym 50944 $abc$40840$n233
.sym 50945 VexRiscv._zz_170_[1]
.sym 50946 VexRiscv.decode_to_execute_RS2[27]
.sym 50947 VexRiscv._zz_319_
.sym 50948 $abc$40840$n4909_1
.sym 50949 $abc$40840$n5308
.sym 50950 $abc$40840$n5338
.sym 50951 $abc$40840$n6651_1
.sym 50952 $abc$40840$n3649_1
.sym 50958 VexRiscv._zz_321_[1]
.sym 50959 basesoc_vexriscv_dbus_we
.sym 50960 $abc$40840$n5308
.sym 50962 grant
.sym 50963 $abc$40840$n4926
.sym 50964 $abc$40840$n5287
.sym 50965 $abc$40840$n233
.sym 50966 $abc$40840$n4378
.sym 50967 VexRiscv._zz_35_[0]
.sym 50969 basesoc_vexriscv_dbus_cyc
.sym 50970 $abc$40840$n4363
.sym 50971 $abc$40840$n6650
.sym 50972 $abc$40840$n4938_1
.sym 50975 VexRiscv._zz_321_[8]
.sym 50976 $abc$40840$n2629
.sym 50977 VexRiscv._zz_42_[0]
.sym 50979 VexRiscv._zz_151_[0]
.sym 50980 $abc$40840$n5344
.sym 50981 VexRiscv._zz_321_[20]
.sym 50983 $abc$40840$n6651_1
.sym 50984 VexRiscv._zz_151_[1]
.sym 50985 VexRiscv._zz_129_[1]
.sym 50986 $abc$40840$n3615
.sym 50988 VexRiscv._zz_287_[1]
.sym 50989 $abc$40840$n6653
.sym 50991 VexRiscv._zz_321_[1]
.sym 50993 $abc$40840$n5287
.sym 50994 $abc$40840$n233
.sym 50997 VexRiscv._zz_42_[0]
.sym 50998 VexRiscv._zz_129_[1]
.sym 50999 VexRiscv._zz_287_[1]
.sym 51000 $abc$40840$n6650
.sym 51004 $abc$40840$n233
.sym 51005 $abc$40840$n5308
.sym 51006 VexRiscv._zz_321_[8]
.sym 51009 VexRiscv._zz_151_[0]
.sym 51010 $abc$40840$n6651_1
.sym 51011 VexRiscv._zz_151_[1]
.sym 51012 $abc$40840$n6653
.sym 51016 $abc$40840$n4926
.sym 51017 VexRiscv._zz_35_[0]
.sym 51018 $abc$40840$n4938_1
.sym 51021 basesoc_vexriscv_dbus_we
.sym 51022 basesoc_vexriscv_dbus_cyc
.sym 51023 $abc$40840$n3615
.sym 51024 grant
.sym 51027 VexRiscv._zz_35_[0]
.sym 51028 $abc$40840$n4363
.sym 51030 $abc$40840$n4378
.sym 51033 $abc$40840$n233
.sym 51034 $abc$40840$n5344
.sym 51035 VexRiscv._zz_321_[20]
.sym 51037 $abc$40840$n2629
.sym 51038 clk12_$glb_clk
.sym 51040 VexRiscv._zz_321_[16]
.sym 51041 VexRiscv._zz_321_[4]
.sym 51042 VexRiscv._zz_321_[11]
.sym 51043 VexRiscv._zz_321_[10]
.sym 51044 VexRiscv._zz_321_[3]
.sym 51045 VexRiscv._zz_321_[9]
.sym 51046 VexRiscv._zz_321_[2]
.sym 51047 VexRiscv._zz_321_[17]
.sym 51048 $abc$40840$n4446
.sym 51049 basesoc_timer0_eventmanager_pending_w
.sym 51050 basesoc_timer0_eventmanager_pending_w
.sym 51051 VexRiscv.CsrPlugin_mtvec_base[16]
.sym 51052 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 51056 VexRiscv._zz_199_[2]
.sym 51057 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 51058 VexRiscv._zz_194_[4]
.sym 51059 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 51060 $abc$40840$n4953_1
.sym 51061 VexRiscv._zz_311_
.sym 51062 VexRiscv._zz_321_[1]
.sym 51063 VexRiscv._zz_321_[12]
.sym 51064 VexRiscv._zz_287_[3]
.sym 51065 VexRiscv._zz_287_[4]
.sym 51066 VexRiscv._zz_129_[2]
.sym 51067 $abc$40840$n158
.sym 51068 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 51069 $abc$40840$n5311
.sym 51070 $abc$40840$n4379_1
.sym 51072 VexRiscv._zz_151_[24]
.sym 51073 VexRiscv._zz_35_[31]
.sym 51074 VexRiscv._zz_287_[2]
.sym 51075 basesoc_timer0_reload_storage[23]
.sym 51081 $abc$40840$n6655
.sym 51082 $abc$40840$n6649
.sym 51083 $abc$40840$n2256
.sym 51084 VexRiscv._zz_42_[0]
.sym 51085 $abc$40840$n7
.sym 51089 VexRiscv._zz_42_[1]
.sym 51091 VexRiscv._zz_292_
.sym 51092 $abc$40840$n6653
.sym 51094 $abc$40840$n3645
.sym 51096 $abc$40840$n6657_1
.sym 51097 VexRiscv._zz_41_[1]
.sym 51099 VexRiscv._zz_286_[1]
.sym 51100 $abc$40840$n9
.sym 51105 VexRiscv._zz_311_
.sym 51106 $abc$40840$n3
.sym 51107 VexRiscv._zz_319_
.sym 51110 VexRiscv._zz_151_[2]
.sym 51111 $abc$40840$n6651_1
.sym 51112 $abc$40840$n3649_1
.sym 51116 $abc$40840$n7
.sym 51123 $abc$40840$n3
.sym 51128 $abc$40840$n6657_1
.sym 51129 VexRiscv._zz_292_
.sym 51132 $abc$40840$n9
.sym 51138 VexRiscv._zz_151_[2]
.sym 51139 $abc$40840$n6649
.sym 51144 VexRiscv._zz_42_[0]
.sym 51145 VexRiscv._zz_286_[1]
.sym 51146 VexRiscv._zz_42_[1]
.sym 51147 VexRiscv._zz_41_[1]
.sym 51150 $abc$40840$n6655
.sym 51151 $abc$40840$n6649
.sym 51152 $abc$40840$n6653
.sym 51153 $abc$40840$n6651_1
.sym 51156 VexRiscv._zz_319_
.sym 51157 $abc$40840$n3645
.sym 51158 VexRiscv._zz_311_
.sym 51159 $abc$40840$n3649_1
.sym 51160 $abc$40840$n2256
.sym 51161 clk12_$glb_clk
.sym 51163 VexRiscv._zz_41_[1]
.sym 51164 $abc$40840$n7853
.sym 51165 VexRiscv._zz_286_[1]
.sym 51166 VexRiscv._zz_287_[2]
.sym 51167 VexRiscv._zz_36_[2]
.sym 51168 $abc$40840$n5061_1
.sym 51169 $abc$40840$n7861
.sym 51170 VexRiscv._zz_129_[2]
.sym 51172 $abc$40840$n2653
.sym 51173 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 51174 VexRiscv._zz_41_[4]
.sym 51176 $PACKER_VCC_NET
.sym 51177 $abc$40840$n2256
.sym 51178 $abc$40840$n2591
.sym 51179 basesoc_ctrl_bus_errors[13]
.sym 51180 VexRiscv._zz_194_[8]
.sym 51181 VexRiscv.CsrPlugin_hadException
.sym 51183 $abc$40840$n116
.sym 51184 $abc$40840$n4989_1
.sym 51185 $abc$40840$n4378
.sym 51186 VexRiscv.CsrPlugin_mepc[5]
.sym 51187 $abc$40840$n6825
.sym 51188 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 51189 $abc$40840$n7864
.sym 51190 VexRiscv._zz_194_[21]
.sym 51191 VexRiscv._zz_321_[5]
.sym 51192 VexRiscv._zz_194_[16]
.sym 51193 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 51194 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 51195 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 51196 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 51197 $abc$40840$n152
.sym 51198 $abc$40840$n233
.sym 51204 VexRiscv._zz_129_[4]
.sym 51205 $abc$40840$n6649
.sym 51206 $abc$40840$n6696
.sym 51207 $abc$40840$n6654_1
.sym 51208 $abc$40840$n6648
.sym 51210 $abc$40840$n3933
.sym 51211 VexRiscv._zz_47_[0]
.sym 51212 $abc$40840$n6656
.sym 51213 VexRiscv._zz_49_[1]
.sym 51214 VexRiscv._zz_41_[4]
.sym 51215 VexRiscv._zz_151_[2]
.sym 51216 $abc$40840$n5578
.sym 51218 VexRiscv._zz_49_[0]
.sym 51219 VexRiscv._zz_319_
.sym 51220 VexRiscv._zz_42_[1]
.sym 51221 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 51223 VexRiscv._zz_42_[0]
.sym 51224 VexRiscv._zz_287_[3]
.sym 51225 VexRiscv._zz_287_[4]
.sym 51227 VexRiscv._zz_129_[2]
.sym 51228 $abc$40840$n5579
.sym 51229 VexRiscv._zz_47_[1]
.sym 51230 VexRiscv._zz_286_[4]
.sym 51231 VexRiscv._zz_42_[0]
.sym 51232 $abc$40840$n3950
.sym 51233 VexRiscv._zz_129_[3]
.sym 51234 VexRiscv._zz_287_[2]
.sym 51235 $abc$40840$n6657_1
.sym 51237 VexRiscv._zz_42_[0]
.sym 51238 VexRiscv._zz_287_[4]
.sym 51239 VexRiscv._zz_129_[4]
.sym 51240 $abc$40840$n6654_1
.sym 51243 VexRiscv._zz_129_[2]
.sym 51244 VexRiscv._zz_42_[0]
.sym 51245 VexRiscv._zz_287_[2]
.sym 51246 $abc$40840$n6648
.sym 51249 VexRiscv._zz_49_[1]
.sym 51250 $abc$40840$n6649
.sym 51251 VexRiscv._zz_151_[2]
.sym 51252 VexRiscv._zz_49_[0]
.sym 51255 VexRiscv._zz_41_[4]
.sym 51256 VexRiscv._zz_42_[1]
.sym 51257 VexRiscv._zz_286_[4]
.sym 51258 VexRiscv._zz_42_[0]
.sym 51261 VexRiscv._zz_319_
.sym 51262 $abc$40840$n5578
.sym 51264 $abc$40840$n5579
.sym 51267 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 51268 $abc$40840$n6696
.sym 51269 VexRiscv._zz_47_[0]
.sym 51270 VexRiscv._zz_47_[1]
.sym 51273 $abc$40840$n3933
.sym 51275 $abc$40840$n6657_1
.sym 51276 $abc$40840$n3950
.sym 51279 $abc$40840$n6656
.sym 51280 VexRiscv._zz_129_[3]
.sym 51281 VexRiscv._zz_42_[0]
.sym 51282 VexRiscv._zz_287_[3]
.sym 51284 clk12_$glb_clk
.sym 51285 $abc$40840$n233_$glb_sr
.sym 51286 $abc$40840$n5579
.sym 51287 $abc$40840$n158
.sym 51288 $abc$40840$n7855
.sym 51289 $abc$40840$n7865
.sym 51290 $abc$40840$n156
.sym 51291 $abc$40840$n5561
.sym 51292 VexRiscv._zz_195_[0]
.sym 51293 $abc$40840$n7864
.sym 51294 VexRiscv.execute_arbitration_isValid
.sym 51297 VexRiscv.execute_arbitration_isValid
.sym 51298 $abc$40840$n6655
.sym 51299 $abc$40840$n7861
.sym 51300 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 51301 $abc$40840$n4844_1
.sym 51302 basesoc_ctrl_bus_errors[21]
.sym 51303 $abc$40840$n5021_1
.sym 51304 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 51305 $abc$40840$n4747_1
.sym 51307 $abc$40840$n4715_1
.sym 51308 VexRiscv._zz_194_[7]
.sym 51309 $abc$40840$n6653
.sym 51310 VexRiscv._zz_286_[1]
.sym 51311 VexRiscv._zz_49_[1]
.sym 51312 VexRiscv._zz_194_[1]
.sym 51313 $abc$40840$n4401_1
.sym 51314 VexRiscv._zz_41_[14]
.sym 51315 VexRiscv._zz_321_[9]
.sym 51316 VexRiscv._zz_321_[0]
.sym 51317 $abc$40840$n5621
.sym 51318 $abc$40840$n6831
.sym 51319 $abc$40840$n3932
.sym 51320 VexRiscv._zz_129_[0]
.sym 51321 VexRiscv.execute_to_memory_IS_DIV
.sym 51327 VexRiscv._zz_311_
.sym 51328 VexRiscv._zz_321_[7]
.sym 51329 VexRiscv._zz_47_[0]
.sym 51331 VexRiscv._zz_194_[7]
.sym 51332 $abc$40840$n6823_1
.sym 51334 VexRiscv._zz_321_[0]
.sym 51335 VexRiscv._zz_49_[1]
.sym 51336 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 51338 VexRiscv._zz_49_[0]
.sym 51341 $abc$40840$n3932
.sym 51342 $abc$40840$n4411_1
.sym 51344 $abc$40840$n4387
.sym 51346 VexRiscv._zz_194_[8]
.sym 51347 VexRiscv._zz_47_[1]
.sym 51348 VexRiscv._zz_151_[1]
.sym 51354 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 51355 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 51356 $abc$40840$n6651_1
.sym 51360 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 51366 VexRiscv._zz_151_[1]
.sym 51367 VexRiscv._zz_49_[0]
.sym 51368 VexRiscv._zz_49_[1]
.sym 51369 $abc$40840$n6651_1
.sym 51372 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 51378 VexRiscv._zz_321_[0]
.sym 51384 VexRiscv._zz_194_[7]
.sym 51386 VexRiscv._zz_311_
.sym 51387 VexRiscv._zz_194_[8]
.sym 51390 VexRiscv._zz_321_[7]
.sym 51396 VexRiscv._zz_47_[1]
.sym 51397 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 51398 VexRiscv._zz_47_[0]
.sym 51399 $abc$40840$n4387
.sym 51402 $abc$40840$n6823_1
.sym 51404 $abc$40840$n3932
.sym 51405 $abc$40840$n4411_1
.sym 51406 $abc$40840$n2592_$glb_ce
.sym 51407 clk12_$glb_clk
.sym 51409 VexRiscv._zz_194_[6]
.sym 51410 VexRiscv._zz_194_[21]
.sym 51411 VexRiscv._zz_194_[16]
.sym 51412 VexRiscv._zz_194_[28]
.sym 51413 VexRiscv._zz_194_[31]
.sym 51414 $abc$40840$n5605
.sym 51415 $abc$40840$n7860
.sym 51416 VexRiscv._zz_194_[1]
.sym 51417 $abc$40840$n6833
.sym 51418 $abc$40840$n3611
.sym 51421 basesoc_ctrl_bus_errors[28]
.sym 51422 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 51423 $abc$40840$n7857
.sym 51425 VexRiscv._zz_41_[31]
.sym 51426 $abc$40840$n2597
.sym 51427 basesoc_ctrl_bus_errors[30]
.sym 51428 basesoc_vexriscv_ibus_adr[3]
.sym 51429 $abc$40840$n7850
.sym 51430 VexRiscv._zz_199_[2]
.sym 51431 $abc$40840$n231
.sym 51432 $abc$40840$n4939
.sym 51433 VexRiscv._zz_286_[0]
.sym 51434 VexRiscv._zz_194_[31]
.sym 51435 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 51436 $abc$40840$n2372
.sym 51437 $abc$40840$n4360
.sym 51438 $abc$40840$n4925_1
.sym 51439 VexRiscv.execute_LightShifterPlugin_isActive
.sym 51440 $abc$40840$n4909_1
.sym 51441 VexRiscv._zz_170_[1]
.sym 51443 VexRiscv._zz_319_
.sym 51444 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 51452 $abc$40840$n2656
.sym 51455 VexRiscv._zz_194_[2]
.sym 51456 $abc$40840$n6691_1
.sym 51457 $abc$40840$n4412_1
.sym 51458 VexRiscv._zz_194_[7]
.sym 51460 $abc$40840$n6690_1
.sym 51462 $abc$40840$n3932
.sym 51463 VexRiscv._zz_311_
.sym 51464 $abc$40840$n4360
.sym 51465 VexRiscv.execute_LightShifterPlugin_isActive
.sym 51466 VexRiscv._zz_151_[1]
.sym 51471 VexRiscv._zz_321_[8]
.sym 51472 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 51473 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 51474 VexRiscv._zz_194_[6]
.sym 51475 VexRiscv._zz_194_[21]
.sym 51476 VexRiscv._zz_194_[22]
.sym 51479 $abc$40840$n4361_1
.sym 51481 VexRiscv._zz_194_[1]
.sym 51485 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 51489 $abc$40840$n6690_1
.sym 51490 $abc$40840$n6691_1
.sym 51491 $abc$40840$n3932
.sym 51495 VexRiscv._zz_194_[1]
.sym 51496 VexRiscv._zz_194_[2]
.sym 51497 VexRiscv._zz_311_
.sym 51502 VexRiscv._zz_311_
.sym 51503 VexRiscv._zz_194_[22]
.sym 51504 VexRiscv._zz_194_[21]
.sym 51510 VexRiscv._zz_321_[8]
.sym 51513 VexRiscv._zz_194_[7]
.sym 51514 VexRiscv._zz_311_
.sym 51515 VexRiscv._zz_194_[6]
.sym 51519 VexRiscv.execute_LightShifterPlugin_isActive
.sym 51521 VexRiscv._zz_151_[1]
.sym 51522 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 51525 $abc$40840$n4360
.sym 51526 $abc$40840$n4361_1
.sym 51527 $abc$40840$n4412_1
.sym 51529 $abc$40840$n2656
.sym 51530 clk12_$glb_clk
.sym 51532 $abc$40840$n7868
.sym 51533 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 51534 $abc$40840$n7859
.sym 51535 $abc$40840$n7867
.sym 51536 $abc$40840$n5650_1
.sym 51537 $abc$40840$n5641
.sym 51538 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 51539 $abc$40840$n7866
.sym 51540 VexRiscv._zz_194_[12]
.sym 51544 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[5]
.sym 51545 VexRiscv._zz_194_[15]
.sym 51546 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 51547 VexRiscv._zz_194_[28]
.sym 51548 count[0]
.sym 51549 VexRiscv._zz_41_[8]
.sym 51550 $abc$40840$n3932
.sym 51551 VexRiscv._zz_192_
.sym 51552 VexRiscv._zz_135_[22]
.sym 51553 VexRiscv._zz_194_[21]
.sym 51554 $abc$40840$n7858
.sym 51555 VexRiscv._zz_190_
.sym 51556 VexRiscv._zz_321_[6]
.sym 51557 $abc$40840$n5311
.sym 51558 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 51559 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 51560 VexRiscv._zz_194_[31]
.sym 51561 VexRiscv._zz_287_[3]
.sym 51562 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 51563 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 51565 VexRiscv._zz_287_[4]
.sym 51566 $abc$40840$n4379_1
.sym 51567 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 51573 $abc$40840$n6653
.sym 51577 $abc$40840$n5067_1
.sym 51578 VexRiscv.CsrPlugin_mtvec_base[19]
.sym 51579 VexRiscv._zz_151_[2]
.sym 51580 VexRiscv._zz_49_[1]
.sym 51581 VexRiscv._zz_151_[0]
.sym 51582 $abc$40840$n5070_1
.sym 51586 VexRiscv._zz_49_[0]
.sym 51589 $abc$40840$n4345
.sym 51592 VexRiscv.CsrPlugin_mepc[21]
.sym 51594 VexRiscv._zz_321_[19]
.sym 51596 $abc$40840$n4344
.sym 51597 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 51598 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 51599 VexRiscv.execute_LightShifterPlugin_isActive
.sym 51601 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 51602 $abc$40840$n6689_1
.sym 51603 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 51604 $abc$40840$n4361_1
.sym 51606 $abc$40840$n5070_1
.sym 51607 VexRiscv.CsrPlugin_mepc[21]
.sym 51608 $abc$40840$n5067_1
.sym 51609 VexRiscv.CsrPlugin_mtvec_base[19]
.sym 51612 $abc$40840$n4344
.sym 51615 $abc$40840$n4345
.sym 51618 VexRiscv._zz_151_[2]
.sym 51619 VexRiscv.execute_LightShifterPlugin_isActive
.sym 51620 $abc$40840$n6689_1
.sym 51621 VexRiscv._zz_151_[0]
.sym 51626 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 51631 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 51636 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 51637 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 51638 VexRiscv.execute_LightShifterPlugin_isActive
.sym 51639 $abc$40840$n4361_1
.sym 51645 VexRiscv._zz_321_[19]
.sym 51648 VexRiscv._zz_151_[0]
.sym 51649 $abc$40840$n6653
.sym 51650 VexRiscv._zz_49_[1]
.sym 51651 VexRiscv._zz_49_[0]
.sym 51652 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 51653 clk12_$glb_clk
.sym 51657 basesoc_uart_tx_fifo_consume[2]
.sym 51658 basesoc_uart_tx_fifo_consume[3]
.sym 51659 $abc$40840$n7856
.sym 51660 basesoc_uart_tx_fifo_consume[0]
.sym 51661 $abc$40840$n5123
.sym 51662 $abc$40840$n7881
.sym 51663 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 51664 $abc$40840$n5107
.sym 51667 basesoc_vexriscv_ibus_adr[6]
.sym 51668 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 51669 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 51670 $abc$40840$n7867
.sym 51671 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 51672 VexRiscv._zz_194_[2]
.sym 51675 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 51676 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 51677 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[16]
.sym 51679 $abc$40840$n7859
.sym 51680 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 51681 $abc$40840$n4457
.sym 51682 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 51683 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 51684 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending
.sym 51685 $abc$40840$n4463
.sym 51686 $abc$40840$n2239
.sym 51687 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 51688 VexRiscv._zz_192_
.sym 51689 $abc$40840$n5147
.sym 51690 $abc$40840$n233
.sym 51697 $abc$40840$n4343_1
.sym 51698 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 51699 $abc$40840$n5067_1
.sym 51700 $abc$40840$n5070_1
.sym 51704 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 51705 VexRiscv._zz_36_[0]
.sym 51706 VexRiscv.CsrPlugin_mepc[15]
.sym 51707 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 51709 $abc$40840$n4360
.sym 51710 $abc$40840$n3932
.sym 51714 $abc$40840$n4361_1
.sym 51715 $abc$40840$n4215
.sym 51717 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 51718 VexRiscv.CsrPlugin_mtvec_base[13]
.sym 51720 $abc$40840$n4362
.sym 51725 $abc$40840$n3686
.sym 51726 $abc$40840$n4379_1
.sym 51727 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 51729 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 51735 $abc$40840$n4343_1
.sym 51736 $abc$40840$n4361_1
.sym 51737 $abc$40840$n3932
.sym 51738 $abc$40840$n4360
.sym 51744 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 51747 $abc$40840$n5067_1
.sym 51748 VexRiscv.CsrPlugin_mtvec_base[13]
.sym 51749 VexRiscv.CsrPlugin_mepc[15]
.sym 51750 $abc$40840$n5070_1
.sym 51756 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 51762 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 51765 VexRiscv._zz_36_[0]
.sym 51766 $abc$40840$n4379_1
.sym 51768 $abc$40840$n4362
.sym 51771 $abc$40840$n4215
.sym 51772 $abc$40840$n3686
.sym 51774 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 51775 $abc$40840$n2592_$glb_ce
.sym 51776 clk12_$glb_clk
.sym 51778 $abc$40840$n5111
.sym 51779 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 51780 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 51781 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 51782 $abc$40840$n5151
.sym 51783 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 51784 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 51785 $abc$40840$n5413_1
.sym 51789 $abc$40840$n4348
.sym 51790 VexRiscv._zz_286_[0]
.sym 51791 VexRiscv._zz_194_[26]
.sym 51792 VexRiscv._zz_287_[0]
.sym 51793 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 51794 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 51795 $abc$40840$n5067_1
.sym 51796 VexRiscv._zz_41_[20]
.sym 51800 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 51802 VexRiscv._zz_41_[16]
.sym 51803 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 51804 $abc$40840$n3932
.sym 51805 $abc$40840$n4401_1
.sym 51806 VexRiscv._zz_41_[14]
.sym 51807 VexRiscv._zz_170_[1]
.sym 51808 VexRiscv.execute_to_memory_IS_DIV
.sym 51809 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 51810 VexRiscv._zz_286_[1]
.sym 51811 VexRiscv._zz_129_[0]
.sym 51812 $abc$40840$n3932
.sym 51813 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 51820 $abc$40840$n6683_1
.sym 51823 VexRiscv.CsrPlugin_mepc[18]
.sym 51824 $abc$40840$n5070_1
.sym 51825 $abc$40840$n5067_1
.sym 51826 VexRiscv.CsrPlugin_mtvec_base[20]
.sym 51827 VexRiscv.CsrPlugin_mepc[22]
.sym 51828 $abc$40840$n6684_1
.sym 51830 $abc$40840$n3932
.sym 51832 $abc$40840$n5070_1
.sym 51833 $abc$40840$n3689
.sym 51834 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 51837 $abc$40840$n3926
.sym 51838 VexRiscv.CsrPlugin_mtvec_base[16]
.sym 51839 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 51840 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 51841 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 51842 $abc$40840$n4348
.sym 51843 $abc$40840$n235
.sym 51846 $abc$40840$n2239
.sym 51847 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 51848 VexRiscv._zz_192_
.sym 51849 $abc$40840$n6685_1
.sym 51850 VexRiscv._zz_135_[21]
.sym 51854 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 51858 $abc$40840$n4348
.sym 51859 $abc$40840$n3926
.sym 51860 $abc$40840$n6685_1
.sym 51864 VexRiscv.CsrPlugin_mepc[18]
.sym 51865 VexRiscv.CsrPlugin_mtvec_base[16]
.sym 51866 $abc$40840$n5067_1
.sym 51867 $abc$40840$n5070_1
.sym 51870 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 51871 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 51872 $abc$40840$n235
.sym 51873 VexRiscv._zz_192_
.sym 51876 $abc$40840$n5067_1
.sym 51877 VexRiscv.CsrPlugin_mtvec_base[20]
.sym 51878 $abc$40840$n5070_1
.sym 51879 VexRiscv.CsrPlugin_mepc[22]
.sym 51882 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 51883 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 51884 $abc$40840$n235
.sym 51885 VexRiscv._zz_192_
.sym 51888 $abc$40840$n3932
.sym 51889 $abc$40840$n6683_1
.sym 51890 $abc$40840$n6684_1
.sym 51894 $abc$40840$n3689
.sym 51895 VexRiscv._zz_135_[21]
.sym 51898 $abc$40840$n2239
.sym 51899 clk12_$glb_clk
.sym 51900 VexRiscv.reset_$glb_sr
.sym 51901 $abc$40840$n5130
.sym 51902 VexRiscv.CsrPlugin_mie_MTIE
.sym 51903 $abc$40840$n5167_1
.sym 51904 $abc$40840$n5449_1
.sym 51905 VexRiscv.CsrPlugin_mie_MSIE
.sym 51906 $abc$40840$n5424_1
.sym 51907 $abc$40840$n5135
.sym 51908 $abc$40840$n5463_1
.sym 51909 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]
.sym 51910 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 51912 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]
.sym 51913 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 51914 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 51915 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 51916 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 51917 $abc$40840$n5071
.sym 51918 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 51919 VexRiscv._zz_194_[20]
.sym 51921 $abc$40840$n5067_1
.sym 51922 $abc$40840$n5170_1
.sym 51923 $abc$40840$n4472
.sym 51924 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 51925 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 51926 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 51927 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 51928 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 51929 VexRiscv._zz_334_
.sym 51930 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 51931 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 51932 $abc$40840$n4909_1
.sym 51933 VexRiscv.CsrPlugin_mtvec_base[15]
.sym 51934 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]
.sym 51935 $abc$40840$n5337_1
.sym 51936 VexRiscv._zz_135_[21]
.sym 51942 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 51943 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 51944 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]
.sym 51947 VexRiscv._zz_192_
.sym 51948 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 51950 VexRiscv._zz_170_[1]
.sym 51953 VexRiscv.CsrPlugin_hadException
.sym 51955 $abc$40840$n4721_1
.sym 51956 VexRiscv._zz_151_[19]
.sym 51957 $abc$40840$n5116
.sym 51959 VexRiscv._zz_37_[0]
.sym 51960 VexRiscv._zz_37_[1]
.sym 51962 VexRiscv.execute_arbitration_isValid
.sym 51963 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 51964 VexRiscv._zz_170_[0]
.sym 51966 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 51968 $abc$40840$n5071
.sym 51969 $abc$40840$n235
.sym 51972 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]
.sym 51973 $abc$40840$n5115_1
.sym 51975 VexRiscv.execute_arbitration_isValid
.sym 51977 VexRiscv._zz_37_[1]
.sym 51978 VexRiscv._zz_37_[0]
.sym 51983 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]
.sym 51987 VexRiscv._zz_170_[0]
.sym 51988 VexRiscv._zz_151_[19]
.sym 51989 $abc$40840$n4721_1
.sym 51990 VexRiscv._zz_170_[1]
.sym 51994 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]
.sym 51999 $abc$40840$n5115_1
.sym 52000 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 52001 $abc$40840$n5116
.sym 52002 $abc$40840$n5071
.sym 52006 VexRiscv._zz_37_[1]
.sym 52007 VexRiscv._zz_37_[0]
.sym 52011 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 52012 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 52013 $abc$40840$n235
.sym 52014 VexRiscv._zz_192_
.sym 52017 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 52018 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 52019 VexRiscv._zz_192_
.sym 52020 $abc$40840$n235
.sym 52021 VexRiscv.CsrPlugin_hadException
.sym 52022 clk12_$glb_clk
.sym 52024 VexRiscv._zz_41_[25]
.sym 52025 VexRiscv._zz_37_[0]
.sym 52026 VexRiscv._zz_37_[1]
.sym 52027 $abc$40840$n3925
.sym 52028 VexRiscv._zz_32_[1]
.sym 52029 $abc$40840$n5448_1
.sym 52030 $abc$40840$n5472_1
.sym 52031 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE
.sym 52036 VexRiscv._zz_170_[1]
.sym 52037 basesoc_vexriscv_ibus_adr[20]
.sym 52038 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]
.sym 52039 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 52040 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 52041 VexRiscv._zz_190_
.sym 52042 VexRiscv._zz_321_[1]
.sym 52043 VexRiscv._zz_192_
.sym 52044 $abc$40840$n5070_1
.sym 52045 $abc$40840$n5116
.sym 52046 $abc$40840$n5136
.sym 52047 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 52048 VexRiscv._zz_194_[31]
.sym 52049 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 52050 $abc$40840$n5449_1
.sym 52051 $abc$40840$n4379_1
.sym 52053 $PACKER_VCC_NET
.sym 52054 $abc$40840$n5424_1
.sym 52055 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 52056 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 52057 $abc$40840$n5425_1
.sym 52058 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]
.sym 52059 $abc$40840$n5419_1
.sym 52065 $abc$40840$n4358_1
.sym 52066 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 52067 $abc$40840$n4379_1
.sym 52068 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 52071 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 52073 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 52074 $abc$40840$n3699
.sym 52075 VexRiscv._zz_10_[0]
.sym 52077 VexRiscv.CsrPlugin_mtval[19]
.sym 52078 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 52079 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 52081 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 52086 VexRiscv._zz_36_[31]
.sym 52088 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 52090 $abc$40840$n4939
.sym 52091 $abc$40840$n5061_1
.sym 52092 $abc$40840$n4909_1
.sym 52094 $abc$40840$n4722_1
.sym 52099 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 52104 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 52105 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 52106 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 52107 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 52110 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 52116 VexRiscv._zz_10_[0]
.sym 52123 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 52124 $abc$40840$n3699
.sym 52125 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 52129 $abc$40840$n4358_1
.sym 52130 VexRiscv.CsrPlugin_mtval[19]
.sym 52131 $abc$40840$n4722_1
.sym 52135 $abc$40840$n5061_1
.sym 52136 $abc$40840$n4939
.sym 52137 VexRiscv._zz_36_[31]
.sym 52141 $abc$40840$n4909_1
.sym 52142 VexRiscv._zz_36_[31]
.sym 52143 $abc$40840$n4379_1
.sym 52144 $abc$40840$n2592_$glb_ce
.sym 52145 clk12_$glb_clk
.sym 52147 $abc$40840$n5460_1
.sym 52148 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]
.sym 52149 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]
.sym 52150 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]
.sym 52151 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]
.sym 52152 $abc$40840$n4722_1
.sym 52153 $abc$40840$n5473_1
.sym 52154 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]
.sym 52156 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 52158 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 52159 $abc$40840$n3686
.sym 52160 $PACKER_VCC_NET
.sym 52161 VexRiscv._zz_10_[0]
.sym 52162 VexRiscv._zz_236_[1]
.sym 52164 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 52165 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 52166 VexRiscv._zz_41_[25]
.sym 52167 VexRiscv._zz_188_
.sym 52168 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 52170 VexRiscv._zz_37_[1]
.sym 52171 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 52173 $abc$40840$n3925
.sym 52174 serial_rx
.sym 52175 VexRiscv._zz_32_[1]
.sym 52176 $abc$40840$n3662_1
.sym 52177 $abc$40840$n4354
.sym 52178 $abc$40840$n233
.sym 52179 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 52182 $abc$40840$n2484
.sym 52190 $abc$40840$n2656
.sym 52191 VexRiscv._zz_335_
.sym 52192 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 52193 $abc$40840$n235
.sym 52196 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 52198 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 52200 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 52207 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 52208 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 52211 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 52215 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 52216 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 52217 VexRiscv._zz_192_
.sym 52218 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 52223 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 52227 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 52229 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 52230 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 52236 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 52239 VexRiscv._zz_335_
.sym 52246 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 52251 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 52252 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 52253 $abc$40840$n235
.sym 52254 VexRiscv._zz_192_
.sym 52260 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 52263 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 52267 $abc$40840$n2656
.sym 52268 clk12_$glb_clk
.sym 52270 VexRiscv.CsrPlugin_mtvec_base[23]
.sym 52271 $abc$40840$n4825_1
.sym 52272 $abc$40840$n4423
.sym 52273 VexRiscv.CsrPlugin_mtvec_base[29]
.sym 52274 $abc$40840$n5412_1
.sym 52275 $abc$40840$n5186_1
.sym 52276 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 52277 $abc$40840$n2641
.sym 52278 $abc$40840$n9
.sym 52279 $abc$40840$n5337_1
.sym 52282 VexRiscv.CsrPlugin_mepc[14]
.sym 52283 $abc$40840$n5490_1
.sym 52285 VexRiscv._zz_335_
.sym 52286 $abc$40840$n2642
.sym 52287 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]
.sym 52288 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 52289 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 52290 VexRiscv.CsrPlugin_mtvec_base[1]
.sym 52291 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 52292 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 52294 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 52295 VexRiscv._zz_286_[1]
.sym 52296 $abc$40840$n6792
.sym 52297 $abc$40840$n3932
.sym 52299 VexRiscv._zz_170_[1]
.sym 52300 VexRiscv.DBusSimplePlugin_redoBranch_payload[14]
.sym 52301 $abc$40840$n5461_1
.sym 52302 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 52303 VexRiscv.CsrPlugin_mtvec_base[7]
.sym 52304 $abc$40840$n4401_1
.sym 52305 VexRiscv.CsrPlugin_mtval[25]
.sym 52311 VexRiscv._zz_286_[1]
.sym 52315 VexRiscv._zz_41_[14]
.sym 52319 $abc$40840$n4357
.sym 52323 VexRiscv._zz_286_[10]
.sym 52324 VexRiscv._zz_41_[5]
.sym 52327 VexRiscv._zz_41_[2]
.sym 52329 $abc$40840$n4423
.sym 52330 $abc$40840$n4354
.sym 52331 VexRiscv._zz_41_[4]
.sym 52337 $abc$40840$n4351
.sym 52338 $abc$40840$n233
.sym 52340 VexRiscv.CsrPlugin_mepc[3]
.sym 52341 $abc$40840$n4424
.sym 52342 VexRiscv._zz_286_[0]
.sym 52344 VexRiscv._zz_286_[0]
.sym 52345 $abc$40840$n4354
.sym 52346 VexRiscv._zz_286_[1]
.sym 52353 VexRiscv._zz_41_[4]
.sym 52356 VexRiscv._zz_41_[5]
.sym 52362 VexRiscv._zz_286_[10]
.sym 52364 $abc$40840$n4351
.sym 52368 VexRiscv.CsrPlugin_mepc[3]
.sym 52369 $abc$40840$n4424
.sym 52370 $abc$40840$n4423
.sym 52371 $abc$40840$n4357
.sym 52375 VexRiscv._zz_41_[2]
.sym 52380 VexRiscv._zz_286_[0]
.sym 52381 $abc$40840$n4354
.sym 52382 VexRiscv._zz_286_[1]
.sym 52387 VexRiscv._zz_41_[14]
.sym 52390 $abc$40840$n233
.sym 52391 clk12_$glb_clk
.sym 52393 $abc$40840$n4923_1
.sym 52394 $abc$40840$n4786
.sym 52395 $abc$40840$n4403_1
.sym 52396 $abc$40840$n4401_1
.sym 52397 $abc$40840$n4402_1
.sym 52398 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]
.sym 52400 $abc$40840$n4349_1
.sym 52402 VexRiscv._zz_170_[0]
.sym 52406 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 52407 VexRiscv.CsrPlugin_mepc[25]
.sym 52408 $abc$40840$n5067_1
.sym 52409 VexRiscv._zz_188_
.sym 52411 VexRiscv.CsrPlugin_mip_MSIP
.sym 52412 VexRiscv.CsrPlugin_mtvec_base[23]
.sym 52413 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]
.sym 52414 $abc$40840$n2656
.sym 52415 VexRiscv.CsrPlugin_mepc[24]
.sym 52416 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[23]
.sym 52418 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 52421 $abc$40840$n4348
.sym 52424 VexRiscv.CsrPlugin_mtval[31]
.sym 52425 $abc$40840$n3664_1
.sym 52427 $abc$40840$n2642
.sym 52434 $abc$40840$n4357
.sym 52435 VexRiscv.CsrPlugin_mtval[0]
.sym 52436 $abc$40840$n4353
.sym 52437 VexRiscv.CsrPlugin_mcause_exceptionCode[3]
.sym 52438 $abc$40840$n6782
.sym 52439 VexRiscv.CsrPlugin_mepc[0]
.sym 52440 $abc$40840$n4358_1
.sym 52441 VexRiscv.CsrPlugin_mtval[3]
.sym 52444 $abc$40840$n4353
.sym 52445 $abc$40840$n4350
.sym 52446 VexRiscv.CsrPlugin_mcause_interrupt
.sym 52447 VexRiscv.CsrPlugin_mcause_exceptionCode[1]
.sym 52449 $abc$40840$n4354
.sym 52450 $abc$40840$n4923_1
.sym 52451 $abc$40840$n3664_1
.sym 52452 $abc$40840$n2484
.sym 52455 VexRiscv._zz_286_[1]
.sym 52456 $abc$40840$n6792
.sym 52457 user_btn1
.sym 52458 $abc$40840$n4355_1
.sym 52459 $abc$40840$n4351
.sym 52460 VexRiscv._zz_286_[0]
.sym 52464 VexRiscv._zz_200_[1]
.sym 52465 $abc$40840$n4349_1
.sym 52467 $abc$40840$n4351
.sym 52468 VexRiscv.CsrPlugin_mepc[0]
.sym 52469 $abc$40840$n4357
.sym 52470 $abc$40840$n3664_1
.sym 52473 VexRiscv.CsrPlugin_mtval[3]
.sym 52474 $abc$40840$n4358_1
.sym 52475 VexRiscv.CsrPlugin_mcause_exceptionCode[3]
.sym 52476 $abc$40840$n4353
.sym 52479 $abc$40840$n4354
.sym 52480 VexRiscv._zz_286_[0]
.sym 52482 VexRiscv._zz_286_[1]
.sym 52485 user_btn1
.sym 52486 $abc$40840$n6792
.sym 52491 $abc$40840$n4353
.sym 52493 $abc$40840$n4923_1
.sym 52494 VexRiscv.CsrPlugin_mcause_interrupt
.sym 52499 user_btn1
.sym 52500 $abc$40840$n6782
.sym 52503 $abc$40840$n4349_1
.sym 52504 VexRiscv.CsrPlugin_mtval[0]
.sym 52505 $abc$40840$n4358_1
.sym 52506 $abc$40840$n4355_1
.sym 52509 $abc$40840$n4353
.sym 52510 $abc$40840$n4350
.sym 52511 VexRiscv._zz_200_[1]
.sym 52512 VexRiscv.CsrPlugin_mcause_exceptionCode[1]
.sym 52513 $abc$40840$n2484
.sym 52514 clk12_$glb_clk
.sym 52515 sys_rst_$glb_sr
.sym 52523 VexRiscv.CsrPlugin_mtval[14]
.sym 52528 VexRiscv._zz_334_
.sym 52529 $abc$40840$n5322_1
.sym 52530 VexRiscv._zz_236_[0]
.sym 52531 VexRiscv.execute_to_memory_INSTRUCTION[28]
.sym 52532 VexRiscv.CsrPlugin_mcause_exceptionCode[2]
.sym 52533 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 52534 VexRiscv.CsrPlugin_mepc[4]
.sym 52535 VexRiscv.CsrPlugin_mepc[0]
.sym 52536 VexRiscv._zz_200_[2]
.sym 52537 sys_rst
.sym 52538 VexRiscv._zz_200_[23]
.sym 52539 VexRiscv.CsrPlugin_mtval[0]
.sym 52564 VexRiscv.CsrPlugin_hadException
.sym 52566 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]
.sym 52574 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 52575 $abc$40840$n2653
.sym 52582 VexRiscv.CsrPlugin_interrupt_code[1]
.sym 52585 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]
.sym 52608 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 52609 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]
.sym 52610 VexRiscv.CsrPlugin_hadException
.sym 52620 VexRiscv.CsrPlugin_hadException
.sym 52622 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]
.sym 52623 VexRiscv.CsrPlugin_interrupt_code[1]
.sym 52636 $abc$40840$n2653
.sym 52637 clk12_$glb_clk
.sym 52643 array_muxed1[5]
.sym 52647 $abc$40840$n2298
.sym 52649 VexRiscv.DBusSimplePlugin_redoBranch_payload[4]
.sym 52651 $PACKER_VCC_NET
.sym 52652 VexRiscv.CsrPlugin_mtval[14]
.sym 52654 $PACKER_VCC_NET
.sym 52656 $PACKER_VCC_NET
.sym 52658 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]
.sym 52683 $abc$40840$n231
.sym 52696 $abc$40840$n231
.sym 52713 $abc$40840$n233
.sym 52735 $abc$40840$n233
.sym 52741 $abc$40840$n6735
.sym 52742 $abc$40840$n6737
.sym 52743 $abc$40840$n6739
.sym 52744 $abc$40840$n6741
.sym 52745 $abc$40840$n6743
.sym 52746 $abc$40840$n6745
.sym 52751 serial_rx
.sym 52756 VexRiscv._zz_194_[27]
.sym 52760 VexRiscv._zz_35_[9]
.sym 52763 waittimer0_count[8]
.sym 52771 user_btn_n
.sym 52772 $abc$40840$n6100_1
.sym 52773 serial_tx
.sym 52783 $abc$40840$n2497
.sym 52786 user_btn2
.sym 52787 $abc$40840$n174
.sym 52788 $abc$40840$n180
.sym 52790 waittimer2_count[5]
.sym 52791 $abc$40840$n176
.sym 52792 waittimer2_count[4]
.sym 52795 waittimer2_count[3]
.sym 52799 $abc$40840$n6735
.sym 52804 waittimer2_count[8]
.sym 52808 $abc$40840$n6737
.sym 52809 $abc$40840$n6739
.sym 52810 $abc$40840$n6741
.sym 52814 waittimer2_count[5]
.sym 52815 waittimer2_count[8]
.sym 52816 waittimer2_count[4]
.sym 52817 waittimer2_count[3]
.sym 52820 user_btn2
.sym 52823 $abc$40840$n6741
.sym 52829 $abc$40840$n176
.sym 52832 user_btn2
.sym 52834 $abc$40840$n6739
.sym 52838 $abc$40840$n6735
.sym 52841 user_btn2
.sym 52844 $abc$40840$n180
.sym 52850 $abc$40840$n6737
.sym 52851 user_btn2
.sym 52857 $abc$40840$n174
.sym 52860 $abc$40840$n2497
.sym 52861 clk12_$glb_clk
.sym 52862 sys_rst_$glb_sr
.sym 52867 $abc$40840$n6747
.sym 52868 $abc$40840$n6749
.sym 52869 $abc$40840$n6751
.sym 52870 $abc$40840$n6753
.sym 52871 $abc$40840$n6755
.sym 52872 $abc$40840$n6757
.sym 52873 $abc$40840$n6759
.sym 52874 $abc$40840$n6761
.sym 52876 $PACKER_VCC_NET
.sym 52879 $abc$40840$n2429
.sym 52880 basesoc_timer0_reload_storage[6]
.sym 52883 $abc$40840$n3855
.sym 52884 $abc$40840$n6520
.sym 52885 $abc$40840$n6514
.sym 52886 basesoc_vexriscv_ibus_adr[0]
.sym 52887 $abc$40840$n2281
.sym 52888 basesoc_dat_w[4]
.sym 52889 $abc$40840$n5880_1
.sym 52890 slave_sel_r[2]
.sym 52897 eventmanager_status_w[2]
.sym 52909 waittimer2_count[2]
.sym 52913 user_btn2
.sym 52915 eventmanager_status_w[2]
.sym 52917 $abc$40840$n5939
.sym 52922 spiflash_bus_dat_r[31]
.sym 52924 waittimer2_count[8]
.sym 52929 waittimer2_count[0]
.sym 52931 waittimer2_count[11]
.sym 52933 $abc$40840$n3727_1
.sym 52944 $abc$40840$n3879_1
.sym 52946 $abc$40840$n2497
.sym 52949 $abc$40840$n178
.sym 52958 $abc$40840$n6743
.sym 52959 $abc$40840$n6745
.sym 52960 sys_rst
.sym 52962 $abc$40840$n176
.sym 52963 $abc$40840$n3883_1
.sym 52964 $abc$40840$n184
.sym 52967 $abc$40840$n180
.sym 52968 user_btn2
.sym 52970 $abc$40840$n6751
.sym 52971 $abc$40840$n182
.sym 52972 $abc$40840$n6755
.sym 52974 $abc$40840$n174
.sym 52975 $abc$40840$n6761
.sym 52977 $abc$40840$n184
.sym 52983 $abc$40840$n3883_1
.sym 52984 $abc$40840$n3879_1
.sym 52985 $abc$40840$n174
.sym 52986 $abc$40840$n176
.sym 52989 $abc$40840$n6745
.sym 52990 user_btn2
.sym 52991 sys_rst
.sym 52995 $abc$40840$n178
.sym 52996 $abc$40840$n184
.sym 52997 $abc$40840$n180
.sym 52998 $abc$40840$n182
.sym 53001 sys_rst
.sym 53002 user_btn2
.sym 53003 $abc$40840$n6761
.sym 53007 $abc$40840$n6751
.sym 53009 user_btn2
.sym 53010 sys_rst
.sym 53014 $abc$40840$n6743
.sym 53015 sys_rst
.sym 53016 user_btn2
.sym 53019 user_btn2
.sym 53021 $abc$40840$n6755
.sym 53022 sys_rst
.sym 53023 $abc$40840$n2497
.sym 53024 clk12_$glb_clk
.sym 53026 $abc$40840$n6763
.sym 53027 $abc$40840$n3880_1
.sym 53028 waittimer2_count[14]
.sym 53029 $abc$40840$n182
.sym 53030 $abc$40840$n186
.sym 53031 waittimer2_count[16]
.sym 53032 $abc$40840$n6731
.sym 53033 $abc$40840$n3882_1
.sym 53034 $abc$40840$n6510
.sym 53036 $abc$40840$n3727_1
.sym 53037 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 53038 $abc$40840$n3758
.sym 53039 $abc$40840$n132
.sym 53040 $abc$40840$n178
.sym 53041 $abc$40840$n130
.sym 53042 basesoc_timer0_value[2]
.sym 53043 $abc$40840$n3892_1
.sym 53045 $abc$40840$n6498
.sym 53046 $abc$40840$n6502
.sym 53047 spiflash_bus_dat_r[26]
.sym 53048 basesoc_dat_w[4]
.sym 53049 $abc$40840$n3711
.sym 53050 $abc$40840$n6854
.sym 53052 waittimer2_count[13]
.sym 53053 basesoc_timer0_en_storage
.sym 53054 basesoc_timer0_load_storage[6]
.sym 53055 basesoc_timer0_value[21]
.sym 53056 $abc$40840$n3814
.sym 53057 basesoc_timer0_value[6]
.sym 53058 $abc$40840$n3
.sym 53060 $abc$40840$n5949
.sym 53067 $abc$40840$n3881_1
.sym 53068 eventmanager_status_w[2]
.sym 53070 $abc$40840$n3727_1
.sym 53072 basesoc_adr[4]
.sym 53073 csrbankarray_interface5_bank_bus_dat_r[0]
.sym 53074 array_muxed0[2]
.sym 53075 basesoc_adr[3]
.sym 53076 spiflash_bus_dat_r[19]
.sym 53077 basesoc_adr[2]
.sym 53080 user_btn2
.sym 53081 $abc$40840$n6426
.sym 53082 csrbankarray_interface1_bank_bus_dat_r[0]
.sym 53083 $abc$40840$n3904
.sym 53084 $abc$40840$n3880_1
.sym 53088 spiflash_bus_dat_r[31]
.sym 53089 $abc$40840$n3728
.sym 53090 sys_rst
.sym 53093 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 53094 $abc$40840$n2516
.sym 53097 spiflash_bus_dat_r[16]
.sym 53098 $abc$40840$n3882_1
.sym 53100 $abc$40840$n3881_1
.sym 53102 $abc$40840$n3882_1
.sym 53103 $abc$40840$n3880_1
.sym 53106 $abc$40840$n6426
.sym 53107 csrbankarray_interface5_bank_bus_dat_r[0]
.sym 53108 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 53109 csrbankarray_interface1_bank_bus_dat_r[0]
.sym 53113 eventmanager_status_w[2]
.sym 53114 user_btn2
.sym 53115 sys_rst
.sym 53118 basesoc_adr[3]
.sym 53119 $abc$40840$n3728
.sym 53120 basesoc_adr[2]
.sym 53125 spiflash_bus_dat_r[16]
.sym 53126 $abc$40840$n3904
.sym 53130 array_muxed0[2]
.sym 53131 $abc$40840$n3904
.sym 53133 spiflash_bus_dat_r[19]
.sym 53138 $abc$40840$n3904
.sym 53139 spiflash_bus_dat_r[31]
.sym 53142 basesoc_adr[4]
.sym 53144 $abc$40840$n3727_1
.sym 53146 $abc$40840$n2516
.sym 53147 clk12_$glb_clk
.sym 53148 sys_rst_$glb_sr
.sym 53149 waittimer2_count[9]
.sym 53150 waittimer2_count[8]
.sym 53151 $abc$40840$n3
.sym 53152 waittimer2_count[0]
.sym 53153 waittimer2_count[11]
.sym 53154 $abc$40840$n6041_1
.sym 53155 $abc$40840$n6004
.sym 53156 waittimer2_count[13]
.sym 53157 basesoc_bus_wishbone_dat_r[1]
.sym 53158 basesoc_adr[0]
.sym 53159 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 53160 VexRiscv._zz_35_[14]
.sym 53161 $abc$40840$n6100_1
.sym 53162 spiflash_bus_dat_r[19]
.sym 53163 array_muxed0[5]
.sym 53164 basesoc_adr[2]
.sym 53165 $abc$40840$n6425
.sym 53166 basesoc_we
.sym 53167 basesoc_timer0_load_storage[6]
.sym 53168 basesoc_adr[4]
.sym 53169 $abc$40840$n6426
.sym 53170 csrbankarray_interface0_bank_bus_dat_r[2]
.sym 53171 csrbankarray_csrbank3_bitbang_en0_w
.sym 53172 array_muxed0[6]
.sym 53173 $abc$40840$n2441
.sym 53174 $abc$40840$n5990
.sym 53176 $abc$40840$n3727_1
.sym 53177 $abc$40840$n3829
.sym 53178 spiflash_bus_dat_r[17]
.sym 53179 $abc$40840$n5948
.sym 53180 spiflash_bus_dat_r[20]
.sym 53181 basesoc_timer0_load_storage[22]
.sym 53182 VexRiscv._zz_311_
.sym 53183 $abc$40840$n3813
.sym 53184 $abc$40840$n3814
.sym 53190 $abc$40840$n3813
.sym 53191 basesoc_timer0_reload_storage[9]
.sym 53192 $abc$40840$n3825
.sym 53194 basesoc_timer0_reload_storage[6]
.sym 53195 basesoc_timer0_load_storage[17]
.sym 53197 basesoc_timer0_eventmanager_status_w
.sym 53198 basesoc_timer0_value_status[5]
.sym 53201 sys_rst
.sym 53202 $abc$40840$n6038_1
.sym 53203 basesoc_timer0_load_storage[21]
.sym 53204 $abc$40840$n5999
.sym 53206 $abc$40840$n6036_1
.sym 53208 $abc$40840$n3816
.sym 53209 basesoc_timer0_en_storage
.sym 53210 $abc$40840$n6854
.sym 53211 $abc$40840$n6041_1
.sym 53212 $abc$40840$n6004
.sym 53213 $abc$40840$n3812
.sym 53214 basesoc_timer0_load_storage[6]
.sym 53215 $abc$40840$n3818
.sym 53217 $abc$40840$n3711
.sym 53218 $abc$40840$n6002
.sym 53219 $abc$40840$n6168_1
.sym 53220 $abc$40840$n5949
.sym 53221 $abc$40840$n6198_1
.sym 53223 $abc$40840$n6198_1
.sym 53224 basesoc_timer0_en_storage
.sym 53225 basesoc_timer0_load_storage[21]
.sym 53229 basesoc_timer0_load_storage[6]
.sym 53231 basesoc_timer0_en_storage
.sym 53232 $abc$40840$n6168_1
.sym 53235 $abc$40840$n6004
.sym 53236 $abc$40840$n5999
.sym 53237 $abc$40840$n3813
.sym 53238 $abc$40840$n6002
.sym 53241 basesoc_timer0_load_storage[17]
.sym 53242 $abc$40840$n3825
.sym 53243 basesoc_timer0_reload_storage[9]
.sym 53244 $abc$40840$n3818
.sym 53247 basesoc_timer0_load_storage[21]
.sym 53248 $abc$40840$n5949
.sym 53249 $abc$40840$n3818
.sym 53250 basesoc_timer0_value_status[5]
.sym 53254 basesoc_timer0_reload_storage[6]
.sym 53255 basesoc_timer0_eventmanager_status_w
.sym 53256 $abc$40840$n6854
.sym 53259 sys_rst
.sym 53260 $abc$40840$n3812
.sym 53261 $abc$40840$n3816
.sym 53265 $abc$40840$n6038_1
.sym 53266 $abc$40840$n3711
.sym 53267 $abc$40840$n6041_1
.sym 53268 $abc$40840$n6036_1
.sym 53270 clk12_$glb_clk
.sym 53271 sys_rst_$glb_sr
.sym 53272 $abc$40840$n6805_1
.sym 53273 csrbankarray_interface4_bank_bus_dat_r[5]
.sym 53274 basesoc_timer0_value[18]
.sym 53275 csrbankarray_interface4_bank_bus_dat_r[7]
.sym 53276 $abc$40840$n5995
.sym 53277 $abc$40840$n6431
.sym 53278 $abc$40840$n6804_1
.sym 53279 csrbankarray_interface4_bank_bus_dat_r[1]
.sym 53280 basesoc_timer0_value_status[5]
.sym 53282 VexRiscv._zz_194_[2]
.sym 53283 waittimer0_count[5]
.sym 53284 $abc$40840$n3826
.sym 53285 $abc$40840$n4419
.sym 53286 $abc$40840$n3825
.sym 53287 waittimer2_count[0]
.sym 53288 slave_sel_r[1]
.sym 53289 basesoc_adr[4]
.sym 53290 $abc$40840$n3734
.sym 53291 basesoc_timer0_load_storage[17]
.sym 53292 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 53293 basesoc_adr[2]
.sym 53294 $abc$40840$n132
.sym 53295 $abc$40840$n5880_1
.sym 53297 csrbankarray_interface6_bank_bus_dat_r[1]
.sym 53298 basesoc_timer0_load_storage[9]
.sym 53299 $abc$40840$n4419
.sym 53300 VexRiscv._zz_194_[11]
.sym 53301 basesoc_dat_w[4]
.sym 53302 $abc$40840$n2447
.sym 53303 VexRiscv._zz_328_
.sym 53304 $abc$40840$n5
.sym 53305 $abc$40840$n2431
.sym 53306 $abc$40840$n5939
.sym 53307 $abc$40840$n2283
.sym 53313 basesoc_timer0_load_storage[5]
.sym 53314 $abc$40840$n5991
.sym 53315 $abc$40840$n3816
.sym 53316 $abc$40840$n3825
.sym 53317 basesoc_timer0_value_status[29]
.sym 53318 $abc$40840$n5993
.sym 53319 $abc$40840$n6182_1
.sym 53321 $abc$40840$n5971
.sym 53322 $abc$40840$n3818
.sym 53323 basesoc_timer0_reload_storage[13]
.sym 53324 basesoc_timer0_load_storage[9]
.sym 53325 $abc$40840$n6174_1
.sym 53327 basesoc_timer0_load_storage[13]
.sym 53328 $abc$40840$n3814
.sym 53330 basesoc_timer0_reload_storage[22]
.sym 53331 $abc$40840$n5974
.sym 53332 $abc$40840$n5939
.sym 53334 basesoc_timer0_en_storage
.sym 53335 $abc$40840$n5992
.sym 53340 $abc$40840$n5994
.sym 53341 basesoc_timer0_load_storage[22]
.sym 53342 $abc$40840$n6200_1
.sym 53343 $abc$40840$n3813
.sym 53344 $abc$40840$n3828
.sym 53346 $abc$40840$n3818
.sym 53347 basesoc_timer0_load_storage[22]
.sym 53348 $abc$40840$n3828
.sym 53349 basesoc_timer0_reload_storage[22]
.sym 53352 $abc$40840$n5993
.sym 53353 $abc$40840$n5992
.sym 53354 basesoc_timer0_load_storage[13]
.sym 53355 $abc$40840$n3816
.sym 53358 $abc$40840$n5974
.sym 53359 $abc$40840$n5971
.sym 53361 $abc$40840$n3813
.sym 53364 $abc$40840$n3825
.sym 53365 basesoc_timer0_load_storage[5]
.sym 53366 basesoc_timer0_reload_storage[13]
.sym 53367 $abc$40840$n3814
.sym 53370 $abc$40840$n6182_1
.sym 53371 basesoc_timer0_load_storage[13]
.sym 53373 basesoc_timer0_en_storage
.sym 53376 $abc$40840$n6174_1
.sym 53377 basesoc_timer0_load_storage[9]
.sym 53378 basesoc_timer0_en_storage
.sym 53382 basesoc_timer0_value_status[29]
.sym 53383 $abc$40840$n5991
.sym 53384 $abc$40840$n5994
.sym 53385 $abc$40840$n5939
.sym 53388 basesoc_timer0_load_storage[22]
.sym 53390 basesoc_timer0_en_storage
.sym 53391 $abc$40840$n6200_1
.sym 53393 clk12_$glb_clk
.sym 53394 sys_rst_$glb_sr
.sym 53395 $abc$40840$n5997
.sym 53396 $abc$40840$n6192_1
.sym 53397 basesoc_timer0_value_status[23]
.sym 53398 basesoc_timer0_value_status[21]
.sym 53399 basesoc_timer0_value_status[18]
.sym 53400 $abc$40840$n6016
.sym 53401 $abc$40840$n5996
.sym 53402 $abc$40840$n3828
.sym 53403 basesoc_bus_wishbone_dat_r[6]
.sym 53404 $abc$40840$n3895_1
.sym 53405 $abc$40840$n4314
.sym 53407 basesoc_timer0_eventmanager_status_w
.sym 53408 basesoc_timer0_reload_storage[5]
.sym 53409 $abc$40840$n2516
.sym 53410 csrbankarray_interface4_bank_bus_dat_r[7]
.sym 53411 basesoc_adr[2]
.sym 53412 basesoc_dat_w[6]
.sym 53413 csrbankarray_interface4_bank_bus_dat_r[3]
.sym 53414 $abc$40840$n3822
.sym 53415 basesoc_timer0_value[20]
.sym 53416 csrbankarray_interface4_bank_bus_dat_r[5]
.sym 53417 basesoc_timer0_load_storage[5]
.sym 53418 csrbankarray_interface5_bank_bus_dat_r[3]
.sym 53420 VexRiscv._zz_316_[10]
.sym 53421 VexRiscv._zz_163_[5]
.sym 53422 basesoc_adr[4]
.sym 53423 VexRiscv.memory_MulDivIterativePlugin_div_result[26]
.sym 53424 csrbankarray_interface0_bank_bus_dat_r[1]
.sym 53425 $abc$40840$n6431
.sym 53426 $abc$40840$n2254
.sym 53427 spiflash_bus_dat_r[31]
.sym 53428 $abc$40840$n3892_1
.sym 53429 basesoc_timer0_load_storage[18]
.sym 53439 basesoc_dat_w[7]
.sym 53441 $abc$40840$n5947
.sym 53443 $abc$40840$n3812
.sym 53446 basesoc_timer0_reload_storage[13]
.sym 53447 $abc$40840$n5959
.sym 53448 basesoc_dat_w[5]
.sym 53449 $abc$40840$n6875
.sym 53450 $abc$40840$n5958
.sym 53451 $abc$40840$n5948
.sym 53452 sys_rst
.sym 53454 $abc$40840$n3814
.sym 53455 $abc$40840$n3828
.sym 53458 basesoc_timer0_load_storage[1]
.sym 53459 basesoc_timer0_value_status[17]
.sym 53460 basesoc_timer0_reload_storage[17]
.sym 53461 basesoc_timer0_reload_storage[23]
.sym 53463 $abc$40840$n2439
.sym 53464 $abc$40840$n3825
.sym 53465 basesoc_timer0_reload_storage[15]
.sym 53466 basesoc_timer0_value_status[9]
.sym 53467 basesoc_timer0_eventmanager_status_w
.sym 53470 $abc$40840$n3828
.sym 53471 sys_rst
.sym 53472 $abc$40840$n3812
.sym 53475 basesoc_timer0_value_status[9]
.sym 53476 $abc$40840$n5959
.sym 53477 $abc$40840$n5958
.sym 53478 $abc$40840$n5948
.sym 53484 basesoc_dat_w[5]
.sym 53487 basesoc_timer0_value_status[17]
.sym 53489 $abc$40840$n5947
.sym 53493 basesoc_timer0_reload_storage[23]
.sym 53494 $abc$40840$n3825
.sym 53495 basesoc_timer0_reload_storage[15]
.sym 53496 $abc$40840$n3828
.sym 53501 basesoc_dat_w[7]
.sym 53505 $abc$40840$n6875
.sym 53506 basesoc_timer0_reload_storage[13]
.sym 53507 basesoc_timer0_eventmanager_status_w
.sym 53511 $abc$40840$n3828
.sym 53512 $abc$40840$n3814
.sym 53513 basesoc_timer0_reload_storage[17]
.sym 53514 basesoc_timer0_load_storage[1]
.sym 53515 $abc$40840$n2439
.sym 53516 clk12_$glb_clk
.sym 53517 sys_rst_$glb_sr
.sym 53518 $abc$40840$n4250_1
.sym 53519 $abc$40840$n6152
.sym 53520 $abc$40840$n6150
.sym 53521 VexRiscv._zz_163_[22]
.sym 53522 VexRiscv._zz_35_[1]
.sym 53523 $abc$40840$n6430
.sym 53524 VexRiscv._zz_35_[26]
.sym 53525 VexRiscv._zz_163_[5]
.sym 53528 VexRiscv._zz_194_[17]
.sym 53529 $abc$40840$n5323
.sym 53530 basesoc_adr[3]
.sym 53531 $abc$40840$n2447
.sym 53532 basesoc_adr[1]
.sym 53533 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 53534 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 53535 basesoc_dat_w[7]
.sym 53536 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 53537 $abc$40840$n5973
.sym 53538 basesoc_timer0_value[8]
.sym 53539 basesoc_adr[0]
.sym 53540 array_muxed0[4]
.sym 53541 $abc$40840$n2629
.sym 53542 VexRiscv.memory_MulDivIterativePlugin_div_result[6]
.sym 53544 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 53545 $abc$40840$n6086_1
.sym 53546 basesoc_timer0_en_storage
.sym 53547 basesoc_timer0_value[21]
.sym 53548 VexRiscv._zz_194_[24]
.sym 53551 csrbankarray_interface1_bank_bus_dat_r[1]
.sym 53552 basesoc_timer0_value[23]
.sym 53553 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 53559 VexRiscv._zz_194_[3]
.sym 53561 $abc$40840$n4323
.sym 53563 VexRiscv._zz_193_[10]
.sym 53565 VexRiscv._zz_316_[26]
.sym 53569 $abc$40840$n4248_1
.sym 53570 VexRiscv._zz_316_[2]
.sym 53572 VexRiscv._zz_194_[11]
.sym 53573 VexRiscv._zz_328_
.sym 53575 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 53576 $abc$40840$n4245
.sym 53579 basesoc_dat_w[7]
.sym 53580 VexRiscv._zz_316_[10]
.sym 53581 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 53583 $abc$40840$n3647_1
.sym 53584 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 53586 $abc$40840$n2254
.sym 53587 VexRiscv._zz_193_[2]
.sym 53588 VexRiscv._zz_194_[27]
.sym 53589 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 53592 basesoc_dat_w[7]
.sym 53599 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 53600 $abc$40840$n3647_1
.sym 53601 $abc$40840$n4323
.sym 53604 VexRiscv._zz_194_[27]
.sym 53606 VexRiscv._zz_316_[26]
.sym 53607 $abc$40840$n4245
.sym 53610 VexRiscv._zz_316_[10]
.sym 53612 $abc$40840$n4245
.sym 53613 VexRiscv._zz_194_[11]
.sym 53616 VexRiscv._zz_316_[2]
.sym 53618 VexRiscv._zz_194_[3]
.sym 53619 $abc$40840$n4245
.sym 53622 $abc$40840$n3647_1
.sym 53623 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 53624 $abc$40840$n4248_1
.sym 53628 VexRiscv._zz_193_[10]
.sym 53629 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 53630 VexRiscv._zz_194_[11]
.sym 53631 VexRiscv._zz_328_
.sym 53634 VexRiscv._zz_328_
.sym 53635 VexRiscv._zz_194_[3]
.sym 53636 VexRiscv._zz_193_[2]
.sym 53637 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 53638 $abc$40840$n2254
.sym 53639 clk12_$glb_clk
.sym 53640 sys_rst_$glb_sr
.sym 53642 VexRiscv.memory_MulDivIterativePlugin_div_result[1]
.sym 53643 VexRiscv.memory_MulDivIterativePlugin_div_result[2]
.sym 53644 VexRiscv.memory_MulDivIterativePlugin_div_result[3]
.sym 53645 VexRiscv.memory_MulDivIterativePlugin_div_result[4]
.sym 53646 VexRiscv.memory_MulDivIterativePlugin_div_result[5]
.sym 53647 VexRiscv.memory_MulDivIterativePlugin_div_result[6]
.sym 53648 VexRiscv.memory_MulDivIterativePlugin_div_result[7]
.sym 53649 VexRiscv._zz_35_[4]
.sym 53652 serial_rx
.sym 53653 basesoc_timer0_value[13]
.sym 53654 VexRiscv._zz_35_[26]
.sym 53656 array_muxed0[8]
.sym 53657 VexRiscv._zz_193_[3]
.sym 53658 VexRiscv._zz_194_[6]
.sym 53659 VexRiscv._zz_170_[1]
.sym 53660 basesoc_we
.sym 53661 $abc$40840$n2447
.sym 53662 basesoc_timer0_value[19]
.sym 53663 VexRiscv._zz_194_[3]
.sym 53664 VexRiscv._zz_194_[5]
.sym 53665 $abc$40840$n2441
.sym 53667 VexRiscv._zz_163_[22]
.sym 53668 VexRiscv.memory_MulDivIterativePlugin_div_result[5]
.sym 53670 $abc$40840$n2629
.sym 53671 VexRiscv._zz_194_[8]
.sym 53673 VexRiscv._zz_194_[10]
.sym 53674 $abc$40840$n6164
.sym 53675 VexRiscv._zz_311_
.sym 53676 $abc$40840$n3727_1
.sym 53682 basesoc_ctrl_storage[15]
.sym 53683 VexRiscv._zz_194_[15]
.sym 53684 $abc$40840$n3725
.sym 53685 basesoc_ctrl_storage[7]
.sym 53689 VexRiscv._zz_194_[8]
.sym 53691 VexRiscv._zz_316_[9]
.sym 53693 $abc$40840$n4275
.sym 53694 $abc$40840$n4274_1
.sym 53696 VexRiscv._zz_193_[9]
.sym 53697 $abc$40840$n4245
.sym 53698 VexRiscv.execute_to_memory_IS_DIV
.sym 53699 VexRiscv._zz_194_[10]
.sym 53700 VexRiscv.memory_MulDivIterativePlugin_div_result[10]
.sym 53702 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 53703 $abc$40840$n3727_1
.sym 53704 $abc$40840$n3647_1
.sym 53705 VexRiscv.memory_arbitration_isValid
.sym 53706 VexRiscv._zz_193_[14]
.sym 53707 VexRiscv._zz_316_[23]
.sym 53708 VexRiscv._zz_194_[24]
.sym 53709 VexRiscv._zz_328_
.sym 53710 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 53712 VexRiscv._zz_193_[7]
.sym 53715 VexRiscv._zz_328_
.sym 53716 VexRiscv._zz_194_[10]
.sym 53717 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 53718 VexRiscv._zz_193_[9]
.sym 53721 VexRiscv._zz_194_[24]
.sym 53722 $abc$40840$n4245
.sym 53724 VexRiscv._zz_316_[23]
.sym 53727 VexRiscv.memory_MulDivIterativePlugin_div_result[10]
.sym 53728 VexRiscv.memory_arbitration_isValid
.sym 53729 VexRiscv.execute_to_memory_IS_DIV
.sym 53730 $abc$40840$n4274_1
.sym 53733 VexRiscv._zz_193_[14]
.sym 53734 VexRiscv._zz_328_
.sym 53735 VexRiscv._zz_194_[15]
.sym 53736 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 53739 $abc$40840$n3647_1
.sym 53740 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 53741 $abc$40840$n4275
.sym 53745 VexRiscv._zz_194_[10]
.sym 53746 $abc$40840$n4245
.sym 53748 VexRiscv._zz_316_[9]
.sym 53751 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 53752 VexRiscv._zz_194_[8]
.sym 53753 VexRiscv._zz_328_
.sym 53754 VexRiscv._zz_193_[7]
.sym 53757 basesoc_ctrl_storage[7]
.sym 53758 basesoc_ctrl_storage[15]
.sym 53759 $abc$40840$n3727_1
.sym 53760 $abc$40840$n3725
.sym 53764 VexRiscv.memory_MulDivIterativePlugin_div_result[8]
.sym 53765 VexRiscv.memory_MulDivIterativePlugin_div_result[9]
.sym 53766 VexRiscv.memory_MulDivIterativePlugin_div_result[10]
.sym 53767 VexRiscv.memory_MulDivIterativePlugin_div_result[11]
.sym 53768 VexRiscv.memory_MulDivIterativePlugin_div_result[12]
.sym 53769 VexRiscv.memory_MulDivIterativePlugin_div_result[13]
.sym 53770 VexRiscv.memory_MulDivIterativePlugin_div_result[14]
.sym 53771 VexRiscv.memory_MulDivIterativePlugin_div_result[15]
.sym 53772 $abc$40840$n3620
.sym 53774 $abc$40840$n118
.sym 53775 $abc$40840$n3620
.sym 53777 VexRiscv._zz_194_[15]
.sym 53778 sys_rst
.sym 53779 VexRiscv._zz_194_[19]
.sym 53780 basesoc_timer0_eventmanager_status_w
.sym 53781 basesoc_ctrl_storage[7]
.sym 53782 $abc$40840$n3725
.sym 53783 array_muxed0[7]
.sym 53784 basesoc_uart_phy_storage[7]
.sym 53785 basesoc_ctrl_storage[29]
.sym 53786 VexRiscv._zz_253_[1]
.sym 53787 basesoc_adr[1]
.sym 53788 $abc$40840$n2447
.sym 53789 $abc$40840$n6154
.sym 53790 $abc$40840$n3647_1
.sym 53791 $abc$40840$n4419
.sym 53792 VexRiscv._zz_194_[11]
.sym 53793 VexRiscv._zz_328_
.sym 53794 basesoc_timer0_load_storage[9]
.sym 53795 VexRiscv._zz_328_
.sym 53796 $abc$40840$n5
.sym 53797 $abc$40840$n2431
.sym 53798 VexRiscv._zz_79_[11]
.sym 53799 basesoc_timer0_value_status[1]
.sym 53806 VexRiscv._zz_194_[18]
.sym 53807 $abc$40840$n5
.sym 53808 $abc$40840$n3647_1
.sym 53809 VexRiscv._zz_328_
.sym 53810 VexRiscv.execute_to_memory_IS_DIV
.sym 53811 $abc$40840$n4286
.sym 53812 VexRiscv.memory_arbitration_isValid
.sym 53813 VexRiscv._zz_194_[16]
.sym 53814 $abc$40840$n4271
.sym 53816 $abc$40840$n2258
.sym 53817 VexRiscv._zz_328_
.sym 53818 $abc$40840$n4272_1
.sym 53819 VexRiscv._zz_328_
.sym 53820 VexRiscv.memory_arbitration_isValid
.sym 53821 VexRiscv._zz_193_[17]
.sym 53822 VexRiscv.memory_MulDivIterativePlugin_div_result[9]
.sym 53823 VexRiscv._zz_193_[18]
.sym 53824 VexRiscv._zz_193_[15]
.sym 53825 VexRiscv._zz_193_[16]
.sym 53827 VexRiscv.memory_MulDivIterativePlugin_div_result[14]
.sym 53829 VexRiscv._zz_194_[19]
.sym 53830 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 53831 VexRiscv._zz_194_[17]
.sym 53834 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 53838 VexRiscv._zz_193_[16]
.sym 53839 VexRiscv._zz_194_[17]
.sym 53840 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 53841 VexRiscv._zz_328_
.sym 53845 $abc$40840$n4272_1
.sym 53846 $abc$40840$n3647_1
.sym 53847 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 53850 $abc$40840$n4271
.sym 53851 VexRiscv.memory_MulDivIterativePlugin_div_result[9]
.sym 53852 VexRiscv.memory_arbitration_isValid
.sym 53853 VexRiscv.execute_to_memory_IS_DIV
.sym 53859 $abc$40840$n5
.sym 53862 VexRiscv._zz_328_
.sym 53863 VexRiscv._zz_194_[16]
.sym 53864 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 53865 VexRiscv._zz_193_[15]
.sym 53868 VexRiscv._zz_194_[18]
.sym 53869 VexRiscv._zz_193_[17]
.sym 53870 VexRiscv._zz_328_
.sym 53871 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 53874 $abc$40840$n4286
.sym 53875 VexRiscv.memory_arbitration_isValid
.sym 53876 VexRiscv.memory_MulDivIterativePlugin_div_result[14]
.sym 53877 VexRiscv.execute_to_memory_IS_DIV
.sym 53880 VexRiscv._zz_194_[19]
.sym 53881 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 53882 VexRiscv._zz_328_
.sym 53883 VexRiscv._zz_193_[18]
.sym 53884 $abc$40840$n2258
.sym 53885 clk12_$glb_clk
.sym 53887 VexRiscv.memory_MulDivIterativePlugin_div_result[16]
.sym 53888 VexRiscv.memory_MulDivIterativePlugin_div_result[17]
.sym 53889 VexRiscv.memory_MulDivIterativePlugin_div_result[18]
.sym 53890 VexRiscv.memory_MulDivIterativePlugin_div_result[19]
.sym 53891 VexRiscv.memory_MulDivIterativePlugin_div_result[20]
.sym 53892 VexRiscv.memory_MulDivIterativePlugin_div_result[21]
.sym 53893 VexRiscv.memory_MulDivIterativePlugin_div_result[22]
.sym 53894 VexRiscv.memory_MulDivIterativePlugin_div_result[23]
.sym 53895 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[15]
.sym 53897 VexRiscv._zz_194_[27]
.sym 53898 VexRiscv._zz_194_[6]
.sym 53899 VexRiscv._zz_316_[24]
.sym 53900 basesoc_uart_tx_fifo_wrport_we
.sym 53901 $abc$40840$n6160
.sym 53902 VexRiscv._zz_194_[18]
.sym 53903 VexRiscv._zz_163_[12]
.sym 53904 $abc$40840$n2258
.sym 53905 VexRiscv._zz_35_[9]
.sym 53906 basesoc_timer0_value[25]
.sym 53907 basesoc_vexriscv_dbus_cyc
.sym 53908 basesoc_timer0_eventmanager_status_w
.sym 53909 VexRiscv._zz_194_[16]
.sym 53910 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[6]
.sym 53911 spiflash_bus_dat_r[31]
.sym 53912 VexRiscv._zz_35_[9]
.sym 53913 $abc$40840$n4245
.sym 53914 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]
.sym 53915 $abc$40840$n6168
.sym 53916 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 53917 VexRiscv._zz_193_[31]
.sym 53918 VexRiscv.memory_MulDivIterativePlugin_div_result[23]
.sym 53919 VexRiscv.memory_MulDivIterativePlugin_div_result[26]
.sym 53920 $abc$40840$n3892_1
.sym 53921 VexRiscv._zz_321_[6]
.sym 53922 $abc$40840$n4938_1
.sym 53928 VexRiscv._zz_193_[21]
.sym 53929 $abc$40840$n4938_1
.sym 53932 $abc$40840$n233
.sym 53933 $abc$40840$n5347
.sym 53936 $abc$40840$n5026
.sym 53937 VexRiscv._zz_35_[22]
.sym 53938 VexRiscv._zz_194_[22]
.sym 53939 $abc$40840$n2629
.sym 53940 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 53941 VexRiscv._zz_193_[23]
.sym 53944 VexRiscv._zz_194_[20]
.sym 53946 waittimer0_count[4]
.sym 53947 VexRiscv._zz_321_[6]
.sym 53948 waittimer0_count[5]
.sym 53949 VexRiscv._zz_193_[20]
.sym 53951 waittimer0_count[3]
.sym 53952 VexRiscv._zz_194_[24]
.sym 53953 VexRiscv._zz_328_
.sym 53954 VexRiscv._zz_193_[19]
.sym 53955 VexRiscv._zz_321_[21]
.sym 53956 waittimer0_count[8]
.sym 53958 $abc$40840$n5302
.sym 53959 VexRiscv._zz_194_[21]
.sym 53961 VexRiscv._zz_35_[22]
.sym 53962 $abc$40840$n4938_1
.sym 53964 $abc$40840$n5026
.sym 53967 VexRiscv._zz_193_[20]
.sym 53968 VexRiscv._zz_328_
.sym 53969 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 53970 VexRiscv._zz_194_[21]
.sym 53973 waittimer0_count[5]
.sym 53974 waittimer0_count[8]
.sym 53975 waittimer0_count[4]
.sym 53976 waittimer0_count[3]
.sym 53979 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 53980 VexRiscv._zz_193_[21]
.sym 53981 VexRiscv._zz_194_[22]
.sym 53982 VexRiscv._zz_328_
.sym 53985 $abc$40840$n233
.sym 53986 VexRiscv._zz_321_[6]
.sym 53988 $abc$40840$n5302
.sym 53991 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 53992 VexRiscv._zz_194_[20]
.sym 53993 VexRiscv._zz_193_[19]
.sym 53994 VexRiscv._zz_328_
.sym 53997 $abc$40840$n233
.sym 53998 $abc$40840$n5347
.sym 53999 VexRiscv._zz_321_[21]
.sym 54003 VexRiscv._zz_194_[24]
.sym 54004 VexRiscv._zz_328_
.sym 54005 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 54006 VexRiscv._zz_193_[23]
.sym 54007 $abc$40840$n2629
.sym 54008 clk12_$glb_clk
.sym 54010 VexRiscv.memory_MulDivIterativePlugin_div_result[24]
.sym 54011 VexRiscv.memory_MulDivIterativePlugin_div_result[25]
.sym 54012 VexRiscv.memory_MulDivIterativePlugin_div_result[26]
.sym 54013 VexRiscv.memory_MulDivIterativePlugin_div_result[27]
.sym 54014 VexRiscv.memory_MulDivIterativePlugin_div_result[28]
.sym 54015 VexRiscv.memory_MulDivIterativePlugin_div_result[29]
.sym 54016 VexRiscv.memory_MulDivIterativePlugin_div_result[30]
.sym 54017 VexRiscv.memory_MulDivIterativePlugin_div_result[31]
.sym 54018 $abc$40840$n5026
.sym 54020 VexRiscv.CsrPlugin_mtval[2]
.sym 54022 VexRiscv._zz_35_[30]
.sym 54023 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 54024 VexRiscv._zz_35_[16]
.sym 54025 VexRiscv.memory_arbitration_isValid
.sym 54026 $abc$40840$n4334_1
.sym 54028 $abc$40840$n3615
.sym 54029 basesoc_uart_tx_fifo_level0[0]
.sym 54030 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[18]
.sym 54031 $abc$40840$n4861
.sym 54032 basesoc_uart_tx_fifo_wrport_we
.sym 54033 VexRiscv.execute_to_memory_IS_DIV
.sym 54034 VexRiscv._zz_79_[21]
.sym 54035 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 54036 $abc$40840$n5290
.sym 54037 $abc$40840$n6086_1
.sym 54038 VexRiscv._zz_194_[24]
.sym 54039 basesoc_uart_tx_fifo_level0[0]
.sym 54040 $abc$40840$n6188
.sym 54041 VexRiscv.memory_MulDivIterativePlugin_div_result[31]
.sym 54042 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 54043 VexRiscv._zz_321_[20]
.sym 54044 $abc$40840$n5302
.sym 54045 VexRiscv._zz_194_[28]
.sym 54052 VexRiscv._zz_194_[28]
.sym 54053 $abc$40840$n3860
.sym 54054 waittimer0_count[9]
.sym 54055 VexRiscv._zz_194_[31]
.sym 54056 waittimer0_count[13]
.sym 54057 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]
.sym 54058 $abc$40840$n3859
.sym 54059 VexRiscv._zz_193_[26]
.sym 54061 VexRiscv._zz_193_[27]
.sym 54062 VexRiscv.CsrPlugin_hadException
.sym 54063 VexRiscv._zz_328_
.sym 54064 waittimer0_count[11]
.sym 54065 VexRiscv._zz_328_
.sym 54066 $abc$40840$n3861
.sym 54070 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]
.sym 54071 VexRiscv._zz_328_
.sym 54072 VexRiscv._zz_193_[28]
.sym 54074 VexRiscv._zz_194_[29]
.sym 54076 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 54077 VexRiscv._zz_193_[30]
.sym 54080 VexRiscv._zz_194_[27]
.sym 54084 VexRiscv._zz_194_[27]
.sym 54085 VexRiscv._zz_193_[26]
.sym 54086 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 54087 VexRiscv._zz_328_
.sym 54090 VexRiscv._zz_193_[27]
.sym 54091 VexRiscv._zz_328_
.sym 54092 VexRiscv._zz_194_[28]
.sym 54093 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 54096 $abc$40840$n3861
.sym 54098 $abc$40840$n3860
.sym 54099 $abc$40840$n3859
.sym 54104 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]
.sym 54108 VexRiscv._zz_328_
.sym 54109 VexRiscv._zz_193_[28]
.sym 54110 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 54111 VexRiscv._zz_194_[29]
.sym 54114 VexRiscv._zz_193_[30]
.sym 54115 VexRiscv._zz_194_[31]
.sym 54116 VexRiscv._zz_328_
.sym 54117 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 54120 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]
.sym 54126 waittimer0_count[13]
.sym 54128 waittimer0_count[9]
.sym 54129 waittimer0_count[11]
.sym 54130 VexRiscv.CsrPlugin_hadException
.sym 54131 clk12_$glb_clk
.sym 54133 VexRiscv._zz_163_[21]
.sym 54134 VexRiscv._zz_163_[16]
.sym 54135 VexRiscv._zz_35_[23]
.sym 54136 $abc$40840$n6192
.sym 54137 VexRiscv._zz_163_[31]
.sym 54138 VexRiscv._zz_163_[11]
.sym 54139 $abc$40840$n6206
.sym 54140 VexRiscv._zz_35_[13]
.sym 54141 VexRiscv._zz_35_[9]
.sym 54143 VexRiscv._zz_321_[31]
.sym 54144 $abc$40840$n5293
.sym 54145 $abc$40840$n6194
.sym 54147 VexRiscv._zz_129_[7]
.sym 54150 VexRiscv._zz_194_[26]
.sym 54151 VexRiscv._zz_194_[31]
.sym 54153 $abc$40840$n4893_1
.sym 54154 $abc$40840$n4488
.sym 54155 VexRiscv._zz_193_[26]
.sym 54157 $abc$40840$n2441
.sym 54158 $abc$40840$n3
.sym 54159 VexRiscv._zz_316_[31]
.sym 54160 VexRiscv._zz_311_
.sym 54161 VexRiscv._zz_316_[25]
.sym 54162 VexRiscv._zz_316_[27]
.sym 54163 $abc$40840$n2629
.sym 54164 VexRiscv._zz_129_[7]
.sym 54165 VexRiscv._zz_129_[7]
.sym 54166 VexRiscv.memory_MulDivIterativePlugin_div_result[17]
.sym 54167 VexRiscv._zz_194_[8]
.sym 54168 basesoc_dat_w[1]
.sym 54175 waittimer0_count[2]
.sym 54176 $abc$40840$n158
.sym 54177 $abc$40840$n6811
.sym 54184 waittimer0_count[1]
.sym 54190 $abc$40840$n6817
.sym 54191 $abc$40840$n6819
.sym 54194 waittimer0_count[0]
.sym 54195 $abc$40840$n6827
.sym 54196 $abc$40840$n3647_1
.sym 54199 user_btn0
.sym 54200 $abc$40840$n4314
.sym 54201 $abc$40840$n2471
.sym 54202 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 54204 $abc$40840$n6805
.sym 54207 user_btn0
.sym 54209 $abc$40840$n6817
.sym 54215 $abc$40840$n6805
.sym 54216 user_btn0
.sym 54221 $abc$40840$n158
.sym 54227 $abc$40840$n6819
.sym 54228 user_btn0
.sym 54232 $abc$40840$n6811
.sym 54233 user_btn0
.sym 54239 $abc$40840$n6827
.sym 54240 user_btn0
.sym 54243 $abc$40840$n3647_1
.sym 54244 $abc$40840$n4314
.sym 54246 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 54249 waittimer0_count[1]
.sym 54250 $abc$40840$n158
.sym 54251 waittimer0_count[2]
.sym 54252 waittimer0_count[0]
.sym 54253 $abc$40840$n2471
.sym 54254 clk12_$glb_clk
.sym 54255 sys_rst_$glb_sr
.sym 54256 basesoc_ctrl_storage[17]
.sym 54257 $abc$40840$n4338
.sym 54258 $abc$40840$n4058_1
.sym 54259 VexRiscv._zz_35_[17]
.sym 54260 VexRiscv._zz_35_[15]
.sym 54261 $abc$40840$n5684
.sym 54262 $abc$40840$n5676
.sym 54263 $abc$40840$n5680
.sym 54265 $abc$40840$n4546_1
.sym 54266 $abc$40840$n5296
.sym 54267 $abc$40840$n156
.sym 54269 basesoc_uart_phy_storage[11]
.sym 54270 VexRiscv.CsrPlugin_hadException
.sym 54271 $abc$40840$n5049_1
.sym 54272 $abc$40840$n158
.sym 54273 basesoc_uart_tx_fifo_wrport_we
.sym 54274 $abc$40840$n3733_1
.sym 54275 VexRiscv._zz_163_[21]
.sym 54277 VexRiscv._zz_163_[16]
.sym 54278 VexRiscv._zz_161_
.sym 54280 $abc$40840$n5299
.sym 54281 VexRiscv.execute_to_memory_IS_DIV
.sym 54282 $abc$40840$n3647_1
.sym 54283 VexRiscv._zz_79_[11]
.sym 54284 VexRiscv._zz_163_[31]
.sym 54285 VexRiscv._zz_328_
.sym 54286 $abc$40840$n5062
.sym 54287 $abc$40840$n4808
.sym 54288 $abc$40840$n2447
.sym 54289 $abc$40840$n2431
.sym 54290 basesoc_timer0_load_storage[9]
.sym 54291 VexRiscv._zz_328_
.sym 54297 $abc$40840$n5672
.sym 54299 $abc$40840$n5674
.sym 54302 $abc$40840$n5682
.sym 54308 $abc$40840$n5678
.sym 54319 $abc$40840$n5676
.sym 54320 $abc$40840$n5680
.sym 54322 $abc$40840$n5670
.sym 54323 VexRiscv._zz_197_
.sym 54326 $abc$40840$n5684
.sym 54329 $auto$alumacc.cc:474:replace_alu$4075.C[1]
.sym 54331 VexRiscv._zz_197_
.sym 54332 $abc$40840$n5670
.sym 54335 $auto$alumacc.cc:474:replace_alu$4075.C[2]
.sym 54337 $abc$40840$n5672
.sym 54339 $auto$alumacc.cc:474:replace_alu$4075.C[1]
.sym 54341 $auto$alumacc.cc:474:replace_alu$4075.C[3]
.sym 54344 $abc$40840$n5674
.sym 54345 $auto$alumacc.cc:474:replace_alu$4075.C[2]
.sym 54347 $auto$alumacc.cc:474:replace_alu$4075.C[4]
.sym 54349 $abc$40840$n5676
.sym 54351 $auto$alumacc.cc:474:replace_alu$4075.C[3]
.sym 54353 $auto$alumacc.cc:474:replace_alu$4075.C[5]
.sym 54356 $abc$40840$n5678
.sym 54357 $auto$alumacc.cc:474:replace_alu$4075.C[4]
.sym 54359 $auto$alumacc.cc:474:replace_alu$4075.C[6]
.sym 54362 $abc$40840$n5680
.sym 54363 $auto$alumacc.cc:474:replace_alu$4075.C[5]
.sym 54365 $auto$alumacc.cc:474:replace_alu$4075.C[7]
.sym 54367 $abc$40840$n5682
.sym 54369 $auto$alumacc.cc:474:replace_alu$4075.C[6]
.sym 54371 $auto$alumacc.cc:474:replace_alu$4075.C[8]
.sym 54373 $abc$40840$n5684
.sym 54375 $auto$alumacc.cc:474:replace_alu$4075.C[7]
.sym 54379 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 54380 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 54381 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 54382 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 54383 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 54384 $abc$40840$n4320
.sym 54385 $abc$40840$n4326
.sym 54386 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 54388 $PACKER_VCC_NET
.sym 54389 VexRiscv._zz_321_[17]
.sym 54390 basesoc_uart_tx_fifo_consume[2]
.sym 54392 $abc$40840$n3725
.sym 54393 $abc$40840$n4295
.sym 54397 basesoc_vexriscv_dbus_adr[15]
.sym 54398 $abc$40840$n3710
.sym 54400 basesoc_uart_phy_storage[22]
.sym 54401 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 54402 $abc$40840$n4058_1
.sym 54403 $abc$40840$n3926
.sym 54404 $abc$40840$n4841
.sym 54405 VexRiscv.lastStagePc[21]
.sym 54406 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]
.sym 54407 spiflash_bus_dat_r[31]
.sym 54408 VexRiscv._zz_194_[1]
.sym 54409 VexRiscv.lastStagePc[24]
.sym 54410 $abc$40840$n4245
.sym 54411 grant
.sym 54412 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 54413 $abc$40840$n3892_1
.sym 54415 $auto$alumacc.cc:474:replace_alu$4075.C[8]
.sym 54421 $abc$40840$n5686
.sym 54422 $abc$40840$n5688
.sym 54423 $abc$40840$n5694
.sym 54426 $abc$40840$n5698
.sym 54427 $abc$40840$n5692
.sym 54431 $abc$40840$n5696
.sym 54438 $abc$40840$n5690
.sym 54443 $abc$40840$n5700
.sym 54452 $auto$alumacc.cc:474:replace_alu$4075.C[9]
.sym 54454 $abc$40840$n5686
.sym 54456 $auto$alumacc.cc:474:replace_alu$4075.C[8]
.sym 54458 $auto$alumacc.cc:474:replace_alu$4075.C[10]
.sym 54460 $abc$40840$n5688
.sym 54462 $auto$alumacc.cc:474:replace_alu$4075.C[9]
.sym 54464 $auto$alumacc.cc:474:replace_alu$4075.C[11]
.sym 54467 $abc$40840$n5690
.sym 54468 $auto$alumacc.cc:474:replace_alu$4075.C[10]
.sym 54470 $auto$alumacc.cc:474:replace_alu$4075.C[12]
.sym 54473 $abc$40840$n5692
.sym 54474 $auto$alumacc.cc:474:replace_alu$4075.C[11]
.sym 54476 $auto$alumacc.cc:474:replace_alu$4075.C[13]
.sym 54478 $abc$40840$n5694
.sym 54480 $auto$alumacc.cc:474:replace_alu$4075.C[12]
.sym 54482 $auto$alumacc.cc:474:replace_alu$4075.C[14]
.sym 54484 $abc$40840$n5696
.sym 54486 $auto$alumacc.cc:474:replace_alu$4075.C[13]
.sym 54488 $auto$alumacc.cc:474:replace_alu$4075.C[15]
.sym 54491 $abc$40840$n5698
.sym 54492 $auto$alumacc.cc:474:replace_alu$4075.C[14]
.sym 54494 $auto$alumacc.cc:474:replace_alu$4075.C[16]
.sym 54497 $abc$40840$n5700
.sym 54498 $auto$alumacc.cc:474:replace_alu$4075.C[15]
.sym 54502 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0]
.sym 54503 VexRiscv._zz_36_[24]
.sym 54504 VexRiscv._zz_36_[26]
.sym 54505 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 54506 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 54507 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 54508 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 54509 $abc$40840$n5700
.sym 54511 basesoc_vexriscv_ibus_adr[26]
.sym 54512 basesoc_vexriscv_ibus_adr[26]
.sym 54513 VexRiscv._zz_321_[16]
.sym 54514 basesoc_vexriscv_dbus_adr[26]
.sym 54516 $abc$40840$n3711
.sym 54517 VexRiscv.memory_arbitration_isValid
.sym 54518 VexRiscv._zz_194_[14]
.sym 54519 $abc$40840$n7186
.sym 54521 $abc$40840$n7188
.sym 54522 $abc$40840$n5320
.sym 54523 $abc$40840$n7190
.sym 54524 $abc$40840$n4910
.sym 54525 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 54526 VexRiscv.execute_arbitration_isStuckByOthers
.sym 54527 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 54528 VexRiscv._zz_321_[24]
.sym 54529 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 54530 $abc$40840$n6086_1
.sym 54531 VexRiscv._zz_321_[20]
.sym 54532 VexRiscv._zz_194_[28]
.sym 54533 $abc$40840$n5290
.sym 54534 VexRiscv.memory_MulDivIterativePlugin_div_result[31]
.sym 54535 $abc$40840$n5365
.sym 54536 VexRiscv._zz_321_[26]
.sym 54537 $abc$40840$n5332
.sym 54538 $auto$alumacc.cc:474:replace_alu$4075.C[16]
.sym 54543 $abc$40840$n5714
.sym 54546 $abc$40840$n5716
.sym 54547 $abc$40840$n5702
.sym 54548 $abc$40840$n5708
.sym 54555 $abc$40840$n5704
.sym 54565 $abc$40840$n5712
.sym 54566 $abc$40840$n5706
.sym 54567 $abc$40840$n5710
.sym 54575 $auto$alumacc.cc:474:replace_alu$4075.C[17]
.sym 54578 $abc$40840$n5702
.sym 54579 $auto$alumacc.cc:474:replace_alu$4075.C[16]
.sym 54581 $auto$alumacc.cc:474:replace_alu$4075.C[18]
.sym 54584 $abc$40840$n5704
.sym 54585 $auto$alumacc.cc:474:replace_alu$4075.C[17]
.sym 54587 $auto$alumacc.cc:474:replace_alu$4075.C[19]
.sym 54589 $abc$40840$n5706
.sym 54591 $auto$alumacc.cc:474:replace_alu$4075.C[18]
.sym 54593 $auto$alumacc.cc:474:replace_alu$4075.C[20]
.sym 54596 $abc$40840$n5708
.sym 54597 $auto$alumacc.cc:474:replace_alu$4075.C[19]
.sym 54599 $auto$alumacc.cc:474:replace_alu$4075.C[21]
.sym 54601 $abc$40840$n5710
.sym 54603 $auto$alumacc.cc:474:replace_alu$4075.C[20]
.sym 54605 $auto$alumacc.cc:474:replace_alu$4075.C[22]
.sym 54607 $abc$40840$n5712
.sym 54609 $auto$alumacc.cc:474:replace_alu$4075.C[21]
.sym 54611 $auto$alumacc.cc:474:replace_alu$4075.C[23]
.sym 54614 $abc$40840$n5714
.sym 54615 $auto$alumacc.cc:474:replace_alu$4075.C[22]
.sym 54617 $auto$alumacc.cc:474:replace_alu$4075.C[24]
.sym 54620 $abc$40840$n5716
.sym 54621 $auto$alumacc.cc:474:replace_alu$4075.C[23]
.sym 54625 VexRiscv._zz_35_[31]
.sym 54626 $abc$40840$n5722
.sym 54627 VexRiscv._zz_321_[22]
.sym 54628 $abc$40840$n4337_1
.sym 54629 VexRiscv._zz_321_[21]
.sym 54630 VexRiscv._zz_321_[23]
.sym 54631 VexRiscv._zz_321_[25]
.sym 54632 VexRiscv._zz_321_[24]
.sym 54633 VexRiscv._zz_35_[14]
.sym 54634 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 54635 VexRiscv._zz_10_[1]
.sym 54637 $abc$40840$n5335
.sym 54638 $abc$40840$n118
.sym 54639 $abc$40840$n6046_1
.sym 54640 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 54641 $abc$40840$n5338
.sym 54642 VexRiscv._zz_194_[31]
.sym 54644 VexRiscv._zz_170_[1]
.sym 54645 $abc$40840$n4833
.sym 54646 $abc$40840$n233
.sym 54649 $abc$40840$n4378
.sym 54650 $abc$40840$n5341
.sym 54651 $abc$40840$n2629
.sym 54652 VexRiscv._zz_311_
.sym 54653 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 54654 $abc$40840$n2441
.sym 54655 VexRiscv._zz_36_[2]
.sym 54656 VexRiscv._zz_129_[2]
.sym 54657 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 54658 $abc$40840$n3
.sym 54659 VexRiscv._zz_194_[8]
.sym 54660 VexRiscv._zz_311_
.sym 54661 $auto$alumacc.cc:474:replace_alu$4075.C[24]
.sym 54667 $abc$40840$n5730
.sym 54669 $abc$40840$n5720
.sym 54671 $abc$40840$n5718
.sym 54672 $abc$40840$n5724
.sym 54675 $abc$40840$n5728
.sym 54676 $abc$40840$n5732
.sym 54677 $abc$40840$n2629
.sym 54683 $abc$40840$n5722
.sym 54686 VexRiscv.execute_arbitration_isStuckByOthers
.sym 54694 $abc$40840$n5726
.sym 54698 $auto$alumacc.cc:474:replace_alu$4075.C[25]
.sym 54700 $abc$40840$n5718
.sym 54702 $auto$alumacc.cc:474:replace_alu$4075.C[24]
.sym 54704 $auto$alumacc.cc:474:replace_alu$4075.C[26]
.sym 54707 $abc$40840$n5720
.sym 54708 $auto$alumacc.cc:474:replace_alu$4075.C[25]
.sym 54710 $auto$alumacc.cc:474:replace_alu$4075.C[27]
.sym 54712 $abc$40840$n5722
.sym 54714 $auto$alumacc.cc:474:replace_alu$4075.C[26]
.sym 54716 $auto$alumacc.cc:474:replace_alu$4075.C[28]
.sym 54718 $abc$40840$n5724
.sym 54720 $auto$alumacc.cc:474:replace_alu$4075.C[27]
.sym 54722 $auto$alumacc.cc:474:replace_alu$4075.C[29]
.sym 54724 $abc$40840$n5726
.sym 54726 $auto$alumacc.cc:474:replace_alu$4075.C[28]
.sym 54728 $auto$alumacc.cc:474:replace_alu$4075.C[30]
.sym 54730 $abc$40840$n5728
.sym 54732 $auto$alumacc.cc:474:replace_alu$4075.C[29]
.sym 54734 $auto$alumacc.cc:474:replace_alu$4075.C[31]
.sym 54736 $abc$40840$n5730
.sym 54738 $auto$alumacc.cc:474:replace_alu$4075.C[30]
.sym 54743 $abc$40840$n5732
.sym 54744 $auto$alumacc.cc:474:replace_alu$4075.C[31]
.sym 54745 $abc$40840$n2629
.sym 54746 clk12_$glb_clk
.sym 54747 VexRiscv.execute_arbitration_isStuckByOthers
.sym 54750 basesoc_ctrl_bus_errors[2]
.sym 54751 basesoc_ctrl_bus_errors[3]
.sym 54752 basesoc_ctrl_bus_errors[4]
.sym 54753 basesoc_ctrl_bus_errors[5]
.sym 54754 basesoc_ctrl_bus_errors[6]
.sym 54755 basesoc_ctrl_bus_errors[7]
.sym 54756 $abc$40840$n4993
.sym 54757 $abc$40840$n5046_1
.sym 54758 VexRiscv._zz_194_[2]
.sym 54760 VexRiscv._zz_287_[4]
.sym 54761 VexRiscv._zz_170_[0]
.sym 54762 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[17]
.sym 54763 basesoc_uart_phy_tx_busy
.sym 54764 $PACKER_VCC_NET
.sym 54765 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 54766 $abc$40840$n5045
.sym 54767 VexRiscv._zz_35_[31]
.sym 54768 $abc$40840$n3829
.sym 54769 VexRiscv._zz_194_[20]
.sym 54771 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 54772 $abc$40840$n5299
.sym 54773 $abc$40840$n2447
.sym 54774 VexRiscv._zz_321_[29]
.sym 54775 $abc$40840$n5368
.sym 54776 VexRiscv._zz_194_[32]
.sym 54777 $abc$40840$n4949_1
.sym 54778 basesoc_ctrl_bus_errors[9]
.sym 54779 VexRiscv._zz_321_[4]
.sym 54780 VexRiscv._zz_321_[13]
.sym 54781 VexRiscv._zz_135_[21]
.sym 54782 VexRiscv._zz_321_[28]
.sym 54783 $abc$40840$n5062
.sym 54789 VexRiscv._zz_35_[31]
.sym 54792 VexRiscv._zz_321_[15]
.sym 54793 $abc$40840$n5371
.sym 54794 $abc$40840$n4910
.sym 54796 VexRiscv._zz_321_[31]
.sym 54797 VexRiscv._zz_321_[16]
.sym 54798 $abc$40840$n5329
.sym 54801 VexRiscv._zz_321_[14]
.sym 54802 $abc$40840$n5374
.sym 54803 $abc$40840$n5377
.sym 54804 $abc$40840$n5326
.sym 54805 VexRiscv._zz_321_[13]
.sym 54807 $abc$40840$n5332
.sym 54808 $abc$40840$n5323
.sym 54809 $abc$40840$n4378
.sym 54810 VexRiscv._zz_321_[29]
.sym 54816 $abc$40840$n2629
.sym 54819 VexRiscv._zz_321_[30]
.sym 54820 $abc$40840$n233
.sym 54822 $abc$40840$n233
.sym 54824 $abc$40840$n5326
.sym 54825 VexRiscv._zz_321_[14]
.sym 54828 VexRiscv._zz_321_[29]
.sym 54829 $abc$40840$n233
.sym 54831 $abc$40840$n5371
.sym 54834 VexRiscv._zz_321_[13]
.sym 54835 $abc$40840$n5323
.sym 54836 $abc$40840$n233
.sym 54841 $abc$40840$n5332
.sym 54842 VexRiscv._zz_321_[16]
.sym 54843 $abc$40840$n233
.sym 54846 $abc$40840$n5329
.sym 54847 VexRiscv._zz_321_[15]
.sym 54848 $abc$40840$n233
.sym 54853 $abc$40840$n5374
.sym 54854 VexRiscv._zz_321_[30]
.sym 54855 $abc$40840$n233
.sym 54859 $abc$40840$n5377
.sym 54860 $abc$40840$n233
.sym 54861 VexRiscv._zz_321_[31]
.sym 54865 VexRiscv._zz_35_[31]
.sym 54866 $abc$40840$n4910
.sym 54867 $abc$40840$n4378
.sym 54868 $abc$40840$n2629
.sym 54869 clk12_$glb_clk
.sym 54871 basesoc_ctrl_bus_errors[8]
.sym 54872 basesoc_ctrl_bus_errors[9]
.sym 54873 basesoc_ctrl_bus_errors[10]
.sym 54874 basesoc_ctrl_bus_errors[11]
.sym 54875 basesoc_ctrl_bus_errors[12]
.sym 54876 basesoc_ctrl_bus_errors[13]
.sym 54877 basesoc_ctrl_bus_errors[14]
.sym 54878 basesoc_ctrl_bus_errors[15]
.sym 54880 $abc$40840$n4413_1
.sym 54881 $abc$40840$n4413_1
.sym 54882 VexRiscv._zz_151_[0]
.sym 54883 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 54884 basesoc_ctrl_bus_errors[6]
.sym 54885 $abc$40840$n3725
.sym 54886 VexRiscv._zz_194_[30]
.sym 54888 csrbankarray_interface1_bank_bus_dat_r[3]
.sym 54889 $abc$40840$n6085
.sym 54890 $PACKER_VCC_NET
.sym 54891 VexRiscv._zz_194_[18]
.sym 54892 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 54893 $abc$40840$n4445_1
.sym 54894 VexRiscv._zz_194_[16]
.sym 54895 VexRiscv._zz_194_[1]
.sym 54896 $abc$40840$n4841
.sym 54897 VexRiscv.lastStagePc[24]
.sym 54898 VexRiscv._zz_321_[15]
.sym 54899 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 54900 VexRiscv._zz_321_[14]
.sym 54901 VexRiscv._zz_193_[31]
.sym 54902 $abc$40840$n4938_1
.sym 54903 VexRiscv._zz_321_[18]
.sym 54904 VexRiscv._zz_321_[30]
.sym 54905 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]
.sym 54906 $abc$40840$n3686
.sym 54914 $abc$40840$n5314
.sym 54915 VexRiscv._zz_321_[10]
.sym 54917 $abc$40840$n5338
.sym 54920 $abc$40840$n5317
.sym 54921 $abc$40840$n5320
.sym 54922 VexRiscv._zz_321_[12]
.sym 54923 $abc$40840$n2629
.sym 54924 VexRiscv._zz_321_[3]
.sym 54925 $abc$40840$n5335
.sym 54927 $abc$40840$n233
.sym 54929 VexRiscv._zz_321_[18]
.sym 54930 VexRiscv._zz_321_[11]
.sym 54932 $abc$40840$n5299
.sym 54933 $abc$40840$n5296
.sym 54935 VexRiscv._zz_321_[17]
.sym 54936 VexRiscv._zz_321_[5]
.sym 54937 VexRiscv._zz_321_[4]
.sym 54939 $abc$40840$n5293
.sym 54945 $abc$40840$n233
.sym 54947 $abc$40840$n5335
.sym 54948 VexRiscv._zz_321_[17]
.sym 54952 $abc$40840$n5299
.sym 54953 VexRiscv._zz_321_[5]
.sym 54954 $abc$40840$n233
.sym 54957 $abc$40840$n5320
.sym 54958 VexRiscv._zz_321_[12]
.sym 54959 $abc$40840$n233
.sym 54964 $abc$40840$n233
.sym 54965 $abc$40840$n5317
.sym 54966 VexRiscv._zz_321_[11]
.sym 54969 VexRiscv._zz_321_[4]
.sym 54971 $abc$40840$n233
.sym 54972 $abc$40840$n5296
.sym 54976 $abc$40840$n5314
.sym 54977 VexRiscv._zz_321_[10]
.sym 54978 $abc$40840$n233
.sym 54981 $abc$40840$n233
.sym 54983 $abc$40840$n5293
.sym 54984 VexRiscv._zz_321_[3]
.sym 54987 $abc$40840$n5338
.sym 54989 VexRiscv._zz_321_[18]
.sym 54990 $abc$40840$n233
.sym 54991 $abc$40840$n2629
.sym 54992 clk12_$glb_clk
.sym 54994 basesoc_ctrl_bus_errors[16]
.sym 54995 basesoc_ctrl_bus_errors[17]
.sym 54996 basesoc_ctrl_bus_errors[18]
.sym 54997 basesoc_ctrl_bus_errors[19]
.sym 54998 basesoc_ctrl_bus_errors[20]
.sym 54999 basesoc_ctrl_bus_errors[21]
.sym 55000 basesoc_ctrl_bus_errors[22]
.sym 55001 basesoc_ctrl_bus_errors[23]
.sym 55002 $abc$40840$n6053_1
.sym 55003 VexRiscv._zz_194_[17]
.sym 55004 VexRiscv._zz_194_[17]
.sym 55006 $abc$40840$n5621
.sym 55007 $abc$40840$n3932
.sym 55008 VexRiscv._zz_321_[9]
.sym 55009 $abc$40840$n5581
.sym 55010 VexRiscv.memory_arbitration_isValid
.sym 55011 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 55012 VexRiscv._zz_287_[1]
.sym 55014 VexRiscv._zz_285_[3]
.sym 55015 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 55018 VexRiscv.execute_arbitration_isStuckByOthers
.sym 55019 $PACKER_VCC_NET
.sym 55020 VexRiscv._zz_321_[24]
.sym 55021 VexRiscv._zz_321_[10]
.sym 55022 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 55023 $abc$40840$n5365
.sym 55024 VexRiscv._zz_194_[28]
.sym 55025 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 55026 $abc$40840$n5290
.sym 55027 VexRiscv._zz_321_[2]
.sym 55029 $abc$40840$n7865
.sym 55037 VexRiscv._zz_321_[11]
.sym 55040 VexRiscv._zz_35_[31]
.sym 55041 $abc$40840$n3926
.sym 55043 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 55045 $abc$40840$n4379_1
.sym 55047 VexRiscv._zz_321_[3]
.sym 55048 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 55052 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 55053 $abc$40840$n5062
.sym 55058 $abc$40840$n4401_1
.sym 55062 $abc$40840$n4938_1
.sym 55063 VexRiscv._zz_36_[2]
.sym 55064 $abc$40840$n4413_1
.sym 55066 $abc$40840$n6698
.sym 55069 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 55074 VexRiscv._zz_321_[3]
.sym 55080 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 55088 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 55092 $abc$40840$n6698
.sym 55093 $abc$40840$n4401_1
.sym 55094 $abc$40840$n3926
.sym 55099 $abc$40840$n4938_1
.sym 55100 VexRiscv._zz_35_[31]
.sym 55101 $abc$40840$n5062
.sym 55106 VexRiscv._zz_321_[11]
.sym 55110 VexRiscv._zz_36_[2]
.sym 55112 $abc$40840$n4379_1
.sym 55113 $abc$40840$n4413_1
.sym 55114 $abc$40840$n2592_$glb_ce
.sym 55115 clk12_$glb_clk
.sym 55117 basesoc_ctrl_bus_errors[24]
.sym 55118 basesoc_ctrl_bus_errors[25]
.sym 55119 basesoc_ctrl_bus_errors[26]
.sym 55120 basesoc_ctrl_bus_errors[27]
.sym 55121 basesoc_ctrl_bus_errors[28]
.sym 55122 basesoc_ctrl_bus_errors[29]
.sym 55123 basesoc_ctrl_bus_errors[30]
.sym 55124 basesoc_ctrl_bus_errors[31]
.sym 55126 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 55127 $abc$40840$n5413_1
.sym 55128 serial_rx
.sym 55129 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 55130 basesoc_ctrl_bus_errors[22]
.sym 55131 $abc$40840$n3649_1
.sym 55132 basesoc_ctrl_bus_errors[19]
.sym 55133 $abc$40840$n5407_1
.sym 55134 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 55135 $abc$40840$n6046_1
.sym 55136 $abc$40840$n6651_1
.sym 55137 VexRiscv._zz_287_[2]
.sym 55138 VexRiscv.execute_LightShifterPlugin_isActive
.sym 55139 $abc$40840$n2372
.sym 55141 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 55142 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 55143 $abc$40840$n2629
.sym 55144 VexRiscv._zz_311_
.sym 55145 VexRiscv._zz_311_
.sym 55146 VexRiscv._zz_36_[2]
.sym 55147 $abc$40840$n2441
.sym 55148 $abc$40840$n5061_1
.sym 55149 $abc$40840$n4034_1
.sym 55150 VexRiscv._zz_194_[16]
.sym 55151 $abc$40840$n233
.sym 55152 VexRiscv._zz_129_[2]
.sym 55158 VexRiscv._zz_321_[5]
.sym 55161 $abc$40840$n7850
.sym 55162 VexRiscv._zz_195_[6]
.sym 55163 sys_rst
.sym 55166 VexRiscv._zz_194_[6]
.sym 55168 VexRiscv._zz_321_[15]
.sym 55169 $abc$40840$n6833
.sym 55170 VexRiscv._zz_321_[14]
.sym 55173 VexRiscv._zz_193_[31]
.sym 55174 VexRiscv._zz_195_[32]
.sym 55175 $abc$40840$n6831
.sym 55176 $abc$40840$n2471
.sym 55179 $PACKER_VCC_NET
.sym 55183 user_btn0
.sym 55188 VexRiscv._zz_195_[0]
.sym 55191 VexRiscv._zz_195_[32]
.sym 55192 VexRiscv._zz_194_[6]
.sym 55193 VexRiscv._zz_195_[6]
.sym 55197 sys_rst
.sym 55198 $abc$40840$n6833
.sym 55200 user_btn0
.sym 55203 VexRiscv._zz_321_[5]
.sym 55211 VexRiscv._zz_321_[15]
.sym 55216 sys_rst
.sym 55217 user_btn0
.sym 55218 $abc$40840$n6831
.sym 55222 VexRiscv._zz_193_[31]
.sym 55223 VexRiscv._zz_195_[0]
.sym 55224 VexRiscv._zz_195_[32]
.sym 55227 VexRiscv._zz_193_[31]
.sym 55228 $abc$40840$n7850
.sym 55230 $PACKER_VCC_NET
.sym 55235 VexRiscv._zz_321_[14]
.sym 55237 $abc$40840$n2471
.sym 55238 clk12_$glb_clk
.sym 55240 $abc$40840$n7874
.sym 55241 $abc$40840$n7863
.sym 55242 $abc$40840$n7871
.sym 55243 $abc$40840$n5576
.sym 55244 $abc$40840$n7851
.sym 55245 basesoc_timer0_reload_storage[18]
.sym 55246 $abc$40840$n7875
.sym 55247 $abc$40840$n5606_1
.sym 55252 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 55253 VexRiscv._zz_287_[3]
.sym 55254 sys_rst
.sym 55255 $abc$40840$n4379_1
.sym 55256 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 55257 $abc$40840$n4939
.sym 55258 VexRiscv._zz_195_[6]
.sym 55260 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 55261 $abc$40840$n4379_1
.sym 55263 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 55264 $abc$40840$n4991
.sym 55265 VexRiscv._zz_41_[25]
.sym 55266 $abc$40840$n2447
.sym 55267 VexRiscv._zz_321_[28]
.sym 55268 VexRiscv._zz_321_[13]
.sym 55269 $abc$40840$n5642_1
.sym 55270 basesoc_ctrl_bus_errors[29]
.sym 55271 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 55273 VexRiscv._zz_194_[32]
.sym 55274 VexRiscv._zz_321_[29]
.sym 55275 $abc$40840$n5368
.sym 55283 $abc$40840$n5560
.sym 55284 $abc$40840$n5621
.sym 55285 $abc$40840$n5642_1
.sym 55286 $abc$40840$n5561
.sym 55291 VexRiscv._zz_321_[10]
.sym 55292 $abc$40840$n5620_1
.sym 55293 $abc$40840$n5650_1
.sym 55294 $abc$40840$n5641
.sym 55299 VexRiscv._zz_194_[16]
.sym 55300 VexRiscv._zz_319_
.sym 55303 $abc$40840$n5651
.sym 55304 $abc$40840$n5606_1
.sym 55305 VexRiscv._zz_311_
.sym 55307 VexRiscv._zz_194_[17]
.sym 55308 $abc$40840$n5576
.sym 55310 $abc$40840$n5605
.sym 55312 $abc$40840$n5575
.sym 55314 $abc$40840$n5575
.sym 55315 VexRiscv._zz_319_
.sym 55316 $abc$40840$n5576
.sym 55320 VexRiscv._zz_319_
.sym 55321 $abc$40840$n5620_1
.sym 55322 $abc$40840$n5621
.sym 55326 $abc$40840$n5605
.sym 55327 $abc$40840$n5606_1
.sym 55329 VexRiscv._zz_319_
.sym 55333 $abc$40840$n5642_1
.sym 55334 VexRiscv._zz_319_
.sym 55335 $abc$40840$n5641
.sym 55339 $abc$40840$n5650_1
.sym 55340 $abc$40840$n5651
.sym 55341 VexRiscv._zz_319_
.sym 55344 VexRiscv._zz_194_[17]
.sym 55346 VexRiscv._zz_311_
.sym 55347 VexRiscv._zz_194_[16]
.sym 55353 VexRiscv._zz_321_[10]
.sym 55356 VexRiscv._zz_319_
.sym 55358 $abc$40840$n5561
.sym 55359 $abc$40840$n5560
.sym 55361 clk12_$glb_clk
.sym 55362 $abc$40840$n233_$glb_sr
.sym 55363 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 55364 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 55365 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 55366 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 55367 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 55368 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 55369 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 55370 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 55371 VexRiscv._zz_192_
.sym 55372 VexRiscv._zz_194_[27]
.sym 55374 VexRiscv._zz_192_
.sym 55375 $abc$40840$n2239
.sym 55376 $abc$40840$n7859
.sym 55377 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 55378 VexRiscv._zz_194_[5]
.sym 55379 VexRiscv._zz_285_[3]
.sym 55380 $abc$40840$n4457
.sym 55381 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending
.sym 55382 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 55383 VexRiscv._zz_194_[28]
.sym 55384 $abc$40840$n4463
.sym 55385 VexRiscv._zz_192_
.sym 55386 $abc$40840$n7864
.sym 55387 VexRiscv.decode_to_execute_IS_DIV
.sym 55388 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 55389 $abc$40840$n5651
.sym 55390 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 55391 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 55392 VexRiscv._zz_321_[30]
.sym 55394 VexRiscv._zz_321_[18]
.sym 55395 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 55396 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]
.sym 55397 VexRiscv._zz_194_[30]
.sym 55398 VexRiscv._zz_194_[1]
.sym 55404 $abc$40840$n5146
.sym 55407 $abc$40840$n4481
.sym 55408 VexRiscv._zz_194_[31]
.sym 55410 $abc$40840$n5123
.sym 55414 VexRiscv._zz_311_
.sym 55415 VexRiscv._zz_194_[28]
.sym 55416 VexRiscv._zz_321_[9]
.sym 55418 VexRiscv._zz_321_[18]
.sym 55420 VexRiscv._zz_321_[16]
.sym 55421 $abc$40840$n4034_1
.sym 55422 $abc$40840$n4463
.sym 55423 $abc$40840$n5122_1
.sym 55426 $abc$40840$n5147
.sym 55429 VexRiscv._zz_194_[29]
.sym 55431 $abc$40840$n2605
.sym 55433 VexRiscv._zz_194_[32]
.sym 55434 VexRiscv._zz_321_[17]
.sym 55440 VexRiscv._zz_321_[18]
.sym 55443 $abc$40840$n4034_1
.sym 55444 $abc$40840$n5123
.sym 55445 $abc$40840$n5122_1
.sym 55446 $abc$40840$n4463
.sym 55452 VexRiscv._zz_321_[9]
.sym 55455 VexRiscv._zz_321_[17]
.sym 55461 VexRiscv._zz_194_[31]
.sym 55463 VexRiscv._zz_194_[32]
.sym 55464 VexRiscv._zz_311_
.sym 55467 VexRiscv._zz_311_
.sym 55468 VexRiscv._zz_194_[29]
.sym 55470 VexRiscv._zz_194_[28]
.sym 55473 $abc$40840$n5146
.sym 55474 $abc$40840$n4034_1
.sym 55475 $abc$40840$n5147
.sym 55476 $abc$40840$n4481
.sym 55482 VexRiscv._zz_321_[16]
.sym 55483 $abc$40840$n2605
.sym 55484 clk12_$glb_clk
.sym 55485 VexRiscv.reset_$glb_sr
.sym 55486 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[0]
.sym 55487 $abc$40840$n7873
.sym 55488 $abc$40840$n5642_1
.sym 55489 $abc$40840$n2605
.sym 55490 $abc$40840$n7880
.sym 55491 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[1]
.sym 55492 $abc$40840$n7879
.sym 55493 $abc$40840$n5651
.sym 55494 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 55496 VexRiscv.CsrPlugin_mtval[2]
.sym 55498 $abc$40840$n7868
.sym 55499 $abc$40840$n4478
.sym 55500 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 55501 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 55502 $abc$40840$n2656
.sym 55503 $abc$40840$n4481
.sym 55504 VexRiscv._zz_195_[22]
.sym 55505 VexRiscv._zz_41_[21]
.sym 55506 $abc$40840$n4451
.sym 55507 $abc$40840$n5143
.sym 55508 VexRiscv._zz_41_[29]
.sym 55509 $abc$40840$n3932
.sym 55510 VexRiscv.execute_arbitration_isStuckByOthers
.sym 55511 $abc$40840$n5365
.sym 55512 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 55514 $abc$40840$n5290
.sym 55515 VexRiscv._zz_321_[2]
.sym 55516 VexRiscv._zz_190_
.sym 55517 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 55518 VexRiscv.CsrPlugin_mie_MSIE
.sym 55519 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 55520 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 55521 $abc$40840$n4466
.sym 55529 $abc$40840$n2372
.sym 55531 VexRiscv._zz_321_[6]
.sym 55532 basesoc_uart_tx_fifo_consume[0]
.sym 55536 $abc$40840$n5124_1
.sym 55538 $abc$40840$n5071
.sym 55544 VexRiscv._zz_321_[31]
.sym 55545 basesoc_uart_tx_fifo_consume[2]
.sym 55546 basesoc_uart_tx_fifo_consume[3]
.sym 55549 basesoc_uart_tx_fifo_consume[1]
.sym 55550 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 55558 $PACKER_VCC_NET
.sym 55559 $nextpnr_ICESTORM_LC_16$O
.sym 55561 basesoc_uart_tx_fifo_consume[0]
.sym 55565 $auto$alumacc.cc:474:replace_alu$4087.C[2]
.sym 55567 basesoc_uart_tx_fifo_consume[1]
.sym 55571 $auto$alumacc.cc:474:replace_alu$4087.C[3]
.sym 55574 basesoc_uart_tx_fifo_consume[2]
.sym 55575 $auto$alumacc.cc:474:replace_alu$4087.C[2]
.sym 55580 basesoc_uart_tx_fifo_consume[3]
.sym 55581 $auto$alumacc.cc:474:replace_alu$4087.C[3]
.sym 55586 VexRiscv._zz_321_[6]
.sym 55591 $PACKER_VCC_NET
.sym 55592 basesoc_uart_tx_fifo_consume[0]
.sym 55596 $abc$40840$n5071
.sym 55597 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 55598 $abc$40840$n5124_1
.sym 55604 VexRiscv._zz_321_[31]
.sym 55606 $abc$40840$n2372
.sym 55607 clk12_$glb_clk
.sym 55608 sys_rst_$glb_sr
.sym 55609 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 55610 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 55611 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 55612 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 55613 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 55614 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 55615 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 55616 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 55618 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[1]
.sym 55621 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 55622 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]
.sym 55623 VexRiscv._zz_195_[25]
.sym 55624 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 55625 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 55626 $abc$40840$n5071
.sym 55627 $abc$40840$n5337_1
.sym 55628 $abc$40840$n5454_1
.sym 55629 VexRiscv._zz_319_
.sym 55630 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 55631 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 55632 $abc$40840$n5124_1
.sym 55634 $abc$40840$n4484
.sym 55635 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 55636 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 55637 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 55639 $abc$40840$n233
.sym 55640 $abc$40840$n2629
.sym 55641 $abc$40840$n5061_1
.sym 55642 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 55643 $abc$40840$n5112_1
.sym 55644 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 55650 $abc$40840$n4484
.sym 55651 $abc$40840$n235
.sym 55652 $abc$40840$n5134
.sym 55654 $abc$40840$n5150
.sym 55655 $abc$40840$n4472
.sym 55656 $abc$40840$n4457
.sym 55657 $abc$40840$n5071
.sym 55658 $abc$40840$n4454
.sym 55660 $abc$40840$n5167_1
.sym 55661 $abc$40840$n2605
.sym 55662 $abc$40840$n5151
.sym 55663 $abc$40840$n5110
.sym 55664 $abc$40840$n5135
.sym 55665 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 55666 $abc$40840$n5111
.sym 55667 $abc$40840$n4034_1
.sym 55669 $abc$40840$n5112_1
.sym 55670 $abc$40840$n5166_1
.sym 55671 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 55673 $abc$40840$n4496
.sym 55674 $abc$40840$n5152
.sym 55675 $abc$40840$n4034_1
.sym 55677 VexRiscv._zz_192_
.sym 55678 $abc$40840$n5114
.sym 55679 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 55681 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 55683 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 55684 $abc$40840$n5071
.sym 55686 $abc$40840$n5112_1
.sym 55689 $abc$40840$n4034_1
.sym 55690 $abc$40840$n4484
.sym 55691 $abc$40840$n5151
.sym 55692 $abc$40840$n5150
.sym 55696 $abc$40840$n5114
.sym 55697 $abc$40840$n4457
.sym 55698 $abc$40840$n4034_1
.sym 55701 $abc$40840$n4472
.sym 55702 $abc$40840$n4034_1
.sym 55703 $abc$40840$n5135
.sym 55704 $abc$40840$n5134
.sym 55707 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 55708 $abc$40840$n5071
.sym 55710 $abc$40840$n5152
.sym 55713 $abc$40840$n5167_1
.sym 55714 $abc$40840$n4034_1
.sym 55715 $abc$40840$n4496
.sym 55716 $abc$40840$n5166_1
.sym 55719 $abc$40840$n5111
.sym 55720 $abc$40840$n4454
.sym 55721 $abc$40840$n5110
.sym 55722 $abc$40840$n4034_1
.sym 55725 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 55726 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 55727 $abc$40840$n235
.sym 55728 VexRiscv._zz_192_
.sym 55729 $abc$40840$n2605
.sym 55730 clk12_$glb_clk
.sym 55731 VexRiscv.reset_$glb_sr
.sym 55732 VexRiscv._zz_321_[27]
.sym 55733 VexRiscv._zz_321_[26]
.sym 55734 $abc$40840$n7877
.sym 55735 $abc$40840$n7876
.sym 55736 $abc$40840$n7878
.sym 55737 $abc$40840$n5182_1
.sym 55738 VexRiscv._zz_321_[1]
.sym 55739 $abc$40840$n7852
.sym 55741 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 55744 $abc$40840$n4454
.sym 55745 $abc$40840$n4502
.sym 55746 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 55747 $abc$40840$n4499
.sym 55748 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 55749 count[15]
.sym 55750 $PACKER_VCC_NET
.sym 55751 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 55752 basesoc_vexriscv_ibus_adr[6]
.sym 55753 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 55754 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 55755 $abc$40840$n235
.sym 55756 $abc$40840$n5368
.sym 55757 VexRiscv._zz_170_[1]
.sym 55758 $abc$40840$n5126
.sym 55759 $abc$40840$n4496
.sym 55760 VexRiscv._zz_335_
.sym 55761 VexRiscv._zz_41_[25]
.sym 55762 basesoc_vexriscv_ibus_adr[11]
.sym 55763 $abc$40840$n2641
.sym 55764 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 55765 $abc$40840$n4508
.sym 55766 $abc$40840$n2447
.sym 55767 VexRiscv._zz_321_[28]
.sym 55773 VexRiscv._zz_192_
.sym 55774 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 55775 $abc$40840$n5067_1
.sym 55776 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 55778 $abc$40840$n5136
.sym 55779 VexRiscv._zz_190_
.sym 55780 $abc$40840$n5168_1
.sym 55782 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 55784 $abc$40840$n5070_1
.sym 55785 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 55786 VexRiscv._zz_335_
.sym 55789 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 55790 VexRiscv.CsrPlugin_mtvec_base[15]
.sym 55792 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 55793 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 55794 VexRiscv._zz_334_
.sym 55795 $abc$40840$n235
.sym 55796 $abc$40840$n5071
.sym 55797 VexRiscv.CsrPlugin_mepc[17]
.sym 55800 $abc$40840$n2576
.sym 55801 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 55803 $abc$40840$n235
.sym 55806 $abc$40840$n5067_1
.sym 55807 VexRiscv.CsrPlugin_mepc[17]
.sym 55808 $abc$40840$n5070_1
.sym 55809 VexRiscv.CsrPlugin_mtvec_base[15]
.sym 55812 VexRiscv._zz_334_
.sym 55819 $abc$40840$n5071
.sym 55820 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 55821 $abc$40840$n5168_1
.sym 55824 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 55825 VexRiscv._zz_192_
.sym 55826 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 55827 $abc$40840$n235
.sym 55832 VexRiscv._zz_335_
.sym 55836 $abc$40840$n235
.sym 55837 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 55838 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 55839 VexRiscv._zz_190_
.sym 55842 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 55843 $abc$40840$n5071
.sym 55845 $abc$40840$n5136
.sym 55848 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 55849 VexRiscv._zz_190_
.sym 55850 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 55851 $abc$40840$n235
.sym 55852 $abc$40840$n2576
.sym 55853 clk12_$glb_clk
.sym 55854 VexRiscv.reset_$glb_sr
.sym 55855 $abc$40840$n3694_1
.sym 55856 VexRiscv.CsrPlugin_interrupt_code[1]
.sym 55857 VexRiscv._zz_135_[3]
.sym 55858 $abc$40840$n5183_1
.sym 55859 $abc$40840$n3686
.sym 55860 $abc$40840$n3687
.sym 55861 $abc$40840$n3689
.sym 55862 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 55864 $PACKER_VCC_NET
.sym 55867 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 55868 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 55869 $abc$40840$n5067_1
.sym 55870 $abc$40840$n5147
.sym 55871 basesoc_vexriscv_ibus_adr[21]
.sym 55873 $abc$40840$n3662_1
.sym 55875 $abc$40840$n233
.sym 55876 $abc$40840$n5168_1
.sym 55877 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 55878 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 55879 VexRiscv._zz_32_[1]
.sym 55880 $abc$40840$n3926
.sym 55881 VexRiscv._zz_194_[30]
.sym 55883 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 55884 $abc$40840$n5184_1
.sym 55885 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 55886 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]
.sym 55887 VexRiscv._zz_41_[25]
.sym 55888 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]
.sym 55889 $abc$40840$n5186_1
.sym 55890 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 55896 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 55897 $abc$40840$n3972
.sym 55899 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 55900 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 55901 $abc$40840$n235
.sym 55903 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 55904 $abc$40840$n3926
.sym 55905 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 55909 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 55912 $abc$40840$n3694_1
.sym 55913 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 55914 VexRiscv._zz_10_[1]
.sym 55916 $abc$40840$n3692
.sym 55918 VexRiscv._zz_190_
.sym 55919 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE
.sym 55921 $abc$40840$n3662_1
.sym 55922 VexRiscv._zz_190_
.sym 55924 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 55926 $abc$40840$n3689
.sym 55930 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 55935 $abc$40840$n3689
.sym 55936 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 55937 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 55938 $abc$40840$n3692
.sym 55941 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 55942 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 55943 $abc$40840$n3694_1
.sym 55947 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE
.sym 55948 $abc$40840$n3662_1
.sym 55949 $abc$40840$n3926
.sym 55955 VexRiscv._zz_10_[1]
.sym 55959 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 55960 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 55961 $abc$40840$n235
.sym 55962 VexRiscv._zz_190_
.sym 55965 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 55966 $abc$40840$n235
.sym 55967 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 55968 VexRiscv._zz_190_
.sym 55971 $abc$40840$n3972
.sym 55972 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 55973 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 55975 $abc$40840$n2592_$glb_ce
.sym 55976 clk12_$glb_clk
.sym 55978 VexRiscv._zz_135_[21]
.sym 55979 $abc$40840$n5418_1
.sym 55980 $abc$40840$n3691_1
.sym 55981 $abc$40840$n5375_1
.sym 55982 $abc$40840$n3692
.sym 55983 basesoc_timer0_value_status[14]
.sym 55984 basesoc_timer0_value_status[1]
.sym 55985 $abc$40840$n3690
.sym 55986 VexRiscv.CsrPlugin_mepc[9]
.sym 55987 $abc$40840$n5067_1
.sym 55990 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 55991 $abc$40840$n5484_1
.sym 55992 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 55993 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 55995 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 55996 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 55997 $abc$40840$n235
.sym 55998 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 55999 VexRiscv.execute_to_memory_IS_DIV
.sym 56000 VexRiscv.CsrPlugin_mtvec_base[7]
.sym 56001 $abc$40840$n3972
.sym 56002 VexRiscv.execute_arbitration_isStuckByOthers
.sym 56003 VexRiscv.CsrPlugin_mie_MSIE
.sym 56004 VexRiscv._zz_190_
.sym 56005 VexRiscv.CsrPlugin_mstatus_MIE
.sym 56006 $abc$40840$n2653
.sym 56007 VexRiscv._zz_200_[3]
.sym 56008 VexRiscv._zz_190_
.sym 56009 VexRiscv.CsrPlugin_mepc[30]
.sym 56010 VexRiscv.CsrPlugin_mepc[14]
.sym 56012 $abc$40840$n2653
.sym 56021 $abc$40840$n5424_1
.sym 56022 VexRiscv._zz_200_[19]
.sym 56023 VexRiscv._zz_192_
.sym 56024 $abc$40840$n5448_1
.sym 56025 $abc$40840$n5449_1
.sym 56026 $abc$40840$n5419_1
.sym 56027 $abc$40840$n5460_1
.sym 56028 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 56030 $abc$40840$n2642
.sym 56031 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 56032 $abc$40840$n5425_1
.sym 56033 $abc$40840$n5472_1
.sym 56034 VexRiscv._zz_190_
.sym 56035 $abc$40840$n4357
.sym 56037 VexRiscv.CsrPlugin_mepc[19]
.sym 56038 $abc$40840$n4350
.sym 56041 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 56044 $abc$40840$n5418_1
.sym 56045 $abc$40840$n235
.sym 56046 $abc$40840$n5461_1
.sym 56047 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 56049 $abc$40840$n5473_1
.sym 56052 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 56053 $abc$40840$n235
.sym 56054 VexRiscv._zz_190_
.sym 56055 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 56059 $abc$40840$n5418_1
.sym 56060 $abc$40840$n5419_1
.sym 56065 $abc$40840$n5473_1
.sym 56067 $abc$40840$n5472_1
.sym 56071 $abc$40840$n5425_1
.sym 56073 $abc$40840$n5424_1
.sym 56076 $abc$40840$n5449_1
.sym 56079 $abc$40840$n5448_1
.sym 56082 $abc$40840$n4350
.sym 56083 VexRiscv.CsrPlugin_mepc[19]
.sym 56084 VexRiscv._zz_200_[19]
.sym 56085 $abc$40840$n4357
.sym 56088 VexRiscv._zz_192_
.sym 56089 $abc$40840$n235
.sym 56090 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 56091 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 56095 $abc$40840$n5461_1
.sym 56096 $abc$40840$n5460_1
.sym 56098 $abc$40840$n2642
.sym 56099 clk12_$glb_clk
.sym 56101 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 56104 basesoc_vexriscv_ibus_adr[15]
.sym 56105 $abc$40840$n5445_1
.sym 56106 $abc$40840$n4785_1
.sym 56107 VexRiscv.execute_arbitration_isStuckByOthers
.sym 56108 basesoc_vexriscv_ibus_adr[11]
.sym 56109 VexRiscv.CsrPlugin_mtvec_base[5]
.sym 56110 VexRiscv._zz_10_[1]
.sym 56113 VexRiscv.CsrPlugin_mtval[31]
.sym 56114 csrbankarray_csrbank2_addr0_w[2]
.sym 56115 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 56116 $abc$40840$n2642
.sym 56117 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 56118 VexRiscv._zz_200_[19]
.sym 56119 VexRiscv._zz_192_
.sym 56120 VexRiscv._zz_135_[21]
.sym 56121 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 56122 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 56123 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 56124 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 56125 VexRiscv._zz_200_[0]
.sym 56126 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 56127 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 56128 VexRiscv.lastStagePc[23]
.sym 56129 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 56130 VexRiscv.CsrPlugin_mepc[31]
.sym 56131 $abc$40840$n2641
.sym 56133 VexRiscv.lastStagePc[19]
.sym 56134 VexRiscv.CsrPlugin_interrupt_code[1]
.sym 56135 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 56136 $abc$40840$n233
.sym 56142 $abc$40840$n4357
.sym 56144 $abc$40840$n2656
.sym 56145 $abc$40840$n4350
.sym 56146 VexRiscv.CsrPlugin_mepc[31]
.sym 56147 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 56149 VexRiscv.CsrPlugin_mepc[25]
.sym 56150 $abc$40840$n235
.sym 56151 VexRiscv.CsrPlugin_mip_MSIP
.sym 56152 VexRiscv._zz_170_[0]
.sym 56153 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 56154 $abc$40840$n5070_1
.sym 56155 $abc$40840$n3928
.sym 56156 $abc$40840$n5067_1
.sym 56157 VexRiscv._zz_188_
.sym 56158 $abc$40840$n4348
.sym 56159 $abc$40840$n4358_1
.sym 56160 VexRiscv.CsrPlugin_mtval[25]
.sym 56161 VexRiscv._zz_151_[0]
.sym 56162 VexRiscv._zz_170_[1]
.sym 56163 VexRiscv.CsrPlugin_mie_MSIE
.sym 56164 VexRiscv._zz_190_
.sym 56165 VexRiscv.CsrPlugin_mstatus_MIE
.sym 56167 VexRiscv._zz_200_[3]
.sym 56168 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 56169 VexRiscv.CsrPlugin_mtvec_base[29]
.sym 56171 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 56176 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 56181 $abc$40840$n4358_1
.sym 56182 $abc$40840$n4357
.sym 56183 VexRiscv.CsrPlugin_mepc[25]
.sym 56184 VexRiscv.CsrPlugin_mtval[25]
.sym 56187 VexRiscv._zz_200_[3]
.sym 56188 VexRiscv.CsrPlugin_mie_MSIE
.sym 56189 $abc$40840$n3928
.sym 56190 $abc$40840$n4350
.sym 56196 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 56199 VexRiscv._zz_190_
.sym 56200 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 56201 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 56202 $abc$40840$n235
.sym 56205 $abc$40840$n5070_1
.sym 56206 VexRiscv.CsrPlugin_mtvec_base[29]
.sym 56207 $abc$40840$n5067_1
.sym 56208 VexRiscv.CsrPlugin_mepc[31]
.sym 56211 $abc$40840$n4348
.sym 56212 VexRiscv._zz_170_[0]
.sym 56213 VexRiscv._zz_170_[1]
.sym 56214 VexRiscv._zz_151_[0]
.sym 56217 VexRiscv.CsrPlugin_mstatus_MIE
.sym 56218 VexRiscv.CsrPlugin_mip_MSIP
.sym 56219 VexRiscv.CsrPlugin_mie_MSIE
.sym 56220 VexRiscv._zz_188_
.sym 56221 $abc$40840$n2656
.sym 56222 clk12_$glb_clk
.sym 56224 $abc$40840$n5336_1
.sym 56225 VexRiscv._zz_236_[0]
.sym 56226 $abc$40840$n5324_1
.sym 56227 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 56228 $abc$40840$n5383_1
.sym 56230 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31]
.sym 56231 $abc$40840$n5365_1
.sym 56233 VexRiscv._zz_194_[2]
.sym 56236 VexRiscv.CsrPlugin_mepc[6]
.sym 56237 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 56239 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 56240 $abc$40840$n4825_1
.sym 56241 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 56242 $abc$40840$n5070_1
.sym 56243 $abc$40840$n3928
.sym 56244 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 56245 VexRiscv._zz_194_[31]
.sym 56246 $abc$40840$n235
.sym 56247 VexRiscv._zz_190_
.sym 56249 VexRiscv._zz_170_[1]
.sym 56252 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[17]
.sym 56258 basesoc_vexriscv_ibus_adr[11]
.sym 56259 $abc$40840$n2641
.sym 56265 VexRiscv.CsrPlugin_mepc[2]
.sym 56267 $abc$40840$n4353
.sym 56269 $abc$40840$n5412_1
.sym 56272 VexRiscv.CsrPlugin_mcause_exceptionCode[2]
.sym 56275 $abc$40840$n4403_1
.sym 56276 VexRiscv._zz_200_[2]
.sym 56277 $abc$40840$n4402_1
.sym 56278 VexRiscv._zz_200_[23]
.sym 56281 $abc$40840$n4357
.sym 56284 $abc$40840$n4350
.sym 56285 VexRiscv._zz_200_[0]
.sym 56287 VexRiscv.CsrPlugin_mtval[31]
.sym 56289 $abc$40840$n4357
.sym 56290 VexRiscv.CsrPlugin_mepc[31]
.sym 56291 VexRiscv.CsrPlugin_mtval[2]
.sym 56292 $abc$40840$n2642
.sym 56293 VexRiscv.CsrPlugin_mcause_exceptionCode[0]
.sym 56294 $abc$40840$n5413_1
.sym 56295 $abc$40840$n4358_1
.sym 56296 VexRiscv.CsrPlugin_mtval[23]
.sym 56298 VexRiscv.CsrPlugin_mtval[31]
.sym 56299 $abc$40840$n4358_1
.sym 56300 VexRiscv.CsrPlugin_mepc[31]
.sym 56301 $abc$40840$n4357
.sym 56304 $abc$40840$n4350
.sym 56305 VexRiscv._zz_200_[23]
.sym 56306 $abc$40840$n4358_1
.sym 56307 VexRiscv.CsrPlugin_mtval[23]
.sym 56310 $abc$40840$n4357
.sym 56311 VexRiscv.CsrPlugin_mtval[2]
.sym 56312 VexRiscv.CsrPlugin_mepc[2]
.sym 56313 $abc$40840$n4358_1
.sym 56316 $abc$40840$n4402_1
.sym 56317 $abc$40840$n4353
.sym 56318 VexRiscv.CsrPlugin_mcause_exceptionCode[2]
.sym 56323 $abc$40840$n4350
.sym 56324 VexRiscv._zz_200_[2]
.sym 56325 $abc$40840$n4403_1
.sym 56329 $abc$40840$n5413_1
.sym 56331 $abc$40840$n5412_1
.sym 56340 $abc$40840$n4350
.sym 56341 $abc$40840$n4353
.sym 56342 VexRiscv.CsrPlugin_mcause_exceptionCode[0]
.sym 56343 VexRiscv._zz_200_[0]
.sym 56344 $abc$40840$n2642
.sym 56345 clk12_$glb_clk
.sym 56353 array_muxed1[5]
.sym 56355 csrbankarray_csrbank2_ctrl0_w[1]
.sym 56359 $abc$40840$n233
.sym 56360 basesoc_uart_phy_tx_reg[0]
.sym 56361 user_btn1
.sym 56362 VexRiscv.lastStagePc[14]
.sym 56363 VexRiscv._zz_41_[31]
.sym 56364 $abc$40840$n4980
.sym 56365 VexRiscv.CsrPlugin_mepc[10]
.sym 56367 VexRiscv._zz_200_[4]
.sym 56368 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 56369 VexRiscv.CsrPlugin_mepc[2]
.sym 56370 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 56378 basesoc_dat_w[3]
.sym 56406 VexRiscv.CsrPlugin_hadException
.sym 56415 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]
.sym 56466 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]
.sym 56467 VexRiscv.CsrPlugin_hadException
.sym 56468 clk12_$glb_clk
.sym 56479 array_muxed1[5]
.sym 56483 $abc$40840$n2572
.sym 56484 $abc$40840$n2298
.sym 56485 VexRiscv.CsrPlugin_mtval[25]
.sym 56487 VexRiscv.DBusSimplePlugin_redoBranch_payload[14]
.sym 56514 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 56532 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 56569 $abc$40840$n134
.sym 56573 $abc$40840$n142
.sym 56581 basesoc_timer0_value[18]
.sym 56583 basesoc_timer0_value_status[14]
.sym 56584 basesoc_ctrl_bus_errors[24]
.sym 56612 waittimer2_count[5]
.sym 56613 waittimer2_count[7]
.sym 56622 waittimer2_count[4]
.sym 56623 waittimer2_count[2]
.sym 56625 waittimer2_count[3]
.sym 56626 waittimer2_count[6]
.sym 56631 waittimer2_count[1]
.sym 56634 $PACKER_VCC_NET
.sym 56638 waittimer2_count[0]
.sym 56642 $PACKER_VCC_NET
.sym 56643 $nextpnr_ICESTORM_LC_9$O
.sym 56646 waittimer2_count[0]
.sym 56649 $auto$alumacc.cc:474:replace_alu$4039.C[2]
.sym 56651 waittimer2_count[1]
.sym 56652 $PACKER_VCC_NET
.sym 56655 $auto$alumacc.cc:474:replace_alu$4039.C[3]
.sym 56657 waittimer2_count[2]
.sym 56658 $PACKER_VCC_NET
.sym 56659 $auto$alumacc.cc:474:replace_alu$4039.C[2]
.sym 56661 $auto$alumacc.cc:474:replace_alu$4039.C[4]
.sym 56663 $PACKER_VCC_NET
.sym 56664 waittimer2_count[3]
.sym 56665 $auto$alumacc.cc:474:replace_alu$4039.C[3]
.sym 56667 $auto$alumacc.cc:474:replace_alu$4039.C[5]
.sym 56669 $PACKER_VCC_NET
.sym 56670 waittimer2_count[4]
.sym 56671 $auto$alumacc.cc:474:replace_alu$4039.C[4]
.sym 56673 $auto$alumacc.cc:474:replace_alu$4039.C[6]
.sym 56675 $PACKER_VCC_NET
.sym 56676 waittimer2_count[5]
.sym 56677 $auto$alumacc.cc:474:replace_alu$4039.C[5]
.sym 56679 $auto$alumacc.cc:474:replace_alu$4039.C[7]
.sym 56681 $PACKER_VCC_NET
.sym 56682 waittimer2_count[6]
.sym 56683 $auto$alumacc.cc:474:replace_alu$4039.C[6]
.sym 56685 $auto$alumacc.cc:474:replace_alu$4039.C[8]
.sym 56687 waittimer2_count[7]
.sym 56688 $PACKER_VCC_NET
.sym 56689 $auto$alumacc.cc:474:replace_alu$4039.C[7]
.sym 56700 waittimer2_count[10]
.sym 56704 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 56709 basesoc_vexriscv_ibus_adr[0]
.sym 56712 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 56714 basesoc_dat_w[4]
.sym 56716 $abc$40840$n13
.sym 56717 $abc$40840$n6506
.sym 56718 $abc$40840$n6512
.sym 56719 array_muxed1[10]
.sym 56720 $abc$40840$n6524
.sym 56725 waittimer2_count[1]
.sym 56726 user_btn2
.sym 56741 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 56742 csrbankarray_sel_r
.sym 56746 sys_rst
.sym 56751 waittimer2_count[9]
.sym 56752 basesoc_dat_w[1]
.sym 56754 $abc$40840$n3825
.sym 56756 $abc$40840$n3
.sym 56759 $abc$40840$n6435
.sym 56760 $abc$40840$n6747
.sym 56762 $abc$40840$n6749
.sym 56769 $auto$alumacc.cc:474:replace_alu$4039.C[8]
.sym 56775 waittimer2_count[9]
.sym 56782 waittimer2_count[15]
.sym 56784 waittimer2_count[14]
.sym 56793 waittimer2_count[10]
.sym 56795 waittimer2_count[12]
.sym 56798 waittimer2_count[11]
.sym 56800 waittimer2_count[8]
.sym 56804 waittimer2_count[13]
.sym 56805 $PACKER_VCC_NET
.sym 56806 $auto$alumacc.cc:474:replace_alu$4039.C[9]
.sym 56808 waittimer2_count[8]
.sym 56809 $PACKER_VCC_NET
.sym 56810 $auto$alumacc.cc:474:replace_alu$4039.C[8]
.sym 56812 $auto$alumacc.cc:474:replace_alu$4039.C[10]
.sym 56814 $PACKER_VCC_NET
.sym 56815 waittimer2_count[9]
.sym 56816 $auto$alumacc.cc:474:replace_alu$4039.C[9]
.sym 56818 $auto$alumacc.cc:474:replace_alu$4039.C[11]
.sym 56820 waittimer2_count[10]
.sym 56821 $PACKER_VCC_NET
.sym 56822 $auto$alumacc.cc:474:replace_alu$4039.C[10]
.sym 56824 $auto$alumacc.cc:474:replace_alu$4039.C[12]
.sym 56826 $PACKER_VCC_NET
.sym 56827 waittimer2_count[11]
.sym 56828 $auto$alumacc.cc:474:replace_alu$4039.C[11]
.sym 56830 $auto$alumacc.cc:474:replace_alu$4039.C[13]
.sym 56832 waittimer2_count[12]
.sym 56833 $PACKER_VCC_NET
.sym 56834 $auto$alumacc.cc:474:replace_alu$4039.C[12]
.sym 56836 $auto$alumacc.cc:474:replace_alu$4039.C[14]
.sym 56838 $PACKER_VCC_NET
.sym 56839 waittimer2_count[13]
.sym 56840 $auto$alumacc.cc:474:replace_alu$4039.C[13]
.sym 56842 $auto$alumacc.cc:474:replace_alu$4039.C[15]
.sym 56844 waittimer2_count[14]
.sym 56845 $PACKER_VCC_NET
.sym 56846 $auto$alumacc.cc:474:replace_alu$4039.C[14]
.sym 56848 $auto$alumacc.cc:474:replace_alu$4039.C[16]
.sym 56850 $PACKER_VCC_NET
.sym 56851 waittimer2_count[15]
.sym 56852 $auto$alumacc.cc:474:replace_alu$4039.C[15]
.sym 56856 $abc$40840$n6436
.sym 56857 $abc$40840$n6432
.sym 56858 $abc$40840$n5
.sym 56859 $abc$40840$n6434
.sym 56860 basesoc_bus_wishbone_dat_r[2]
.sym 56861 csrbankarray_interface3_bank_bus_dat_r[2]
.sym 56862 basesoc_bus_wishbone_dat_r[1]
.sym 56863 $abc$40840$n6426
.sym 56866 VexRiscv.memory_MulDivIterativePlugin_div_result[13]
.sym 56867 $abc$40840$n3
.sym 56868 $abc$40840$n3731
.sym 56869 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 56870 csrbankarray_csrbank3_bitbang0_w[1]
.sym 56871 spiflash_bus_dat_r[20]
.sym 56872 $abc$40840$n6516
.sym 56873 array_muxed0[0]
.sym 56874 basesoc_dat_w[6]
.sym 56875 $abc$40840$n6504
.sym 56876 array_muxed0[2]
.sym 56877 $abc$40840$n3758
.sym 56878 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 56879 spiflash_bus_dat_r[17]
.sym 56882 $abc$40840$n6430
.sym 56883 $abc$40840$n6753
.sym 56885 $abc$40840$n5947
.sym 56887 $abc$40840$n6757
.sym 56889 csrbankarray_csrbank3_bitbang0_w[2]
.sym 56890 basesoc_timer0_load_storage[7]
.sym 56891 $PACKER_VCC_NET
.sym 56892 $auto$alumacc.cc:474:replace_alu$4039.C[16]
.sym 56897 waittimer2_count[9]
.sym 56899 $abc$40840$n2497
.sym 56900 waittimer2_count[0]
.sym 56901 $abc$40840$n186
.sym 56903 $abc$40840$n6759
.sym 56904 waittimer2_count[13]
.sym 56905 user_btn2
.sym 56906 waittimer2_count[2]
.sym 56909 waittimer2_count[11]
.sym 56912 sys_rst
.sym 56915 $PACKER_VCC_NET
.sym 56920 waittimer2_count[1]
.sym 56921 $abc$40840$n6763
.sym 56923 sys_rst
.sym 56924 $abc$40840$n182
.sym 56926 waittimer2_count[16]
.sym 56930 waittimer2_count[16]
.sym 56932 $PACKER_VCC_NET
.sym 56933 $auto$alumacc.cc:474:replace_alu$4039.C[16]
.sym 56936 waittimer2_count[13]
.sym 56937 waittimer2_count[9]
.sym 56938 waittimer2_count[11]
.sym 56942 $abc$40840$n182
.sym 56948 sys_rst
.sym 56950 user_btn2
.sym 56951 $abc$40840$n6759
.sym 56954 sys_rst
.sym 56955 $abc$40840$n6763
.sym 56957 user_btn2
.sym 56963 $abc$40840$n186
.sym 56967 waittimer2_count[0]
.sym 56968 $PACKER_VCC_NET
.sym 56972 waittimer2_count[1]
.sym 56973 waittimer2_count[2]
.sym 56974 waittimer2_count[0]
.sym 56975 $abc$40840$n186
.sym 56976 $abc$40840$n2497
.sym 56977 clk12_$glb_clk
.sym 56979 $abc$40840$n6447_1
.sym 56980 $abc$40840$n3825
.sym 56981 $abc$40840$n6038_1
.sym 56982 $abc$40840$n6448_1
.sym 56983 $abc$40840$n3826
.sym 56984 $abc$40840$n6039_1
.sym 56985 basesoc_timer0_value_status[5]
.sym 56986 basesoc_timer0_value_status[0]
.sym 56988 basesoc_dat_w[6]
.sym 56989 VexRiscv.memory_MulDivIterativePlugin_div_result[21]
.sym 56991 user_btn2
.sym 56993 spram_wren0
.sym 56994 array_muxed0[13]
.sym 56995 $abc$40840$n5939
.sym 56996 csrbankarray_csrbank3_bitbang_en0_w
.sym 56997 basesoc_dat_w[4]
.sym 57000 $abc$40840$n4419
.sym 57001 array_muxed1[13]
.sym 57002 $abc$40840$n5
.sym 57005 $abc$40840$n3813
.sym 57006 $abc$40840$n5944
.sym 57007 array_muxed1[1]
.sym 57009 $abc$40840$n6797
.sym 57010 basesoc_timer0_value_status[0]
.sym 57011 basesoc_timer0_value_status[18]
.sym 57012 $abc$40840$n3892_1
.sym 57013 basesoc_dat_w[5]
.sym 57014 basesoc_adr[3]
.sym 57020 basesoc_dat_w[5]
.sym 57021 user_btn2
.sym 57023 $abc$40840$n5948
.sym 57026 $abc$40840$n6006
.sym 57029 user_btn2
.sym 57031 basesoc_ctrl_storage[0]
.sym 57034 $abc$40840$n6731
.sym 57036 basesoc_ctrl_bus_errors[24]
.sym 57037 $abc$40840$n6747
.sym 57038 $abc$40840$n2497
.sym 57039 $abc$40840$n6749
.sym 57041 $abc$40840$n3829
.sym 57043 $abc$40840$n6753
.sym 57044 $abc$40840$n6005
.sym 57045 basesoc_timer0_value_status[14]
.sym 57047 $abc$40840$n6757
.sym 57048 sys_rst
.sym 57050 $abc$40840$n3725
.sym 57053 user_btn2
.sym 57054 $abc$40840$n6749
.sym 57059 user_btn2
.sym 57061 $abc$40840$n6747
.sym 57067 basesoc_dat_w[5]
.sym 57068 sys_rst
.sym 57071 user_btn2
.sym 57073 $abc$40840$n6731
.sym 57077 user_btn2
.sym 57078 $abc$40840$n6753
.sym 57083 $abc$40840$n3725
.sym 57084 basesoc_ctrl_bus_errors[24]
.sym 57085 $abc$40840$n3829
.sym 57086 basesoc_ctrl_storage[0]
.sym 57089 basesoc_timer0_value_status[14]
.sym 57090 $abc$40840$n5948
.sym 57091 $abc$40840$n6006
.sym 57092 $abc$40840$n6005
.sym 57095 user_btn2
.sym 57096 $abc$40840$n6757
.sym 57099 $abc$40840$n2497
.sym 57100 clk12_$glb_clk
.sym 57101 sys_rst_$glb_sr
.sym 57102 $abc$40840$n6526
.sym 57103 $abc$40840$n6800_1
.sym 57104 $abc$40840$n5947
.sym 57105 csrbankarray_interface4_bank_bus_dat_r[2]
.sym 57106 $abc$40840$n6040_1
.sym 57107 csrbankarray_interface3_bank_bus_dat_r[1]
.sym 57108 basesoc_bus_wishbone_dat_r[6]
.sym 57109 $abc$40840$n6799
.sym 57112 VexRiscv.memory_MulDivIterativePlugin_div_result[15]
.sym 57114 basesoc_dat_w[3]
.sym 57115 $abc$40840$n128
.sym 57116 $abc$40840$n2252
.sym 57117 $abc$40840$n5948
.sym 57118 basesoc_timer0_en_storage
.sym 57119 basesoc_ctrl_storage[0]
.sym 57120 $abc$40840$n3727_1
.sym 57121 grant
.sym 57122 $abc$40840$n2254
.sym 57123 basesoc_vexriscv_ibus_adr[1]
.sym 57124 $abc$40840$n124
.sym 57125 user_btn2
.sym 57127 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0]
.sym 57128 basesoc_timer0_eventmanager_status_w
.sym 57129 $abc$40840$n3812
.sym 57130 $abc$40840$n3826
.sym 57131 basesoc_adr[0]
.sym 57132 $abc$40840$n2447
.sym 57133 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 57134 sys_rst
.sym 57135 basesoc_ctrl_bus_errors[16]
.sym 57136 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 57143 $abc$40840$n3822
.sym 57144 $abc$40840$n6011
.sym 57145 basesoc_timer0_en_storage
.sym 57147 $abc$40840$n5995
.sym 57148 $abc$40840$n5990
.sym 57149 $abc$40840$n3813
.sym 57150 csrbankarray_interface4_bank_bus_dat_r[1]
.sym 57151 basesoc_adr[4]
.sym 57152 $abc$40840$n6192_1
.sym 57155 basesoc_timer0_reload_storage[5]
.sym 57156 $abc$40840$n6016
.sym 57157 $abc$40840$n5996
.sym 57158 $abc$40840$n3814
.sym 57159 csrbankarray_interface6_bank_bus_dat_r[1]
.sym 57160 $abc$40840$n5957
.sym 57162 basesoc_timer0_load_storage[7]
.sym 57163 $abc$40840$n6803
.sym 57164 csrbankarray_interface3_bank_bus_dat_r[1]
.sym 57165 $abc$40840$n6804_1
.sym 57166 $abc$40840$n6013
.sym 57167 $abc$40840$n6805_1
.sym 57168 csrbankarray_interface0_bank_bus_dat_r[1]
.sym 57169 $abc$40840$n6797
.sym 57171 $abc$40840$n6012
.sym 57172 $abc$40840$n6015
.sym 57173 basesoc_timer0_load_storage[18]
.sym 57174 $abc$40840$n5954
.sym 57176 $abc$40840$n6015
.sym 57177 $abc$40840$n6011
.sym 57178 $abc$40840$n6804_1
.sym 57179 $abc$40840$n6012
.sym 57182 $abc$40840$n5990
.sym 57183 $abc$40840$n5995
.sym 57185 $abc$40840$n3813
.sym 57188 $abc$40840$n6192_1
.sym 57190 basesoc_timer0_en_storage
.sym 57191 basesoc_timer0_load_storage[18]
.sym 57194 $abc$40840$n6805_1
.sym 57195 $abc$40840$n3813
.sym 57196 basesoc_adr[4]
.sym 57197 $abc$40840$n6803
.sym 57200 $abc$40840$n3822
.sym 57201 $abc$40840$n5996
.sym 57203 basesoc_timer0_reload_storage[5]
.sym 57206 csrbankarray_interface3_bank_bus_dat_r[1]
.sym 57207 csrbankarray_interface0_bank_bus_dat_r[1]
.sym 57208 csrbankarray_interface4_bank_bus_dat_r[1]
.sym 57209 csrbankarray_interface6_bank_bus_dat_r[1]
.sym 57212 $abc$40840$n3814
.sym 57213 basesoc_timer0_load_storage[7]
.sym 57214 $abc$40840$n6016
.sym 57215 $abc$40840$n6013
.sym 57218 $abc$40840$n5957
.sym 57219 $abc$40840$n3813
.sym 57220 $abc$40840$n6797
.sym 57221 $abc$40840$n5954
.sym 57223 clk12_$glb_clk
.sym 57224 sys_rst_$glb_sr
.sym 57225 $abc$40840$n6801_1
.sym 57226 $abc$40840$n5944
.sym 57227 $abc$40840$n5977
.sym 57228 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 57229 $abc$40840$n5946
.sym 57230 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 57231 $abc$40840$n5965
.sym 57232 $abc$40840$n5966
.sym 57236 VexRiscv._zz_194_[4]
.sym 57237 basesoc_timer0_value[6]
.sym 57238 $abc$40840$n3823
.sym 57239 $abc$40840$n3818
.sym 57240 $abc$40840$n5949
.sym 57241 basesoc_timer0_value[7]
.sym 57242 basesoc_timer0_en_storage
.sym 57243 basesoc_timer0_load_storage[2]
.sym 57244 basesoc_timer0_load_storage[6]
.sym 57245 $abc$40840$n3895_1
.sym 57246 $abc$40840$n3728
.sym 57247 basesoc_adr[4]
.sym 57248 csrbankarray_interface2_bank_bus_dat_r[7]
.sym 57249 $abc$40840$n5947
.sym 57250 basesoc_timer0_value[18]
.sym 57251 VexRiscv._zz_316_[3]
.sym 57252 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 57253 $abc$40840$n5939
.sym 57254 $abc$40840$n3710
.sym 57255 $abc$40840$n4245
.sym 57256 $abc$40840$n6435
.sym 57258 array_muxed1[8]
.sym 57259 basesoc_ctrl_bus_errors[8]
.sym 57260 VexRiscv._zz_316_[4]
.sym 57268 $abc$40840$n2447
.sym 57274 basesoc_timer0_value[18]
.sym 57276 $abc$40840$n5947
.sym 57278 basesoc_timer0_value_status[13]
.sym 57281 $abc$40840$n5948
.sym 57283 basesoc_timer0_value[21]
.sym 57284 basesoc_adr[4]
.sym 57286 basesoc_timer0_reload_storage[18]
.sym 57287 basesoc_timer0_value_status[23]
.sym 57288 basesoc_timer0_eventmanager_status_w
.sym 57290 $abc$40840$n5997
.sym 57291 $abc$40840$n3829
.sym 57292 $abc$40840$n6890
.sym 57293 basesoc_timer0_value_status[21]
.sym 57294 basesoc_timer0_reload_storage[21]
.sym 57296 basesoc_timer0_value[23]
.sym 57297 $abc$40840$n3828
.sym 57299 $abc$40840$n5948
.sym 57300 basesoc_timer0_value_status[13]
.sym 57301 basesoc_timer0_value_status[21]
.sym 57302 $abc$40840$n5947
.sym 57306 basesoc_timer0_eventmanager_status_w
.sym 57307 $abc$40840$n6890
.sym 57308 basesoc_timer0_reload_storage[18]
.sym 57314 basesoc_timer0_value[23]
.sym 57319 basesoc_timer0_value[21]
.sym 57324 basesoc_timer0_value[18]
.sym 57329 $abc$40840$n5947
.sym 57331 basesoc_timer0_value_status[23]
.sym 57335 $abc$40840$n3828
.sym 57336 basesoc_timer0_reload_storage[21]
.sym 57338 $abc$40840$n5997
.sym 57342 basesoc_adr[4]
.sym 57344 $abc$40840$n3829
.sym 57345 $abc$40840$n2447
.sym 57346 clk12_$glb_clk
.sym 57347 sys_rst_$glb_sr
.sym 57348 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[12]
.sym 57349 VexRiscv._zz_35_[2]
.sym 57350 $abc$40840$n4254_1
.sym 57352 $abc$40840$n4257
.sym 57353 $abc$40840$n5572
.sym 57354 VexRiscv._zz_35_[4]
.sym 57355 $abc$40840$n4256_1
.sym 57356 $abc$40840$n6866
.sym 57360 $abc$40840$n3728
.sym 57361 basesoc_timer0_value[3]
.sym 57362 basesoc_uart_phy_storage[23]
.sym 57363 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 57364 $abc$40840$n5949
.sym 57365 $abc$40840$n3904
.sym 57366 basesoc_timer0_value_status[13]
.sym 57367 $abc$40840$n5899_1
.sym 57368 basesoc_timer0_load_storage[1]
.sym 57369 $abc$40840$n5948
.sym 57370 basesoc_timer0_value[17]
.sym 57371 basesoc_timer0_load_storage[22]
.sym 57372 basesoc_timer0_reload_storage[18]
.sym 57373 basesoc_timer0_value_status[23]
.sym 57374 $abc$40840$n6430
.sym 57375 VexRiscv._zz_160_
.sym 57377 VexRiscv._zz_35_[4]
.sym 57378 VexRiscv._zz_35_[12]
.sym 57379 basesoc_timer0_reload_storage[2]
.sym 57380 VexRiscv._zz_35_[15]
.sym 57381 csrbankarray_csrbank3_bitbang0_w[2]
.sym 57382 VexRiscv._zz_79_[22]
.sym 57383 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 57389 VexRiscv.memory_MulDivIterativePlugin_div_result[26]
.sym 57390 VexRiscv.memory_MulDivIterativePlugin_div_result[1]
.sym 57391 VexRiscv._zz_160_
.sym 57393 VexRiscv._zz_194_[5]
.sym 57395 VexRiscv._zz_79_[5]
.sym 57398 $abc$40840$n4322_1
.sym 57399 $abc$40840$n6431
.sym 57401 $abc$40840$n4251
.sym 57402 $abc$40840$n4247
.sym 57403 VexRiscv._zz_328_
.sym 57404 VexRiscv._zz_193_[3]
.sym 57405 csrbankarray_interface1_bank_bus_dat_r[1]
.sym 57407 csrbankarray_interface5_bank_bus_dat_r[1]
.sym 57408 VexRiscv._zz_79_[22]
.sym 57409 VexRiscv.memory_arbitration_isValid
.sym 57411 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 57412 VexRiscv._zz_193_[4]
.sym 57413 VexRiscv.execute_to_memory_IS_DIV
.sym 57415 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 57416 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 57417 VexRiscv._zz_194_[4]
.sym 57418 $abc$40840$n3647_1
.sym 57419 VexRiscv.memory_arbitration_isValid
.sym 57422 $abc$40840$n3647_1
.sym 57423 $abc$40840$n4251
.sym 57424 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 57428 VexRiscv._zz_193_[4]
.sym 57429 VexRiscv._zz_194_[5]
.sym 57430 VexRiscv._zz_328_
.sym 57431 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 57434 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 57435 VexRiscv._zz_194_[4]
.sym 57436 VexRiscv._zz_193_[3]
.sym 57437 VexRiscv._zz_328_
.sym 57440 VexRiscv._zz_79_[22]
.sym 57446 VexRiscv.memory_arbitration_isValid
.sym 57447 VexRiscv.memory_MulDivIterativePlugin_div_result[1]
.sym 57448 $abc$40840$n4247
.sym 57449 VexRiscv.execute_to_memory_IS_DIV
.sym 57452 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 57453 csrbankarray_interface5_bank_bus_dat_r[1]
.sym 57454 $abc$40840$n6431
.sym 57455 csrbankarray_interface1_bank_bus_dat_r[1]
.sym 57458 $abc$40840$n4322_1
.sym 57459 VexRiscv.execute_to_memory_IS_DIV
.sym 57460 VexRiscv.memory_MulDivIterativePlugin_div_result[26]
.sym 57461 VexRiscv.memory_arbitration_isValid
.sym 57467 VexRiscv._zz_79_[5]
.sym 57468 VexRiscv._zz_160_
.sym 57469 clk12_$glb_clk
.sym 57471 VexRiscv._zz_253_[1]
.sym 57472 VexRiscv._zz_35_[3]
.sym 57473 $abc$40840$n4253
.sym 57474 VexRiscv._zz_253_[0]
.sym 57475 $abc$40840$n5600
.sym 57476 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10]
.sym 57477 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[7]
.sym 57478 $abc$40840$n5573
.sym 57479 VexRiscv._zz_35_[1]
.sym 57480 basesoc_dat_w[2]
.sym 57481 basesoc_vexriscv_ibus_adr[15]
.sym 57483 csrbankarray_interface6_bank_bus_dat_r[1]
.sym 57485 basesoc_timer0_value_status[1]
.sym 57486 VexRiscv._zz_79_[11]
.sym 57487 $abc$40840$n2287
.sym 57488 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[26]
.sym 57489 $abc$40840$n2283
.sym 57491 $abc$40840$n2435
.sym 57492 $abc$40840$n2447
.sym 57493 $abc$40840$n2506
.sym 57494 $abc$40840$n3728
.sym 57495 VexRiscv.memory_arbitration_isValid
.sym 57496 VexRiscv.decode_to_execute_RS2[15]
.sym 57497 VexRiscv._zz_316_[16]
.sym 57498 $abc$40840$n2623
.sym 57499 VexRiscv.execute_to_memory_IS_DIV
.sym 57500 VexRiscv._zz_35_[1]
.sym 57502 $abc$40840$n2623
.sym 57503 VexRiscv.memory_arbitration_isValid
.sym 57504 basesoc_dat_w[5]
.sym 57505 VexRiscv.memory_arbitration_isValid
.sym 57506 VexRiscv._zz_194_[13]
.sym 57514 $abc$40840$n2623
.sym 57518 $abc$40840$n6158
.sym 57521 $abc$40840$n6152
.sym 57522 $abc$40840$n6150
.sym 57532 $abc$40840$n6146
.sym 57535 $abc$40840$n6148
.sym 57536 $abc$40840$n6156
.sym 57539 VexRiscv._zz_328_
.sym 57541 $abc$40840$n6154
.sym 57542 $abc$40840$n6144
.sym 57544 $auto$alumacc.cc:474:replace_alu$4051.C[1]
.sym 57546 $abc$40840$n6144
.sym 57547 VexRiscv._zz_328_
.sym 57550 $auto$alumacc.cc:474:replace_alu$4051.C[2]
.sym 57552 $abc$40840$n6146
.sym 57554 $auto$alumacc.cc:474:replace_alu$4051.C[1]
.sym 57556 $auto$alumacc.cc:474:replace_alu$4051.C[3]
.sym 57558 $abc$40840$n6148
.sym 57560 $auto$alumacc.cc:474:replace_alu$4051.C[2]
.sym 57562 $auto$alumacc.cc:474:replace_alu$4051.C[4]
.sym 57565 $abc$40840$n6150
.sym 57566 $auto$alumacc.cc:474:replace_alu$4051.C[3]
.sym 57568 $auto$alumacc.cc:474:replace_alu$4051.C[5]
.sym 57571 $abc$40840$n6152
.sym 57572 $auto$alumacc.cc:474:replace_alu$4051.C[4]
.sym 57574 $auto$alumacc.cc:474:replace_alu$4051.C[6]
.sym 57576 $abc$40840$n6154
.sym 57578 $auto$alumacc.cc:474:replace_alu$4051.C[5]
.sym 57580 $auto$alumacc.cc:474:replace_alu$4051.C[7]
.sym 57582 $abc$40840$n6156
.sym 57584 $auto$alumacc.cc:474:replace_alu$4051.C[6]
.sym 57586 $auto$alumacc.cc:474:replace_alu$4051.C[8]
.sym 57588 $abc$40840$n6158
.sym 57590 $auto$alumacc.cc:474:replace_alu$4051.C[7]
.sym 57591 $abc$40840$n2623
.sym 57592 clk12_$glb_clk
.sym 57594 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[20]
.sym 57595 $abc$40840$n4317
.sym 57596 VexRiscv.dBus_cmd_halfPipe_regs_ready
.sym 57597 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[24]
.sym 57598 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[30]
.sym 57599 $abc$40840$n4293
.sym 57600 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[15]
.sym 57601 basesoc_vexriscv_dbus_cyc
.sym 57603 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10]
.sym 57604 basesoc_timer0_value_status[14]
.sym 57605 basesoc_ctrl_bus_errors[24]
.sym 57606 $abc$40840$n3892_1
.sym 57607 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[7]
.sym 57608 VexRiscv._zz_194_[13]
.sym 57609 $abc$40840$n3615
.sym 57610 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]
.sym 57611 VexRiscv._zz_163_[5]
.sym 57612 $abc$40840$n3708
.sym 57613 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 57614 basesoc_timer0_load_storage[18]
.sym 57615 VexRiscv.CsrPlugin_mtval[24]
.sym 57617 $abc$40840$n6911
.sym 57618 $abc$40840$n6146
.sym 57619 basesoc_ctrl_bus_errors[16]
.sym 57620 $abc$40840$n3647_1
.sym 57621 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 57622 $abc$40840$n3826
.sym 57623 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0]
.sym 57624 VexRiscv.memory_MulDivIterativePlugin_div_result[27]
.sym 57625 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 57626 $abc$40840$n3647_1
.sym 57628 sys_rst
.sym 57629 VexRiscv._zz_194_[25]
.sym 57630 $auto$alumacc.cc:474:replace_alu$4051.C[8]
.sym 57639 $abc$40840$n6174
.sym 57640 $abc$40840$n6164
.sym 57650 $abc$40840$n6160
.sym 57651 $abc$40840$n6168
.sym 57652 $abc$40840$n6170
.sym 57654 $abc$40840$n6172
.sym 57656 $abc$40840$n6166
.sym 57659 $abc$40840$n6162
.sym 57662 $abc$40840$n2623
.sym 57667 $auto$alumacc.cc:474:replace_alu$4051.C[9]
.sym 57670 $abc$40840$n6160
.sym 57671 $auto$alumacc.cc:474:replace_alu$4051.C[8]
.sym 57673 $auto$alumacc.cc:474:replace_alu$4051.C[10]
.sym 57676 $abc$40840$n6162
.sym 57677 $auto$alumacc.cc:474:replace_alu$4051.C[9]
.sym 57679 $auto$alumacc.cc:474:replace_alu$4051.C[11]
.sym 57681 $abc$40840$n6164
.sym 57683 $auto$alumacc.cc:474:replace_alu$4051.C[10]
.sym 57685 $auto$alumacc.cc:474:replace_alu$4051.C[12]
.sym 57688 $abc$40840$n6166
.sym 57689 $auto$alumacc.cc:474:replace_alu$4051.C[11]
.sym 57691 $auto$alumacc.cc:474:replace_alu$4051.C[13]
.sym 57694 $abc$40840$n6168
.sym 57695 $auto$alumacc.cc:474:replace_alu$4051.C[12]
.sym 57697 $auto$alumacc.cc:474:replace_alu$4051.C[14]
.sym 57700 $abc$40840$n6170
.sym 57701 $auto$alumacc.cc:474:replace_alu$4051.C[13]
.sym 57703 $auto$alumacc.cc:474:replace_alu$4051.C[15]
.sym 57705 $abc$40840$n6172
.sym 57707 $auto$alumacc.cc:474:replace_alu$4051.C[14]
.sym 57709 $auto$alumacc.cc:474:replace_alu$4051.C[16]
.sym 57711 $abc$40840$n6174
.sym 57713 $auto$alumacc.cc:474:replace_alu$4051.C[15]
.sym 57714 $abc$40840$n2623
.sym 57715 clk12_$glb_clk
.sym 57717 $abc$40840$n4316_1
.sym 57718 VexRiscv._zz_35_[16]
.sym 57719 $abc$40840$n4795_1
.sym 57720 VexRiscv._zz_35_[19]
.sym 57721 VexRiscv._zz_35_[30]
.sym 57722 basesoc_uart_tx_fifo_level0[1]
.sym 57723 $abc$40840$n2382
.sym 57724 $abc$40840$n4292
.sym 57727 VexRiscv._zz_321_[23]
.sym 57728 basesoc_timer0_value_status[1]
.sym 57729 basesoc_timer0_value[25]
.sym 57731 basesoc_uart_phy_tx_busy
.sym 57732 $abc$40840$n3615
.sym 57733 VexRiscv._zz_194_[24]
.sym 57734 basesoc_timer0_load_storage[25]
.sym 57735 basesoc_uart_tx_fifo_level0[0]
.sym 57736 basesoc_timer0_en_storage
.sym 57737 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 57739 csrbankarray_interface1_bank_bus_dat_r[1]
.sym 57740 VexRiscv.dBus_cmd_halfPipe_regs_ready
.sym 57741 VexRiscv.memory_MulDivIterativePlugin_div_result[20]
.sym 57742 $abc$40840$n3710
.sym 57743 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 57744 VexRiscv.CsrPlugin_hadException
.sym 57745 basesoc_timer0_reload_storage[25]
.sym 57746 VexRiscv._zz_195_[4]
.sym 57747 VexRiscv._zz_35_[28]
.sym 57749 VexRiscv._zz_313_[0]
.sym 57750 basesoc_ctrl_bus_errors[8]
.sym 57751 VexRiscv._zz_79_[16]
.sym 57752 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 57753 $auto$alumacc.cc:474:replace_alu$4051.C[16]
.sym 57759 $abc$40840$n6184
.sym 57761 $abc$40840$n6186
.sym 57763 $abc$40840$n6182
.sym 57765 $abc$40840$n6190
.sym 57774 $abc$40840$n6176
.sym 57776 $abc$40840$n6188
.sym 57779 $abc$40840$n6178
.sym 57785 $abc$40840$n2623
.sym 57789 $abc$40840$n6180
.sym 57790 $auto$alumacc.cc:474:replace_alu$4051.C[17]
.sym 57793 $abc$40840$n6176
.sym 57794 $auto$alumacc.cc:474:replace_alu$4051.C[16]
.sym 57796 $auto$alumacc.cc:474:replace_alu$4051.C[18]
.sym 57799 $abc$40840$n6178
.sym 57800 $auto$alumacc.cc:474:replace_alu$4051.C[17]
.sym 57802 $auto$alumacc.cc:474:replace_alu$4051.C[19]
.sym 57805 $abc$40840$n6180
.sym 57806 $auto$alumacc.cc:474:replace_alu$4051.C[18]
.sym 57808 $auto$alumacc.cc:474:replace_alu$4051.C[20]
.sym 57811 $abc$40840$n6182
.sym 57812 $auto$alumacc.cc:474:replace_alu$4051.C[19]
.sym 57814 $auto$alumacc.cc:474:replace_alu$4051.C[21]
.sym 57816 $abc$40840$n6184
.sym 57818 $auto$alumacc.cc:474:replace_alu$4051.C[20]
.sym 57820 $auto$alumacc.cc:474:replace_alu$4051.C[22]
.sym 57823 $abc$40840$n6186
.sym 57824 $auto$alumacc.cc:474:replace_alu$4051.C[21]
.sym 57826 $auto$alumacc.cc:474:replace_alu$4051.C[23]
.sym 57829 $abc$40840$n6188
.sym 57830 $auto$alumacc.cc:474:replace_alu$4051.C[22]
.sym 57832 $auto$alumacc.cc:474:replace_alu$4051.C[24]
.sym 57835 $abc$40840$n6190
.sym 57836 $auto$alumacc.cc:474:replace_alu$4051.C[23]
.sym 57837 $abc$40840$n2623
.sym 57838 clk12_$glb_clk
.sym 57840 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 57841 VexRiscv._zz_35_[28]
.sym 57842 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 57843 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 57844 VexRiscv._zz_35_[24]
.sym 57845 csrbankarray_interface1_bank_bus_dat_r[2]
.sym 57846 $abc$40840$n6807_1
.sym 57847 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 57848 array_muxed0[9]
.sym 57849 array_muxed1[23]
.sym 57850 $abc$40840$n4338
.sym 57851 VexRiscv._zz_321_[25]
.sym 57853 basesoc_dat_w[1]
.sym 57854 $abc$40840$n3727_1
.sym 57855 VexRiscv._zz_199_[23]
.sym 57856 VexRiscv.memory_MulDivIterativePlugin_div_result[17]
.sym 57857 VexRiscv._zz_163_[22]
.sym 57858 $abc$40840$n4378
.sym 57859 $abc$40840$n4767_1
.sym 57860 VexRiscv._zz_129_[7]
.sym 57861 $abc$40840$n4301_1
.sym 57862 basesoc_vexriscv_dbus_adr[28]
.sym 57863 VexRiscv._zz_194_[10]
.sym 57864 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[8]
.sym 57865 csrbankarray_csrbank3_bitbang0_w[2]
.sym 57867 VexRiscv._zz_35_[13]
.sym 57868 VexRiscv._zz_193_[24]
.sym 57869 VexRiscv._zz_163_[21]
.sym 57870 VexRiscv._zz_35_[4]
.sym 57871 basesoc_timer0_reload_storage[2]
.sym 57872 VexRiscv._zz_35_[15]
.sym 57873 basesoc_ctrl_bus_errors[2]
.sym 57874 VexRiscv._zz_160_
.sym 57875 basesoc_timer0_reload_storage[18]
.sym 57876 $auto$alumacc.cc:474:replace_alu$4051.C[24]
.sym 57881 $abc$40840$n6196
.sym 57882 $abc$40840$n6198
.sym 57886 $abc$40840$n6194
.sym 57892 $abc$40840$n6192
.sym 57893 $abc$40840$n6200
.sym 57894 $abc$40840$n6204
.sym 57895 $abc$40840$n6206
.sym 57898 $abc$40840$n6202
.sym 57908 $abc$40840$n2623
.sym 57913 $auto$alumacc.cc:474:replace_alu$4051.C[25]
.sym 57916 $abc$40840$n6192
.sym 57917 $auto$alumacc.cc:474:replace_alu$4051.C[24]
.sym 57919 $auto$alumacc.cc:474:replace_alu$4051.C[26]
.sym 57922 $abc$40840$n6194
.sym 57923 $auto$alumacc.cc:474:replace_alu$4051.C[25]
.sym 57925 $auto$alumacc.cc:474:replace_alu$4051.C[27]
.sym 57928 $abc$40840$n6196
.sym 57929 $auto$alumacc.cc:474:replace_alu$4051.C[26]
.sym 57931 $auto$alumacc.cc:474:replace_alu$4051.C[28]
.sym 57934 $abc$40840$n6198
.sym 57935 $auto$alumacc.cc:474:replace_alu$4051.C[27]
.sym 57937 $auto$alumacc.cc:474:replace_alu$4051.C[29]
.sym 57939 $abc$40840$n6200
.sym 57941 $auto$alumacc.cc:474:replace_alu$4051.C[28]
.sym 57943 $auto$alumacc.cc:474:replace_alu$4051.C[30]
.sym 57946 $abc$40840$n6202
.sym 57947 $auto$alumacc.cc:474:replace_alu$4051.C[29]
.sym 57949 $auto$alumacc.cc:474:replace_alu$4051.C[31]
.sym 57952 $abc$40840$n6204
.sym 57953 $auto$alumacc.cc:474:replace_alu$4051.C[30]
.sym 57958 $abc$40840$n6206
.sym 57959 $auto$alumacc.cc:474:replace_alu$4051.C[31]
.sym 57960 $abc$40840$n2623
.sym 57961 clk12_$glb_clk
.sym 57963 VexRiscv._zz_161_
.sym 57964 VexRiscv.CsrPlugin_hadException
.sym 57965 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[23]
.sym 57966 $abc$40840$n5588
.sym 57967 $abc$40840$n5653
.sym 57968 $abc$40840$n4545_1
.sym 57969 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[8]
.sym 57970 $abc$40840$n5033
.sym 57971 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31]
.sym 57972 basesoc_uart_phy_storage[6]
.sym 57974 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31]
.sym 57975 VexRiscv._zz_194_[11]
.sym 57976 $abc$40840$n5062
.sym 57977 VexRiscv._zz_163_[31]
.sym 57978 VexRiscv.decode_to_execute_RS2[11]
.sym 57979 VexRiscv._zz_194_[29]
.sym 57980 $abc$40840$n106
.sym 57981 $abc$40840$n3711
.sym 57982 basesoc_vexriscv_ibus_adr[5]
.sym 57983 basesoc_adr[3]
.sym 57984 VexRiscv._zz_35_[28]
.sym 57985 $abc$40840$n5053
.sym 57986 $abc$40840$n4419
.sym 57987 VexRiscv.memory_arbitration_isValid
.sym 57988 $abc$40840$n102
.sym 57990 VexRiscv._zz_160_
.sym 57991 VexRiscv.execute_to_memory_IS_DIV
.sym 57992 VexRiscv.decode_to_execute_RS2[15]
.sym 57994 $abc$40840$n2623
.sym 57995 VexRiscv._zz_321_[21]
.sym 57996 VexRiscv.memory_arbitration_isValid
.sym 57997 $abc$40840$n6050_1
.sym 57998 VexRiscv._zz_194_[13]
.sym 58004 VexRiscv._zz_79_[31]
.sym 58005 VexRiscv.memory_arbitration_isValid
.sym 58006 VexRiscv._zz_160_
.sym 58008 VexRiscv._zz_79_[21]
.sym 58009 VexRiscv.execute_to_memory_IS_DIV
.sym 58010 VexRiscv.memory_MulDivIterativePlugin_div_result[23]
.sym 58011 VexRiscv._zz_193_[31]
.sym 58013 VexRiscv.memory_arbitration_isValid
.sym 58015 $abc$40840$n4283
.sym 58016 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 58018 $abc$40840$n4313_1
.sym 58020 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 58023 VexRiscv._zz_79_[16]
.sym 58027 VexRiscv._zz_79_[11]
.sym 58028 VexRiscv._zz_193_[24]
.sym 58029 VexRiscv._zz_328_
.sym 58030 VexRiscv._zz_194_[25]
.sym 58031 VexRiscv._zz_194_[32]
.sym 58033 VexRiscv.memory_MulDivIterativePlugin_div_result[13]
.sym 58035 VexRiscv._zz_328_
.sym 58039 VexRiscv._zz_79_[21]
.sym 58043 VexRiscv._zz_79_[16]
.sym 58049 VexRiscv.memory_arbitration_isValid
.sym 58050 VexRiscv.execute_to_memory_IS_DIV
.sym 58051 VexRiscv.memory_MulDivIterativePlugin_div_result[23]
.sym 58052 $abc$40840$n4313_1
.sym 58055 VexRiscv._zz_193_[24]
.sym 58056 VexRiscv._zz_328_
.sym 58057 VexRiscv._zz_194_[25]
.sym 58058 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 58063 VexRiscv._zz_79_[31]
.sym 58069 VexRiscv._zz_79_[11]
.sym 58073 VexRiscv._zz_194_[32]
.sym 58074 VexRiscv._zz_193_[31]
.sym 58075 VexRiscv._zz_328_
.sym 58076 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 58079 VexRiscv.execute_to_memory_IS_DIV
.sym 58080 VexRiscv.memory_MulDivIterativePlugin_div_result[13]
.sym 58081 VexRiscv.memory_arbitration_isValid
.sym 58082 $abc$40840$n4283
.sym 58083 VexRiscv._zz_160_
.sym 58084 clk12_$glb_clk
.sym 58086 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 58087 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 58088 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 58089 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 58090 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 58091 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 58092 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 58093 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 58097 VexRiscv._zz_35_[31]
.sym 58098 VexRiscv._zz_79_[31]
.sym 58099 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 58100 VexRiscv._zz_163_[11]
.sym 58101 $abc$40840$n5588
.sym 58102 $abc$40840$n5010
.sym 58103 VexRiscv.lastStagePc[21]
.sym 58104 VexRiscv._zz_35_[23]
.sym 58105 $abc$40840$n4938_1
.sym 58106 VexRiscv._zz_35_[9]
.sym 58107 VexRiscv.lastStagePc[24]
.sym 58108 $abc$40840$n5034_1
.sym 58109 grant
.sym 58110 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0]
.sym 58112 VexRiscv.memory_MulDivIterativePlugin_div_result[27]
.sym 58113 basesoc_uart_phy_tx_busy
.sym 58114 $abc$40840$n3826
.sym 58115 basesoc_ctrl_bus_errors[16]
.sym 58116 VexRiscv._zz_194_[25]
.sym 58117 VexRiscv._zz_194_[32]
.sym 58118 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]
.sym 58119 $abc$40840$n4938_1
.sym 58120 VexRiscv._zz_129_[5]
.sym 58121 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 58127 VexRiscv._zz_129_[5]
.sym 58131 VexRiscv._zz_129_[7]
.sym 58132 VexRiscv.memory_MulDivIterativePlugin_div_result[17]
.sym 58133 VexRiscv._zz_316_[31]
.sym 58134 basesoc_dat_w[1]
.sym 58136 basesoc_vexriscv_dbus_adr[15]
.sym 58141 VexRiscv._zz_194_[32]
.sym 58142 $abc$40840$n4295
.sym 58143 $abc$40840$n4289
.sym 58145 VexRiscv._zz_197_
.sym 58146 $abc$40840$n4245
.sym 58147 VexRiscv.memory_arbitration_isValid
.sym 58148 basesoc_vexriscv_ibus_adr[15]
.sym 58151 VexRiscv.execute_to_memory_IS_DIV
.sym 58154 $abc$40840$n2256
.sym 58155 grant
.sym 58157 VexRiscv.memory_MulDivIterativePlugin_div_result[15]
.sym 58158 VexRiscv._zz_129_[3]
.sym 58161 basesoc_dat_w[1]
.sym 58166 VexRiscv._zz_194_[32]
.sym 58168 $abc$40840$n4245
.sym 58169 VexRiscv._zz_316_[31]
.sym 58173 grant
.sym 58174 basesoc_vexriscv_dbus_adr[15]
.sym 58175 basesoc_vexriscv_ibus_adr[15]
.sym 58178 VexRiscv.execute_to_memory_IS_DIV
.sym 58179 $abc$40840$n4295
.sym 58180 VexRiscv.memory_MulDivIterativePlugin_div_result[17]
.sym 58181 VexRiscv.memory_arbitration_isValid
.sym 58184 VexRiscv.memory_arbitration_isValid
.sym 58185 VexRiscv.execute_to_memory_IS_DIV
.sym 58186 $abc$40840$n4289
.sym 58187 VexRiscv.memory_MulDivIterativePlugin_div_result[15]
.sym 58191 VexRiscv._zz_197_
.sym 58193 VexRiscv._zz_129_[7]
.sym 58196 VexRiscv._zz_129_[3]
.sym 58198 VexRiscv._zz_197_
.sym 58203 VexRiscv._zz_129_[5]
.sym 58205 VexRiscv._zz_197_
.sym 58206 $abc$40840$n2256
.sym 58207 clk12_$glb_clk
.sym 58208 sys_rst_$glb_sr
.sym 58209 VexRiscv._zz_199_[26]
.sym 58210 VexRiscv.decode_to_execute_IS_RS1_SIGNED
.sym 58211 VexRiscv.decode_to_execute_RS2[24]
.sym 58212 VexRiscv.decode_to_execute_RS2[26]
.sym 58213 $abc$40840$n4977_1
.sym 58214 VexRiscv._zz_199_[24]
.sym 58215 $abc$40840$n6045_1
.sym 58216 $abc$40840$n4562_1
.sym 58218 $abc$40840$n4973
.sym 58222 $abc$40840$n3855
.sym 58223 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 58224 basesoc_uart_phy_storage[17]
.sym 58226 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 58227 basesoc_uart_phy_storage[19]
.sym 58228 VexRiscv._zz_194_[24]
.sym 58229 basesoc_uart_phy_storage[12]
.sym 58230 $abc$40840$n4593_1
.sym 58231 VexRiscv._zz_79_[21]
.sym 58232 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 58233 user_btn0
.sym 58234 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 58235 $abc$40840$n7152
.sym 58236 VexRiscv._zz_35_[17]
.sym 58237 basesoc_ctrl_bus_errors[8]
.sym 58238 $abc$40840$n3733_1
.sym 58239 VexRiscv._zz_195_[31]
.sym 58240 VexRiscv._zz_197_
.sym 58241 basesoc_timer0_reload_storage[25]
.sym 58242 VexRiscv._zz_195_[4]
.sym 58243 $abc$40840$n4939
.sym 58244 VexRiscv._zz_129_[3]
.sym 58250 $abc$40840$n7188
.sym 58252 $abc$40840$n7182
.sym 58254 VexRiscv._zz_316_[27]
.sym 58255 VexRiscv._zz_194_[26]
.sym 58256 $abc$40840$n7186
.sym 58260 $abc$40840$n7190
.sym 58261 $abc$40840$n7152
.sym 58262 $abc$40840$n7192
.sym 58263 VexRiscv._zz_316_[25]
.sym 58268 VexRiscv._zz_194_[28]
.sym 58273 basesoc_uart_phy_tx_busy
.sym 58280 $abc$40840$n4245
.sym 58283 $abc$40840$n7152
.sym 58284 basesoc_uart_phy_tx_busy
.sym 58289 basesoc_uart_phy_tx_busy
.sym 58290 $abc$40840$n7188
.sym 58295 $abc$40840$n7186
.sym 58298 basesoc_uart_phy_tx_busy
.sym 58301 basesoc_uart_phy_tx_busy
.sym 58302 $abc$40840$n7182
.sym 58308 $abc$40840$n7192
.sym 58310 basesoc_uart_phy_tx_busy
.sym 58313 $abc$40840$n4245
.sym 58314 VexRiscv._zz_316_[25]
.sym 58315 VexRiscv._zz_194_[26]
.sym 58319 VexRiscv._zz_316_[27]
.sym 58321 VexRiscv._zz_194_[28]
.sym 58322 $abc$40840$n4245
.sym 58325 $abc$40840$n7190
.sym 58327 basesoc_uart_phy_tx_busy
.sym 58330 clk12_$glb_clk
.sym 58331 sys_rst_$glb_sr
.sym 58332 $abc$40840$n6043
.sym 58333 $abc$40840$n5654_1
.sym 58334 $abc$40840$n4319_1
.sym 58335 VexRiscv._zz_194_[32]
.sym 58336 $abc$40840$n6044
.sym 58337 $abc$40840$n6047_1
.sym 58338 $abc$40840$n4325_1
.sym 58339 VexRiscv._zz_35_[27]
.sym 58340 $abc$40840$n4563_1
.sym 58342 VexRiscv._zz_321_[26]
.sym 58343 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 58345 basesoc_vexriscv_dbus_adr[16]
.sym 58346 $abc$40840$n7182
.sym 58347 basesoc_dat_w[7]
.sym 58348 VexRiscv._zz_311_
.sym 58350 $abc$40840$n7192
.sym 58351 VexRiscv._zz_199_[26]
.sym 58352 VexRiscv._zz_129_[7]
.sym 58353 $abc$40840$n4378
.sym 58354 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 58355 $abc$40840$n4827_1
.sym 58356 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 58357 basesoc_uart_phy_rx_reg[5]
.sym 58358 VexRiscv.decode_to_execute_RS2[26]
.sym 58359 basesoc_timer0_reload_storage[18]
.sym 58360 basesoc_ctrl_bus_errors[2]
.sym 58361 $abc$40840$n4325_1
.sym 58362 VexRiscv._zz_199_[24]
.sym 58363 basesoc_ctrl_bus_errors[1]
.sym 58364 VexRiscv.decode_to_execute_RS2[23]
.sym 58365 $abc$40840$n4379_1
.sym 58366 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[19]
.sym 58367 VexRiscv._zz_35_[4]
.sym 58375 $abc$40840$n233
.sym 58376 $abc$40840$n4833
.sym 58383 VexRiscv._zz_36_[26]
.sym 58385 $abc$40840$n3926
.sym 58386 $abc$40840$n4841
.sym 58387 $abc$40840$n4808
.sym 58389 $abc$40840$n4806
.sym 58390 VexRiscv._zz_36_[24]
.sym 58391 $abc$40840$n6757_1
.sym 58394 VexRiscv.dBus_cmd_payload_wr
.sym 58398 VexRiscv.decode_to_execute_RS2[15]
.sym 58399 VexRiscv._zz_36_[2]
.sym 58400 VexRiscv._zz_197_
.sym 58404 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 58408 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 58412 $abc$40840$n3926
.sym 58413 $abc$40840$n4806
.sym 58414 $abc$40840$n4808
.sym 58415 $abc$40840$n6757_1
.sym 58418 $abc$40840$n4841
.sym 58419 $abc$40840$n3926
.sym 58421 $abc$40840$n4833
.sym 58426 VexRiscv.dBus_cmd_payload_wr
.sym 58433 VexRiscv._zz_36_[2]
.sym 58438 VexRiscv._zz_36_[26]
.sym 58443 VexRiscv._zz_36_[24]
.sym 58449 VexRiscv._zz_197_
.sym 58451 VexRiscv.decode_to_execute_RS2[15]
.sym 58452 $abc$40840$n233
.sym 58453 clk12_$glb_clk
.sym 58455 $abc$40840$n7872
.sym 58456 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[17]
.sym 58457 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[3]
.sym 58458 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[19]
.sym 58459 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[27]
.sym 58460 $abc$40840$n4844_1
.sym 58461 $abc$40840$n5045
.sym 58462 VexRiscv._zz_50_[8]
.sym 58464 VexRiscv.memory_MulDivIterativePlugin_div_result[21]
.sym 58465 VexRiscv.CsrPlugin_mtvec_base[28]
.sym 58466 VexRiscv._zz_135_[21]
.sym 58467 basesoc_ctrl_bus_errors[9]
.sym 58468 $PACKER_VCC_NET
.sym 58469 $abc$40840$n4949_1
.sym 58470 VexRiscv._zz_194_[32]
.sym 58471 $abc$40840$n2431
.sym 58472 $abc$40840$n4307_1
.sym 58473 basesoc_uart_phy_storage[28]
.sym 58474 $abc$40840$n3647_1
.sym 58475 basesoc_timer0_load_storage[9]
.sym 58476 VexRiscv.execute_to_memory_IS_DIV
.sym 58477 $abc$40840$n4950
.sym 58478 $abc$40840$n4437
.sym 58479 VexRiscv._zz_321_[21]
.sym 58480 VexRiscv.dBus_cmd_payload_wr
.sym 58481 $abc$40840$n2623
.sym 58482 VexRiscv.execute_to_memory_IS_DIV
.sym 58483 VexRiscv.memory_arbitration_isValid
.sym 58484 VexRiscv.decode_to_execute_RS2[15]
.sym 58485 $abc$40840$n4785_1
.sym 58486 VexRiscv._zz_160_
.sym 58487 $abc$40840$n233
.sym 58488 $abc$40840$n6050_1
.sym 58489 $abc$40840$n114
.sym 58490 VexRiscv._zz_194_[13]
.sym 58496 $abc$40840$n5359
.sym 58498 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 58501 VexRiscv._zz_321_[23]
.sym 58502 VexRiscv._zz_321_[26]
.sym 58505 $abc$40840$n5362
.sym 58506 VexRiscv.execute_to_memory_IS_DIV
.sym 58507 $abc$40840$n4337_1
.sym 58508 VexRiscv.memory_MulDivIterativePlugin_div_result[31]
.sym 58509 VexRiscv.memory_arbitration_isValid
.sym 58510 VexRiscv._zz_321_[25]
.sym 58512 $abc$40840$n233
.sym 58513 $abc$40840$n233
.sym 58514 VexRiscv._zz_321_[22]
.sym 58515 VexRiscv._zz_197_
.sym 58517 $abc$40840$n4338
.sym 58518 VexRiscv.decode_to_execute_RS2[26]
.sym 58519 $abc$40840$n5356
.sym 58523 $abc$40840$n2629
.sym 58524 $abc$40840$n3647_1
.sym 58525 $abc$40840$n5350
.sym 58526 $abc$40840$n5353
.sym 58527 VexRiscv._zz_321_[24]
.sym 58529 $abc$40840$n4337_1
.sym 58530 VexRiscv.execute_to_memory_IS_DIV
.sym 58531 VexRiscv.memory_arbitration_isValid
.sym 58532 VexRiscv.memory_MulDivIterativePlugin_div_result[31]
.sym 58537 VexRiscv._zz_197_
.sym 58538 VexRiscv.decode_to_execute_RS2[26]
.sym 58542 VexRiscv._zz_321_[23]
.sym 58543 $abc$40840$n233
.sym 58544 $abc$40840$n5353
.sym 58547 $abc$40840$n3647_1
.sym 58548 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 58549 $abc$40840$n4338
.sym 58553 VexRiscv._zz_321_[22]
.sym 58555 $abc$40840$n5350
.sym 58556 $abc$40840$n233
.sym 58559 $abc$40840$n5356
.sym 58561 $abc$40840$n233
.sym 58562 VexRiscv._zz_321_[24]
.sym 58565 VexRiscv._zz_321_[26]
.sym 58567 $abc$40840$n5362
.sym 58568 $abc$40840$n233
.sym 58571 VexRiscv._zz_321_[25]
.sym 58572 $abc$40840$n5359
.sym 58573 $abc$40840$n233
.sym 58575 $abc$40840$n2629
.sym 58576 clk12_$glb_clk
.sym 58578 $abc$40840$n7870
.sym 58579 $abc$40840$n5611
.sym 58580 $abc$40840$n3744
.sym 58581 $abc$40840$n6059_1
.sym 58582 $abc$40840$n3743
.sym 58583 $abc$40840$n5612_1
.sym 58584 $abc$40840$n6085
.sym 58585 VexRiscv._zz_194_[18]
.sym 58586 $abc$40840$n4845
.sym 58590 basesoc_dat_w[3]
.sym 58591 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 58592 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 58593 $abc$40840$n3892_1
.sym 58594 $abc$40840$n4938_1
.sym 58595 VexRiscv._zz_50_[8]
.sym 58596 grant
.sym 58597 spiflash_bus_dat_r[31]
.sym 58598 $abc$40840$n4938_1
.sym 58599 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 58600 $abc$40840$n3926
.sym 58601 VexRiscv._zz_41_[10]
.sym 58602 basesoc_ctrl_bus_errors[16]
.sym 58603 basesoc_ctrl_bus_errors[14]
.sym 58604 VexRiscv._zz_319_
.sym 58605 basesoc_ctrl_bus_errors[15]
.sym 58606 $abc$40840$n3742_1
.sym 58607 VexRiscv._zz_319_
.sym 58608 basesoc_ctrl_bus_errors[0]
.sym 58609 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]
.sym 58610 $abc$40840$n3647_1
.sym 58611 $abc$40840$n3826
.sym 58612 $abc$40840$n2623
.sym 58613 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 58621 basesoc_ctrl_bus_errors[2]
.sym 58624 basesoc_ctrl_bus_errors[5]
.sym 58625 basesoc_ctrl_bus_errors[6]
.sym 58626 basesoc_ctrl_bus_errors[0]
.sym 58630 basesoc_ctrl_bus_errors[3]
.sym 58631 basesoc_ctrl_bus_errors[4]
.sym 58633 basesoc_ctrl_bus_errors[1]
.sym 58642 basesoc_ctrl_bus_errors[7]
.sym 58646 $abc$40840$n2271
.sym 58651 $nextpnr_ICESTORM_LC_0$O
.sym 58653 basesoc_ctrl_bus_errors[0]
.sym 58657 $auto$alumacc.cc:474:replace_alu$4006.C[2]
.sym 58660 basesoc_ctrl_bus_errors[1]
.sym 58663 $auto$alumacc.cc:474:replace_alu$4006.C[3]
.sym 58666 basesoc_ctrl_bus_errors[2]
.sym 58667 $auto$alumacc.cc:474:replace_alu$4006.C[2]
.sym 58669 $auto$alumacc.cc:474:replace_alu$4006.C[4]
.sym 58671 basesoc_ctrl_bus_errors[3]
.sym 58673 $auto$alumacc.cc:474:replace_alu$4006.C[3]
.sym 58675 $auto$alumacc.cc:474:replace_alu$4006.C[5]
.sym 58677 basesoc_ctrl_bus_errors[4]
.sym 58679 $auto$alumacc.cc:474:replace_alu$4006.C[4]
.sym 58681 $auto$alumacc.cc:474:replace_alu$4006.C[6]
.sym 58684 basesoc_ctrl_bus_errors[5]
.sym 58685 $auto$alumacc.cc:474:replace_alu$4006.C[5]
.sym 58687 $auto$alumacc.cc:474:replace_alu$4006.C[7]
.sym 58690 basesoc_ctrl_bus_errors[6]
.sym 58691 $auto$alumacc.cc:474:replace_alu$4006.C[6]
.sym 58693 $auto$alumacc.cc:474:replace_alu$4006.C[8]
.sym 58696 basesoc_ctrl_bus_errors[7]
.sym 58697 $auto$alumacc.cc:474:replace_alu$4006.C[7]
.sym 58698 $abc$40840$n2271
.sym 58699 clk12_$glb_clk
.sym 58700 sys_rst_$glb_sr
.sym 58701 $abc$40840$n3742_1
.sym 58702 $abc$40840$n6052_1
.sym 58703 $abc$40840$n3746
.sym 58704 VexRiscv._zz_194_[8]
.sym 58705 $abc$40840$n6050_1
.sym 58706 $abc$40840$n7862
.sym 58707 $abc$40840$n6051_1
.sym 58708 $abc$40840$n3745_1
.sym 58709 VexRiscv._zz_194_[4]
.sym 58710 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 58711 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 58714 basesoc_adr[2]
.sym 58715 basesoc_ctrl_bus_errors[5]
.sym 58716 VexRiscv._zz_285_[2]
.sym 58717 $abc$40840$n6813_1
.sym 58718 VexRiscv._zz_194_[18]
.sym 58719 VexRiscv._zz_321_[20]
.sym 58720 $abc$40840$n6086_1
.sym 58721 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 58722 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 58723 basesoc_ctrl_bus_errors[4]
.sym 58724 $abc$40840$n4790
.sym 58725 basesoc_ctrl_bus_errors[24]
.sym 58726 VexRiscv._zz_195_[32]
.sym 58727 basesoc_ctrl_bus_errors[25]
.sym 58729 basesoc_ctrl_bus_errors[26]
.sym 58730 user_btn0
.sym 58731 basesoc_ctrl_bus_errors[27]
.sym 58732 basesoc_timer0_reload_storage[25]
.sym 58733 basesoc_ctrl_bus_errors[8]
.sym 58734 VexRiscv._zz_195_[4]
.sym 58735 VexRiscv._zz_195_[31]
.sym 58736 basesoc_ctrl_storage[11]
.sym 58737 $auto$alumacc.cc:474:replace_alu$4006.C[8]
.sym 58742 basesoc_ctrl_bus_errors[8]
.sym 58749 basesoc_ctrl_bus_errors[15]
.sym 58756 basesoc_ctrl_bus_errors[14]
.sym 58759 basesoc_ctrl_bus_errors[9]
.sym 58760 basesoc_ctrl_bus_errors[10]
.sym 58761 basesoc_ctrl_bus_errors[11]
.sym 58763 basesoc_ctrl_bus_errors[13]
.sym 58769 $abc$40840$n2271
.sym 58770 basesoc_ctrl_bus_errors[12]
.sym 58774 $auto$alumacc.cc:474:replace_alu$4006.C[9]
.sym 58777 basesoc_ctrl_bus_errors[8]
.sym 58778 $auto$alumacc.cc:474:replace_alu$4006.C[8]
.sym 58780 $auto$alumacc.cc:474:replace_alu$4006.C[10]
.sym 58783 basesoc_ctrl_bus_errors[9]
.sym 58784 $auto$alumacc.cc:474:replace_alu$4006.C[9]
.sym 58786 $auto$alumacc.cc:474:replace_alu$4006.C[11]
.sym 58789 basesoc_ctrl_bus_errors[10]
.sym 58790 $auto$alumacc.cc:474:replace_alu$4006.C[10]
.sym 58792 $auto$alumacc.cc:474:replace_alu$4006.C[12]
.sym 58795 basesoc_ctrl_bus_errors[11]
.sym 58796 $auto$alumacc.cc:474:replace_alu$4006.C[11]
.sym 58798 $auto$alumacc.cc:474:replace_alu$4006.C[13]
.sym 58800 basesoc_ctrl_bus_errors[12]
.sym 58802 $auto$alumacc.cc:474:replace_alu$4006.C[12]
.sym 58804 $auto$alumacc.cc:474:replace_alu$4006.C[14]
.sym 58807 basesoc_ctrl_bus_errors[13]
.sym 58808 $auto$alumacc.cc:474:replace_alu$4006.C[13]
.sym 58810 $auto$alumacc.cc:474:replace_alu$4006.C[15]
.sym 58812 basesoc_ctrl_bus_errors[14]
.sym 58814 $auto$alumacc.cc:474:replace_alu$4006.C[14]
.sym 58816 $auto$alumacc.cc:474:replace_alu$4006.C[16]
.sym 58819 basesoc_ctrl_bus_errors[15]
.sym 58820 $auto$alumacc.cc:474:replace_alu$4006.C[15]
.sym 58821 $abc$40840$n2271
.sym 58822 clk12_$glb_clk
.sym 58823 sys_rst_$glb_sr
.sym 58824 $abc$40840$n3741
.sym 58825 $abc$40840$n7854
.sym 58826 $abc$40840$n3737
.sym 58827 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]
.sym 58828 $abc$40840$n3739_1
.sym 58829 $abc$40840$n5582
.sym 58830 $abc$40840$n6046_1
.sym 58831 $abc$40840$n2271
.sym 58832 basesoc_ctrl_bus_errors[12]
.sym 58833 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[3]
.sym 58834 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[3]
.sym 58835 $abc$40840$n3686
.sym 58836 VexRiscv._zz_311_
.sym 58837 $abc$40840$n112
.sym 58838 basesoc_ctrl_bus_errors[13]
.sym 58839 VexRiscv._zz_194_[8]
.sym 58840 $abc$40840$n5585
.sym 58841 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 58842 VexRiscv._zz_311_
.sym 58843 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 58844 basesoc_ctrl_bus_errors[11]
.sym 58846 $abc$40840$n6057_1
.sym 58847 VexRiscv._zz_36_[2]
.sym 58848 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 58849 basesoc_uart_phy_rx_reg[5]
.sym 58850 VexRiscv._zz_194_[8]
.sym 58851 VexRiscv._zz_194_[6]
.sym 58852 sys_rst
.sym 58854 $abc$40840$n7862
.sym 58855 $abc$40840$n2271
.sym 58856 basesoc_dat_w[2]
.sym 58857 basesoc_ctrl_bus_errors[14]
.sym 58858 basesoc_timer0_reload_storage[18]
.sym 58859 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 58860 $auto$alumacc.cc:474:replace_alu$4006.C[16]
.sym 58869 basesoc_ctrl_bus_errors[20]
.sym 58873 basesoc_ctrl_bus_errors[16]
.sym 58876 $abc$40840$n2271
.sym 58882 basesoc_ctrl_bus_errors[17]
.sym 58883 basesoc_ctrl_bus_errors[18]
.sym 58884 basesoc_ctrl_bus_errors[19]
.sym 58886 basesoc_ctrl_bus_errors[21]
.sym 58887 basesoc_ctrl_bus_errors[22]
.sym 58896 basesoc_ctrl_bus_errors[23]
.sym 58897 $auto$alumacc.cc:474:replace_alu$4006.C[17]
.sym 58899 basesoc_ctrl_bus_errors[16]
.sym 58901 $auto$alumacc.cc:474:replace_alu$4006.C[16]
.sym 58903 $auto$alumacc.cc:474:replace_alu$4006.C[18]
.sym 58906 basesoc_ctrl_bus_errors[17]
.sym 58907 $auto$alumacc.cc:474:replace_alu$4006.C[17]
.sym 58909 $auto$alumacc.cc:474:replace_alu$4006.C[19]
.sym 58912 basesoc_ctrl_bus_errors[18]
.sym 58913 $auto$alumacc.cc:474:replace_alu$4006.C[18]
.sym 58915 $auto$alumacc.cc:474:replace_alu$4006.C[20]
.sym 58918 basesoc_ctrl_bus_errors[19]
.sym 58919 $auto$alumacc.cc:474:replace_alu$4006.C[19]
.sym 58921 $auto$alumacc.cc:474:replace_alu$4006.C[21]
.sym 58924 basesoc_ctrl_bus_errors[20]
.sym 58925 $auto$alumacc.cc:474:replace_alu$4006.C[20]
.sym 58927 $auto$alumacc.cc:474:replace_alu$4006.C[22]
.sym 58930 basesoc_ctrl_bus_errors[21]
.sym 58931 $auto$alumacc.cc:474:replace_alu$4006.C[21]
.sym 58933 $auto$alumacc.cc:474:replace_alu$4006.C[23]
.sym 58936 basesoc_ctrl_bus_errors[22]
.sym 58937 $auto$alumacc.cc:474:replace_alu$4006.C[22]
.sym 58939 $auto$alumacc.cc:474:replace_alu$4006.C[24]
.sym 58941 basesoc_ctrl_bus_errors[23]
.sym 58943 $auto$alumacc.cc:474:replace_alu$4006.C[23]
.sym 58944 $abc$40840$n2271
.sym 58945 clk12_$glb_clk
.sym 58946 sys_rst_$glb_sr
.sym 58948 VexRiscv._zz_195_[1]
.sym 58949 VexRiscv._zz_195_[2]
.sym 58950 VexRiscv._zz_195_[3]
.sym 58951 VexRiscv._zz_195_[4]
.sym 58952 VexRiscv._zz_195_[5]
.sym 58953 VexRiscv._zz_195_[6]
.sym 58954 VexRiscv._zz_195_[7]
.sym 58957 basesoc_vexriscv_ibus_adr[15]
.sym 58958 VexRiscv._zz_321_[1]
.sym 58959 VexRiscv._zz_321_[4]
.sym 58960 $abc$40840$n4991
.sym 58961 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 58962 VexRiscv._zz_287_[2]
.sym 58963 $abc$40840$n2589
.sym 58964 $abc$40840$n2271
.sym 58966 $abc$40840$n8284
.sym 58967 $abc$40840$n2642
.sym 58968 basesoc_ctrl_bus_errors[29]
.sym 58969 basesoc_ctrl_bus_errors[20]
.sym 58970 $PACKER_VCC_NET
.sym 58971 VexRiscv._zz_321_[21]
.sym 58972 VexRiscv.dBus_cmd_payload_wr
.sym 58973 basesoc_ctrl_bus_errors[29]
.sym 58974 $abc$40840$n7852
.sym 58975 VexRiscv.memory_arbitration_isValid
.sym 58976 $abc$40840$n7874
.sym 58977 $abc$40840$n2623
.sym 58978 VexRiscv.execute_to_memory_IS_DIV
.sym 58979 VexRiscv._zz_194_[29]
.sym 58980 VexRiscv._zz_194_[13]
.sym 58981 $abc$40840$n4785_1
.sym 58983 $auto$alumacc.cc:474:replace_alu$4006.C[24]
.sym 58990 basesoc_ctrl_bus_errors[26]
.sym 58995 basesoc_ctrl_bus_errors[31]
.sym 58999 basesoc_ctrl_bus_errors[27]
.sym 59001 basesoc_ctrl_bus_errors[29]
.sym 59002 basesoc_ctrl_bus_errors[30]
.sym 59004 basesoc_ctrl_bus_errors[24]
.sym 59008 basesoc_ctrl_bus_errors[28]
.sym 59013 basesoc_ctrl_bus_errors[25]
.sym 59015 $abc$40840$n2271
.sym 59020 $auto$alumacc.cc:474:replace_alu$4006.C[25]
.sym 59023 basesoc_ctrl_bus_errors[24]
.sym 59024 $auto$alumacc.cc:474:replace_alu$4006.C[24]
.sym 59026 $auto$alumacc.cc:474:replace_alu$4006.C[26]
.sym 59028 basesoc_ctrl_bus_errors[25]
.sym 59030 $auto$alumacc.cc:474:replace_alu$4006.C[25]
.sym 59032 $auto$alumacc.cc:474:replace_alu$4006.C[27]
.sym 59035 basesoc_ctrl_bus_errors[26]
.sym 59036 $auto$alumacc.cc:474:replace_alu$4006.C[26]
.sym 59038 $auto$alumacc.cc:474:replace_alu$4006.C[28]
.sym 59040 basesoc_ctrl_bus_errors[27]
.sym 59042 $auto$alumacc.cc:474:replace_alu$4006.C[27]
.sym 59044 $auto$alumacc.cc:474:replace_alu$4006.C[29]
.sym 59047 basesoc_ctrl_bus_errors[28]
.sym 59048 $auto$alumacc.cc:474:replace_alu$4006.C[28]
.sym 59050 $auto$alumacc.cc:474:replace_alu$4006.C[30]
.sym 59052 basesoc_ctrl_bus_errors[29]
.sym 59054 $auto$alumacc.cc:474:replace_alu$4006.C[29]
.sym 59056 $auto$alumacc.cc:474:replace_alu$4006.C[31]
.sym 59058 basesoc_ctrl_bus_errors[30]
.sym 59060 $auto$alumacc.cc:474:replace_alu$4006.C[30]
.sym 59065 basesoc_ctrl_bus_errors[31]
.sym 59066 $auto$alumacc.cc:474:replace_alu$4006.C[31]
.sym 59067 $abc$40840$n2271
.sym 59068 clk12_$glb_clk
.sym 59069 sys_rst_$glb_sr
.sym 59070 VexRiscv._zz_195_[8]
.sym 59071 VexRiscv._zz_195_[9]
.sym 59072 VexRiscv._zz_195_[10]
.sym 59073 VexRiscv._zz_195_[11]
.sym 59074 VexRiscv._zz_195_[12]
.sym 59075 VexRiscv._zz_195_[13]
.sym 59076 VexRiscv._zz_195_[14]
.sym 59077 VexRiscv._zz_195_[15]
.sym 59078 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 59080 basesoc_timer0_value_status[14]
.sym 59081 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 59082 $abc$40840$n4436
.sym 59083 VexRiscv._zz_193_[31]
.sym 59084 $abc$40840$n4427
.sym 59085 VexRiscv._zz_195_[3]
.sym 59086 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 59087 VexRiscv._zz_194_[1]
.sym 59088 $abc$40840$n4442
.sym 59089 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 59090 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 59091 $abc$40840$n5037_1
.sym 59092 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 59093 basesoc_dat_w[1]
.sym 59094 VexRiscv._zz_319_
.sym 59095 $abc$40840$n7856
.sym 59096 $abc$40840$n7853
.sym 59098 basesoc_timer0_value[14]
.sym 59099 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 59100 VexRiscv._zz_319_
.sym 59101 $abc$40840$n3932
.sym 59103 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 59104 $abc$40840$n2623
.sym 59105 basesoc_ctrl_bus_errors[31]
.sym 59113 $abc$40840$n2441
.sym 59114 VexRiscv._zz_321_[24]
.sym 59117 VexRiscv._zz_194_[5]
.sym 59124 VexRiscv._zz_195_[5]
.sym 59128 VexRiscv._zz_194_[15]
.sym 59130 VexRiscv._zz_321_[25]
.sym 59131 VexRiscv._zz_321_[21]
.sym 59132 VexRiscv._zz_195_[32]
.sym 59134 basesoc_dat_w[2]
.sym 59139 VexRiscv._zz_321_[1]
.sym 59140 VexRiscv._zz_321_[13]
.sym 59142 VexRiscv._zz_195_[15]
.sym 59145 VexRiscv._zz_321_[24]
.sym 59153 VexRiscv._zz_321_[13]
.sym 59158 VexRiscv._zz_321_[21]
.sym 59162 VexRiscv._zz_195_[32]
.sym 59163 VexRiscv._zz_195_[5]
.sym 59165 VexRiscv._zz_194_[5]
.sym 59171 VexRiscv._zz_321_[1]
.sym 59176 basesoc_dat_w[2]
.sym 59181 VexRiscv._zz_321_[25]
.sym 59186 VexRiscv._zz_195_[32]
.sym 59187 VexRiscv._zz_195_[15]
.sym 59188 VexRiscv._zz_194_[15]
.sym 59190 $abc$40840$n2441
.sym 59191 clk12_$glb_clk
.sym 59192 sys_rst_$glb_sr
.sym 59193 VexRiscv._zz_195_[16]
.sym 59194 VexRiscv._zz_195_[17]
.sym 59195 VexRiscv._zz_195_[18]
.sym 59196 VexRiscv._zz_195_[19]
.sym 59197 VexRiscv._zz_195_[20]
.sym 59198 VexRiscv._zz_195_[21]
.sym 59199 VexRiscv._zz_195_[22]
.sym 59200 VexRiscv._zz_195_[23]
.sym 59203 VexRiscv._zz_321_[23]
.sym 59204 basesoc_timer0_value_status[1]
.sym 59205 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 59206 VexRiscv._zz_190_
.sym 59207 $abc$40840$n7865
.sym 59208 $abc$40840$n3611
.sym 59209 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 59210 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 59211 $abc$40840$n4466
.sym 59212 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 59214 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 59215 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 59216 $abc$40840$n7865
.sym 59217 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 59218 VexRiscv._zz_195_[32]
.sym 59219 VexRiscv._zz_195_[31]
.sym 59220 $abc$40840$n4980
.sym 59221 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 59222 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[0]
.sym 59223 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 59224 basesoc_timer0_reload_storage[25]
.sym 59225 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 59226 $abc$40840$n7875
.sym 59227 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 59235 $abc$40840$n5106_1
.sym 59236 $abc$40840$n5143
.sym 59237 $abc$40840$n4451
.sym 59238 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 59239 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 59240 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 59242 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 59243 $abc$40840$n4034_1
.sym 59244 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 59245 $abc$40840$n2605
.sym 59246 $abc$40840$n4478
.sym 59247 $abc$40840$n5107
.sym 59248 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 59253 $abc$40840$n5142
.sym 59268 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 59273 $abc$40840$n5106_1
.sym 59274 $abc$40840$n5107
.sym 59275 $abc$40840$n4451
.sym 59276 $abc$40840$n4034_1
.sym 59281 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 59285 $abc$40840$n4478
.sym 59286 $abc$40840$n4034_1
.sym 59287 $abc$40840$n5142
.sym 59288 $abc$40840$n5143
.sym 59293 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 59297 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 59306 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 59309 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 59313 $abc$40840$n2605
.sym 59314 clk12_$glb_clk
.sym 59315 VexRiscv.reset_$glb_sr
.sym 59316 VexRiscv._zz_195_[24]
.sym 59317 VexRiscv._zz_195_[25]
.sym 59318 VexRiscv._zz_195_[26]
.sym 59319 VexRiscv._zz_195_[27]
.sym 59320 VexRiscv._zz_195_[28]
.sym 59321 VexRiscv._zz_195_[29]
.sym 59322 VexRiscv._zz_195_[30]
.sym 59323 VexRiscv._zz_195_[31]
.sym 59325 $abc$40840$n6689
.sym 59328 $abc$40840$n4484
.sym 59329 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 59330 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 59331 $abc$40840$n5112_1
.sym 59332 VexRiscv._zz_194_[16]
.sym 59333 VexRiscv._zz_195_[23]
.sym 59334 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 59335 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 59336 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 59337 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 59338 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 59339 $abc$40840$n4034_1
.sym 59340 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 59341 VexRiscv._zz_194_[31]
.sym 59342 $abc$40840$n4469
.sym 59343 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 59344 VexRiscv.CsrPlugin_mtvec_base[17]
.sym 59345 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 59346 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 59347 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 59348 $abc$40840$n7878
.sym 59349 basesoc_uart_phy_rx_reg[5]
.sym 59350 VexRiscv._zz_194_[1]
.sym 59351 VexRiscv.IBusCachedPlugin_fetchPc_booted
.sym 59358 $abc$40840$n4991
.sym 59360 VexRiscv._zz_321_[29]
.sym 59363 VexRiscv._zz_194_[30]
.sym 59366 VexRiscv._zz_321_[30]
.sym 59367 VexRiscv._zz_194_[27]
.sym 59368 $abc$40840$n2605
.sym 59370 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 59375 VexRiscv.IBusCachedPlugin_fetchPc_booted
.sym 59377 $PACKER_GND_NET
.sym 59379 VexRiscv._zz_195_[30]
.sym 59380 $abc$40840$n4980
.sym 59381 VexRiscv._zz_195_[32]
.sym 59384 VexRiscv._zz_195_[27]
.sym 59386 VexRiscv._zz_321_[23]
.sym 59392 $PACKER_GND_NET
.sym 59399 VexRiscv._zz_321_[23]
.sym 59403 VexRiscv._zz_194_[27]
.sym 59404 VexRiscv._zz_195_[27]
.sym 59405 VexRiscv._zz_195_[32]
.sym 59408 $abc$40840$n4980
.sym 59409 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 59410 $abc$40840$n4991
.sym 59411 VexRiscv.IBusCachedPlugin_fetchPc_booted
.sym 59416 VexRiscv._zz_321_[30]
.sym 59421 $PACKER_GND_NET
.sym 59427 VexRiscv._zz_321_[29]
.sym 59432 VexRiscv._zz_195_[32]
.sym 59433 VexRiscv._zz_194_[30]
.sym 59435 VexRiscv._zz_195_[30]
.sym 59436 $abc$40840$n2605
.sym 59437 clk12_$glb_clk
.sym 59439 VexRiscv._zz_195_[32]
.sym 59440 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 59441 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 59442 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 59443 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 59444 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 59445 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 59446 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 59448 basesoc_dat_w[3]
.sym 59450 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31]
.sym 59451 $abc$40840$n4508
.sym 59452 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 59453 VexRiscv._zz_194_[27]
.sym 59454 VexRiscv._zz_194_[29]
.sym 59456 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 59457 VexRiscv._zz_194_[24]
.sym 59458 VexRiscv._zz_287_[0]
.sym 59459 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 59460 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 59461 $abc$40840$n4496
.sym 59462 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 59463 $PACKER_GND_NET
.sym 59464 $abc$40840$n7874
.sym 59465 $abc$40840$n4785_1
.sym 59466 $abc$40840$n7852
.sym 59467 $abc$40840$n5171_1
.sym 59468 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 59470 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 59471 VexRiscv._zz_194_[29]
.sym 59472 $abc$40840$n7877
.sym 59473 $abc$40840$n2623
.sym 59474 $abc$40840$n7876
.sym 59480 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 59484 $abc$40840$n4502
.sym 59485 $abc$40840$n5182_1
.sym 59488 $abc$40840$n5175_1
.sym 59491 $abc$40840$n2605
.sym 59493 $abc$40840$n5171_1
.sym 59494 $abc$40840$n4499
.sym 59495 $abc$40840$n4466
.sym 59496 $abc$40840$n5127
.sym 59498 $abc$40840$n5131
.sym 59499 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 59500 $abc$40840$n4034_1
.sym 59502 $abc$40840$n4469
.sym 59503 $abc$40840$n5170_1
.sym 59504 $abc$40840$n5130
.sym 59506 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 59508 $abc$40840$n4034_1
.sym 59509 $abc$40840$n4508
.sym 59510 $abc$40840$n5126
.sym 59511 $abc$40840$n5174_1
.sym 59513 $abc$40840$n4466
.sym 59514 $abc$40840$n4034_1
.sym 59515 $abc$40840$n5127
.sym 59516 $abc$40840$n5126
.sym 59520 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 59525 $abc$40840$n4034_1
.sym 59526 $abc$40840$n4499
.sym 59527 $abc$40840$n5171_1
.sym 59528 $abc$40840$n5170_1
.sym 59533 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 59537 $abc$40840$n5131
.sym 59538 $abc$40840$n4034_1
.sym 59539 $abc$40840$n4469
.sym 59540 $abc$40840$n5130
.sym 59543 $abc$40840$n5182_1
.sym 59544 $abc$40840$n4508
.sym 59545 $abc$40840$n4034_1
.sym 59549 $abc$40840$n5174_1
.sym 59550 $abc$40840$n5175_1
.sym 59551 $abc$40840$n4502
.sym 59552 $abc$40840$n4034_1
.sym 59557 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 59559 $abc$40840$n2605
.sym 59560 clk12_$glb_clk
.sym 59561 VexRiscv.reset_$glb_sr
.sym 59562 $abc$40840$n5127
.sym 59563 $abc$40840$n5431_1
.sym 59564 $abc$40840$n5131
.sym 59565 $abc$40840$n5138
.sym 59566 $abc$40840$n5648_1
.sym 59567 basesoc_uart_phy_rx_reg[3]
.sym 59568 basesoc_uart_phy_rx_reg[4]
.sym 59569 $abc$40840$n5564
.sym 59570 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 59571 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 59573 VexRiscv._zz_35_[31]
.sym 59574 $abc$40840$n5175_1
.sym 59575 $abc$40840$n5186_1
.sym 59576 $abc$40840$n5184_1
.sym 59577 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 59578 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 59579 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 59580 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 59581 VexRiscv._zz_195_[32]
.sym 59582 $abc$40840$n3926
.sym 59583 VexRiscv.decode_to_execute_IS_DIV
.sym 59584 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 59585 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 59586 VexRiscv._zz_319_
.sym 59587 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 59588 $abc$40840$n5070_1
.sym 59589 VexRiscv._zz_334_
.sym 59590 basesoc_timer0_value[14]
.sym 59591 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 59592 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 59593 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 59594 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 59595 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 59596 VexRiscv.CsrPlugin_mepc[19]
.sym 59603 $abc$40840$n5365
.sym 59604 VexRiscv._zz_321_[26]
.sym 59605 $abc$40840$n233
.sym 59606 $abc$40840$n5183_1
.sym 59607 VexRiscv._zz_321_[2]
.sym 59611 VexRiscv._zz_321_[27]
.sym 59613 $abc$40840$n5071
.sym 59614 $abc$40840$n2629
.sym 59615 VexRiscv._zz_321_[2]
.sym 59616 $abc$40840$n5290
.sym 59618 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 59619 VexRiscv._zz_321_[27]
.sym 59620 $abc$40840$n5368
.sym 59621 VexRiscv._zz_321_[28]
.sym 59628 $abc$40840$n5184_1
.sym 59629 VexRiscv._zz_321_[28]
.sym 59636 $abc$40840$n233
.sym 59637 VexRiscv._zz_321_[28]
.sym 59639 $abc$40840$n5368
.sym 59643 $abc$40840$n5365
.sym 59644 VexRiscv._zz_321_[27]
.sym 59645 $abc$40840$n233
.sym 59648 VexRiscv._zz_321_[27]
.sym 59656 VexRiscv._zz_321_[26]
.sym 59660 VexRiscv._zz_321_[28]
.sym 59666 $abc$40840$n5071
.sym 59667 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 59668 $abc$40840$n5183_1
.sym 59669 $abc$40840$n5184_1
.sym 59672 $abc$40840$n233
.sym 59673 VexRiscv._zz_321_[2]
.sym 59674 $abc$40840$n5290
.sym 59681 VexRiscv._zz_321_[2]
.sym 59682 $abc$40840$n2629
.sym 59683 clk12_$glb_clk
.sym 59685 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[23]
.sym 59686 $abc$40840$n5118_1
.sym 59687 $abc$40840$n5158_1
.sym 59688 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[28]
.sym 59689 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 59690 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[9]
.sym 59691 $abc$40840$n5139
.sym 59692 $abc$40840$n5159_1
.sym 59697 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 59698 $abc$40840$n235
.sym 59699 $abc$40840$n5071
.sym 59700 VexRiscv.CsrPlugin_mtvec_base[6]
.sym 59702 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 59703 VexRiscv._zz_41_[30]
.sym 59704 $abc$40840$n2653
.sym 59705 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 59706 $abc$40840$n235
.sym 59707 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 59708 VexRiscv._zz_285_[2]
.sym 59710 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[0]
.sym 59711 $abc$40840$n5154
.sym 59712 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 59713 $abc$40840$n3689
.sym 59714 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 59715 basesoc_vexriscv_ibus_adr[15]
.sym 59717 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 59719 $abc$40840$n5564
.sym 59720 $abc$40840$n5118_1
.sym 59727 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 59728 $abc$40840$n3691_1
.sym 59731 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 59732 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 59733 $abc$40840$n3690
.sym 59736 $abc$40840$n5067_1
.sym 59737 $abc$40840$n2641
.sym 59739 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 59741 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 59744 VexRiscv._zz_135_[3]
.sym 59746 $abc$40840$n3686
.sym 59747 $abc$40840$n3687
.sym 59748 $abc$40840$n5070_1
.sym 59751 $PACKER_VCC_NET
.sym 59752 VexRiscv.CsrPlugin_mtvec_base[28]
.sym 59753 VexRiscv.CsrPlugin_mepc[30]
.sym 59756 VexRiscv._zz_188_
.sym 59760 $abc$40840$n3690
.sym 59761 VexRiscv._zz_135_[3]
.sym 59768 $PACKER_VCC_NET
.sym 59771 $abc$40840$n3686
.sym 59772 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 59773 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 59774 $abc$40840$n3687
.sym 59777 $abc$40840$n5067_1
.sym 59778 $abc$40840$n5070_1
.sym 59779 VexRiscv.CsrPlugin_mtvec_base[28]
.sym 59780 VexRiscv.CsrPlugin_mepc[30]
.sym 59784 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 59785 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 59790 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 59792 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 59795 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 59796 $abc$40840$n3687
.sym 59797 $abc$40840$n3691_1
.sym 59798 $abc$40840$n3690
.sym 59801 VexRiscv._zz_188_
.sym 59805 $abc$40840$n2641
.sym 59806 clk12_$glb_clk
.sym 59808 VexRiscv.CsrPlugin_mtvec_base[27]
.sym 59809 VexRiscv.CsrPlugin_mtvec_base[2]
.sym 59810 VexRiscv.CsrPlugin_mtvec_base[21]
.sym 59811 $abc$40840$n5119
.sym 59812 $abc$40840$n5178_1
.sym 59813 VexRiscv.CsrPlugin_mtvec_base[0]
.sym 59814 VexRiscv.CsrPlugin_mtvec_base[5]
.sym 59815 $abc$40840$n5154
.sym 59816 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 59820 $abc$40840$n2641
.sym 59821 VexRiscv._zz_200_[0]
.sym 59822 $abc$40840$n3660_1
.sym 59824 VexRiscv.CsrPlugin_interrupt_code[1]
.sym 59825 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 59827 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 59828 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 59829 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 59830 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 59831 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 59832 basesoc_timer0_value[1]
.sym 59833 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 59834 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 59835 basesoc_vexriscv_ibus_adr[11]
.sym 59836 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 59837 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 59839 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 59841 VexRiscv.CsrPlugin_mtvec_base[17]
.sym 59842 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 59843 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 59850 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 59851 $abc$40840$n3691_1
.sym 59852 $abc$40840$n235
.sym 59856 $abc$40840$n3690
.sym 59858 basesoc_timer0_value[1]
.sym 59859 $abc$40840$n3704
.sym 59860 $abc$40840$n2447
.sym 59862 basesoc_timer0_value[14]
.sym 59864 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 59868 VexRiscv._zz_190_
.sym 59869 VexRiscv.lastStagePc[19]
.sym 59870 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 59872 VexRiscv.CsrPlugin_mepc[19]
.sym 59874 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 59876 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 59877 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 59878 $abc$40840$n2653
.sym 59879 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 59882 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 59883 $abc$40840$n3704
.sym 59884 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 59885 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 59888 VexRiscv._zz_190_
.sym 59889 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 59890 $abc$40840$n235
.sym 59891 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 59896 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 59897 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 59901 VexRiscv.lastStagePc[19]
.sym 59902 VexRiscv.CsrPlugin_mepc[19]
.sym 59903 $abc$40840$n2653
.sym 59906 $abc$40840$n3691_1
.sym 59907 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 59909 $abc$40840$n3690
.sym 59915 basesoc_timer0_value[14]
.sym 59918 basesoc_timer0_value[1]
.sym 59924 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 59926 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 59928 $abc$40840$n2447
.sym 59929 clk12_$glb_clk
.sym 59930 sys_rst_$glb_sr
.sym 59931 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[25]
.sym 59932 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 59933 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 59934 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 59935 $abc$40840$n5162_1
.sym 59936 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 59937 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[13]
.sym 59938 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 59943 $abc$40840$n5086
.sym 59944 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 59945 $abc$40840$n3704
.sym 59946 $abc$40840$n235
.sym 59947 $abc$40840$n5482
.sym 59948 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 59949 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 59950 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[17]
.sym 59951 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 59952 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 59953 VexRiscv.CsrPlugin_mtvec_base[8]
.sym 59954 VexRiscv.lastStageIsFiring
.sym 59956 VexRiscv.lastStagePc[2]
.sym 59957 $abc$40840$n4785_1
.sym 59958 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 59959 VexRiscv.CsrPlugin_hadException
.sym 59960 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 59961 $abc$40840$n2656
.sym 59962 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 59963 VexRiscv.CsrPlugin_mepc[29]
.sym 59964 VexRiscv.lastStagePc[0]
.sym 59965 $abc$40840$n2623
.sym 59977 $abc$40840$n235
.sym 59982 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 59983 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 59984 VexRiscv._zz_190_
.sym 59985 VexRiscv._zz_170_[0]
.sym 59988 $abc$40840$n4357
.sym 59989 $abc$40840$n4786
.sym 59990 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 59991 $abc$40840$n4401_1
.sym 59993 VexRiscv._zz_170_[1]
.sym 59996 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[17]
.sym 59997 VexRiscv.CsrPlugin_mepc[23]
.sym 59998 $abc$40840$n233
.sym 60001 VexRiscv._zz_151_[2]
.sym 60002 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[13]
.sym 60003 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 60005 VexRiscv._zz_170_[0]
.sym 60006 $abc$40840$n4401_1
.sym 60007 VexRiscv._zz_151_[2]
.sym 60008 VexRiscv._zz_170_[1]
.sym 60020 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 60025 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[17]
.sym 60029 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 60030 $abc$40840$n235
.sym 60031 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 60032 VexRiscv._zz_190_
.sym 60036 $abc$40840$n4357
.sym 60037 $abc$40840$n4786
.sym 60038 VexRiscv.CsrPlugin_mepc[23]
.sym 60042 $abc$40840$n233
.sym 60049 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[13]
.sym 60051 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 60052 clk12_$glb_clk
.sym 60054 VexRiscv.CsrPlugin_mepc[2]
.sym 60055 VexRiscv.CsrPlugin_mepc[23]
.sym 60056 $abc$40840$n5341_1
.sym 60057 $abc$40840$n2623
.sym 60058 VexRiscv.CsrPlugin_mepc[0]
.sym 60059 basesoc_uart_phy_rx
.sym 60060 VexRiscv.IBusCachedPlugin_fetchPc_booted
.sym 60061 VexRiscv.CsrPlugin_mepc[25]
.sym 60067 $abc$40840$n2642
.sym 60068 VexRiscv._zz_194_[30]
.sym 60069 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 60070 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 60071 VexRiscv.CsrPlugin_mepc[7]
.sym 60072 basesoc_dat_w[3]
.sym 60073 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 60075 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 60077 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 60079 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 60080 $abc$40840$n5070_1
.sym 60081 VexRiscv._zz_319_
.sym 60086 VexRiscv._zz_151_[23]
.sym 60087 VexRiscv._zz_319_
.sym 60096 VexRiscv.CsrPlugin_mepc[14]
.sym 60098 $abc$40840$n5070_1
.sym 60100 $abc$40840$n2653
.sym 60102 VexRiscv.lastStagePc[23]
.sym 60108 $abc$40840$n2653
.sym 60109 VexRiscv.lastStagePc[14]
.sym 60112 VexRiscv.CsrPlugin_mepc[23]
.sym 60113 $abc$40840$n5324_1
.sym 60114 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 60115 VexRiscv.CsrPlugin_mepc[0]
.sym 60119 VexRiscv._zz_334_
.sym 60120 $abc$40840$n5322_1
.sym 60122 VexRiscv.execute_to_memory_INSTRUCTION[28]
.sym 60123 VexRiscv.CsrPlugin_mstatus_MIE
.sym 60124 VexRiscv.lastStagePc[0]
.sym 60126 VexRiscv._zz_35_[31]
.sym 60128 VexRiscv.lastStagePc[0]
.sym 60130 VexRiscv.CsrPlugin_mepc[0]
.sym 60131 $abc$40840$n2653
.sym 60135 VexRiscv.execute_to_memory_INSTRUCTION[28]
.sym 60141 VexRiscv.CsrPlugin_mstatus_MIE
.sym 60142 $abc$40840$n2653
.sym 60143 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 60146 $abc$40840$n5070_1
.sym 60147 $abc$40840$n5324_1
.sym 60148 VexRiscv._zz_334_
.sym 60149 $abc$40840$n5322_1
.sym 60153 VexRiscv.CsrPlugin_mepc[23]
.sym 60154 $abc$40840$n2653
.sym 60155 VexRiscv.lastStagePc[23]
.sym 60166 VexRiscv._zz_35_[31]
.sym 60170 VexRiscv.CsrPlugin_mepc[14]
.sym 60171 $abc$40840$n2653
.sym 60172 VexRiscv.lastStagePc[14]
.sym 60175 clk12_$glb_clk
.sym 60176 VexRiscv.reset_$glb_sr
.sym 60177 $abc$40840$n4039
.sym 60178 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[5]
.sym 60179 $abc$40840$n4951
.sym 60180 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 60181 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[2]
.sym 60182 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[1]
.sym 60186 basesoc_dat_w[1]
.sym 60190 VexRiscv.CsrPlugin_mcause_exceptionCode[0]
.sym 60191 regs0
.sym 60192 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 60193 $abc$40840$n8284
.sym 60194 $abc$40840$n2653
.sym 60195 VexRiscv._zz_200_[3]
.sym 60196 VexRiscv.CsrPlugin_mepc[2]
.sym 60197 sys_rst
.sym 60198 VexRiscv.execute_arbitration_isStuckByOthers
.sym 60199 $abc$40840$n5337_1
.sym 60200 $abc$40840$n8284
.sym 60212 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 60223 VexRiscv._zz_129_[5]
.sym 60290 VexRiscv._zz_129_[5]
.sym 60297 $abc$40840$n8283_$glb_ce
.sym 60298 clk12_$glb_clk
.sym 60305 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[3]
.sym 60308 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 60310 $abc$40840$n233
.sym 60311 basesoc_dat_w[3]
.sym 60317 $abc$40840$n2641
.sym 60319 basesoc_dat_w[5]
.sym 60339 basesoc_dat_w[3]
.sym 60374 serial_tx
.sym 60385 serial_tx
.sym 60404 spiflash_miso1
.sym 60413 sys_rst
.sym 60432 $PACKER_VCC_NET
.sym 60433 user_btn2
.sym 60449 $abc$40840$n13
.sym 60465 $abc$40840$n3
.sym 60468 $abc$40840$n2285
.sym 60475 $abc$40840$n13
.sym 60501 $abc$40840$n3
.sym 60520 $abc$40840$n2285
.sym 60521 clk12_$glb_clk
.sym 60523 user_btn_n
.sym 60527 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 60529 basesoc_uart_phy_storage[10]
.sym 60530 $abc$40840$n6018
.sym 60531 $abc$40840$n2521
.sym 60532 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 60533 $abc$40840$n6019
.sym 60534 basesoc_uart_phy_storage[2]
.sym 60539 spiflash_miso
.sym 60540 $PACKER_VCC_NET
.sym 60541 basesoc_dat_w[4]
.sym 60542 $abc$40840$n5939
.sym 60544 spiflash_bus_dat_r[24]
.sym 60545 basesoc_ctrl_reset_reset_r
.sym 60546 array_muxed1[14]
.sym 60547 basesoc_timer0_load_storage[23]
.sym 60548 $abc$40840$n6348_1
.sym 60550 array_muxed1[31]
.sym 60552 $abc$40840$n134
.sym 60562 $abc$40840$n2285
.sym 60569 $abc$40840$n142
.sym 60578 csrbankarray_interface0_bank_bus_dat_r[0]
.sym 60584 $abc$40840$n3710
.sym 60588 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 60591 $abc$40840$n3710
.sym 60592 slave_sel_r[1]
.sym 60615 spiflash_bus_dat_r[27]
.sym 60619 $abc$40840$n6516
.sym 60622 $abc$40840$n178
.sym 60623 slave_sel_r[1]
.sym 60656 $abc$40840$n178
.sym 60680 $abc$40840$n6516
.sym 60681 slave_sel_r[1]
.sym 60682 spiflash_bus_dat_r[27]
.sym 60684 clk12_$glb_clk
.sym 60685 $abc$40840$n231_$glb_sr
.sym 60686 $abc$40840$n6427
.sym 60687 spiflash_clk1
.sym 60688 csrbankarray_interface6_bank_bus_dat_r[2]
.sym 60689 basesoc_bus_wishbone_dat_r[0]
.sym 60690 $abc$40840$n5896_1
.sym 60691 $abc$40840$n5895_1
.sym 60692 csrbankarray_interface3_bank_bus_dat_r[0]
.sym 60693 $abc$40840$n6428
.sym 60698 $abc$40840$n3904
.sym 60699 array_muxed0[1]
.sym 60700 array_muxed1[1]
.sym 60701 basesoc_ctrl_reset_reset_r
.sym 60702 $abc$40840$n188
.sym 60703 spiflash_bus_dat_r[27]
.sym 60704 spiflash_miso
.sym 60705 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 60706 spiflash_bus_dat_r[24]
.sym 60707 $abc$40840$n6522
.sym 60709 array_muxed0[10]
.sym 60710 $abc$40840$n122
.sym 60711 basesoc_adr[0]
.sym 60712 csrbankarray_interface5_bank_bus_dat_r[6]
.sym 60713 $abc$40840$n6439
.sym 60714 basesoc_adr[1]
.sym 60715 $abc$40840$n4860
.sym 60716 csrbankarray_interface4_bank_bus_dat_r[2]
.sym 60717 $abc$40840$n3825
.sym 60718 $abc$40840$n134
.sym 60719 $abc$40840$n6427
.sym 60720 $abc$40840$n122
.sym 60721 $abc$40840$n136
.sym 60727 $abc$40840$n6436
.sym 60729 $abc$40840$n4419
.sym 60731 $abc$40840$n4860
.sym 60732 csrbankarray_interface3_bank_bus_dat_r[2]
.sym 60738 $abc$40840$n6435
.sym 60739 csrbankarray_sel_r
.sym 60740 basesoc_dat_w[1]
.sym 60742 csrbankarray_interface4_bank_bus_dat_r[2]
.sym 60743 csrbankarray_csrbank3_bitbang0_w[2]
.sym 60745 sys_rst
.sym 60746 $abc$40840$n6434
.sym 60750 $abc$40840$n3710
.sym 60751 $abc$40840$n4287
.sym 60752 $abc$40840$n6432
.sym 60753 csrbankarray_interface6_bank_bus_dat_r[2]
.sym 60754 $abc$40840$n6430
.sym 60755 $abc$40840$n4287
.sym 60756 $abc$40840$n3892_1
.sym 60758 csrbankarray_interface0_bank_bus_dat_r[2]
.sym 60760 csrbankarray_interface4_bank_bus_dat_r[2]
.sym 60761 csrbankarray_interface6_bank_bus_dat_r[2]
.sym 60762 csrbankarray_interface0_bank_bus_dat_r[2]
.sym 60763 csrbankarray_interface3_bank_bus_dat_r[2]
.sym 60766 csrbankarray_sel_r
.sym 60767 $abc$40840$n4419
.sym 60768 $abc$40840$n4287
.sym 60769 $abc$40840$n4860
.sym 60772 sys_rst
.sym 60774 basesoc_dat_w[1]
.sym 60778 csrbankarray_sel_r
.sym 60779 $abc$40840$n4419
.sym 60780 $abc$40840$n4287
.sym 60781 $abc$40840$n4860
.sym 60784 $abc$40840$n6436
.sym 60786 $abc$40840$n6435
.sym 60787 $abc$40840$n6434
.sym 60791 $abc$40840$n3892_1
.sym 60792 $abc$40840$n3710
.sym 60793 csrbankarray_csrbank3_bitbang0_w[2]
.sym 60796 $abc$40840$n6432
.sym 60798 $abc$40840$n6430
.sym 60802 $abc$40840$n4287
.sym 60803 $abc$40840$n4860
.sym 60804 csrbankarray_sel_r
.sym 60805 $abc$40840$n4419
.sym 60807 clk12_$glb_clk
.sym 60808 sys_rst_$glb_sr
.sym 60809 basesoc_uart_phy_storage[8]
.sym 60810 basesoc_bus_wishbone_dat_r[3]
.sym 60811 $abc$40840$n6442
.sym 60812 $abc$40840$n5889_1
.sym 60813 csrbankarray_interface6_bank_bus_dat_r[0]
.sym 60814 basesoc_uart_phy_storage[16]
.sym 60815 $abc$40840$n5890_1
.sym 60816 $abc$40840$n6440
.sym 60817 basesoc_bus_wishbone_dat_r[2]
.sym 60818 spram_wren0
.sym 60819 basesoc_uart_tx_fifo_level0[1]
.sym 60820 VexRiscv._zz_35_[24]
.sym 60821 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 60822 array_muxed0[5]
.sym 60823 $abc$40840$n2516
.sym 60824 basesoc_bus_wishbone_dat_r[0]
.sym 60825 basesoc_adr[0]
.sym 60826 csrbankarray_interface4_bank_bus_dat_r[0]
.sym 60827 $abc$40840$n2439
.sym 60828 csrbankarray_csrbank3_bitbang0_w[0]
.sym 60829 $abc$40840$n2281
.sym 60830 basesoc_adr[0]
.sym 60831 $abc$40840$n3758
.sym 60832 array_muxed1[6]
.sym 60833 basesoc_timer0_en_storage
.sym 60834 $abc$40840$n3711
.sym 60835 $abc$40840$n3895_1
.sym 60837 $abc$40840$n4287
.sym 60838 csrbankarray_sel_r
.sym 60839 basesoc_timer0_value[0]
.sym 60840 $abc$40840$n3900_1
.sym 60841 $abc$40840$n4287
.sym 60842 $abc$40840$n5947
.sym 60843 csrbankarray_sel_r
.sym 60852 $abc$40840$n4287
.sym 60853 csrbankarray_interface6_bank_bus_dat_r[6]
.sym 60854 $abc$40840$n3731
.sym 60855 basesoc_timer0_value[5]
.sym 60857 basesoc_timer0_value[0]
.sym 60858 basesoc_ctrl_storage[8]
.sym 60859 $abc$40840$n3727_1
.sym 60862 $abc$40840$n6040_1
.sym 60867 $abc$40840$n4419
.sym 60868 $abc$40840$n2447
.sym 60869 csrbankarray_sel_r
.sym 60870 csrbankarray_interface4_bank_bus_dat_r[6]
.sym 60871 basesoc_ctrl_bus_errors[16]
.sym 60872 csrbankarray_interface5_bank_bus_dat_r[6]
.sym 60875 $abc$40840$n4860
.sym 60876 basesoc_adr[3]
.sym 60877 basesoc_adr[4]
.sym 60878 $abc$40840$n3826
.sym 60879 $abc$40840$n6039_1
.sym 60881 basesoc_adr[2]
.sym 60883 $abc$40840$n4860
.sym 60884 $abc$40840$n4419
.sym 60885 $abc$40840$n4287
.sym 60886 csrbankarray_sel_r
.sym 60890 basesoc_adr[4]
.sym 60891 $abc$40840$n3826
.sym 60895 $abc$40840$n6039_1
.sym 60896 basesoc_ctrl_storage[8]
.sym 60897 $abc$40840$n3727_1
.sym 60898 $abc$40840$n6040_1
.sym 60901 csrbankarray_interface6_bank_bus_dat_r[6]
.sym 60902 csrbankarray_interface4_bank_bus_dat_r[6]
.sym 60904 csrbankarray_interface5_bank_bus_dat_r[6]
.sym 60907 $abc$40840$n3731
.sym 60909 basesoc_adr[2]
.sym 60910 basesoc_adr[3]
.sym 60913 $abc$40840$n3826
.sym 60915 basesoc_ctrl_bus_errors[16]
.sym 60920 basesoc_timer0_value[5]
.sym 60927 basesoc_timer0_value[0]
.sym 60929 $abc$40840$n2447
.sym 60930 clk12_$glb_clk
.sym 60931 sys_rst_$glb_sr
.sym 60932 $abc$40840$n6170_1
.sym 60933 $abc$40840$n6445
.sym 60934 basesoc_bus_wishbone_dat_r[7]
.sym 60935 basesoc_bus_wishbone_dat_r[5]
.sym 60936 $abc$40840$n3822
.sym 60937 basesoc_timer0_value[7]
.sym 60938 $abc$40840$n6438
.sym 60939 $abc$40840$n3895_1
.sym 60940 basesoc_ctrl_storage[8]
.sym 60941 basesoc_vexriscv_dbus_cyc
.sym 60942 basesoc_vexriscv_dbus_cyc
.sym 60943 $abc$40840$n5653
.sym 60945 user_btn0
.sym 60946 basesoc_dat_w[7]
.sym 60947 $abc$40840$n3710
.sym 60948 $abc$40840$n3710
.sym 60949 csrbankarray_interface6_bank_bus_dat_r[6]
.sym 60950 basesoc_bus_wishbone_dat_r[4]
.sym 60951 basesoc_timer0_value[5]
.sym 60952 basesoc_dat_w[1]
.sym 60953 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 60954 array_muxed1[8]
.sym 60956 $abc$40840$n142
.sym 60957 $abc$40840$n3822
.sym 60958 basesoc_uart_phy_storage[0]
.sym 60959 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 60960 basesoc_timer0_value[17]
.sym 60961 $abc$40840$n3826
.sym 60962 basesoc_uart_phy_storage[5]
.sym 60963 basesoc_uart_phy_storage[29]
.sym 60965 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 60966 $abc$40840$n3727_1
.sym 60967 $abc$40840$n6190_1
.sym 60973 $abc$40840$n6447_1
.sym 60974 csrbankarray_csrbank3_bitbang0_w[1]
.sym 60975 $abc$40840$n5968
.sym 60976 $abc$40840$n6448_1
.sym 60977 csrbankarray_interface5_bank_bus_dat_r[7]
.sym 60978 $abc$40840$n3892_1
.sym 60979 $abc$40840$n3813
.sym 60980 basesoc_adr[3]
.sym 60981 $abc$40840$n6801_1
.sym 60982 basesoc_timer0_load_storage[2]
.sym 60983 $abc$40840$n3728
.sym 60985 $abc$40840$n3823
.sym 60986 basesoc_adr[4]
.sym 60987 $abc$40840$n5965
.sym 60988 $abc$40840$n5966
.sym 60990 $abc$40840$n6800_1
.sym 60991 basesoc_adr[2]
.sym 60992 $abc$40840$n3727_1
.sym 60994 csrbankarray_interface6_bank_bus_dat_r[7]
.sym 60995 basesoc_ctrl_bus_errors[8]
.sym 60996 $abc$40840$n6799
.sym 60998 $abc$40840$n3710
.sym 61000 csrbankarray_interface4_bank_bus_dat_r[7]
.sym 61001 csrbankarray_interface1_bank_bus_dat_r[6]
.sym 61002 basesoc_timer0_load_storage[26]
.sym 61003 $abc$40840$n3708
.sym 61004 csrbankarray_interface2_bank_bus_dat_r[6]
.sym 61006 csrbankarray_interface4_bank_bus_dat_r[7]
.sym 61007 csrbankarray_interface6_bank_bus_dat_r[7]
.sym 61008 csrbankarray_interface5_bank_bus_dat_r[7]
.sym 61012 $abc$40840$n6799
.sym 61013 $abc$40840$n5968
.sym 61014 $abc$40840$n5965
.sym 61015 basesoc_adr[4]
.sym 61018 basesoc_adr[4]
.sym 61019 $abc$40840$n3728
.sym 61020 basesoc_adr[2]
.sym 61021 basesoc_adr[3]
.sym 61024 $abc$40840$n6800_1
.sym 61025 $abc$40840$n5966
.sym 61026 $abc$40840$n6801_1
.sym 61027 $abc$40840$n3813
.sym 61030 basesoc_ctrl_bus_errors[8]
.sym 61031 $abc$40840$n3823
.sym 61036 csrbankarray_csrbank3_bitbang0_w[1]
.sym 61038 $abc$40840$n3892_1
.sym 61039 $abc$40840$n3710
.sym 61042 csrbankarray_interface2_bank_bus_dat_r[6]
.sym 61043 $abc$40840$n6448_1
.sym 61044 $abc$40840$n6447_1
.sym 61045 csrbankarray_interface1_bank_bus_dat_r[6]
.sym 61048 $abc$40840$n3727_1
.sym 61049 basesoc_timer0_load_storage[26]
.sym 61050 $abc$40840$n3708
.sym 61051 basesoc_timer0_load_storage[2]
.sym 61053 clk12_$glb_clk
.sym 61054 sys_rst_$glb_sr
.sym 61055 basesoc_timer0_value[17]
.sym 61056 csrbankarray_interface6_bank_bus_dat_r[3]
.sym 61057 csrbankarray_interface6_bank_bus_dat_r[4]
.sym 61058 $abc$40840$n5910_1
.sym 61059 $abc$40840$n5904_1
.sym 61060 csrbankarray_interface6_bank_bus_dat_r[7]
.sym 61061 csrbankarray_interface6_bank_bus_dat_r[5]
.sym 61062 $abc$40840$n5905_1
.sym 61065 VexRiscv._zz_35_[3]
.sym 61067 basesoc_we
.sym 61068 csrbankarray_csrbank3_bitbang0_w[1]
.sym 61069 $abc$40840$n5968
.sym 61071 basesoc_dat_w[3]
.sym 61072 $abc$40840$n3818
.sym 61073 csrbankarray_interface5_bank_bus_dat_r[7]
.sym 61074 basesoc_timer0_value[1]
.sym 61075 basesoc_timer0_load_storage[7]
.sym 61076 $abc$40840$n6013
.sym 61077 csrbankarray_interface5_bank_bus_dat_r[5]
.sym 61078 basesoc_timer0_reload_storage[7]
.sym 61079 VexRiscv._zz_194_[5]
.sym 61080 VexRiscv._zz_311_
.sym 61081 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 61082 $abc$40840$n3710
.sym 61083 csrbankarray_interface2_bank_bus_dat_r[5]
.sym 61084 $abc$40840$n3831
.sym 61085 basesoc_uart_phy_storage[12]
.sym 61086 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 61087 csrbankarray_interface1_bank_bus_dat_r[6]
.sym 61088 basesoc_timer0_reload_storage[3]
.sym 61089 VexRiscv._zz_194_[14]
.sym 61090 basesoc_uart_eventmanager_status_w[0]
.sym 61096 $abc$40840$n5967
.sym 61097 basesoc_timer0_value_status[18]
.sym 61098 $abc$40840$n5948
.sym 61100 $abc$40840$n3822
.sym 61102 basesoc_timer0_value_status[0]
.sym 61103 $abc$40840$n3828
.sym 61104 $abc$40840$n5945
.sym 61105 basesoc_timer0_value_status[26]
.sym 61106 $abc$40840$n5947
.sym 61107 basesoc_timer0_value_status[8]
.sym 61108 $abc$40840$n3831
.sym 61109 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0]
.sym 61110 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1]
.sym 61111 $abc$40840$n5949
.sym 61112 basesoc_timer0_reload_storage[3]
.sym 61113 basesoc_timer0_value_status[16]
.sym 61115 basesoc_timer0_reload_storage[2]
.sym 61116 basesoc_timer0_reload_storage[18]
.sym 61120 basesoc_timer0_value_status[19]
.sym 61122 basesoc_timer0_reload_storage[26]
.sym 61124 $abc$40840$n5946
.sym 61125 $abc$40840$n5939
.sym 61129 $abc$40840$n5939
.sym 61130 basesoc_timer0_reload_storage[26]
.sym 61131 basesoc_timer0_value_status[26]
.sym 61132 $abc$40840$n3831
.sym 61135 $abc$40840$n5945
.sym 61136 basesoc_timer0_value_status[0]
.sym 61137 $abc$40840$n5946
.sym 61138 $abc$40840$n5949
.sym 61141 basesoc_timer0_reload_storage[3]
.sym 61142 basesoc_timer0_value_status[19]
.sym 61143 $abc$40840$n3822
.sym 61144 $abc$40840$n5947
.sym 61150 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0]
.sym 61153 $abc$40840$n5948
.sym 61154 basesoc_timer0_value_status[16]
.sym 61155 basesoc_timer0_value_status[8]
.sym 61156 $abc$40840$n5947
.sym 61159 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1]
.sym 61165 $abc$40840$n3822
.sym 61166 basesoc_timer0_reload_storage[2]
.sym 61167 basesoc_timer0_reload_storage[18]
.sym 61168 $abc$40840$n3828
.sym 61171 basesoc_timer0_value_status[18]
.sym 61172 $abc$40840$n5967
.sym 61173 $abc$40840$n5947
.sym 61176 clk12_$glb_clk
.sym 61178 basesoc_uart_phy_storage[21]
.sym 61179 basesoc_uart_phy_storage[13]
.sym 61180 $abc$40840$n5911_1
.sym 61181 VexRiscv._zz_194_[14]
.sym 61182 $abc$40840$n5902_1
.sym 61183 $abc$40840$n5599
.sym 61184 VexRiscv._zz_194_[5]
.sym 61185 $abc$40840$n6809_1
.sym 61189 basesoc_dat_w[5]
.sym 61190 $abc$40840$n5945
.sym 61191 basesoc_timer0_value_status[26]
.sym 61192 array_muxed0[3]
.sym 61193 basesoc_timer0_load_storage[17]
.sym 61194 $abc$40840$n6797
.sym 61195 basesoc_timer0_value_status[8]
.sym 61196 basesoc_timer0_en_storage
.sym 61197 VexRiscv.decode_to_execute_RS2[15]
.sym 61198 basesoc_dat_w[1]
.sym 61199 basesoc_timer0_value_status[17]
.sym 61201 csrbankarray_interface6_bank_bus_dat_r[4]
.sym 61202 VexRiscv._zz_194_[4]
.sym 61204 $abc$40840$n3823
.sym 61205 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 61206 basesoc_timer0_value_status[19]
.sym 61207 VexRiscv._zz_253_[1]
.sym 61208 VexRiscv._zz_194_[23]
.sym 61209 VexRiscv._zz_35_[3]
.sym 61210 VexRiscv._zz_194_[15]
.sym 61211 $abc$40840$n4860
.sym 61212 $abc$40840$n6439
.sym 61213 VexRiscv._zz_195_[13]
.sym 61220 VexRiscv._zz_194_[4]
.sym 61221 $abc$40840$n4245
.sym 61222 $abc$40840$n3647_1
.sym 61226 $abc$40840$n4256_1
.sym 61227 $abc$40840$n4250_1
.sym 61231 $abc$40840$n4257
.sym 61233 VexRiscv._zz_316_[3]
.sym 61234 VexRiscv._zz_316_[4]
.sym 61235 VexRiscv.execute_to_memory_IS_DIV
.sym 61237 VexRiscv.memory_MulDivIterativePlugin_div_result[2]
.sym 61238 VexRiscv._zz_194_[6]
.sym 61239 VexRiscv.memory_MulDivIterativePlugin_div_result[4]
.sym 61240 VexRiscv._zz_311_
.sym 61241 VexRiscv._zz_194_[5]
.sym 61242 VexRiscv._zz_35_[12]
.sym 61246 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 61247 VexRiscv.memory_arbitration_isValid
.sym 61249 VexRiscv._zz_194_[5]
.sym 61253 VexRiscv._zz_35_[12]
.sym 61258 VexRiscv.memory_arbitration_isValid
.sym 61259 VexRiscv.memory_MulDivIterativePlugin_div_result[2]
.sym 61260 $abc$40840$n4250_1
.sym 61261 VexRiscv.execute_to_memory_IS_DIV
.sym 61264 $abc$40840$n4245
.sym 61265 VexRiscv._zz_194_[4]
.sym 61267 VexRiscv._zz_316_[3]
.sym 61276 $abc$40840$n4245
.sym 61278 VexRiscv._zz_316_[4]
.sym 61279 VexRiscv._zz_194_[5]
.sym 61282 VexRiscv._zz_194_[6]
.sym 61283 VexRiscv._zz_194_[5]
.sym 61284 VexRiscv._zz_311_
.sym 61288 VexRiscv.memory_MulDivIterativePlugin_div_result[4]
.sym 61289 VexRiscv.memory_arbitration_isValid
.sym 61290 VexRiscv.execute_to_memory_IS_DIV
.sym 61291 $abc$40840$n4256_1
.sym 61294 $abc$40840$n3647_1
.sym 61295 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 61296 $abc$40840$n4257
.sym 61299 clk12_$glb_clk
.sym 61300 VexRiscv.reset_$glb_sr
.sym 61301 $abc$40840$n5614_1
.sym 61302 VexRiscv._zz_194_[23]
.sym 61303 VexRiscv._zz_194_[15]
.sym 61304 VexRiscv._zz_194_[3]
.sym 61305 $abc$40840$n5623
.sym 61306 $abc$40840$n6206_1
.sym 61307 VexRiscv._zz_194_[22]
.sym 61308 VexRiscv._zz_194_[19]
.sym 61311 $abc$40840$n5033
.sym 61312 $abc$40840$n3834
.sym 61313 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[12]
.sym 61314 basesoc_ctrl_reset_reset_r
.sym 61315 basesoc_adr[0]
.sym 61316 basesoc_timer0_eventmanager_status_w
.sym 61317 $abc$40840$n2447
.sym 61318 $abc$40840$n3647_1
.sym 61319 sys_rst
.sym 61320 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 61321 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 61322 $abc$40840$n4063
.sym 61323 $abc$40840$n3812
.sym 61324 VexRiscv._zz_129_[4]
.sym 61325 grant
.sym 61327 $abc$40840$n2382
.sym 61328 basesoc_uart_phy_storage[28]
.sym 61330 VexRiscv._zz_194_[22]
.sym 61331 VexRiscv._zz_195_[18]
.sym 61332 VexRiscv._zz_194_[17]
.sym 61334 $abc$40840$n3711
.sym 61335 basesoc_uart_phy_storage[15]
.sym 61336 VexRiscv._zz_194_[23]
.sym 61343 VexRiscv._zz_195_[4]
.sym 61344 $abc$40840$n4254_1
.sym 61345 VexRiscv.memory_MulDivIterativePlugin_div_result[3]
.sym 61346 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 61349 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 61350 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 61356 VexRiscv._zz_35_[7]
.sym 61360 $abc$40840$n4253
.sym 61362 VexRiscv._zz_194_[4]
.sym 61363 VexRiscv.execute_to_memory_IS_DIV
.sym 61365 VexRiscv._zz_195_[32]
.sym 61367 VexRiscv.memory_arbitration_isValid
.sym 61368 VexRiscv._zz_194_[13]
.sym 61370 VexRiscv._zz_35_[10]
.sym 61372 $abc$40840$n3647_1
.sym 61373 VexRiscv._zz_195_[13]
.sym 61377 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 61381 VexRiscv.execute_to_memory_IS_DIV
.sym 61382 VexRiscv.memory_arbitration_isValid
.sym 61383 VexRiscv.memory_MulDivIterativePlugin_div_result[3]
.sym 61384 $abc$40840$n4253
.sym 61388 $abc$40840$n3647_1
.sym 61389 $abc$40840$n4254_1
.sym 61390 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 61395 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 61400 VexRiscv._zz_194_[13]
.sym 61401 VexRiscv._zz_195_[13]
.sym 61402 VexRiscv._zz_195_[32]
.sym 61405 VexRiscv._zz_35_[10]
.sym 61414 VexRiscv._zz_35_[7]
.sym 61417 VexRiscv._zz_195_[4]
.sym 61419 VexRiscv._zz_195_[32]
.sym 61420 VexRiscv._zz_194_[4]
.sym 61422 clk12_$glb_clk
.sym 61423 VexRiscv.reset_$glb_sr
.sym 61424 csrbankarray_interface1_bank_bus_dat_r[1]
.sym 61425 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 61426 $abc$40840$n5024
.sym 61427 $abc$40840$n5602
.sym 61428 basesoc_timer0_value[25]
.sym 61429 $abc$40840$n5603
.sym 61430 $abc$40840$n5615
.sym 61431 basesoc_timer0_value[19]
.sym 61433 sys_rst
.sym 61434 sys_rst
.sym 61435 $abc$40840$n4795_1
.sym 61436 VexRiscv._zz_253_[1]
.sym 61438 basesoc_timer0_reload_storage[25]
.sym 61440 VexRiscv.CsrPlugin_hadException
.sym 61441 $abc$40840$n6651
.sym 61442 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 61443 VexRiscv._zz_79_[16]
.sym 61444 VexRiscv._zz_253_[0]
.sym 61445 $abc$40840$n2343
.sym 61447 VexRiscv._zz_195_[4]
.sym 61448 $abc$40840$n6043
.sym 61450 VexRiscv._zz_35_[28]
.sym 61451 $abc$40840$n3727_1
.sym 61452 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 61453 $abc$40840$n3826
.sym 61455 basesoc_uart_phy_tx_busy
.sym 61456 VexRiscv._zz_194_[22]
.sym 61457 VexRiscv._zz_195_[14]
.sym 61458 VexRiscv._zz_194_[19]
.sym 61459 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 61471 VexRiscv._zz_316_[16]
.sym 61474 VexRiscv._zz_35_[15]
.sym 61477 VexRiscv._zz_35_[30]
.sym 61481 VexRiscv._zz_316_[24]
.sym 61483 VexRiscv._zz_194_[25]
.sym 61485 VexRiscv._zz_35_[24]
.sym 61488 $abc$40840$n4245
.sym 61491 $abc$40840$n5024
.sym 61492 VexRiscv._zz_194_[17]
.sym 61494 VexRiscv._zz_35_[20]
.sym 61498 VexRiscv._zz_35_[20]
.sym 61505 VexRiscv._zz_316_[24]
.sym 61506 $abc$40840$n4245
.sym 61507 VexRiscv._zz_194_[25]
.sym 61513 $abc$40840$n5024
.sym 61519 VexRiscv._zz_35_[24]
.sym 61525 VexRiscv._zz_35_[30]
.sym 61528 $abc$40840$n4245
.sym 61529 VexRiscv._zz_316_[16]
.sym 61531 VexRiscv._zz_194_[17]
.sym 61536 VexRiscv._zz_35_[15]
.sym 61540 $abc$40840$n5024
.sym 61545 clk12_$glb_clk
.sym 61546 VexRiscv.reset_$glb_sr
.sym 61547 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 61548 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 61549 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 61550 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 61551 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 61552 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 61553 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 61554 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 61555 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[30]
.sym 61556 basesoc_uart_phy_storage[0]
.sym 61557 VexRiscv.CsrPlugin_hadException
.sym 61559 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[20]
.sym 61560 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[8]
.sym 61562 VexRiscv._zz_79_[22]
.sym 61563 $abc$40840$n6194_1
.sym 61564 user_btn0
.sym 61565 $abc$40840$n4667
.sym 61566 basesoc_timer0_load_storage[16]
.sym 61567 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[24]
.sym 61569 basesoc_timer0_load_storage[23]
.sym 61570 basesoc_we
.sym 61571 csrbankarray_interface1_bank_bus_dat_r[6]
.sym 61573 basesoc_uart_phy_storage[3]
.sym 61574 VexRiscv._zz_35_[10]
.sym 61575 $abc$40840$n3710
.sym 61576 VexRiscv._zz_195_[32]
.sym 61577 basesoc_uart_phy_storage[1]
.sym 61578 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 61579 VexRiscv._zz_194_[5]
.sym 61580 VexRiscv._zz_35_[20]
.sym 61581 basesoc_timer0_value[19]
.sym 61582 $abc$40840$n7158
.sym 61589 $abc$40840$n4317
.sym 61591 VexRiscv.memory_MulDivIterativePlugin_div_result[19]
.sym 61592 $abc$40840$n3647_1
.sym 61593 $abc$40840$n4293
.sym 61594 basesoc_uart_tx_fifo_do_read
.sym 61596 VexRiscv.memory_MulDivIterativePlugin_div_result[16]
.sym 61597 $abc$40840$n4378
.sym 61598 $abc$40840$n4301_1
.sym 61599 $abc$40840$n2382
.sym 61600 VexRiscv._zz_35_[24]
.sym 61601 basesoc_uart_tx_fifo_level0[1]
.sym 61602 $abc$40840$n4796
.sym 61605 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 61607 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 61609 basesoc_uart_tx_fifo_level0[0]
.sym 61611 $abc$40840$n4292
.sym 61612 basesoc_uart_tx_fifo_wrport_we
.sym 61613 VexRiscv.execute_to_memory_IS_DIV
.sym 61614 $abc$40840$n4334_1
.sym 61615 VexRiscv.memory_arbitration_isValid
.sym 61617 sys_rst
.sym 61618 VexRiscv.memory_MulDivIterativePlugin_div_result[30]
.sym 61622 $abc$40840$n4317
.sym 61623 $abc$40840$n3647_1
.sym 61624 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 61627 $abc$40840$n4292
.sym 61628 VexRiscv.execute_to_memory_IS_DIV
.sym 61629 VexRiscv.memory_MulDivIterativePlugin_div_result[16]
.sym 61630 VexRiscv.memory_arbitration_isValid
.sym 61633 $abc$40840$n4378
.sym 61634 VexRiscv._zz_35_[24]
.sym 61636 $abc$40840$n4796
.sym 61639 VexRiscv.memory_MulDivIterativePlugin_div_result[19]
.sym 61640 VexRiscv.memory_arbitration_isValid
.sym 61641 $abc$40840$n4301_1
.sym 61642 VexRiscv.execute_to_memory_IS_DIV
.sym 61645 VexRiscv.memory_arbitration_isValid
.sym 61646 $abc$40840$n4334_1
.sym 61647 VexRiscv.execute_to_memory_IS_DIV
.sym 61648 VexRiscv.memory_MulDivIterativePlugin_div_result[30]
.sym 61652 basesoc_uart_tx_fifo_level0[1]
.sym 61657 basesoc_uart_tx_fifo_do_read
.sym 61658 basesoc_uart_tx_fifo_level0[0]
.sym 61659 sys_rst
.sym 61660 basesoc_uart_tx_fifo_wrport_we
.sym 61663 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 61665 $abc$40840$n4293
.sym 61666 $abc$40840$n3647_1
.sym 61667 $abc$40840$n2382
.sym 61668 clk12_$glb_clk
.sym 61669 sys_rst_$glb_sr
.sym 61671 $abc$40840$n7134
.sym 61672 $abc$40840$n7136
.sym 61673 $abc$40840$n7138
.sym 61674 $abc$40840$n7140
.sym 61675 $abc$40840$n7142
.sym 61676 $abc$40840$n7144
.sym 61677 $abc$40840$n7146
.sym 61678 VexRiscv._zz_194_[10]
.sym 61679 VexRiscv._zz_163_[20]
.sym 61680 VexRiscv._zz_195_[9]
.sym 61681 VexRiscv._zz_194_[10]
.sym 61682 $abc$40840$n102
.sym 61683 basesoc_timer0_load_storage[31]
.sym 61684 basesoc_uart_tx_fifo_level0[1]
.sym 61685 basesoc_vexriscv_ibus_adr[9]
.sym 61686 $PACKER_VCC_NET
.sym 61687 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[29]
.sym 61688 VexRiscv._zz_35_[1]
.sym 61689 array_muxed0[8]
.sym 61690 basesoc_uart_tx_fifo_do_read
.sym 61691 $PACKER_VCC_NET
.sym 61692 VexRiscv._zz_214_[22]
.sym 61694 VexRiscv._zz_194_[4]
.sym 61695 VexRiscv._zz_194_[15]
.sym 61696 VexRiscv._zz_194_[9]
.sym 61697 VexRiscv._zz_35_[19]
.sym 61698 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 61699 VexRiscv._zz_253_[1]
.sym 61700 basesoc_uart_phy_rx_busy
.sym 61701 VexRiscv._zz_311_
.sym 61702 VexRiscv._zz_35_[3]
.sym 61704 $abc$40840$n3823
.sym 61705 VexRiscv._zz_195_[13]
.sym 61711 VexRiscv.memory_MulDivIterativePlugin_div_result[24]
.sym 61713 basesoc_uart_phy_tx_busy
.sym 61714 basesoc_adr[3]
.sym 61715 basesoc_adr[2]
.sym 61716 $abc$40840$n3710
.sym 61717 $abc$40840$n6807_1
.sym 61719 $abc$40840$n4316_1
.sym 61720 $abc$40840$n3711
.sym 61723 VexRiscv.memory_MulDivIterativePlugin_div_result[28]
.sym 61726 $abc$40840$n4328_1
.sym 61727 VexRiscv.execute_to_memory_IS_DIV
.sym 61731 $abc$40840$n7156
.sym 61733 $abc$40840$n7160
.sym 61735 basesoc_ctrl_bus_errors[2]
.sym 61736 $abc$40840$n7150
.sym 61739 VexRiscv.memory_arbitration_isValid
.sym 61740 basesoc_ctrl_storage[2]
.sym 61741 $abc$40840$n6050_1
.sym 61742 $abc$40840$n7162
.sym 61744 basesoc_uart_phy_tx_busy
.sym 61746 $abc$40840$n7160
.sym 61750 VexRiscv.memory_MulDivIterativePlugin_div_result[28]
.sym 61751 $abc$40840$n4328_1
.sym 61752 VexRiscv.memory_arbitration_isValid
.sym 61753 VexRiscv.execute_to_memory_IS_DIV
.sym 61756 $abc$40840$n7162
.sym 61758 basesoc_uart_phy_tx_busy
.sym 61763 basesoc_uart_phy_tx_busy
.sym 61765 $abc$40840$n7150
.sym 61768 VexRiscv.memory_MulDivIterativePlugin_div_result[24]
.sym 61769 VexRiscv.memory_arbitration_isValid
.sym 61770 VexRiscv.execute_to_memory_IS_DIV
.sym 61771 $abc$40840$n4316_1
.sym 61774 $abc$40840$n6050_1
.sym 61775 $abc$40840$n6807_1
.sym 61776 $abc$40840$n3710
.sym 61777 $abc$40840$n3711
.sym 61780 basesoc_adr[2]
.sym 61781 basesoc_adr[3]
.sym 61782 basesoc_ctrl_storage[2]
.sym 61783 basesoc_ctrl_bus_errors[2]
.sym 61787 basesoc_uart_phy_tx_busy
.sym 61789 $abc$40840$n7156
.sym 61791 clk12_$glb_clk
.sym 61792 sys_rst_$glb_sr
.sym 61793 $abc$40840$n7148
.sym 61794 $abc$40840$n7150
.sym 61795 $abc$40840$n7152
.sym 61796 $abc$40840$n7154
.sym 61797 $abc$40840$n7156
.sym 61798 $abc$40840$n7158
.sym 61799 $abc$40840$n7160
.sym 61800 $abc$40840$n7162
.sym 61802 $abc$40840$n7142
.sym 61803 VexRiscv._zz_195_[17]
.sym 61805 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 61806 VexRiscv._zz_214_[31]
.sym 61807 $abc$40840$n4958
.sym 61808 $abc$40840$n2242
.sym 61809 basesoc_uart_phy_tx_busy
.sym 61810 $abc$40840$n4610_1
.sym 61811 $abc$40840$n4469_1
.sym 61812 basesoc_uart_tx_fifo_wrport_we
.sym 61813 $abc$40840$n2242
.sym 61815 basesoc_uart_phy_rx_reg[7]
.sym 61817 VexRiscv._zz_194_[23]
.sym 61818 $abc$40840$n4378
.sym 61819 basesoc_uart_phy_storage[15]
.sym 61820 basesoc_uart_phy_storage[9]
.sym 61822 VexRiscv._zz_195_[18]
.sym 61823 basesoc_uart_phy_storage[28]
.sym 61824 $abc$40840$n5041
.sym 61825 $abc$40840$n3829
.sym 61826 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 61827 VexRiscv.CsrPlugin_hadException
.sym 61828 VexRiscv._zz_194_[17]
.sym 61834 $abc$40840$n4938_1
.sym 61835 VexRiscv._zz_313_[0]
.sym 61836 VexRiscv._zz_35_[23]
.sym 61839 $abc$40840$n4546_1
.sym 61840 VexRiscv._zz_160_
.sym 61842 $abc$40840$n4378
.sym 61845 VexRiscv._zz_35_[9]
.sym 61846 VexRiscv._zz_35_[24]
.sym 61847 $abc$40840$n5034_1
.sym 61848 VexRiscv.CsrPlugin_exception
.sym 61853 VexRiscv._zz_194_[32]
.sym 61854 VexRiscv._zz_35_[8]
.sym 61855 VexRiscv._zz_195_[9]
.sym 61856 VexRiscv._zz_194_[9]
.sym 61859 VexRiscv._zz_195_[32]
.sym 61861 VexRiscv._zz_311_
.sym 61869 VexRiscv._zz_160_
.sym 61873 VexRiscv.CsrPlugin_exception
.sym 61879 VexRiscv._zz_35_[23]
.sym 61886 VexRiscv._zz_194_[9]
.sym 61887 VexRiscv._zz_195_[9]
.sym 61888 VexRiscv._zz_195_[32]
.sym 61891 VexRiscv._zz_311_
.sym 61892 VexRiscv._zz_313_[0]
.sym 61894 VexRiscv._zz_194_[32]
.sym 61897 $abc$40840$n4378
.sym 61898 VexRiscv._zz_35_[9]
.sym 61899 $abc$40840$n4546_1
.sym 61905 VexRiscv._zz_35_[8]
.sym 61910 $abc$40840$n4938_1
.sym 61911 VexRiscv._zz_35_[24]
.sym 61912 $abc$40840$n5034_1
.sym 61914 clk12_$glb_clk
.sym 61915 VexRiscv.reset_$glb_sr
.sym 61916 $abc$40840$n7164
.sym 61917 $abc$40840$n7166
.sym 61918 $abc$40840$n7168
.sym 61919 $abc$40840$n7170
.sym 61920 $abc$40840$n7172
.sym 61921 $abc$40840$n7174
.sym 61922 $abc$40840$n7176
.sym 61923 $abc$40840$n7178
.sym 61925 $abc$40840$n5018_1
.sym 61926 VexRiscv._zz_194_[18]
.sym 61927 $abc$40840$n7872
.sym 61929 user_btn0
.sym 61930 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 61932 VexRiscv.CsrPlugin_hadException
.sym 61933 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 61934 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[23]
.sym 61935 $abc$40840$n7148
.sym 61936 VexRiscv.CsrPlugin_exception
.sym 61937 VexRiscv._zz_35_[28]
.sym 61938 VexRiscv._zz_52_
.sym 61939 $abc$40840$n7152
.sym 61940 $abc$40840$n6043
.sym 61941 VexRiscv._zz_194_[22]
.sym 61942 VexRiscv.memory_MulDivIterativePlugin_div_result[25]
.sym 61943 $abc$40840$n3727_1
.sym 61944 VexRiscv._zz_195_[14]
.sym 61945 VexRiscv._zz_199_[26]
.sym 61946 $abc$40840$n3826
.sym 61947 basesoc_uart_phy_storage[26]
.sym 61948 basesoc_uart_phy_storage[27]
.sym 61949 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 61950 VexRiscv._zz_194_[19]
.sym 61951 basesoc_ctrl_storage[1]
.sym 61965 $abc$40840$n7065
.sym 61972 basesoc_uart_phy_rx_busy
.sym 61974 $abc$40840$n7166
.sym 61975 basesoc_uart_phy_tx_busy
.sym 61976 $abc$40840$n7170
.sym 61983 $abc$40840$n7168
.sym 61985 $abc$40840$n7172
.sym 61986 $abc$40840$n7174
.sym 61987 $abc$40840$n7176
.sym 61988 $abc$40840$n7178
.sym 61991 $abc$40840$n7166
.sym 61992 basesoc_uart_phy_tx_busy
.sym 61996 $abc$40840$n7065
.sym 61999 basesoc_uart_phy_rx_busy
.sym 62002 $abc$40840$n7178
.sym 62004 basesoc_uart_phy_tx_busy
.sym 62008 $abc$40840$n7172
.sym 62009 basesoc_uart_phy_tx_busy
.sym 62014 basesoc_uart_phy_tx_busy
.sym 62017 $abc$40840$n7168
.sym 62021 $abc$40840$n7174
.sym 62023 basesoc_uart_phy_tx_busy
.sym 62026 basesoc_uart_phy_tx_busy
.sym 62027 $abc$40840$n7170
.sym 62032 $abc$40840$n7176
.sym 62035 basesoc_uart_phy_tx_busy
.sym 62037 clk12_$glb_clk
.sym 62038 sys_rst_$glb_sr
.sym 62039 $abc$40840$n7180
.sym 62040 $abc$40840$n7182
.sym 62041 $abc$40840$n7184
.sym 62042 $abc$40840$n7186
.sym 62043 $abc$40840$n7188
.sym 62044 $abc$40840$n7190
.sym 62045 $abc$40840$n7192
.sym 62046 $abc$40840$n7194
.sym 62047 $abc$40840$n7065
.sym 62049 $PACKER_GND_NET
.sym 62050 $abc$40840$n7870
.sym 62051 VexRiscv.decode_to_execute_RS2[23]
.sym 62052 $abc$40840$n4379_1
.sym 62053 VexRiscv._zz_163_[21]
.sym 62054 VexRiscv._zz_160_
.sym 62055 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 62056 VexRiscv._zz_160_
.sym 62058 VexRiscv._zz_35_[15]
.sym 62059 basesoc_timer0_reload_storage[2]
.sym 62060 csrbankarray_csrbank3_bitbang0_w[2]
.sym 62061 VexRiscv._zz_35_[13]
.sym 62062 VexRiscv.decode_to_execute_RS2[23]
.sym 62063 $abc$40840$n3710
.sym 62064 VexRiscv._zz_194_[5]
.sym 62065 VexRiscv.DBusSimplePlugin_redoBranch_payload[21]
.sym 62066 VexRiscv._zz_90_
.sym 62067 csrbankarray_interface1_bank_bus_dat_r[6]
.sym 62068 VexRiscv._zz_195_[32]
.sym 62069 VexRiscv._zz_35_[10]
.sym 62070 $abc$40840$n7194
.sym 62071 $abc$40840$n4436_1
.sym 62072 $abc$40840$n3725
.sym 62073 $abc$40840$n3730_1
.sym 62074 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 62080 VexRiscv._zz_135_[24]
.sym 62081 $abc$40840$n4978_1
.sym 62082 $abc$40840$n4378
.sym 62083 $abc$40840$n4563_1
.sym 62086 $abc$40840$n102
.sym 62092 $abc$40840$n4827_1
.sym 62093 $abc$40840$n4938_1
.sym 62094 $abc$40840$n5041
.sym 62095 VexRiscv._zz_35_[10]
.sym 62096 basesoc_ctrl_storage[17]
.sym 62097 VexRiscv._zz_36_[24]
.sym 62098 VexRiscv._zz_36_[26]
.sym 62099 $abc$40840$n3730_1
.sym 62101 VexRiscv._zz_135_[9]
.sym 62103 $abc$40840$n3727_1
.sym 62106 $abc$40840$n5033
.sym 62107 $abc$40840$n4939
.sym 62108 $abc$40840$n4795_1
.sym 62109 $abc$40840$n4379_1
.sym 62113 VexRiscv._zz_36_[26]
.sym 62115 $abc$40840$n4939
.sym 62116 $abc$40840$n5041
.sym 62119 VexRiscv._zz_135_[9]
.sym 62120 VexRiscv._zz_135_[24]
.sym 62125 $abc$40840$n4379_1
.sym 62126 VexRiscv._zz_36_[24]
.sym 62128 $abc$40840$n4795_1
.sym 62132 VexRiscv._zz_36_[26]
.sym 62133 $abc$40840$n4827_1
.sym 62134 $abc$40840$n4379_1
.sym 62137 VexRiscv._zz_35_[10]
.sym 62138 $abc$40840$n4978_1
.sym 62139 $abc$40840$n4938_1
.sym 62143 VexRiscv._zz_36_[24]
.sym 62145 $abc$40840$n5033
.sym 62146 $abc$40840$n4939
.sym 62149 $abc$40840$n102
.sym 62150 $abc$40840$n3730_1
.sym 62151 basesoc_ctrl_storage[17]
.sym 62152 $abc$40840$n3727_1
.sym 62156 $abc$40840$n4378
.sym 62157 $abc$40840$n4563_1
.sym 62158 VexRiscv._zz_35_[10]
.sym 62159 $abc$40840$n2592_$glb_ce
.sym 62160 clk12_$glb_clk
.sym 62162 $abc$40840$n7035
.sym 62163 $abc$40840$n4949_1
.sym 62164 $abc$40840$n4436_1
.sym 62165 VexRiscv._zz_35_[25]
.sym 62166 VexRiscv.execute_to_memory_ALIGNEMENT_FAULT
.sym 62167 $abc$40840$n6079
.sym 62168 VexRiscv._zz_35_[21]
.sym 62169 VexRiscv.DBusSimplePlugin_redoBranch_payload[21]
.sym 62171 $abc$40840$n4978_1
.sym 62172 VexRiscv._zz_194_[32]
.sym 62174 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 62175 $PACKER_VCC_NET
.sym 62176 VexRiscv._zz_199_[24]
.sym 62177 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 62178 VexRiscv.decode_to_execute_IS_RS1_SIGNED
.sym 62179 basesoc_vexriscv_ibus_adr[5]
.sym 62180 $PACKER_VCC_NET
.sym 62181 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 62182 $abc$40840$n102
.sym 62183 $abc$40840$n4785_1
.sym 62184 VexRiscv._zz_135_[24]
.sym 62186 VexRiscv._zz_194_[4]
.sym 62187 VexRiscv._zz_194_[9]
.sym 62188 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 62189 VexRiscv._zz_311_
.sym 62190 VexRiscv._zz_35_[3]
.sym 62191 VexRiscv._zz_253_[1]
.sym 62192 VexRiscv._zz_195_[13]
.sym 62193 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 62194 $abc$40840$n3834
.sym 62195 VexRiscv._zz_194_[15]
.sym 62196 $abc$40840$n3823
.sym 62197 VexRiscv._zz_35_[19]
.sym 62203 $abc$40840$n3823
.sym 62204 $abc$40840$n3733_1
.sym 62205 VexRiscv.execute_to_memory_IS_DIV
.sym 62206 VexRiscv.memory_MulDivIterativePlugin_div_result[27]
.sym 62207 $abc$40840$n6044
.sym 62208 $abc$40840$n6047_1
.sym 62209 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 62211 $abc$40840$n3647_1
.sym 62212 $abc$40840$n5654_1
.sym 62213 VexRiscv._zz_195_[31]
.sym 62215 VexRiscv._zz_319_
.sym 62216 basesoc_ctrl_bus_errors[9]
.sym 62217 $abc$40840$n6045_1
.sym 62218 $abc$40840$n3647_1
.sym 62219 VexRiscv.memory_arbitration_isValid
.sym 62220 $abc$40840$n118
.sym 62221 basesoc_ctrl_storage[1]
.sym 62222 VexRiscv._zz_194_[31]
.sym 62224 $abc$40840$n4320
.sym 62225 basesoc_ctrl_bus_errors[1]
.sym 62227 $abc$40840$n3834
.sym 62228 VexRiscv._zz_195_[32]
.sym 62229 $abc$40840$n6046_1
.sym 62230 $abc$40840$n5653
.sym 62231 $abc$40840$n4325_1
.sym 62232 $abc$40840$n3725
.sym 62233 $abc$40840$n4326
.sym 62234 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 62236 $abc$40840$n6044
.sym 62237 $abc$40840$n6047_1
.sym 62238 basesoc_ctrl_bus_errors[1]
.sym 62239 $abc$40840$n3834
.sym 62242 VexRiscv._zz_195_[31]
.sym 62244 VexRiscv._zz_194_[31]
.sym 62245 VexRiscv._zz_195_[32]
.sym 62248 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 62249 $abc$40840$n4320
.sym 62251 $abc$40840$n3647_1
.sym 62254 VexRiscv._zz_319_
.sym 62255 $abc$40840$n5654_1
.sym 62257 $abc$40840$n5653
.sym 62260 $abc$40840$n3725
.sym 62261 $abc$40840$n6046_1
.sym 62262 basesoc_ctrl_storage[1]
.sym 62263 $abc$40840$n6045_1
.sym 62266 $abc$40840$n118
.sym 62267 $abc$40840$n3823
.sym 62268 $abc$40840$n3733_1
.sym 62269 basesoc_ctrl_bus_errors[9]
.sym 62272 $abc$40840$n3647_1
.sym 62274 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 62275 $abc$40840$n4326
.sym 62278 $abc$40840$n4325_1
.sym 62279 VexRiscv.memory_arbitration_isValid
.sym 62280 VexRiscv.memory_MulDivIterativePlugin_div_result[27]
.sym 62281 VexRiscv.execute_to_memory_IS_DIV
.sym 62283 clk12_$glb_clk
.sym 62284 $abc$40840$n233_$glb_sr
.sym 62285 $abc$40840$n5334_1
.sym 62286 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 62287 $abc$40840$n3995
.sym 62288 csrbankarray_interface3_bank_bus_dat_r[3]
.sym 62289 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 62290 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 62291 $abc$40840$n6810_1
.sym 62292 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 62293 $abc$40840$n7097
.sym 62294 basesoc_uart_tx_fifo_level0[1]
.sym 62297 $abc$40840$n110
.sym 62298 basesoc_ctrl_bus_errors[0]
.sym 62299 VexRiscv.decode_to_execute_RS2[23]
.sym 62300 $abc$40840$n2623
.sym 62301 VexRiscv._zz_194_[25]
.sym 62302 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 62303 $abc$40840$n4938_1
.sym 62304 $abc$40840$n4966_1
.sym 62305 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 62306 $abc$40840$n3647_1
.sym 62307 $abc$40840$n4938_1
.sym 62308 $abc$40840$n2508
.sym 62309 VexRiscv._zz_195_[18]
.sym 62310 $abc$40840$n3829
.sym 62311 VexRiscv._zz_194_[17]
.sym 62313 $abc$40840$n4378
.sym 62314 VexRiscv._zz_194_[23]
.sym 62315 $abc$40840$n6079
.sym 62316 $abc$40840$n116
.sym 62317 $abc$40840$n3829
.sym 62318 basesoc_ctrl_bus_errors[13]
.sym 62319 VexRiscv.CsrPlugin_hadException
.sym 62320 VexRiscv._zz_194_[17]
.sym 62328 VexRiscv._zz_321_[22]
.sym 62329 $abc$40840$n4845
.sym 62331 $abc$40840$n5046_1
.sym 62333 $abc$40840$n4938_1
.sym 62335 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 62336 VexRiscv._zz_35_[17]
.sym 62339 $abc$40840$n4378
.sym 62341 VexRiscv._zz_35_[27]
.sym 62352 VexRiscv._zz_35_[3]
.sym 62357 VexRiscv._zz_35_[19]
.sym 62359 VexRiscv._zz_321_[22]
.sym 62367 VexRiscv._zz_35_[17]
.sym 62372 VexRiscv._zz_35_[3]
.sym 62380 VexRiscv._zz_35_[19]
.sym 62385 VexRiscv._zz_35_[27]
.sym 62389 $abc$40840$n4845
.sym 62390 $abc$40840$n4378
.sym 62392 VexRiscv._zz_35_[27]
.sym 62396 $abc$40840$n4938_1
.sym 62397 VexRiscv._zz_35_[27]
.sym 62398 $abc$40840$n5046_1
.sym 62404 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 62406 clk12_$glb_clk
.sym 62407 VexRiscv.reset_$glb_sr
.sym 62408 $abc$40840$n6811_1
.sym 62409 $abc$40840$n6439
.sym 62410 $abc$40840$n6065_1
.sym 62411 $abc$40840$n6073_1
.sym 62412 $abc$40840$n5567
.sym 62413 $abc$40840$n6813_1
.sym 62414 csrbankarray_interface1_bank_bus_dat_r[6]
.sym 62415 csrbankarray_interface1_bank_bus_dat_r[5]
.sym 62416 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[27]
.sym 62421 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 62422 basesoc_ctrl_storage[11]
.sym 62423 $abc$40840$n4939
.sym 62424 VexRiscv._zz_35_[17]
.sym 62425 VexRiscv._zz_197_
.sym 62426 spiflash_bus_dat_r[28]
.sym 62427 VexRiscv._zz_170_[0]
.sym 62429 $abc$40840$n4941
.sym 62430 VexRiscv.execute_arbitration_isValid
.sym 62431 basesoc_vexriscv_ibus_adr[20]
.sym 62432 $abc$40840$n3743
.sym 62433 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[3]
.sym 62434 VexRiscv._zz_194_[22]
.sym 62435 $abc$40840$n3727_1
.sym 62436 VexRiscv._zz_195_[14]
.sym 62437 basesoc_adr[2]
.sym 62438 $abc$40840$n3826
.sym 62439 $abc$40840$n4844_1
.sym 62441 basesoc_ctrl_bus_errors[21]
.sym 62442 VexRiscv._zz_194_[19]
.sym 62443 $abc$40840$n3826
.sym 62449 $abc$40840$n6086_1
.sym 62450 VexRiscv._zz_321_[20]
.sym 62451 basesoc_ctrl_bus_errors[2]
.sym 62454 $abc$40840$n5612_1
.sym 62455 basesoc_ctrl_bus_errors[6]
.sym 62456 basesoc_ctrl_bus_errors[7]
.sym 62458 $abc$40840$n5611
.sym 62459 $abc$40840$n3727_1
.sym 62460 basesoc_ctrl_bus_errors[3]
.sym 62461 basesoc_ctrl_bus_errors[4]
.sym 62462 basesoc_ctrl_bus_errors[5]
.sym 62463 basesoc_ctrl_bus_errors[1]
.sym 62464 VexRiscv._zz_194_[18]
.sym 62466 $abc$40840$n3834
.sym 62467 basesoc_ctrl_bus_errors[27]
.sym 62468 VexRiscv._zz_194_[19]
.sym 62469 VexRiscv._zz_319_
.sym 62470 VexRiscv._zz_195_[32]
.sym 62471 VexRiscv._zz_194_[17]
.sym 62472 basesoc_ctrl_bus_errors[0]
.sym 62475 VexRiscv._zz_311_
.sym 62477 $abc$40840$n3829
.sym 62478 VexRiscv._zz_195_[17]
.sym 62480 basesoc_ctrl_storage[11]
.sym 62483 VexRiscv._zz_321_[20]
.sym 62488 VexRiscv._zz_311_
.sym 62489 VexRiscv._zz_194_[18]
.sym 62490 VexRiscv._zz_194_[19]
.sym 62494 basesoc_ctrl_bus_errors[3]
.sym 62495 basesoc_ctrl_bus_errors[0]
.sym 62496 basesoc_ctrl_bus_errors[2]
.sym 62497 basesoc_ctrl_bus_errors[1]
.sym 62500 $abc$40840$n3829
.sym 62501 basesoc_ctrl_bus_errors[27]
.sym 62502 $abc$40840$n3727_1
.sym 62503 basesoc_ctrl_storage[11]
.sym 62506 basesoc_ctrl_bus_errors[5]
.sym 62507 basesoc_ctrl_bus_errors[7]
.sym 62508 basesoc_ctrl_bus_errors[6]
.sym 62509 basesoc_ctrl_bus_errors[4]
.sym 62513 VexRiscv._zz_194_[17]
.sym 62514 VexRiscv._zz_195_[32]
.sym 62515 VexRiscv._zz_195_[17]
.sym 62519 basesoc_ctrl_bus_errors[7]
.sym 62520 $abc$40840$n6086_1
.sym 62521 $abc$40840$n3834
.sym 62524 $abc$40840$n5612_1
.sym 62525 $abc$40840$n5611
.sym 62527 VexRiscv._zz_319_
.sym 62529 clk12_$glb_clk
.sym 62530 $abc$40840$n233_$glb_sr
.sym 62531 $abc$40840$n6057_1
.sym 62532 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_3
.sym 62533 $abc$40840$n6076_1
.sym 62534 $abc$40840$n6064_1
.sym 62535 $abc$40840$n2591
.sym 62536 $abc$40840$n5585
.sym 62537 $abc$40840$n6072_1
.sym 62538 $abc$40840$n5581
.sym 62540 $abc$40840$n5013
.sym 62541 VexRiscv._zz_195_[1]
.sym 62543 $abc$40840$n4926
.sym 62544 VexRiscv._zz_199_[23]
.sym 62545 sys_rst
.sym 62547 $abc$40840$n104
.sym 62548 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 62549 VexRiscv._zz_35_[4]
.sym 62550 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[19]
.sym 62551 basesoc_ctrl_bus_errors[1]
.sym 62552 $abc$40840$n4938_1
.sym 62553 $abc$40840$n4379_1
.sym 62554 basesoc_dat_w[2]
.sym 62555 VexRiscv._zz_194_[3]
.sym 62557 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 62558 $abc$40840$n231
.sym 62559 VexRiscv._zz_195_[2]
.sym 62560 VexRiscv._zz_195_[32]
.sym 62561 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 62562 basesoc_ctrl_bus_errors[28]
.sym 62563 csrbankarray_interface1_bank_bus_dat_r[6]
.sym 62564 VexRiscv._zz_194_[5]
.sym 62565 $abc$40840$n3730_1
.sym 62566 basesoc_ctrl_bus_errors[30]
.sym 62574 basesoc_ctrl_bus_errors[10]
.sym 62575 basesoc_ctrl_bus_errors[11]
.sym 62576 basesoc_ctrl_bus_errors[12]
.sym 62577 $abc$40840$n3826
.sym 62578 $abc$40840$n6051_1
.sym 62579 basesoc_ctrl_bus_errors[13]
.sym 62580 basesoc_ctrl_bus_errors[8]
.sym 62581 basesoc_ctrl_bus_errors[9]
.sym 62582 $abc$40840$n3744
.sym 62583 $abc$40840$n114
.sym 62584 $abc$40840$n6053_1
.sym 62585 $abc$40840$n5582
.sym 62586 VexRiscv._zz_319_
.sym 62587 basesoc_ctrl_bus_errors[15]
.sym 62589 $abc$40840$n3829
.sym 62590 basesoc_ctrl_bus_errors[18]
.sym 62591 $abc$40840$n3730_1
.sym 62592 $abc$40840$n3743
.sym 62593 basesoc_ctrl_bus_errors[14]
.sym 62595 $abc$40840$n3823
.sym 62597 $abc$40840$n6052_1
.sym 62598 $abc$40840$n3746
.sym 62599 $abc$40840$n5581
.sym 62600 VexRiscv._zz_321_[12]
.sym 62601 basesoc_ctrl_bus_errors[26]
.sym 62603 $abc$40840$n3745_1
.sym 62605 $abc$40840$n3745_1
.sym 62606 $abc$40840$n3746
.sym 62607 $abc$40840$n3743
.sym 62608 $abc$40840$n3744
.sym 62611 $abc$40840$n3826
.sym 62612 $abc$40840$n114
.sym 62613 $abc$40840$n3730_1
.sym 62614 basesoc_ctrl_bus_errors[18]
.sym 62617 basesoc_ctrl_bus_errors[10]
.sym 62618 basesoc_ctrl_bus_errors[11]
.sym 62619 basesoc_ctrl_bus_errors[9]
.sym 62620 basesoc_ctrl_bus_errors[8]
.sym 62624 $abc$40840$n5581
.sym 62625 VexRiscv._zz_319_
.sym 62626 $abc$40840$n5582
.sym 62629 basesoc_ctrl_bus_errors[10]
.sym 62630 $abc$40840$n3823
.sym 62631 $abc$40840$n6051_1
.sym 62632 $abc$40840$n6053_1
.sym 62637 VexRiscv._zz_321_[12]
.sym 62641 $abc$40840$n6052_1
.sym 62643 basesoc_ctrl_bus_errors[26]
.sym 62644 $abc$40840$n3829
.sym 62647 basesoc_ctrl_bus_errors[13]
.sym 62648 basesoc_ctrl_bus_errors[15]
.sym 62649 basesoc_ctrl_bus_errors[14]
.sym 62650 basesoc_ctrl_bus_errors[12]
.sym 62652 clk12_$glb_clk
.sym 62653 $abc$40840$n233_$glb_sr
.sym 62654 $abc$40840$n3738
.sym 62655 $abc$40840$n5627
.sym 62656 $abc$40840$n6087
.sym 62657 $abc$40840$n3740
.sym 62658 VexRiscv.IBusCachedPlugin_injector_decodeRemoved
.sym 62659 $abc$40840$n6077_1
.sym 62660 $abc$40840$n6058_1
.sym 62661 $abc$40840$n5624_1
.sym 62664 VexRiscv.CsrPlugin_mtvec_base[22]
.sym 62665 basesoc_dat_w[5]
.sym 62666 sys_rst
.sym 62667 VexRiscv._zz_160_
.sym 62668 $abc$40840$n2653
.sym 62669 $abc$40840$n233
.sym 62670 $abc$40840$n2594
.sym 62671 VexRiscv._zz_194_[29]
.sym 62672 $abc$40840$n4997
.sym 62673 VexRiscv._zz_194_[13]
.sym 62674 $abc$40840$n233
.sym 62675 $abc$40840$n4378
.sym 62676 basesoc_ctrl_bus_errors[29]
.sym 62677 $abc$40840$n233
.sym 62678 VexRiscv._zz_195_[8]
.sym 62680 VexRiscv._zz_194_[14]
.sym 62681 $abc$40840$n3823
.sym 62682 VexRiscv._zz_311_
.sym 62683 VexRiscv._zz_194_[4]
.sym 62684 VexRiscv._zz_194_[21]
.sym 62685 VexRiscv._zz_194_[9]
.sym 62686 VexRiscv._zz_321_[12]
.sym 62687 VexRiscv._zz_194_[15]
.sym 62688 VexRiscv._zz_195_[13]
.sym 62689 VexRiscv._zz_192_
.sym 62695 basesoc_ctrl_bus_errors[16]
.sym 62696 VexRiscv._zz_192_
.sym 62697 $abc$40840$n3737
.sym 62698 basesoc_ctrl_bus_errors[19]
.sym 62700 VexRiscv._zz_321_[4]
.sym 62701 basesoc_ctrl_bus_errors[25]
.sym 62702 VexRiscv._zz_195_[7]
.sym 62703 $abc$40840$n3826
.sym 62704 basesoc_ctrl_bus_errors[17]
.sym 62705 basesoc_ctrl_bus_errors[18]
.sym 62706 $abc$40840$n2642
.sym 62707 basesoc_ctrl_bus_errors[24]
.sym 62708 $abc$40840$n3742_1
.sym 62709 basesoc_ctrl_bus_errors[25]
.sym 62710 $abc$40840$n5406_1
.sym 62711 $abc$40840$n3741
.sym 62712 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 62713 $abc$40840$n5407_1
.sym 62714 $abc$40840$n3740
.sym 62715 $abc$40840$n3739_1
.sym 62716 sys_rst
.sym 62717 $abc$40840$n3829
.sym 62718 $abc$40840$n231
.sym 62719 $abc$40840$n3738
.sym 62720 VexRiscv._zz_195_[32]
.sym 62721 basesoc_ctrl_bus_errors[26]
.sym 62722 basesoc_ctrl_bus_errors[27]
.sym 62724 VexRiscv._zz_194_[7]
.sym 62728 basesoc_ctrl_bus_errors[27]
.sym 62729 basesoc_ctrl_bus_errors[26]
.sym 62730 basesoc_ctrl_bus_errors[25]
.sym 62731 basesoc_ctrl_bus_errors[24]
.sym 62734 VexRiscv._zz_321_[4]
.sym 62740 $abc$40840$n3741
.sym 62741 $abc$40840$n3738
.sym 62742 $abc$40840$n3739_1
.sym 62743 $abc$40840$n3740
.sym 62746 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 62747 $abc$40840$n5407_1
.sym 62748 VexRiscv._zz_192_
.sym 62749 $abc$40840$n5406_1
.sym 62752 basesoc_ctrl_bus_errors[16]
.sym 62753 basesoc_ctrl_bus_errors[18]
.sym 62754 basesoc_ctrl_bus_errors[17]
.sym 62755 basesoc_ctrl_bus_errors[19]
.sym 62759 VexRiscv._zz_194_[7]
.sym 62760 VexRiscv._zz_195_[7]
.sym 62761 VexRiscv._zz_195_[32]
.sym 62764 $abc$40840$n3829
.sym 62765 $abc$40840$n3826
.sym 62766 basesoc_ctrl_bus_errors[17]
.sym 62767 basesoc_ctrl_bus_errors[25]
.sym 62770 sys_rst
.sym 62771 $abc$40840$n3737
.sym 62772 $abc$40840$n231
.sym 62773 $abc$40840$n3742_1
.sym 62774 $abc$40840$n2642
.sym 62775 clk12_$glb_clk
.sym 62778 $abc$40840$n4427
.sym 62779 $abc$40840$n4430
.sym 62780 $abc$40840$n4433
.sym 62781 $abc$40840$n4436
.sym 62782 $abc$40840$n4439
.sym 62783 $abc$40840$n4442
.sym 62784 $abc$40840$n4445
.sym 62785 VexRiscv._zz_200_[5]
.sym 62786 $abc$40840$n3951
.sym 62788 $abc$40840$n5178_1
.sym 62789 basesoc_ctrl_bus_errors[14]
.sym 62790 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 62791 basesoc_ctrl_bus_errors[31]
.sym 62792 VexRiscv.execute_LightShifterPlugin_isActive
.sym 62793 basesoc_ctrl_bus_errors[15]
.sym 62794 $abc$40840$n6657_1
.sym 62795 $abc$40840$n8284
.sym 62796 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 62797 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 62798 $abc$40840$n5406_1
.sym 62800 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 62801 VexRiscv._zz_195_[16]
.sym 62802 VexRiscv._zz_194_[23]
.sym 62803 $abc$40840$n3829
.sym 62804 $abc$40840$n4439
.sym 62805 VexRiscv._zz_195_[18]
.sym 62806 VexRiscv._zz_194_[17]
.sym 62807 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 62808 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 62809 VexRiscv._zz_194_[2]
.sym 62810 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 62811 VexRiscv._zz_195_[21]
.sym 62812 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 62819 $abc$40840$n7854
.sym 62822 VexRiscv._zz_193_[31]
.sym 62826 $abc$40840$n7855
.sym 62827 VexRiscv._zz_194_[3]
.sym 62832 VexRiscv._zz_194_[1]
.sym 62833 VexRiscv._zz_194_[6]
.sym 62834 VexRiscv._zz_194_[5]
.sym 62835 VexRiscv._zz_194_[2]
.sym 62836 $abc$40840$n7852
.sym 62837 $abc$40840$n7850
.sym 62838 $abc$40840$n7851
.sym 62839 $abc$40840$n7856
.sym 62841 $abc$40840$n7857
.sym 62843 VexRiscv._zz_194_[4]
.sym 62847 VexRiscv._zz_194_[7]
.sym 62848 $abc$40840$n7853
.sym 62850 $auto$alumacc.cc:474:replace_alu$4105.C[1]
.sym 62852 $abc$40840$n7850
.sym 62853 VexRiscv._zz_193_[31]
.sym 62856 $auto$alumacc.cc:474:replace_alu$4105.C[2]
.sym 62858 $abc$40840$n7851
.sym 62859 VexRiscv._zz_194_[1]
.sym 62860 $auto$alumacc.cc:474:replace_alu$4105.C[1]
.sym 62862 $auto$alumacc.cc:474:replace_alu$4105.C[3]
.sym 62864 VexRiscv._zz_194_[2]
.sym 62865 $abc$40840$n7852
.sym 62866 $auto$alumacc.cc:474:replace_alu$4105.C[2]
.sym 62868 $auto$alumacc.cc:474:replace_alu$4105.C[4]
.sym 62870 VexRiscv._zz_194_[3]
.sym 62871 $abc$40840$n7853
.sym 62872 $auto$alumacc.cc:474:replace_alu$4105.C[3]
.sym 62874 $auto$alumacc.cc:474:replace_alu$4105.C[5]
.sym 62876 $abc$40840$n7854
.sym 62877 VexRiscv._zz_194_[4]
.sym 62878 $auto$alumacc.cc:474:replace_alu$4105.C[4]
.sym 62880 $auto$alumacc.cc:474:replace_alu$4105.C[6]
.sym 62882 VexRiscv._zz_194_[5]
.sym 62883 $abc$40840$n7855
.sym 62884 $auto$alumacc.cc:474:replace_alu$4105.C[5]
.sym 62886 $auto$alumacc.cc:474:replace_alu$4105.C[7]
.sym 62888 $abc$40840$n7856
.sym 62889 VexRiscv._zz_194_[6]
.sym 62890 $auto$alumacc.cc:474:replace_alu$4105.C[6]
.sym 62892 $auto$alumacc.cc:474:replace_alu$4105.C[8]
.sym 62894 VexRiscv._zz_194_[7]
.sym 62895 $abc$40840$n7857
.sym 62896 $auto$alumacc.cc:474:replace_alu$4105.C[7]
.sym 62900 $abc$40840$n4448
.sym 62901 $abc$40840$n4451
.sym 62902 $abc$40840$n4454
.sym 62903 $abc$40840$n4457
.sym 62904 $abc$40840$n4460
.sym 62905 $abc$40840$n4463
.sym 62906 $abc$40840$n4466
.sym 62907 $abc$40840$n4469
.sym 62909 sys_rst
.sym 62910 $abc$40840$n2623
.sym 62911 $abc$40840$n5162_1
.sym 62912 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 62913 basesoc_uart_tx_fifo_produce[2]
.sym 62914 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 62915 $abc$40840$n4433
.sym 62916 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 62917 VexRiscv._zz_41_[15]
.sym 62918 $abc$40840$n3615
.sym 62919 VexRiscv._zz_195_[32]
.sym 62920 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 62921 $abc$40840$n5433_1
.sym 62922 VexRiscv._zz_170_[2]
.sym 62923 $abc$40840$n4430
.sym 62924 VexRiscv._zz_195_[24]
.sym 62925 $abc$40840$n4460
.sym 62927 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 62928 VexRiscv._zz_195_[14]
.sym 62929 VexRiscv._zz_79_[0]
.sym 62930 VexRiscv._zz_194_[19]
.sym 62931 $abc$40840$n7861
.sym 62932 VexRiscv._zz_195_[28]
.sym 62933 VexRiscv._zz_194_[7]
.sym 62934 VexRiscv._zz_194_[22]
.sym 62935 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 62936 $auto$alumacc.cc:474:replace_alu$4105.C[8]
.sym 62942 $abc$40840$n7863
.sym 62944 VexRiscv._zz_194_[8]
.sym 62947 $abc$40840$n7861
.sym 62948 VexRiscv._zz_194_[12]
.sym 62949 $abc$40840$n7860
.sym 62951 VexRiscv._zz_194_[11]
.sym 62952 VexRiscv._zz_194_[14]
.sym 62953 $abc$40840$n7865
.sym 62954 VexRiscv._zz_194_[13]
.sym 62955 VexRiscv._zz_194_[9]
.sym 62956 $abc$40840$n7862
.sym 62957 VexRiscv._zz_194_[15]
.sym 62958 $abc$40840$n7864
.sym 62966 $abc$40840$n7859
.sym 62968 VexRiscv._zz_194_[10]
.sym 62970 $abc$40840$n7858
.sym 62973 $auto$alumacc.cc:474:replace_alu$4105.C[9]
.sym 62975 VexRiscv._zz_194_[8]
.sym 62976 $abc$40840$n7858
.sym 62977 $auto$alumacc.cc:474:replace_alu$4105.C[8]
.sym 62979 $auto$alumacc.cc:474:replace_alu$4105.C[10]
.sym 62981 $abc$40840$n7859
.sym 62982 VexRiscv._zz_194_[9]
.sym 62983 $auto$alumacc.cc:474:replace_alu$4105.C[9]
.sym 62985 $auto$alumacc.cc:474:replace_alu$4105.C[11]
.sym 62987 $abc$40840$n7860
.sym 62988 VexRiscv._zz_194_[10]
.sym 62989 $auto$alumacc.cc:474:replace_alu$4105.C[10]
.sym 62991 $auto$alumacc.cc:474:replace_alu$4105.C[12]
.sym 62993 $abc$40840$n7861
.sym 62994 VexRiscv._zz_194_[11]
.sym 62995 $auto$alumacc.cc:474:replace_alu$4105.C[11]
.sym 62997 $auto$alumacc.cc:474:replace_alu$4105.C[13]
.sym 62999 VexRiscv._zz_194_[12]
.sym 63000 $abc$40840$n7862
.sym 63001 $auto$alumacc.cc:474:replace_alu$4105.C[12]
.sym 63003 $auto$alumacc.cc:474:replace_alu$4105.C[14]
.sym 63005 VexRiscv._zz_194_[13]
.sym 63006 $abc$40840$n7863
.sym 63007 $auto$alumacc.cc:474:replace_alu$4105.C[13]
.sym 63009 $auto$alumacc.cc:474:replace_alu$4105.C[15]
.sym 63011 $abc$40840$n7864
.sym 63012 VexRiscv._zz_194_[14]
.sym 63013 $auto$alumacc.cc:474:replace_alu$4105.C[14]
.sym 63015 $auto$alumacc.cc:474:replace_alu$4105.C[16]
.sym 63017 VexRiscv._zz_194_[15]
.sym 63018 $abc$40840$n7865
.sym 63019 $auto$alumacc.cc:474:replace_alu$4105.C[15]
.sym 63023 $abc$40840$n4472
.sym 63024 $abc$40840$n4475
.sym 63025 $abc$40840$n4478
.sym 63026 $abc$40840$n4481
.sym 63027 $abc$40840$n4484
.sym 63028 $abc$40840$n4487
.sym 63029 $abc$40840$n4490
.sym 63030 $abc$40840$n4493
.sym 63031 VexRiscv._zz_195_[26]
.sym 63033 VexRiscv.CsrPlugin_hadException
.sym 63034 VexRiscv._zz_195_[26]
.sym 63035 $abc$40840$n7860
.sym 63036 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 63037 VexRiscv._zz_194_[11]
.sym 63039 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 63040 $abc$40840$n4469
.sym 63041 VexRiscv._zz_195_[10]
.sym 63042 $abc$40840$n4448
.sym 63043 VexRiscv._zz_195_[11]
.sym 63044 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 63045 VexRiscv._zz_195_[12]
.sym 63046 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 63047 VexRiscv._zz_195_[32]
.sym 63048 basesoc_uart_tx_fifo_produce[1]
.sym 63049 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 63050 VexRiscv._zz_41_[31]
.sym 63051 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 63052 VexRiscv._zz_194_[20]
.sym 63053 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 63054 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 63055 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 63056 $abc$40840$n4472
.sym 63057 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 63058 $abc$40840$n4475
.sym 63059 $auto$alumacc.cc:474:replace_alu$4105.C[16]
.sym 63066 $abc$40840$n7866
.sym 63068 VexRiscv._zz_194_[20]
.sym 63071 VexRiscv._zz_194_[16]
.sym 63072 VexRiscv._zz_194_[23]
.sym 63075 $abc$40840$n7869
.sym 63076 VexRiscv._zz_194_[17]
.sym 63082 $abc$40840$n7871
.sym 63084 $abc$40840$n7872
.sym 63085 VexRiscv._zz_194_[21]
.sym 63086 $abc$40840$n7867
.sym 63087 $abc$40840$n7870
.sym 63088 $abc$40840$n7868
.sym 63089 $abc$40840$n7873
.sym 63090 VexRiscv._zz_194_[19]
.sym 63093 VexRiscv._zz_194_[18]
.sym 63094 VexRiscv._zz_194_[22]
.sym 63096 $auto$alumacc.cc:474:replace_alu$4105.C[17]
.sym 63098 VexRiscv._zz_194_[16]
.sym 63099 $abc$40840$n7866
.sym 63100 $auto$alumacc.cc:474:replace_alu$4105.C[16]
.sym 63102 $auto$alumacc.cc:474:replace_alu$4105.C[18]
.sym 63104 $abc$40840$n7867
.sym 63105 VexRiscv._zz_194_[17]
.sym 63106 $auto$alumacc.cc:474:replace_alu$4105.C[17]
.sym 63108 $auto$alumacc.cc:474:replace_alu$4105.C[19]
.sym 63110 $abc$40840$n7868
.sym 63111 VexRiscv._zz_194_[18]
.sym 63112 $auto$alumacc.cc:474:replace_alu$4105.C[18]
.sym 63114 $auto$alumacc.cc:474:replace_alu$4105.C[20]
.sym 63116 $abc$40840$n7869
.sym 63117 VexRiscv._zz_194_[19]
.sym 63118 $auto$alumacc.cc:474:replace_alu$4105.C[19]
.sym 63120 $auto$alumacc.cc:474:replace_alu$4105.C[21]
.sym 63122 $abc$40840$n7870
.sym 63123 VexRiscv._zz_194_[20]
.sym 63124 $auto$alumacc.cc:474:replace_alu$4105.C[20]
.sym 63126 $auto$alumacc.cc:474:replace_alu$4105.C[22]
.sym 63128 $abc$40840$n7871
.sym 63129 VexRiscv._zz_194_[21]
.sym 63130 $auto$alumacc.cc:474:replace_alu$4105.C[21]
.sym 63132 $auto$alumacc.cc:474:replace_alu$4105.C[23]
.sym 63134 VexRiscv._zz_194_[22]
.sym 63135 $abc$40840$n7872
.sym 63136 $auto$alumacc.cc:474:replace_alu$4105.C[22]
.sym 63138 $auto$alumacc.cc:474:replace_alu$4105.C[24]
.sym 63140 $abc$40840$n7873
.sym 63141 VexRiscv._zz_194_[23]
.sym 63142 $auto$alumacc.cc:474:replace_alu$4105.C[23]
.sym 63146 $abc$40840$n4496
.sym 63147 $abc$40840$n4499
.sym 63148 $abc$40840$n4502
.sym 63149 $abc$40840$n4505
.sym 63150 $abc$40840$n4508
.sym 63151 $abc$40840$n4511
.sym 63152 $abc$40840$n4860
.sym 63153 $abc$40840$n5618_1
.sym 63158 VexRiscv.memory_arbitration_isValid
.sym 63159 VexRiscv.execute_to_memory_IS_DIV
.sym 63160 basesoc_vexriscv_ibus_adr[7]
.sym 63161 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 63162 $abc$40840$n2653
.sym 63163 $abc$40840$n3951
.sym 63164 $abc$40840$n5630_1
.sym 63165 basesoc_vexriscv_ibus_adr[7]
.sym 63166 $abc$40840$n5475_1
.sym 63167 VexRiscv._zz_41_[18]
.sym 63168 VexRiscv._zz_195_[20]
.sym 63169 $abc$40840$n233
.sym 63170 VexRiscv._zz_311_
.sym 63171 VexRiscv._zz_194_[21]
.sym 63172 VexRiscv._zz_194_[30]
.sym 63173 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 63174 VexRiscv._zz_192_
.sym 63175 VexRiscv._zz_194_[28]
.sym 63176 $abc$40840$n4487
.sym 63177 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 63178 $abc$40840$n4490
.sym 63179 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 63180 $abc$40840$n4493
.sym 63181 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]
.sym 63182 $auto$alumacc.cc:474:replace_alu$4105.C[24]
.sym 63188 VexRiscv._zz_194_[24]
.sym 63189 $abc$40840$n7881
.sym 63191 VexRiscv._zz_194_[28]
.sym 63192 $abc$40840$n7875
.sym 63193 VexRiscv._zz_194_[29]
.sym 63196 VexRiscv._zz_194_[25]
.sym 63198 VexRiscv._zz_194_[30]
.sym 63199 $abc$40840$n7880
.sym 63201 $abc$40840$n7879
.sym 63202 VexRiscv._zz_194_[27]
.sym 63204 $abc$40840$n7878
.sym 63207 VexRiscv._zz_194_[26]
.sym 63208 $abc$40840$n7877
.sym 63210 $abc$40840$n7876
.sym 63211 VexRiscv._zz_194_[31]
.sym 63216 $abc$40840$n7874
.sym 63219 $auto$alumacc.cc:474:replace_alu$4105.C[25]
.sym 63221 VexRiscv._zz_194_[24]
.sym 63222 $abc$40840$n7874
.sym 63223 $auto$alumacc.cc:474:replace_alu$4105.C[24]
.sym 63225 $auto$alumacc.cc:474:replace_alu$4105.C[26]
.sym 63227 VexRiscv._zz_194_[25]
.sym 63228 $abc$40840$n7875
.sym 63229 $auto$alumacc.cc:474:replace_alu$4105.C[25]
.sym 63231 $auto$alumacc.cc:474:replace_alu$4105.C[27]
.sym 63233 $abc$40840$n7876
.sym 63234 VexRiscv._zz_194_[26]
.sym 63235 $auto$alumacc.cc:474:replace_alu$4105.C[26]
.sym 63237 $auto$alumacc.cc:474:replace_alu$4105.C[28]
.sym 63239 VexRiscv._zz_194_[27]
.sym 63240 $abc$40840$n7877
.sym 63241 $auto$alumacc.cc:474:replace_alu$4105.C[27]
.sym 63243 $auto$alumacc.cc:474:replace_alu$4105.C[29]
.sym 63245 $abc$40840$n7878
.sym 63246 VexRiscv._zz_194_[28]
.sym 63247 $auto$alumacc.cc:474:replace_alu$4105.C[28]
.sym 63249 $auto$alumacc.cc:474:replace_alu$4105.C[30]
.sym 63251 VexRiscv._zz_194_[29]
.sym 63252 $abc$40840$n7879
.sym 63253 $auto$alumacc.cc:474:replace_alu$4105.C[29]
.sym 63255 $auto$alumacc.cc:474:replace_alu$4105.C[31]
.sym 63257 $abc$40840$n7880
.sym 63258 VexRiscv._zz_194_[30]
.sym 63259 $auto$alumacc.cc:474:replace_alu$4105.C[30]
.sym 63261 $auto$alumacc.cc:474:replace_alu$4105.C[32]
.sym 63263 $abc$40840$n7881
.sym 63264 VexRiscv._zz_194_[31]
.sym 63265 $auto$alumacc.cc:474:replace_alu$4105.C[31]
.sym 63269 $abc$40840$n5155
.sym 63270 VexRiscv._zz_41_[31]
.sym 63271 $abc$40840$n5140
.sym 63272 $abc$40840$n5156_1
.sym 63273 $abc$40840$n5175_1
.sym 63274 $abc$40840$n5179_1
.sym 63275 VexRiscv._zz_41_[21]
.sym 63276 $abc$40840$n5163_1
.sym 63277 VexRiscv.IBusCachedPlugin_fetchPc_booted
.sym 63280 VexRiscv.IBusCachedPlugin_fetchPc_booted
.sym 63281 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 63282 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 63283 VexRiscv.CsrPlugin_mtval[29]
.sym 63284 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 63285 basesoc_vexriscv_ibus_adr[13]
.sym 63286 VexRiscv.CsrPlugin_mtval[16]
.sym 63287 basesoc_vexriscv_ibus_adr[8]
.sym 63288 VexRiscv.CsrPlugin_mtval[9]
.sym 63289 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 63290 VexRiscv._zz_287_[1]
.sym 63291 basesoc_vexriscv_dbus_adr[19]
.sym 63292 VexRiscv._zz_194_[25]
.sym 63293 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 63294 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 63295 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 63296 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 63297 $abc$40840$n5158_1
.sym 63299 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 63300 VexRiscv._zz_195_[29]
.sym 63301 VexRiscv._zz_194_[2]
.sym 63302 VexRiscv._zz_79_[4]
.sym 63303 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 63304 $abc$40840$n4439
.sym 63305 $auto$alumacc.cc:474:replace_alu$4105.C[32]
.sym 63310 $abc$40840$n4034_1
.sym 63311 $abc$40840$n5179_1
.sym 63313 $abc$40840$n5138
.sym 63315 $abc$40840$n4511
.sym 63318 $abc$40840$n5154
.sym 63320 $abc$40840$n5118_1
.sym 63321 $abc$40840$n4505
.sym 63322 $abc$40840$n5186_1
.sym 63323 $abc$40840$n5158_1
.sym 63326 $abc$40840$n5155
.sym 63328 $abc$40840$n4475
.sym 63330 $PACKER_VCC_NET
.sym 63331 VexRiscv._zz_194_[32]
.sym 63333 $abc$40840$n5178_1
.sym 63334 $abc$40840$n5162_1
.sym 63335 $abc$40840$n5187_1
.sym 63336 $abc$40840$n4487
.sym 63337 $abc$40840$n2605
.sym 63338 $abc$40840$n4490
.sym 63339 $abc$40840$n4460
.sym 63340 $abc$40840$n4493
.sym 63341 $abc$40840$n5163_1
.sym 63343 $PACKER_VCC_NET
.sym 63344 VexRiscv._zz_194_[32]
.sym 63346 $auto$alumacc.cc:474:replace_alu$4105.C[32]
.sym 63349 $abc$40840$n5162_1
.sym 63350 $abc$40840$n4034_1
.sym 63351 $abc$40840$n4493
.sym 63352 $abc$40840$n5163_1
.sym 63355 $abc$40840$n4034_1
.sym 63356 $abc$40840$n5118_1
.sym 63357 $abc$40840$n4460
.sym 63361 $abc$40840$n5138
.sym 63362 $abc$40840$n4034_1
.sym 63364 $abc$40840$n4475
.sym 63367 $abc$40840$n4034_1
.sym 63368 $abc$40840$n4511
.sym 63369 $abc$40840$n5187_1
.sym 63370 $abc$40840$n5186_1
.sym 63373 $abc$40840$n4490
.sym 63374 $abc$40840$n4034_1
.sym 63376 $abc$40840$n5158_1
.sym 63379 $abc$40840$n4034_1
.sym 63380 $abc$40840$n5179_1
.sym 63381 $abc$40840$n4505
.sym 63382 $abc$40840$n5178_1
.sym 63385 $abc$40840$n5154
.sym 63386 $abc$40840$n4034_1
.sym 63387 $abc$40840$n4487
.sym 63388 $abc$40840$n5155
.sym 63389 $abc$40840$n2605
.sym 63390 clk12_$glb_clk
.sym 63391 VexRiscv.reset_$glb_sr
.sym 63392 VexRiscv._zz_163_[0]
.sym 63393 $abc$40840$n5187_1
.sym 63394 $abc$40840$n5116
.sym 63395 VexRiscv._zz_163_[4]
.sym 63396 $abc$40840$n5132
.sym 63397 $abc$40840$n5168_1
.sym 63398 $abc$40840$n5128
.sym 63399 $abc$40840$n5147
.sym 63400 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[29]
.sym 63401 $abc$40840$n5179_1
.sym 63404 $abc$40840$n4034_1
.sym 63405 VexRiscv.DBusSimplePlugin_redoBranch_payload[15]
.sym 63406 $abc$40840$n5118_1
.sym 63407 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 63408 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 63409 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[23]
.sym 63410 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[4]
.sym 63411 $abc$40840$n4034_1
.sym 63412 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 63413 VexRiscv._zz_41_[31]
.sym 63414 $abc$40840$n5154
.sym 63415 $abc$40840$n5152
.sym 63416 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 63417 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 63418 $abc$40840$n5067_1
.sym 63419 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 63420 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 63421 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 63422 VexRiscv._zz_79_[0]
.sym 63423 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 63424 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 63425 $abc$40840$n4460
.sym 63427 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 63433 basesoc_uart_phy_rx_reg[5]
.sym 63435 $abc$40840$n2343
.sym 63436 VexRiscv._zz_194_[1]
.sym 63437 VexRiscv._zz_194_[29]
.sym 63439 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 63441 VexRiscv._zz_195_[32]
.sym 63442 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 63443 $abc$40840$n5140
.sym 63444 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 63445 $abc$40840$n235
.sym 63446 VexRiscv._zz_192_
.sym 63447 $abc$40840$n5139
.sym 63448 $abc$40840$n5071
.sym 63453 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 63455 basesoc_uart_phy_rx_reg[4]
.sym 63457 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 63458 VexRiscv._zz_195_[1]
.sym 63460 VexRiscv._zz_195_[29]
.sym 63461 $abc$40840$n5132
.sym 63463 $abc$40840$n5128
.sym 63466 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 63467 $abc$40840$n5128
.sym 63468 $abc$40840$n5071
.sym 63472 $abc$40840$n235
.sym 63473 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 63474 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 63475 VexRiscv._zz_192_
.sym 63478 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 63480 $abc$40840$n5071
.sym 63481 $abc$40840$n5132
.sym 63484 $abc$40840$n5139
.sym 63485 $abc$40840$n5071
.sym 63486 $abc$40840$n5140
.sym 63487 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 63490 VexRiscv._zz_195_[29]
.sym 63492 VexRiscv._zz_194_[29]
.sym 63493 VexRiscv._zz_195_[32]
.sym 63497 basesoc_uart_phy_rx_reg[4]
.sym 63504 basesoc_uart_phy_rx_reg[5]
.sym 63508 VexRiscv._zz_195_[32]
.sym 63509 VexRiscv._zz_195_[1]
.sym 63510 VexRiscv._zz_194_[1]
.sym 63512 $abc$40840$n2343
.sym 63513 clk12_$glb_clk
.sym 63514 sys_rst_$glb_sr
.sym 63515 $abc$40840$n5171_1
.sym 63516 $abc$40840$n2392
.sym 63517 $abc$40840$n5484_1
.sym 63518 $abc$40840$n5160_1
.sym 63519 basesoc_uart_tx_fifo_produce[1]
.sym 63520 $abc$40840$n5098
.sym 63521 $abc$40840$n5120
.sym 63522 $abc$40840$n5067_1
.sym 63523 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 63524 VexRiscv.CsrPlugin_mepc[8]
.sym 63527 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 63528 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 63529 $abc$40840$n2343
.sym 63530 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 63531 basesoc_vexriscv_ibus_adr[11]
.sym 63532 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[26]
.sym 63533 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[17]
.sym 63535 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 63536 VexRiscv._zz_160_
.sym 63537 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 63538 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 63539 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[25]
.sym 63540 basesoc_uart_tx_fifo_produce[1]
.sym 63541 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 63542 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 63543 $abc$40840$n5071
.sym 63544 $abc$40840$n5648_1
.sym 63546 $abc$40840$n5067_1
.sym 63547 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[23]
.sym 63548 VexRiscv.CsrPlugin_mepc[24]
.sym 63549 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 63550 VexRiscv._zz_194_[20]
.sym 63559 VexRiscv.CsrPlugin_mepc[24]
.sym 63561 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 63563 $abc$40840$n5159_1
.sym 63567 $abc$40840$n5119
.sym 63569 $abc$40840$n5071
.sym 63570 VexRiscv.CsrPlugin_mepc[19]
.sym 63571 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 63576 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 63577 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 63579 $abc$40840$n5070_1
.sym 63580 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 63581 VexRiscv.CsrPlugin_mtvec_base[22]
.sym 63583 $abc$40840$n5160_1
.sym 63585 VexRiscv.CsrPlugin_mtvec_base[17]
.sym 63586 $abc$40840$n5120
.sym 63587 $abc$40840$n5067_1
.sym 63591 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 63595 $abc$40840$n5120
.sym 63596 $abc$40840$n5119
.sym 63597 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 63598 $abc$40840$n5071
.sym 63601 $abc$40840$n5160_1
.sym 63602 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 63603 $abc$40840$n5071
.sym 63604 $abc$40840$n5159_1
.sym 63607 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 63613 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 63622 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 63625 VexRiscv.CsrPlugin_mtvec_base[17]
.sym 63626 $abc$40840$n5070_1
.sym 63627 $abc$40840$n5067_1
.sym 63628 VexRiscv.CsrPlugin_mepc[19]
.sym 63631 VexRiscv.CsrPlugin_mepc[24]
.sym 63632 VexRiscv.CsrPlugin_mtvec_base[22]
.sym 63633 $abc$40840$n5070_1
.sym 63634 $abc$40840$n5067_1
.sym 63635 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 63636 clk12_$glb_clk
.sym 63638 $abc$40840$n5074
.sym 63639 $abc$40840$n3704
.sym 63640 csrbankarray_csrbank2_addr0_w[2]
.sym 63641 $abc$40840$n5078
.sym 63642 $abc$40840$n5086
.sym 63643 $abc$40840$n5482
.sym 63644 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 63645 $abc$40840$n5070_1
.sym 63650 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[24]
.sym 63651 basesoc_vexriscv_ibus_adr[14]
.sym 63652 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 63653 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 63655 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 63657 $abc$40840$n5171_1
.sym 63658 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 63659 basesoc_vexriscv_ibus_adr[26]
.sym 63660 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 63661 $abc$40840$n233
.sym 63662 sys_rst
.sym 63663 VexRiscv._zz_170_[1]
.sym 63664 VexRiscv.CsrPlugin_mepc[23]
.sym 63665 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 63666 VexRiscv._zz_192_
.sym 63667 VexRiscv.CsrPlugin_mepc[4]
.sym 63668 VexRiscv._zz_194_[30]
.sym 63669 $abc$40840$n5070_1
.sym 63670 VexRiscv._zz_311_
.sym 63671 VexRiscv._zz_194_[21]
.sym 63672 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 63673 VexRiscv._zz_236_[0]
.sym 63679 VexRiscv.CsrPlugin_mtvec_base[27]
.sym 63681 VexRiscv.CsrPlugin_mtvec_base[21]
.sym 63682 VexRiscv.CsrPlugin_mepc[23]
.sym 63686 $abc$40840$n5067_1
.sym 63689 VexRiscv._zz_334_
.sym 63690 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 63691 VexRiscv.CsrPlugin_mtvec_base[12]
.sym 63694 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 63695 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 63697 $abc$40840$n2656
.sym 63707 VexRiscv.CsrPlugin_mepc[29]
.sym 63708 VexRiscv.CsrPlugin_mepc[14]
.sym 63709 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 63710 $abc$40840$n5070_1
.sym 63713 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 63721 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 63724 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 63730 VexRiscv.CsrPlugin_mtvec_base[12]
.sym 63731 VexRiscv.CsrPlugin_mepc[14]
.sym 63732 $abc$40840$n5067_1
.sym 63733 $abc$40840$n5070_1
.sym 63736 $abc$40840$n5070_1
.sym 63737 VexRiscv.CsrPlugin_mepc[29]
.sym 63738 VexRiscv.CsrPlugin_mtvec_base[27]
.sym 63739 $abc$40840$n5067_1
.sym 63743 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 63749 VexRiscv._zz_334_
.sym 63754 VexRiscv.CsrPlugin_mepc[23]
.sym 63755 $abc$40840$n5070_1
.sym 63756 $abc$40840$n5067_1
.sym 63757 VexRiscv.CsrPlugin_mtvec_base[21]
.sym 63758 $abc$40840$n2656
.sym 63759 clk12_$glb_clk
.sym 63762 VexRiscv._zz_194_[30]
.sym 63763 $abc$40840$n5494
.sym 63764 $abc$40840$n5617
.sym 63765 $abc$40840$n5563
.sym 63766 VexRiscv._zz_194_[20]
.sym 63767 $abc$40840$n5647
.sym 63768 VexRiscv._zz_194_[2]
.sym 63773 VexRiscv.CsrPlugin_mepc[3]
.sym 63774 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 63775 VexRiscv.CsrPlugin_mtvec_base[0]
.sym 63776 VexRiscv.CsrPlugin_mepc[19]
.sym 63777 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 63778 $abc$40840$n5070_1
.sym 63779 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 63780 $abc$40840$n5074
.sym 63781 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 63782 $abc$40840$n2537
.sym 63783 VexRiscv._zz_319_
.sym 63784 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 63785 $PACKER_VCC_NET
.sym 63789 VexRiscv._zz_41_[25]
.sym 63790 VexRiscv.DBusSimplePlugin_redoBranch_payload[4]
.sym 63791 $PACKER_VCC_NET
.sym 63792 VexRiscv._zz_194_[2]
.sym 63794 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 63795 VexRiscv._zz_236_[1]
.sym 63802 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[0]
.sym 63805 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 63808 VexRiscv._zz_170_[0]
.sym 63809 $abc$40840$n5070_1
.sym 63812 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 63815 $abc$40840$n4785_1
.sym 63816 $abc$40840$n5067_1
.sym 63817 VexRiscv.CsrPlugin_mepc[25]
.sym 63818 VexRiscv.CsrPlugin_mtvec_base[23]
.sym 63823 VexRiscv._zz_170_[1]
.sym 63825 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 63830 VexRiscv._zz_151_[23]
.sym 63831 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 63832 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 63838 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 63842 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[0]
.sym 63850 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 63854 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 63859 VexRiscv.CsrPlugin_mepc[25]
.sym 63860 $abc$40840$n5070_1
.sym 63861 VexRiscv.CsrPlugin_mtvec_base[23]
.sym 63862 $abc$40840$n5067_1
.sym 63865 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 63874 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 63877 VexRiscv._zz_170_[1]
.sym 63878 $abc$40840$n4785_1
.sym 63879 VexRiscv._zz_151_[23]
.sym 63880 VexRiscv._zz_170_[0]
.sym 63881 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 63882 clk12_$glb_clk
.sym 63884 $abc$40840$n5298_1
.sym 63886 VexRiscv.lastStagePc[4]
.sym 63887 $abc$40840$n5387_1
.sym 63888 $abc$40840$n2624
.sym 63889 $abc$40840$n5357_1
.sym 63890 $abc$40840$n5345_1
.sym 63891 VexRiscv.lastStagePc[14]
.sym 63898 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 63899 $abc$40840$n5564
.sym 63901 $abc$40840$n3926
.sym 63902 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 63903 VexRiscv.DBusSimplePlugin_redoBranch_payload[5]
.sym 63904 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 63905 basesoc_vexriscv_ibus_adr[15]
.sym 63907 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 63925 $abc$40840$n5336_1
.sym 63927 $abc$40840$n5341_1
.sym 63929 $abc$40840$n5383_1
.sym 63930 $abc$40840$n5337_1
.sym 63932 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 63933 $abc$40840$n4039
.sym 63936 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 63938 VexRiscv.lastStagePc[2]
.sym 63939 $abc$40840$n2653
.sym 63940 regs0
.sym 63941 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 63943 VexRiscv._zz_319_
.sym 63944 $abc$40840$n4980
.sym 63948 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 63949 VexRiscv.CsrPlugin_mepc[2]
.sym 63952 $abc$40840$n5387_1
.sym 63956 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 63958 $abc$40840$n5341_1
.sym 63960 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 63961 $abc$40840$n5337_1
.sym 63964 $abc$40840$n5337_1
.sym 63965 $abc$40840$n5383_1
.sym 63966 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 63971 $abc$40840$n2653
.sym 63972 VexRiscv.lastStagePc[2]
.sym 63973 VexRiscv.CsrPlugin_mepc[2]
.sym 63977 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 63978 $abc$40840$n4039
.sym 63979 VexRiscv._zz_319_
.sym 63982 $abc$40840$n5336_1
.sym 63983 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 63985 $abc$40840$n5337_1
.sym 63989 regs0
.sym 63995 $abc$40840$n4980
.sym 64000 $abc$40840$n5337_1
.sym 64001 $abc$40840$n5387_1
.sym 64003 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 64005 clk12_$glb_clk
.sym 64008 $abc$40840$n4953
.sym 64009 $abc$40840$n4955
.sym 64010 $abc$40840$n4957
.sym 64011 $abc$40840$n4959
.sym 64012 $abc$40840$n4961
.sym 64013 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[4]
.sym 64014 $abc$40840$n4040_1
.sym 64019 VexRiscv.CsrPlugin_mepc[4]
.sym 64020 basesoc_timer0_value[1]
.sym 64021 basesoc_uart_phy_rx
.sym 64025 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 64026 VexRiscv.lastStagePc[25]
.sym 64027 VexRiscv.CsrPlugin_mtval[3]
.sym 64028 VexRiscv._zz_41_[28]
.sym 64029 VexRiscv.CsrPlugin_mepc[10]
.sym 64030 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 64042 VexRiscv.CsrPlugin_mepc[25]
.sym 64050 $abc$40840$n4951
.sym 64051 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 64056 $abc$40840$n5298_1
.sym 64060 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[2]
.sym 64061 VexRiscv._zz_319_
.sym 64063 $abc$40840$n233
.sym 64065 $abc$40840$n4953
.sym 64069 $abc$40840$n4961
.sym 64071 $abc$40840$n4040_1
.sym 64074 $abc$40840$n4955
.sym 64077 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[1]
.sym 64081 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[1]
.sym 64082 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[2]
.sym 64084 $abc$40840$n4040_1
.sym 64087 $abc$40840$n5298_1
.sym 64089 $abc$40840$n4961
.sym 64090 $abc$40840$n233
.sym 64095 VexRiscv._zz_319_
.sym 64096 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 64099 $abc$40840$n5298_1
.sym 64100 $abc$40840$n4951
.sym 64102 $abc$40840$n233
.sym 64105 $abc$40840$n233
.sym 64106 $abc$40840$n4955
.sym 64108 $abc$40840$n5298_1
.sym 64111 $abc$40840$n4953
.sym 64113 $abc$40840$n5298_1
.sym 64114 $abc$40840$n233
.sym 64128 clk12_$glb_clk
.sym 64129 VexRiscv.reset_$glb_sr
.sym 64134 basesoc_dat_w[5]
.sym 64141 VexRiscv.CsrPlugin_hadException
.sym 64142 VexRiscv.CsrPlugin_mtval[27]
.sym 64149 $PACKER_VCC_NET
.sym 64237 spiflash_bus_dat_r[25]
.sym 64241 $abc$40840$n2521
.sym 64246 $abc$40840$n5567
.sym 64247 VexRiscv._zz_194_[20]
.sym 64248 VexRiscv._zz_194_[14]
.sym 64253 csrbankarray_interface1_bank_bus_dat_r[5]
.sym 64254 basesoc_uart_phy_storage[8]
.sym 64260 $abc$40840$n4860
.sym 64265 csrbankarray_csrbank0_leds_out0_w[4]
.sym 64277 spiflash_miso
.sym 64299 $abc$40840$n2521
.sym 64337 spiflash_miso
.sym 64351 $abc$40840$n2521
.sym 64352 clk12_$glb_clk
.sym 64353 sys_rst_$glb_sr
.sym 64359 basesoc_timer0_reload_storage[4]
.sym 64360 basesoc_timer0_reload_storage[6]
.sym 64361 $abc$40840$n2514
.sym 64364 $abc$40840$n2285
.sym 64365 spiflash_clk
.sym 64372 spiflash_miso1
.sym 64375 basesoc_timer0_value[15]
.sym 64376 $abc$40840$n136
.sym 64392 spiflash_bus_dat_r[26]
.sym 64403 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 64408 csrbankarray_csrbank3_bitbang_en0_w
.sym 64409 basesoc_we
.sym 64412 basesoc_uart_phy_storage[24]
.sym 64413 sys_rst
.sym 64414 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 64415 spiflash_bus_dat_r[29]
.sym 64418 $abc$40840$n3734
.sym 64419 basesoc_uart_phy_storage[2]
.sym 64420 slave_sel_r[1]
.sym 64422 spiflash_i
.sym 64424 $abc$40840$n4419
.sym 64427 $abc$40840$n6100_1
.sym 64435 sys_rst
.sym 64439 $abc$40840$n3734
.sym 64441 spiflash_bus_dat_r[21]
.sym 64442 $abc$40840$n6510
.sym 64444 spiflash_miso
.sym 64446 spiflash_bus_dat_r[24]
.sym 64449 slave_sel_r[1]
.sym 64450 $abc$40840$n130
.sym 64451 spiflash_i
.sym 64455 $abc$40840$n122
.sym 64456 $abc$40840$n6504
.sym 64457 $abc$40840$n6019
.sym 64459 $abc$40840$n3731
.sym 64461 csrbankarray_csrbank3_bitbang0_w[1]
.sym 64464 csrbankarray_csrbank3_bitbang_en0_w
.sym 64468 spiflash_bus_dat_r[21]
.sym 64469 $abc$40840$n6504
.sym 64471 slave_sel_r[1]
.sym 64482 $abc$40840$n130
.sym 64486 csrbankarray_csrbank3_bitbang0_w[1]
.sym 64487 csrbankarray_csrbank3_bitbang_en0_w
.sym 64488 $abc$40840$n3731
.sym 64489 $abc$40840$n6019
.sym 64492 sys_rst
.sym 64494 spiflash_i
.sym 64498 slave_sel_r[1]
.sym 64499 spiflash_bus_dat_r[24]
.sym 64500 $abc$40840$n6510
.sym 64504 $abc$40840$n3734
.sym 64506 spiflash_miso
.sym 64513 $abc$40840$n122
.sym 64515 clk12_$glb_clk
.sym 64516 $abc$40840$n231_$glb_sr
.sym 64517 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 64518 $abc$40840$n2516
.sym 64519 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 64520 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 64521 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 64522 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 64523 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 64524 $abc$40840$n2281
.sym 64527 $abc$40840$n5624_1
.sym 64528 $abc$40840$n7180
.sym 64529 array_muxed1[3]
.sym 64530 $abc$40840$n2285
.sym 64531 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 64533 basesoc_ctrl_reset_reset_r
.sym 64534 spiflash_clk
.sym 64535 basesoc_timer0_value[26]
.sym 64536 basesoc_dat_w[2]
.sym 64537 spiflash_bus_dat_r[21]
.sym 64538 basesoc_timer0_reload_storage[4]
.sym 64539 $abc$40840$n3895_1
.sym 64540 basesoc_timer0_reload_storage[6]
.sym 64541 basesoc_timer0_reload_storage[6]
.sym 64542 basesoc_uart_phy_storage[10]
.sym 64543 $abc$40840$n6520
.sym 64544 $abc$40840$n3855
.sym 64546 $abc$40840$n6514
.sym 64547 csrbankarray_interface1_bank_bus_dat_r[7]
.sym 64548 $abc$40840$n2281
.sym 64549 slave_sel_r[2]
.sym 64550 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 64551 basesoc_uart_phy_storage[23]
.sym 64552 $abc$40840$n2516
.sym 64560 basesoc_adr[0]
.sym 64561 $abc$40840$n6018
.sym 64562 $abc$40840$n5896_1
.sym 64563 $abc$40840$n3758
.sym 64564 csrbankarray_interface4_bank_bus_dat_r[0]
.sym 64565 basesoc_adr[0]
.sym 64566 csrbankarray_csrbank3_bitbang0_w[0]
.sym 64567 csrbankarray_interface0_bank_bus_dat_r[0]
.sym 64568 basesoc_uart_phy_storage[26]
.sym 64570 csrbankarray_interface6_bank_bus_dat_r[0]
.sym 64571 $abc$40840$n3710
.sym 64573 $abc$40840$n6428
.sym 64574 $abc$40840$n6427
.sym 64575 csrbankarray_sel_r
.sym 64577 $abc$40840$n122
.sym 64578 $abc$40840$n4860
.sym 64579 $abc$40840$n5895_1
.sym 64580 $abc$40840$n3892_1
.sym 64581 $abc$40840$n6425
.sym 64582 $abc$40840$n4287
.sym 64583 $abc$40840$n130
.sym 64584 $abc$40840$n136
.sym 64586 spiflash_i
.sym 64587 basesoc_adr[1]
.sym 64588 csrbankarray_interface3_bank_bus_dat_r[0]
.sym 64589 $abc$40840$n4419
.sym 64591 $abc$40840$n4419
.sym 64592 csrbankarray_sel_r
.sym 64593 $abc$40840$n4860
.sym 64594 $abc$40840$n4287
.sym 64599 spiflash_i
.sym 64604 $abc$40840$n5895_1
.sym 64605 $abc$40840$n5896_1
.sym 64606 $abc$40840$n3758
.sym 64609 $abc$40840$n6425
.sym 64610 $abc$40840$n6428
.sym 64612 $abc$40840$n6427
.sym 64615 $abc$40840$n130
.sym 64616 basesoc_uart_phy_storage[26]
.sym 64617 basesoc_adr[1]
.sym 64618 basesoc_adr[0]
.sym 64621 $abc$40840$n122
.sym 64622 basesoc_adr[1]
.sym 64623 $abc$40840$n136
.sym 64624 basesoc_adr[0]
.sym 64627 $abc$40840$n3892_1
.sym 64628 csrbankarray_csrbank3_bitbang0_w[0]
.sym 64629 $abc$40840$n3710
.sym 64630 $abc$40840$n6018
.sym 64633 csrbankarray_interface6_bank_bus_dat_r[0]
.sym 64634 csrbankarray_interface0_bank_bus_dat_r[0]
.sym 64635 csrbankarray_interface3_bank_bus_dat_r[0]
.sym 64636 csrbankarray_interface4_bank_bus_dat_r[0]
.sym 64638 clk12_$glb_clk
.sym 64639 sys_rst_$glb_sr
.sym 64640 $abc$40840$n2254
.sym 64641 basesoc_dat_w[7]
.sym 64642 slave_sel_r[2]
.sym 64643 slave_sel_r[1]
.sym 64644 spiflash_i
.sym 64645 csrbankarray_interface0_bank_bus_dat_r[4]
.sym 64646 basesoc_bus_wishbone_dat_r[4]
.sym 64647 $abc$40840$n5948
.sym 64650 $abc$40840$n7154
.sym 64651 basesoc_uart_phy_storage[21]
.sym 64653 basesoc_dat_w[2]
.sym 64654 basesoc_uart_phy_storage[26]
.sym 64655 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 64656 basesoc_timer0_reload_storage[8]
.sym 64657 $abc$40840$n3283
.sym 64659 VexRiscv._zz_311_
.sym 64660 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 64661 VexRiscv.decode_to_execute_RS2[31]
.sym 64662 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 64663 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 64664 $abc$40840$n132
.sym 64665 basesoc_adr[3]
.sym 64666 $abc$40840$n3892_1
.sym 64667 $abc$40840$n3711
.sym 64668 $abc$40840$n3758
.sym 64669 $abc$40840$n130
.sym 64670 basesoc_timer0_load_storage[0]
.sym 64671 basesoc_adr[3]
.sym 64672 basesoc_uart_phy_storage[8]
.sym 64673 array_muxed0[4]
.sym 64674 $abc$40840$n6502
.sym 64675 basesoc_dat_w[7]
.sym 64685 $abc$40840$n134
.sym 64686 $abc$40840$n3758
.sym 64687 $abc$40840$n6438
.sym 64689 basesoc_adr[1]
.sym 64690 basesoc_uart_phy_storage[24]
.sym 64692 $abc$40840$n5889_1
.sym 64694 basesoc_adr[0]
.sym 64695 $abc$40840$n5890_1
.sym 64696 $abc$40840$n6440
.sym 64698 $abc$40840$n128
.sym 64700 csrbankarray_sel_r
.sym 64706 $abc$40840$n4287
.sym 64708 $abc$40840$n4860
.sym 64709 $abc$40840$n4419
.sym 64710 $abc$40840$n4287
.sym 64711 basesoc_uart_phy_storage[0]
.sym 64717 $abc$40840$n128
.sym 64721 $abc$40840$n6438
.sym 64723 $abc$40840$n6440
.sym 64726 $abc$40840$n4287
.sym 64727 $abc$40840$n4419
.sym 64728 $abc$40840$n4860
.sym 64729 csrbankarray_sel_r
.sym 64732 basesoc_adr[1]
.sym 64733 basesoc_adr[0]
.sym 64734 basesoc_uart_phy_storage[0]
.sym 64735 $abc$40840$n134
.sym 64739 $abc$40840$n3758
.sym 64740 $abc$40840$n5889_1
.sym 64741 $abc$40840$n5890_1
.sym 64747 $abc$40840$n134
.sym 64750 basesoc_uart_phy_storage[24]
.sym 64751 basesoc_adr[1]
.sym 64752 basesoc_adr[0]
.sym 64753 $abc$40840$n128
.sym 64756 csrbankarray_sel_r
.sym 64757 $abc$40840$n4287
.sym 64758 $abc$40840$n4419
.sym 64759 $abc$40840$n4860
.sym 64761 clk12_$glb_clk
.sym 64762 sys_rst_$glb_sr
.sym 64763 spiflash_bus_dat_r[6]
.sym 64764 $abc$40840$n5968
.sym 64765 $abc$40840$n3823
.sym 64766 $abc$40840$n6011
.sym 64767 $abc$40840$n3896_1
.sym 64768 spiflash_bus_dat_r[7]
.sym 64769 $abc$40840$n2437
.sym 64770 $abc$40840$n5949
.sym 64771 array_muxed0[9]
.sym 64773 basesoc_uart_phy_storage[13]
.sym 64774 $abc$40840$n5334_1
.sym 64776 slave_sel[1]
.sym 64777 $abc$40840$n3710
.sym 64778 slave_sel_r[1]
.sym 64779 basesoc_bus_wishbone_dat_r[3]
.sym 64780 slave_sel[2]
.sym 64781 csrbankarray_csrbank0_leds_out0_w[4]
.sym 64782 basesoc_timer0_value_status[6]
.sym 64783 basesoc_vexriscv_ibus_adr[1]
.sym 64784 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 64785 basesoc_timer0_load_storage[21]
.sym 64786 slave_sel_r[2]
.sym 64787 basesoc_uart_phy_storage[21]
.sym 64788 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 64789 basesoc_uart_phy_storage[31]
.sym 64790 spiflash_bus_dat_r[7]
.sym 64791 basesoc_adr[4]
.sym 64792 VexRiscv._zz_170_[1]
.sym 64793 $abc$40840$n2287
.sym 64794 basesoc_uart_phy_storage[16]
.sym 64795 basesoc_we
.sym 64796 VexRiscv._zz_319_
.sym 64797 basesoc_adr[2]
.sym 64798 VexRiscv._zz_129_[7]
.sym 64804 $abc$40840$n6427
.sym 64805 csrbankarray_interface6_bank_bus_dat_r[3]
.sym 64806 $abc$40840$n6439
.sym 64807 basesoc_timer0_load_storage[7]
.sym 64808 basesoc_timer0_en_storage
.sym 64809 basesoc_adr[4]
.sym 64810 $abc$40840$n6857
.sym 64811 $abc$40840$n6440
.sym 64812 $abc$40840$n6526
.sym 64813 $abc$40840$n6445
.sym 64815 $abc$40840$n3900_1
.sym 64816 basesoc_timer0_reload_storage[7]
.sym 64817 csrbankarray_interface5_bank_bus_dat_r[5]
.sym 64818 csrbankarray_interface6_bank_bus_dat_r[5]
.sym 64819 csrbankarray_interface1_bank_bus_dat_r[7]
.sym 64820 csrbankarray_interface2_bank_bus_dat_r[5]
.sym 64821 csrbankarray_interface4_bank_bus_dat_r[3]
.sym 64822 $abc$40840$n3823
.sym 64824 csrbankarray_interface5_bank_bus_dat_r[3]
.sym 64828 $abc$40840$n6170_1
.sym 64829 csrbankarray_interface2_bank_bus_dat_r[7]
.sym 64830 csrbankarray_interface4_bank_bus_dat_r[5]
.sym 64832 $abc$40840$n3896_1
.sym 64833 basesoc_timer0_eventmanager_status_w
.sym 64834 csrbankarray_interface1_bank_bus_dat_r[5]
.sym 64837 basesoc_timer0_eventmanager_status_w
.sym 64838 basesoc_timer0_reload_storage[7]
.sym 64839 $abc$40840$n6857
.sym 64843 csrbankarray_interface1_bank_bus_dat_r[5]
.sym 64844 csrbankarray_interface5_bank_bus_dat_r[5]
.sym 64845 $abc$40840$n6440
.sym 64846 csrbankarray_interface2_bank_bus_dat_r[5]
.sym 64849 csrbankarray_interface2_bank_bus_dat_r[7]
.sym 64851 csrbankarray_interface1_bank_bus_dat_r[7]
.sym 64852 $abc$40840$n6526
.sym 64855 csrbankarray_interface4_bank_bus_dat_r[5]
.sym 64856 $abc$40840$n6427
.sym 64857 csrbankarray_interface6_bank_bus_dat_r[5]
.sym 64858 $abc$40840$n6445
.sym 64862 basesoc_adr[4]
.sym 64863 $abc$40840$n3823
.sym 64867 $abc$40840$n6170_1
.sym 64868 basesoc_timer0_en_storage
.sym 64869 basesoc_timer0_load_storage[7]
.sym 64873 csrbankarray_interface5_bank_bus_dat_r[3]
.sym 64874 csrbankarray_interface6_bank_bus_dat_r[3]
.sym 64875 $abc$40840$n6439
.sym 64876 csrbankarray_interface4_bank_bus_dat_r[3]
.sym 64879 $abc$40840$n3896_1
.sym 64882 $abc$40840$n3900_1
.sym 64884 clk12_$glb_clk
.sym 64885 sys_rst_$glb_sr
.sym 64886 $abc$40840$n6794_1
.sym 64887 $abc$40840$n5955
.sym 64888 $abc$40840$n5967
.sym 64889 $abc$40840$n5956
.sym 64890 $abc$40840$n5945
.sym 64891 $abc$40840$n6797
.sym 64892 $abc$40840$n3851
.sym 64893 basesoc_uart_phy_storage[31]
.sym 64895 spiflash_bus_dat_r[7]
.sym 64896 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 64897 $abc$40840$n4860
.sym 64898 basesoc_adr[0]
.sym 64899 $abc$40840$n2437
.sym 64900 basesoc_timer0_value[5]
.sym 64901 basesoc_dat_w[2]
.sym 64902 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 64903 $abc$40840$n5949
.sym 64904 basesoc_bus_wishbone_dat_r[7]
.sym 64905 spiflash_bus_dat_r[6]
.sym 64906 basesoc_bus_wishbone_dat_r[5]
.sym 64907 basesoc_timer0_load_storage[19]
.sym 64908 $abc$40840$n3812
.sym 64909 $abc$40840$n3823
.sym 64910 $abc$40840$n3612_1
.sym 64911 basesoc_uart_phy_storage[7]
.sym 64912 $abc$40840$n3825
.sym 64913 spiflash_bus_dat_r[29]
.sym 64914 $abc$40840$n3826
.sym 64915 sys_rst
.sym 64916 basesoc_ctrl_storage[29]
.sym 64917 $abc$40840$n5898_1
.sym 64918 $abc$40840$n3734
.sym 64919 $abc$40840$n132
.sym 64920 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 64921 basesoc_uart_phy_storage[2]
.sym 64927 basesoc_uart_phy_storage[7]
.sym 64928 basesoc_timer0_en_storage
.sym 64929 $abc$40840$n5911_1
.sym 64930 basesoc_uart_phy_storage[29]
.sym 64931 $abc$40840$n142
.sym 64933 basesoc_timer0_load_storage[17]
.sym 64934 $abc$40840$n6190_1
.sym 64936 $abc$40840$n132
.sym 64937 basesoc_uart_phy_storage[5]
.sym 64939 $abc$40840$n5902_1
.sym 64940 $abc$40840$n3758
.sym 64941 $abc$40840$n5898_1
.sym 64942 $abc$40840$n5905_1
.sym 64945 basesoc_adr[0]
.sym 64946 $abc$40840$n5910_1
.sym 64950 basesoc_adr[1]
.sym 64953 basesoc_uart_phy_storage[23]
.sym 64955 $abc$40840$n5904_1
.sym 64956 $abc$40840$n5899_1
.sym 64958 $abc$40840$n5901_1
.sym 64961 basesoc_timer0_en_storage
.sym 64962 basesoc_timer0_load_storage[17]
.sym 64963 $abc$40840$n6190_1
.sym 64967 $abc$40840$n5899_1
.sym 64968 $abc$40840$n5898_1
.sym 64969 $abc$40840$n3758
.sym 64972 $abc$40840$n3758
.sym 64973 $abc$40840$n5902_1
.sym 64974 $abc$40840$n5901_1
.sym 64978 basesoc_adr[1]
.sym 64979 basesoc_uart_phy_storage[7]
.sym 64980 basesoc_uart_phy_storage[23]
.sym 64981 basesoc_adr[0]
.sym 64984 $abc$40840$n142
.sym 64985 basesoc_uart_phy_storage[5]
.sym 64986 basesoc_adr[0]
.sym 64987 basesoc_adr[1]
.sym 64990 $abc$40840$n5910_1
.sym 64991 $abc$40840$n3758
.sym 64993 $abc$40840$n5911_1
.sym 64996 $abc$40840$n5905_1
.sym 64998 $abc$40840$n3758
.sym 64999 $abc$40840$n5904_1
.sym 65002 basesoc_adr[1]
.sym 65003 basesoc_adr[0]
.sym 65004 basesoc_uart_phy_storage[29]
.sym 65005 $abc$40840$n132
.sym 65007 clk12_$glb_clk
.sym 65008 sys_rst_$glb_sr
.sym 65009 $abc$40840$n3836
.sym 65010 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[22]
.sym 65011 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[4]
.sym 65012 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[26]
.sym 65013 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[16]
.sym 65014 $abc$40840$n2447
.sym 65015 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[28]
.sym 65016 VexRiscv._zz_203_
.sym 65018 basesoc_timer0_value[11]
.sym 65019 $abc$40840$n6439
.sym 65020 VexRiscv._zz_41_[21]
.sym 65021 $abc$40840$n3816
.sym 65022 basesoc_timer0_reload_storage[10]
.sym 65023 basesoc_timer0_value[2]
.sym 65024 basesoc_timer0_value[0]
.sym 65025 basesoc_timer0_value[0]
.sym 65026 basesoc_timer0_reload_storage[1]
.sym 65028 $abc$40840$n4287
.sym 65029 $abc$40840$n6842
.sym 65030 grant
.sym 65032 $abc$40840$n4287
.sym 65035 basesoc_uart_phy_storage[10]
.sym 65036 basesoc_uart_phy_storage[23]
.sym 65037 VexRiscv._zz_194_[5]
.sym 65038 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 65039 $abc$40840$n6809_1
.sym 65040 $abc$40840$n2281
.sym 65041 basesoc_timer0_eventmanager_pending_w
.sym 65043 basesoc_uart_phy_storage[13]
.sym 65044 $abc$40840$n5901_1
.sym 65051 $abc$40840$n142
.sym 65052 VexRiscv._zz_194_[15]
.sym 65055 $abc$40840$n5572
.sym 65057 basesoc_adr[0]
.sym 65059 basesoc_ctrl_storage[13]
.sym 65060 basesoc_uart_phy_storage[12]
.sym 65063 VexRiscv._zz_311_
.sym 65065 basesoc_uart_phy_storage[31]
.sym 65066 VexRiscv._zz_319_
.sym 65069 VexRiscv._zz_194_[14]
.sym 65070 $abc$40840$n5600
.sym 65071 $abc$40840$n5599
.sym 65072 basesoc_adr[1]
.sym 65073 $abc$40840$n5573
.sym 65075 $abc$40840$n3728
.sym 65076 basesoc_ctrl_storage[29]
.sym 65078 $abc$40840$n3734
.sym 65079 $abc$40840$n132
.sym 65080 basesoc_uart_phy_storage[15]
.sym 65081 basesoc_uart_phy_storage[28]
.sym 65084 $abc$40840$n142
.sym 65092 $abc$40840$n132
.sym 65095 basesoc_uart_phy_storage[31]
.sym 65096 basesoc_adr[0]
.sym 65097 basesoc_adr[1]
.sym 65098 basesoc_uart_phy_storage[15]
.sym 65101 $abc$40840$n5599
.sym 65102 $abc$40840$n5600
.sym 65104 VexRiscv._zz_319_
.sym 65107 basesoc_uart_phy_storage[28]
.sym 65108 basesoc_adr[0]
.sym 65109 basesoc_adr[1]
.sym 65110 basesoc_uart_phy_storage[12]
.sym 65114 VexRiscv._zz_194_[15]
.sym 65115 VexRiscv._zz_194_[14]
.sym 65116 VexRiscv._zz_311_
.sym 65120 $abc$40840$n5572
.sym 65121 VexRiscv._zz_319_
.sym 65122 $abc$40840$n5573
.sym 65125 $abc$40840$n3734
.sym 65126 $abc$40840$n3728
.sym 65127 basesoc_ctrl_storage[29]
.sym 65128 basesoc_ctrl_storage[13]
.sym 65130 clk12_$glb_clk
.sym 65131 $abc$40840$n233_$glb_sr
.sym 65132 $abc$40840$n5626_1
.sym 65133 $abc$40840$n6796_1
.sym 65134 VexRiscv.CsrPlugin_mtval[25]
.sym 65135 $abc$40840$n5898_1
.sym 65136 $abc$40840$n5566
.sym 65137 VexRiscv.CsrPlugin_mtval[24]
.sym 65138 basesoc_uart_phy_storage[1]
.sym 65139 $abc$40840$n5587
.sym 65142 VexRiscv._zz_194_[3]
.sym 65144 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[11]
.sym 65145 basesoc_timer0_value[31]
.sym 65146 basesoc_uart_phy_storage[0]
.sym 65147 VexRiscv._zz_35_[22]
.sym 65148 basesoc_uart_phy_storage[5]
.sym 65149 VexRiscv._zz_35_[28]
.sym 65150 basesoc_timer0_value[10]
.sym 65151 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[5]
.sym 65152 basesoc_uart_phy_storage[29]
.sym 65153 grant
.sym 65154 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 65155 $abc$40840$n3283
.sym 65156 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 65157 basesoc_adr[0]
.sym 65158 basesoc_adr[1]
.sym 65159 VexRiscv._zz_194_[14]
.sym 65160 basesoc_adr[3]
.sym 65161 VexRiscv._zz_35_[16]
.sym 65162 $abc$40840$n2447
.sym 65163 $abc$40840$n5587
.sym 65164 basesoc_uart_phy_storage[8]
.sym 65166 VexRiscv._zz_194_[23]
.sym 65167 $abc$40840$n3711
.sym 65173 $abc$40840$n5614_1
.sym 65174 $abc$40840$n5627
.sym 65176 basesoc_timer0_eventmanager_status_w
.sym 65178 $abc$40840$n5603
.sym 65181 VexRiscv._zz_311_
.sym 65182 VexRiscv._zz_194_[23]
.sym 65184 $abc$40840$n5602
.sym 65187 $abc$40840$n5615
.sym 65188 basesoc_timer0_reload_storage[25]
.sym 65189 $abc$40840$n5626_1
.sym 65190 $abc$40840$n6911
.sym 65191 VexRiscv._zz_194_[20]
.sym 65192 $abc$40840$n5567
.sym 65193 $abc$40840$n5566
.sym 65194 $abc$40840$n5624_1
.sym 65196 VexRiscv._zz_194_[19]
.sym 65198 VexRiscv._zz_319_
.sym 65201 $abc$40840$n5623
.sym 65203 VexRiscv._zz_194_[22]
.sym 65207 VexRiscv._zz_194_[19]
.sym 65208 VexRiscv._zz_194_[20]
.sym 65209 VexRiscv._zz_311_
.sym 65213 VexRiscv._zz_319_
.sym 65214 $abc$40840$n5627
.sym 65215 $abc$40840$n5626_1
.sym 65218 VexRiscv._zz_319_
.sym 65219 $abc$40840$n5603
.sym 65220 $abc$40840$n5602
.sym 65224 $abc$40840$n5567
.sym 65225 $abc$40840$n5566
.sym 65227 VexRiscv._zz_319_
.sym 65230 VexRiscv._zz_194_[23]
.sym 65231 VexRiscv._zz_194_[22]
.sym 65233 VexRiscv._zz_311_
.sym 65236 basesoc_timer0_eventmanager_status_w
.sym 65238 $abc$40840$n6911
.sym 65239 basesoc_timer0_reload_storage[25]
.sym 65242 VexRiscv._zz_319_
.sym 65243 $abc$40840$n5623
.sym 65245 $abc$40840$n5624_1
.sym 65249 $abc$40840$n5614_1
.sym 65250 $abc$40840$n5615
.sym 65251 VexRiscv._zz_319_
.sym 65253 clk12_$glb_clk
.sym 65254 $abc$40840$n233_$glb_sr
.sym 65255 $abc$40840$n4665
.sym 65256 $abc$40840$n5002_1
.sym 65257 $abc$40840$n4670
.sym 65258 $abc$40840$n7132
.sym 65259 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 65260 basesoc_uart_phy_uart_clk_rxen
.sym 65261 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 65262 $abc$40840$n4664
.sym 65264 $abc$40840$n5627
.sym 65265 $abc$40840$n5627
.sym 65267 VexRiscv._zz_311_
.sym 65268 basesoc_uart_phy_storage[1]
.sym 65269 basesoc_uart_eventmanager_status_w[0]
.sym 65270 basesoc_timer0_eventmanager_status_w
.sym 65272 basesoc_uart_phy_storage[3]
.sym 65273 basesoc_vexriscv_dbus_adr[18]
.sym 65274 VexRiscv._zz_79_[10]
.sym 65277 basesoc_timer0_reload_storage[3]
.sym 65278 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 65279 VexRiscv._zz_194_[10]
.sym 65280 $abc$40840$n4374
.sym 65281 $abc$40840$n7134
.sym 65282 VexRiscv._zz_194_[3]
.sym 65283 VexRiscv._zz_79_[5]
.sym 65284 VexRiscv._zz_319_
.sym 65285 basesoc_timer0_value[19]
.sym 65286 basesoc_uart_phy_storage[16]
.sym 65287 basesoc_uart_phy_storage[21]
.sym 65288 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 65289 basesoc_uart_phy_storage[31]
.sym 65290 VexRiscv._zz_129_[7]
.sym 65296 basesoc_timer0_load_storage[19]
.sym 65297 VexRiscv._zz_311_
.sym 65298 VexRiscv._zz_194_[15]
.sym 65301 $abc$40840$n3711
.sym 65303 $abc$40840$n6194_1
.sym 65306 VexRiscv._zz_195_[18]
.sym 65307 $abc$40840$n7134
.sym 65308 grant
.sym 65309 $abc$40840$n6206_1
.sym 65311 basesoc_vexriscv_dbus_cyc
.sym 65313 $abc$40840$n6043
.sym 65314 basesoc_uart_phy_tx_busy
.sym 65315 $abc$40840$n3615
.sym 65317 basesoc_timer0_en_storage
.sym 65320 VexRiscv._zz_195_[14]
.sym 65321 VexRiscv._zz_195_[32]
.sym 65322 VexRiscv._zz_194_[14]
.sym 65323 basesoc_timer0_load_storage[25]
.sym 65325 VexRiscv._zz_194_[16]
.sym 65326 VexRiscv._zz_194_[18]
.sym 65327 $abc$40840$n5334_1
.sym 65330 $abc$40840$n6043
.sym 65332 $abc$40840$n3711
.sym 65336 $abc$40840$n7134
.sym 65338 basesoc_uart_phy_tx_busy
.sym 65341 $abc$40840$n5334_1
.sym 65342 $abc$40840$n3615
.sym 65343 basesoc_vexriscv_dbus_cyc
.sym 65344 grant
.sym 65347 VexRiscv._zz_311_
.sym 65348 VexRiscv._zz_194_[16]
.sym 65350 VexRiscv._zz_194_[15]
.sym 65353 basesoc_timer0_load_storage[25]
.sym 65355 $abc$40840$n6206_1
.sym 65356 basesoc_timer0_en_storage
.sym 65359 VexRiscv._zz_195_[14]
.sym 65361 VexRiscv._zz_194_[14]
.sym 65362 VexRiscv._zz_195_[32]
.sym 65365 VexRiscv._zz_195_[32]
.sym 65366 VexRiscv._zz_194_[18]
.sym 65368 VexRiscv._zz_195_[18]
.sym 65371 $abc$40840$n6194_1
.sym 65372 basesoc_timer0_load_storage[19]
.sym 65373 basesoc_timer0_en_storage
.sym 65376 clk12_$glb_clk
.sym 65377 sys_rst_$glb_sr
.sym 65378 $abc$40840$n5026
.sym 65379 $abc$40840$n5003
.sym 65380 $abc$40840$n5899_1
.sym 65381 $abc$40840$n4764_1
.sym 65382 $abc$40840$n4767_1
.sym 65383 $abc$40840$n5001
.sym 65384 VexRiscv._zz_194_[10]
.sym 65385 $abc$40840$n5027
.sym 65387 basesoc_uart_phy_uart_clk_rxen
.sym 65388 VexRiscv._zz_194_[20]
.sym 65389 $abc$40840$n5567
.sym 65390 $abc$40840$n6651
.sym 65391 VexRiscv._zz_311_
.sym 65392 VexRiscv._zz_253_[1]
.sym 65393 basesoc_vexriscv_dbus_adr[27]
.sym 65394 VexRiscv._zz_79_[20]
.sym 65395 $abc$40840$n4664
.sym 65396 VexRiscv._zz_215_[16]
.sym 65397 basesoc_timer0_value_status[19]
.sym 65399 basesoc_uart_phy_rx_busy
.sym 65400 basesoc_vexriscv_dbus_adr[25]
.sym 65401 $abc$40840$n4365
.sym 65402 basesoc_uart_phy_storage[2]
.sym 65403 basesoc_uart_phy_storage[7]
.sym 65404 basesoc_uart_phy_storage[14]
.sym 65405 spiflash_bus_dat_r[29]
.sym 65406 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 65407 basesoc_uart_phy_storage[11]
.sym 65408 VexRiscv._zz_163_[16]
.sym 65409 $abc$40840$n7043
.sym 65410 $abc$40840$n3612_1
.sym 65411 $abc$40840$n3826
.sym 65412 basesoc_uart_phy_storage[25]
.sym 65413 $abc$40840$n5003
.sym 65422 basesoc_uart_phy_tx_busy
.sym 65423 $abc$40840$n7140
.sym 65429 $abc$40840$n7136
.sym 65430 $abc$40840$n7138
.sym 65433 $abc$40840$n7144
.sym 65434 $abc$40840$n7146
.sym 65437 $abc$40840$n7154
.sym 65443 $abc$40840$n7180
.sym 65445 $abc$40840$n7158
.sym 65452 $abc$40840$n7154
.sym 65455 basesoc_uart_phy_tx_busy
.sym 65458 $abc$40840$n7180
.sym 65460 basesoc_uart_phy_tx_busy
.sym 65465 basesoc_uart_phy_tx_busy
.sym 65467 $abc$40840$n7144
.sym 65470 basesoc_uart_phy_tx_busy
.sym 65472 $abc$40840$n7136
.sym 65476 $abc$40840$n7138
.sym 65479 basesoc_uart_phy_tx_busy
.sym 65482 basesoc_uart_phy_tx_busy
.sym 65483 $abc$40840$n7146
.sym 65488 $abc$40840$n7140
.sym 65489 basesoc_uart_phy_tx_busy
.sym 65494 $abc$40840$n7158
.sym 65496 basesoc_uart_phy_tx_busy
.sym 65499 clk12_$glb_clk
.sym 65500 sys_rst_$glb_sr
.sym 65501 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 65502 $abc$40840$n4958
.sym 65503 $abc$40840$n5062
.sym 65504 $abc$40840$n4910
.sym 65505 $abc$40840$n5063
.sym 65506 $abc$40840$n4913_1
.sym 65507 $abc$40840$n4469_1
.sym 65508 $abc$40840$n2242
.sym 65511 VexRiscv._zz_194_[14]
.sym 65513 basesoc_ctrl_reset_reset_r
.sym 65514 $abc$40840$n6779
.sym 65516 $abc$40840$n4700_1
.sym 65517 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 65518 $abc$40840$n4980
.sym 65519 VexRiscv._zz_194_[22]
.sym 65520 $abc$40840$n7847
.sym 65521 $abc$40840$n5041
.sym 65522 $abc$40840$n4365
.sym 65523 $abc$40840$n6782_1
.sym 65524 $abc$40840$n2285
.sym 65525 basesoc_uart_phy_storage[4]
.sym 65526 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 65527 $abc$40840$n4058_1
.sym 65528 basesoc_uart_phy_storage[13]
.sym 65529 VexRiscv._zz_194_[5]
.sym 65531 $abc$40840$n6809_1
.sym 65532 basesoc_timer0_eventmanager_pending_w
.sym 65533 $abc$40840$n2258
.sym 65535 basesoc_uart_phy_storage[10]
.sym 65536 basesoc_uart_phy_storage[23]
.sym 65543 basesoc_uart_phy_storage[4]
.sym 65544 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 65545 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 65546 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 65547 basesoc_uart_phy_storage[6]
.sym 65548 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 65550 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 65551 basesoc_uart_phy_storage[5]
.sym 65552 basesoc_uart_phy_storage[1]
.sym 65553 basesoc_uart_phy_storage[0]
.sym 65555 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 65556 basesoc_uart_phy_storage[3]
.sym 65558 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 65562 basesoc_uart_phy_storage[2]
.sym 65563 basesoc_uart_phy_storage[7]
.sym 65566 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 65574 $auto$alumacc.cc:474:replace_alu$4015.C[1]
.sym 65576 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 65577 basesoc_uart_phy_storage[0]
.sym 65580 $auto$alumacc.cc:474:replace_alu$4015.C[2]
.sym 65582 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 65583 basesoc_uart_phy_storage[1]
.sym 65584 $auto$alumacc.cc:474:replace_alu$4015.C[1]
.sym 65586 $auto$alumacc.cc:474:replace_alu$4015.C[3]
.sym 65588 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 65589 basesoc_uart_phy_storage[2]
.sym 65590 $auto$alumacc.cc:474:replace_alu$4015.C[2]
.sym 65592 $auto$alumacc.cc:474:replace_alu$4015.C[4]
.sym 65594 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 65595 basesoc_uart_phy_storage[3]
.sym 65596 $auto$alumacc.cc:474:replace_alu$4015.C[3]
.sym 65598 $auto$alumacc.cc:474:replace_alu$4015.C[5]
.sym 65600 basesoc_uart_phy_storage[4]
.sym 65601 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 65602 $auto$alumacc.cc:474:replace_alu$4015.C[4]
.sym 65604 $auto$alumacc.cc:474:replace_alu$4015.C[6]
.sym 65606 basesoc_uart_phy_storage[5]
.sym 65607 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 65608 $auto$alumacc.cc:474:replace_alu$4015.C[5]
.sym 65610 $auto$alumacc.cc:474:replace_alu$4015.C[7]
.sym 65612 basesoc_uart_phy_storage[6]
.sym 65613 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 65614 $auto$alumacc.cc:474:replace_alu$4015.C[6]
.sym 65616 $auto$alumacc.cc:474:replace_alu$4015.C[8]
.sym 65618 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 65619 basesoc_uart_phy_storage[7]
.sym 65620 $auto$alumacc.cc:474:replace_alu$4015.C[7]
.sym 65625 $abc$40840$n7039
.sym 65626 $abc$40840$n7041
.sym 65627 $abc$40840$n7043
.sym 65628 $abc$40840$n7045
.sym 65629 $abc$40840$n7047
.sym 65630 $abc$40840$n7049
.sym 65631 $abc$40840$n7051
.sym 65634 VexRiscv._zz_194_[2]
.sym 65636 VexRiscv._zz_35_[29]
.sym 65637 basesoc_uart_phy_storage[5]
.sym 65638 $abc$40840$n6782_1
.sym 65639 basesoc_uart_phy_rx_busy
.sym 65640 $abc$40840$n4732_1
.sym 65641 basesoc_uart_phy_storage[0]
.sym 65642 basesoc_ctrl_storage[1]
.sym 65643 VexRiscv._zz_50_[7]
.sym 65644 basesoc_uart_phy_tx_busy
.sym 65646 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 65647 $abc$40840$n4365
.sym 65648 basesoc_adr[3]
.sym 65649 basesoc_uart_phy_storage[8]
.sym 65650 $abc$40840$n4910
.sym 65651 VexRiscv._zz_194_[14]
.sym 65652 $abc$40840$n2240
.sym 65653 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 65654 VexRiscv._zz_194_[23]
.sym 65655 VexRiscv._zz_214_[16]
.sym 65656 VexRiscv._zz_79_[19]
.sym 65658 VexRiscv.memory_arbitration_isValid
.sym 65659 $abc$40840$n3711
.sym 65660 $auto$alumacc.cc:474:replace_alu$4015.C[8]
.sym 65669 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 65671 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 65674 basesoc_uart_phy_storage[12]
.sym 65676 basesoc_uart_phy_storage[14]
.sym 65679 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 65681 basesoc_uart_phy_storage[8]
.sym 65682 basesoc_uart_phy_storage[13]
.sym 65683 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 65684 basesoc_uart_phy_storage[15]
.sym 65688 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 65689 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 65690 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 65691 basesoc_uart_phy_storage[9]
.sym 65692 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 65693 basesoc_uart_phy_storage[11]
.sym 65695 basesoc_uart_phy_storage[10]
.sym 65697 $auto$alumacc.cc:474:replace_alu$4015.C[9]
.sym 65699 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 65700 basesoc_uart_phy_storage[8]
.sym 65701 $auto$alumacc.cc:474:replace_alu$4015.C[8]
.sym 65703 $auto$alumacc.cc:474:replace_alu$4015.C[10]
.sym 65705 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 65706 basesoc_uart_phy_storage[9]
.sym 65707 $auto$alumacc.cc:474:replace_alu$4015.C[9]
.sym 65709 $auto$alumacc.cc:474:replace_alu$4015.C[11]
.sym 65711 basesoc_uart_phy_storage[10]
.sym 65712 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 65713 $auto$alumacc.cc:474:replace_alu$4015.C[10]
.sym 65715 $auto$alumacc.cc:474:replace_alu$4015.C[12]
.sym 65717 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 65718 basesoc_uart_phy_storage[11]
.sym 65719 $auto$alumacc.cc:474:replace_alu$4015.C[11]
.sym 65721 $auto$alumacc.cc:474:replace_alu$4015.C[13]
.sym 65723 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 65724 basesoc_uart_phy_storage[12]
.sym 65725 $auto$alumacc.cc:474:replace_alu$4015.C[12]
.sym 65727 $auto$alumacc.cc:474:replace_alu$4015.C[14]
.sym 65729 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 65730 basesoc_uart_phy_storage[13]
.sym 65731 $auto$alumacc.cc:474:replace_alu$4015.C[13]
.sym 65733 $auto$alumacc.cc:474:replace_alu$4015.C[15]
.sym 65735 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 65736 basesoc_uart_phy_storage[14]
.sym 65737 $auto$alumacc.cc:474:replace_alu$4015.C[14]
.sym 65739 $auto$alumacc.cc:474:replace_alu$4015.C[16]
.sym 65741 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 65742 basesoc_uart_phy_storage[15]
.sym 65743 $auto$alumacc.cc:474:replace_alu$4015.C[15]
.sym 65747 $abc$40840$n7053
.sym 65748 $abc$40840$n7055
.sym 65749 $abc$40840$n7057
.sym 65750 $abc$40840$n7059
.sym 65751 $abc$40840$n7061
.sym 65752 $abc$40840$n7063
.sym 65753 $abc$40840$n7065
.sym 65754 $abc$40840$n7067
.sym 65757 csrbankarray_interface1_bank_bus_dat_r[5]
.sym 65758 $abc$40840$n7184
.sym 65760 basesoc_uart_phy_storage[12]
.sym 65762 basesoc_timer0_value[19]
.sym 65763 $abc$40840$n4877_1
.sym 65764 basesoc_uart_phy_storage[3]
.sym 65765 VexRiscv._zz_79_[7]
.sym 65766 $abc$40840$n4392_1
.sym 65767 basesoc_uart_phy_rx_busy
.sym 65768 VexRiscv._zz_215_[2]
.sym 65769 VexRiscv.DBusSimplePlugin_redoBranch_payload[21]
.sym 65770 VexRiscv._zz_215_[1]
.sym 65771 basesoc_uart_phy_storage[20]
.sym 65772 basesoc_uart_phy_storage[29]
.sym 65773 basesoc_uart_phy_storage[30]
.sym 65774 basesoc_uart_phy_storage[31]
.sym 65775 basesoc_uart_phy_storage[21]
.sym 65776 basesoc_uart_phy_storage[24]
.sym 65777 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 65778 basesoc_uart_phy_storage[16]
.sym 65779 basesoc_uart_phy_storage[30]
.sym 65780 VexRiscv._zz_319_
.sym 65781 VexRiscv._zz_170_[1]
.sym 65782 VexRiscv._zz_194_[3]
.sym 65783 $auto$alumacc.cc:474:replace_alu$4015.C[16]
.sym 65790 basesoc_uart_phy_storage[18]
.sym 65791 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 65794 basesoc_uart_phy_storage[16]
.sym 65796 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 65797 basesoc_uart_phy_storage[20]
.sym 65798 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 65800 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 65801 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 65802 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 65803 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 65806 basesoc_uart_phy_storage[23]
.sym 65808 basesoc_uart_phy_storage[19]
.sym 65809 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 65814 basesoc_uart_phy_storage[22]
.sym 65815 basesoc_uart_phy_storage[17]
.sym 65816 basesoc_uart_phy_storage[21]
.sym 65820 $auto$alumacc.cc:474:replace_alu$4015.C[17]
.sym 65822 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 65823 basesoc_uart_phy_storage[16]
.sym 65824 $auto$alumacc.cc:474:replace_alu$4015.C[16]
.sym 65826 $auto$alumacc.cc:474:replace_alu$4015.C[18]
.sym 65828 basesoc_uart_phy_storage[17]
.sym 65829 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 65830 $auto$alumacc.cc:474:replace_alu$4015.C[17]
.sym 65832 $auto$alumacc.cc:474:replace_alu$4015.C[19]
.sym 65834 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 65835 basesoc_uart_phy_storage[18]
.sym 65836 $auto$alumacc.cc:474:replace_alu$4015.C[18]
.sym 65838 $auto$alumacc.cc:474:replace_alu$4015.C[20]
.sym 65840 basesoc_uart_phy_storage[19]
.sym 65841 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 65842 $auto$alumacc.cc:474:replace_alu$4015.C[19]
.sym 65844 $auto$alumacc.cc:474:replace_alu$4015.C[21]
.sym 65846 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 65847 basesoc_uart_phy_storage[20]
.sym 65848 $auto$alumacc.cc:474:replace_alu$4015.C[20]
.sym 65850 $auto$alumacc.cc:474:replace_alu$4015.C[22]
.sym 65852 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 65853 basesoc_uart_phy_storage[21]
.sym 65854 $auto$alumacc.cc:474:replace_alu$4015.C[21]
.sym 65856 $auto$alumacc.cc:474:replace_alu$4015.C[23]
.sym 65858 basesoc_uart_phy_storage[22]
.sym 65859 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 65860 $auto$alumacc.cc:474:replace_alu$4015.C[22]
.sym 65862 $auto$alumacc.cc:474:replace_alu$4015.C[24]
.sym 65864 basesoc_uart_phy_storage[23]
.sym 65865 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 65866 $auto$alumacc.cc:474:replace_alu$4015.C[23]
.sym 65870 $abc$40840$n7069
.sym 65871 $abc$40840$n7071
.sym 65872 $abc$40840$n7073
.sym 65873 $abc$40840$n7075
.sym 65874 $abc$40840$n7077
.sym 65875 $abc$40840$n7079
.sym 65876 $abc$40840$n7081
.sym 65877 $abc$40840$n7083
.sym 65878 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 65879 basesoc_vexriscv_dbus_adr[17]
.sym 65880 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 65882 $abc$40840$n7164
.sym 65883 VexRiscv._zz_214_[11]
.sym 65884 $abc$40840$n4059
.sym 65885 $abc$40840$n6782_1
.sym 65887 $abc$40840$n5880_1
.sym 65888 $abc$40840$n5057
.sym 65889 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 65890 basesoc_vexriscv_dbus_adr[20]
.sym 65892 VexRiscv._zz_35_[19]
.sym 65893 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 65894 basesoc_uart_phy_storage[11]
.sym 65895 sys_rst
.sym 65896 basesoc_uart_tx_fifo_wrport_we
.sym 65897 spiflash_bus_dat_r[29]
.sym 65898 $abc$40840$n3612_1
.sym 65899 $abc$40840$n3826
.sym 65900 basesoc_uart_phy_storage[25]
.sym 65901 basesoc_uart_phy_storage[14]
.sym 65902 $abc$40840$n3733_1
.sym 65903 basesoc_uart_phy_tx_busy
.sym 65904 $abc$40840$n3826
.sym 65905 VexRiscv.CsrPlugin_hadException
.sym 65906 $auto$alumacc.cc:474:replace_alu$4015.C[24]
.sym 65913 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 65917 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 65918 basesoc_uart_phy_storage[25]
.sym 65919 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 65922 basesoc_uart_phy_storage[26]
.sym 65923 basesoc_uart_phy_storage[27]
.sym 65925 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 65926 basesoc_uart_phy_storage[28]
.sym 65927 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 65931 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 65932 basesoc_uart_phy_storage[29]
.sym 65933 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 65934 basesoc_uart_phy_storage[31]
.sym 65936 basesoc_uart_phy_storage[24]
.sym 65939 basesoc_uart_phy_storage[30]
.sym 65941 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 65943 $auto$alumacc.cc:474:replace_alu$4015.C[25]
.sym 65945 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 65946 basesoc_uart_phy_storage[24]
.sym 65947 $auto$alumacc.cc:474:replace_alu$4015.C[24]
.sym 65949 $auto$alumacc.cc:474:replace_alu$4015.C[26]
.sym 65951 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 65952 basesoc_uart_phy_storage[25]
.sym 65953 $auto$alumacc.cc:474:replace_alu$4015.C[25]
.sym 65955 $auto$alumacc.cc:474:replace_alu$4015.C[27]
.sym 65957 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 65958 basesoc_uart_phy_storage[26]
.sym 65959 $auto$alumacc.cc:474:replace_alu$4015.C[26]
.sym 65961 $auto$alumacc.cc:474:replace_alu$4015.C[28]
.sym 65963 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 65964 basesoc_uart_phy_storage[27]
.sym 65965 $auto$alumacc.cc:474:replace_alu$4015.C[27]
.sym 65967 $auto$alumacc.cc:474:replace_alu$4015.C[29]
.sym 65969 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 65970 basesoc_uart_phy_storage[28]
.sym 65971 $auto$alumacc.cc:474:replace_alu$4015.C[28]
.sym 65973 $auto$alumacc.cc:474:replace_alu$4015.C[30]
.sym 65975 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 65976 basesoc_uart_phy_storage[29]
.sym 65977 $auto$alumacc.cc:474:replace_alu$4015.C[29]
.sym 65979 $auto$alumacc.cc:474:replace_alu$4015.C[31]
.sym 65981 basesoc_uart_phy_storage[30]
.sym 65982 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 65983 $auto$alumacc.cc:474:replace_alu$4015.C[30]
.sym 65985 $auto$alumacc.cc:474:replace_alu$4015.C[32]
.sym 65987 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 65988 basesoc_uart_phy_storage[31]
.sym 65989 $auto$alumacc.cc:474:replace_alu$4015.C[31]
.sym 65993 $abc$40840$n7085
.sym 65994 $abc$40840$n7087
.sym 65995 $abc$40840$n7089
.sym 65996 $abc$40840$n7091
.sym 65997 $abc$40840$n7093
.sym 65998 $abc$40840$n7095
.sym 65999 $abc$40840$n7097
.sym 66000 $abc$40840$n7099
.sym 66003 $abc$40840$n5624_1
.sym 66006 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 66007 basesoc_uart_phy_storage[15]
.sym 66008 VexRiscv.CsrPlugin_hadException
.sym 66009 basesoc_uart_phy_storage[9]
.sym 66010 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 66011 $abc$40840$n4657
.sym 66012 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 66013 $abc$40840$n2381
.sym 66014 $abc$40840$n4378
.sym 66015 $abc$40840$n4615_1
.sym 66016 $abc$40840$n4970
.sym 66017 $abc$40840$n2258
.sym 66019 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 66020 $abc$40840$n7095
.sym 66021 $abc$40840$n3710
.sym 66022 VexRiscv.memory_arbitration_isValid
.sym 66023 $abc$40840$n7079
.sym 66024 $abc$40840$n3725
.sym 66025 $abc$40840$n7081
.sym 66026 VexRiscv._zz_194_[5]
.sym 66027 basesoc_uart_phy_storage[22]
.sym 66028 $abc$40840$n6809_1
.sym 66029 $auto$alumacc.cc:474:replace_alu$4015.C[32]
.sym 66035 $abc$40840$n4938_1
.sym 66036 $abc$40840$n3727_1
.sym 66038 VexRiscv.memory_arbitration_isValid
.sym 66039 $abc$40840$n110
.sym 66040 $abc$40840$n3730_1
.sym 66042 basesoc_ctrl_storage[22]
.sym 66044 $abc$40840$n4319_1
.sym 66045 VexRiscv.memory_MulDivIterativePlugin_div_result[25]
.sym 66047 VexRiscv.memory_MulDivIterativePlugin_div_result[21]
.sym 66049 VexRiscv._zz_90_
.sym 66050 $abc$40840$n4378
.sym 66051 $abc$40840$n4437
.sym 66052 $abc$40840$n233
.sym 66057 VexRiscv.execute_to_memory_IS_DIV
.sym 66058 $abc$40840$n4950
.sym 66061 $abc$40840$n4307_1
.sym 66063 VexRiscv._zz_35_[3]
.sym 66064 VexRiscv.memory_arbitration_isValid
.sym 66065 VexRiscv._zz_41_[21]
.sym 66070 $auto$alumacc.cc:474:replace_alu$4015.C[32]
.sym 66073 $abc$40840$n4950
.sym 66075 $abc$40840$n4938_1
.sym 66076 VexRiscv._zz_35_[3]
.sym 66079 VexRiscv._zz_35_[3]
.sym 66080 $abc$40840$n4437
.sym 66081 $abc$40840$n4378
.sym 66085 VexRiscv.execute_to_memory_IS_DIV
.sym 66086 VexRiscv.memory_arbitration_isValid
.sym 66087 $abc$40840$n4319_1
.sym 66088 VexRiscv.memory_MulDivIterativePlugin_div_result[25]
.sym 66091 VexRiscv._zz_90_
.sym 66097 basesoc_ctrl_storage[22]
.sym 66098 $abc$40840$n3727_1
.sym 66099 $abc$40840$n110
.sym 66100 $abc$40840$n3730_1
.sym 66103 VexRiscv.memory_MulDivIterativePlugin_div_result[21]
.sym 66104 VexRiscv.memory_arbitration_isValid
.sym 66105 $abc$40840$n4307_1
.sym 66106 VexRiscv.execute_to_memory_IS_DIV
.sym 66112 VexRiscv._zz_41_[21]
.sym 66113 $abc$40840$n233
.sym 66114 clk12_$glb_clk
.sym 66116 $abc$40840$n6727
.sym 66117 spiflash_bus_dat_r[29]
.sym 66118 $abc$40840$n6062_1
.sym 66119 $abc$40840$n6063_1
.sym 66120 spiflash_bus_dat_r[31]
.sym 66121 $abc$40840$n6066_1
.sym 66122 $abc$40840$n2258
.sym 66123 $abc$40840$n5636_1
.sym 66125 $abc$40840$n3710
.sym 66126 $abc$40840$n3710
.sym 66128 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[3]
.sym 66129 basesoc_uart_phy_storage[26]
.sym 66130 basesoc_uart_tx_fifo_level0[0]
.sym 66131 basesoc_uart_phy_storage[27]
.sym 66133 VexRiscv._zz_199_[2]
.sym 66134 basesoc_uart_phy_storage[27]
.sym 66135 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 66136 VexRiscv._zz_35_[25]
.sym 66137 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 66138 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 66139 array_muxed1[12]
.sym 66140 basesoc_adr[3]
.sym 66142 $abc$40840$n3711
.sym 66143 VexRiscv._zz_194_[14]
.sym 66145 VexRiscv.execute_to_memory_ALIGNEMENT_FAULT
.sym 66146 VexRiscv._zz_194_[23]
.sym 66147 $abc$40840$n3711
.sym 66148 csrbankarray_csrbank0_leds_out0_w[3]
.sym 66149 VexRiscv._zz_35_[21]
.sym 66150 VexRiscv.memory_arbitration_isValid
.sym 66151 $abc$40840$n3711
.sym 66157 VexRiscv._zz_90_
.sym 66158 basesoc_uart_phy_rx_busy
.sym 66159 csrbankarray_csrbank3_bitbang0_w[3]
.sym 66161 $abc$40840$n7093
.sym 66162 VexRiscv.execute_arbitration_isValid
.sym 66163 $abc$40840$n7194
.sym 66164 $abc$40840$n3731
.sym 66166 $abc$40840$n3710
.sym 66167 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 66168 $abc$40840$n7091
.sym 66171 $abc$40840$n233
.sym 66173 basesoc_uart_phy_tx_busy
.sym 66174 basesoc_adr[2]
.sym 66176 $abc$40840$n3892_1
.sym 66179 $abc$40840$n3951
.sym 66181 $abc$40840$n7184
.sym 66183 $abc$40840$n3995
.sym 66186 basesoc_ctrl_bus_errors[21]
.sym 66187 basesoc_uart_phy_tx_busy
.sym 66188 $abc$40840$n6809_1
.sym 66191 $abc$40840$n233
.sym 66192 $abc$40840$n3951
.sym 66193 $abc$40840$n3995
.sym 66197 $abc$40840$n7194
.sym 66198 basesoc_uart_phy_tx_busy
.sym 66202 VexRiscv._zz_90_
.sym 66203 VexRiscv.execute_arbitration_isValid
.sym 66205 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 66209 csrbankarray_csrbank3_bitbang0_w[3]
.sym 66210 $abc$40840$n3892_1
.sym 66211 $abc$40840$n3710
.sym 66215 basesoc_uart_phy_rx_busy
.sym 66216 $abc$40840$n7093
.sym 66220 basesoc_uart_phy_rx_busy
.sym 66221 $abc$40840$n7091
.sym 66226 $abc$40840$n6809_1
.sym 66227 $abc$40840$n3731
.sym 66228 basesoc_ctrl_bus_errors[21]
.sym 66229 basesoc_adr[2]
.sym 66234 $abc$40840$n7184
.sym 66235 basesoc_uart_phy_tx_busy
.sym 66237 clk12_$glb_clk
.sym 66238 sys_rst_$glb_sr
.sym 66239 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 66240 csrbankarray_interface1_bank_bus_dat_r[4]
.sym 66241 $abc$40840$n3994
.sym 66242 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 66243 $abc$40840$n4445_1
.sym 66244 $abc$40840$n5569
.sym 66245 csrbankarray_interface0_bank_bus_dat_r[3]
.sym 66246 $abc$40840$n4953_1
.sym 66249 basesoc_ctrl_storage[27]
.sym 66251 $abc$40840$n4641
.sym 66252 $abc$40840$n2258
.sym 66253 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 66254 VexRiscv._zz_50_[8]
.sym 66256 $abc$40840$n5636_1
.sym 66257 VexRiscv._zz_195_[32]
.sym 66258 $abc$40840$n5005
.sym 66259 $abc$40840$n233
.sym 66260 VexRiscv._zz_50_[8]
.sym 66261 $abc$40840$n120
.sym 66262 basesoc_uart_phy_rx_busy
.sym 66263 VexRiscv._zz_194_[3]
.sym 66264 basesoc_we
.sym 66265 $abc$40840$n3951
.sym 66266 $abc$40840$n4980
.sym 66267 $abc$40840$n6087
.sym 66268 $abc$40840$n6046_1
.sym 66269 basesoc_ctrl_bus_errors[22]
.sym 66270 VexRiscv._zz_195_[25]
.sym 66271 basesoc_vexriscv_ibus_adr[18]
.sym 66272 VexRiscv._zz_319_
.sym 66273 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 66274 $abc$40840$n6064_1
.sym 66281 $abc$40840$n3834
.sym 66283 $abc$40840$n3823
.sym 66284 $abc$40840$n3829
.sym 66285 csrbankarray_interface2_bank_bus_dat_r[3]
.sym 66286 $abc$40840$n6072_1
.sym 66288 $abc$40840$n6811_1
.sym 66289 $abc$40840$n3834
.sym 66290 $abc$40840$n6076_1
.sym 66291 csrbankarray_interface3_bank_bus_dat_r[3]
.sym 66292 $abc$40840$n100
.sym 66293 basesoc_ctrl_bus_errors[13]
.sym 66294 $abc$40840$n6810_1
.sym 66295 $abc$40840$n104
.sym 66296 VexRiscv._zz_195_[2]
.sym 66297 basesoc_adr[2]
.sym 66298 basesoc_ctrl_bus_errors[5]
.sym 66299 $abc$40840$n6073_1
.sym 66300 basesoc_adr[3]
.sym 66301 VexRiscv._zz_194_[2]
.sym 66302 csrbankarray_interface0_bank_bus_dat_r[3]
.sym 66303 $abc$40840$n3725
.sym 66304 basesoc_ctrl_bus_errors[4]
.sym 66305 VexRiscv._zz_195_[32]
.sym 66306 $abc$40840$n6813_1
.sym 66307 basesoc_ctrl_bus_errors[28]
.sym 66308 basesoc_ctrl_bus_errors[6]
.sym 66309 $abc$40840$n3710
.sym 66310 csrbankarray_interface1_bank_bus_dat_r[3]
.sym 66311 $abc$40840$n3711
.sym 66313 basesoc_ctrl_bus_errors[13]
.sym 66314 $abc$40840$n6810_1
.sym 66315 basesoc_adr[3]
.sym 66316 $abc$40840$n3823
.sym 66319 csrbankarray_interface1_bank_bus_dat_r[3]
.sym 66320 csrbankarray_interface3_bank_bus_dat_r[3]
.sym 66321 csrbankarray_interface2_bank_bus_dat_r[3]
.sym 66322 csrbankarray_interface0_bank_bus_dat_r[3]
.sym 66325 $abc$40840$n3829
.sym 66326 $abc$40840$n3834
.sym 66327 basesoc_ctrl_bus_errors[28]
.sym 66328 basesoc_ctrl_bus_errors[4]
.sym 66331 $abc$40840$n100
.sym 66332 $abc$40840$n3834
.sym 66333 $abc$40840$n3725
.sym 66334 basesoc_ctrl_bus_errors[5]
.sym 66337 VexRiscv._zz_195_[32]
.sym 66339 VexRiscv._zz_195_[2]
.sym 66340 VexRiscv._zz_194_[2]
.sym 66343 basesoc_ctrl_bus_errors[6]
.sym 66344 $abc$40840$n104
.sym 66345 basesoc_adr[2]
.sym 66346 basesoc_adr[3]
.sym 66349 $abc$40840$n3711
.sym 66350 $abc$40840$n6813_1
.sym 66351 $abc$40840$n3710
.sym 66352 $abc$40840$n6076_1
.sym 66355 $abc$40840$n6073_1
.sym 66356 $abc$40840$n3711
.sym 66357 $abc$40840$n6811_1
.sym 66358 $abc$40840$n6072_1
.sym 66360 clk12_$glb_clk
.sym 66361 sys_rst_$glb_sr
.sym 66362 $abc$40840$n6053_1
.sym 66363 $abc$40840$n5596
.sym 66364 $abc$40840$n5608_1
.sym 66365 $abc$40840$n5609
.sym 66366 $abc$40840$n5644_1
.sym 66367 $abc$40840$n2594
.sym 66368 $abc$40840$n5570
.sym 66369 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_2
.sym 66370 $abc$40840$n4447_1
.sym 66373 $abc$40840$n4860
.sym 66374 VexRiscv._zz_194_[9]
.sym 66376 VexRiscv._zz_253_[1]
.sym 66377 VexRiscv._zz_199_[2]
.sym 66378 VexRiscv._zz_311_
.sym 66379 $abc$40840$n4953_1
.sym 66380 $abc$40840$n100
.sym 66381 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 66382 $abc$40840$n98
.sym 66383 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 66384 VexRiscv._zz_194_[4]
.sym 66386 VexRiscv.CsrPlugin_hadException
.sym 66387 $abc$40840$n3733_1
.sym 66388 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 66389 $abc$40840$n3826
.sym 66390 $abc$40840$n3612_1
.sym 66391 sys_rst
.sym 66392 VexRiscv._zz_194_[20]
.sym 66393 $abc$40840$n3829
.sym 66394 $abc$40840$n3733_1
.sym 66395 $abc$40840$n5311_1
.sym 66396 basesoc_uart_tx_fifo_wrport_we
.sym 66404 $abc$40840$n3829
.sym 66405 $abc$40840$n3826
.sym 66406 VexRiscv._zz_194_[8]
.sym 66407 $abc$40840$n233
.sym 66408 $abc$40840$n6077_1
.sym 66409 $abc$40840$n116
.sym 66414 $abc$40840$n2591
.sym 66415 basesoc_ctrl_bus_errors[12]
.sym 66416 basesoc_ctrl_bus_errors[29]
.sym 66417 $abc$40840$n6058_1
.sym 66418 $abc$40840$n6079
.sym 66419 VexRiscv._zz_311_
.sym 66421 $abc$40840$n4991
.sym 66422 $abc$40840$n3730_1
.sym 66423 VexRiscv._zz_195_[8]
.sym 66424 $abc$40840$n4980
.sym 66426 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_2
.sym 66428 $abc$40840$n112
.sym 66429 basesoc_ctrl_bus_errors[22]
.sym 66430 VexRiscv._zz_194_[9]
.sym 66431 VexRiscv._zz_195_[32]
.sym 66433 basesoc_ctrl_bus_errors[11]
.sym 66434 $abc$40840$n3823
.sym 66437 basesoc_ctrl_bus_errors[11]
.sym 66438 $abc$40840$n3823
.sym 66439 $abc$40840$n6058_1
.sym 66442 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_2
.sym 66445 $abc$40840$n4991
.sym 66448 $abc$40840$n3826
.sym 66449 $abc$40840$n6077_1
.sym 66450 $abc$40840$n6079
.sym 66451 basesoc_ctrl_bus_errors[22]
.sym 66454 basesoc_ctrl_bus_errors[12]
.sym 66455 $abc$40840$n116
.sym 66456 $abc$40840$n3730_1
.sym 66457 $abc$40840$n3823
.sym 66460 $abc$40840$n4991
.sym 66462 $abc$40840$n233
.sym 66463 $abc$40840$n4980
.sym 66466 VexRiscv._zz_195_[32]
.sym 66468 VexRiscv._zz_194_[8]
.sym 66469 VexRiscv._zz_195_[8]
.sym 66472 $abc$40840$n112
.sym 66473 $abc$40840$n3829
.sym 66474 basesoc_ctrl_bus_errors[29]
.sym 66475 $abc$40840$n3730_1
.sym 66478 VexRiscv._zz_194_[8]
.sym 66479 VexRiscv._zz_311_
.sym 66481 VexRiscv._zz_194_[9]
.sym 66482 $abc$40840$n2591
.sym 66483 clk12_$glb_clk
.sym 66484 VexRiscv.reset_$glb_sr
.sym 66485 $abc$40840$n6083
.sym 66486 $abc$40840$n6078_1
.sym 66487 $abc$40840$n4991
.sym 66488 $abc$40840$n6082_1
.sym 66489 $abc$40840$n2589
.sym 66490 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 66491 $abc$40840$n6084_1
.sym 66492 $abc$40840$n5645
.sym 66493 $abc$40840$n3993
.sym 66495 $abc$40840$n5618_1
.sym 66496 VexRiscv._zz_41_[21]
.sym 66497 VexRiscv._zz_194_[13]
.sym 66498 VexRiscv._zz_195_[16]
.sym 66499 VexRiscv._zz_194_[17]
.sym 66500 $abc$40840$n2591
.sym 66503 $abc$40840$n4989_1
.sym 66504 $abc$40840$n4378
.sym 66505 VexRiscv.CsrPlugin_mepc[5]
.sym 66507 $abc$40840$n2591
.sym 66508 $PACKER_VCC_NET
.sym 66509 VexRiscv._zz_163_[0]
.sym 66510 $abc$40840$n4980
.sym 66511 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 66512 $abc$40840$n7095
.sym 66513 VexRiscv._zz_194_[30]
.sym 66514 $abc$40840$n6085
.sym 66515 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 66516 VexRiscv._zz_194_[28]
.sym 66517 VexRiscv._zz_194_[16]
.sym 66518 VexRiscv.memory_arbitration_isValid
.sym 66519 VexRiscv._zz_194_[5]
.sym 66520 VexRiscv._zz_163_[4]
.sym 66528 $abc$40840$n3826
.sym 66529 basesoc_ctrl_bus_errors[28]
.sym 66532 basesoc_ctrl_storage[23]
.sym 66533 basesoc_ctrl_bus_errors[31]
.sym 66534 basesoc_ctrl_bus_errors[21]
.sym 66535 VexRiscv._zz_195_[32]
.sym 66536 basesoc_ctrl_bus_errors[23]
.sym 66537 VexRiscv._zz_194_[22]
.sym 66540 $abc$40840$n3730_1
.sym 66541 basesoc_ctrl_bus_errors[30]
.sym 66542 basesoc_ctrl_bus_errors[20]
.sym 66543 $abc$40840$n6078_1
.sym 66544 $abc$40840$n2589
.sym 66546 basesoc_ctrl_bus_errors[22]
.sym 66547 $abc$40840$n3733_1
.sym 66548 basesoc_ctrl_bus_errors[19]
.sym 66549 VexRiscv._zz_194_[21]
.sym 66550 VexRiscv._zz_195_[22]
.sym 66551 $abc$40840$n4991
.sym 66552 basesoc_ctrl_storage[27]
.sym 66553 $abc$40840$n3829
.sym 66556 VexRiscv._zz_195_[21]
.sym 66557 basesoc_ctrl_bus_errors[29]
.sym 66559 basesoc_ctrl_bus_errors[20]
.sym 66560 basesoc_ctrl_bus_errors[21]
.sym 66561 basesoc_ctrl_bus_errors[22]
.sym 66562 basesoc_ctrl_bus_errors[23]
.sym 66565 VexRiscv._zz_195_[22]
.sym 66566 VexRiscv._zz_195_[32]
.sym 66568 VexRiscv._zz_194_[22]
.sym 66571 basesoc_ctrl_storage[23]
.sym 66572 basesoc_ctrl_bus_errors[31]
.sym 66573 $abc$40840$n3829
.sym 66574 $abc$40840$n3730_1
.sym 66577 basesoc_ctrl_bus_errors[31]
.sym 66578 basesoc_ctrl_bus_errors[29]
.sym 66579 basesoc_ctrl_bus_errors[28]
.sym 66580 basesoc_ctrl_bus_errors[30]
.sym 66585 $abc$40840$n4991
.sym 66589 $abc$40840$n6078_1
.sym 66590 basesoc_ctrl_bus_errors[30]
.sym 66592 $abc$40840$n3829
.sym 66595 basesoc_ctrl_bus_errors[19]
.sym 66596 $abc$40840$n3733_1
.sym 66597 $abc$40840$n3826
.sym 66598 basesoc_ctrl_storage[27]
.sym 66601 VexRiscv._zz_195_[21]
.sym 66603 VexRiscv._zz_194_[21]
.sym 66604 VexRiscv._zz_195_[32]
.sym 66605 $abc$40840$n2589
.sym 66606 clk12_$glb_clk
.sym 66607 VexRiscv.reset_$glb_sr
.sym 66608 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 66609 $abc$40840$n3611
.sym 66610 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0
.sym 66611 $abc$40840$n2603
.sym 66612 $abc$40840$n3681
.sym 66613 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 66614 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 66615 $abc$40840$n2597
.sym 66618 VexRiscv._zz_194_[3]
.sym 66620 $abc$40840$n5021_1
.sym 66622 VexRiscv._zz_79_[0]
.sym 66624 VexRiscv._zz_195_[28]
.sym 66625 $abc$40840$n6655
.sym 66627 $abc$40840$n6653
.sym 66628 VexRiscv._zz_195_[24]
.sym 66629 $abc$40840$n4715_1
.sym 66630 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 66631 $abc$40840$n4747_1
.sym 66632 $abc$40840$n4991
.sym 66633 $abc$40840$n5621
.sym 66634 $abc$40840$n6082_1
.sym 66635 $abc$40840$n3711
.sym 66636 VexRiscv._zz_195_[22]
.sym 66637 VexRiscv.execute_to_memory_ALIGNEMENT_FAULT
.sym 66638 $abc$40840$n4445
.sym 66639 $abc$40840$n4451
.sym 66640 csrbankarray_csrbank0_leds_out0_w[3]
.sym 66641 VexRiscv.memory_arbitration_isValid
.sym 66642 VexRiscv._zz_35_[21]
.sym 66643 VexRiscv._zz_194_[23]
.sym 66653 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 66654 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 66656 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 66662 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 66664 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 66665 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 66675 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 66678 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 66679 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 66681 $auto$alumacc.cc:474:replace_alu$4054.C[3]
.sym 66683 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 66684 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 66687 $auto$alumacc.cc:474:replace_alu$4054.C[4]
.sym 66690 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 66691 $auto$alumacc.cc:474:replace_alu$4054.C[3]
.sym 66693 $auto$alumacc.cc:474:replace_alu$4054.C[5]
.sym 66696 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 66697 $auto$alumacc.cc:474:replace_alu$4054.C[4]
.sym 66699 $auto$alumacc.cc:474:replace_alu$4054.C[6]
.sym 66702 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 66703 $auto$alumacc.cc:474:replace_alu$4054.C[5]
.sym 66705 $auto$alumacc.cc:474:replace_alu$4054.C[7]
.sym 66708 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 66709 $auto$alumacc.cc:474:replace_alu$4054.C[6]
.sym 66711 $auto$alumacc.cc:474:replace_alu$4054.C[8]
.sym 66713 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 66715 $auto$alumacc.cc:474:replace_alu$4054.C[7]
.sym 66717 $auto$alumacc.cc:474:replace_alu$4054.C[9]
.sym 66719 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 66721 $auto$alumacc.cc:474:replace_alu$4054.C[8]
.sym 66723 $auto$alumacc.cc:474:replace_alu$4054.C[10]
.sym 66725 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 66727 $auto$alumacc.cc:474:replace_alu$4054.C[9]
.sym 66731 VexRiscv._zz_192_
.sym 66732 csrbankarray_interface1_bank_bus_dat_r[7]
.sym 66733 VexRiscv._zz_190_
.sym 66734 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 66735 $abc$40840$n5476
.sym 66736 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 66737 $abc$40840$n3649_1
.sym 66738 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 66743 $abc$40840$n5310_1
.sym 66744 $abc$40840$n4939
.sym 66745 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 66746 VexRiscv._zz_199_[2]
.sym 66747 $abc$40840$n2391
.sym 66748 $abc$40840$n2597
.sym 66749 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 66750 basesoc_uart_tx_fifo_produce[1]
.sym 66751 $abc$40840$n2597
.sym 66752 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[9]
.sym 66753 basesoc_vexriscv_ibus_adr[3]
.sym 66754 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 66755 $abc$40840$n6087
.sym 66756 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 66757 $abc$40840$n5071
.sym 66758 $abc$40840$n5407_1
.sym 66759 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 66760 $abc$40840$n3649_1
.sym 66761 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 66762 basesoc_vexriscv_ibus_adr[18]
.sym 66764 VexRiscv._zz_192_
.sym 66765 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 66766 VexRiscv._zz_195_[25]
.sym 66767 $auto$alumacc.cc:474:replace_alu$4054.C[10]
.sym 66774 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 66776 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 66779 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 66781 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 66782 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 66790 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 66792 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 66799 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 66804 $auto$alumacc.cc:474:replace_alu$4054.C[11]
.sym 66807 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 66808 $auto$alumacc.cc:474:replace_alu$4054.C[10]
.sym 66810 $auto$alumacc.cc:474:replace_alu$4054.C[12]
.sym 66813 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 66814 $auto$alumacc.cc:474:replace_alu$4054.C[11]
.sym 66816 $auto$alumacc.cc:474:replace_alu$4054.C[13]
.sym 66819 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 66820 $auto$alumacc.cc:474:replace_alu$4054.C[12]
.sym 66822 $auto$alumacc.cc:474:replace_alu$4054.C[14]
.sym 66824 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 66826 $auto$alumacc.cc:474:replace_alu$4054.C[13]
.sym 66828 $auto$alumacc.cc:474:replace_alu$4054.C[15]
.sym 66831 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 66832 $auto$alumacc.cc:474:replace_alu$4054.C[14]
.sym 66834 $auto$alumacc.cc:474:replace_alu$4054.C[16]
.sym 66837 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 66838 $auto$alumacc.cc:474:replace_alu$4054.C[15]
.sym 66840 $auto$alumacc.cc:474:replace_alu$4054.C[17]
.sym 66843 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 66844 $auto$alumacc.cc:474:replace_alu$4054.C[16]
.sym 66846 $auto$alumacc.cc:474:replace_alu$4054.C[18]
.sym 66848 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 66850 $auto$alumacc.cc:474:replace_alu$4054.C[17]
.sym 66854 $abc$40840$n5621
.sym 66855 $abc$40840$n5107
.sym 66856 $abc$40840$n5108
.sym 66857 $abc$40840$n2609
.sym 66858 VexRiscv.memory_arbitration_isValid
.sym 66859 $abc$40840$n5082_1
.sym 66860 $abc$40840$n5630_1
.sym 66861 $abc$40840$n5112_1
.sym 66864 VexRiscv._zz_194_[20]
.sym 66866 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[5]
.sym 66867 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 66868 VexRiscv._zz_135_[22]
.sym 66869 count[0]
.sym 66871 VexRiscv._zz_41_[8]
.sym 66872 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]
.sym 66873 VexRiscv._zz_192_
.sym 66874 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 66875 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 66876 VexRiscv._zz_194_[26]
.sym 66877 VexRiscv._zz_190_
.sym 66878 VexRiscv._zz_190_
.sym 66879 $abc$40840$n4454
.sym 66880 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 66881 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 66882 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 66883 VexRiscv.CsrPlugin_hadException
.sym 66884 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 66885 $abc$40840$n4499
.sym 66886 basesoc_uart_tx_fifo_produce[0]
.sym 66887 $abc$40840$n4502
.sym 66888 VexRiscv._zz_194_[20]
.sym 66889 $abc$40840$n5070_1
.sym 66890 $auto$alumacc.cc:474:replace_alu$4054.C[18]
.sym 66902 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 66906 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 66910 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 66914 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 66917 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 66918 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 66922 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 66924 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 66927 $auto$alumacc.cc:474:replace_alu$4054.C[19]
.sym 66930 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 66931 $auto$alumacc.cc:474:replace_alu$4054.C[18]
.sym 66933 $auto$alumacc.cc:474:replace_alu$4054.C[20]
.sym 66936 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 66937 $auto$alumacc.cc:474:replace_alu$4054.C[19]
.sym 66939 $auto$alumacc.cc:474:replace_alu$4054.C[21]
.sym 66942 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 66943 $auto$alumacc.cc:474:replace_alu$4054.C[20]
.sym 66945 $auto$alumacc.cc:474:replace_alu$4054.C[22]
.sym 66947 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 66949 $auto$alumacc.cc:474:replace_alu$4054.C[21]
.sym 66951 $auto$alumacc.cc:474:replace_alu$4054.C[23]
.sym 66953 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 66955 $auto$alumacc.cc:474:replace_alu$4054.C[22]
.sym 66957 $auto$alumacc.cc:474:replace_alu$4054.C[24]
.sym 66959 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 66961 $auto$alumacc.cc:474:replace_alu$4054.C[23]
.sym 66963 $auto$alumacc.cc:474:replace_alu$4054.C[25]
.sym 66965 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 66967 $auto$alumacc.cc:474:replace_alu$4054.C[24]
.sym 66969 $auto$alumacc.cc:474:replace_alu$4054.C[26]
.sym 66971 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 66973 $auto$alumacc.cc:474:replace_alu$4054.C[25]
.sym 66977 basesoc_vexriscv_ibus_adr[19]
.sym 66978 $abc$40840$n5407_1
.sym 66979 $abc$40840$n5143
.sym 66980 basesoc_vexriscv_ibus_adr[18]
.sym 66981 $abc$40840$n2239
.sym 66982 basesoc_vexriscv_ibus_adr[13]
.sym 66983 basesoc_vexriscv_ibus_adr[8]
.sym 66984 $abc$40840$n5065
.sym 66987 $abc$40840$n5070_1
.sym 66989 basesoc_vexriscv_ibus_adr[6]
.sym 66990 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[11]
.sym 66991 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 66992 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[12]
.sym 66993 VexRiscv._zz_79_[4]
.sym 66994 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 66995 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 66996 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 66997 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 66998 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 67000 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 67001 VexRiscv._zz_163_[0]
.sym 67002 $abc$40840$n2239
.sym 67003 $abc$40840$n4980
.sym 67004 $abc$40840$n5069
.sym 67005 VexRiscv.memory_arbitration_isValid
.sym 67006 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 67007 VexRiscv._zz_163_[4]
.sym 67008 VexRiscv._zz_41_[31]
.sym 67009 VexRiscv._zz_194_[30]
.sym 67010 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 67011 $abc$40840$n3662_1
.sym 67012 $abc$40840$n5067_1
.sym 67013 $auto$alumacc.cc:474:replace_alu$4054.C[26]
.sym 67024 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 67025 VexRiscv._zz_194_[19]
.sym 67031 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 67033 basesoc_adr[2]
.sym 67034 VexRiscv._zz_195_[32]
.sym 67037 VexRiscv._zz_195_[19]
.sym 67040 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 67043 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 67044 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 67046 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 67050 $auto$alumacc.cc:474:replace_alu$4054.C[27]
.sym 67052 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 67054 $auto$alumacc.cc:474:replace_alu$4054.C[26]
.sym 67056 $auto$alumacc.cc:474:replace_alu$4054.C[28]
.sym 67058 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 67060 $auto$alumacc.cc:474:replace_alu$4054.C[27]
.sym 67062 $auto$alumacc.cc:474:replace_alu$4054.C[29]
.sym 67065 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 67066 $auto$alumacc.cc:474:replace_alu$4054.C[28]
.sym 67068 $auto$alumacc.cc:474:replace_alu$4054.C[30]
.sym 67070 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 67072 $auto$alumacc.cc:474:replace_alu$4054.C[29]
.sym 67074 $auto$alumacc.cc:474:replace_alu$4054.C[31]
.sym 67077 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 67078 $auto$alumacc.cc:474:replace_alu$4054.C[30]
.sym 67081 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 67084 $auto$alumacc.cc:474:replace_alu$4054.C[31]
.sym 67089 basesoc_adr[2]
.sym 67093 VexRiscv._zz_195_[19]
.sym 67095 VexRiscv._zz_194_[19]
.sym 67096 VexRiscv._zz_195_[32]
.sym 67098 clk12_$glb_clk
.sym 67100 $abc$40840$n5176_1
.sym 67101 $abc$40840$n5164_1
.sym 67102 $abc$40840$n5072
.sym 67103 $abc$40840$n5071
.sym 67104 spiflash_bus_dat_r[30]
.sym 67105 $abc$40840$n5144
.sym 67106 $abc$40840$n5180_1
.sym 67107 spiflash_bus_dat_r[26]
.sym 67108 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[21]
.sym 67109 basesoc_vexriscv_ibus_adr[13]
.sym 67110 VexRiscv._zz_194_[2]
.sym 67112 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 67113 VexRiscv._zz_194_[26]
.sym 67114 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 67115 basesoc_vexriscv_ibus_adr[18]
.sym 67116 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 67117 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 67118 VexRiscv._zz_41_[20]
.sym 67119 basesoc_vexriscv_ibus_adr[19]
.sym 67120 VexRiscv._zz_287_[0]
.sym 67121 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 67122 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 67123 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 67124 $abc$40840$n5143
.sym 67125 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 67126 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[15]
.sym 67127 $abc$40840$n5078
.sym 67128 VexRiscv._zz_41_[21]
.sym 67129 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 67130 VexRiscv._zz_35_[21]
.sym 67132 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 67133 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[13]
.sym 67134 $abc$40840$n5098
.sym 67135 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 67143 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 67144 $abc$40840$n5156_1
.sym 67146 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 67147 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[23]
.sym 67148 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 67149 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[19]
.sym 67150 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 67157 $abc$40840$n5176_1
.sym 67158 $abc$40840$n5164_1
.sym 67160 $abc$40840$n5071
.sym 67161 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 67164 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 67165 $abc$40840$n5068
.sym 67166 $abc$40840$n5069
.sym 67168 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 67171 $abc$40840$n5180_1
.sym 67172 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 67175 $abc$40840$n5071
.sym 67176 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 67177 $abc$40840$n5156_1
.sym 67183 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 67186 $abc$40840$n5069
.sym 67187 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[19]
.sym 67188 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 67189 $abc$40840$n5068
.sym 67192 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 67193 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[23]
.sym 67194 $abc$40840$n5068
.sym 67195 $abc$40840$n5069
.sym 67199 $abc$40840$n5071
.sym 67200 $abc$40840$n5176_1
.sym 67201 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 67204 $abc$40840$n5180_1
.sym 67205 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 67206 $abc$40840$n5071
.sym 67211 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 67216 $abc$40840$n5071
.sym 67217 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 67218 $abc$40840$n5164_1
.sym 67220 $abc$40840$n2592_$glb_ce
.sym 67221 clk12_$glb_clk
.sym 67223 $abc$40840$n5068
.sym 67224 $abc$40840$n5069
.sym 67225 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[10]
.sym 67226 $abc$40840$n5094_1
.sym 67227 $abc$40840$n5148
.sym 67228 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[20]
.sym 67229 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 67230 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[15]
.sym 67232 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[28]
.sym 67235 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 67236 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[20]
.sym 67237 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 67238 $abc$40840$n5071
.sym 67240 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[29]
.sym 67241 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 67242 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 67243 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[25]
.sym 67244 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 67245 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[19]
.sym 67246 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 67247 VexRiscv._zz_203_
.sym 67248 VexRiscv._zz_319_
.sym 67249 $abc$40840$n5071
.sym 67250 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 67251 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 67252 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 67253 VexRiscv.CsrPlugin_mtval[31]
.sym 67254 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 67255 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 67256 $abc$40840$n2230
.sym 67257 VexRiscv._zz_192_
.sym 67258 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 67266 VexRiscv._zz_160_
.sym 67270 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[26]
.sym 67271 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 67273 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[17]
.sym 67274 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[16]
.sym 67275 $abc$40840$n5071
.sym 67276 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 67277 VexRiscv._zz_79_[4]
.sym 67278 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 67280 $abc$40840$n5068
.sym 67281 $abc$40840$n5069
.sym 67282 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 67285 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 67287 $abc$40840$n5188
.sym 67288 $abc$40840$n5068
.sym 67289 $abc$40840$n5069
.sym 67291 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 67292 $abc$40840$n5148
.sym 67293 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[13]
.sym 67295 VexRiscv._zz_79_[0]
.sym 67299 VexRiscv._zz_79_[0]
.sym 67304 $abc$40840$n5071
.sym 67305 $abc$40840$n5188
.sym 67306 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 67309 $abc$40840$n5068
.sym 67310 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 67311 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[13]
.sym 67312 $abc$40840$n5069
.sym 67318 VexRiscv._zz_79_[4]
.sym 67321 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[17]
.sym 67322 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 67323 $abc$40840$n5069
.sym 67324 $abc$40840$n5068
.sym 67327 $abc$40840$n5069
.sym 67328 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[26]
.sym 67329 $abc$40840$n5068
.sym 67330 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 67333 $abc$40840$n5069
.sym 67334 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[16]
.sym 67335 $abc$40840$n5068
.sym 67336 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 67339 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 67341 $abc$40840$n5148
.sym 67342 $abc$40840$n5071
.sym 67343 VexRiscv._zz_160_
.sym 67344 clk12_$glb_clk
.sym 67348 VexRiscv._zz_255_[3]
.sym 67349 VexRiscv._zz_255_[4]
.sym 67350 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 67351 $abc$40840$n5172_1
.sym 67352 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 67353 $abc$40840$n5188
.sym 67355 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 67356 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 67358 $abc$40840$n5136
.sym 67359 basesoc_vexriscv_ibus_adr[20]
.sym 67360 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[16]
.sym 67361 VexRiscv.IBusCachedPlugin_cache._zz_10_[8]
.sym 67362 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[21]
.sym 67363 $abc$40840$n6819_1
.sym 67364 $abc$40840$n5116
.sym 67365 $abc$40840$n5068
.sym 67366 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 67367 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 67368 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 67369 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 67370 VexRiscv._zz_190_
.sym 67371 VexRiscv.CsrPlugin_hadException
.sym 67372 $abc$40840$n235
.sym 67373 $abc$40840$n5070_1
.sym 67374 VexRiscv.CsrPlugin_mepc[6]
.sym 67375 VexRiscv._zz_190_
.sym 67376 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 67377 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 67378 basesoc_uart_tx_fifo_produce[0]
.sym 67380 VexRiscv._zz_194_[20]
.sym 67387 basesoc_uart_tx_fifo_produce[1]
.sym 67388 basesoc_uart_tx_fifo_wrport_we
.sym 67389 $abc$40840$n2392
.sym 67391 VexRiscv._zz_190_
.sym 67392 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 67393 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 67394 $abc$40840$n5067_1
.sym 67395 $abc$40840$n5068
.sym 67396 $abc$40840$n5069
.sym 67398 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[14]
.sym 67399 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 67400 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[24]
.sym 67402 VexRiscv.CsrPlugin_mepc[9]
.sym 67404 basesoc_uart_tx_fifo_produce[0]
.sym 67406 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 67407 sys_rst
.sym 67408 $abc$40840$n5172_1
.sym 67409 $abc$40840$n5071
.sym 67410 $abc$40840$n235
.sym 67413 $abc$40840$n5070_1
.sym 67414 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 67415 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 67416 VexRiscv.CsrPlugin_mtvec_base[7]
.sym 67418 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 67420 $abc$40840$n5071
.sym 67422 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 67423 $abc$40840$n5172_1
.sym 67426 basesoc_uart_tx_fifo_wrport_we
.sym 67428 basesoc_uart_tx_fifo_produce[0]
.sym 67429 sys_rst
.sym 67432 VexRiscv._zz_190_
.sym 67433 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 67434 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 67435 $abc$40840$n235
.sym 67438 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 67439 $abc$40840$n5069
.sym 67440 $abc$40840$n5068
.sym 67441 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[24]
.sym 67446 basesoc_uart_tx_fifo_produce[1]
.sym 67450 $abc$40840$n5070_1
.sym 67451 VexRiscv.CsrPlugin_mepc[9]
.sym 67452 $abc$40840$n5067_1
.sym 67453 VexRiscv.CsrPlugin_mtvec_base[7]
.sym 67456 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[14]
.sym 67457 $abc$40840$n5068
.sym 67458 $abc$40840$n5069
.sym 67459 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 67462 $abc$40840$n5068
.sym 67463 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 67464 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 67465 $abc$40840$n5069
.sym 67466 $abc$40840$n2392
.sym 67467 clk12_$glb_clk
.sym 67468 sys_rst_$glb_sr
.sym 67469 VexRiscv._zz_319_
.sym 67470 $abc$40840$n5066
.sym 67471 $abc$40840$n5102
.sym 67472 $abc$40840$n5090
.sym 67473 $abc$40840$n2230
.sym 67474 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 67475 $abc$40840$n5490_1
.sym 67476 $abc$40840$n235
.sym 67477 basesoc_uart_tx_fifo_produce[1]
.sym 67478 basesoc_uart_tx_fifo_wrport_we
.sym 67481 $PACKER_VCC_NET
.sym 67482 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 67483 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[31]
.sym 67485 $abc$40840$n2392
.sym 67486 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[14]
.sym 67487 $abc$40840$n4439
.sym 67488 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 67489 $PACKER_VCC_NET
.sym 67490 VexRiscv._zz_10_[0]
.sym 67491 basesoc_uart_tx_fifo_produce[1]
.sym 67492 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 67493 VexRiscv.memory_arbitration_isValid
.sym 67495 $abc$40840$n4980
.sym 67497 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 67498 VexRiscv.CsrPlugin_mepc[10]
.sym 67499 $abc$40840$n5070_1
.sym 67500 VexRiscv._zz_194_[30]
.sym 67501 VexRiscv._zz_41_[31]
.sym 67502 VexRiscv.memory_arbitration_isValid
.sym 67504 $abc$40840$n5067_1
.sym 67511 VexRiscv.CsrPlugin_mtvec_base[2]
.sym 67512 $abc$40840$n2537
.sym 67513 $abc$40840$n235
.sym 67515 VexRiscv.CsrPlugin_mepc[3]
.sym 67516 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 67517 $abc$40840$n5067_1
.sym 67518 basesoc_dat_w[2]
.sym 67519 VexRiscv.CsrPlugin_mtvec_base[1]
.sym 67520 VexRiscv._zz_29_
.sym 67522 VexRiscv.execute_to_memory_BRANCH_DO
.sym 67524 VexRiscv.CsrPlugin_mtvec_base[4]
.sym 67525 $abc$40840$n5067_1
.sym 67526 VexRiscv.memory_arbitration_isValid
.sym 67527 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 67528 VexRiscv._zz_236_[0]
.sym 67529 VexRiscv._zz_192_
.sym 67530 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 67531 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 67532 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 67534 VexRiscv.CsrPlugin_mepc[6]
.sym 67535 VexRiscv.lastStageIsFiring
.sym 67537 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 67538 VexRiscv.CsrPlugin_mepc[4]
.sym 67540 VexRiscv._zz_236_[1]
.sym 67541 $abc$40840$n5070_1
.sym 67543 VexRiscv.CsrPlugin_mtvec_base[1]
.sym 67544 VexRiscv.CsrPlugin_mepc[3]
.sym 67545 $abc$40840$n5070_1
.sym 67546 $abc$40840$n5067_1
.sym 67549 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 67550 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 67551 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 67552 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 67556 basesoc_dat_w[2]
.sym 67561 VexRiscv.CsrPlugin_mtvec_base[2]
.sym 67562 $abc$40840$n5067_1
.sym 67563 VexRiscv.CsrPlugin_mepc[4]
.sym 67564 $abc$40840$n5070_1
.sym 67567 $abc$40840$n5067_1
.sym 67568 VexRiscv.CsrPlugin_mtvec_base[4]
.sym 67569 $abc$40840$n5070_1
.sym 67570 VexRiscv.CsrPlugin_mepc[6]
.sym 67573 VexRiscv._zz_192_
.sym 67574 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 67575 $abc$40840$n235
.sym 67576 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 67579 VexRiscv.memory_arbitration_isValid
.sym 67580 VexRiscv.execute_to_memory_BRANCH_DO
.sym 67585 VexRiscv._zz_29_
.sym 67586 VexRiscv.lastStageIsFiring
.sym 67587 VexRiscv._zz_236_[1]
.sym 67588 VexRiscv._zz_236_[0]
.sym 67589 $abc$40840$n2537
.sym 67590 clk12_$glb_clk
.sym 67591 sys_rst_$glb_sr
.sym 67594 basesoc_ctrl_storage[30]
.sym 67597 basesoc_ctrl_storage[27]
.sym 67598 basesoc_ctrl_storage[31]
.sym 67599 basesoc_ctrl_storage[26]
.sym 67604 basesoc_dat_w[2]
.sym 67605 $abc$40840$n5490_1
.sym 67606 VexRiscv._zz_29_
.sym 67607 $abc$40840$n2642
.sym 67608 VexRiscv._zz_335_
.sym 67609 $abc$40840$n235
.sym 67610 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 67611 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 67612 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 67613 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 67614 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 67615 VexRiscv.CsrPlugin_mtvec_base[1]
.sym 67616 VexRiscv.DBusSimplePlugin_redoBranch_payload[14]
.sym 67617 VexRiscv.CsrPlugin_mtval[25]
.sym 67618 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 67619 $abc$40840$n5078
.sym 67622 VexRiscv.memory_MulDivIterativePlugin_div_done
.sym 67624 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 67626 $abc$40840$n235
.sym 67627 VexRiscv._zz_35_[21]
.sym 67633 VexRiscv._zz_192_
.sym 67636 $abc$40840$n5617
.sym 67637 $abc$40840$n5648_1
.sym 67638 VexRiscv._zz_194_[21]
.sym 67639 $abc$40840$n5564
.sym 67640 $abc$40840$n235
.sym 67641 VexRiscv._zz_319_
.sym 67642 VexRiscv._zz_194_[30]
.sym 67645 VexRiscv._zz_311_
.sym 67646 VexRiscv._zz_194_[20]
.sym 67647 $abc$40840$n5647
.sym 67648 VexRiscv._zz_194_[2]
.sym 67651 VexRiscv._zz_194_[31]
.sym 67653 $abc$40840$n5563
.sym 67655 VexRiscv._zz_194_[3]
.sym 67662 $abc$40840$n5618_1
.sym 67663 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 67664 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 67672 VexRiscv._zz_319_
.sym 67673 $abc$40840$n5648_1
.sym 67674 $abc$40840$n5647
.sym 67678 VexRiscv._zz_192_
.sym 67679 $abc$40840$n235
.sym 67680 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 67681 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 67684 VexRiscv._zz_311_
.sym 67685 VexRiscv._zz_194_[20]
.sym 67686 VexRiscv._zz_194_[21]
.sym 67690 VexRiscv._zz_194_[3]
.sym 67692 VexRiscv._zz_194_[2]
.sym 67693 VexRiscv._zz_311_
.sym 67696 VexRiscv._zz_319_
.sym 67698 $abc$40840$n5617
.sym 67699 $abc$40840$n5618_1
.sym 67702 VexRiscv._zz_194_[30]
.sym 67703 VexRiscv._zz_311_
.sym 67704 VexRiscv._zz_194_[31]
.sym 67708 VexRiscv._zz_319_
.sym 67709 $abc$40840$n5563
.sym 67711 $abc$40840$n5564
.sym 67713 clk12_$glb_clk
.sym 67714 $abc$40840$n233_$glb_sr
.sym 67716 VexRiscv.memory_MulDivIterativePlugin_div_done
.sym 67724 basesoc_ctrl_storage[27]
.sym 67728 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 67731 $abc$40840$n2229
.sym 67732 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]
.sym 67733 $abc$40840$n5494
.sym 67735 $PACKER_GND_NET
.sym 67736 $abc$40840$n2258
.sym 67740 VexRiscv._zz_319_
.sym 67742 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 67744 basesoc_dat_w[2]
.sym 67756 VexRiscv._zz_319_
.sym 67758 VexRiscv.lastStagePc[4]
.sym 67761 VexRiscv.CsrPlugin_mepc[4]
.sym 67763 VexRiscv.CsrPlugin_mepc[25]
.sym 67764 VexRiscv.lastStagePc[25]
.sym 67765 VexRiscv.DBusSimplePlugin_redoBranch_payload[4]
.sym 67769 VexRiscv.CsrPlugin_mepc[10]
.sym 67770 VexRiscv.lastStagePc[10]
.sym 67774 $abc$40840$n8284
.sym 67775 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 67776 VexRiscv.DBusSimplePlugin_redoBranch_payload[14]
.sym 67780 $abc$40840$n4039
.sym 67783 $abc$40840$n2653
.sym 67785 $abc$40840$n233
.sym 67790 $abc$40840$n4039
.sym 67791 VexRiscv._zz_319_
.sym 67792 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 67801 VexRiscv.DBusSimplePlugin_redoBranch_payload[4]
.sym 67807 VexRiscv.CsrPlugin_mepc[25]
.sym 67809 VexRiscv.lastStagePc[25]
.sym 67810 $abc$40840$n2653
.sym 67814 $abc$40840$n4039
.sym 67815 $abc$40840$n233
.sym 67816 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 67820 $abc$40840$n2653
.sym 67821 VexRiscv.lastStagePc[10]
.sym 67822 VexRiscv.CsrPlugin_mepc[10]
.sym 67825 VexRiscv.lastStagePc[4]
.sym 67826 VexRiscv.CsrPlugin_mepc[4]
.sym 67827 $abc$40840$n2653
.sym 67832 VexRiscv.DBusSimplePlugin_redoBranch_payload[14]
.sym 67835 $abc$40840$n8284
.sym 67836 clk12_$glb_clk
.sym 67844 basesoc_dat_w[5]
.sym 67845 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 67846 $abc$40840$n2624
.sym 67850 $abc$40840$n5298_1
.sym 67853 VexRiscv.CsrPlugin_mcause_exceptionCode[2]
.sym 67855 VexRiscv._zz_200_[2]
.sym 67857 VexRiscv._zz_200_[23]
.sym 67858 VexRiscv.lastStagePc[10]
.sym 67859 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 67866 VexRiscv.CsrPlugin_mepc[6]
.sym 67867 basesoc_dat_w[5]
.sym 67880 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[5]
.sym 67883 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[2]
.sym 67884 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[3]
.sym 67885 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[4]
.sym 67887 $abc$40840$n5298_1
.sym 67890 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 67892 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[1]
.sym 67897 $abc$40840$n233
.sym 67899 $abc$40840$n4959
.sym 67900 VexRiscv._zz_319_
.sym 67911 $auto$alumacc.cc:474:replace_alu$4066.C[1]
.sym 67913 VexRiscv._zz_319_
.sym 67914 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 67917 $auto$alumacc.cc:474:replace_alu$4066.C[2]
.sym 67919 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[1]
.sym 67921 $auto$alumacc.cc:474:replace_alu$4066.C[1]
.sym 67923 $auto$alumacc.cc:474:replace_alu$4066.C[3]
.sym 67926 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[2]
.sym 67927 $auto$alumacc.cc:474:replace_alu$4066.C[2]
.sym 67929 $auto$alumacc.cc:474:replace_alu$4066.C[4]
.sym 67932 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[3]
.sym 67933 $auto$alumacc.cc:474:replace_alu$4066.C[3]
.sym 67935 $auto$alumacc.cc:474:replace_alu$4066.C[5]
.sym 67938 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[4]
.sym 67939 $auto$alumacc.cc:474:replace_alu$4066.C[4]
.sym 67944 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[5]
.sym 67945 $auto$alumacc.cc:474:replace_alu$4066.C[5]
.sym 67948 $abc$40840$n233
.sym 67949 $abc$40840$n5298_1
.sym 67950 $abc$40840$n4959
.sym 67954 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[5]
.sym 67956 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[3]
.sym 67957 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[4]
.sym 67959 clk12_$glb_clk
.sym 67960 VexRiscv.reset_$glb_sr
.sym 67969 $abc$40840$n2298
.sym 67971 $PACKER_VCC_NET
.sym 67976 VexRiscv._zz_41_[25]
.sym 67977 $abc$40840$n4957
.sym 67978 $PACKER_VCC_NET
.sym 67979 $PACKER_VCC_NET
.sym 67987 basesoc_uart_phy_rx_busy
.sym 68061 basesoc_uart_phy_storage[23]
.sym 68071 csrbankarray_interface1_bank_bus_dat_r[4]
.sym 68072 $abc$40840$n6794_1
.sym 68073 $abc$40840$n3823
.sym 68074 spiflash_bus_dat_r[26]
.sym 68075 spiflash_bus_dat_r[25]
.sym 68076 spiflash_bus_dat_r[31]
.sym 68078 $abc$40840$n6796_1
.sym 68079 csrbankarray_interface1_bank_bus_dat_r[7]
.sym 68082 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 68084 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 68092 basesoc_dat_w[7]
.sym 68095 serial_tx
.sym 68114 $abc$40840$n2514
.sym 68130 spiflash_bus_dat_r[24]
.sym 68179 spiflash_bus_dat_r[24]
.sym 68182 $abc$40840$n2514
.sym 68183 clk12_$glb_clk
.sym 68184 sys_rst_$glb_sr
.sym 68190 spiflash_bus_dat_r[23]
.sym 68191 spiflash_cs_n
.sym 68192 spiflash_bus_dat_r[22]
.sym 68194 spiflash_bus_dat_r[2]
.sym 68196 spiflash_bus_dat_r[21]
.sym 68198 array_muxed1[9]
.sym 68199 $abc$40840$n2514
.sym 68202 $abc$40840$n6100_1
.sym 68205 slave_sel_r[2]
.sym 68206 $abc$40840$n2429
.sym 68207 $abc$40840$n5880_1
.sym 68208 basesoc_uart_phy_storage[23]
.sym 68210 basesoc_dat_w[4]
.sym 68212 basesoc_vexriscv_ibus_adr[0]
.sym 68216 $abc$40840$n2285
.sym 68218 csrbankarray_csrbank3_bitbang0_w[1]
.sym 68219 $abc$40840$n2437
.sym 68221 basesoc_uart_phy_storage[23]
.sym 68228 spiflash_bus_dat_r[20]
.sym 68230 $abc$40840$n2285
.sym 68231 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 68232 $abc$40840$n5939
.sym 68233 csrbankarray_csrbank3_bitbang_en0_w
.sym 68235 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 68240 csrbankarray_csrbank3_bitbang_en0_w
.sym 68241 $abc$40840$n2514
.sym 68243 $abc$40840$n2254
.sym 68244 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 68245 basesoc_dat_w[7]
.sym 68250 slave_sel_r[1]
.sym 68251 $abc$40840$n2592
.sym 68255 spiflash_bus_dat_r[25]
.sym 68266 basesoc_dat_w[4]
.sym 68270 basesoc_we
.sym 68274 csrbankarray_csrbank3_bitbang0_w[1]
.sym 68277 $abc$40840$n2437
.sym 68282 spiflash_i
.sym 68283 spiflash_clk1
.sym 68286 $abc$40840$n3734
.sym 68288 csrbankarray_csrbank3_bitbang_en0_w
.sym 68290 sys_rst
.sym 68291 basesoc_dat_w[6]
.sym 68292 $abc$40840$n3758
.sym 68306 basesoc_dat_w[4]
.sym 68311 basesoc_dat_w[6]
.sym 68318 spiflash_i
.sym 68319 sys_rst
.sym 68335 $abc$40840$n3734
.sym 68336 sys_rst
.sym 68337 basesoc_we
.sym 68338 $abc$40840$n3758
.sym 68341 csrbankarray_csrbank3_bitbang0_w[1]
.sym 68342 csrbankarray_csrbank3_bitbang_en0_w
.sym 68343 spiflash_clk1
.sym 68345 $abc$40840$n2437
.sym 68346 clk12_$glb_clk
.sym 68347 sys_rst_$glb_sr
.sym 68348 array_muxed1[4]
.sym 68349 array_muxed1[7]
.sym 68352 array_muxed1[0]
.sym 68353 array_muxed1[31]
.sym 68354 $abc$40840$n5878_1
.sym 68355 array_muxed1[15]
.sym 68358 VexRiscv._zz_203_
.sym 68359 basesoc_uart_phy_storage[1]
.sym 68360 basesoc_dat_w[4]
.sym 68361 $abc$40840$n6498
.sym 68363 $abc$40840$n4065
.sym 68364 basesoc_timer0_value[2]
.sym 68365 $abc$40840$n3758
.sym 68369 basesoc_timer0_load_storage[0]
.sym 68370 array_muxed0[4]
.sym 68372 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 68373 $abc$40840$n6512
.sym 68374 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 68375 $abc$40840$n6524
.sym 68376 spiflash_bus_dat_r[5]
.sym 68377 $abc$40840$n2254
.sym 68378 $abc$40840$n3728
.sym 68379 $abc$40840$n6506
.sym 68380 csrbankarray_csrbank3_bitbang0_w[2]
.sym 68381 $abc$40840$n2285
.sym 68382 $abc$40840$n4059
.sym 68383 $abc$40840$n4063
.sym 68389 $abc$40840$n6512
.sym 68390 basesoc_we
.sym 68391 spiflash_bus_dat_r[20]
.sym 68392 spiflash_bus_dat_r[22]
.sym 68396 $abc$40840$n3728
.sym 68399 $abc$40840$n6524
.sym 68400 slave_sel_r[1]
.sym 68402 sys_rst
.sym 68403 $abc$40840$n6506
.sym 68404 spiflash_bus_dat_r[29]
.sym 68405 $abc$40840$n3758
.sym 68406 spiflash_bus_dat_r[26]
.sym 68407 $abc$40840$n2514
.sym 68408 $abc$40840$n6520
.sym 68409 $abc$40840$n6514
.sym 68415 slave_sel_r[1]
.sym 68416 spiflash_bus_dat_r[31]
.sym 68417 $abc$40840$n3904
.sym 68419 $abc$40840$n6502
.sym 68420 spiflash_bus_dat_r[25]
.sym 68422 slave_sel_r[1]
.sym 68424 spiflash_bus_dat_r[31]
.sym 68425 $abc$40840$n6524
.sym 68430 $abc$40840$n3904
.sym 68431 $abc$40840$n2514
.sym 68435 slave_sel_r[1]
.sym 68436 spiflash_bus_dat_r[29]
.sym 68437 $abc$40840$n6520
.sym 68440 spiflash_bus_dat_r[26]
.sym 68441 $abc$40840$n6514
.sym 68442 slave_sel_r[1]
.sym 68446 $abc$40840$n6512
.sym 68447 slave_sel_r[1]
.sym 68448 spiflash_bus_dat_r[25]
.sym 68452 spiflash_bus_dat_r[22]
.sym 68453 slave_sel_r[1]
.sym 68454 $abc$40840$n6506
.sym 68458 spiflash_bus_dat_r[20]
.sym 68459 $abc$40840$n6502
.sym 68460 slave_sel_r[1]
.sym 68464 $abc$40840$n3728
.sym 68465 $abc$40840$n3758
.sym 68466 basesoc_we
.sym 68467 sys_rst
.sym 68469 clk12_$glb_clk
.sym 68470 $abc$40840$n231_$glb_sr
.sym 68471 basesoc_timer0_load_storage[21]
.sym 68474 $abc$40840$n6006
.sym 68477 basesoc_timer0_load_storage[23]
.sym 68479 array_muxed0[13]
.sym 68481 basesoc_uart_phy_storage[27]
.sym 68482 VexRiscv._zz_319_
.sym 68483 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 68484 array_muxed0[5]
.sym 68485 spiflash_bus_dat_r[19]
.sym 68487 $abc$40840$n2516
.sym 68488 VexRiscv._zz_129_[7]
.sym 68489 basesoc_timer0_load_storage[6]
.sym 68490 array_muxed0[6]
.sym 68491 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 68492 spiflash_bus_dat_r[7]
.sym 68493 $abc$40840$n6100_1
.sym 68494 VexRiscv._zz_170_[1]
.sym 68495 basesoc_uart_phy_storage[23]
.sym 68496 $abc$40840$n2437
.sym 68498 $abc$40840$n5949
.sym 68499 basesoc_uart_phy_storage[23]
.sym 68500 csrbankarray_csrbank3_bitbang0_w[1]
.sym 68501 $abc$40840$n5948
.sym 68503 $abc$40840$n3904
.sym 68504 $abc$40840$n7
.sym 68505 basesoc_dat_w[7]
.sym 68512 sys_rst
.sym 68513 csrbankarray_csrbank0_leds_out0_w[4]
.sym 68514 $abc$40840$n6442
.sym 68516 slave_sel[1]
.sym 68517 csrbankarray_interface0_bank_bus_dat_r[4]
.sym 68518 slave_sel[2]
.sym 68519 $abc$40840$n3710
.sym 68520 $abc$40840$n6443
.sym 68521 array_muxed1[7]
.sym 68524 spiflash_i
.sym 68527 $abc$40840$n3855
.sym 68529 $abc$40840$n3727_1
.sym 68530 $abc$40840$n3711
.sym 68534 basesoc_adr[2]
.sym 68536 basesoc_adr[4]
.sym 68539 $abc$40840$n3710
.sym 68540 basesoc_we
.sym 68541 csrbankarray_interface1_bank_bus_dat_r[4]
.sym 68542 basesoc_adr[3]
.sym 68545 $abc$40840$n3711
.sym 68546 basesoc_we
.sym 68547 sys_rst
.sym 68548 $abc$40840$n3727_1
.sym 68554 array_muxed1[7]
.sym 68557 slave_sel[2]
.sym 68564 slave_sel[1]
.sym 68572 spiflash_i
.sym 68575 $abc$40840$n3710
.sym 68577 csrbankarray_csrbank0_leds_out0_w[4]
.sym 68578 $abc$40840$n3855
.sym 68581 csrbankarray_interface1_bank_bus_dat_r[4]
.sym 68582 $abc$40840$n6443
.sym 68583 $abc$40840$n6442
.sym 68584 csrbankarray_interface0_bank_bus_dat_r[4]
.sym 68587 basesoc_adr[4]
.sym 68588 basesoc_adr[2]
.sym 68589 basesoc_adr[3]
.sym 68590 $abc$40840$n3710
.sym 68592 clk12_$glb_clk
.sym 68593 sys_rst_$glb_sr
.sym 68594 $abc$40840$n102
.sym 68595 $abc$40840$n106
.sym 68597 $abc$40840$n6166_1
.sym 68598 $abc$40840$n2433
.sym 68599 $abc$40840$n108
.sym 68600 $abc$40840$n5969
.sym 68601 $abc$40840$n110
.sym 68605 $abc$40840$n6727
.sym 68606 $abc$40840$n2254
.sym 68607 $abc$40840$n3612_1
.sym 68608 $abc$40840$n4419
.sym 68610 basesoc_timer0_load_storage[17]
.sym 68611 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 68613 $abc$40840$n5880_1
.sym 68614 slave_sel_r[1]
.sym 68615 basesoc_dat_w[5]
.sym 68616 basesoc_uart_phy_storage[24]
.sym 68618 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 68619 $abc$40840$n2285
.sym 68620 slave_sel[1]
.sym 68621 basesoc_timer0_load_storage[9]
.sym 68622 $abc$40840$n5939
.sym 68623 basesoc_timer0_value_status[1]
.sym 68624 basesoc_timer0_load_storage[10]
.sym 68626 $abc$40840$n5
.sym 68627 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 68629 $abc$40840$n106
.sym 68635 $abc$40840$n3612_1
.sym 68636 basesoc_timer0_value_status[15]
.sym 68637 $abc$40840$n2516
.sym 68638 slave_sel[1]
.sym 68639 $abc$40840$n3822
.sym 68640 $abc$40840$n3812
.sym 68642 $abc$40840$n5948
.sym 68643 spiflash_bus_dat_r[6]
.sym 68645 basesoc_adr[2]
.sym 68646 basesoc_adr[3]
.sym 68647 spiflash_i
.sym 68648 spiflash_bus_dat_r[5]
.sym 68650 $abc$40840$n3895_1
.sym 68652 sys_rst
.sym 68653 $abc$40840$n4063
.sym 68654 $abc$40840$n4059
.sym 68655 $abc$40840$n3734
.sym 68656 basesoc_adr[4]
.sym 68658 $abc$40840$n3818
.sym 68660 basesoc_timer0_reload_storage[7]
.sym 68661 $abc$40840$n3728
.sym 68662 basesoc_timer0_load_storage[18]
.sym 68663 $abc$40840$n3904
.sym 68665 $abc$40840$n5969
.sym 68668 $abc$40840$n3895_1
.sym 68669 $abc$40840$n3904
.sym 68670 spiflash_bus_dat_r[5]
.sym 68671 $abc$40840$n4059
.sym 68674 $abc$40840$n3818
.sym 68676 $abc$40840$n5969
.sym 68677 basesoc_timer0_load_storage[18]
.sym 68681 $abc$40840$n3728
.sym 68682 basesoc_adr[3]
.sym 68683 basesoc_adr[2]
.sym 68686 basesoc_timer0_value_status[15]
.sym 68687 basesoc_timer0_reload_storage[7]
.sym 68688 $abc$40840$n5948
.sym 68689 $abc$40840$n3822
.sym 68693 spiflash_i
.sym 68694 $abc$40840$n3612_1
.sym 68695 slave_sel[1]
.sym 68698 $abc$40840$n3904
.sym 68699 $abc$40840$n3895_1
.sym 68700 spiflash_bus_dat_r[6]
.sym 68701 $abc$40840$n4063
.sym 68705 $abc$40840$n3812
.sym 68706 $abc$40840$n3822
.sym 68707 sys_rst
.sym 68710 basesoc_adr[2]
.sym 68711 $abc$40840$n3734
.sym 68712 basesoc_adr[4]
.sym 68713 basesoc_adr[3]
.sym 68714 $abc$40840$n2516
.sym 68715 clk12_$glb_clk
.sym 68716 sys_rst_$glb_sr
.sym 68718 basesoc_vexriscv_dbus_adr[21]
.sym 68719 basesoc_vexriscv_dbus_adr[24]
.sym 68720 basesoc_vexriscv_dbus_adr[10]
.sym 68721 array_muxed0[10]
.sym 68722 $abc$40840$n6160_1
.sym 68724 $abc$40840$n6176_1
.sym 68727 basesoc_dat_w[7]
.sym 68728 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 68729 basesoc_timer0_load_storage[5]
.sym 68730 basesoc_timer0_value_status[15]
.sym 68731 basesoc_adr[2]
.sym 68732 $abc$40840$n6166_1
.sym 68733 basesoc_timer0_value[20]
.sym 68734 basesoc_dat_w[6]
.sym 68736 basesoc_timer0_reload_storage[5]
.sym 68737 $abc$40840$n2281
.sym 68739 $abc$40840$n3612_1
.sym 68740 basesoc_timer0_value_status[2]
.sym 68741 $abc$40840$n124
.sym 68742 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[28]
.sym 68743 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 68744 VexRiscv._zz_203_
.sym 68745 $abc$40840$n2433
.sym 68747 $abc$40840$n108
.sym 68748 basesoc_timer0_load_storage[18]
.sym 68749 $abc$40840$n3727_1
.sym 68750 grant
.sym 68751 $abc$40840$n3615
.sym 68752 $abc$40840$n2592
.sym 68758 basesoc_adr[4]
.sym 68760 $abc$40840$n2287
.sym 68761 $abc$40840$n5956
.sym 68762 basesoc_timer0_reload_storage[10]
.sym 68763 $abc$40840$n3816
.sym 68764 basesoc_timer0_reload_storage[1]
.sym 68765 $abc$40840$n5949
.sym 68766 basesoc_adr[3]
.sym 68767 $abc$40840$n5955
.sym 68768 $abc$40840$n3823
.sym 68769 basesoc_timer0_value_status[25]
.sym 68771 basesoc_timer0_reload_storage[0]
.sym 68772 basesoc_adr[2]
.sym 68773 basesoc_timer0_load_storage[0]
.sym 68775 $abc$40840$n3727_1
.sym 68777 basesoc_dat_w[7]
.sym 68778 $abc$40840$n3822
.sym 68780 $abc$40840$n3851
.sym 68781 basesoc_timer0_load_storage[9]
.sym 68782 $abc$40840$n5939
.sym 68783 basesoc_timer0_value_status[1]
.sym 68784 basesoc_timer0_load_storage[10]
.sym 68785 $abc$40840$n3825
.sym 68786 basesoc_timer0_eventmanager_pending_w
.sym 68787 $abc$40840$n3728
.sym 68788 $abc$40840$n6796_1
.sym 68791 basesoc_timer0_load_storage[0]
.sym 68792 $abc$40840$n3823
.sym 68793 basesoc_timer0_reload_storage[0]
.sym 68794 $abc$40840$n3727_1
.sym 68797 basesoc_timer0_load_storage[9]
.sym 68798 $abc$40840$n3822
.sym 68799 $abc$40840$n3816
.sym 68800 basesoc_timer0_reload_storage[1]
.sym 68803 basesoc_timer0_reload_storage[10]
.sym 68804 basesoc_timer0_load_storage[10]
.sym 68805 $abc$40840$n3825
.sym 68806 $abc$40840$n3816
.sym 68809 $abc$40840$n5949
.sym 68810 basesoc_timer0_value_status[25]
.sym 68811 $abc$40840$n5939
.sym 68812 basesoc_timer0_value_status[1]
.sym 68815 $abc$40840$n3851
.sym 68818 basesoc_timer0_eventmanager_pending_w
.sym 68821 $abc$40840$n5956
.sym 68822 basesoc_adr[4]
.sym 68823 $abc$40840$n6796_1
.sym 68824 $abc$40840$n5955
.sym 68827 basesoc_adr[4]
.sym 68828 basesoc_adr[3]
.sym 68829 $abc$40840$n3728
.sym 68830 basesoc_adr[2]
.sym 68833 basesoc_dat_w[7]
.sym 68837 $abc$40840$n2287
.sym 68838 clk12_$glb_clk
.sym 68839 sys_rst_$glb_sr
.sym 68840 csrbankarray_interface6_bank_bus_dat_r[1]
.sym 68841 $abc$40840$n2287
.sym 68842 $abc$40840$n4451_1
.sym 68843 VexRiscv._zz_79_[5]
.sym 68844 $abc$40840$n4474_1
.sym 68845 $abc$40840$n4063
.sym 68846 basesoc_timer0_value[10]
.sym 68847 $abc$40840$n3850
.sym 68849 array_muxed0[3]
.sym 68850 csrbankarray_interface1_bank_bus_dat_r[4]
.sym 68851 VexRiscv.CsrPlugin_mtval[25]
.sym 68852 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 68854 basesoc_adr[1]
.sym 68855 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 68856 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 68857 basesoc_timer0_value_status[25]
.sym 68858 array_muxed0[4]
.sym 68859 $abc$40840$n5973
.sym 68860 basesoc_timer0_value[8]
.sym 68861 $abc$40840$n2447
.sym 68862 basesoc_vexriscv_ibus_adr[10]
.sym 68863 basesoc_vexriscv_dbus_adr[24]
.sym 68864 csrbankarray_csrbank3_bitbang0_w[2]
.sym 68865 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 68866 basesoc_timer0_en_storage
.sym 68867 $abc$40840$n4063
.sym 68868 VexRiscv._zz_194_[24]
.sym 68869 basesoc_uart_phy_storage[17]
.sym 68870 VexRiscv._zz_203_
.sym 68871 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 68872 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]
.sym 68873 VexRiscv._zz_194_[4]
.sym 68874 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[22]
.sym 68881 VexRiscv._zz_35_[4]
.sym 68882 sys_rst
.sym 68884 VexRiscv._zz_35_[26]
.sym 68885 $abc$40840$n3283
.sym 68887 VexRiscv._zz_35_[28]
.sym 68889 $abc$40840$n3836
.sym 68892 basesoc_adr[2]
.sym 68893 $abc$40840$n3734
.sym 68894 basesoc_adr[4]
.sym 68895 VexRiscv._zz_35_[22]
.sym 68897 $abc$40840$n3812
.sym 68905 basesoc_adr[3]
.sym 68906 VexRiscv._zz_35_[16]
.sym 68914 basesoc_adr[2]
.sym 68915 $abc$40840$n3734
.sym 68916 basesoc_adr[4]
.sym 68917 basesoc_adr[3]
.sym 68920 VexRiscv._zz_35_[22]
.sym 68926 VexRiscv._zz_35_[4]
.sym 68934 VexRiscv._zz_35_[26]
.sym 68938 VexRiscv._zz_35_[16]
.sym 68944 $abc$40840$n3836
.sym 68945 $abc$40840$n3812
.sym 68946 sys_rst
.sym 68952 VexRiscv._zz_35_[28]
.sym 68959 $abc$40840$n3283
.sym 68961 clk12_$glb_clk
.sym 68962 VexRiscv.reset_$glb_sr
.sym 68963 $abc$40840$n4669
.sym 68964 basesoc_uart_eventmanager_status_w[0]
.sym 68965 $abc$40840$n144
.sym 68966 basesoc_uart_phy_storage[25]
.sym 68967 VexRiscv._zz_79_[16]
.sym 68968 $abc$40840$n5893_1
.sym 68969 $abc$40840$n4734_1
.sym 68970 $abc$40840$n5892_1
.sym 68972 $abc$40840$n6100_1
.sym 68973 spiflash_bus_dat_r[26]
.sym 68974 $abc$40840$n3823
.sym 68975 basesoc_timer0_value[13]
.sym 68976 VexRiscv._zz_35_[26]
.sym 68977 $abc$40840$n2447
.sym 68978 VexRiscv._zz_79_[5]
.sym 68979 array_muxed0[8]
.sym 68980 $abc$40840$n3850
.sym 68981 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[4]
.sym 68983 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 68984 $abc$40840$n2287
.sym 68986 basesoc_we
.sym 68987 $abc$40840$n4373_1
.sym 68988 $abc$40840$n7
.sym 68989 $abc$40840$n6779
.sym 68990 $abc$40840$n4373_1
.sym 68991 $abc$40840$n5899_1
.sym 68992 basesoc_uart_phy_storage[23]
.sym 68993 basesoc_dat_w[1]
.sym 68994 basesoc_timer0_load_storage[25]
.sym 68995 $abc$40840$n4378
.sym 68996 csrbankarray_csrbank3_bitbang0_w[1]
.sym 68997 basesoc_dat_w[7]
.sym 68998 VexRiscv._zz_203_
.sym 69004 $abc$40840$n3725
.sym 69005 VexRiscv._zz_194_[23]
.sym 69007 VexRiscv._zz_194_[3]
.sym 69010 basesoc_timer0_load_storage[25]
.sym 69013 $abc$40840$n124
.sym 69017 VexRiscv._zz_311_
.sym 69018 basesoc_uart_phy_storage[3]
.sym 69020 basesoc_adr[0]
.sym 69021 $abc$40840$n3708
.sym 69022 VexRiscv.CsrPlugin_hadException
.sym 69024 VexRiscv._zz_194_[10]
.sym 69025 basesoc_uart_phy_storage[19]
.sym 69027 VexRiscv._zz_194_[11]
.sym 69028 VexRiscv._zz_194_[24]
.sym 69030 basesoc_timer0_reload_storage[25]
.sym 69031 basesoc_adr[1]
.sym 69032 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]
.sym 69033 VexRiscv._zz_194_[4]
.sym 69035 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]
.sym 69037 VexRiscv._zz_311_
.sym 69038 VexRiscv._zz_194_[23]
.sym 69040 VexRiscv._zz_194_[24]
.sym 69043 $abc$40840$n3708
.sym 69044 $abc$40840$n3725
.sym 69045 basesoc_timer0_reload_storage[25]
.sym 69046 basesoc_timer0_load_storage[25]
.sym 69050 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]
.sym 69055 basesoc_uart_phy_storage[3]
.sym 69056 basesoc_adr[0]
.sym 69057 basesoc_uart_phy_storage[19]
.sym 69058 basesoc_adr[1]
.sym 69061 VexRiscv._zz_194_[4]
.sym 69063 VexRiscv._zz_311_
.sym 69064 VexRiscv._zz_194_[3]
.sym 69068 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]
.sym 69075 $abc$40840$n124
.sym 69079 VexRiscv._zz_194_[11]
.sym 69080 VexRiscv._zz_311_
.sym 69082 VexRiscv._zz_194_[10]
.sym 69083 VexRiscv.CsrPlugin_hadException
.sym 69084 clk12_$glb_clk
.sym 69088 $abc$40840$n7013
.sym 69089 $abc$40840$n7016
.sym 69090 $abc$40840$n7019
.sym 69091 VexRiscv._zz_79_[20]
.sym 69092 basesoc_uart_tx_fifo_level0[3]
.sym 69093 VexRiscv._zz_79_[22]
.sym 69096 spiflash_bus_dat_r[25]
.sym 69097 spiflash_bus_dat_r[31]
.sym 69098 $abc$40840$n3725
.sym 69099 array_muxed0[7]
.sym 69100 sys_rst
.sym 69101 basesoc_uart_phy_storage[25]
.sym 69102 basesoc_timer0_eventmanager_status_w
.sym 69103 basesoc_uart_phy_storage[14]
.sym 69105 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 69106 basesoc_uart_phy_storage[7]
.sym 69108 VexRiscv._zz_253_[1]
.sym 69109 basesoc_adr[1]
.sym 69110 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 69111 basesoc_uart_phy_storage[19]
.sym 69112 basesoc_uart_phy_storage[25]
.sym 69113 VexRiscv._zz_194_[11]
.sym 69114 $abc$40840$n5
.sym 69115 $abc$40840$n2283
.sym 69116 $abc$40840$n2287
.sym 69117 $abc$40840$n2435
.sym 69118 VexRiscv._zz_79_[11]
.sym 69119 $abc$40840$n2285
.sym 69120 $abc$40840$n2381
.sym 69121 $abc$40840$n106
.sym 69127 $abc$40840$n4665
.sym 69128 VexRiscv._zz_35_[16]
.sym 69129 basesoc_uart_phy_rx_busy
.sym 69131 $abc$40840$n4365
.sym 69132 basesoc_uart_phy_storage[0]
.sym 69136 VexRiscv._zz_215_[16]
.sym 69138 $abc$40840$n7132
.sym 69139 VexRiscv._zz_79_[16]
.sym 69145 $abc$40840$n4670
.sym 69147 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 69149 $abc$40840$n6779
.sym 69150 $abc$40840$n6727
.sym 69151 $abc$40840$n4374
.sym 69153 VexRiscv._zz_163_[16]
.sym 69154 $abc$40840$n7043
.sym 69155 $abc$40840$n4378
.sym 69158 basesoc_uart_phy_tx_busy
.sym 69161 VexRiscv._zz_79_[16]
.sym 69163 $abc$40840$n4374
.sym 69166 VexRiscv._zz_79_[16]
.sym 69167 $abc$40840$n6779
.sym 69172 VexRiscv._zz_215_[16]
.sym 69173 VexRiscv._zz_163_[16]
.sym 69174 $abc$40840$n4365
.sym 69175 $abc$40840$n4374
.sym 69178 basesoc_uart_phy_storage[0]
.sym 69179 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 69184 basesoc_uart_phy_tx_busy
.sym 69186 $abc$40840$n7132
.sym 69190 $abc$40840$n6727
.sym 69193 basesoc_uart_phy_rx_busy
.sym 69196 basesoc_uart_phy_rx_busy
.sym 69198 $abc$40840$n7043
.sym 69202 $abc$40840$n4378
.sym 69203 $abc$40840$n4665
.sym 69204 VexRiscv._zz_35_[16]
.sym 69205 $abc$40840$n4670
.sym 69207 clk12_$glb_clk
.sym 69208 sys_rst_$glb_sr
.sym 69209 $abc$40840$n3783_1
.sym 69210 VexRiscv._zz_94_[23]
.sym 69211 basesoc_timer0_load_storage[31]
.sym 69212 basesoc_timer0_load_storage[25]
.sym 69213 VexRiscv._zz_94_[20]
.sym 69214 VexRiscv._zz_94_[24]
.sym 69215 VexRiscv._zz_94_[21]
.sym 69216 VexRiscv._zz_94_[22]
.sym 69219 $abc$40840$n3662_1
.sym 69220 $abc$40840$n4980
.sym 69221 VexRiscv._zz_35_[9]
.sym 69222 basesoc_uart_phy_storage[4]
.sym 69223 basesoc_timer0_eventmanager_status_w
.sym 69224 $abc$40840$n4766_1
.sym 69225 VexRiscv._zz_163_[12]
.sym 69226 $abc$40840$n4058_1
.sym 69227 basesoc_uart_tx_fifo_wrport_we
.sym 69228 $abc$40840$n5901_1
.sym 69229 $abc$40840$n2281
.sym 69230 VexRiscv._zz_79_[30]
.sym 69231 basesoc_timer0_value[25]
.sym 69232 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[6]
.sym 69234 $abc$40840$n3892_1
.sym 69235 $abc$40840$n108
.sym 69236 VexRiscv._zz_203_
.sym 69237 VexRiscv._zz_194_[10]
.sym 69238 grant
.sym 69239 VexRiscv._zz_79_[31]
.sym 69240 VexRiscv._zz_163_[5]
.sym 69241 $abc$40840$n4938_1
.sym 69242 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 69243 $abc$40840$n5588
.sym 69244 VexRiscv._zz_194_[13]
.sym 69250 $abc$40840$n5588
.sym 69251 $abc$40840$n5002_1
.sym 69252 $abc$40840$n4365
.sym 69255 $abc$40840$n4374
.sym 69256 $abc$40840$n5587
.sym 69257 VexRiscv._zz_79_[22]
.sym 69258 basesoc_adr[0]
.sym 69259 VexRiscv._zz_35_[16]
.sym 69260 VexRiscv._zz_215_[22]
.sym 69261 basesoc_adr[1]
.sym 69262 $abc$40840$n6779
.sym 69263 $abc$40840$n6782_1
.sym 69264 VexRiscv._zz_214_[16]
.sym 69265 $abc$40840$n5027
.sym 69266 $abc$40840$n4767_1
.sym 69267 $abc$40840$n4938_1
.sym 69268 $abc$40840$n5003
.sym 69269 VexRiscv._zz_319_
.sym 69270 basesoc_uart_phy_storage[11]
.sym 69274 VexRiscv._zz_214_[22]
.sym 69275 $abc$40840$n4378
.sym 69276 basesoc_uart_phy_storage[27]
.sym 69280 VexRiscv._zz_163_[22]
.sym 69281 VexRiscv._zz_163_[16]
.sym 69284 VexRiscv._zz_79_[22]
.sym 69285 $abc$40840$n5027
.sym 69286 $abc$40840$n6779
.sym 69289 VexRiscv._zz_214_[16]
.sym 69290 VexRiscv._zz_163_[16]
.sym 69291 $abc$40840$n6779
.sym 69292 $abc$40840$n6782_1
.sym 69295 basesoc_adr[1]
.sym 69296 basesoc_uart_phy_storage[27]
.sym 69297 basesoc_uart_phy_storage[11]
.sym 69298 basesoc_adr[0]
.sym 69301 $abc$40840$n4374
.sym 69302 $abc$40840$n4767_1
.sym 69303 VexRiscv._zz_79_[22]
.sym 69304 $abc$40840$n4378
.sym 69307 $abc$40840$n4365
.sym 69308 VexRiscv._zz_163_[22]
.sym 69310 VexRiscv._zz_215_[22]
.sym 69313 $abc$40840$n4938_1
.sym 69314 $abc$40840$n5003
.sym 69315 $abc$40840$n5002_1
.sym 69316 VexRiscv._zz_35_[16]
.sym 69319 $abc$40840$n5587
.sym 69321 $abc$40840$n5588
.sym 69322 VexRiscv._zz_319_
.sym 69325 VexRiscv._zz_163_[22]
.sym 69327 VexRiscv._zz_214_[22]
.sym 69328 $abc$40840$n6782_1
.sym 69330 clk12_$glb_clk
.sym 69331 $abc$40840$n233_$glb_sr
.sym 69332 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 69333 VexRiscv._zz_79_[31]
.sym 69334 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 69335 $abc$40840$n4912
.sym 69336 $abc$40840$n4470
.sym 69337 $abc$40840$n4982_1
.sym 69338 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 69339 $abc$40840$n4959_1
.sym 69342 csrbankarray_interface1_bank_bus_dat_r[7]
.sym 69343 basesoc_ctrl_storage[31]
.sym 69344 $abc$40840$n3615
.sym 69345 VexRiscv._zz_35_[16]
.sym 69346 VexRiscv._zz_215_[22]
.sym 69347 $abc$40840$n2240
.sym 69348 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[18]
.sym 69349 VexRiscv._zz_35_[30]
.sym 69350 $abc$40840$n4861
.sym 69351 VexRiscv._zz_79_[21]
.sym 69352 VexRiscv._zz_214_[16]
.sym 69354 basesoc_uart_tx_fifo_level0[0]
.sym 69355 VexRiscv._zz_79_[19]
.sym 69356 basesoc_uart_phy_tx_busy
.sym 69357 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 69358 basesoc_timer0_load_storage[25]
.sym 69359 basesoc_uart_phy_storage[5]
.sym 69360 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 69361 basesoc_uart_phy_storage[0]
.sym 69362 VexRiscv._zz_203_
.sym 69363 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 69364 VexRiscv.dBus_cmd_halfPipe_regs_ready
.sym 69365 basesoc_uart_phy_storage[17]
.sym 69366 VexRiscv._zz_215_[31]
.sym 69367 csrbankarray_csrbank3_bitbang0_w[2]
.sym 69373 VexRiscv._zz_215_[31]
.sym 69374 $abc$40840$n4374
.sym 69377 $abc$40840$n4365
.sym 69378 VexRiscv._zz_79_[5]
.sym 69382 $abc$40840$n4374
.sym 69385 $abc$40840$n5063
.sym 69388 $abc$40840$n6782_1
.sym 69390 VexRiscv._zz_214_[31]
.sym 69391 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 69394 $abc$40840$n6779
.sym 69396 VexRiscv._zz_163_[31]
.sym 69397 $abc$40840$n2240
.sym 69398 VexRiscv._zz_79_[31]
.sym 69400 $abc$40840$n2242
.sym 69401 $abc$40840$n4470
.sym 69402 $abc$40840$n4913_1
.sym 69404 $abc$40840$n4959_1
.sym 69406 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 69412 $abc$40840$n6779
.sym 69413 $abc$40840$n4959_1
.sym 69414 VexRiscv._zz_79_[5]
.sym 69418 VexRiscv._zz_79_[31]
.sym 69419 $abc$40840$n6779
.sym 69421 $abc$40840$n5063
.sym 69425 VexRiscv._zz_79_[31]
.sym 69426 $abc$40840$n4374
.sym 69427 $abc$40840$n4913_1
.sym 69430 $abc$40840$n6782_1
.sym 69431 VexRiscv._zz_214_[31]
.sym 69433 VexRiscv._zz_163_[31]
.sym 69437 VexRiscv._zz_215_[31]
.sym 69438 VexRiscv._zz_163_[31]
.sym 69439 $abc$40840$n4365
.sym 69442 $abc$40840$n4374
.sym 69443 VexRiscv._zz_79_[5]
.sym 69445 $abc$40840$n4470
.sym 69449 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 69450 $abc$40840$n2240
.sym 69452 $abc$40840$n2242
.sym 69453 clk12_$glb_clk
.sym 69454 VexRiscv.reset_$glb_sr
.sym 69455 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 69456 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 69457 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 69458 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 69459 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 69460 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 69461 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 69462 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 69464 $abc$40840$n4374
.sym 69465 basesoc_ctrl_storage[26]
.sym 69466 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 69467 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 69468 VexRiscv._zz_319_
.sym 69469 $abc$40840$n4893_1
.sym 69470 VexRiscv._zz_170_[1]
.sym 69471 $abc$40840$n4373_1
.sym 69472 VexRiscv._zz_194_[26]
.sym 69473 $abc$40840$n4488
.sym 69474 VexRiscv._zz_79_[8]
.sym 69475 basesoc_uart_phy_storage[29]
.sym 69476 $abc$40840$n4374
.sym 69478 basesoc_uart_phy_storage[30]
.sym 69479 VexRiscv._zz_52_
.sym 69480 $abc$40840$n6779
.sym 69481 $abc$40840$n3727_1
.sym 69482 VexRiscv._zz_194_[10]
.sym 69483 csrbankarray_csrbank3_bitbang0_w[1]
.sym 69484 $abc$40840$n4827_1
.sym 69485 basesoc_uart_phy_storage[23]
.sym 69486 basesoc_dat_w[1]
.sym 69487 $abc$40840$n7
.sym 69488 basesoc_vexriscv_dbus_adr[28]
.sym 69489 basesoc_dat_w[7]
.sym 69490 VexRiscv._zz_203_
.sym 69497 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 69498 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 69500 basesoc_uart_phy_storage[6]
.sym 69502 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 69504 basesoc_uart_phy_storage[7]
.sym 69505 basesoc_uart_phy_storage[2]
.sym 69508 basesoc_uart_phy_storage[4]
.sym 69510 basesoc_uart_phy_storage[3]
.sym 69512 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 69513 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 69516 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 69518 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 69519 basesoc_uart_phy_storage[5]
.sym 69520 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 69521 basesoc_uart_phy_storage[0]
.sym 69524 basesoc_uart_phy_storage[1]
.sym 69528 $auto$alumacc.cc:474:replace_alu$4093.C[1]
.sym 69530 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 69531 basesoc_uart_phy_storage[0]
.sym 69534 $auto$alumacc.cc:474:replace_alu$4093.C[2]
.sym 69536 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 69537 basesoc_uart_phy_storage[1]
.sym 69538 $auto$alumacc.cc:474:replace_alu$4093.C[1]
.sym 69540 $auto$alumacc.cc:474:replace_alu$4093.C[3]
.sym 69542 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 69543 basesoc_uart_phy_storage[2]
.sym 69544 $auto$alumacc.cc:474:replace_alu$4093.C[2]
.sym 69546 $auto$alumacc.cc:474:replace_alu$4093.C[4]
.sym 69548 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 69549 basesoc_uart_phy_storage[3]
.sym 69550 $auto$alumacc.cc:474:replace_alu$4093.C[3]
.sym 69552 $auto$alumacc.cc:474:replace_alu$4093.C[5]
.sym 69554 basesoc_uart_phy_storage[4]
.sym 69555 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 69556 $auto$alumacc.cc:474:replace_alu$4093.C[4]
.sym 69558 $auto$alumacc.cc:474:replace_alu$4093.C[6]
.sym 69560 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 69561 basesoc_uart_phy_storage[5]
.sym 69562 $auto$alumacc.cc:474:replace_alu$4093.C[5]
.sym 69564 $auto$alumacc.cc:474:replace_alu$4093.C[7]
.sym 69566 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 69567 basesoc_uart_phy_storage[6]
.sym 69568 $auto$alumacc.cc:474:replace_alu$4093.C[6]
.sym 69570 $auto$alumacc.cc:474:replace_alu$4093.C[8]
.sym 69572 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 69573 basesoc_uart_phy_storage[7]
.sym 69574 $auto$alumacc.cc:474:replace_alu$4093.C[7]
.sym 69578 csrbankarray_csrbank3_bitbang0_w[1]
.sym 69579 $abc$40840$n4059
.sym 69580 $abc$40840$n4593_1
.sym 69581 basesoc_uart_phy_storage[18]
.sym 69582 $abc$40840$n4983_1
.sym 69583 csrbankarray_csrbank3_bitbang0_w[2]
.sym 69584 VexRiscv._zz_52_
.sym 69585 $abc$40840$n4594_1
.sym 69587 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 69588 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 69589 $abc$40840$n7073
.sym 69590 basesoc_timer0_eventmanager_status_w
.sym 69591 VexRiscv._zz_163_[21]
.sym 69593 $abc$40840$n5049_1
.sym 69596 basesoc_uart_phy_storage[6]
.sym 69597 VexRiscv._zz_79_[3]
.sym 69598 VexRiscv._zz_50_[7]
.sym 69599 VexRiscv._zz_79_[6]
.sym 69600 VexRiscv._zz_161_
.sym 69601 VexRiscv._zz_79_[0]
.sym 69602 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 69603 basesoc_uart_phy_storage[19]
.sym 69604 $abc$40840$n2381
.sym 69605 VexRiscv._zz_194_[29]
.sym 69606 VexRiscv._zz_79_[11]
.sym 69607 $abc$40840$n2285
.sym 69608 $abc$40840$n2283
.sym 69609 VexRiscv._zz_194_[11]
.sym 69610 $abc$40840$n4419
.sym 69611 $abc$40840$n106
.sym 69612 basesoc_uart_phy_storage[25]
.sym 69614 $auto$alumacc.cc:474:replace_alu$4093.C[8]
.sym 69620 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 69621 basesoc_uart_phy_storage[13]
.sym 69622 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 69624 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 69626 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 69629 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 69630 basesoc_uart_phy_storage[10]
.sym 69632 basesoc_uart_phy_storage[8]
.sym 69634 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 69638 basesoc_uart_phy_storage[12]
.sym 69639 basesoc_uart_phy_storage[11]
.sym 69642 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 69644 basesoc_uart_phy_storage[15]
.sym 69645 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 69646 basesoc_uart_phy_storage[14]
.sym 69648 basesoc_uart_phy_storage[9]
.sym 69651 $auto$alumacc.cc:474:replace_alu$4093.C[9]
.sym 69653 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 69654 basesoc_uart_phy_storage[8]
.sym 69655 $auto$alumacc.cc:474:replace_alu$4093.C[8]
.sym 69657 $auto$alumacc.cc:474:replace_alu$4093.C[10]
.sym 69659 basesoc_uart_phy_storage[9]
.sym 69660 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 69661 $auto$alumacc.cc:474:replace_alu$4093.C[9]
.sym 69663 $auto$alumacc.cc:474:replace_alu$4093.C[11]
.sym 69665 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 69666 basesoc_uart_phy_storage[10]
.sym 69667 $auto$alumacc.cc:474:replace_alu$4093.C[10]
.sym 69669 $auto$alumacc.cc:474:replace_alu$4093.C[12]
.sym 69671 basesoc_uart_phy_storage[11]
.sym 69672 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 69673 $auto$alumacc.cc:474:replace_alu$4093.C[11]
.sym 69675 $auto$alumacc.cc:474:replace_alu$4093.C[13]
.sym 69677 basesoc_uart_phy_storage[12]
.sym 69678 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 69679 $auto$alumacc.cc:474:replace_alu$4093.C[12]
.sym 69681 $auto$alumacc.cc:474:replace_alu$4093.C[14]
.sym 69683 basesoc_uart_phy_storage[13]
.sym 69684 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 69685 $auto$alumacc.cc:474:replace_alu$4093.C[13]
.sym 69687 $auto$alumacc.cc:474:replace_alu$4093.C[15]
.sym 69689 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 69690 basesoc_uart_phy_storage[14]
.sym 69691 $auto$alumacc.cc:474:replace_alu$4093.C[14]
.sym 69693 $auto$alumacc.cc:474:replace_alu$4093.C[16]
.sym 69695 basesoc_uart_phy_storage[15]
.sym 69696 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 69697 $auto$alumacc.cc:474:replace_alu$4093.C[15]
.sym 69701 VexRiscv._zz_94_[17]
.sym 69702 basesoc_uart_phy_storage[15]
.sym 69703 VexRiscv._zz_94_[19]
.sym 69704 VexRiscv._zz_94_[16]
.sym 69705 VexRiscv._zz_94_[18]
.sym 69706 basesoc_uart_phy_storage[9]
.sym 69707 VexRiscv._zz_94_[15]
.sym 69708 $abc$40840$n2381
.sym 69709 VexRiscv._zz_214_[25]
.sym 69711 $abc$40840$n2514
.sym 69713 $abc$40840$n7053
.sym 69714 $abc$40840$n136
.sym 69715 $abc$40840$n7847
.sym 69716 basesoc_uart_phy_storage[22]
.sym 69717 $abc$40840$n7055
.sym 69718 VexRiscv._zz_79_[25]
.sym 69719 $abc$40840$n7057
.sym 69720 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 69721 basesoc_timer0_eventmanager_pending_w
.sym 69722 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 69723 $abc$40840$n7061
.sym 69724 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 69725 VexRiscv._zz_194_[10]
.sym 69726 $abc$40840$n3892_1
.sym 69727 VexRiscv._zz_163_[11]
.sym 69728 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 69729 VexRiscv._zz_203_
.sym 69730 grant
.sym 69731 $abc$40840$n7083
.sym 69732 $abc$40840$n108
.sym 69733 $abc$40840$n7069
.sym 69734 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 69735 $abc$40840$n7071
.sym 69736 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 69737 $auto$alumacc.cc:474:replace_alu$4093.C[16]
.sym 69742 basesoc_uart_phy_storage[21]
.sym 69743 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 69744 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 69745 basesoc_uart_phy_storage[18]
.sym 69746 basesoc_uart_phy_storage[20]
.sym 69752 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 69753 basesoc_uart_phy_storage[16]
.sym 69757 basesoc_uart_phy_storage[23]
.sym 69758 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 69762 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 69763 basesoc_uart_phy_storage[19]
.sym 69764 basesoc_uart_phy_storage[22]
.sym 69765 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 69766 basesoc_uart_phy_storage[17]
.sym 69768 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 69772 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 69774 $auto$alumacc.cc:474:replace_alu$4093.C[17]
.sym 69776 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 69777 basesoc_uart_phy_storage[16]
.sym 69778 $auto$alumacc.cc:474:replace_alu$4093.C[16]
.sym 69780 $auto$alumacc.cc:474:replace_alu$4093.C[18]
.sym 69782 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 69783 basesoc_uart_phy_storage[17]
.sym 69784 $auto$alumacc.cc:474:replace_alu$4093.C[17]
.sym 69786 $auto$alumacc.cc:474:replace_alu$4093.C[19]
.sym 69788 basesoc_uart_phy_storage[18]
.sym 69789 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 69790 $auto$alumacc.cc:474:replace_alu$4093.C[18]
.sym 69792 $auto$alumacc.cc:474:replace_alu$4093.C[20]
.sym 69794 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 69795 basesoc_uart_phy_storage[19]
.sym 69796 $auto$alumacc.cc:474:replace_alu$4093.C[19]
.sym 69798 $auto$alumacc.cc:474:replace_alu$4093.C[21]
.sym 69800 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 69801 basesoc_uart_phy_storage[20]
.sym 69802 $auto$alumacc.cc:474:replace_alu$4093.C[20]
.sym 69804 $auto$alumacc.cc:474:replace_alu$4093.C[22]
.sym 69806 basesoc_uart_phy_storage[21]
.sym 69807 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 69808 $auto$alumacc.cc:474:replace_alu$4093.C[21]
.sym 69810 $auto$alumacc.cc:474:replace_alu$4093.C[23]
.sym 69812 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 69813 basesoc_uart_phy_storage[22]
.sym 69814 $auto$alumacc.cc:474:replace_alu$4093.C[22]
.sym 69816 $auto$alumacc.cc:474:replace_alu$4093.C[24]
.sym 69818 basesoc_uart_phy_storage[23]
.sym 69819 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 69820 $auto$alumacc.cc:474:replace_alu$4093.C[23]
.sym 69826 $abc$40840$n7012
.sym 69827 $abc$40840$n7015
.sym 69828 $abc$40840$n7018
.sym 69829 basesoc_uart_tx_fifo_level0[4]
.sym 69830 $abc$40840$n2508
.sym 69831 basesoc_uart_tx_fifo_level0[2]
.sym 69834 VexRiscv._zz_203_
.sym 69835 basesoc_ctrl_storage[30]
.sym 69836 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 69837 VexRiscv._zz_35_[21]
.sym 69838 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 69839 VexRiscv._zz_79_[21]
.sym 69840 VexRiscv._zz_214_[18]
.sym 69841 basesoc_vexriscv_dbus_adr[26]
.sym 69842 VexRiscv._zz_214_[17]
.sym 69843 basesoc_uart_tx_fifo_do_read
.sym 69844 VexRiscv._zz_214_[16]
.sym 69845 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 69846 $abc$40840$n7077
.sym 69847 VexRiscv._zz_79_[19]
.sym 69848 $abc$40840$n3855
.sym 69850 VexRiscv._zz_203_
.sym 69851 $abc$40840$n7075
.sym 69852 basesoc_uart_phy_storage[17]
.sym 69854 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 69855 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 69856 VexRiscv.dBus_cmd_halfPipe_regs_ready
.sym 69857 VexRiscv._zz_79_[21]
.sym 69858 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 69859 basesoc_uart_phy_storage[19]
.sym 69860 $auto$alumacc.cc:474:replace_alu$4093.C[24]
.sym 69867 basesoc_uart_phy_storage[31]
.sym 69868 basesoc_uart_phy_storage[30]
.sym 69871 basesoc_uart_phy_storage[27]
.sym 69873 basesoc_uart_phy_storage[29]
.sym 69874 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 69876 basesoc_uart_phy_storage[24]
.sym 69877 basesoc_uart_phy_storage[26]
.sym 69881 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 69882 basesoc_uart_phy_storage[28]
.sym 69883 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 69884 basesoc_uart_phy_storage[25]
.sym 69885 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 69886 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 69888 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 69895 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 69896 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 69897 $auto$alumacc.cc:474:replace_alu$4093.C[25]
.sym 69899 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 69900 basesoc_uart_phy_storage[24]
.sym 69901 $auto$alumacc.cc:474:replace_alu$4093.C[24]
.sym 69903 $auto$alumacc.cc:474:replace_alu$4093.C[26]
.sym 69905 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 69906 basesoc_uart_phy_storage[25]
.sym 69907 $auto$alumacc.cc:474:replace_alu$4093.C[25]
.sym 69909 $auto$alumacc.cc:474:replace_alu$4093.C[27]
.sym 69911 basesoc_uart_phy_storage[26]
.sym 69912 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 69913 $auto$alumacc.cc:474:replace_alu$4093.C[26]
.sym 69915 $auto$alumacc.cc:474:replace_alu$4093.C[28]
.sym 69917 basesoc_uart_phy_storage[27]
.sym 69918 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 69919 $auto$alumacc.cc:474:replace_alu$4093.C[27]
.sym 69921 $auto$alumacc.cc:474:replace_alu$4093.C[29]
.sym 69923 basesoc_uart_phy_storage[28]
.sym 69924 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 69925 $auto$alumacc.cc:474:replace_alu$4093.C[28]
.sym 69927 $auto$alumacc.cc:474:replace_alu$4093.C[30]
.sym 69929 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 69930 basesoc_uart_phy_storage[29]
.sym 69931 $auto$alumacc.cc:474:replace_alu$4093.C[29]
.sym 69933 $auto$alumacc.cc:474:replace_alu$4093.C[31]
.sym 69935 basesoc_uart_phy_storage[30]
.sym 69936 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 69937 $auto$alumacc.cc:474:replace_alu$4093.C[30]
.sym 69939 $auto$alumacc.cc:474:replace_alu$4093.C[32]
.sym 69941 basesoc_uart_phy_storage[31]
.sym 69942 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 69943 $auto$alumacc.cc:474:replace_alu$4093.C[31]
.sym 69947 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 69948 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 69949 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 69950 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 69951 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 69952 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 69953 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 69954 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 69956 $abc$40840$n4506
.sym 69957 basesoc_uart_phy_storage[27]
.sym 69958 VexRiscv._zz_319_
.sym 69959 basesoc_we
.sym 69960 basesoc_uart_phy_storage[20]
.sym 69961 $abc$40840$n2572
.sym 69962 basesoc_uart_phy_storage[24]
.sym 69963 basesoc_vexriscv_ibus_adr[18]
.sym 69964 $abc$40840$n233
.sym 69967 VexRiscv._zz_214_[8]
.sym 69968 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 69969 VexRiscv._zz_79_[8]
.sym 69970 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 69972 $abc$40840$n2592
.sym 69973 $abc$40840$n3727_1
.sym 69974 $abc$40840$n5585
.sym 69975 VexRiscv._zz_194_[10]
.sym 69976 VexRiscv._zz_194_[25]
.sym 69977 VexRiscv._zz_311_
.sym 69978 VexRiscv._zz_203_
.sym 69979 $abc$40840$n7
.sym 69980 $abc$40840$n6779
.sym 69981 spiflash_bus_dat_r[29]
.sym 69982 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 69983 $auto$alumacc.cc:474:replace_alu$4093.C[32]
.sym 69988 sys_rst
.sym 69989 VexRiscv._zz_195_[32]
.sym 69991 $abc$40840$n6063_1
.sym 69992 $abc$40840$n3826
.sym 69993 $abc$40840$n120
.sym 69996 spiflash_bus_dat_r[30]
.sym 69997 $abc$40840$n3733_1
.sym 69999 $abc$40840$n3727_1
.sym 70000 VexRiscv._zz_194_[25]
.sym 70001 $abc$40840$n6066_1
.sym 70002 $abc$40840$n108
.sym 70006 $abc$40840$n2514
.sym 70007 $abc$40840$n3711
.sym 70009 basesoc_we
.sym 70011 basesoc_ctrl_bus_errors[20]
.sym 70014 $abc$40840$n6065_1
.sym 70015 VexRiscv._zz_195_[25]
.sym 70016 spiflash_bus_dat_r[28]
.sym 70019 $abc$40840$n6064_1
.sym 70024 $auto$alumacc.cc:474:replace_alu$4093.C[32]
.sym 70027 spiflash_bus_dat_r[28]
.sym 70033 $abc$40840$n6066_1
.sym 70034 $abc$40840$n6063_1
.sym 70036 $abc$40840$n6065_1
.sym 70039 $abc$40840$n120
.sym 70040 $abc$40840$n3733_1
.sym 70042 $abc$40840$n6064_1
.sym 70046 spiflash_bus_dat_r[30]
.sym 70051 basesoc_ctrl_bus_errors[20]
.sym 70052 $abc$40840$n3826
.sym 70053 $abc$40840$n108
.sym 70054 $abc$40840$n3727_1
.sym 70057 $abc$40840$n3733_1
.sym 70058 $abc$40840$n3711
.sym 70059 sys_rst
.sym 70060 basesoc_we
.sym 70063 VexRiscv._zz_194_[25]
.sym 70064 VexRiscv._zz_195_[25]
.sym 70065 VexRiscv._zz_195_[32]
.sym 70067 $abc$40840$n2514
.sym 70068 clk12_$glb_clk
.sym 70069 sys_rst_$glb_sr
.sym 70070 VexRiscv._zz_194_[4]
.sym 70071 $abc$40840$n2461
.sym 70072 $abc$40840$n4954
.sym 70073 $abc$40840$n4955_1
.sym 70074 VexRiscv._zz_194_[9]
.sym 70075 $abc$40840$n5584
.sym 70076 $abc$40840$n4447_1
.sym 70077 $abc$40840$n6338
.sym 70078 spiflash_bus_dat_r[30]
.sym 70080 $abc$40840$n5066
.sym 70081 spiflash_bus_dat_r[30]
.sym 70082 VexRiscv._zz_50_[7]
.sym 70083 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[17]
.sym 70084 VexRiscv._zz_170_[0]
.sym 70086 VexRiscv._zz_79_[6]
.sym 70087 basesoc_uart_phy_tx_busy
.sym 70088 VexRiscv._zz_79_[3]
.sym 70089 $PACKER_VCC_NET
.sym 70090 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 70091 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 70092 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 70093 VexRiscv._zz_287_[4]
.sym 70094 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 70095 $abc$40840$n2285
.sym 70096 VexRiscv._zz_194_[11]
.sym 70097 basesoc_ctrl_bus_errors[20]
.sym 70098 VexRiscv._zz_319_
.sym 70099 basesoc_uart_phy_storage[19]
.sym 70100 VexRiscv.execute_to_memory_IS_DIV
.sym 70102 $abc$40840$n2589
.sym 70103 $abc$40840$n106
.sym 70104 VexRiscv._zz_194_[29]
.sym 70111 VexRiscv._zz_194_[5]
.sym 70112 $abc$40840$n7081
.sym 70114 $abc$40840$n4446
.sym 70116 $abc$40840$n3710
.sym 70117 $abc$40840$n3711
.sym 70118 VexRiscv._zz_311_
.sym 70119 basesoc_uart_phy_rx_busy
.sym 70120 $abc$40840$n3855
.sym 70121 $abc$40840$n6062_1
.sym 70122 $abc$40840$n98
.sym 70123 csrbankarray_csrbank0_leds_out0_w[3]
.sym 70125 $abc$40840$n3725
.sym 70126 $abc$40840$n7079
.sym 70128 VexRiscv.dBus_cmd_halfPipe_regs_ready
.sym 70129 $abc$40840$n3995
.sym 70134 $abc$40840$n3926
.sym 70135 VexRiscv._zz_194_[4]
.sym 70136 $abc$40840$n3662_1
.sym 70137 $abc$40840$n4954
.sym 70139 VexRiscv._zz_35_[4]
.sym 70140 $abc$40840$n4378
.sym 70142 $abc$40840$n4938_1
.sym 70145 $abc$40840$n7081
.sym 70147 basesoc_uart_phy_rx_busy
.sym 70150 $abc$40840$n6062_1
.sym 70151 $abc$40840$n98
.sym 70152 $abc$40840$n3725
.sym 70153 $abc$40840$n3711
.sym 70156 $abc$40840$n3662_1
.sym 70157 $abc$40840$n3926
.sym 70158 $abc$40840$n3995
.sym 70159 VexRiscv.dBus_cmd_halfPipe_regs_ready
.sym 70164 basesoc_uart_phy_rx_busy
.sym 70165 $abc$40840$n7079
.sym 70169 $abc$40840$n4446
.sym 70170 $abc$40840$n4378
.sym 70171 VexRiscv._zz_35_[4]
.sym 70174 VexRiscv._zz_194_[4]
.sym 70175 VexRiscv._zz_194_[5]
.sym 70176 VexRiscv._zz_311_
.sym 70181 csrbankarray_csrbank0_leds_out0_w[3]
.sym 70182 $abc$40840$n3855
.sym 70183 $abc$40840$n3710
.sym 70186 $abc$40840$n4954
.sym 70187 $abc$40840$n4938_1
.sym 70188 VexRiscv._zz_35_[4]
.sym 70191 clk12_$glb_clk
.sym 70192 sys_rst_$glb_sr
.sym 70193 $abc$40840$n2592
.sym 70194 VexRiscv._zz_194_[17]
.sym 70195 VexRiscv._zz_194_[25]
.sym 70196 VexRiscv._zz_194_[29]
.sym 70197 VexRiscv._zz_194_[13]
.sym 70198 $abc$40840$n5590
.sym 70199 $abc$40840$n3993
.sym 70200 VexRiscv._zz_194_[11]
.sym 70203 basesoc_dat_w[7]
.sym 70204 basesoc_vexriscv_ibus_adr[8]
.sym 70205 basesoc_uart_phy_rx_busy
.sym 70206 VexRiscv._zz_163_[0]
.sym 70207 VexRiscv._zz_163_[4]
.sym 70208 $abc$40840$n3710
.sym 70209 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 70210 $abc$40840$n6338
.sym 70211 VexRiscv._zz_79_[4]
.sym 70212 $PACKER_VCC_NET
.sym 70213 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 70214 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 70215 $abc$40840$n4445_1
.sym 70216 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 70217 VexRiscv._zz_203_
.sym 70218 grant
.sym 70219 $abc$40840$n5597
.sym 70220 $abc$40840$n3926
.sym 70221 VexRiscv._zz_195_[3]
.sym 70222 $abc$40840$n5308_1
.sym 70223 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 70225 VexRiscv._zz_194_[10]
.sym 70226 $abc$40840$n4378
.sym 70227 VexRiscv._zz_195_[32]
.sym 70228 $abc$40840$n235
.sym 70234 VexRiscv._zz_195_[32]
.sym 70236 VexRiscv._zz_194_[14]
.sym 70238 VexRiscv._zz_195_[16]
.sym 70239 VexRiscv._zz_195_[3]
.sym 70244 $abc$40840$n4991
.sym 70245 $abc$40840$n3727_1
.sym 70246 VexRiscv._zz_194_[3]
.sym 70247 $abc$40840$n2592
.sym 70250 VexRiscv._zz_194_[30]
.sym 70251 VexRiscv._zz_311_
.sym 70252 $abc$40840$n2594
.sym 70253 VexRiscv._zz_195_[32]
.sym 70254 VexRiscv._zz_194_[16]
.sym 70255 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 70256 VexRiscv._zz_194_[18]
.sym 70258 $abc$40840$n3733_1
.sym 70259 VexRiscv._zz_194_[17]
.sym 70260 basesoc_ctrl_storage[26]
.sym 70261 VexRiscv._zz_194_[29]
.sym 70262 VexRiscv._zz_194_[13]
.sym 70263 $abc$40840$n106
.sym 70265 $abc$40840$n4980
.sym 70267 $abc$40840$n106
.sym 70268 $abc$40840$n3733_1
.sym 70269 $abc$40840$n3727_1
.sym 70270 basesoc_ctrl_storage[26]
.sym 70273 VexRiscv._zz_311_
.sym 70274 VexRiscv._zz_194_[14]
.sym 70275 VexRiscv._zz_194_[13]
.sym 70279 VexRiscv._zz_194_[18]
.sym 70280 VexRiscv._zz_311_
.sym 70281 VexRiscv._zz_194_[17]
.sym 70286 VexRiscv._zz_195_[16]
.sym 70287 VexRiscv._zz_195_[32]
.sym 70288 VexRiscv._zz_194_[16]
.sym 70291 VexRiscv._zz_194_[30]
.sym 70292 VexRiscv._zz_311_
.sym 70293 VexRiscv._zz_194_[29]
.sym 70298 $abc$40840$n2592
.sym 70299 $abc$40840$n4991
.sym 70300 $abc$40840$n4980
.sym 70303 VexRiscv._zz_195_[32]
.sym 70304 VexRiscv._zz_194_[3]
.sym 70306 VexRiscv._zz_195_[3]
.sym 70309 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 70311 $abc$40840$n4991
.sym 70313 $abc$40840$n2594
.sym 70314 clk12_$glb_clk
.sym 70315 VexRiscv.reset_$glb_sr
.sym 70316 $abc$40840$n2613
.sym 70317 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 70318 VexRiscv.execute_arbitration_isValid
.sym 70319 $abc$40840$n5591
.sym 70320 $abc$40840$n5633
.sym 70321 $abc$40840$n3955
.sym 70322 $abc$40840$n3997
.sym 70323 $abc$40840$n3951
.sym 70326 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[20]
.sym 70327 VexRiscv.CsrPlugin_mtval[25]
.sym 70328 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 70329 $abc$40840$n3993
.sym 70330 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 70331 basesoc_vexriscv_ibus_adr[4]
.sym 70332 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 70333 VexRiscv._zz_285_[3]
.sym 70334 VexRiscv._zz_287_[1]
.sym 70335 $abc$40840$n2592
.sym 70336 $abc$40840$n4991
.sym 70337 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 70338 VexRiscv.memory_arbitration_isValid
.sym 70339 $abc$40840$n3932
.sym 70340 $abc$40840$n4003
.sym 70341 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 70342 VexRiscv._zz_194_[18]
.sym 70344 VexRiscv._zz_285_[2]
.sym 70346 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 70347 $abc$40840$n3611
.sym 70348 basesoc_uart_phy_storage[17]
.sym 70349 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 70350 VexRiscv._zz_203_
.sym 70359 $abc$40840$n4991
.sym 70361 $abc$40840$n3733_1
.sym 70362 $abc$40840$n5311_1
.sym 70363 $abc$40840$n3993
.sym 70364 VexRiscv._zz_195_[28]
.sym 70365 $abc$40840$n6083
.sym 70367 $abc$40840$n4980
.sym 70368 $abc$40840$n2603
.sym 70370 basesoc_ctrl_bus_errors[23]
.sym 70371 $abc$40840$n6084_1
.sym 70372 $abc$40840$n3826
.sym 70373 basesoc_ctrl_bus_errors[14]
.sym 70374 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 70375 basesoc_ctrl_bus_errors[15]
.sym 70377 $abc$40840$n5310_1
.sym 70378 $abc$40840$n3955
.sym 70379 VexRiscv._zz_194_[28]
.sym 70380 basesoc_ctrl_storage[30]
.sym 70381 $abc$40840$n3823
.sym 70382 $abc$40840$n5308_1
.sym 70383 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 70385 $abc$40840$n6085
.sym 70387 VexRiscv._zz_195_[32]
.sym 70388 basesoc_ctrl_storage[31]
.sym 70391 $abc$40840$n3823
.sym 70392 basesoc_ctrl_bus_errors[15]
.sym 70393 $abc$40840$n6084_1
.sym 70396 $abc$40840$n3823
.sym 70397 $abc$40840$n3733_1
.sym 70398 basesoc_ctrl_storage[30]
.sym 70399 basesoc_ctrl_bus_errors[14]
.sym 70402 $abc$40840$n3993
.sym 70403 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 70405 $abc$40840$n3955
.sym 70408 $abc$40840$n6085
.sym 70409 basesoc_ctrl_bus_errors[23]
.sym 70410 $abc$40840$n6083
.sym 70411 $abc$40840$n3826
.sym 70414 $abc$40840$n4991
.sym 70417 $abc$40840$n4980
.sym 70420 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 70421 $abc$40840$n5308_1
.sym 70422 $abc$40840$n5311_1
.sym 70423 $abc$40840$n5310_1
.sym 70426 $abc$40840$n3733_1
.sym 70428 basesoc_ctrl_storage[31]
.sym 70432 VexRiscv._zz_195_[28]
.sym 70434 VexRiscv._zz_195_[32]
.sym 70435 VexRiscv._zz_194_[28]
.sym 70436 $abc$40840$n2603
.sym 70437 clk12_$glb_clk
.sym 70438 VexRiscv.reset_$glb_sr
.sym 70441 basesoc_uart_tx_fifo_produce[2]
.sym 70442 basesoc_uart_tx_fifo_produce[3]
.sym 70443 $abc$40840$n5310_1
.sym 70444 $abc$40840$n2391
.sym 70445 $abc$40840$n3952
.sym 70446 basesoc_uart_tx_fifo_produce[0]
.sym 70449 spiflash_bus_dat_r[26]
.sym 70450 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 70451 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 70452 $abc$40840$n6651_1
.sym 70453 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 70454 VexRiscv.execute_LightShifterPlugin_isActive
.sym 70455 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[13]
.sym 70456 $abc$40840$n3951
.sym 70457 VexRiscv._zz_200_[19]
.sym 70458 $abc$40840$n2372
.sym 70459 $abc$40840$n3998
.sym 70460 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 70461 $abc$40840$n4980
.sym 70462 VexRiscv._zz_287_[2]
.sym 70463 VexRiscv.execute_arbitration_isValid
.sym 70464 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 70465 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 70466 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 70467 VexRiscv.CsrPlugin_mepc[5]
.sym 70468 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 70469 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 70470 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 70471 $abc$40840$n4034_1
.sym 70472 $abc$40840$n2592
.sym 70473 spiflash_bus_dat_r[29]
.sym 70474 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 70480 $abc$40840$n5311_1
.sym 70482 $abc$40840$n4991
.sym 70483 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 70485 $abc$40840$n5310_1
.sym 70489 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 70490 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 70491 $abc$40840$n2597
.sym 70492 $abc$40840$n5308_1
.sym 70493 $abc$40840$n3612_1
.sym 70498 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0
.sym 70499 $abc$40840$n4980
.sym 70500 VexRiscv.IBusCachedPlugin_injector_decodeRemoved
.sym 70504 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 70506 $abc$40840$n4034_1
.sym 70508 $abc$40840$n3615
.sym 70509 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 70513 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 70514 $abc$40840$n5308_1
.sym 70515 $abc$40840$n5311_1
.sym 70516 $abc$40840$n5310_1
.sym 70519 $abc$40840$n3615
.sym 70520 $abc$40840$n3612_1
.sym 70527 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 70531 $abc$40840$n4034_1
.sym 70533 $abc$40840$n4980
.sym 70534 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 70537 VexRiscv.IBusCachedPlugin_injector_decodeRemoved
.sym 70538 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 70539 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 70540 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 70543 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 70544 $abc$40840$n4991
.sym 70549 $abc$40840$n4991
.sym 70551 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0
.sym 70555 $abc$40840$n4980
.sym 70556 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 70558 $abc$40840$n4991
.sym 70559 $abc$40840$n2597
.sym 70560 clk12_$glb_clk
.sym 70561 VexRiscv.reset_$glb_sr
.sym 70562 $abc$40840$n5639
.sym 70563 $abc$40840$n5404_1
.sym 70564 $abc$40840$n4034_1
.sym 70565 VexRiscv._zz_203_
.sym 70566 $abc$40840$n5594
.sym 70567 $abc$40840$n5597
.sym 70568 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]
.sym 70569 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]
.sym 70570 $abc$40840$n3681
.sym 70571 $abc$40840$n4939
.sym 70572 spiflash_bus_dat_r[25]
.sym 70574 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 70575 VexRiscv._zz_287_[3]
.sym 70576 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 70577 $abc$40840$n4379_1
.sym 70578 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 70579 basesoc_uart_tx_fifo_produce[0]
.sym 70580 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 70581 basesoc_uart_tx_fifo_wrport_we
.sym 70582 sys_rst
.sym 70583 $abc$40840$n4939
.sym 70584 $abc$40840$n5311_1
.sym 70585 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 70586 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 70587 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 70588 $abc$40840$n2285
.sym 70589 $PACKER_VCC_NET
.sym 70590 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 70591 $abc$40840$n3681
.sym 70592 VexRiscv.execute_to_memory_IS_DIV
.sym 70594 VexRiscv._zz_319_
.sym 70595 basesoc_uart_phy_storage[19]
.sym 70596 VexRiscv._zz_194_[29]
.sym 70597 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 70604 VexRiscv.execute_to_memory_ALIGNEMENT_FAULT
.sym 70607 VexRiscv.memory_arbitration_isValid
.sym 70608 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 70609 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 70610 $abc$40840$n3711
.sym 70611 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 70612 basesoc_uart_phy_rx_busy
.sym 70613 $abc$40840$n7095
.sym 70615 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending
.sym 70617 $abc$40840$n6082_1
.sym 70618 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 70619 VexRiscv._zz_192_
.sym 70621 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 70622 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 70623 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 70624 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 70625 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 70626 $abc$40840$n235
.sym 70627 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 70628 $abc$40840$n6087
.sym 70631 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 70637 VexRiscv.execute_to_memory_ALIGNEMENT_FAULT
.sym 70638 VexRiscv.memory_arbitration_isValid
.sym 70639 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 70642 $abc$40840$n6082_1
.sym 70644 $abc$40840$n3711
.sym 70645 $abc$40840$n6087
.sym 70648 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 70649 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 70650 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 70651 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 70655 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 70656 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 70657 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 70660 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 70661 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 70662 VexRiscv._zz_192_
.sym 70663 $abc$40840$n235
.sym 70666 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 70668 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending
.sym 70669 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 70672 VexRiscv.memory_arbitration_isValid
.sym 70673 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 70675 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 70680 $abc$40840$n7095
.sym 70681 basesoc_uart_phy_rx_busy
.sym 70683 clk12_$glb_clk
.sym 70684 sys_rst_$glb_sr
.sym 70685 VexRiscv._zz_41_[29]
.sym 70686 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 70687 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 70688 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 70689 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 70690 VexRiscv._zz_41_[18]
.sym 70691 VexRiscv._zz_285_[2]
.sym 70692 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 70694 $abc$40840$n3662_1
.sym 70696 $abc$40840$n4980
.sym 70697 VexRiscv._zz_192_
.sym 70698 basesoc_uart_phy_rx_busy
.sym 70699 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 70700 $abc$40840$n3662_1
.sym 70701 VexRiscv._zz_285_[3]
.sym 70702 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 70703 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending
.sym 70704 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 70705 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[28]
.sym 70706 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 70707 VexRiscv.memory_arbitration_isValid
.sym 70708 VexRiscv._zz_194_[28]
.sym 70709 VexRiscv._zz_203_
.sym 70710 $abc$40840$n4436
.sym 70711 $abc$40840$n4427
.sym 70712 $abc$40840$n235
.sym 70713 VexRiscv.CsrPlugin_mtvec_base[3]
.sym 70714 $abc$40840$n4442
.sym 70715 $abc$40840$n5597
.sym 70716 $abc$40840$n3926
.sym 70717 basesoc_dat_w[1]
.sym 70718 grant
.sym 70719 VexRiscv._zz_195_[32]
.sym 70720 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 70726 VexRiscv._zz_195_[32]
.sym 70727 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 70728 $abc$40840$n235
.sym 70729 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 70731 VexRiscv.CsrPlugin_mtvec_base[3]
.sym 70732 $abc$40840$n5071
.sym 70734 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 70735 VexRiscv.execute_arbitration_isValid
.sym 70736 VexRiscv._zz_194_[23]
.sym 70737 $abc$40840$n2609
.sym 70738 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[11]
.sym 70739 VexRiscv.CsrPlugin_mepc[5]
.sym 70740 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[12]
.sym 70742 $abc$40840$n2592
.sym 70743 $abc$40840$n233
.sym 70744 $abc$40840$n5070_1
.sym 70745 $abc$40840$n3951
.sym 70746 $abc$40840$n5068
.sym 70748 $abc$40840$n4980
.sym 70749 $abc$40840$n5067_1
.sym 70750 VexRiscv._zz_195_[20]
.sym 70752 $abc$40840$n5108
.sym 70753 VexRiscv._zz_194_[20]
.sym 70754 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 70756 VexRiscv._zz_195_[23]
.sym 70757 $abc$40840$n5069
.sym 70759 VexRiscv._zz_195_[32]
.sym 70760 VexRiscv._zz_195_[20]
.sym 70761 VexRiscv._zz_194_[20]
.sym 70765 $abc$40840$n5108
.sym 70767 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 70768 $abc$40840$n5071
.sym 70771 $abc$40840$n5068
.sym 70772 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[11]
.sym 70773 $abc$40840$n5069
.sym 70774 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 70777 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 70778 $abc$40840$n235
.sym 70779 $abc$40840$n233
.sym 70780 $abc$40840$n4980
.sym 70783 $abc$40840$n2592
.sym 70784 $abc$40840$n3951
.sym 70785 VexRiscv.execute_arbitration_isValid
.sym 70789 VexRiscv.CsrPlugin_mtvec_base[3]
.sym 70790 $abc$40840$n5070_1
.sym 70791 $abc$40840$n5067_1
.sym 70792 VexRiscv.CsrPlugin_mepc[5]
.sym 70795 VexRiscv._zz_195_[32]
.sym 70796 VexRiscv._zz_194_[23]
.sym 70798 VexRiscv._zz_195_[23]
.sym 70801 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[12]
.sym 70802 $abc$40840$n5068
.sym 70803 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 70804 $abc$40840$n5069
.sym 70805 $abc$40840$n2609
.sym 70806 clk12_$glb_clk
.sym 70807 VexRiscv.reset_$glb_sr
.sym 70808 $abc$40840$n4060_1
.sym 70809 $abc$40840$n5075
.sym 70810 $abc$40840$n5410_1
.sym 70811 $abc$40840$n5079_1
.sym 70812 basesoc_uart_phy_storage[19]
.sym 70813 $abc$40840$n5083
.sym 70814 $abc$40840$n5099
.sym 70815 basesoc_uart_phy_storage[17]
.sym 70816 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 70818 basesoc_dat_w[6]
.sym 70819 basesoc_ctrl_storage[31]
.sym 70820 VexRiscv._zz_195_[22]
.sym 70821 $abc$40840$n4445
.sym 70822 $abc$40840$n2656
.sym 70823 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 70824 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 70825 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 70826 $abc$40840$n5098
.sym 70827 VexRiscv._zz_41_[29]
.sym 70828 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 70829 $abc$40840$n5078
.sym 70830 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[13]
.sym 70831 csrbankarray_csrbank0_leds_out0_w[3]
.sym 70832 $abc$40840$n5068
.sym 70833 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 70834 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[2]
.sym 70835 VexRiscv._zz_203_
.sym 70836 basesoc_vexriscv_ibus_adr[8]
.sym 70837 VexRiscv.memory_arbitration_isValid
.sym 70838 $abc$40840$n235
.sym 70839 basesoc_uart_phy_storage[17]
.sym 70840 VexRiscv._zz_285_[2]
.sym 70841 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 70842 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 70843 $abc$40840$n5071
.sym 70851 $abc$40840$n5072
.sym 70852 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[21]
.sym 70854 $abc$40840$n5144
.sym 70859 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 70860 $abc$40840$n5071
.sym 70863 $abc$40840$n3720
.sym 70864 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 70865 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 70867 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 70869 $abc$40840$n4980
.sym 70871 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[15]
.sym 70875 $abc$40840$n5066
.sym 70877 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 70878 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[10]
.sym 70879 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[20]
.sym 70880 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 70885 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[21]
.sym 70888 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 70889 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 70891 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 70894 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 70896 $abc$40840$n5071
.sym 70897 $abc$40840$n5144
.sym 70902 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[20]
.sym 70907 $abc$40840$n3720
.sym 70908 $abc$40840$n4980
.sym 70909 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 70913 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[15]
.sym 70920 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[10]
.sym 70924 $abc$40840$n5066
.sym 70925 $abc$40840$n5072
.sym 70926 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 70927 $abc$40840$n5071
.sym 70928 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 70929 clk12_$glb_clk
.sym 70931 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 70932 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 70933 $abc$40840$n5084
.sym 70934 $abc$40840$n5076_1
.sym 70935 basesoc_timer0_load_storage[20]
.sym 70936 $abc$40840$n5080
.sym 70937 $abc$40840$n5100_1
.sym 70938 $abc$40840$n5104
.sym 70941 basesoc_ctrl_storage[26]
.sym 70943 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 70944 VexRiscv.CsrPlugin_mtval[31]
.sym 70945 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 70946 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 70947 VexRiscv._zz_192_
.sym 70948 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 70949 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]
.sym 70950 $abc$40840$n5454_1
.sym 70951 $abc$40840$n3720
.sym 70952 $abc$40840$n5337_1
.sym 70953 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 70954 $abc$40840$n5124_1
.sym 70955 VexRiscv._zz_200_[0]
.sym 70956 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 70957 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[10]
.sym 70959 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[9]
.sym 70960 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 70961 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 70962 $abc$40840$n6821_1
.sym 70963 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 70964 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[10]
.sym 70965 spiflash_bus_dat_r[29]
.sym 70966 $abc$40840$n3660_1
.sym 70972 $abc$40840$n5068
.sym 70973 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 70974 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[28]
.sym 70975 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[25]
.sym 70980 $abc$40840$n5068
.sym 70981 $abc$40840$n5069
.sym 70982 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 70984 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[20]
.sym 70985 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 70986 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[29]
.sym 70989 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 70990 $abc$40840$n2514
.sym 70991 spiflash_bus_dat_r[29]
.sym 70994 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[2]
.sym 70995 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 70997 spiflash_bus_dat_r[25]
.sym 70998 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 71002 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 71005 $abc$40840$n5069
.sym 71006 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 71007 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[28]
.sym 71008 $abc$40840$n5068
.sym 71011 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[25]
.sym 71012 $abc$40840$n5068
.sym 71013 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 71014 $abc$40840$n5069
.sym 71017 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[2]
.sym 71018 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 71019 $abc$40840$n5069
.sym 71020 $abc$40840$n5068
.sym 71023 $abc$40840$n5068
.sym 71024 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 71025 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 71026 $abc$40840$n5069
.sym 71030 spiflash_bus_dat_r[29]
.sym 71035 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[20]
.sym 71036 $abc$40840$n5068
.sym 71037 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 71038 $abc$40840$n5069
.sym 71041 $abc$40840$n5068
.sym 71042 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[29]
.sym 71043 $abc$40840$n5069
.sym 71044 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 71050 spiflash_bus_dat_r[25]
.sym 71051 $abc$40840$n2514
.sym 71052 clk12_$glb_clk
.sym 71053 sys_rst_$glb_sr
.sym 71054 $abc$40840$n5091_1
.sym 71055 $abc$40840$n5095
.sym 71056 $abc$40840$n5092
.sym 71057 $abc$40840$n5087
.sym 71058 $abc$40840$n5136
.sym 71059 $abc$40840$n5103_1
.sym 71060 VexRiscv.lastStageIsFiring
.sym 71061 $abc$40840$n5096
.sym 71063 $abc$40840$n5488
.sym 71065 $abc$40840$n7073
.sym 71066 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 71067 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 71068 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 71069 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[25]
.sym 71070 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 71071 count[15]
.sym 71072 $PACKER_VCC_NET
.sym 71073 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 71074 basesoc_vexriscv_ibus_adr[6]
.sym 71075 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 71076 $abc$40840$n235
.sym 71077 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 71078 VexRiscv._zz_319_
.sym 71079 $abc$40840$n5086
.sym 71080 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 71081 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 71082 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 71083 VexRiscv.lastStageIsFiring
.sym 71084 $abc$40840$n3681
.sym 71085 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 71086 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 71087 $abc$40840$n4218
.sym 71088 VexRiscv.execute_to_memory_IS_DIV
.sym 71096 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 71098 $abc$40840$n4218
.sym 71099 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 71102 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[21]
.sym 71104 $abc$40840$n5069
.sym 71105 VexRiscv._zz_255_[3]
.sym 71106 VexRiscv._zz_255_[4]
.sym 71108 VexRiscv.CsrPlugin_mepc[8]
.sym 71109 $abc$40840$n6819_1
.sym 71110 $abc$40840$n6817_1
.sym 71111 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 71112 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 71114 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 71118 $abc$40840$n5070_1
.sym 71119 $abc$40840$n5068
.sym 71120 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 71122 $abc$40840$n6821_1
.sym 71125 VexRiscv.CsrPlugin_mtvec_base[6]
.sym 71126 $abc$40840$n5067_1
.sym 71128 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 71130 VexRiscv._zz_255_[4]
.sym 71134 VexRiscv._zz_255_[3]
.sym 71136 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 71142 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 71146 $abc$40840$n5070_1
.sym 71147 $abc$40840$n5067_1
.sym 71148 VexRiscv.CsrPlugin_mtvec_base[6]
.sym 71149 VexRiscv.CsrPlugin_mepc[8]
.sym 71152 $abc$40840$n5069
.sym 71153 $abc$40840$n5068
.sym 71154 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 71155 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[21]
.sym 71160 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 71164 $abc$40840$n6821_1
.sym 71165 $abc$40840$n6819_1
.sym 71166 $abc$40840$n6817_1
.sym 71167 $abc$40840$n4218
.sym 71170 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 71174 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 71175 clk12_$glb_clk
.sym 71177 VexRiscv._zz_15_
.sym 71178 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 71179 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 71180 VexRiscv.execute_to_memory_IS_DIV
.sym 71181 $abc$40840$n4025
.sym 71182 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 71183 $abc$40840$n5088_1
.sym 71184 $abc$40840$n4026_1
.sym 71189 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 71190 VexRiscv.lastStageIsFiring
.sym 71191 basesoc_vexriscv_ibus_adr[21]
.sym 71192 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 71193 $abc$40840$n5069
.sym 71194 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[7]
.sym 71195 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 71196 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 71197 $abc$40840$n233
.sym 71198 $abc$40840$n6817_1
.sym 71199 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 71200 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 71201 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 71202 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[27]
.sym 71203 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 71204 $abc$40840$n235
.sym 71206 VexRiscv._zz_122_
.sym 71207 VexRiscv.decode_to_execute_IS_DIV
.sym 71208 $abc$40840$n3926
.sym 71209 VexRiscv.CsrPlugin_mepc[7]
.sym 71210 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 71211 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 71218 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[27]
.sym 71221 $PACKER_VCC_NET
.sym 71222 VexRiscv._zz_122_
.sym 71223 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 71225 $abc$40840$n3355
.sym 71226 $abc$40840$n5068
.sym 71227 $abc$40840$n5069
.sym 71231 $PACKER_VCC_NET
.sym 71232 VexRiscv.lastStageIsFiring
.sym 71233 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[31]
.sym 71234 VexRiscv.CsrPlugin_hadException
.sym 71235 VexRiscv._zz_29_
.sym 71237 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 71238 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 71240 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 71243 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 71248 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 71249 $abc$40840$n3660_1
.sym 71250 $nextpnr_ICESTORM_LC_18$O
.sym 71253 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 71256 $auto$alumacc.cc:474:replace_alu$4096.C[3]
.sym 71258 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 71259 $PACKER_VCC_NET
.sym 71262 $auto$alumacc.cc:474:replace_alu$4096.C[4]
.sym 71264 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 71265 $PACKER_VCC_NET
.sym 71266 $auto$alumacc.cc:474:replace_alu$4096.C[3]
.sym 71269 $PACKER_VCC_NET
.sym 71270 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 71272 $auto$alumacc.cc:474:replace_alu$4096.C[4]
.sym 71275 $abc$40840$n3660_1
.sym 71276 VexRiscv._zz_29_
.sym 71277 VexRiscv.CsrPlugin_hadException
.sym 71278 VexRiscv.lastStageIsFiring
.sym 71281 $abc$40840$n5068
.sym 71282 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[27]
.sym 71283 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 71284 $abc$40840$n5069
.sym 71288 $abc$40840$n3355
.sym 71293 $abc$40840$n5068
.sym 71294 $abc$40840$n5069
.sym 71295 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 71296 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[31]
.sym 71297 $abc$40840$n2592_$glb_ce
.sym 71298 clk12_$glb_clk
.sym 71299 VexRiscv._zz_122_
.sym 71300 $abc$40840$n6820_1
.sym 71301 VexRiscv._zz_29_
.sym 71302 $abc$40840$n9
.sym 71303 VexRiscv.IBusCachedPlugin_cache._zz_2_
.sym 71304 $abc$40840$n4218
.sym 71305 $abc$40840$n4224
.sym 71306 VexRiscv.memory_to_writeBack_MEMORY_ENABLE
.sym 71307 VexRiscv.CsrPlugin_mepc[19]
.sym 71311 basesoc_ctrl_storage[30]
.sym 71312 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 71313 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 71314 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 71315 VexRiscv.execute_to_memory_IS_DIV
.sym 71316 basesoc_vexriscv_ibus_adr[10]
.sym 71317 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 71318 VexRiscv.IBusCachedPlugin_cache._zz_10_[1]
.sym 71319 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 71320 $abc$40840$n3972
.sym 71321 $abc$40840$n3355
.sym 71322 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 71325 VexRiscv.memory_arbitration_isValid
.sym 71327 $abc$40840$n5337_1
.sym 71328 VexRiscv.CsrPlugin_mepc[2]
.sym 71329 VexRiscv._zz_41_[30]
.sym 71330 $abc$40840$n235
.sym 71331 sys_rst
.sym 71334 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 71335 VexRiscv._zz_203_
.sym 71341 VexRiscv.CsrPlugin_mtvec_base[5]
.sym 71342 VexRiscv._zz_203_
.sym 71343 $abc$40840$n2230
.sym 71344 VexRiscv.execute_to_memory_IS_DIV
.sym 71345 $abc$40840$n4980
.sym 71346 VexRiscv.CsrPlugin_mepc[2]
.sym 71347 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 71348 $abc$40840$n5070_1
.sym 71351 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 71352 VexRiscv._zz_192_
.sym 71353 VexRiscv._zz_190_
.sym 71355 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 71356 $abc$40840$n235
.sym 71359 VexRiscv.CsrPlugin_mtvec_base[0]
.sym 71361 VexRiscv.CsrPlugin_mepc[10]
.sym 71362 VexRiscv.CsrPlugin_mtvec_base[8]
.sym 71363 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 71366 VexRiscv.memory_arbitration_isValid
.sym 71367 VexRiscv.memory_MulDivIterativePlugin_div_done
.sym 71369 VexRiscv.CsrPlugin_mepc[7]
.sym 71370 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 71371 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 71372 $abc$40840$n5067_1
.sym 71375 VexRiscv.memory_MulDivIterativePlugin_div_done
.sym 71376 VexRiscv.memory_arbitration_isValid
.sym 71377 VexRiscv.execute_to_memory_IS_DIV
.sym 71380 $abc$40840$n5070_1
.sym 71381 VexRiscv.CsrPlugin_mtvec_base[0]
.sym 71382 VexRiscv.CsrPlugin_mepc[2]
.sym 71383 $abc$40840$n5067_1
.sym 71386 VexRiscv.CsrPlugin_mepc[10]
.sym 71387 VexRiscv.CsrPlugin_mtvec_base[8]
.sym 71388 $abc$40840$n5067_1
.sym 71389 $abc$40840$n5070_1
.sym 71392 VexRiscv.CsrPlugin_mepc[7]
.sym 71393 VexRiscv.CsrPlugin_mtvec_base[5]
.sym 71394 $abc$40840$n5070_1
.sym 71395 $abc$40840$n5067_1
.sym 71398 $abc$40840$n4980
.sym 71399 VexRiscv._zz_203_
.sym 71401 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 71405 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 71410 $abc$40840$n235
.sym 71411 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 71412 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 71413 VexRiscv._zz_190_
.sym 71417 VexRiscv._zz_192_
.sym 71418 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 71419 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 71420 $abc$40840$n2230
.sym 71421 clk12_$glb_clk
.sym 71422 VexRiscv.reset_$glb_sr
.sym 71425 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 71426 $abc$40840$n3926
.sym 71428 $abc$40840$n2229
.sym 71429 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 71432 basesoc_uart_phy_storage[27]
.sym 71435 VexRiscv._zz_200_[19]
.sym 71437 basesoc_dat_w[2]
.sym 71438 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 71439 $abc$40840$n2230
.sym 71440 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 71442 $abc$40840$n6820_1
.sym 71443 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 71444 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 71445 $abc$40840$n2642
.sym 71446 $abc$40840$n9
.sym 71453 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 71457 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 71466 $abc$40840$n2258
.sym 71481 basesoc_dat_w[3]
.sym 71482 basesoc_dat_w[7]
.sym 71485 basesoc_dat_w[6]
.sym 71489 basesoc_dat_w[2]
.sym 71512 basesoc_dat_w[6]
.sym 71529 basesoc_dat_w[3]
.sym 71533 basesoc_dat_w[7]
.sym 71542 basesoc_dat_w[2]
.sym 71543 $abc$40840$n2258
.sym 71544 clk12_$glb_clk
.sym 71545 sys_rst_$glb_sr
.sym 71547 VexRiscv.decode_to_execute_IS_CSR
.sym 71548 VexRiscv._zz_41_[30]
.sym 71551 VexRiscv._zz_41_[28]
.sym 71553 VexRiscv._zz_17_
.sym 71558 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 71563 serial_tx
.sym 71564 basesoc_dat_w[5]
.sym 71565 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 71566 VexRiscv.CsrPlugin_hadException
.sym 71567 VexRiscv._zz_190_
.sym 71568 $abc$40840$n5070_1
.sym 71569 $abc$40840$n235
.sym 71573 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 71577 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 71598 $abc$40840$n2624
.sym 71613 VexRiscv.execute_arbitration_isStuckByOthers
.sym 71626 VexRiscv.execute_arbitration_isStuckByOthers
.sym 71666 $abc$40840$n2624
.sym 71667 clk12_$glb_clk
.sym 71669 VexRiscv.reset
.sym 71672 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[21]
.sym 71681 $abc$40840$n233
.sym 71683 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 71685 user_btn1
.sym 71686 VexRiscv._zz_200_[4]
.sym 71687 basesoc_uart_phy_tx_reg[0]
.sym 71690 basesoc_uart_phy_rx_busy
.sym 71692 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 71711 array_muxed1[5]
.sym 71728 basesoc_uart_phy_rx_busy
.sym 71738 $abc$40840$n7073
.sym 71780 array_muxed1[5]
.sym 71785 $abc$40840$n7073
.sym 71788 basesoc_uart_phy_rx_busy
.sym 71790 clk12_$glb_clk
.sym 71791 sys_rst_$glb_sr
.sym 71801 $abc$40840$n2298
.sym 71802 VexRiscv._zz_35_[21]
.sym 71806 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 71808 $abc$40840$n2572
.sym 71811 array_muxed1[5]
.sym 71867 $PACKER_VCC_NET
.sym 71870 csrbankarray_csrbank0_leds_out0_w[4]
.sym 71879 csrbankarray_csrbank0_leds_out0_w[4]
.sym 71889 $PACKER_VCC_NET
.sym 71906 basesoc_uart_tx_fifo_level0[4]
.sym 71908 $abc$40840$n2433
.sym 71910 basesoc_uart_tx_fifo_level0[2]
.sym 71911 $abc$40840$n3783_1
.sym 71916 $abc$40840$n3993
.sym 71927 $abc$40840$n2592
.sym 71945 $abc$40840$n2285
.sym 71956 basesoc_dat_w[7]
.sym 71967 basesoc_dat_w[7]
.sym 72013 $abc$40840$n2285
.sym 72014 clk12_$glb_clk
.sym 72015 sys_rst_$glb_sr
.sym 72018 user_btn0
.sym 72031 $abc$40840$n9
.sym 72035 spiflash_bus_dat_r[5]
.sym 72037 basesoc_dat_w[4]
.sym 72038 basesoc_vexriscv_ibus_adr[0]
.sym 72041 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 72042 array_muxed1[10]
.sym 72051 array_muxed0[3]
.sym 72062 array_muxed0[5]
.sym 72068 $abc$40840$n2516
.sym 72071 array_muxed1[0]
.sym 72073 VexRiscv._zz_129_[4]
.sym 72074 user_btn0
.sym 72077 array_muxed1[15]
.sym 72078 user_btn0
.sym 72083 user_btn0
.sym 72089 $PACKER_VCC_NET
.sym 72100 spiflash_bus_dat_r[22]
.sym 72101 csrbankarray_csrbank3_bitbang_en0_w
.sym 72102 array_muxed0[4]
.sym 72107 array_muxed0[3]
.sym 72108 spiflash_bus_dat_r[20]
.sym 72110 spiflash_bus_dat_r[1]
.sym 72111 $abc$40840$n4065
.sym 72112 spiflash_bus_dat_r[21]
.sym 72117 array_muxed0[5]
.sym 72121 $abc$40840$n3895_1
.sym 72124 $abc$40840$n2516
.sym 72125 csrbankarray_csrbank3_bitbang0_w[2]
.sym 72126 $abc$40840$n3904
.sym 72128 $abc$40840$n188
.sym 72137 $abc$40840$n3904
.sym 72138 spiflash_bus_dat_r[22]
.sym 72139 array_muxed0[5]
.sym 72142 csrbankarray_csrbank3_bitbang_en0_w
.sym 72144 $abc$40840$n188
.sym 72145 csrbankarray_csrbank3_bitbang0_w[2]
.sym 72149 spiflash_bus_dat_r[21]
.sym 72150 array_muxed0[4]
.sym 72151 $abc$40840$n3904
.sym 72160 $abc$40840$n3895_1
.sym 72161 $abc$40840$n3904
.sym 72162 $abc$40840$n4065
.sym 72163 spiflash_bus_dat_r[1]
.sym 72173 $abc$40840$n3904
.sym 72174 array_muxed0[3]
.sym 72175 spiflash_bus_dat_r[20]
.sym 72176 $abc$40840$n2516
.sym 72177 clk12_$glb_clk
.sym 72178 sys_rst_$glb_sr
.sym 72189 $abc$40840$n4059
.sym 72191 spiflash_bus_dat_r[17]
.sym 72193 spiflash_bus_dat_r[2]
.sym 72194 array_muxed0[0]
.sym 72195 spiflash_bus_dat_r[23]
.sym 72196 array_muxed0[0]
.sym 72197 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 72198 spiflash_bus_dat_r[1]
.sym 72199 array_muxed0[2]
.sym 72200 basesoc_dat_w[6]
.sym 72201 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 72202 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 72204 basesoc_timer0_load_storage[23]
.sym 72205 array_muxed1[31]
.sym 72208 $abc$40840$n5939
.sym 72209 user_btn0
.sym 72211 array_muxed1[4]
.sym 72221 VexRiscv._zz_129_[0]
.sym 72224 VexRiscv._zz_170_[1]
.sym 72226 VexRiscv._zz_129_[7]
.sym 72231 VexRiscv._zz_170_[0]
.sym 72232 VexRiscv._zz_170_[1]
.sym 72234 VexRiscv._zz_129_[7]
.sym 72239 VexRiscv._zz_129_[4]
.sym 72242 $abc$40840$n5878_1
.sym 72243 VexRiscv.decode_to_execute_RS2[31]
.sym 72250 VexRiscv.decode_to_execute_RS2[15]
.sym 72256 VexRiscv._zz_129_[4]
.sym 72261 VexRiscv._zz_129_[7]
.sym 72278 VexRiscv._zz_129_[0]
.sym 72283 VexRiscv.decode_to_execute_RS2[31]
.sym 72284 $abc$40840$n5878_1
.sym 72286 VexRiscv._zz_170_[1]
.sym 72289 VexRiscv._zz_170_[0]
.sym 72290 VexRiscv.decode_to_execute_RS2[15]
.sym 72291 VexRiscv._zz_129_[7]
.sym 72292 VexRiscv._zz_170_[1]
.sym 72295 VexRiscv.decode_to_execute_RS2[15]
.sym 72296 VexRiscv._zz_170_[0]
.sym 72297 VexRiscv._zz_129_[7]
.sym 72298 VexRiscv._zz_170_[1]
.sym 72299 $abc$40840$n8283_$glb_ce
.sym 72300 clk12_$glb_clk
.sym 72312 $abc$40840$n3812
.sym 72313 basesoc_uart_tx_fifo_level0[3]
.sym 72315 VexRiscv._zz_129_[0]
.sym 72316 spram_wren0
.sym 72317 array_muxed1[13]
.sym 72318 array_muxed1[7]
.sym 72319 VexRiscv._zz_170_[0]
.sym 72320 basesoc_dat_w[4]
.sym 72322 csrbankarray_csrbank3_bitbang_en0_w
.sym 72323 array_muxed0[13]
.sym 72324 basesoc_ctrl_reset_reset_r
.sym 72325 user_btn2
.sym 72326 $abc$40840$n11
.sym 72330 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 72331 $abc$40840$n102
.sym 72333 array_muxed0[3]
.sym 72334 array_muxed0[10]
.sym 72336 VexRiscv.decode_to_execute_RS2[15]
.sym 72337 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 72345 basesoc_dat_w[5]
.sym 72352 basesoc_dat_w[7]
.sym 72364 basesoc_timer0_value_status[6]
.sym 72366 $abc$40840$n5949
.sym 72370 $abc$40840$n2433
.sym 72378 basesoc_dat_w[5]
.sym 72394 $abc$40840$n5949
.sym 72396 basesoc_timer0_value_status[6]
.sym 72414 basesoc_dat_w[7]
.sym 72422 $abc$40840$n2433
.sym 72423 clk12_$glb_clk
.sym 72424 sys_rst_$glb_sr
.sym 72435 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]
.sym 72436 basesoc_timer0_load_storage[20]
.sym 72437 basesoc_ctrl_storage[0]
.sym 72438 slave_sel_r[1]
.sym 72439 $abc$40840$n6452_1
.sym 72441 grant
.sym 72442 basesoc_vexriscv_ibus_adr[1]
.sym 72443 $abc$40840$n3615
.sym 72444 basesoc_timer0_en_storage
.sym 72445 $abc$40840$n2252
.sym 72446 $abc$40840$n2254
.sym 72447 basesoc_dat_w[3]
.sym 72448 user_btn2
.sym 72449 $abc$40840$n3758
.sym 72450 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 72451 VexRiscv._zz_129_[4]
.sym 72453 csrbankarray_csrbank3_bitbang0_w[0]
.sym 72455 $abc$40840$n110
.sym 72457 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[26]
.sym 72459 basesoc_timer0_eventmanager_status_w
.sym 72460 sys_rst
.sym 72466 basesoc_timer0_eventmanager_status_w
.sym 72467 sys_rst
.sym 72468 $abc$40840$n2254
.sym 72470 basesoc_timer0_value_status[2]
.sym 72471 $abc$40840$n7
.sym 72473 $abc$40840$n5949
.sym 72474 basesoc_timer0_reload_storage[5]
.sym 72476 basesoc_timer0_value_status[10]
.sym 72480 $abc$40840$n6851
.sym 72482 $abc$40840$n9
.sym 72486 $abc$40840$n11
.sym 72488 $abc$40840$n3818
.sym 72490 $abc$40840$n3812
.sym 72491 $abc$40840$n5
.sym 72497 $abc$40840$n5948
.sym 72499 $abc$40840$n5
.sym 72507 $abc$40840$n7
.sym 72517 $abc$40840$n6851
.sym 72518 basesoc_timer0_eventmanager_status_w
.sym 72519 basesoc_timer0_reload_storage[5]
.sym 72524 sys_rst
.sym 72525 $abc$40840$n3818
.sym 72526 $abc$40840$n3812
.sym 72532 $abc$40840$n9
.sym 72535 basesoc_timer0_value_status[2]
.sym 72536 $abc$40840$n5949
.sym 72537 $abc$40840$n5948
.sym 72538 basesoc_timer0_value_status[10]
.sym 72544 $abc$40840$n11
.sym 72545 $abc$40840$n2254
.sym 72546 clk12_$glb_clk
.sym 72559 VexRiscv._zz_194_[4]
.sym 72560 basesoc_timer0_value[6]
.sym 72561 basesoc_timer0_load_storage[2]
.sym 72562 $abc$40840$n2254
.sym 72563 VexRiscv._zz_194_[24]
.sym 72564 basesoc_timer0_value_status[10]
.sym 72567 basesoc_timer0_value[7]
.sym 72568 $abc$40840$n3895_1
.sym 72569 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 72570 $abc$40840$n2433
.sym 72571 basesoc_timer0_load_storage[6]
.sym 72572 array_muxed0[10]
.sym 72573 VexRiscv._zz_253_[1]
.sym 72575 $abc$40840$n3710
.sym 72576 user_btn0
.sym 72577 $abc$40840$n2433
.sym 72578 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 72579 basesoc_ctrl_storage[11]
.sym 72580 VexRiscv._zz_79_[16]
.sym 72583 VexRiscv._zz_79_[5]
.sym 72595 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 72597 $abc$40840$n6866
.sym 72602 basesoc_vexriscv_ibus_adr[10]
.sym 72605 grant
.sym 72608 basesoc_vexriscv_dbus_adr[10]
.sym 72610 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 72611 $abc$40840$n6842
.sym 72614 basesoc_timer0_reload_storage[10]
.sym 72617 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[26]
.sym 72618 basesoc_timer0_reload_storage[2]
.sym 72619 basesoc_timer0_eventmanager_status_w
.sym 72629 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 72635 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[26]
.sym 72642 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 72646 basesoc_vexriscv_ibus_adr[10]
.sym 72648 grant
.sym 72649 basesoc_vexriscv_dbus_adr[10]
.sym 72653 $abc$40840$n6842
.sym 72654 basesoc_timer0_eventmanager_status_w
.sym 72655 basesoc_timer0_reload_storage[2]
.sym 72664 basesoc_timer0_eventmanager_status_w
.sym 72665 basesoc_timer0_reload_storage[10]
.sym 72666 $abc$40840$n6866
.sym 72668 $abc$40840$n8283_$glb_ce
.sym 72669 clk12_$glb_clk
.sym 72681 $abc$40840$n7015
.sym 72682 $abc$40840$n2592
.sym 72684 $abc$40840$n5948
.sym 72685 $abc$40840$n6160_1
.sym 72686 basesoc_timer0_value[17]
.sym 72687 $abc$40840$n5949
.sym 72688 $abc$40840$n3904
.sym 72689 basesoc_timer0_value[3]
.sym 72690 basesoc_dat_w[7]
.sym 72691 basesoc_timer0_load_storage[22]
.sym 72692 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 72693 basesoc_timer0_value_status[13]
.sym 72694 basesoc_timer0_load_storage[1]
.sym 72695 csrbankarray_csrbank3_bitbang0_w[1]
.sym 72697 basesoc_timer0_load_storage[23]
.sym 72698 $abc$40840$n5892_1
.sym 72699 basesoc_timer0_value[10]
.sym 72702 $abc$40840$n4667
.sym 72703 basesoc_ctrl_reset_reset_r
.sym 72704 basesoc_timer0_reload_storage[2]
.sym 72705 VexRiscv._zz_79_[31]
.sym 72706 user_btn0
.sym 72712 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 72713 basesoc_vexriscv_dbus_adr[21]
.sym 72714 basesoc_ctrl_reset_reset_r
.sym 72715 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 72717 basesoc_vexriscv_ibus_adr[21]
.sym 72718 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 72719 $abc$40840$n6176_1
.sym 72720 $abc$40840$n6710_1
.sym 72721 $abc$40840$n3758
.sym 72722 $abc$40840$n5892_1
.sym 72724 basesoc_we
.sym 72725 $abc$40840$n5893_1
.sym 72727 basesoc_timer0_load_storage[10]
.sym 72728 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 72729 $abc$40840$n3812
.sym 72731 basesoc_timer0_en_storage
.sym 72732 $abc$40840$n4373_1
.sym 72735 $abc$40840$n3710
.sym 72736 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 72737 sys_rst
.sym 72738 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 72740 $abc$40840$n4474_1
.sym 72741 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[5]
.sym 72742 $abc$40840$n3851
.sym 72743 grant
.sym 72745 $abc$40840$n5893_1
.sym 72746 $abc$40840$n5892_1
.sym 72747 $abc$40840$n3758
.sym 72751 basesoc_we
.sym 72752 sys_rst
.sym 72753 $abc$40840$n3710
.sym 72754 $abc$40840$n3758
.sym 72757 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 72758 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 72759 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 72760 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 72763 $abc$40840$n6710_1
.sym 72764 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[5]
.sym 72765 $abc$40840$n4474_1
.sym 72766 $abc$40840$n4373_1
.sym 72769 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 72770 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 72771 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 72772 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 72775 basesoc_vexriscv_dbus_adr[21]
.sym 72776 grant
.sym 72777 basesoc_vexriscv_ibus_adr[21]
.sym 72782 $abc$40840$n6176_1
.sym 72783 basesoc_timer0_load_storage[10]
.sym 72784 basesoc_timer0_en_storage
.sym 72787 $abc$40840$n3812
.sym 72788 basesoc_ctrl_reset_reset_r
.sym 72789 $abc$40840$n3851
.sym 72790 sys_rst
.sym 72792 clk12_$glb_clk
.sym 72793 sys_rst_$glb_sr
.sym 72804 basesoc_uart_phy_storage[9]
.sym 72805 $abc$40840$n7013
.sym 72806 csrbankarray_interface6_bank_bus_dat_r[1]
.sym 72808 slave_sel[1]
.sym 72809 $abc$40840$n2506
.sym 72810 $abc$40840$n2287
.sym 72811 VexRiscv._zz_79_[11]
.sym 72812 $abc$40840$n4451_1
.sym 72814 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[26]
.sym 72815 basesoc_timer0_load_storage[10]
.sym 72816 $abc$40840$n6710_1
.sym 72817 basesoc_timer0_load_storage[9]
.sym 72818 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 72819 $abc$40840$n102
.sym 72820 VexRiscv._zz_52_
.sym 72821 VexRiscv._zz_79_[22]
.sym 72822 VexRiscv._zz_79_[1]
.sym 72823 basesoc_uart_tx_fifo_level0[1]
.sym 72824 $PACKER_VCC_NET
.sym 72825 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 72827 $PACKER_VCC_NET
.sym 72828 array_muxed0[8]
.sym 72829 VexRiscv._zz_79_[29]
.sym 72836 $abc$40840$n124
.sym 72837 $abc$40840$n144
.sym 72838 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 72843 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 72844 basesoc_uart_phy_storage[17]
.sym 72845 $abc$40840$n144
.sym 72847 basesoc_adr[1]
.sym 72851 $abc$40840$n5
.sym 72852 basesoc_uart_tx_fifo_level0[4]
.sym 72853 $abc$40840$n2287
.sym 72855 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[16]
.sym 72856 VexRiscv._zz_253_[1]
.sym 72857 basesoc_adr[0]
.sym 72859 $abc$40840$n4669
.sym 72861 $abc$40840$n4373_1
.sym 72862 $abc$40840$n4667
.sym 72863 $abc$40840$n3783_1
.sym 72865 basesoc_uart_phy_storage[9]
.sym 72869 VexRiscv._zz_253_[1]
.sym 72871 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 72874 $abc$40840$n3783_1
.sym 72876 basesoc_uart_tx_fifo_level0[4]
.sym 72882 $abc$40840$n5
.sym 72888 $abc$40840$n144
.sym 72892 $abc$40840$n4667
.sym 72893 $abc$40840$n4373_1
.sym 72894 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[16]
.sym 72895 $abc$40840$n4669
.sym 72898 basesoc_adr[1]
.sym 72899 $abc$40840$n144
.sym 72900 basesoc_uart_phy_storage[9]
.sym 72901 basesoc_adr[0]
.sym 72905 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 72907 VexRiscv._zz_253_[1]
.sym 72910 basesoc_adr[1]
.sym 72911 basesoc_adr[0]
.sym 72912 $abc$40840$n124
.sym 72913 basesoc_uart_phy_storage[17]
.sym 72914 $abc$40840$n2287
.sym 72915 clk12_$glb_clk
.sym 72917 VexRiscv._zz_215_[31]
.sym 72918 VexRiscv._zz_215_[30]
.sym 72919 VexRiscv._zz_215_[29]
.sym 72920 VexRiscv._zz_215_[28]
.sym 72921 VexRiscv._zz_215_[27]
.sym 72922 VexRiscv._zz_215_[26]
.sym 72923 VexRiscv._zz_215_[25]
.sym 72924 VexRiscv._zz_215_[24]
.sym 72927 basesoc_uart_tx_fifo_level0[4]
.sym 72929 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[28]
.sym 72930 basesoc_timer0_load_storage[18]
.sym 72931 basesoc_timer0_load_storage[18]
.sym 72932 $abc$40840$n2433
.sym 72935 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 72937 VexRiscv._zz_163_[5]
.sym 72940 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[7]
.sym 72941 $abc$40840$n4060_1
.sym 72943 basesoc_adr[0]
.sym 72944 csrbankarray_csrbank3_bitbang0_w[0]
.sym 72945 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 72946 VexRiscv._zz_79_[16]
.sym 72947 $abc$40840$n110
.sym 72948 $abc$40840$n2242
.sym 72949 $abc$40840$n4060_1
.sym 72950 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 72951 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 72952 VexRiscv._zz_215_[30]
.sym 72959 basesoc_uart_tx_fifo_wrport_we
.sym 72962 basesoc_uart_tx_fifo_level0[0]
.sym 72964 $abc$40840$n4734_1
.sym 72965 $abc$40840$n4373_1
.sym 72967 $abc$40840$n4667
.sym 72969 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[22]
.sym 72972 $abc$40840$n4766_1
.sym 72973 $abc$40840$n4373_1
.sym 72975 $abc$40840$n4667
.sym 72976 $abc$40840$n7015
.sym 72977 $abc$40840$n7016
.sym 72979 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[20]
.sym 72980 basesoc_uart_tx_fifo_level0[4]
.sym 72983 basesoc_uart_tx_fifo_level0[1]
.sym 72984 basesoc_uart_tx_fifo_level0[2]
.sym 72985 $abc$40840$n2381
.sym 72988 basesoc_uart_tx_fifo_level0[3]
.sym 72990 $nextpnr_ICESTORM_LC_15$O
.sym 72993 basesoc_uart_tx_fifo_level0[0]
.sym 72996 $auto$alumacc.cc:474:replace_alu$4084.C[2]
.sym 72998 basesoc_uart_tx_fifo_level0[1]
.sym 73002 $auto$alumacc.cc:474:replace_alu$4084.C[3]
.sym 73004 basesoc_uart_tx_fifo_level0[2]
.sym 73006 $auto$alumacc.cc:474:replace_alu$4084.C[2]
.sym 73008 $auto$alumacc.cc:474:replace_alu$4084.C[4]
.sym 73011 basesoc_uart_tx_fifo_level0[3]
.sym 73012 $auto$alumacc.cc:474:replace_alu$4084.C[3]
.sym 73017 basesoc_uart_tx_fifo_level0[4]
.sym 73018 $auto$alumacc.cc:474:replace_alu$4084.C[4]
.sym 73021 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[20]
.sym 73022 $abc$40840$n4734_1
.sym 73023 $abc$40840$n4667
.sym 73024 $abc$40840$n4373_1
.sym 73028 basesoc_uart_tx_fifo_wrport_we
.sym 73029 $abc$40840$n7015
.sym 73030 $abc$40840$n7016
.sym 73033 $abc$40840$n4373_1
.sym 73034 $abc$40840$n4667
.sym 73035 $abc$40840$n4766_1
.sym 73036 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[22]
.sym 73037 $abc$40840$n2381
.sym 73038 clk12_$glb_clk
.sym 73039 sys_rst_$glb_sr
.sym 73040 VexRiscv._zz_215_[23]
.sym 73041 VexRiscv._zz_215_[22]
.sym 73042 VexRiscv._zz_215_[21]
.sym 73043 VexRiscv._zz_215_[20]
.sym 73044 VexRiscv._zz_215_[19]
.sym 73045 VexRiscv._zz_215_[18]
.sym 73046 VexRiscv._zz_215_[17]
.sym 73047 VexRiscv._zz_215_[16]
.sym 73048 $abc$40840$n7019
.sym 73049 VexRiscv._zz_215_[26]
.sym 73050 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 73051 $abc$40840$n7019
.sym 73052 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 73053 VexRiscv._zz_215_[25]
.sym 73054 basesoc_uart_phy_storage[0]
.sym 73056 VexRiscv._zz_194_[24]
.sym 73057 VexRiscv._zz_79_[26]
.sym 73058 basesoc_uart_tx_fifo_level0[0]
.sym 73059 VexRiscv._zz_215_[31]
.sym 73060 VexRiscv._zz_79_[28]
.sym 73061 basesoc_uart_phy_tx_busy
.sym 73062 basesoc_uart_phy_storage[5]
.sym 73063 $abc$40840$n4667
.sym 73064 user_btn0
.sym 73065 VexRiscv._zz_79_[16]
.sym 73066 VexRiscv._zz_253_[1]
.sym 73067 VexRiscv._zz_79_[17]
.sym 73068 $abc$40840$n4667
.sym 73069 $abc$40840$n2433
.sym 73070 VexRiscv._zz_79_[27]
.sym 73071 VexRiscv._zz_79_[20]
.sym 73072 basesoc_ctrl_storage[11]
.sym 73073 VexRiscv._zz_79_[15]
.sym 73074 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 73075 VexRiscv._zz_79_[5]
.sym 73081 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 73084 basesoc_dat_w[7]
.sym 73086 basesoc_uart_tx_fifo_level0[0]
.sym 73087 basesoc_uart_tx_fifo_level0[3]
.sym 73088 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 73092 $abc$40840$n2435
.sym 73093 basesoc_uart_tx_fifo_level0[1]
.sym 73095 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 73096 basesoc_dat_w[1]
.sym 73097 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 73101 $abc$40840$n3993
.sym 73102 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 73104 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 73105 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 73106 basesoc_uart_tx_fifo_level0[2]
.sym 73108 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 73111 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 73112 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 73114 basesoc_uart_tx_fifo_level0[3]
.sym 73115 basesoc_uart_tx_fifo_level0[1]
.sym 73116 basesoc_uart_tx_fifo_level0[2]
.sym 73117 basesoc_uart_tx_fifo_level0[0]
.sym 73120 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 73121 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 73123 $abc$40840$n3993
.sym 73129 basesoc_dat_w[7]
.sym 73135 basesoc_dat_w[1]
.sym 73138 $abc$40840$n3993
.sym 73140 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 73141 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 73144 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 73145 $abc$40840$n3993
.sym 73146 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 73150 $abc$40840$n3993
.sym 73152 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 73153 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 73156 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 73157 $abc$40840$n3993
.sym 73159 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 73160 $abc$40840$n2435
.sym 73161 clk12_$glb_clk
.sym 73162 sys_rst_$glb_sr
.sym 73163 VexRiscv._zz_215_[15]
.sym 73164 VexRiscv._zz_215_[14]
.sym 73165 VexRiscv._zz_215_[13]
.sym 73166 VexRiscv._zz_215_[12]
.sym 73167 VexRiscv._zz_215_[11]
.sym 73168 VexRiscv._zz_215_[10]
.sym 73169 VexRiscv._zz_215_[9]
.sym 73170 VexRiscv._zz_215_[8]
.sym 73173 basesoc_uart_tx_fifo_level0[2]
.sym 73174 VexRiscv._zz_194_[13]
.sym 73175 $abc$40840$n3783_1
.sym 73176 VexRiscv._zz_50_[11]
.sym 73177 $abc$40840$n4827_1
.sym 73179 VexRiscv._zz_129_[7]
.sym 73180 VexRiscv._zz_199_[23]
.sym 73181 $abc$40840$n4378
.sym 73182 VexRiscv._zz_79_[18]
.sym 73183 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 73184 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 73185 $abc$40840$n4373_1
.sym 73186 $abc$40840$n4373_1
.sym 73187 csrbankarray_csrbank3_bitbang0_w[1]
.sym 73188 VexRiscv._zz_215_[11]
.sym 73189 VexRiscv._zz_79_[24]
.sym 73190 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 73191 VexRiscv._zz_214_[5]
.sym 73192 VexRiscv._zz_79_[30]
.sym 73193 VexRiscv._zz_79_[2]
.sym 73194 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 73195 $abc$40840$n4983_1
.sym 73196 basesoc_dat_w[2]
.sym 73197 VexRiscv._zz_79_[31]
.sym 73198 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 73205 VexRiscv._zz_79_[11]
.sym 73206 $abc$40840$n4983_1
.sym 73207 basesoc_uart_phy_tx_busy
.sym 73209 VexRiscv._zz_214_[5]
.sym 73210 $abc$40840$n7142
.sym 73212 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31]
.sym 73213 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 73215 VexRiscv._zz_163_[5]
.sym 73219 $abc$40840$n4373_1
.sym 73221 $abc$40840$n7039
.sym 73222 $abc$40840$n6782_1
.sym 73223 basesoc_uart_phy_rx_busy
.sym 73224 $abc$40840$n7045
.sym 73225 $abc$40840$n6779
.sym 73226 VexRiscv._zz_253_[1]
.sym 73228 $abc$40840$n4667
.sym 73229 $abc$40840$n4365
.sym 73230 VexRiscv._zz_215_[5]
.sym 73231 $abc$40840$n4912
.sym 73238 basesoc_uart_phy_tx_busy
.sym 73239 $abc$40840$n7142
.sym 73243 $abc$40840$n4667
.sym 73244 $abc$40840$n4373_1
.sym 73245 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31]
.sym 73246 $abc$40840$n4912
.sym 73250 $abc$40840$n7039
.sym 73252 basesoc_uart_phy_rx_busy
.sym 73256 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 73258 VexRiscv._zz_253_[1]
.sym 73261 VexRiscv._zz_163_[5]
.sym 73262 VexRiscv._zz_215_[5]
.sym 73263 $abc$40840$n4365
.sym 73267 VexRiscv._zz_79_[11]
.sym 73268 $abc$40840$n4983_1
.sym 73269 $abc$40840$n6779
.sym 73274 basesoc_uart_phy_rx_busy
.sym 73275 $abc$40840$n7045
.sym 73280 $abc$40840$n6782_1
.sym 73281 VexRiscv._zz_214_[5]
.sym 73282 VexRiscv._zz_163_[5]
.sym 73284 clk12_$glb_clk
.sym 73285 sys_rst_$glb_sr
.sym 73286 VexRiscv._zz_215_[7]
.sym 73287 VexRiscv._zz_215_[6]
.sym 73288 VexRiscv._zz_215_[5]
.sym 73289 VexRiscv._zz_215_[4]
.sym 73290 VexRiscv._zz_215_[3]
.sym 73291 VexRiscv._zz_215_[2]
.sym 73292 VexRiscv._zz_215_[1]
.sym 73293 VexRiscv._zz_215_[0]
.sym 73294 $abc$40840$n4962
.sym 73296 basesoc_uart_tx_fifo_produce[3]
.sym 73299 VexRiscv._zz_215_[9]
.sym 73300 VexRiscv._zz_35_[28]
.sym 73301 basesoc_uart_phy_tx_busy
.sym 73302 $abc$40840$n7847
.sym 73303 VexRiscv._zz_215_[8]
.sym 73304 VexRiscv._zz_79_[14]
.sym 73305 basesoc_vexriscv_ibus_adr[5]
.sym 73307 VexRiscv.decode_to_execute_RS2[11]
.sym 73308 $abc$40840$n5053
.sym 73309 VexRiscv._zz_79_[11]
.sym 73310 $PACKER_VCC_NET
.sym 73311 VexRiscv._zz_52_
.sym 73312 VexRiscv._zz_79_[29]
.sym 73313 VexRiscv._zz_214_[22]
.sym 73314 VexRiscv._zz_79_[22]
.sym 73315 $PACKER_VCC_NET
.sym 73316 $PACKER_VCC_NET
.sym 73317 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 73318 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 73319 VexRiscv._zz_79_[1]
.sym 73320 VexRiscv._zz_50_[10]
.sym 73329 $abc$40840$n7041
.sym 73333 $abc$40840$n7049
.sym 73339 basesoc_uart_phy_tx_busy
.sym 73340 $abc$40840$n7047
.sym 73342 $abc$40840$n7051
.sym 73343 $abc$40840$n7148
.sym 73346 $abc$40840$n7059
.sym 73350 $abc$40840$n7067
.sym 73356 $abc$40840$n7063
.sym 73357 basesoc_uart_phy_rx_busy
.sym 73361 basesoc_uart_phy_rx_busy
.sym 73362 $abc$40840$n7041
.sym 73367 $abc$40840$n7049
.sym 73368 basesoc_uart_phy_rx_busy
.sym 73373 basesoc_uart_phy_rx_busy
.sym 73375 $abc$40840$n7067
.sym 73378 basesoc_uart_phy_tx_busy
.sym 73379 $abc$40840$n7148
.sym 73385 basesoc_uart_phy_rx_busy
.sym 73386 $abc$40840$n7051
.sym 73392 basesoc_uart_phy_rx_busy
.sym 73393 $abc$40840$n7063
.sym 73397 basesoc_uart_phy_rx_busy
.sym 73398 $abc$40840$n7047
.sym 73402 $abc$40840$n7059
.sym 73404 basesoc_uart_phy_rx_busy
.sym 73407 clk12_$glb_clk
.sym 73408 sys_rst_$glb_sr
.sym 73409 VexRiscv._zz_214_[31]
.sym 73410 VexRiscv._zz_214_[30]
.sym 73411 VexRiscv._zz_214_[29]
.sym 73412 VexRiscv._zz_214_[28]
.sym 73413 VexRiscv._zz_214_[27]
.sym 73414 VexRiscv._zz_214_[26]
.sym 73415 VexRiscv._zz_214_[25]
.sym 73416 VexRiscv._zz_214_[24]
.sym 73420 $abc$40840$n3993
.sym 73421 $abc$40840$n5034_1
.sym 73424 $abc$40840$n5010
.sym 73425 VexRiscv._zz_50_[9]
.sym 73426 VexRiscv.lastStagePc[21]
.sym 73427 VexRiscv._zz_35_[23]
.sym 73428 VexRiscv._zz_215_[7]
.sym 73429 $abc$40840$n4938_1
.sym 73430 VexRiscv.lastStagePc[24]
.sym 73432 $abc$40840$n4938_1
.sym 73433 $abc$40840$n4060_1
.sym 73435 VexRiscv._zz_215_[4]
.sym 73436 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 73437 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 73438 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 73439 $abc$40840$n110
.sym 73440 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 73441 $abc$40840$n2508
.sym 73442 VexRiscv._zz_214_[31]
.sym 73443 csrbankarray_csrbank3_bitbang0_w[0]
.sym 73444 basesoc_uart_tx_fifo_wrport_we
.sym 73450 $abc$40840$n4365
.sym 73452 $abc$40840$n2508
.sym 73453 basesoc_dat_w[1]
.sym 73454 $abc$40840$n136
.sym 73457 $abc$40840$n7847
.sym 73458 VexRiscv._zz_215_[11]
.sym 73461 $abc$40840$n4374
.sym 73465 $abc$40840$n4594_1
.sym 73466 basesoc_dat_w[2]
.sym 73467 grant
.sym 73469 $abc$40840$n6782_1
.sym 73471 VexRiscv._zz_79_[11]
.sym 73472 basesoc_vexriscv_dbus_adr[20]
.sym 73475 VexRiscv._zz_214_[11]
.sym 73478 basesoc_vexriscv_ibus_adr[20]
.sym 73480 VexRiscv._zz_163_[11]
.sym 73486 basesoc_dat_w[1]
.sym 73489 basesoc_vexriscv_ibus_adr[20]
.sym 73491 grant
.sym 73492 basesoc_vexriscv_dbus_adr[20]
.sym 73495 $abc$40840$n4374
.sym 73496 VexRiscv._zz_79_[11]
.sym 73497 $abc$40840$n4594_1
.sym 73504 $abc$40840$n136
.sym 73508 VexRiscv._zz_163_[11]
.sym 73509 VexRiscv._zz_214_[11]
.sym 73510 $abc$40840$n6782_1
.sym 73514 basesoc_dat_w[2]
.sym 73522 $abc$40840$n7847
.sym 73525 VexRiscv._zz_215_[11]
.sym 73526 $abc$40840$n4365
.sym 73527 VexRiscv._zz_163_[11]
.sym 73529 $abc$40840$n2508
.sym 73530 clk12_$glb_clk
.sym 73531 sys_rst_$glb_sr
.sym 73532 VexRiscv._zz_214_[23]
.sym 73533 VexRiscv._zz_214_[22]
.sym 73534 VexRiscv._zz_214_[21]
.sym 73535 VexRiscv._zz_214_[20]
.sym 73536 VexRiscv._zz_214_[19]
.sym 73537 VexRiscv._zz_214_[18]
.sym 73538 VexRiscv._zz_214_[17]
.sym 73539 VexRiscv._zz_214_[16]
.sym 73543 $abc$40840$n9
.sym 73544 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 73546 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 73547 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 73548 VexRiscv._zz_79_[28]
.sym 73549 $abc$40840$n4374
.sym 73550 $abc$40840$n4593_1
.sym 73551 VexRiscv._zz_194_[24]
.sym 73552 $abc$40840$n233
.sym 73553 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 73554 $abc$40840$n4365
.sym 73555 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 73556 VexRiscv._zz_79_[15]
.sym 73557 $abc$40840$n2508
.sym 73558 VexRiscv._zz_79_[16]
.sym 73559 VexRiscv._zz_79_[20]
.sym 73560 basesoc_ctrl_storage[11]
.sym 73561 VexRiscv._zz_79_[27]
.sym 73562 $abc$40840$n2433
.sym 73563 VexRiscv._zz_79_[17]
.sym 73564 basesoc_vexriscv_ibus_adr[20]
.sym 73565 VexRiscv._zz_52_
.sym 73566 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 73567 VexRiscv._zz_79_[5]
.sym 73575 $abc$40840$n2283
.sym 73576 basesoc_dat_w[7]
.sym 73578 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 73579 basesoc_dat_w[1]
.sym 73581 basesoc_uart_tx_fifo_do_read
.sym 73582 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 73583 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 73587 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 73588 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 73592 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 73593 $abc$40840$n3993
.sym 73594 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 73597 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 73598 sys_rst
.sym 73600 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 73602 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 73604 basesoc_uart_tx_fifo_wrport_we
.sym 73606 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 73607 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 73608 $abc$40840$n3993
.sym 73614 basesoc_dat_w[7]
.sym 73618 $abc$40840$n3993
.sym 73619 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 73620 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 73625 $abc$40840$n3993
.sym 73626 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 73627 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 73631 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 73632 $abc$40840$n3993
.sym 73633 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 73637 basesoc_dat_w[1]
.sym 73642 $abc$40840$n3993
.sym 73644 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 73645 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 73649 sys_rst
.sym 73650 basesoc_uart_tx_fifo_do_read
.sym 73651 basesoc_uart_tx_fifo_wrport_we
.sym 73652 $abc$40840$n2283
.sym 73653 clk12_$glb_clk
.sym 73654 sys_rst_$glb_sr
.sym 73655 VexRiscv._zz_214_[15]
.sym 73656 VexRiscv._zz_214_[14]
.sym 73657 VexRiscv._zz_214_[13]
.sym 73658 VexRiscv._zz_214_[12]
.sym 73659 VexRiscv._zz_214_[11]
.sym 73660 VexRiscv._zz_214_[10]
.sym 73661 VexRiscv._zz_214_[9]
.sym 73662 VexRiscv._zz_214_[8]
.sym 73665 $abc$40840$n2461
.sym 73667 $abc$40840$n6779
.sym 73668 basesoc_vexriscv_dbus_adr[16]
.sym 73670 $abc$40840$n7847
.sym 73671 VexRiscv._zz_79_[18]
.sym 73673 $abc$40840$n4378
.sym 73675 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 73676 VexRiscv._zz_52_
.sym 73677 basesoc_vexriscv_dbus_adr[28]
.sym 73678 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 73679 VexRiscv._zz_199_[23]
.sym 73680 VexRiscv._zz_79_[2]
.sym 73681 VexRiscv._zz_160_
.sym 73682 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 73683 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 73684 sys_rst
.sym 73685 $abc$40840$n4379_1
.sym 73686 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 73687 VexRiscv._zz_214_[5]
.sym 73688 basesoc_we
.sym 73689 VexRiscv._zz_50_[9]
.sym 73690 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 73697 $PACKER_VCC_NET
.sym 73699 basesoc_we
.sym 73700 sys_rst
.sym 73701 $abc$40840$n3892_1
.sym 73702 basesoc_uart_tx_fifo_level0[1]
.sym 73703 basesoc_uart_tx_fifo_level0[2]
.sym 73705 $PACKER_VCC_NET
.sym 73706 $abc$40840$n7012
.sym 73707 $abc$40840$n2381
.sym 73708 $abc$40840$n7018
.sym 73709 $abc$40840$n3710
.sym 73712 $abc$40840$n7013
.sym 73714 basesoc_uart_tx_fifo_wrport_we
.sym 73717 basesoc_uart_tx_fifo_level0[4]
.sym 73720 basesoc_uart_tx_fifo_level0[3]
.sym 73722 basesoc_uart_tx_fifo_level0[0]
.sym 73724 $abc$40840$n7019
.sym 73728 $nextpnr_ICESTORM_LC_4$O
.sym 73730 basesoc_uart_tx_fifo_level0[0]
.sym 73734 $auto$alumacc.cc:474:replace_alu$4024.C[2]
.sym 73736 basesoc_uart_tx_fifo_level0[1]
.sym 73737 $PACKER_VCC_NET
.sym 73740 $auto$alumacc.cc:474:replace_alu$4024.C[3]
.sym 73742 basesoc_uart_tx_fifo_level0[2]
.sym 73743 $PACKER_VCC_NET
.sym 73744 $auto$alumacc.cc:474:replace_alu$4024.C[2]
.sym 73746 $auto$alumacc.cc:474:replace_alu$4024.C[4]
.sym 73748 $PACKER_VCC_NET
.sym 73749 basesoc_uart_tx_fifo_level0[3]
.sym 73750 $auto$alumacc.cc:474:replace_alu$4024.C[3]
.sym 73753 $PACKER_VCC_NET
.sym 73754 basesoc_uart_tx_fifo_level0[4]
.sym 73756 $auto$alumacc.cc:474:replace_alu$4024.C[4]
.sym 73759 $abc$40840$n7018
.sym 73761 $abc$40840$n7019
.sym 73762 basesoc_uart_tx_fifo_wrport_we
.sym 73765 $abc$40840$n3710
.sym 73766 $abc$40840$n3892_1
.sym 73767 sys_rst
.sym 73768 basesoc_we
.sym 73772 $abc$40840$n7013
.sym 73773 $abc$40840$n7012
.sym 73774 basesoc_uart_tx_fifo_wrport_we
.sym 73775 $abc$40840$n2381
.sym 73776 clk12_$glb_clk
.sym 73777 sys_rst_$glb_sr
.sym 73778 VexRiscv._zz_214_[7]
.sym 73779 VexRiscv._zz_214_[6]
.sym 73780 VexRiscv._zz_214_[5]
.sym 73781 VexRiscv._zz_214_[4]
.sym 73782 VexRiscv._zz_214_[3]
.sym 73783 VexRiscv._zz_214_[2]
.sym 73784 VexRiscv._zz_214_[1]
.sym 73785 VexRiscv._zz_214_[0]
.sym 73788 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 73789 basesoc_uart_phy_storage[19]
.sym 73791 VexRiscv._zz_214_[9]
.sym 73792 $abc$40840$n2431
.sym 73793 VexRiscv._zz_79_[11]
.sym 73794 $abc$40840$n7847
.sym 73795 basesoc_timer0_load_storage[9]
.sym 73796 $abc$40840$n4419
.sym 73797 $abc$40840$n4950
.sym 73798 $abc$40840$n4437
.sym 73799 $PACKER_VCC_NET
.sym 73800 VexRiscv._zz_79_[14]
.sym 73801 $PACKER_VCC_NET
.sym 73802 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 73803 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 73804 VexRiscv._zz_52_
.sym 73805 basesoc_vexriscv_ibus_adr[7]
.sym 73806 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 73807 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 73808 VexRiscv._zz_79_[1]
.sym 73809 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 73810 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 73811 basesoc_vexriscv_ibus_adr[5]
.sym 73812 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 73813 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 73820 $abc$40840$n7069
.sym 73822 $abc$40840$n7071
.sym 73826 $abc$40840$n7075
.sym 73834 $abc$40840$n7083
.sym 73836 $abc$40840$n7087
.sym 73837 $abc$40840$n7089
.sym 73843 $abc$40840$n7085
.sym 73844 basesoc_uart_phy_rx_busy
.sym 73850 $abc$40840$n7099
.sym 73853 $abc$40840$n7087
.sym 73854 basesoc_uart_phy_rx_busy
.sym 73860 $abc$40840$n7071
.sym 73861 basesoc_uart_phy_rx_busy
.sym 73864 $abc$40840$n7089
.sym 73866 basesoc_uart_phy_rx_busy
.sym 73872 $abc$40840$n7069
.sym 73873 basesoc_uart_phy_rx_busy
.sym 73878 basesoc_uart_phy_rx_busy
.sym 73879 $abc$40840$n7075
.sym 73883 basesoc_uart_phy_rx_busy
.sym 73885 $abc$40840$n7083
.sym 73888 $abc$40840$n7099
.sym 73890 basesoc_uart_phy_rx_busy
.sym 73895 basesoc_uart_phy_rx_busy
.sym 73896 $abc$40840$n7085
.sym 73899 clk12_$glb_clk
.sym 73900 sys_rst_$glb_sr
.sym 73902 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 73904 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 73906 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 73908 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 73911 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]
.sym 73912 basesoc_timer0_load_storage[20]
.sym 73913 basesoc_dat_w[3]
.sym 73914 VexRiscv._zz_41_[10]
.sym 73915 $abc$40840$n5308_1
.sym 73916 VexRiscv._zz_50_[8]
.sym 73917 $abc$40840$n3926
.sym 73918 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 73920 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 73921 $abc$40840$n4938_1
.sym 73922 VexRiscv._zz_214_[6]
.sym 73923 $abc$40840$n4378
.sym 73924 $abc$40840$n4938_1
.sym 73925 $abc$40840$n4060_1
.sym 73927 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 73928 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 73929 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 73930 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 73931 VexRiscv._zz_214_[2]
.sym 73932 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 73934 VexRiscv._zz_194_[25]
.sym 73935 VexRiscv._zz_215_[4]
.sym 73936 basesoc_vexriscv_ibus_adr[8]
.sym 73942 VexRiscv._zz_215_[4]
.sym 73943 VexRiscv._zz_79_[4]
.sym 73945 VexRiscv._zz_214_[4]
.sym 73946 $abc$40840$n4365
.sym 73947 $abc$40840$n5569
.sym 73948 $abc$40840$n6782_1
.sym 73949 VexRiscv._zz_163_[4]
.sym 73950 VexRiscv._zz_194_[10]
.sym 73951 $abc$40840$n3855
.sym 73952 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 73953 VexRiscv._zz_203_
.sym 73955 $abc$40840$n6779
.sym 73956 $abc$40840$n3710
.sym 73957 $abc$40840$n5585
.sym 73958 basesoc_we
.sym 73962 VexRiscv._zz_194_[9]
.sym 73963 $abc$40840$n5584
.sym 73964 $abc$40840$n5570
.sym 73965 sys_rst
.sym 73967 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 73968 VexRiscv._zz_311_
.sym 73969 $abc$40840$n4955_1
.sym 73971 VexRiscv._zz_319_
.sym 73972 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 73975 VexRiscv._zz_319_
.sym 73976 $abc$40840$n5569
.sym 73977 $abc$40840$n5570
.sym 73981 sys_rst
.sym 73982 $abc$40840$n3855
.sym 73983 $abc$40840$n3710
.sym 73984 basesoc_we
.sym 73987 $abc$40840$n4955_1
.sym 73988 VexRiscv._zz_79_[4]
.sym 73989 $abc$40840$n6779
.sym 73993 VexRiscv._zz_214_[4]
.sym 73995 VexRiscv._zz_163_[4]
.sym 73996 $abc$40840$n6782_1
.sym 73999 VexRiscv._zz_319_
.sym 74001 $abc$40840$n5585
.sym 74002 $abc$40840$n5584
.sym 74005 VexRiscv._zz_194_[10]
.sym 74007 VexRiscv._zz_311_
.sym 74008 VexRiscv._zz_194_[9]
.sym 74011 $abc$40840$n4365
.sym 74013 VexRiscv._zz_215_[4]
.sym 74014 VexRiscv._zz_163_[4]
.sym 74017 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 74018 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 74019 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 74020 VexRiscv._zz_203_
.sym 74022 clk12_$glb_clk
.sym 74023 $abc$40840$n233_$glb_sr
.sym 74025 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 74027 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 74029 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 74031 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 74033 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[21]
.sym 74034 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[21]
.sym 74035 VexRiscv.execute_arbitration_isValid
.sym 74036 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 74037 $abc$40840$n4003
.sym 74038 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 74039 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 74040 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 74041 VexRiscv._zz_79_[21]
.sym 74042 $abc$40840$n4365
.sym 74043 $abc$40840$n4790
.sym 74044 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 74045 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 74046 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 74047 VexRiscv._zz_50_[11]
.sym 74048 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 74050 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 74051 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 74052 VexRiscv._zz_195_[32]
.sym 74053 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 74054 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 74055 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 74056 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 74057 VexRiscv.execute_arbitration_isValid
.sym 74058 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 74059 $abc$40840$n2433
.sym 74067 $abc$40840$n5608_1
.sym 74068 $abc$40840$n5609
.sym 74069 $abc$40840$n5633
.sym 74070 $abc$40840$n5590
.sym 74071 $abc$40840$n3997
.sym 74073 VexRiscv._zz_319_
.sym 74074 $abc$40840$n5596
.sym 74075 $abc$40840$n5632_1
.sym 74076 $abc$40840$n5591
.sym 74077 $abc$40840$n5644_1
.sym 74079 VexRiscv._zz_194_[11]
.sym 74080 VexRiscv._zz_311_
.sym 74083 $abc$40840$n3994
.sym 74084 $abc$40840$n233
.sym 74088 VexRiscv._zz_194_[12]
.sym 74092 $abc$40840$n5597
.sym 74093 $abc$40840$n4003
.sym 74096 $abc$40840$n5645
.sym 74098 $abc$40840$n3994
.sym 74099 $abc$40840$n233
.sym 74100 $abc$40840$n3997
.sym 74104 VexRiscv._zz_319_
.sym 74106 $abc$40840$n5609
.sym 74107 $abc$40840$n5608_1
.sym 74110 $abc$40840$n5633
.sym 74111 $abc$40840$n5632_1
.sym 74113 VexRiscv._zz_319_
.sym 74116 $abc$40840$n5644_1
.sym 74117 $abc$40840$n5645
.sym 74118 VexRiscv._zz_319_
.sym 74122 $abc$40840$n5596
.sym 74124 $abc$40840$n5597
.sym 74125 VexRiscv._zz_319_
.sym 74128 VexRiscv._zz_194_[11]
.sym 74130 VexRiscv._zz_194_[12]
.sym 74131 VexRiscv._zz_311_
.sym 74134 $abc$40840$n3994
.sym 74135 $abc$40840$n4003
.sym 74136 $abc$40840$n3997
.sym 74137 $abc$40840$n233
.sym 74140 VexRiscv._zz_319_
.sym 74141 $abc$40840$n5591
.sym 74142 $abc$40840$n5590
.sym 74145 clk12_$glb_clk
.sym 74146 $abc$40840$n233_$glb_sr
.sym 74148 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 74150 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[14]
.sym 74152 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[13]
.sym 74154 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[12]
.sym 74155 VexRiscv.reset
.sym 74158 VexRiscv.reset
.sym 74159 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 74160 VexRiscv._zz_311_
.sym 74161 VexRiscv._zz_194_[25]
.sym 74162 VexRiscv.CsrPlugin_mepc[5]
.sym 74163 $abc$40840$n5632_1
.sym 74164 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 74165 $abc$40840$n7
.sym 74166 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 74167 VexRiscv._zz_203_
.sym 74168 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 74169 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 74170 VexRiscv._zz_36_[2]
.sym 74171 $abc$40840$n5639
.sym 74172 VexRiscv._zz_194_[25]
.sym 74173 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 74174 VexRiscv._zz_194_[12]
.sym 74176 VexRiscv._zz_195_[10]
.sym 74177 basesoc_vexriscv_ibus_adr[5]
.sym 74178 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[12]
.sym 74179 $abc$40840$n2613
.sym 74180 $abc$40840$n104
.sym 74181 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 74182 VexRiscv._zz_194_[11]
.sym 74188 $abc$40840$n3932
.sym 74190 $abc$40840$n2613
.sym 74191 $abc$40840$n2642
.sym 74192 VexRiscv._zz_194_[10]
.sym 74194 $abc$40840$n3993
.sym 74195 $abc$40840$n235
.sym 74196 $abc$40840$n2592
.sym 74197 VexRiscv._zz_194_[24]
.sym 74199 $abc$40840$n3998
.sym 74200 VexRiscv._zz_195_[10]
.sym 74201 $abc$40840$n4980
.sym 74202 $abc$40840$n3952
.sym 74203 $abc$40840$n3951
.sym 74205 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 74208 $abc$40840$n3681
.sym 74210 VexRiscv._zz_195_[24]
.sym 74212 VexRiscv._zz_195_[32]
.sym 74217 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 74218 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 74219 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 74221 $abc$40840$n4980
.sym 74222 $abc$40840$n2592
.sym 74223 $abc$40840$n3951
.sym 74227 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 74228 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 74229 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 74230 $abc$40840$n3993
.sym 74233 $abc$40840$n3681
.sym 74234 $abc$40840$n2642
.sym 74235 $abc$40840$n3993
.sym 74236 $abc$40840$n3952
.sym 74239 VexRiscv._zz_195_[10]
.sym 74240 VexRiscv._zz_194_[10]
.sym 74241 VexRiscv._zz_195_[32]
.sym 74245 VexRiscv._zz_194_[24]
.sym 74247 VexRiscv._zz_195_[24]
.sym 74248 VexRiscv._zz_195_[32]
.sym 74251 $abc$40840$n3952
.sym 74253 $abc$40840$n2642
.sym 74254 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 74257 $abc$40840$n3932
.sym 74259 $abc$40840$n3998
.sym 74263 $abc$40840$n235
.sym 74265 $abc$40840$n3952
.sym 74267 $abc$40840$n2613
.sym 74268 clk12_$glb_clk
.sym 74269 VexRiscv.reset_$glb_sr
.sym 74271 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[11]
.sym 74273 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[10]
.sym 74275 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[9]
.sym 74277 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[8]
.sym 74278 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 74280 $abc$40840$n3926
.sym 74281 $abc$40840$n4034_1
.sym 74282 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 74283 VexRiscv._zz_194_[24]
.sym 74284 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 74285 $abc$40840$n2271
.sym 74287 $abc$40840$n2642
.sym 74288 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 74290 $abc$40840$n2642
.sym 74291 VexRiscv._zz_287_[2]
.sym 74292 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 74293 $PACKER_VCC_NET
.sym 74294 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 74295 VexRiscv.memory_to_writeBack_MEMORY_ENABLE
.sym 74296 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 74297 $abc$40840$n2653
.sym 74298 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 74299 $abc$40840$n233
.sym 74300 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 74301 $abc$40840$n5475_1
.sym 74302 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 74303 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 74304 basesoc_vexriscv_ibus_adr[7]
.sym 74305 $abc$40840$n3951
.sym 74313 basesoc_uart_tx_fifo_produce[2]
.sym 74318 basesoc_uart_tx_fifo_produce[0]
.sym 74319 basesoc_uart_tx_fifo_wrport_we
.sym 74320 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 74325 sys_rst
.sym 74326 $abc$40840$n3951
.sym 74329 $abc$40840$n2391
.sym 74330 basesoc_uart_tx_fifo_produce[3]
.sym 74332 basesoc_uart_tx_fifo_produce[1]
.sym 74334 $PACKER_VCC_NET
.sym 74335 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 74339 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 74343 $nextpnr_ICESTORM_LC_17$O
.sym 74345 basesoc_uart_tx_fifo_produce[0]
.sym 74349 $auto$alumacc.cc:474:replace_alu$4090.C[2]
.sym 74352 basesoc_uart_tx_fifo_produce[1]
.sym 74355 $auto$alumacc.cc:474:replace_alu$4090.C[3]
.sym 74358 basesoc_uart_tx_fifo_produce[2]
.sym 74359 $auto$alumacc.cc:474:replace_alu$4090.C[2]
.sym 74364 basesoc_uart_tx_fifo_produce[3]
.sym 74365 $auto$alumacc.cc:474:replace_alu$4090.C[3]
.sym 74368 $abc$40840$n3951
.sym 74370 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 74374 sys_rst
.sym 74376 basesoc_uart_tx_fifo_wrport_we
.sym 74381 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 74383 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 74386 basesoc_uart_tx_fifo_produce[0]
.sym 74388 $PACKER_VCC_NET
.sym 74390 $abc$40840$n2391
.sym 74391 clk12_$glb_clk
.sym 74392 sys_rst_$glb_sr
.sym 74394 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[31]
.sym 74396 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[30]
.sym 74398 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[29]
.sym 74400 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[28]
.sym 74401 VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE
.sym 74405 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 74406 $abc$40840$n235
.sym 74407 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 74408 VexRiscv.CsrPlugin_mtvec_base[3]
.sym 74409 $abc$40840$n235
.sym 74410 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 74411 $abc$40840$n5037_1
.sym 74412 basesoc_dat_w[1]
.sym 74413 VexRiscv._zz_203_
.sym 74414 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 74415 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 74416 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 74417 $abc$40840$n4060_1
.sym 74418 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 74419 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 74420 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 74421 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 74422 VexRiscv._zz_194_[25]
.sym 74423 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 74424 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 74425 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 74426 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[1]
.sym 74427 $abc$40840$n5074
.sym 74428 basesoc_vexriscv_ibus_adr[8]
.sym 74436 $abc$40840$n2642
.sym 74437 VexRiscv._zz_203_
.sym 74438 $abc$40840$n5476
.sym 74440 $abc$40840$n3952
.sym 74442 VexRiscv._zz_192_
.sym 74443 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 74444 VexRiscv._zz_190_
.sym 74445 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 74446 VexRiscv._zz_194_[12]
.sym 74449 VexRiscv._zz_195_[26]
.sym 74451 $abc$40840$n5404_1
.sym 74452 VexRiscv._zz_194_[11]
.sym 74453 VexRiscv._zz_195_[11]
.sym 74455 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 74456 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 74458 VexRiscv._zz_194_[26]
.sym 74461 $abc$40840$n5475_1
.sym 74463 VexRiscv._zz_195_[12]
.sym 74464 VexRiscv._zz_195_[32]
.sym 74465 $abc$40840$n235
.sym 74468 VexRiscv._zz_195_[32]
.sym 74469 VexRiscv._zz_195_[26]
.sym 74470 VexRiscv._zz_194_[26]
.sym 74473 VexRiscv._zz_192_
.sym 74476 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 74479 $abc$40840$n3952
.sym 74481 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 74482 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 74487 VexRiscv._zz_203_
.sym 74491 VexRiscv._zz_194_[11]
.sym 74492 VexRiscv._zz_195_[11]
.sym 74494 VexRiscv._zz_195_[32]
.sym 74497 VexRiscv._zz_194_[12]
.sym 74498 VexRiscv._zz_195_[12]
.sym 74499 VexRiscv._zz_195_[32]
.sym 74503 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 74504 VexRiscv._zz_190_
.sym 74505 $abc$40840$n235
.sym 74506 $abc$40840$n5404_1
.sym 74510 $abc$40840$n5476
.sym 74512 $abc$40840$n5475_1
.sym 74513 $abc$40840$n2642
.sym 74514 clk12_$glb_clk
.sym 74517 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[27]
.sym 74519 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[26]
.sym 74521 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[25]
.sym 74523 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 74524 VexRiscv._zz_194_[24]
.sym 74525 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 74528 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 74529 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 74530 basesoc_vexriscv_ibus_adr[8]
.sym 74531 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 74532 $abc$40840$n2642
.sym 74533 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[2]
.sym 74534 VexRiscv._zz_190_
.sym 74535 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 74536 $abc$40840$n7865
.sym 74537 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[31]
.sym 74538 $abc$40840$n5594
.sym 74539 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 74540 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 74541 $abc$40840$n4034_1
.sym 74542 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 74544 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 74545 $abc$40840$n4433
.sym 74546 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 74547 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 74548 $abc$40840$n4430
.sym 74549 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 74550 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 74551 $abc$40840$n2433
.sym 74558 $abc$40840$n5098
.sym 74559 $abc$40840$n4034_1
.sym 74560 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 74561 $abc$40840$n4445
.sym 74562 $abc$40840$n5083
.sym 74563 $abc$40840$n5099
.sym 74565 $abc$40840$n4034_1
.sym 74566 $abc$40840$n5075
.sym 74567 $abc$40840$n5078
.sym 74568 $abc$40840$n5079_1
.sym 74569 $abc$40840$n4433
.sym 74570 $abc$40840$n5082_1
.sym 74571 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 74572 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 74574 $abc$40840$n4430
.sym 74575 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 74576 $abc$40840$n4427
.sym 74580 $abc$40840$n5065
.sym 74584 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 74587 $abc$40840$n5074
.sym 74590 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 74596 $abc$40840$n5083
.sym 74597 $abc$40840$n5082_1
.sym 74598 $abc$40840$n4433
.sym 74599 $abc$40840$n4034_1
.sym 74602 $abc$40840$n4034_1
.sym 74603 $abc$40840$n4430
.sym 74604 $abc$40840$n5079_1
.sym 74605 $abc$40840$n5078
.sym 74608 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 74609 $abc$40840$n4034_1
.sym 74610 $abc$40840$n5065
.sym 74611 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 74614 $abc$40840$n5075
.sym 74615 $abc$40840$n4427
.sym 74616 $abc$40840$n4034_1
.sym 74617 $abc$40840$n5074
.sym 74623 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 74627 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 74632 $abc$40840$n5098
.sym 74633 $abc$40840$n5099
.sym 74634 $abc$40840$n4034_1
.sym 74635 $abc$40840$n4445
.sym 74636 $abc$40840$n2592_$glb_ce
.sym 74637 clk12_$glb_clk
.sym 74640 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[7]
.sym 74642 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[6]
.sym 74644 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[5]
.sym 74646 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[4]
.sym 74647 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 74650 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 74652 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 74653 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 74654 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[26]
.sym 74655 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 74656 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[10]
.sym 74657 $abc$40840$n3660_1
.sym 74658 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[9]
.sym 74659 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 74660 VexRiscv._zz_200_[0]
.sym 74661 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 74664 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 74665 basesoc_vexriscv_ibus_adr[5]
.sym 74666 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[5]
.sym 74667 $abc$40840$n4448
.sym 74668 basesoc_vexriscv_ibus_adr[29]
.sym 74669 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[3]
.sym 74670 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[12]
.sym 74671 basesoc_dat_w[4]
.sym 74672 $abc$40840$n104
.sym 74673 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 74674 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 74680 basesoc_vexriscv_ibus_adr[19]
.sym 74681 basesoc_dat_w[3]
.sym 74683 $abc$40840$n5076_1
.sym 74684 basesoc_dat_w[1]
.sym 74685 $abc$40840$n5080
.sym 74686 $abc$40840$n5100_1
.sym 74687 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 74689 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 74690 $abc$40840$n5084
.sym 74691 $abc$40840$n2285
.sym 74693 grant
.sym 74694 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 74695 VexRiscv._zz_192_
.sym 74696 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 74699 $abc$40840$n5071
.sym 74701 basesoc_vexriscv_dbus_adr[19]
.sym 74703 $abc$40840$n235
.sym 74704 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 74707 $abc$40840$n5071
.sym 74713 grant
.sym 74715 basesoc_vexriscv_ibus_adr[19]
.sym 74716 basesoc_vexriscv_dbus_adr[19]
.sym 74719 $abc$40840$n5076_1
.sym 74721 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 74722 $abc$40840$n5071
.sym 74725 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 74726 $abc$40840$n235
.sym 74727 VexRiscv._zz_192_
.sym 74728 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 74731 $abc$40840$n5080
.sym 74732 $abc$40840$n5071
.sym 74733 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 74738 basesoc_dat_w[3]
.sym 74743 $abc$40840$n5084
.sym 74745 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 74746 $abc$40840$n5071
.sym 74749 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 74750 $abc$40840$n5071
.sym 74751 $abc$40840$n5100_1
.sym 74756 basesoc_dat_w[1]
.sym 74759 $abc$40840$n2285
.sym 74760 clk12_$glb_clk
.sym 74761 sys_rst_$glb_sr
.sym 74763 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[3]
.sym 74765 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[2]
.sym 74767 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[1]
.sym 74769 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[0]
.sym 74771 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[18]
.sym 74772 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[18]
.sym 74774 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 74775 VexRiscv._zz_319_
.sym 74776 $abc$40840$n3681
.sym 74777 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 74778 VexRiscv._zz_194_[27]
.sym 74779 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 74780 $abc$40840$n5410_1
.sym 74781 VexRiscv._zz_287_[0]
.sym 74782 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 74783 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[7]
.sym 74784 VexRiscv._zz_194_[24]
.sym 74785 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 74786 basesoc_vexriscv_ibus_adr[17]
.sym 74787 $PACKER_VCC_NET
.sym 74788 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[6]
.sym 74789 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 74790 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 74791 VexRiscv.memory_to_writeBack_MEMORY_ENABLE
.sym 74792 VexRiscv.execute_to_memory_IS_DIV
.sym 74793 basesoc_vexriscv_ibus_adr[7]
.sym 74796 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[4]
.sym 74797 $abc$40840$n233
.sym 74803 $abc$40840$n4436
.sym 74804 $abc$40840$n5095
.sym 74807 $abc$40840$n4442
.sym 74808 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 74811 $abc$40840$n4034_1
.sym 74813 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 74814 $abc$40840$n5087
.sym 74815 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 74816 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 74819 $abc$40840$n5068
.sym 74820 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[4]
.sym 74821 $abc$40840$n2433
.sym 74822 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[10]
.sym 74824 $abc$40840$n5086
.sym 74826 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[5]
.sym 74827 $abc$40840$n5068
.sym 74828 $abc$40840$n5069
.sym 74829 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[3]
.sym 74830 $abc$40840$n5094_1
.sym 74831 basesoc_dat_w[4]
.sym 74832 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[9]
.sym 74833 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 74836 $abc$40840$n5094_1
.sym 74837 $abc$40840$n5095
.sym 74838 $abc$40840$n4442
.sym 74839 $abc$40840$n4034_1
.sym 74842 $abc$40840$n4034_1
.sym 74843 $abc$40840$n4436
.sym 74844 $abc$40840$n5086
.sym 74845 $abc$40840$n5087
.sym 74848 $abc$40840$n5069
.sym 74849 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[5]
.sym 74850 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 74851 $abc$40840$n5068
.sym 74854 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[3]
.sym 74855 $abc$40840$n5069
.sym 74856 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 74857 $abc$40840$n5068
.sym 74863 basesoc_dat_w[4]
.sym 74866 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 74867 $abc$40840$n5068
.sym 74868 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[4]
.sym 74869 $abc$40840$n5069
.sym 74872 $abc$40840$n5069
.sym 74873 $abc$40840$n5068
.sym 74874 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[9]
.sym 74875 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 74878 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[10]
.sym 74879 $abc$40840$n5068
.sym 74880 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 74881 $abc$40840$n5069
.sym 74882 $abc$40840$n2433
.sym 74883 clk12_$glb_clk
.sym 74884 sys_rst_$glb_sr
.sym 74885 VexRiscv.IBusCachedPlugin_cache._zz_10_[15]
.sym 74886 VexRiscv.IBusCachedPlugin_cache._zz_10_[14]
.sym 74887 VexRiscv.IBusCachedPlugin_cache._zz_10_[13]
.sym 74888 VexRiscv.IBusCachedPlugin_cache._zz_10_[12]
.sym 74889 VexRiscv.IBusCachedPlugin_cache._zz_10_[11]
.sym 74890 VexRiscv.IBusCachedPlugin_cache._zz_10_[10]
.sym 74891 VexRiscv.IBusCachedPlugin_cache._zz_10_[9]
.sym 74892 VexRiscv.IBusCachedPlugin_cache._zz_10_[8]
.sym 74895 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 74897 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[27]
.sym 74898 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 74899 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 74900 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 74901 $abc$40840$n5184_1
.sym 74902 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 74903 VexRiscv.DBusSimplePlugin_redoBranch_payload[8]
.sym 74904 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 74905 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 74906 VexRiscv._zz_203_
.sym 74907 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 74908 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 74909 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 74910 VexRiscv._zz_287_[1]
.sym 74911 VexRiscv._zz_17_
.sym 74912 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 74913 $abc$40840$n7848
.sym 74914 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[1]
.sym 74915 basesoc_vexriscv_ibus_adr[13]
.sym 74916 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 74917 basesoc_vexriscv_ibus_adr[8]
.sym 74918 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 74919 $abc$40840$n5074
.sym 74920 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 74926 $abc$40840$n5068
.sym 74927 $abc$40840$n5069
.sym 74929 $abc$40840$n233
.sym 74930 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 74931 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 74932 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[7]
.sym 74933 $abc$40840$n5104
.sym 74934 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[8]
.sym 74935 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 74937 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 74938 VexRiscv.memory_arbitration_isValid
.sym 74939 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 74940 $abc$40840$n5088_1
.sym 74941 $abc$40840$n5096
.sym 74944 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 74945 $abc$40840$n5071
.sym 74946 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 74947 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[18]
.sym 74952 $abc$40840$n5092
.sym 74953 $abc$40840$n5071
.sym 74956 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 74957 $abc$40840$n235
.sym 74959 $abc$40840$n5071
.sym 74960 $abc$40840$n5092
.sym 74962 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 74965 $abc$40840$n5071
.sym 74966 $abc$40840$n5096
.sym 74968 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 74971 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[7]
.sym 74972 $abc$40840$n5069
.sym 74973 $abc$40840$n5068
.sym 74974 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 74977 $abc$40840$n5088_1
.sym 74978 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 74980 $abc$40840$n5071
.sym 74983 $abc$40840$n5068
.sym 74984 $abc$40840$n5069
.sym 74985 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 74986 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[18]
.sym 74989 $abc$40840$n5104
.sym 74990 $abc$40840$n5071
.sym 74992 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 74995 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 74996 VexRiscv.memory_arbitration_isValid
.sym 74997 $abc$40840$n235
.sym 74998 $abc$40840$n233
.sym 75001 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[8]
.sym 75002 $abc$40840$n5068
.sym 75003 $abc$40840$n5069
.sym 75004 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 75006 clk12_$glb_clk
.sym 75007 VexRiscv.reset_$glb_sr
.sym 75008 VexRiscv.IBusCachedPlugin_cache._zz_10_[7]
.sym 75009 VexRiscv.IBusCachedPlugin_cache._zz_10_[6]
.sym 75010 VexRiscv.IBusCachedPlugin_cache._zz_10_[5]
.sym 75011 VexRiscv.IBusCachedPlugin_cache._zz_10_[4]
.sym 75012 VexRiscv.IBusCachedPlugin_cache._zz_10_[3]
.sym 75013 VexRiscv.IBusCachedPlugin_cache._zz_10_[2]
.sym 75014 VexRiscv.IBusCachedPlugin_cache._zz_10_[1]
.sym 75015 VexRiscv.IBusCachedPlugin_cache._zz_10_[0]
.sym 75019 $abc$40840$n9
.sym 75023 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 75024 $abc$40840$n2653
.sym 75025 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 75026 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 75027 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 75029 $abc$40840$n235
.sym 75030 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[8]
.sym 75031 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 75033 $abc$40840$n4034_1
.sym 75034 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 75035 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 75036 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 75037 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 75038 VexRiscv._zz_122_
.sym 75039 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[6]
.sym 75040 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 75042 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 75043 basesoc_vexriscv_ibus_adr[15]
.sym 75049 $abc$40840$n4034_1
.sym 75050 VexRiscv._zz_29_
.sym 75051 $abc$40840$n3681
.sym 75053 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 75055 VexRiscv.lastStageIsFiring
.sym 75056 $abc$40840$n4026_1
.sym 75057 $abc$40840$n5091_1
.sym 75059 $abc$40840$n3355
.sym 75062 $abc$40840$n5103_1
.sym 75063 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[6]
.sym 75064 VexRiscv._zz_122_
.sym 75065 VexRiscv._zz_15_
.sym 75067 $abc$40840$n233
.sym 75068 $abc$40840$n4034_1
.sym 75069 $abc$40840$n4448
.sym 75070 VexRiscv.memory_arbitration_isValid
.sym 75071 VexRiscv._zz_17_
.sym 75072 VexRiscv.execute_arbitration_isValid
.sym 75073 $abc$40840$n5068
.sym 75074 $abc$40840$n5069
.sym 75075 $abc$40840$n5102
.sym 75076 $abc$40840$n5090
.sym 75077 $abc$40840$n4439
.sym 75080 VexRiscv.decode_to_execute_IS_DIV
.sym 75082 VexRiscv._zz_17_
.sym 75088 $abc$40840$n3355
.sym 75089 $abc$40840$n3681
.sym 75091 VexRiscv._zz_122_
.sym 75094 $abc$40840$n4034_1
.sym 75095 $abc$40840$n4439
.sym 75096 $abc$40840$n5090
.sym 75097 $abc$40840$n5091_1
.sym 75101 VexRiscv.decode_to_execute_IS_DIV
.sym 75107 VexRiscv.execute_arbitration_isValid
.sym 75108 VexRiscv._zz_17_
.sym 75109 $abc$40840$n4026_1
.sym 75112 $abc$40840$n4034_1
.sym 75113 $abc$40840$n4448
.sym 75114 $abc$40840$n5102
.sym 75115 $abc$40840$n5103_1
.sym 75118 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 75119 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[6]
.sym 75120 $abc$40840$n5069
.sym 75121 $abc$40840$n5068
.sym 75124 VexRiscv.memory_arbitration_isValid
.sym 75125 VexRiscv.lastStageIsFiring
.sym 75126 VexRiscv._zz_29_
.sym 75127 VexRiscv._zz_15_
.sym 75128 $abc$40840$n233
.sym 75129 clk12_$glb_clk
.sym 75140 $abc$40840$n2461
.sym 75143 $abc$40840$n2641
.sym 75144 basesoc_vexriscv_ibus_adr[9]
.sym 75145 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 75146 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 75147 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[3]
.sym 75148 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 75149 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 75150 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 75151 $abc$40840$n6821_1
.sym 75152 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 75153 $abc$40840$n4025
.sym 75154 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 75155 $abc$40840$n4448
.sym 75156 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 75157 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[14]
.sym 75158 basesoc_vexriscv_ibus_adr[11]
.sym 75159 basesoc_dat_w[4]
.sym 75161 basesoc_vexriscv_ibus_adr[29]
.sym 75162 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 75163 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 75165 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 75166 $abc$40840$n4980
.sym 75172 VexRiscv._zz_15_
.sym 75173 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 75177 basesoc_dat_w[4]
.sym 75180 $abc$40840$n4223_1
.sym 75181 VexRiscv.IBusCachedPlugin_cache._zz_10_[6]
.sym 75182 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 75184 $abc$40840$n4219
.sym 75185 $abc$40840$n7848
.sym 75186 $abc$40840$n5375_1
.sym 75189 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 75190 $abc$40840$n5337_1
.sym 75191 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 75192 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 75194 sys_rst
.sym 75197 VexRiscv.IBusCachedPlugin_cache._zz_10_[22]
.sym 75198 VexRiscv.IBusCachedPlugin_cache._zz_10_[21]
.sym 75199 VexRiscv.IBusCachedPlugin_cache._zz_10_[20]
.sym 75200 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 75201 $abc$40840$n4224
.sym 75205 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 75206 VexRiscv.IBusCachedPlugin_cache._zz_10_[21]
.sym 75207 VexRiscv.IBusCachedPlugin_cache._zz_10_[20]
.sym 75208 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 75212 VexRiscv._zz_15_
.sym 75217 sys_rst
.sym 75220 basesoc_dat_w[4]
.sym 75224 $abc$40840$n7848
.sym 75229 $abc$40840$n4224
.sym 75230 $abc$40840$n4219
.sym 75232 $abc$40840$n4223_1
.sym 75235 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 75236 VexRiscv.IBusCachedPlugin_cache._zz_10_[6]
.sym 75237 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 75238 VexRiscv.IBusCachedPlugin_cache._zz_10_[22]
.sym 75244 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 75247 $abc$40840$n5375_1
.sym 75249 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 75250 $abc$40840$n5337_1
.sym 75252 clk12_$glb_clk
.sym 75255 VexRiscv.IBusCachedPlugin_cache._zz_10_[22]
.sym 75256 VexRiscv.IBusCachedPlugin_cache._zz_10_[21]
.sym 75257 VexRiscv.IBusCachedPlugin_cache._zz_10_[20]
.sym 75258 VexRiscv.IBusCachedPlugin_cache._zz_10_[19]
.sym 75259 VexRiscv.IBusCachedPlugin_cache._zz_10_[18]
.sym 75260 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 75261 VexRiscv.IBusCachedPlugin_cache._zz_10_[16]
.sym 75265 VexRiscv._zz_41_[30]
.sym 75266 $abc$40840$n4223_1
.sym 75267 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 75269 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 75270 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[17]
.sym 75271 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 75272 $abc$40840$n4219
.sym 75273 $abc$40840$n5482
.sym 75275 $abc$40840$n3681
.sym 75276 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 75277 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 75279 basesoc_vexriscv_ibus_adr[26]
.sym 75281 $abc$40840$n233
.sym 75283 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 75284 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[2]
.sym 75285 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 75286 $PACKER_VCC_NET
.sym 75287 VexRiscv.memory_to_writeBack_MEMORY_ENABLE
.sym 75289 $abc$40840$n3684
.sym 75296 VexRiscv.decode_to_execute_IS_CSR
.sym 75297 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 75302 VexRiscv._zz_203_
.sym 75309 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 75312 $PACKER_VCC_NET
.sym 75313 $abc$40840$n2229
.sym 75322 VexRiscv.execute_arbitration_isValid
.sym 75324 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 75326 $abc$40840$n4980
.sym 75327 $nextpnr_ICESTORM_LC_20$O
.sym 75329 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 75333 $auto$alumacc.cc:474:replace_alu$4111.C[2]
.sym 75335 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 75342 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 75343 $auto$alumacc.cc:474:replace_alu$4111.C[2]
.sym 75347 VexRiscv.execute_arbitration_isValid
.sym 75348 VexRiscv.decode_to_execute_IS_CSR
.sym 75358 VexRiscv._zz_203_
.sym 75359 $abc$40840$n4980
.sym 75365 $PACKER_VCC_NET
.sym 75367 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 75374 $abc$40840$n2229
.sym 75375 clk12_$glb_clk
.sym 75376 VexRiscv.reset_$glb_sr
.sym 75390 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 75391 $abc$40840$n2642
.sym 75392 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 75393 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 75394 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[3]
.sym 75395 VexRiscv._zz_122_
.sym 75396 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 75399 $PACKER_GND_NET
.sym 75405 $abc$40840$n7848
.sym 75406 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[1]
.sym 75407 VexRiscv._zz_17_
.sym 75410 $abc$40840$n4980
.sym 75425 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 75432 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 75445 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 75448 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 75449 $abc$40840$n3684
.sym 75458 $abc$40840$n3684
.sym 75459 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 75460 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 75464 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 75483 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 75493 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 75494 $abc$40840$n3684
.sym 75496 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 75497 $abc$40840$n2592_$glb_ce
.sym 75498 clk12_$glb_clk
.sym 75510 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[21]
.sym 75513 $abc$40840$n235
.sym 75515 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 75516 sys_rst
.sym 75517 $abc$40840$n2653
.sym 75518 VexRiscv._zz_200_[3]
.sym 75519 VexRiscv.CsrPlugin_mcause_exceptionCode[0]
.sym 75520 $abc$40840$n8284
.sym 75556 VexRiscv._zz_35_[21]
.sym 75570 $abc$40840$n4980
.sym 75576 $abc$40840$n4980
.sym 75593 VexRiscv._zz_35_[21]
.sym 75621 clk12_$glb_clk
.sym 75622 VexRiscv.reset_$glb_sr
.sym 75633 $abc$40840$n233
.sym 75634 basesoc_dat_w[3]
.sym 75635 csrbankarray_csrbank0_leds_out0_w[1]
.sym 75637 csrbankarray_csrbank0_leds_out0_w[0]
.sym 75640 $abc$40840$n2641
.sym 75658 csrbankarray_csrbank0_leds_out0_w[1]
.sym 75666 csrbankarray_csrbank0_leds_out0_w[0]
.sym 75668 csrbankarray_csrbank0_leds_out0_w[0]
.sym 75671 csrbankarray_csrbank0_leds_out0_w[1]
.sym 75684 csrbankarray_csrbank0_leds_out0_w[1]
.sym 75692 csrbankarray_csrbank0_leds_out0_w[0]
.sym 75697 $abc$40840$n2592
.sym 75698 $PACKER_VCC_NET
.sym 75714 $abc$40840$n2592
.sym 75722 $PACKER_VCC_NET
.sym 75725 basesoc_vexriscv_ibus_adr[2]
.sym 75729 basesoc_vexriscv_ibus_adr[0]
.sym 75744 user_btn0
.sym 75757 user_btn2
.sym 75799 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 75801 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 75806 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 75843 basesoc_dat_w[4]
.sym 75844 $abc$40840$n6472_1
.sym 75845 array_muxed1[4]
.sym 75846 $abc$40840$n6348_1
.sym 75847 basesoc_ctrl_reset_reset_r
.sym 75851 array_muxed1[14]
.sym 75852 spiflash_miso
.sym 75881 $abc$40840$n2566
.sym 75883 basesoc_vexriscv_ibus_adr[2]
.sym 75884 basesoc_vexriscv_ibus_adr[1]
.sym 75888 slave_sel_r[1]
.sym 75891 csrbankarray_csrbank0_leds_out0_w[4]
.sym 75892 basesoc_vexriscv_ibus_adr[0]
.sym 75895 grant
.sym 75938 spram_wren0
.sym 75939 basesoc_timer0_reload_storage[10]
.sym 75940 basesoc_timer0_reload_storage[8]
.sym 75942 $abc$40840$n2566
.sym 75977 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[26]
.sym 75980 spiflash_miso
.sym 75981 $abc$40840$n6522
.sym 75982 basesoc_ctrl_reset_reset_r
.sym 75983 array_muxed0[10]
.sym 75984 $abc$40840$n3904
.sym 75985 array_muxed0[1]
.sym 75986 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 75987 array_muxed1[1]
.sym 75990 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 75991 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 75995 basesoc_timer0_value[5]
.sym 75997 basesoc_dat_w[4]
.sym 75999 $abc$40840$n5949
.sym 76000 basesoc_timer0_value[15]
.sym 76001 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 76002 $abc$40840$n136
.sym 76039 basesoc_timer0_value[5]
.sym 76040 $abc$40840$n6452_1
.sym 76041 $abc$40840$n3612_1
.sym 76042 $abc$40840$n3613
.sym 76044 grant
.sym 76045 $abc$40840$n3283
.sym 76046 csrbankarray_interface6_bank_bus_dat_r[6]
.sym 76079 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 76080 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 76081 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 76082 $abc$40840$n2516
.sym 76083 spram_maskwren10[2]
.sym 76084 basesoc_bus_wishbone_dat_r[0]
.sym 76085 $abc$40840$n2281
.sym 76086 array_muxed1[0]
.sym 76087 spiflash_mosi
.sym 76090 $abc$40840$n2439
.sym 76092 array_muxed1[6]
.sym 76093 basesoc_timer0_reload_storage[10]
.sym 76094 basesoc_ctrl_reset_reset_r
.sym 76095 $abc$40840$n4980
.sym 76096 grant
.sym 76098 basesoc_timer0_value[26]
.sym 76099 $abc$40840$n5908_1
.sym 76100 $abc$40840$n2285
.sym 76104 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 76141 basesoc_timer0_value_status[7]
.sym 76142 $abc$40840$n6013
.sym 76143 basesoc_timer0_value_status[15]
.sym 76144 basesoc_timer0_value_status[31]
.sym 76145 basesoc_timer0_value_status[20]
.sym 76146 basesoc_timer0_value_status[10]
.sym 76147 basesoc_timer0_value_status[2]
.sym 76148 basesoc_timer0_value_status[6]
.sym 76179 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 76182 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 76183 basesoc_ctrl_storage[11]
.sym 76184 basesoc_dat_w[7]
.sym 76185 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 76186 array_muxed1[8]
.sym 76187 basesoc_dat_w[1]
.sym 76188 csrbankarray_interface6_bank_bus_dat_r[6]
.sym 76189 basesoc_bus_wishbone_dat_r[4]
.sym 76190 basesoc_timer0_value[5]
.sym 76191 array_muxed0[10]
.sym 76193 array_muxed1[15]
.sym 76194 $abc$40840$n3612_1
.sym 76195 basesoc_timer0_value[31]
.sym 76197 $abc$40840$n3614_1
.sym 76198 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 76200 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 76201 grant
.sym 76203 $abc$40840$n3283
.sym 76205 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 76206 VexRiscv._zz_311_
.sym 76243 basesoc_timer0_value_status[13]
.sym 76244 basesoc_timer0_value_status[17]
.sym 76245 basesoc_timer0_value_status[11]
.sym 76246 basesoc_timer0_value_status[25]
.sym 76247 $abc$40840$n5973
.sym 76248 basesoc_timer0_value_status[3]
.sym 76249 basesoc_timer0_value_status[26]
.sym 76250 basesoc_timer0_value_status[8]
.sym 76285 basesoc_we
.sym 76287 basesoc_timer0_value[10]
.sym 76289 basesoc_timer0_value[1]
.sym 76290 basesoc_ctrl_reset_reset_r
.sym 76291 $abc$40840$n5939
.sym 76292 basesoc_dat_w[3]
.sym 76293 basesoc_timer0_load_storage[7]
.sym 76294 $abc$40840$n6013
.sym 76295 basesoc_dat_w[2]
.sym 76296 basesoc_timer0_reload_storage[7]
.sym 76299 slave_sel[2]
.sym 76300 $abc$40840$n4064
.sym 76302 grant
.sym 76303 slave_sel[1]
.sym 76304 grant
.sym 76307 basesoc_timer0_value_status[6]
.sym 76308 csrbankarray_csrbank0_leds_out0_w[4]
.sym 76345 $abc$40840$n4062_1
.sym 76346 slave_sel[1]
.sym 76347 $abc$40840$n4057
.sym 76348 spiflash_bus_ack
.sym 76349 slave_sel[0]
.sym 76350 VexRiscv._zz_79_[4]
.sym 76351 $abc$40840$n6708_1
.sym 76352 slave_sel[2]
.sym 76387 basesoc_timer0_en_storage
.sym 76388 basesoc_timer0_value_status[26]
.sym 76389 VexRiscv._zz_79_[29]
.sym 76390 basesoc_timer0_load_storage[17]
.sym 76391 basesoc_dat_w[1]
.sym 76392 basesoc_timer0_value_status[8]
.sym 76393 array_muxed0[8]
.sym 76394 VexRiscv._zz_79_[1]
.sym 76395 array_muxed0[3]
.sym 76396 basesoc_timer0_value_status[17]
.sym 76397 $abc$40840$n11
.sym 76400 basesoc_adr[0]
.sym 76401 basesoc_dat_w[4]
.sym 76402 basesoc_vexriscv_dbus_adr[25]
.sym 76403 basesoc_vexriscv_dbus_adr[27]
.sym 76404 $abc$40840$n4059
.sym 76405 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 76406 VexRiscv._zz_79_[25]
.sym 76407 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 76408 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 76409 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 76410 $abc$40840$n136
.sym 76447 $abc$40840$n3899_1
.sym 76448 $abc$40840$n4064
.sym 76449 $abc$40840$n3755
.sym 76450 basesoc_uart_phy_storage[14]
.sym 76451 $abc$40840$n3898_1
.sym 76452 $abc$40840$n3750
.sym 76453 $abc$40840$n5908_1
.sym 76454 $abc$40840$n3753
.sym 76489 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[12]
.sym 76490 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 76491 basesoc_ctrl_reset_reset_r
.sym 76492 basesoc_timer0_eventmanager_status_w
.sym 76493 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 76494 $abc$40840$n4063
.sym 76495 sys_rst
.sym 76496 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 76497 $abc$40840$n4060_1
.sym 76499 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 76500 $abc$40840$n4060_1
.sym 76501 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 76502 basesoc_ctrl_reset_reset_r
.sym 76503 $abc$40840$n4980
.sym 76504 VexRiscv._zz_215_[24]
.sym 76505 $abc$40840$n7847
.sym 76506 $abc$40840$n5908_1
.sym 76507 VexRiscv._zz_79_[4]
.sym 76509 $abc$40840$n2285
.sym 76510 $abc$40840$n7847
.sym 76511 $abc$40840$n11
.sym 76512 VexRiscv._zz_215_[28]
.sym 76549 basesoc_uart_phy_storage[5]
.sym 76550 basesoc_uart_phy_storage[0]
.sym 76551 basesoc_uart_phy_storage[4]
.sym 76552 VexRiscv._zz_79_[6]
.sym 76553 $abc$40840$n5901_1
.sym 76554 $abc$40840$n4493_1
.sym 76555 $abc$40840$n5907_1
.sym 76556 $abc$40840$n4766_1
.sym 76589 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 76591 VexRiscv._zz_253_[1]
.sym 76593 $abc$40840$n2433
.sym 76594 VexRiscv._zz_79_[20]
.sym 76595 VexRiscv._zz_253_[0]
.sym 76596 $abc$40840$n6651
.sym 76598 $abc$40840$n4667
.sym 76600 $abc$40840$n2343
.sym 76601 VexRiscv._zz_79_[15]
.sym 76603 VexRiscv._zz_215_[27]
.sym 76604 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 76605 VexRiscv._zz_79_[12]
.sym 76606 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 76607 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 76608 VexRiscv._zz_215_[23]
.sym 76609 $abc$40840$n3614_1
.sym 76610 VexRiscv._zz_311_
.sym 76611 $abc$40840$n4732_1
.sym 76612 basesoc_uart_phy_storage[5]
.sym 76613 VexRiscv._zz_50_[7]
.sym 76614 basesoc_uart_phy_storage[0]
.sym 76621 $PACKER_VCC_NET
.sym 76622 VexRiscv._zz_79_[31]
.sym 76625 VexRiscv._zz_79_[26]
.sym 76626 VexRiscv._zz_79_[29]
.sym 76628 VexRiscv._zz_79_[24]
.sym 76630 VexRiscv._zz_79_[28]
.sym 76632 $PACKER_VCC_NET
.sym 76633 VexRiscv._zz_79_[25]
.sym 76640 VexRiscv._zz_94_[24]
.sym 76641 VexRiscv._zz_94_[21]
.sym 76642 VexRiscv._zz_94_[22]
.sym 76643 $abc$40840$n7847
.sym 76644 VexRiscv._zz_94_[23]
.sym 76645 VexRiscv._zz_79_[27]
.sym 76647 VexRiscv._zz_94_[20]
.sym 76648 $abc$40840$n7847
.sym 76650 VexRiscv._zz_79_[30]
.sym 76651 VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent
.sym 76652 $abc$40840$n3614_1
.sym 76653 $abc$40840$n4732_1
.sym 76654 $abc$40840$n2235
.sym 76655 $abc$40840$n4700_1
.sym 76656 $abc$40840$n4735_1
.sym 76657 $abc$40840$n4703_1
.sym 76658 $abc$40840$n2240
.sym 76659 $abc$40840$n7847
.sym 76660 $abc$40840$n7847
.sym 76661 $abc$40840$n7847
.sym 76662 $abc$40840$n7847
.sym 76663 $abc$40840$n7847
.sym 76664 $abc$40840$n7847
.sym 76665 $abc$40840$n7847
.sym 76666 $abc$40840$n7847
.sym 76667 VexRiscv._zz_94_[20]
.sym 76668 VexRiscv._zz_94_[21]
.sym 76670 VexRiscv._zz_94_[22]
.sym 76671 VexRiscv._zz_94_[23]
.sym 76672 VexRiscv._zz_94_[24]
.sym 76678 clk12_$glb_clk
.sym 76679 $PACKER_VCC_NET
.sym 76680 $PACKER_VCC_NET
.sym 76681 VexRiscv._zz_79_[26]
.sym 76682 VexRiscv._zz_79_[27]
.sym 76683 VexRiscv._zz_79_[28]
.sym 76684 VexRiscv._zz_79_[29]
.sym 76685 VexRiscv._zz_79_[30]
.sym 76686 VexRiscv._zz_79_[31]
.sym 76687 VexRiscv._zz_79_[24]
.sym 76688 VexRiscv._zz_79_[25]
.sym 76691 basesoc_vexriscv_ibus_adr[6]
.sym 76692 $abc$40840$n3649_1
.sym 76693 $abc$40840$n4365
.sym 76694 $abc$40840$n4667
.sym 76695 VexRiscv._zz_79_[30]
.sym 76696 VexRiscv._zz_79_[6]
.sym 76697 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[24]
.sym 76698 basesoc_timer0_reload_storage[2]
.sym 76699 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[8]
.sym 76700 basesoc_timer0_load_storage[16]
.sym 76701 basesoc_we
.sym 76702 VexRiscv._zz_79_[2]
.sym 76703 basesoc_dat_w[2]
.sym 76704 VexRiscv._zz_79_[24]
.sym 76705 VexRiscv._zz_215_[19]
.sym 76706 VexRiscv._zz_215_[29]
.sym 76707 VexRiscv._zz_215_[6]
.sym 76708 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 76709 VexRiscv._zz_79_[10]
.sym 76710 VexRiscv._zz_215_[15]
.sym 76711 VexRiscv._zz_50_[8]
.sym 76712 $abc$40840$n5636_1
.sym 76713 $abc$40840$n4877_1
.sym 76714 VexRiscv._zz_215_[13]
.sym 76715 VexRiscv._zz_79_[7]
.sym 76716 VexRiscv._zz_79_[10]
.sym 76721 VexRiscv._zz_79_[18]
.sym 76727 VexRiscv._zz_50_[10]
.sym 76729 VexRiscv._zz_50_[9]
.sym 76730 VexRiscv._zz_79_[16]
.sym 76731 VexRiscv._zz_79_[23]
.sym 76732 VexRiscv._zz_52_
.sym 76733 VexRiscv._zz_50_[11]
.sym 76734 $PACKER_VCC_NET
.sym 76736 VexRiscv._zz_50_[8]
.sym 76737 $abc$40840$n7847
.sym 76738 VexRiscv._zz_79_[19]
.sym 76742 VexRiscv._zz_79_[21]
.sym 76745 $abc$40840$n7847
.sym 76747 VexRiscv._zz_79_[17]
.sym 76750 VexRiscv._zz_79_[20]
.sym 76751 VexRiscv._zz_50_[7]
.sym 76752 VexRiscv._zz_79_[22]
.sym 76753 $abc$40840$n5053
.sym 76754 $abc$40840$n4610_1
.sym 76755 $abc$40840$n4877_1
.sym 76756 VexRiscv._zz_194_[26]
.sym 76757 $abc$40840$n5055_1
.sym 76758 $abc$40840$n4611_1
.sym 76759 $abc$40840$n4881_1
.sym 76760 $abc$40840$n5635
.sym 76761 $abc$40840$n7847
.sym 76762 $abc$40840$n7847
.sym 76763 $abc$40840$n7847
.sym 76764 $abc$40840$n7847
.sym 76765 $abc$40840$n7847
.sym 76766 $abc$40840$n7847
.sym 76767 $abc$40840$n7847
.sym 76768 $abc$40840$n7847
.sym 76769 VexRiscv._zz_50_[7]
.sym 76770 VexRiscv._zz_50_[8]
.sym 76772 VexRiscv._zz_50_[9]
.sym 76773 VexRiscv._zz_50_[10]
.sym 76774 VexRiscv._zz_50_[11]
.sym 76780 clk12_$glb_clk
.sym 76781 VexRiscv._zz_52_
.sym 76782 VexRiscv._zz_79_[16]
.sym 76783 VexRiscv._zz_79_[17]
.sym 76784 VexRiscv._zz_79_[18]
.sym 76785 VexRiscv._zz_79_[19]
.sym 76786 VexRiscv._zz_79_[20]
.sym 76787 VexRiscv._zz_79_[21]
.sym 76788 VexRiscv._zz_79_[22]
.sym 76789 VexRiscv._zz_79_[23]
.sym 76790 $PACKER_VCC_NET
.sym 76793 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 76795 VexRiscv._zz_35_[1]
.sym 76796 VexRiscv._zz_163_[18]
.sym 76797 basesoc_uart_tx_fifo_do_read
.sym 76798 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[29]
.sym 76799 VexRiscv._zz_79_[23]
.sym 76800 basesoc_vexriscv_ibus_adr[9]
.sym 76802 $PACKER_VCC_NET
.sym 76803 VexRiscv._zz_50_[10]
.sym 76805 VexRiscv._zz_50_[9]
.sym 76806 VexRiscv._zz_79_[29]
.sym 76808 VexRiscv._zz_215_[21]
.sym 76809 VexRiscv._zz_194_[27]
.sym 76810 VexRiscv._zz_79_[20]
.sym 76811 VexRiscv._zz_214_[29]
.sym 76812 $abc$40840$n4059
.sym 76813 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 76814 $abc$40840$n4365
.sym 76815 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 76816 VexRiscv._zz_79_[26]
.sym 76817 basesoc_timer0_value_status[19]
.sym 76818 VexRiscv._zz_215_[16]
.sym 76824 VexRiscv._zz_79_[13]
.sym 76828 VexRiscv._zz_79_[15]
.sym 76830 $abc$40840$n7847
.sym 76832 VexRiscv._zz_79_[14]
.sym 76834 VexRiscv._zz_79_[12]
.sym 76835 VexRiscv._zz_79_[11]
.sym 76837 VexRiscv._zz_79_[9]
.sym 76838 $abc$40840$n7847
.sym 76841 $PACKER_VCC_NET
.sym 76843 $PACKER_VCC_NET
.sym 76844 VexRiscv._zz_94_[24]
.sym 76845 VexRiscv._zz_94_[21]
.sym 76846 VexRiscv._zz_94_[22]
.sym 76848 VexRiscv._zz_94_[23]
.sym 76851 VexRiscv._zz_94_[20]
.sym 76852 VexRiscv._zz_79_[8]
.sym 76854 VexRiscv._zz_79_[10]
.sym 76855 $abc$40840$n7037
.sym 76856 $abc$40840$n5018_1
.sym 76857 $abc$40840$n4751_1
.sym 76858 $abc$40840$n5019
.sym 76859 basesoc_timer0_zero_old_trigger
.sym 76860 $abc$40840$n4987_1
.sym 76861 $abc$40840$n4986_1
.sym 76862 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 76863 $abc$40840$n7847
.sym 76864 $abc$40840$n7847
.sym 76865 $abc$40840$n7847
.sym 76866 $abc$40840$n7847
.sym 76867 $abc$40840$n7847
.sym 76868 $abc$40840$n7847
.sym 76869 $abc$40840$n7847
.sym 76870 $abc$40840$n7847
.sym 76871 VexRiscv._zz_94_[20]
.sym 76872 VexRiscv._zz_94_[21]
.sym 76874 VexRiscv._zz_94_[22]
.sym 76875 VexRiscv._zz_94_[23]
.sym 76876 VexRiscv._zz_94_[24]
.sym 76882 clk12_$glb_clk
.sym 76883 $PACKER_VCC_NET
.sym 76884 $PACKER_VCC_NET
.sym 76885 VexRiscv._zz_79_[10]
.sym 76886 VexRiscv._zz_79_[11]
.sym 76887 VexRiscv._zz_79_[12]
.sym 76888 VexRiscv._zz_79_[13]
.sym 76889 VexRiscv._zz_79_[14]
.sym 76890 VexRiscv._zz_79_[15]
.sym 76891 VexRiscv._zz_79_[8]
.sym 76892 VexRiscv._zz_79_[9]
.sym 76896 basesoc_vexriscv_ibus_adr[8]
.sym 76897 basesoc_uart_phy_rx_reg[7]
.sym 76898 VexRiscv._zz_214_[31]
.sym 76900 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 76901 VexRiscv._zz_215_[14]
.sym 76903 VexRiscv._zz_215_[30]
.sym 76904 VexRiscv._zz_163_[29]
.sym 76905 basesoc_uart_phy_tx_busy
.sym 76906 $abc$40840$n4610_1
.sym 76907 $abc$40840$n4938_1
.sym 76908 VexRiscv._zz_79_[13]
.sym 76909 $abc$40840$n6779
.sym 76910 $abc$40840$n7847
.sym 76911 $abc$40840$n4378
.sym 76912 $abc$40840$n2285
.sym 76913 $abc$40840$n7847
.sym 76915 VexRiscv._zz_214_[20]
.sym 76916 VexRiscv._zz_215_[10]
.sym 76917 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 76918 $abc$40840$n6782_1
.sym 76919 $abc$40840$n11
.sym 76920 VexRiscv._zz_79_[4]
.sym 76927 VexRiscv._zz_79_[2]
.sym 76930 VexRiscv._zz_50_[11]
.sym 76932 VexRiscv._zz_50_[9]
.sym 76933 $abc$40840$n7847
.sym 76935 VexRiscv._zz_79_[5]
.sym 76936 VexRiscv._zz_52_
.sym 76938 $abc$40840$n7847
.sym 76940 VexRiscv._zz_50_[8]
.sym 76943 VexRiscv._zz_79_[4]
.sym 76944 VexRiscv._zz_79_[7]
.sym 76945 $PACKER_VCC_NET
.sym 76946 VexRiscv._zz_79_[3]
.sym 76949 VexRiscv._zz_79_[1]
.sym 76950 VexRiscv._zz_79_[0]
.sym 76952 VexRiscv._zz_50_[10]
.sym 76955 VexRiscv._zz_50_[7]
.sym 76956 VexRiscv._zz_79_[6]
.sym 76957 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 76958 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 76959 $abc$40840$n5023_1
.sym 76960 $abc$40840$n4061
.sym 76961 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 76962 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 76963 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 76964 basesoc_uart_phy_storage[22]
.sym 76965 $abc$40840$n7847
.sym 76966 $abc$40840$n7847
.sym 76967 $abc$40840$n7847
.sym 76968 $abc$40840$n7847
.sym 76969 $abc$40840$n7847
.sym 76970 $abc$40840$n7847
.sym 76971 $abc$40840$n7847
.sym 76972 $abc$40840$n7847
.sym 76973 VexRiscv._zz_50_[7]
.sym 76974 VexRiscv._zz_50_[8]
.sym 76976 VexRiscv._zz_50_[9]
.sym 76977 VexRiscv._zz_50_[10]
.sym 76978 VexRiscv._zz_50_[11]
.sym 76984 clk12_$glb_clk
.sym 76985 VexRiscv._zz_52_
.sym 76986 VexRiscv._zz_79_[0]
.sym 76987 VexRiscv._zz_79_[1]
.sym 76988 VexRiscv._zz_79_[2]
.sym 76989 VexRiscv._zz_79_[3]
.sym 76990 VexRiscv._zz_79_[4]
.sym 76991 VexRiscv._zz_79_[5]
.sym 76992 VexRiscv._zz_79_[6]
.sym 76993 VexRiscv._zz_79_[7]
.sym 76994 $PACKER_VCC_NET
.sym 76998 basesoc_vexriscv_ibus_adr[3]
.sym 76999 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[23]
.sym 77000 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 77001 VexRiscv.CsrPlugin_exception
.sym 77002 VexRiscv._zz_52_
.sym 77003 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 77004 VexRiscv._zz_35_[28]
.sym 77006 VexRiscv._zz_50_[11]
.sym 77007 $abc$40840$n4374
.sym 77008 VexRiscv._zz_79_[15]
.sym 77010 $abc$40840$n6779
.sym 77011 VexRiscv._zz_214_[27]
.sym 77012 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 77013 VexRiscv._zz_79_[12]
.sym 77014 VexRiscv._zz_50_[7]
.sym 77015 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 77016 VexRiscv._zz_215_[3]
.sym 77017 VexRiscv._zz_214_[12]
.sym 77018 basesoc_uart_phy_rx_busy
.sym 77019 VexRiscv._zz_215_[27]
.sym 77020 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 77021 VexRiscv._zz_79_[9]
.sym 77022 VexRiscv._zz_215_[0]
.sym 77029 $PACKER_VCC_NET
.sym 77030 VexRiscv._zz_79_[31]
.sym 77031 VexRiscv._zz_79_[30]
.sym 77038 VexRiscv._zz_79_[24]
.sym 77040 $PACKER_VCC_NET
.sym 77041 VexRiscv._zz_79_[29]
.sym 77042 VexRiscv._zz_79_[28]
.sym 77043 VexRiscv._zz_79_[26]
.sym 77044 VexRiscv._zz_79_[27]
.sym 77045 $abc$40840$n7847
.sym 77046 VexRiscv._zz_79_[25]
.sym 77047 VexRiscv._zz_94_[18]
.sym 77048 $abc$40840$n7847
.sym 77051 VexRiscv._zz_94_[17]
.sym 77053 VexRiscv._zz_94_[19]
.sym 77054 VexRiscv._zz_94_[16]
.sym 77057 VexRiscv._zz_94_[15]
.sym 77059 $abc$40840$n3751_1
.sym 77060 $abc$40840$n4978_1
.sym 77061 $abc$40840$n4563_1
.sym 77062 $abc$40840$n4065
.sym 77063 $abc$40840$n3752
.sym 77064 $abc$40840$n4979_1
.sym 77065 $abc$40840$n4564_1
.sym 77066 basesoc_timer0_value_status[19]
.sym 77067 $abc$40840$n7847
.sym 77068 $abc$40840$n7847
.sym 77069 $abc$40840$n7847
.sym 77070 $abc$40840$n7847
.sym 77071 $abc$40840$n7847
.sym 77072 $abc$40840$n7847
.sym 77073 $abc$40840$n7847
.sym 77074 $abc$40840$n7847
.sym 77075 VexRiscv._zz_94_[15]
.sym 77076 VexRiscv._zz_94_[16]
.sym 77078 VexRiscv._zz_94_[17]
.sym 77079 VexRiscv._zz_94_[18]
.sym 77080 VexRiscv._zz_94_[19]
.sym 77086 clk12_$glb_clk
.sym 77087 $PACKER_VCC_NET
.sym 77088 $PACKER_VCC_NET
.sym 77089 VexRiscv._zz_79_[26]
.sym 77090 VexRiscv._zz_79_[27]
.sym 77091 VexRiscv._zz_79_[28]
.sym 77092 VexRiscv._zz_79_[29]
.sym 77093 VexRiscv._zz_79_[30]
.sym 77094 VexRiscv._zz_79_[31]
.sym 77095 VexRiscv._zz_79_[24]
.sym 77096 VexRiscv._zz_79_[25]
.sym 77101 VexRiscv._zz_79_[2]
.sym 77102 VexRiscv._zz_199_[23]
.sym 77103 VexRiscv._zz_214_[26]
.sym 77104 VexRiscv._zz_160_
.sym 77105 VexRiscv._zz_214_[30]
.sym 77106 basesoc_timer0_reload_storage[2]
.sym 77107 VexRiscv._zz_35_[13]
.sym 77108 VexRiscv._zz_35_[15]
.sym 77109 VexRiscv._zz_163_[21]
.sym 77110 $abc$40840$n4379_1
.sym 77111 basesoc_we
.sym 77112 VexRiscv.decode_to_execute_RS2[23]
.sym 77113 VexRiscv._zz_50_[8]
.sym 77114 VexRiscv._zz_79_[7]
.sym 77115 $abc$40840$n5636_1
.sym 77116 VexRiscv._zz_214_[28]
.sym 77117 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 77118 VexRiscv._zz_215_[19]
.sym 77119 VexRiscv._zz_50_[8]
.sym 77121 VexRiscv._zz_79_[13]
.sym 77122 VexRiscv._zz_79_[10]
.sym 77123 basesoc_timer0_value[19]
.sym 77124 VexRiscv._zz_214_[24]
.sym 77131 VexRiscv._zz_52_
.sym 77133 $PACKER_VCC_NET
.sym 77135 $abc$40840$n7847
.sym 77137 VexRiscv._zz_79_[23]
.sym 77138 VexRiscv._zz_50_[8]
.sym 77139 VexRiscv._zz_50_[9]
.sym 77140 VexRiscv._zz_50_[10]
.sym 77141 VexRiscv._zz_50_[11]
.sym 77142 VexRiscv._zz_79_[22]
.sym 77143 $abc$40840$n7847
.sym 77144 VexRiscv._zz_79_[18]
.sym 77146 VexRiscv._zz_79_[19]
.sym 77147 VexRiscv._zz_79_[20]
.sym 77148 VexRiscv._zz_79_[21]
.sym 77152 VexRiscv._zz_50_[7]
.sym 77156 VexRiscv._zz_79_[16]
.sym 77159 VexRiscv._zz_79_[17]
.sym 77161 basesoc_uart_phy_uart_clk_txen
.sym 77162 $abc$40840$n4848_1
.sym 77163 basesoc_uart_phy_storage[20]
.sym 77164 $abc$40840$n5047
.sym 77165 $abc$40840$n4438_1
.sym 77166 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 77167 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 77168 $abc$40840$n4437
.sym 77169 $abc$40840$n7847
.sym 77170 $abc$40840$n7847
.sym 77171 $abc$40840$n7847
.sym 77172 $abc$40840$n7847
.sym 77173 $abc$40840$n7847
.sym 77174 $abc$40840$n7847
.sym 77175 $abc$40840$n7847
.sym 77176 $abc$40840$n7847
.sym 77177 VexRiscv._zz_50_[7]
.sym 77178 VexRiscv._zz_50_[8]
.sym 77180 VexRiscv._zz_50_[9]
.sym 77181 VexRiscv._zz_50_[10]
.sym 77182 VexRiscv._zz_50_[11]
.sym 77188 clk12_$glb_clk
.sym 77189 VexRiscv._zz_52_
.sym 77190 VexRiscv._zz_79_[16]
.sym 77191 VexRiscv._zz_79_[17]
.sym 77192 VexRiscv._zz_79_[18]
.sym 77193 VexRiscv._zz_79_[19]
.sym 77194 VexRiscv._zz_79_[20]
.sym 77195 VexRiscv._zz_79_[21]
.sym 77196 VexRiscv._zz_79_[22]
.sym 77197 VexRiscv._zz_79_[23]
.sym 77198 $PACKER_VCC_NET
.sym 77200 basesoc_vexriscv_ibus_adr[12]
.sym 77201 basesoc_vexriscv_ibus_adr[12]
.sym 77203 VexRiscv._zz_214_[23]
.sym 77204 basesoc_vexriscv_ibus_adr[28]
.sym 77205 $abc$40840$n4785_1
.sym 77206 VexRiscv._zz_50_[10]
.sym 77207 VexRiscv._zz_50_[9]
.sym 77208 basesoc_vexriscv_ibus_adr[5]
.sym 77209 VexRiscv._zz_50_[11]
.sym 77210 VexRiscv._zz_135_[24]
.sym 77211 VexRiscv._zz_79_[2]
.sym 77212 VexRiscv._zz_79_[1]
.sym 77213 VexRiscv._zz_79_[23]
.sym 77214 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 77215 VexRiscv._zz_214_[11]
.sym 77216 VexRiscv._zz_214_[1]
.sym 77217 VexRiscv._zz_194_[27]
.sym 77218 $abc$40840$n138
.sym 77219 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 77220 VexRiscv._zz_214_[19]
.sym 77221 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 77222 $abc$40840$n4365
.sym 77223 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 77224 VexRiscv._zz_35_[19]
.sym 77225 basesoc_timer0_value_status[19]
.sym 77226 VexRiscv._zz_50_[10]
.sym 77233 $PACKER_VCC_NET
.sym 77235 $PACKER_VCC_NET
.sym 77238 $abc$40840$n7847
.sym 77242 VexRiscv._zz_79_[12]
.sym 77243 VexRiscv._zz_79_[15]
.sym 77244 VexRiscv._zz_79_[14]
.sym 77245 VexRiscv._zz_79_[11]
.sym 77246 $abc$40840$n7847
.sym 77247 VexRiscv._zz_79_[8]
.sym 77250 VexRiscv._zz_79_[9]
.sym 77251 VexRiscv._zz_94_[18]
.sym 77255 VexRiscv._zz_94_[17]
.sym 77257 VexRiscv._zz_94_[19]
.sym 77258 VexRiscv._zz_94_[16]
.sym 77259 VexRiscv._zz_79_[13]
.sym 77260 VexRiscv._zz_79_[10]
.sym 77261 VexRiscv._zz_94_[15]
.sym 77263 $abc$40840$n6687_1
.sym 77264 VexRiscv._zz_163_[19]
.sym 77265 $abc$40840$n4845
.sym 77266 $abc$40840$n5046_1
.sym 77267 VexRiscv._zz_79_[0]
.sym 77268 $abc$40840$n4719_1
.sym 77269 $abc$40840$n4372
.sym 77270 $abc$40840$n5015
.sym 77271 $abc$40840$n7847
.sym 77272 $abc$40840$n7847
.sym 77273 $abc$40840$n7847
.sym 77274 $abc$40840$n7847
.sym 77275 $abc$40840$n7847
.sym 77276 $abc$40840$n7847
.sym 77277 $abc$40840$n7847
.sym 77278 $abc$40840$n7847
.sym 77279 VexRiscv._zz_94_[15]
.sym 77280 VexRiscv._zz_94_[16]
.sym 77282 VexRiscv._zz_94_[17]
.sym 77283 VexRiscv._zz_94_[18]
.sym 77284 VexRiscv._zz_94_[19]
.sym 77290 clk12_$glb_clk
.sym 77291 $PACKER_VCC_NET
.sym 77292 $PACKER_VCC_NET
.sym 77293 VexRiscv._zz_79_[10]
.sym 77294 VexRiscv._zz_79_[11]
.sym 77295 VexRiscv._zz_79_[12]
.sym 77296 VexRiscv._zz_79_[13]
.sym 77297 VexRiscv._zz_79_[14]
.sym 77298 VexRiscv._zz_79_[15]
.sym 77299 VexRiscv._zz_79_[8]
.sym 77300 VexRiscv._zz_79_[9]
.sym 77303 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 77304 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 77305 VexRiscv._zz_214_[15]
.sym 77306 basesoc_ctrl_bus_errors[0]
.sym 77307 VexRiscv.decode_to_execute_RS2[23]
.sym 77309 VexRiscv._zz_214_[14]
.sym 77310 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 77311 VexRiscv._zz_214_[13]
.sym 77312 $abc$40840$n4966_1
.sym 77313 csrbankarray_csrbank3_bitbang0_w[0]
.sym 77314 VexRiscv._zz_214_[2]
.sym 77315 $abc$40840$n4938_1
.sym 77316 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 77317 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 77318 basesoc_vexriscv_ibus_adr[6]
.sym 77319 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 77320 $abc$40840$n11
.sym 77321 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 77322 VexRiscv.CsrPlugin_hadException
.sym 77323 $abc$40840$n4378
.sym 77324 VexRiscv._zz_79_[4]
.sym 77325 $abc$40840$n7847
.sym 77326 $abc$40840$n6782_1
.sym 77327 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 77328 $abc$40840$n2285
.sym 77335 $abc$40840$n7847
.sym 77339 VexRiscv._zz_79_[4]
.sym 77340 VexRiscv._zz_50_[11]
.sym 77341 VexRiscv._zz_79_[7]
.sym 77343 VexRiscv._zz_79_[5]
.sym 77346 VexRiscv._zz_79_[2]
.sym 77347 VexRiscv._zz_50_[9]
.sym 77350 $abc$40840$n7847
.sym 77351 VexRiscv._zz_79_[6]
.sym 77353 VexRiscv._zz_79_[0]
.sym 77355 VexRiscv._zz_50_[8]
.sym 77356 VexRiscv._zz_79_[1]
.sym 77357 VexRiscv._zz_50_[7]
.sym 77360 VexRiscv._zz_52_
.sym 77361 VexRiscv._zz_79_[3]
.sym 77362 $PACKER_VCC_NET
.sym 77364 VexRiscv._zz_50_[10]
.sym 77365 basesoc_vexriscv_ibus_adr[16]
.sym 77366 $abc$40840$n5013
.sym 77367 $abc$40840$n4926
.sym 77368 $abc$40840$n4364_1
.sym 77369 $abc$40840$n4446
.sym 77370 $abc$40840$n4715_1
.sym 77371 $abc$40840$n4363
.sym 77372 $abc$40840$n4932_1
.sym 77373 $abc$40840$n7847
.sym 77374 $abc$40840$n7847
.sym 77375 $abc$40840$n7847
.sym 77376 $abc$40840$n7847
.sym 77377 $abc$40840$n7847
.sym 77378 $abc$40840$n7847
.sym 77379 $abc$40840$n7847
.sym 77380 $abc$40840$n7847
.sym 77381 VexRiscv._zz_50_[7]
.sym 77382 VexRiscv._zz_50_[8]
.sym 77384 VexRiscv._zz_50_[9]
.sym 77385 VexRiscv._zz_50_[10]
.sym 77386 VexRiscv._zz_50_[11]
.sym 77392 clk12_$glb_clk
.sym 77393 VexRiscv._zz_52_
.sym 77394 VexRiscv._zz_79_[0]
.sym 77395 VexRiscv._zz_79_[1]
.sym 77396 VexRiscv._zz_79_[2]
.sym 77397 VexRiscv._zz_79_[3]
.sym 77398 VexRiscv._zz_79_[4]
.sym 77399 VexRiscv._zz_79_[5]
.sym 77400 VexRiscv._zz_79_[6]
.sym 77401 VexRiscv._zz_79_[7]
.sym 77402 $PACKER_VCC_NET
.sym 77406 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 77407 VexRiscv._zz_214_[7]
.sym 77408 VexRiscv._zz_79_[17]
.sym 77409 VexRiscv._zz_35_[17]
.sym 77410 $abc$40840$n4941
.sym 77411 VexRiscv._zz_170_[0]
.sym 77412 $abc$40840$n4939
.sym 77413 VexRiscv._zz_79_[27]
.sym 77414 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 77415 $abc$40840$n2508
.sym 77416 VexRiscv._zz_50_[11]
.sym 77418 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 77419 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 77420 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 77421 VexRiscv._zz_199_[2]
.sym 77422 $abc$40840$n4715_1
.sym 77423 VexRiscv._zz_79_[0]
.sym 77424 VexRiscv._zz_214_[3]
.sym 77425 $abc$40840$n5021_1
.sym 77426 VexRiscv._zz_215_[0]
.sym 77427 $abc$40840$n4747_1
.sym 77428 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 77429 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 77430 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 77439 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 77441 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 77442 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 77444 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 77446 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 77447 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 77448 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 77450 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 77453 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 77455 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 77458 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 77462 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 77463 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 77464 $PACKER_VCC_NET
.sym 77465 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 77467 $abc$40840$n5022_1
.sym 77468 $abc$40840$n5021_1
.sym 77469 $abc$40840$n4747_1
.sym 77470 VexRiscv._zz_285_[3]
.sym 77471 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4]
.sym 77472 $abc$40840$n5632_1
.sym 77473 $abc$40840$n7
.sym 77474 VexRiscv._zz_199_[2]
.sym 77483 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 77484 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 77486 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 77487 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 77488 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 77489 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 77490 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 77491 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 77492 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 77494 clk12_$glb_clk
.sym 77495 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 77496 $PACKER_VCC_NET
.sym 77497 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 77499 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 77501 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 77503 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 77510 basesoc_dat_w[2]
.sym 77511 $abc$40840$n2451
.sym 77512 VexRiscv._zz_50_[9]
.sym 77513 $abc$40840$n4379_1
.sym 77514 VexRiscv._zz_160_
.sym 77515 $abc$40840$n4938_1
.sym 77516 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[19]
.sym 77517 basesoc_ctrl_bus_errors[1]
.sym 77518 basesoc_vexriscv_ibus_adr[5]
.sym 77519 $abc$40840$n4379_1
.sym 77520 $abc$40840$n4926
.sym 77521 $abc$40840$n2258
.sym 77522 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4]
.sym 77523 $abc$40840$n4939
.sym 77524 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 77525 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 77526 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 77527 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 77528 VexRiscv._zz_199_[2]
.sym 77529 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 77530 basesoc_vexriscv_ibus_adr[3]
.sym 77531 $abc$40840$n233
.sym 77532 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 77537 basesoc_vexriscv_ibus_adr[5]
.sym 77539 basesoc_vexriscv_ibus_adr[7]
.sym 77544 basesoc_vexriscv_ibus_adr[8]
.sym 77545 basesoc_vexriscv_ibus_adr[6]
.sym 77546 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 77548 VexRiscv._zz_203_
.sym 77550 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 77552 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 77553 basesoc_vexriscv_ibus_adr[3]
.sym 77555 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 77556 basesoc_vexriscv_ibus_adr[4]
.sym 77557 $PACKER_VCC_NET
.sym 77565 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 77567 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 77568 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 77569 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 77570 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[0]
.sym 77571 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[18]
.sym 77572 $abc$40840$n5406_1
.sym 77573 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 77574 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 77575 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[30]
.sym 77576 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[14]
.sym 77585 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 77586 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 77588 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 77589 basesoc_vexriscv_ibus_adr[3]
.sym 77590 basesoc_vexriscv_ibus_adr[4]
.sym 77591 basesoc_vexriscv_ibus_adr[5]
.sym 77592 basesoc_vexriscv_ibus_adr[6]
.sym 77593 basesoc_vexriscv_ibus_adr[7]
.sym 77594 basesoc_vexriscv_ibus_adr[8]
.sym 77596 clk12_$glb_clk
.sym 77597 VexRiscv._zz_203_
.sym 77598 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 77600 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 77602 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 77604 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 77606 $PACKER_VCC_NET
.sym 77608 $abc$40840$n4938_1
.sym 77609 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[14]
.sym 77611 VexRiscv.memory_to_writeBack_MEMORY_ENABLE
.sym 77612 $abc$40840$n4006_1
.sym 77613 $abc$40840$n3951
.sym 77614 basesoc_vexriscv_ibus_adr[7]
.sym 77615 $abc$40840$n2653
.sym 77616 sys_rst
.sym 77617 $abc$40840$n4997
.sym 77618 VexRiscv._zz_160_
.sym 77619 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 77620 $abc$40840$n4378
.sym 77621 $abc$40840$n4945_1
.sym 77622 $abc$40840$n233
.sym 77623 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 77624 $abc$40840$n98
.sym 77625 VexRiscv._zz_194_[26]
.sym 77626 $abc$40840$n138
.sym 77627 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 77628 $abc$40840$n100
.sym 77629 VexRiscv._zz_194_[27]
.sym 77630 basesoc_vexriscv_ibus_adr[22]
.sym 77631 VexRiscv._zz_190_
.sym 77632 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2]
.sym 77633 VexRiscv._zz_199_[2]
.sym 77634 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[0]
.sym 77639 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 77641 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 77643 $PACKER_VCC_NET
.sym 77646 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 77648 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 77650 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 77651 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 77652 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 77653 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 77659 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 77661 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 77663 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 77664 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 77665 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 77668 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 77671 VexRiscv._zz_170_[2]
.sym 77672 VexRiscv._zz_287_[4]
.sym 77673 VexRiscv._zz_287_[3]
.sym 77674 $abc$40840$n5433_1
.sym 77675 VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE
.sym 77676 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 77677 VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE
.sym 77678 VexRiscv._zz_41_[15]
.sym 77687 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 77688 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 77690 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 77691 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 77692 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 77693 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 77694 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 77695 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 77696 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 77698 clk12_$glb_clk
.sym 77699 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 77700 $PACKER_VCC_NET
.sym 77701 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 77703 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 77705 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 77707 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 77710 $abc$40840$n6649
.sym 77713 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 77714 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 77715 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 77716 $abc$40840$n5406_1
.sym 77717 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[1]
.sym 77718 VexRiscv.execute_LightShifterPlugin_isActive
.sym 77719 $abc$40840$n8284
.sym 77720 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 77721 $abc$40840$n6657_1
.sym 77723 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 77724 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 77725 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 77726 basesoc_vexriscv_ibus_adr[6]
.sym 77727 basesoc_vexriscv_ibus_adr[4]
.sym 77728 $abc$40840$n11
.sym 77729 VexRiscv._zz_194_[13]
.sym 77730 $PACKER_VCC_NET
.sym 77731 VexRiscv.CsrPlugin_hadException
.sym 77732 $abc$40840$n2285
.sym 77733 VexRiscv._zz_79_[4]
.sym 77734 $PACKER_VCC_NET
.sym 77735 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[11]
.sym 77736 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 77743 basesoc_vexriscv_ibus_adr[5]
.sym 77744 basesoc_vexriscv_ibus_adr[4]
.sym 77745 $PACKER_VCC_NET
.sym 77747 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 77750 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 77752 VexRiscv._zz_203_
.sym 77753 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 77755 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 77761 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 77764 basesoc_vexriscv_ibus_adr[8]
.sym 77766 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 77767 basesoc_vexriscv_ibus_adr[6]
.sym 77768 basesoc_vexriscv_ibus_adr[7]
.sym 77770 basesoc_vexriscv_ibus_adr[3]
.sym 77772 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 77773 $abc$40840$n140
.sym 77774 $abc$40840$n138
.sym 77775 $abc$40840$n136
.sym 77776 $abc$40840$n5629
.sym 77777 $abc$40840$n5593
.sym 77778 $abc$40840$n5638_1
.sym 77779 $abc$40840$n4010_1
.sym 77780 $abc$40840$n3662_1
.sym 77789 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 77790 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 77792 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 77793 basesoc_vexriscv_ibus_adr[3]
.sym 77794 basesoc_vexriscv_ibus_adr[4]
.sym 77795 basesoc_vexriscv_ibus_adr[5]
.sym 77796 basesoc_vexriscv_ibus_adr[6]
.sym 77797 basesoc_vexriscv_ibus_adr[7]
.sym 77798 basesoc_vexriscv_ibus_adr[8]
.sym 77800 clk12_$glb_clk
.sym 77801 VexRiscv._zz_203_
.sym 77802 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 77804 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 77806 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 77808 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 77810 $PACKER_VCC_NET
.sym 77818 $abc$40840$n5433_1
.sym 77819 VexRiscv.execute_arbitration_isValid
.sym 77820 VexRiscv._zz_41_[15]
.sym 77822 VexRiscv._zz_170_[2]
.sym 77823 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 77825 VexRiscv._zz_170_[2]
.sym 77826 VexRiscv._zz_287_[3]
.sym 77827 VexRiscv._zz_194_[26]
.sym 77828 VexRiscv._zz_287_[0]
.sym 77829 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[5]
.sym 77830 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[10]
.sym 77831 basesoc_vexriscv_ibus_adr[24]
.sym 77832 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 77833 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 77834 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[27]
.sym 77835 $abc$40840$n235
.sym 77836 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 77837 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 77838 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[8]
.sym 77843 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 77847 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 77853 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 77854 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 77856 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 77858 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 77862 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 77863 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 77868 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 77869 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 77870 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 77871 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 77872 $PACKER_VCC_NET
.sym 77873 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 77874 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 77875 basesoc_vexriscv_ibus_adr[24]
.sym 77876 basesoc_vexriscv_ibus_adr[23]
.sym 77877 basesoc_vexriscv_ibus_adr[25]
.sym 77878 $abc$40840$n3754_1
.sym 77879 basesoc_vexriscv_ibus_adr[10]
.sym 77880 basesoc_vexriscv_ibus_adr[4]
.sym 77881 basesoc_vexriscv_ibus_adr[17]
.sym 77882 $abc$40840$n5475_1
.sym 77891 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 77892 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 77894 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 77895 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 77896 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 77897 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 77898 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 77899 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 77900 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 77902 clk12_$glb_clk
.sym 77903 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 77904 $PACKER_VCC_NET
.sym 77905 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 77907 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 77909 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 77911 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 77914 $abc$40840$n5638_1
.sym 77917 VexRiscv._zz_194_[25]
.sym 77918 $abc$40840$n5639
.sym 77919 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 77920 $abc$40840$n4014_1
.sym 77921 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 77922 basesoc_dat_w[4]
.sym 77923 basesoc_vexriscv_ibus_adr[29]
.sym 77924 $abc$40840$n2267
.sym 77926 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[3]
.sym 77927 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[5]
.sym 77928 VexRiscv._zz_194_[12]
.sym 77929 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 77930 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[25]
.sym 77931 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]
.sym 77932 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[30]
.sym 77933 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]
.sym 77934 $abc$40840$n2258
.sym 77935 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 77936 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[29]
.sym 77937 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 77938 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4]
.sym 77939 $abc$40840$n233
.sym 77940 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 77945 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 77946 basesoc_vexriscv_ibus_adr[4]
.sym 77947 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 77948 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 77952 basesoc_vexriscv_ibus_adr[8]
.sym 77954 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 77956 basesoc_vexriscv_ibus_adr[7]
.sym 77958 $PACKER_VCC_NET
.sym 77960 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 77965 basesoc_vexriscv_ibus_adr[3]
.sym 77966 basesoc_vexriscv_ibus_adr[6]
.sym 77967 basesoc_vexriscv_ibus_adr[5]
.sym 77969 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 77972 VexRiscv._zz_203_
.sym 77974 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 77977 VexRiscv.CsrPlugin_mtval[9]
.sym 77978 VexRiscv.CsrPlugin_mtval[29]
.sym 77979 VexRiscv.CsrPlugin_mtval[31]
.sym 77980 $abc$40840$n7848
.sym 77981 $abc$40840$n5454_1
.sym 77982 VexRiscv.CsrPlugin_mtval[17]
.sym 77983 $abc$40840$n5124_1
.sym 77984 VexRiscv.CsrPlugin_mtval[16]
.sym 77993 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 77994 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 77996 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 77997 basesoc_vexriscv_ibus_adr[3]
.sym 77998 basesoc_vexriscv_ibus_adr[4]
.sym 77999 basesoc_vexriscv_ibus_adr[5]
.sym 78000 basesoc_vexriscv_ibus_adr[6]
.sym 78001 basesoc_vexriscv_ibus_adr[7]
.sym 78002 basesoc_vexriscv_ibus_adr[8]
.sym 78004 clk12_$glb_clk
.sym 78005 VexRiscv._zz_203_
.sym 78006 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 78008 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 78010 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 78012 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 78014 $PACKER_VCC_NET
.sym 78016 basesoc_vexriscv_ibus_adr[4]
.sym 78019 VexRiscv.memory_arbitration_isValid
.sym 78020 basesoc_vexriscv_ibus_adr[17]
.sym 78021 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[25]
.sym 78022 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 78023 $abc$40840$n233
.sym 78024 $abc$40840$n5475_1
.sym 78025 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 78026 $PACKER_VCC_NET
.sym 78027 basesoc_vexriscv_ibus_adr[7]
.sym 78028 $abc$40840$n5630_1
.sym 78029 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 78031 basesoc_vexriscv_ibus_adr[25]
.sym 78032 $abc$40840$n98
.sym 78033 VexRiscv._zz_41_[8]
.sym 78034 VexRiscv._zz_190_
.sym 78035 $abc$40840$n5068
.sym 78036 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2]
.sym 78037 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 78038 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[0]
.sym 78039 basesoc_vexriscv_ibus_adr[22]
.sym 78040 $abc$40840$n100
.sym 78041 $abc$40840$n5068
.sym 78042 VexRiscv._zz_135_[22]
.sym 78047 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 78050 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 78051 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 78053 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 78060 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 78063 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 78064 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 78066 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 78067 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 78071 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 78072 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 78073 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 78074 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 78076 $PACKER_VCC_NET
.sym 78078 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 78079 VexRiscv.DBusSimplePlugin_redoBranch_payload[15]
.sym 78080 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[0]
.sym 78081 $abc$40840$n5152
.sym 78082 $abc$40840$n5402_1
.sym 78083 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 78084 $abc$40840$n5184_1
.sym 78085 VexRiscv.DBusSimplePlugin_redoBranch_payload[8]
.sym 78086 VexRiscv.DBusSimplePlugin_redoBranch_payload[20]
.sym 78095 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 78096 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 78098 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 78099 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 78100 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 78101 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 78102 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 78103 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 78104 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 78106 clk12_$glb_clk
.sym 78107 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 78108 $PACKER_VCC_NET
.sym 78109 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 78111 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 78113 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 78115 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 78118 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 78119 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[2]
.sym 78121 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]
.sym 78122 $abc$40840$n2343
.sym 78123 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]
.sym 78124 $abc$40840$n7848
.sym 78125 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 78126 VexRiscv.CsrPlugin_mtval[16]
.sym 78127 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 78128 VexRiscv.CsrPlugin_mtval[9]
.sym 78129 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[15]
.sym 78130 VexRiscv.CsrPlugin_mtval[29]
.sym 78131 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 78132 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 78133 $PACKER_VCC_NET
.sym 78134 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 78135 $abc$40840$n7848
.sym 78136 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 78138 basesoc_vexriscv_ibus_adr[4]
.sym 78139 VexRiscv.CsrPlugin_hadException
.sym 78140 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[5]
.sym 78141 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 78142 $PACKER_VCC_NET
.sym 78143 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[3]
.sym 78144 $abc$40840$n11
.sym 78149 basesoc_vexriscv_ibus_adr[3]
.sym 78151 VexRiscv._zz_203_
.sym 78154 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 78155 basesoc_vexriscv_ibus_adr[5]
.sym 78157 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 78160 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 78161 basesoc_vexriscv_ibus_adr[4]
.sym 78162 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 78165 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 78169 $PACKER_VCC_NET
.sym 78171 basesoc_vexriscv_ibus_adr[7]
.sym 78177 basesoc_vexriscv_ibus_adr[8]
.sym 78178 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 78179 basesoc_vexriscv_ibus_adr[6]
.sym 78180 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 78181 $abc$40840$n98
.sym 78182 $abc$40840$n6680_1
.sym 78183 $abc$40840$n4231_1
.sym 78184 $abc$40840$n6673_1
.sym 78185 $abc$40840$n100
.sym 78186 $abc$40840$n6817_1
.sym 78187 $abc$40840$n6815_1
.sym 78188 $abc$40840$n104
.sym 78197 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 78198 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 78200 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 78201 basesoc_vexriscv_ibus_adr[3]
.sym 78202 basesoc_vexriscv_ibus_adr[4]
.sym 78203 basesoc_vexriscv_ibus_adr[5]
.sym 78204 basesoc_vexriscv_ibus_adr[6]
.sym 78205 basesoc_vexriscv_ibus_adr[7]
.sym 78206 basesoc_vexriscv_ibus_adr[8]
.sym 78208 clk12_$glb_clk
.sym 78209 VexRiscv._zz_203_
.sym 78210 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 78212 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 78214 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 78216 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 78218 $PACKER_VCC_NET
.sym 78219 basesoc_vexriscv_ibus_adr[3]
.sym 78220 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 78223 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[6]
.sym 78224 VexRiscv._zz_122_
.sym 78225 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[1]
.sym 78226 $abc$40840$n5402_1
.sym 78227 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 78228 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 78229 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 78230 VexRiscv.DBusSimplePlugin_redoBranch_payload[15]
.sym 78232 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[23]
.sym 78233 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[4]
.sym 78234 $abc$40840$n5152
.sym 78235 VexRiscv.IBusCachedPlugin_cache._zz_10_[11]
.sym 78236 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 78237 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[5]
.sym 78238 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 78239 basesoc_vexriscv_ibus_adr[19]
.sym 78240 VexRiscv._zz_41_[20]
.sym 78241 basesoc_dat_w[2]
.sym 78242 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 78243 $abc$40840$n235
.sym 78244 basesoc_vexriscv_ibus_adr[24]
.sym 78245 basesoc_vexriscv_ibus_adr[18]
.sym 78246 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[0]
.sym 78255 basesoc_vexriscv_ibus_adr[17]
.sym 78258 basesoc_vexriscv_ibus_adr[16]
.sym 78261 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 78262 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 78264 basesoc_vexriscv_ibus_adr[19]
.sym 78267 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 78268 basesoc_vexriscv_ibus_adr[22]
.sym 78269 basesoc_vexriscv_ibus_adr[21]
.sym 78270 basesoc_vexriscv_ibus_adr[18]
.sym 78271 $PACKER_VCC_NET
.sym 78272 $abc$40840$n7848
.sym 78273 $abc$40840$n7848
.sym 78276 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 78277 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 78279 basesoc_vexriscv_ibus_adr[20]
.sym 78280 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 78281 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 78282 basesoc_vexriscv_ibus_adr[15]
.sym 78283 $abc$40840$n4228
.sym 78284 $abc$40840$n4222
.sym 78285 $abc$40840$n6677_1
.sym 78286 $abc$40840$n6819_1
.sym 78287 $abc$40840$n4237_1
.sym 78288 $abc$40840$n3355
.sym 78289 VexRiscv.IBusCachedPlugin_cache._zz_16_[1]
.sym 78290 $abc$40840$n6821_1
.sym 78291 $abc$40840$n7848
.sym 78292 $abc$40840$n7848
.sym 78293 $abc$40840$n7848
.sym 78294 $abc$40840$n7848
.sym 78295 $abc$40840$n7848
.sym 78296 $abc$40840$n7848
.sym 78297 $abc$40840$n7848
.sym 78298 $abc$40840$n7848
.sym 78299 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 78300 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 78302 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 78303 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 78304 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 78305 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 78310 clk12_$glb_clk
.sym 78311 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 78312 $PACKER_VCC_NET
.sym 78313 basesoc_vexriscv_ibus_adr[17]
.sym 78314 basesoc_vexriscv_ibus_adr[18]
.sym 78315 basesoc_vexriscv_ibus_adr[19]
.sym 78316 basesoc_vexriscv_ibus_adr[20]
.sym 78317 basesoc_vexriscv_ibus_adr[21]
.sym 78318 basesoc_vexriscv_ibus_adr[22]
.sym 78319 basesoc_vexriscv_ibus_adr[15]
.sym 78320 basesoc_vexriscv_ibus_adr[16]
.sym 78322 $abc$40840$n2252
.sym 78325 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 78326 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[17]
.sym 78327 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 78328 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 78329 $abc$40840$n2343
.sym 78330 $abc$40840$n104
.sym 78331 VexRiscv._zz_160_
.sym 78332 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 78333 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[12]
.sym 78334 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[26]
.sym 78335 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[14]
.sym 78337 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 78338 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 78339 $abc$40840$n2240
.sym 78341 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 78342 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4]
.sym 78343 $abc$40840$n2258
.sym 78344 $PACKER_GND_NET
.sym 78345 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 78346 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4]
.sym 78347 VexRiscv.IBusCachedPlugin_cache._zz_10_[18]
.sym 78348 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 78354 basesoc_vexriscv_ibus_adr[14]
.sym 78355 basesoc_vexriscv_ibus_adr[13]
.sym 78356 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4]
.sym 78357 basesoc_vexriscv_ibus_adr[9]
.sym 78361 $abc$40840$n7848
.sym 78362 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[1]
.sym 78364 $abc$40840$n7848
.sym 78368 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[3]
.sym 78370 basesoc_vexriscv_ibus_adr[12]
.sym 78371 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 78374 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2]
.sym 78375 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[5]
.sym 78379 basesoc_vexriscv_ibus_adr[10]
.sym 78380 VexRiscv.IBusCachedPlugin_cache._zz_2_
.sym 78381 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[0]
.sym 78382 $PACKER_VCC_NET
.sym 78383 VexRiscv.IBusCachedPlugin_cache._zz_16_[1]
.sym 78384 basesoc_vexriscv_ibus_adr[11]
.sym 78385 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 78386 $abc$40840$n4221
.sym 78387 VexRiscv._zz_10_[0]
.sym 78388 VexRiscv._zz_10_[1]
.sym 78389 $abc$40840$n4223_1
.sym 78390 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[17]
.sym 78391 $abc$40840$n4219
.sym 78392 $abc$40840$n4220
.sym 78393 $abc$40840$n7848
.sym 78394 $abc$40840$n7848
.sym 78395 $abc$40840$n7848
.sym 78396 $abc$40840$n7848
.sym 78397 $abc$40840$n7848
.sym 78398 $abc$40840$n7848
.sym 78399 $abc$40840$n7848
.sym 78400 $abc$40840$n7848
.sym 78401 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[0]
.sym 78402 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[1]
.sym 78404 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2]
.sym 78405 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[3]
.sym 78406 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4]
.sym 78407 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[5]
.sym 78412 clk12_$glb_clk
.sym 78413 VexRiscv.IBusCachedPlugin_cache._zz_2_
.sym 78414 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 78415 VexRiscv.IBusCachedPlugin_cache._zz_16_[1]
.sym 78416 basesoc_vexriscv_ibus_adr[9]
.sym 78417 basesoc_vexriscv_ibus_adr[10]
.sym 78418 basesoc_vexriscv_ibus_adr[11]
.sym 78419 basesoc_vexriscv_ibus_adr[12]
.sym 78420 basesoc_vexriscv_ibus_adr[13]
.sym 78421 basesoc_vexriscv_ibus_adr[14]
.sym 78422 $PACKER_VCC_NET
.sym 78424 basesoc_uart_phy_rx_reg[7]
.sym 78427 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 78428 basesoc_vexriscv_ibus_adr[14]
.sym 78429 $abc$40840$n3684
.sym 78430 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 78431 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 78432 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[6]
.sym 78433 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[24]
.sym 78434 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[4]
.sym 78435 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 78436 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[2]
.sym 78437 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 78438 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 78439 basesoc_vexriscv_ibus_adr[25]
.sym 78440 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2]
.sym 78441 $abc$40840$n6819_1
.sym 78442 VexRiscv.IBusCachedPlugin_cache._zz_10_[16]
.sym 78445 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 78447 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[0]
.sym 78449 VexRiscv.IBusCachedPlugin_cache._zz_10_[8]
.sym 78459 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 78461 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 78469 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 78475 $PACKER_VCC_NET
.sym 78481 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 78482 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 78483 $PACKER_VCC_NET
.sym 78484 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 78485 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 78486 $PACKER_VCC_NET
.sym 78487 basesoc_uart_phy_tx_bitcount[2]
.sym 78488 basesoc_uart_phy_tx_bitcount[0]
.sym 78489 $abc$40840$n7101
.sym 78490 serial_tx
.sym 78491 $abc$40840$n2298
.sym 78492 $abc$40840$n2295
.sym 78494 basesoc_uart_phy_tx_bitcount[3]
.sym 78495 $PACKER_VCC_NET
.sym 78496 $PACKER_VCC_NET
.sym 78497 $PACKER_VCC_NET
.sym 78498 $PACKER_VCC_NET
.sym 78499 $PACKER_VCC_NET
.sym 78500 $PACKER_VCC_NET
.sym 78501 $PACKER_VCC_NET
.sym 78502 $PACKER_VCC_NET
.sym 78503 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 78504 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 78506 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 78507 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 78508 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 78509 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 78514 clk12_$glb_clk
.sym 78515 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 78516 $PACKER_VCC_NET
.sym 78528 $abc$40840$n4980
.sym 78531 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 78537 VexRiscv._zz_287_[1]
.sym 78538 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 78539 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 78540 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 78541 VexRiscv._zz_10_[0]
.sym 78542 $abc$40840$n2298
.sym 78543 basesoc_vexriscv_ibus_adr[23]
.sym 78544 $abc$40840$n2461
.sym 78545 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 78546 $PACKER_VCC_NET
.sym 78548 $abc$40840$n7848
.sym 78550 $PACKER_VCC_NET
.sym 78552 $PACKER_VCC_NET
.sym 78559 basesoc_vexriscv_ibus_adr[29]
.sym 78560 $PACKER_VCC_NET
.sym 78561 $PACKER_VCC_NET
.sym 78562 basesoc_vexriscv_ibus_adr[28]
.sym 78563 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[3]
.sym 78568 basesoc_vexriscv_ibus_adr[23]
.sym 78569 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4]
.sym 78571 $abc$40840$n7848
.sym 78572 basesoc_vexriscv_ibus_adr[27]
.sym 78573 $abc$40840$n7848
.sym 78577 basesoc_vexriscv_ibus_adr[25]
.sym 78578 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2]
.sym 78579 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[5]
.sym 78581 basesoc_vexriscv_ibus_adr[26]
.sym 78582 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[1]
.sym 78584 VexRiscv.IBusCachedPlugin_cache._zz_2_
.sym 78585 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[0]
.sym 78587 basesoc_vexriscv_ibus_adr[24]
.sym 78589 VexRiscv._zz_200_[2]
.sym 78590 VexRiscv._zz_200_[23]
.sym 78592 VexRiscv._zz_200_[4]
.sym 78595 VexRiscv._zz_200_[3]
.sym 78597 $abc$40840$n7848
.sym 78598 $abc$40840$n7848
.sym 78599 $abc$40840$n7848
.sym 78600 $abc$40840$n7848
.sym 78601 $abc$40840$n7848
.sym 78602 $abc$40840$n7848
.sym 78603 $abc$40840$n7848
.sym 78604 $PACKER_VCC_NET
.sym 78605 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[0]
.sym 78606 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[1]
.sym 78608 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2]
.sym 78609 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[3]
.sym 78610 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4]
.sym 78611 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[5]
.sym 78616 clk12_$glb_clk
.sym 78617 VexRiscv.IBusCachedPlugin_cache._zz_2_
.sym 78618 basesoc_vexriscv_ibus_adr[23]
.sym 78619 basesoc_vexriscv_ibus_adr[24]
.sym 78620 basesoc_vexriscv_ibus_adr[25]
.sym 78621 basesoc_vexriscv_ibus_adr[26]
.sym 78622 basesoc_vexriscv_ibus_adr[27]
.sym 78623 basesoc_vexriscv_ibus_adr[28]
.sym 78624 basesoc_vexriscv_ibus_adr[29]
.sym 78626 $PACKER_VCC_NET
.sym 78631 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 78632 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 78633 basesoc_vexriscv_ibus_adr[15]
.sym 78635 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 78637 $abc$40840$n2304
.sym 78638 basesoc_vexriscv_ibus_adr[28]
.sym 78640 basesoc_vexriscv_ibus_adr[27]
.sym 78641 VexRiscv.DBusSimplePlugin_redoBranch_payload[5]
.sym 78642 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 78645 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[5]
.sym 78646 VexRiscv._zz_335_
.sym 78653 basesoc_vexriscv_ibus_adr[24]
.sym 78691 csrbankarray_csrbank0_leds_out0_w[4]
.sym 78692 csrbankarray_csrbank0_leds_out0_w[2]
.sym 78695 csrbankarray_csrbank0_leds_out0_w[3]
.sym 78696 csrbankarray_csrbank0_leds_out0_w[1]
.sym 78697 csrbankarray_csrbank0_leds_out0_w[0]
.sym 78733 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 78734 basesoc_uart_phy_rx
.sym 78740 basesoc_timer0_value[1]
.sym 78741 VexRiscv.CsrPlugin_mtval[3]
.sym 78742 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 78744 VexRiscv.lastStagePc[25]
.sym 78834 VexRiscv.CsrPlugin_mtval[27]
.sym 78838 $PACKER_VCC_NET
.sym 78840 VexRiscv.CsrPlugin_hadException
.sym 78850 basesoc_dat_w[1]
.sym 78867 VexRiscv.reset
.sym 78868 csrbankarray_csrbank0_leds_out0_w[3]
.sym 78871 csrbankarray_csrbank0_leds_out0_w[2]
.sym 78878 csrbankarray_csrbank0_leds_out0_w[2]
.sym 78881 csrbankarray_csrbank0_leds_out0_w[3]
.sym 78885 VexRiscv.reset
.sym 78923 spram_datain00[4]
.sym 78924 basesoc_dat_w[4]
.sym 78928 spram_datain10[4]
.sym 78939 $abc$40840$n140
.sym 78945 basesoc_vexriscv_ibus_adr[23]
.sym 78949 basesoc_vexriscv_ibus_adr[2]
.sym 78971 basesoc_vexriscv_ibus_adr[0]
.sym 78975 basesoc_vexriscv_ibus_adr[2]
.sym 78979 $PACKER_VCC_NET
.sym 78983 $abc$40840$n2566
.sym 78994 basesoc_vexriscv_ibus_adr[1]
.sym 78997 $nextpnr_ICESTORM_LC_12$O
.sym 79000 basesoc_vexriscv_ibus_adr[0]
.sym 79003 $auto$alumacc.cc:474:replace_alu$4069.C[2]
.sym 79005 basesoc_vexriscv_ibus_adr[1]
.sym 79011 basesoc_vexriscv_ibus_adr[2]
.sym 79013 $auto$alumacc.cc:474:replace_alu$4069.C[2]
.sym 79034 basesoc_vexriscv_ibus_adr[0]
.sym 79037 $PACKER_VCC_NET
.sym 79044 $abc$40840$n2566
.sym 79045 clk12_$glb_clk
.sym 79046 VexRiscv.reset_$glb_sr
.sym 79049 user_btn1
.sym 79051 spiflash_bus_dat_r[19]
.sym 79053 spiflash_bus_dat_r[18]
.sym 79055 spiflash_bus_dat_r[1]
.sym 79056 spiflash_bus_dat_r[8]
.sym 79057 spiflash_bus_dat_r[3]
.sym 79058 spiflash_bus_dat_r[9]
.sym 79061 $abc$40840$n3754_1
.sym 79068 spram_datain10[9]
.sym 79072 basesoc_dat_w[4]
.sym 79085 basesoc_dat_w[4]
.sym 79087 basesoc_dat_w[4]
.sym 79094 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 79096 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 79097 spiflash_bus_dat_r[19]
.sym 79100 $abc$40840$n2516
.sym 79104 array_muxed0[6]
.sym 79106 slave_sel_r[1]
.sym 79110 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 79111 spiflash_bus_dat_r[3]
.sym 79113 slave_sel_r[1]
.sym 79114 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 79115 spiflash_bus_dat_r[30]
.sym 79117 array_muxed0[7]
.sym 79139 $abc$40840$n6508
.sym 79143 $abc$40840$n6522
.sym 79144 spiflash_bus_dat_r[30]
.sym 79146 spiflash_bus_dat_r[18]
.sym 79149 slave_sel_r[1]
.sym 79154 spiflash_bus_dat_r[23]
.sym 79156 $abc$40840$n6498
.sym 79162 $abc$40840$n6498
.sym 79163 spiflash_bus_dat_r[18]
.sym 79164 slave_sel_r[1]
.sym 79173 spiflash_bus_dat_r[30]
.sym 79175 $abc$40840$n6522
.sym 79176 slave_sel_r[1]
.sym 79203 spiflash_bus_dat_r[23]
.sym 79205 slave_sel_r[1]
.sym 79206 $abc$40840$n6508
.sym 79208 clk12_$glb_clk
.sym 79209 $abc$40840$n231_$glb_sr
.sym 79210 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 79211 $abc$40840$n6461_1
.sym 79212 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 79213 $abc$40840$n6458_1
.sym 79214 $abc$40840$n6455_1
.sym 79215 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 79216 spiflash_mosi
.sym 79217 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 79220 VexRiscv._zz_194_[26]
.sym 79221 $abc$40840$n3751_1
.sym 79222 array_muxed1[3]
.sym 79225 spiflash_clk
.sym 79227 spiflash_bus_dat_r[9]
.sym 79228 $abc$40840$n3895_1
.sym 79230 basesoc_ctrl_reset_reset_r
.sym 79233 basesoc_dat_w[2]
.sym 79234 $abc$40840$n6454_1
.sym 79235 basesoc_timer0_load_storage[5]
.sym 79236 $abc$40840$n2429
.sym 79237 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 79240 $abc$40840$n4061
.sym 79241 $abc$40840$n6478_1
.sym 79242 $abc$40840$n4058_1
.sym 79243 $abc$40840$n3612_1
.sym 79244 $abc$40840$n6166_1
.sym 79252 $abc$40840$n6452_1
.sym 79253 $abc$40840$n2439
.sym 79257 $abc$40840$n3283
.sym 79264 basesoc_dat_w[2]
.sym 79275 basesoc_ctrl_reset_reset_r
.sym 79280 $abc$40840$n6100_1
.sym 79281 $abc$40840$n4980
.sym 79292 $abc$40840$n6452_1
.sym 79293 $abc$40840$n6100_1
.sym 79296 basesoc_dat_w[2]
.sym 79302 basesoc_ctrl_reset_reset_r
.sym 79314 $abc$40840$n4980
.sym 79315 $abc$40840$n3283
.sym 79330 $abc$40840$n2439
.sym 79331 clk12_$glb_clk
.sym 79332 sys_rst_$glb_sr
.sym 79334 $abc$40840$n6464_1
.sym 79335 basesoc_ctrl_storage[8]
.sym 79336 $abc$40840$n6467_1
.sym 79337 basesoc_ctrl_storage[11]
.sym 79339 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 79344 $abc$40840$n5907_1
.sym 79347 basesoc_uart_phy_storage[26]
.sym 79349 spram_wren0
.sym 79350 $abc$40840$n6460_1
.sym 79352 basesoc_dat_w[2]
.sym 79353 basesoc_timer0_reload_storage[8]
.sym 79355 basesoc_ctrl_storage[1]
.sym 79356 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 79359 grant
.sym 79360 basesoc_timer0_value[2]
.sym 79361 $abc$40840$n6457_1
.sym 79363 basesoc_timer0_load_storage[0]
.sym 79365 basesoc_ctrl_reset_reset_r
.sym 79366 $abc$40840$n3758
.sym 79367 $abc$40840$n4065
.sym 79368 slave_sel_r[0]
.sym 79375 basesoc_vexriscv_ibus_adr[2]
.sym 79376 basesoc_vexriscv_dbus_cyc
.sym 79377 $abc$40840$n3613
.sym 79382 slave_sel[2]
.sym 79383 basesoc_vexriscv_ibus_adr[0]
.sym 79390 $abc$40840$n3758
.sym 79392 $abc$40840$n3612_1
.sym 79393 basesoc_vexriscv_ibus_adr[1]
.sym 79394 $abc$40840$n3615
.sym 79395 grant
.sym 79396 $abc$40840$n3614_1
.sym 79397 $abc$40840$n5908_1
.sym 79398 basesoc_timer0_load_storage[5]
.sym 79403 basesoc_timer0_en_storage
.sym 79404 $abc$40840$n6166_1
.sym 79405 $abc$40840$n5907_1
.sym 79408 basesoc_timer0_load_storage[5]
.sym 79409 basesoc_timer0_en_storage
.sym 79410 $abc$40840$n6166_1
.sym 79415 slave_sel[2]
.sym 79416 $abc$40840$n3612_1
.sym 79419 basesoc_vexriscv_dbus_cyc
.sym 79420 grant
.sym 79422 $abc$40840$n3613
.sym 79425 basesoc_vexriscv_ibus_adr[1]
.sym 79426 $abc$40840$n3614_1
.sym 79427 basesoc_vexriscv_ibus_adr[2]
.sym 79428 basesoc_vexriscv_ibus_adr[0]
.sym 79437 $abc$40840$n3613
.sym 79439 grant
.sym 79440 basesoc_vexriscv_dbus_cyc
.sym 79443 $abc$40840$n3615
.sym 79444 grant
.sym 79446 $abc$40840$n3613
.sym 79449 $abc$40840$n5908_1
.sym 79450 $abc$40840$n5907_1
.sym 79452 $abc$40840$n3758
.sym 79454 clk12_$glb_clk
.sym 79455 sys_rst_$glb_sr
.sym 79456 basesoc_timer0_load_storage[5]
.sym 79457 basesoc_timer0_load_storage[0]
.sym 79458 basesoc_timer0_load_storage[2]
.sym 79459 $abc$40840$n6476_1
.sym 79460 $abc$40840$n6470_1
.sym 79461 $abc$40840$n6473_1
.sym 79462 basesoc_timer0_load_storage[6]
.sym 79463 basesoc_timer0_load_storage[7]
.sym 79466 $abc$40840$n4061
.sym 79467 $abc$40840$n3
.sym 79470 grant
.sym 79471 slave_sel_r[1]
.sym 79475 basesoc_bus_wishbone_dat_r[3]
.sym 79477 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 79478 slave_sel[2]
.sym 79479 slave_sel_r[2]
.sym 79480 $abc$40840$n4373_1
.sym 79481 basesoc_timer0_value[13]
.sym 79483 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 79484 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 79485 basesoc_timer0_load_storage[6]
.sym 79486 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 79487 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 79489 array_muxed0[8]
.sym 79491 $abc$40840$n2447
.sym 79497 basesoc_timer0_value[15]
.sym 79498 $abc$40840$n5949
.sym 79505 basesoc_timer0_value_status[7]
.sym 79506 $abc$40840$n5939
.sym 79508 basesoc_timer0_value_status[31]
.sym 79512 basesoc_timer0_value[10]
.sym 79513 basesoc_timer0_value[6]
.sym 79514 basesoc_timer0_value[31]
.sym 79515 $abc$40840$n2447
.sym 79518 basesoc_timer0_value[7]
.sym 79522 basesoc_timer0_value[2]
.sym 79528 basesoc_timer0_value[20]
.sym 79531 basesoc_timer0_value[7]
.sym 79536 $abc$40840$n5949
.sym 79537 $abc$40840$n5939
.sym 79538 basesoc_timer0_value_status[7]
.sym 79539 basesoc_timer0_value_status[31]
.sym 79542 basesoc_timer0_value[15]
.sym 79548 basesoc_timer0_value[31]
.sym 79554 basesoc_timer0_value[20]
.sym 79563 basesoc_timer0_value[10]
.sym 79566 basesoc_timer0_value[2]
.sym 79573 basesoc_timer0_value[6]
.sym 79576 $abc$40840$n2447
.sym 79577 clk12_$glb_clk
.sym 79578 sys_rst_$glb_sr
.sym 79579 $abc$40840$n11
.sym 79580 basesoc_timer0_value[2]
.sym 79581 $abc$40840$n6710_1
.sym 79582 basesoc_timer0_value[0]
.sym 79583 $abc$40840$n6717
.sym 79584 slave_sel_r[0]
.sym 79585 $abc$40840$n6156_1
.sym 79586 $abc$40840$n6836
.sym 79589 $abc$40840$n2240
.sym 79590 basesoc_vexriscv_ibus_adr[16]
.sym 79591 basesoc_bus_wishbone_dat_r[7]
.sym 79592 $abc$40840$n2437
.sym 79594 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 79596 basesoc_dat_w[2]
.sym 79597 basesoc_timer0_load_storage[19]
.sym 79598 spiflash_bus_dat_r[6]
.sym 79601 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 79602 basesoc_bus_wishbone_dat_r[5]
.sym 79603 basesoc_dat_w[5]
.sym 79605 $abc$40840$n4064
.sym 79606 $PACKER_VCC_NET
.sym 79607 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 79608 sys_rst
.sym 79609 array_muxed0[7]
.sym 79610 $abc$40840$n2254
.sym 79611 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 79612 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 79613 slave_sel_r[1]
.sym 79614 $abc$40840$n4419
.sym 79622 basesoc_timer0_value_status[11]
.sym 79624 basesoc_timer0_value[26]
.sym 79629 basesoc_timer0_value[11]
.sym 79633 basesoc_timer0_value_status[3]
.sym 79637 $abc$40840$n5948
.sym 79638 $abc$40840$n2447
.sym 79639 basesoc_timer0_value[8]
.sym 79640 basesoc_timer0_value[3]
.sym 79641 basesoc_timer0_value[13]
.sym 79646 $abc$40840$n5949
.sym 79647 basesoc_timer0_value[17]
.sym 79649 basesoc_timer0_value[25]
.sym 79656 basesoc_timer0_value[13]
.sym 79662 basesoc_timer0_value[17]
.sym 79667 basesoc_timer0_value[11]
.sym 79672 basesoc_timer0_value[25]
.sym 79677 basesoc_timer0_value_status[3]
.sym 79678 $abc$40840$n5949
.sym 79679 basesoc_timer0_value_status[11]
.sym 79680 $abc$40840$n5948
.sym 79686 basesoc_timer0_value[3]
.sym 79689 basesoc_timer0_value[26]
.sym 79697 basesoc_timer0_value[8]
.sym 79699 $abc$40840$n2447
.sym 79700 clk12_$glb_clk
.sym 79701 sys_rst_$glb_sr
.sym 79702 $abc$40840$n4596_1
.sym 79703 $abc$40840$n4419_1
.sym 79704 VexRiscv._zz_79_[12]
.sym 79705 VexRiscv._zz_79_[11]
.sym 79706 $abc$40840$n4613_1
.sym 79707 basesoc_ctrl_storage[13]
.sym 79708 $abc$40840$n6718_1
.sym 79709 $abc$40840$n4566_1
.sym 79712 basesoc_uart_phy_storage[0]
.sym 79713 csrbankarray_csrbank0_leds_out0_w[4]
.sym 79714 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 79716 array_muxed0[11]
.sym 79717 basesoc_timer0_value[0]
.sym 79719 basesoc_timer0_reload_storage[1]
.sym 79721 $abc$40840$n11
.sym 79723 basesoc_timer0_value[2]
.sym 79725 $abc$40840$n4287
.sym 79727 $abc$40840$n3756
.sym 79728 VexRiscv._zz_79_[4]
.sym 79729 VexRiscv._zz_79_[30]
.sym 79730 $abc$40840$n3756
.sym 79731 basesoc_timer0_eventmanager_status_w
.sym 79732 $abc$40840$n4061
.sym 79733 basesoc_dat_w[6]
.sym 79734 $abc$40840$n4058_1
.sym 79735 basesoc_timer0_value[25]
.sym 79736 $abc$40840$n2281
.sym 79737 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 79743 $abc$40840$n3899_1
.sym 79745 $abc$40840$n3755
.sym 79746 $abc$40840$n4060_1
.sym 79747 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 79748 $abc$40840$n3756
.sym 79749 $abc$40840$n4063
.sym 79750 $abc$40840$n3753
.sym 79752 $abc$40840$n4373_1
.sym 79753 $abc$40840$n4057
.sym 79754 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 79755 $abc$40840$n3898_1
.sym 79756 $abc$40840$n3750
.sym 79757 $abc$40840$n2871
.sym 79758 $abc$40840$n4064
.sym 79759 $abc$40840$n4062_1
.sym 79760 $abc$40840$n4058_1
.sym 79761 $abc$40840$n4061
.sym 79763 $abc$40840$n4059
.sym 79764 $abc$40840$n4065
.sym 79767 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 79768 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[4]
.sym 79769 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 79770 $abc$40840$n2506
.sym 79771 $abc$40840$n4451_1
.sym 79773 $abc$40840$n6708_1
.sym 79774 $abc$40840$n3751_1
.sym 79776 $abc$40840$n4064
.sym 79777 $abc$40840$n3756
.sym 79778 $abc$40840$n4063
.sym 79779 $abc$40840$n4065
.sym 79783 $abc$40840$n3899_1
.sym 79784 $abc$40840$n3898_1
.sym 79785 $abc$40840$n3751_1
.sym 79788 $abc$40840$n4061
.sym 79789 $abc$40840$n4060_1
.sym 79790 $abc$40840$n4059
.sym 79791 $abc$40840$n4058_1
.sym 79794 $abc$40840$n2871
.sym 79800 $abc$40840$n3755
.sym 79802 $abc$40840$n3750
.sym 79803 $abc$40840$n3753
.sym 79806 $abc$40840$n6708_1
.sym 79807 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[4]
.sym 79808 $abc$40840$n4451_1
.sym 79809 $abc$40840$n4373_1
.sym 79812 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 79813 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 79814 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 79815 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 79818 $abc$40840$n3898_1
.sym 79819 $abc$40840$n3750
.sym 79820 $abc$40840$n4057
.sym 79821 $abc$40840$n4062_1
.sym 79822 $abc$40840$n2506
.sym 79823 clk12_$glb_clk
.sym 79824 sys_rst_$glb_sr
.sym 79825 VexRiscv._zz_79_[10]
.sym 79826 VexRiscv._zz_79_[28]
.sym 79827 $abc$40840$n4532
.sym 79828 VexRiscv._zz_79_[7]
.sym 79829 $abc$40840$n3620
.sym 79830 spram_bus_ack
.sym 79831 $abc$40840$n6712_1
.sym 79832 $abc$40840$n4864
.sym 79835 basesoc_vexriscv_dbus_adr[23]
.sym 79836 $abc$40840$n136
.sym 79837 VexRiscv._zz_79_[1]
.sym 79840 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 79841 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[1]
.sym 79842 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 79843 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 79845 basesoc_uart_phy_storage[29]
.sym 79847 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[11]
.sym 79848 VexRiscv._zz_79_[12]
.sym 79849 VexRiscv._zz_79_[12]
.sym 79850 $abc$40840$n4065
.sym 79851 $abc$40840$n4065
.sym 79852 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[18]
.sym 79853 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 79854 slave_sel[0]
.sym 79855 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 79856 grant
.sym 79857 basesoc_vexriscv_dbus_adr[24]
.sym 79858 basesoc_vexriscv_ibus_adr[10]
.sym 79860 basesoc_adr[1]
.sym 79866 basesoc_vexriscv_dbus_adr[27]
.sym 79868 $abc$40840$n2283
.sym 79869 basesoc_uart_phy_storage[14]
.sym 79870 basesoc_vexriscv_dbus_adr[18]
.sym 79871 basesoc_adr[0]
.sym 79872 grant
.sym 79873 $abc$40840$n3753
.sym 79877 basesoc_uart_phy_storage[30]
.sym 79878 grant
.sym 79881 basesoc_vexriscv_dbus_adr[25]
.sym 79883 basesoc_vexriscv_dbus_adr[24]
.sym 79884 basesoc_adr[1]
.sym 79886 $abc$40840$n3751_1
.sym 79887 $abc$40840$n3756
.sym 79888 basesoc_vexriscv_dbus_adr[23]
.sym 79891 basesoc_vexriscv_ibus_adr[18]
.sym 79892 $abc$40840$n3754_1
.sym 79893 basesoc_dat_w[6]
.sym 79894 basesoc_vexriscv_ibus_adr[27]
.sym 79896 basesoc_vexriscv_ibus_adr[23]
.sym 79899 grant
.sym 79900 basesoc_vexriscv_ibus_adr[27]
.sym 79901 basesoc_vexriscv_dbus_adr[27]
.sym 79902 $abc$40840$n3756
.sym 79906 basesoc_vexriscv_ibus_adr[18]
.sym 79907 grant
.sym 79908 basesoc_vexriscv_dbus_adr[18]
.sym 79911 grant
.sym 79912 basesoc_vexriscv_ibus_adr[23]
.sym 79913 basesoc_vexriscv_dbus_adr[23]
.sym 79914 $abc$40840$n3756
.sym 79920 basesoc_dat_w[6]
.sym 79923 basesoc_vexriscv_dbus_adr[23]
.sym 79924 basesoc_vexriscv_ibus_adr[23]
.sym 79925 grant
.sym 79926 $abc$40840$n3753
.sym 79929 grant
.sym 79930 basesoc_vexriscv_dbus_adr[27]
.sym 79931 basesoc_vexriscv_ibus_adr[27]
.sym 79932 $abc$40840$n3751_1
.sym 79935 basesoc_adr[1]
.sym 79936 basesoc_adr[0]
.sym 79937 basesoc_uart_phy_storage[30]
.sym 79938 basesoc_uart_phy_storage[14]
.sym 79941 basesoc_vexriscv_dbus_adr[24]
.sym 79942 basesoc_vexriscv_dbus_adr[25]
.sym 79943 $abc$40840$n3754_1
.sym 79944 grant
.sym 79945 $abc$40840$n2283
.sym 79946 clk12_$glb_clk
.sym 79947 sys_rst_$glb_sr
.sym 79948 $abc$40840$n4896
.sym 79949 VexRiscv._zz_79_[30]
.sym 79950 $abc$40840$n4862
.sym 79951 $abc$40840$n4827_1
.sym 79952 VexRiscv._zz_79_[8]
.sym 79953 $abc$40840$n4702_1
.sym 79954 $abc$40840$n126
.sym 79955 VexRiscv._zz_79_[18]
.sym 79959 VexRiscv._zz_170_[2]
.sym 79960 basesoc_timer0_reload_storage[3]
.sym 79962 $abc$40840$n2283
.sym 79963 VexRiscv._zz_79_[7]
.sym 79964 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 79965 basesoc_uart_phy_storage[30]
.sym 79966 basesoc_vexriscv_dbus_adr[18]
.sym 79967 VexRiscv._zz_79_[10]
.sym 79969 basesoc_uart_phy_storage[3]
.sym 79970 VexRiscv._zz_215_[6]
.sym 79971 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 79972 VexRiscv._zz_35_[26]
.sym 79973 VexRiscv._zz_79_[8]
.sym 79976 $abc$40840$n4373_1
.sym 79977 basesoc_vexriscv_ibus_adr[18]
.sym 79978 $abc$40840$n4374
.sym 79979 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 79980 basesoc_vexriscv_ibus_adr[27]
.sym 79981 $abc$40840$n3850
.sym 79982 VexRiscv._zz_170_[1]
.sym 79983 $abc$40840$n2447
.sym 79991 VexRiscv._zz_253_[1]
.sym 79992 basesoc_dat_w[4]
.sym 79994 $abc$40840$n4373_1
.sym 79995 $abc$40840$n6712_1
.sym 79997 basesoc_adr[0]
.sym 79998 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 79999 basesoc_uart_phy_storage[4]
.sym 80000 $abc$40840$n138
.sym 80002 basesoc_ctrl_reset_reset_r
.sym 80004 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 80005 $abc$40840$n140
.sym 80009 basesoc_dat_w[5]
.sym 80013 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 80015 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 80016 $abc$40840$n2281
.sym 80017 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[6]
.sym 80018 $abc$40840$n4493_1
.sym 80019 $abc$40840$n126
.sym 80020 basesoc_adr[1]
.sym 80022 basesoc_dat_w[5]
.sym 80029 basesoc_ctrl_reset_reset_r
.sym 80035 basesoc_dat_w[4]
.sym 80040 $abc$40840$n4373_1
.sym 80041 $abc$40840$n6712_1
.sym 80042 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[6]
.sym 80043 $abc$40840$n4493_1
.sym 80046 $abc$40840$n138
.sym 80047 basesoc_adr[0]
.sym 80048 basesoc_adr[1]
.sym 80049 basesoc_uart_phy_storage[4]
.sym 80052 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 80053 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 80054 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 80055 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 80058 basesoc_adr[1]
.sym 80059 basesoc_adr[0]
.sym 80060 $abc$40840$n140
.sym 80061 $abc$40840$n126
.sym 80066 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 80067 VexRiscv._zz_253_[1]
.sym 80068 $abc$40840$n2281
.sym 80069 clk12_$glb_clk
.sym 80070 sys_rst_$glb_sr
.sym 80071 $abc$40840$n4865
.sym 80072 basesoc_uart_tx_fifo_do_read
.sym 80073 $abc$40840$n2301
.sym 80074 array_muxed1[23]
.sym 80075 $abc$40840$n4861
.sym 80076 array_muxed1[11]
.sym 80077 $abc$40840$n4894
.sym 80078 $abc$40840$n5041
.sym 80081 VexRiscv._zz_287_[4]
.sym 80082 $abc$40840$n140
.sym 80084 $abc$40840$n4365
.sym 80085 VexRiscv._zz_253_[1]
.sym 80086 $abc$40840$n138
.sym 80088 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 80089 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 80091 VexRiscv._zz_79_[25]
.sym 80092 basesoc_uart_phy_rx_busy
.sym 80093 VexRiscv._zz_79_[26]
.sym 80094 $abc$40840$n6651
.sym 80095 basesoc_dat_w[5]
.sym 80097 basesoc_uart_phy_tx_busy
.sym 80098 VexRiscv._zz_79_[6]
.sym 80099 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 80101 basesoc_timer0_eventmanager_status_w
.sym 80102 $abc$40840$n2313
.sym 80104 VexRiscv._zz_253_[1]
.sym 80105 basesoc_uart_phy_storage[6]
.sym 80106 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 80114 VexRiscv._zz_163_[20]
.sym 80115 VexRiscv._zz_215_[20]
.sym 80116 VexRiscv._zz_163_[18]
.sym 80117 VexRiscv._zz_215_[18]
.sym 80118 $abc$40840$n4980
.sym 80119 VexRiscv._zz_79_[18]
.sym 80121 $abc$40840$n3614_1
.sym 80123 $abc$40840$n2235
.sym 80125 $abc$40840$n4735_1
.sym 80126 grant
.sym 80128 VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent
.sym 80131 $abc$40840$n4365
.sym 80134 $abc$40840$n4703_1
.sym 80135 $abc$40840$n2240
.sym 80138 $abc$40840$n4374
.sym 80139 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 80140 $abc$40840$n4378
.sym 80141 $abc$40840$n3615
.sym 80142 $abc$40840$n6338
.sym 80143 VexRiscv._zz_79_[20]
.sym 80146 $abc$40840$n6338
.sym 80152 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 80154 VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent
.sym 80157 $abc$40840$n4735_1
.sym 80158 $abc$40840$n4374
.sym 80159 VexRiscv._zz_79_[20]
.sym 80160 $abc$40840$n4378
.sym 80163 $abc$40840$n2240
.sym 80164 $abc$40840$n3615
.sym 80165 grant
.sym 80166 $abc$40840$n3614_1
.sym 80169 $abc$40840$n4703_1
.sym 80170 VexRiscv._zz_79_[18]
.sym 80172 $abc$40840$n4374
.sym 80175 $abc$40840$n4365
.sym 80176 VexRiscv._zz_163_[20]
.sym 80177 VexRiscv._zz_215_[20]
.sym 80181 VexRiscv._zz_163_[18]
.sym 80182 $abc$40840$n4365
.sym 80184 VexRiscv._zz_215_[18]
.sym 80189 $abc$40840$n6338
.sym 80190 $abc$40840$n4980
.sym 80191 $abc$40840$n2235
.sym 80192 clk12_$glb_clk
.sym 80193 VexRiscv.reset_$glb_sr
.sym 80194 $abc$40840$n5054
.sym 80195 $abc$40840$n4897_1
.sym 80196 $abc$40840$n4878
.sym 80197 basesoc_uart_phy_storage[6]
.sym 80198 $abc$40840$n4528_1
.sym 80199 $abc$40840$n4893_1
.sym 80200 $abc$40840$n4527_1
.sym 80201 basesoc_uart_phy_tx_busy
.sym 80204 VexRiscv._zz_194_[26]
.sym 80205 $abc$40840$n4751_1
.sym 80206 basesoc_uart_phy_sink_valid
.sym 80208 VexRiscv._zz_215_[28]
.sym 80210 VexRiscv._zz_215_[24]
.sym 80211 $abc$40840$n5041
.sym 80212 $abc$40840$n4365
.sym 80213 $abc$40840$n2368
.sym 80214 $abc$40840$n4980
.sym 80216 $abc$40840$n4700_1
.sym 80217 $abc$40840$n2301
.sym 80218 VexRiscv.decode_to_execute_RS2[23]
.sym 80219 VexRiscv._zz_35_[9]
.sym 80220 VexRiscv._zz_79_[4]
.sym 80221 VexRiscv._zz_163_[12]
.sym 80222 VexRiscv._zz_79_[30]
.sym 80223 $abc$40840$n3756
.sym 80224 $abc$40840$n4061
.sym 80225 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 80226 $abc$40840$n3756
.sym 80227 $abc$40840$n4365
.sym 80228 $abc$40840$n6338
.sym 80229 basesoc_timer0_eventmanager_status_w
.sym 80235 VexRiscv._zz_163_[29]
.sym 80236 $abc$40840$n4365
.sym 80237 $abc$40840$n6782_1
.sym 80238 $abc$40840$n5636_1
.sym 80239 $abc$40840$n5055_1
.sym 80240 $abc$40840$n4938_1
.sym 80241 $abc$40840$n4881_1
.sym 80243 VexRiscv._zz_35_[29]
.sym 80245 VexRiscv._zz_163_[12]
.sym 80246 VexRiscv._zz_215_[12]
.sym 80248 VexRiscv._zz_215_[29]
.sym 80249 VexRiscv._zz_311_
.sym 80251 $abc$40840$n5054
.sym 80253 $abc$40840$n4878
.sym 80254 VexRiscv._zz_194_[26]
.sym 80255 VexRiscv._zz_319_
.sym 80256 VexRiscv._zz_214_[29]
.sym 80258 $abc$40840$n5635
.sym 80260 VexRiscv._zz_79_[12]
.sym 80261 $abc$40840$n4374
.sym 80262 VexRiscv._zz_194_[27]
.sym 80263 $abc$40840$n6779
.sym 80264 $abc$40840$n4611_1
.sym 80265 $abc$40840$n4378
.sym 80268 $abc$40840$n5055_1
.sym 80269 $abc$40840$n4938_1
.sym 80270 $abc$40840$n5054
.sym 80271 VexRiscv._zz_35_[29]
.sym 80275 VexRiscv._zz_79_[12]
.sym 80276 $abc$40840$n4374
.sym 80277 $abc$40840$n4611_1
.sym 80280 $abc$40840$n4878
.sym 80281 VexRiscv._zz_35_[29]
.sym 80282 $abc$40840$n4881_1
.sym 80283 $abc$40840$n4378
.sym 80286 $abc$40840$n5635
.sym 80288 $abc$40840$n5636_1
.sym 80289 VexRiscv._zz_319_
.sym 80292 VexRiscv._zz_163_[29]
.sym 80293 VexRiscv._zz_214_[29]
.sym 80294 $abc$40840$n6782_1
.sym 80295 $abc$40840$n6779
.sym 80298 $abc$40840$n4365
.sym 80299 VexRiscv._zz_215_[12]
.sym 80300 VexRiscv._zz_163_[12]
.sym 80304 VexRiscv._zz_163_[29]
.sym 80305 $abc$40840$n4365
.sym 80306 VexRiscv._zz_215_[29]
.sym 80307 $abc$40840$n4374
.sym 80310 VexRiscv._zz_311_
.sym 80311 VexRiscv._zz_194_[27]
.sym 80312 VexRiscv._zz_194_[26]
.sym 80315 clk12_$glb_clk
.sym 80316 $abc$40840$n233_$glb_sr
.sym 80317 $abc$40840$n5050
.sym 80318 $abc$40840$n5051
.sym 80319 $abc$40840$n5011_1
.sym 80320 VexRiscv.lastStagePc[21]
.sym 80321 $abc$40840$n5049_1
.sym 80322 VexRiscv.lastStagePc[24]
.sym 80323 $abc$40840$n2450
.sym 80324 $abc$40840$n5010
.sym 80327 basesoc_vexriscv_ibus_adr[23]
.sym 80328 $abc$40840$n5023_1
.sym 80329 VexRiscv._zz_35_[29]
.sym 80330 basesoc_ctrl_storage[1]
.sym 80331 $abc$40840$n6782_1
.sym 80332 VexRiscv._zz_79_[9]
.sym 80333 VexRiscv._zz_50_[7]
.sym 80334 basesoc_uart_phy_tx_busy
.sym 80335 VexRiscv._zz_215_[23]
.sym 80337 basesoc_uart_phy_rx_busy
.sym 80339 basesoc_uart_phy_rx_busy
.sym 80340 $abc$40840$n4365
.sym 80341 VexRiscv._zz_163_[8]
.sym 80342 basesoc_vexriscv_ibus_adr[10]
.sym 80343 VexRiscv._zz_35_[30]
.sym 80344 VexRiscv._zz_79_[10]
.sym 80345 VexRiscv._zz_79_[21]
.sym 80346 VexRiscv._zz_79_[12]
.sym 80347 $abc$40840$n4065
.sym 80348 basesoc_adr[1]
.sym 80349 grant
.sym 80350 VexRiscv._zz_214_[18]
.sym 80351 VexRiscv._zz_163_[20]
.sym 80352 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 80361 $abc$40840$n4374
.sym 80362 VexRiscv._zz_79_[12]
.sym 80363 $abc$40840$n4987_1
.sym 80364 basesoc_uart_phy_rx_busy
.sym 80365 VexRiscv._zz_79_[20]
.sym 80366 $abc$40840$n7037
.sym 80369 $abc$40840$n4365
.sym 80371 VexRiscv._zz_215_[21]
.sym 80373 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 80374 $abc$40840$n6782_1
.sym 80375 $abc$40840$n6779
.sym 80377 VexRiscv._zz_163_[20]
.sym 80379 basesoc_timer0_eventmanager_status_w
.sym 80380 $abc$40840$n4938_1
.sym 80381 VexRiscv._zz_163_[12]
.sym 80384 VexRiscv._zz_214_[12]
.sym 80385 $abc$40840$n5019
.sym 80386 VexRiscv._zz_163_[21]
.sym 80387 basesoc_uart_phy_storage[0]
.sym 80389 VexRiscv._zz_214_[20]
.sym 80391 basesoc_uart_phy_storage[0]
.sym 80393 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 80397 VexRiscv._zz_79_[20]
.sym 80398 $abc$40840$n5019
.sym 80399 $abc$40840$n6779
.sym 80400 $abc$40840$n4938_1
.sym 80403 VexRiscv._zz_215_[21]
.sym 80404 $abc$40840$n4374
.sym 80405 $abc$40840$n4365
.sym 80406 VexRiscv._zz_163_[21]
.sym 80409 VexRiscv._zz_163_[20]
.sym 80410 VexRiscv._zz_214_[20]
.sym 80412 $abc$40840$n6782_1
.sym 80418 basesoc_timer0_eventmanager_status_w
.sym 80421 VexRiscv._zz_214_[12]
.sym 80423 VexRiscv._zz_163_[12]
.sym 80424 $abc$40840$n6782_1
.sym 80427 VexRiscv._zz_79_[12]
.sym 80428 $abc$40840$n6779
.sym 80430 $abc$40840$n4987_1
.sym 80433 $abc$40840$n7037
.sym 80434 basesoc_uart_phy_rx_busy
.sym 80438 clk12_$glb_clk
.sym 80439 sys_rst_$glb_sr
.sym 80440 basesoc_vexriscv_dbus_adr[22]
.sym 80441 array_muxed0[12]
.sym 80442 $abc$40840$n3756
.sym 80443 $abc$40840$n4973
.sym 80444 basesoc_vexriscv_dbus_adr[12]
.sym 80445 $abc$40840$n5058_1
.sym 80446 $abc$40840$n5057
.sym 80447 $abc$40840$n5059
.sym 80451 csrbankarray_csrbank0_leds_out0_w[0]
.sym 80452 VexRiscv._zz_79_[7]
.sym 80454 VexRiscv._zz_214_[24]
.sym 80455 VexRiscv.DBusSimplePlugin_redoBranch_payload[21]
.sym 80456 VexRiscv._zz_214_[28]
.sym 80457 VexRiscv._zz_79_[13]
.sym 80458 VexRiscv._zz_215_[15]
.sym 80459 VexRiscv._zz_215_[1]
.sym 80460 basesoc_uart_phy_rx_busy
.sym 80461 VexRiscv._zz_215_[2]
.sym 80462 VexRiscv._zz_215_[13]
.sym 80463 $abc$40840$n4392_1
.sym 80464 $abc$40840$n4374
.sym 80465 VexRiscv._zz_214_[8]
.sym 80466 VexRiscv._zz_79_[8]
.sym 80467 $abc$40840$n4373_1
.sym 80468 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 80469 $abc$40840$n3850
.sym 80470 $abc$40840$n4374
.sym 80471 $abc$40840$n2447
.sym 80472 $abc$40840$n2450
.sym 80473 basesoc_vexriscv_ibus_adr[18]
.sym 80474 basesoc_vexriscv_ibus_adr[17]
.sym 80481 basesoc_vexriscv_ibus_adr[17]
.sym 80482 basesoc_vexriscv_dbus_adr[17]
.sym 80484 $abc$40840$n7164
.sym 80485 basesoc_uart_phy_rx_busy
.sym 80492 VexRiscv._zz_163_[21]
.sym 80493 $abc$40840$n6779
.sym 80494 $abc$40840$n6782_1
.sym 80498 $abc$40840$n7057
.sym 80502 $abc$40840$n7053
.sym 80503 basesoc_uart_phy_tx_busy
.sym 80505 $abc$40840$n140
.sym 80507 VexRiscv._zz_214_[21]
.sym 80509 grant
.sym 80510 $abc$40840$n7061
.sym 80512 $abc$40840$n7055
.sym 80514 $abc$40840$n7055
.sym 80516 basesoc_uart_phy_rx_busy
.sym 80520 $abc$40840$n7057
.sym 80521 basesoc_uart_phy_rx_busy
.sym 80526 VexRiscv._zz_163_[21]
.sym 80527 VexRiscv._zz_214_[21]
.sym 80528 $abc$40840$n6782_1
.sym 80529 $abc$40840$n6779
.sym 80532 basesoc_vexriscv_dbus_adr[17]
.sym 80533 basesoc_vexriscv_ibus_adr[17]
.sym 80534 grant
.sym 80538 basesoc_uart_phy_tx_busy
.sym 80539 $abc$40840$n7164
.sym 80545 $abc$40840$n7061
.sym 80547 basesoc_uart_phy_rx_busy
.sym 80550 basesoc_uart_phy_rx_busy
.sym 80553 $abc$40840$n7053
.sym 80556 $abc$40840$n140
.sym 80561 clk12_$glb_clk
.sym 80562 sys_rst_$glb_sr
.sym 80563 VexRiscv._zz_163_[2]
.sym 80564 VexRiscv._zz_163_[17]
.sym 80565 $abc$40840$n4970
.sym 80566 $abc$40840$n4971
.sym 80567 VexRiscv._zz_163_[10]
.sym 80568 VexRiscv._zz_163_[27]
.sym 80569 VexRiscv._zz_163_[3]
.sym 80570 $abc$40840$n6754_1
.sym 80573 $abc$40840$n3754_1
.sym 80574 basesoc_vexriscv_ibus_adr[16]
.sym 80575 VexRiscv._zz_214_[1]
.sym 80576 $abc$40840$n5057
.sym 80577 basesoc_vexriscv_ibus_adr[22]
.sym 80578 $abc$40840$n5880_1
.sym 80579 $abc$40840$n138
.sym 80580 $abc$40840$n7164
.sym 80581 basesoc_uart_phy_rx_busy
.sym 80583 $abc$40840$n4365
.sym 80584 array_muxed0[12]
.sym 80585 $abc$40840$n6782_1
.sym 80586 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 80587 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 80589 basesoc_uart_phy_tx_busy
.sym 80590 VexRiscv._zz_79_[6]
.sym 80591 basesoc_dat_w[5]
.sym 80592 VexRiscv._zz_253_[1]
.sym 80594 $abc$40840$n2313
.sym 80595 VexRiscv._zz_79_[0]
.sym 80596 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 80597 VexRiscv._zz_79_[3]
.sym 80598 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 80604 $abc$40840$n6779
.sym 80608 $abc$40840$n3752
.sym 80609 $abc$40840$n4979_1
.sym 80610 basesoc_vexriscv_ibus_adr[26]
.sym 80614 VexRiscv._zz_79_[10]
.sym 80615 $abc$40840$n6782_1
.sym 80616 basesoc_vexriscv_ibus_adr[28]
.sym 80618 VexRiscv._zz_215_[10]
.sym 80620 basesoc_vexriscv_dbus_adr[28]
.sym 80621 grant
.sym 80623 basesoc_timer0_value[19]
.sym 80624 $abc$40840$n4374
.sym 80625 VexRiscv._zz_214_[10]
.sym 80626 $abc$40840$n4564_1
.sym 80629 basesoc_vexriscv_dbus_adr[16]
.sym 80631 $abc$40840$n2447
.sym 80632 VexRiscv._zz_163_[10]
.sym 80633 $abc$40840$n4365
.sym 80634 basesoc_vexriscv_dbus_adr[26]
.sym 80635 basesoc_vexriscv_ibus_adr[16]
.sym 80637 $abc$40840$n3752
.sym 80638 basesoc_vexriscv_dbus_adr[26]
.sym 80639 basesoc_vexriscv_ibus_adr[26]
.sym 80640 grant
.sym 80643 $abc$40840$n4979_1
.sym 80644 $abc$40840$n6779
.sym 80645 VexRiscv._zz_79_[10]
.sym 80649 $abc$40840$n4374
.sym 80651 $abc$40840$n4564_1
.sym 80652 VexRiscv._zz_79_[10]
.sym 80656 basesoc_vexriscv_ibus_adr[16]
.sym 80657 grant
.sym 80658 basesoc_vexriscv_dbus_adr[16]
.sym 80662 grant
.sym 80663 basesoc_vexriscv_dbus_adr[28]
.sym 80664 basesoc_vexriscv_ibus_adr[28]
.sym 80667 VexRiscv._zz_214_[10]
.sym 80669 VexRiscv._zz_163_[10]
.sym 80670 $abc$40840$n6782_1
.sym 80673 $abc$40840$n4365
.sym 80674 VexRiscv._zz_163_[10]
.sym 80676 VexRiscv._zz_215_[10]
.sym 80679 basesoc_timer0_value[19]
.sym 80683 $abc$40840$n2447
.sym 80684 clk12_$glb_clk
.sym 80685 sys_rst_$glb_sr
.sym 80686 VexRiscv.CsrPlugin_interrupt_targetPrivilege[0]
.sym 80687 $abc$40840$n4686
.sym 80688 $abc$40840$n5007
.sym 80689 VexRiscv._zz_79_[3]
.sym 80690 $abc$40840$n4950
.sym 80691 $abc$40840$n6706_1
.sym 80692 VexRiscv.CsrPlugin_interrupt_targetPrivilege[1]
.sym 80693 $abc$40840$n4951_1
.sym 80695 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[14]
.sym 80696 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[14]
.sym 80697 VexRiscv._zz_135_[3]
.sym 80698 $abc$40840$n4615_1
.sym 80700 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[7]
.sym 80703 $abc$40840$n6782_1
.sym 80704 $abc$40840$n4657
.sym 80706 VexRiscv._zz_160_
.sym 80708 $abc$40840$n6779
.sym 80709 $abc$40840$n4970
.sym 80710 $abc$40840$n136
.sym 80711 basesoc_uart_phy_rx_busy
.sym 80712 $abc$40840$n6338
.sym 80713 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 80714 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 80715 $abc$40840$n7847
.sym 80718 basesoc_uart_phy_uart_clk_txen
.sym 80719 $abc$40840$n4365
.sym 80720 VexRiscv._zz_79_[4]
.sym 80721 basesoc_timer0_eventmanager_pending_w
.sym 80728 VexRiscv._zz_215_[27]
.sym 80730 $abc$40840$n6782_1
.sym 80733 VexRiscv._zz_163_[3]
.sym 80735 $abc$40840$n7035
.sym 80736 VexRiscv._zz_214_[27]
.sym 80738 $abc$40840$n7097
.sym 80739 VexRiscv._zz_215_[3]
.sym 80740 VexRiscv._zz_163_[27]
.sym 80741 basesoc_uart_phy_rx_busy
.sym 80742 $abc$40840$n4374
.sym 80743 $abc$40840$n4365
.sym 80746 VexRiscv._zz_79_[3]
.sym 80749 basesoc_uart_phy_tx_busy
.sym 80753 $abc$40840$n138
.sym 80755 $abc$40840$n4438_1
.sym 80756 $abc$40840$n7077
.sym 80762 basesoc_uart_phy_tx_busy
.sym 80763 $abc$40840$n7035
.sym 80766 VexRiscv._zz_215_[27]
.sym 80767 $abc$40840$n4365
.sym 80769 VexRiscv._zz_163_[27]
.sym 80775 $abc$40840$n138
.sym 80778 $abc$40840$n6782_1
.sym 80779 VexRiscv._zz_214_[27]
.sym 80781 VexRiscv._zz_163_[27]
.sym 80784 VexRiscv._zz_163_[3]
.sym 80786 $abc$40840$n4365
.sym 80787 VexRiscv._zz_215_[3]
.sym 80791 $abc$40840$n7077
.sym 80792 basesoc_uart_phy_rx_busy
.sym 80797 basesoc_uart_phy_rx_busy
.sym 80798 $abc$40840$n7097
.sym 80802 $abc$40840$n4438_1
.sym 80803 $abc$40840$n4374
.sym 80804 VexRiscv._zz_79_[3]
.sym 80807 clk12_$glb_clk
.sym 80808 sys_rst_$glb_sr
.sym 80809 $abc$40840$n5005
.sym 80810 $abc$40840$n5006
.sym 80811 VexRiscv._zz_41_[10]
.sym 80812 $abc$40840$n4847
.sym 80813 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 80814 VexRiscv._zz_170_[0]
.sym 80815 VexRiscv._zz_79_[27]
.sym 80816 $abc$40840$n4682
.sym 80819 VexRiscv._zz_41_[15]
.sym 80820 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 80821 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[3]
.sym 80823 basesoc_uart_phy_storage[26]
.sym 80824 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 80825 VexRiscv._zz_35_[25]
.sym 80826 $abc$40840$n6782_1
.sym 80827 VexRiscv._zz_214_[3]
.sym 80828 array_muxed1[12]
.sym 80829 $abc$40840$n6782_1
.sym 80830 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 80831 basesoc_uart_phy_storage[27]
.sym 80832 $abc$40840$n4365
.sym 80833 VexRiscv._zz_35_[21]
.sym 80834 basesoc_vexriscv_ibus_adr[10]
.sym 80835 $abc$40840$n3932
.sym 80837 $abc$40840$n6779
.sym 80838 VexRiscv._zz_214_[17]
.sym 80839 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 80840 basesoc_adr[1]
.sym 80841 VexRiscv._zz_79_[19]
.sym 80842 $abc$40840$n7077
.sym 80843 VexRiscv._zz_79_[21]
.sym 80844 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 80850 $abc$40840$n6687_1
.sym 80851 $abc$40840$n4848_1
.sym 80852 VexRiscv._zz_160_
.sym 80853 $abc$40840$n5047
.sym 80854 VexRiscv._zz_215_[19]
.sym 80855 $abc$40840$n6779
.sym 80856 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[0]
.sym 80858 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 80859 VexRiscv._zz_214_[19]
.sym 80863 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 80864 $abc$40840$n4372
.sym 80866 $abc$40840$n6782_1
.sym 80867 VexRiscv._zz_163_[19]
.sym 80868 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 80871 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 80872 VexRiscv._zz_79_[27]
.sym 80873 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 80875 $abc$40840$n4938_1
.sym 80876 VexRiscv._zz_79_[19]
.sym 80877 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 80878 $abc$40840$n4374
.sym 80879 $abc$40840$n4365
.sym 80880 $abc$40840$n4373_1
.sym 80881 $abc$40840$n4378
.sym 80883 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 80884 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 80885 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 80886 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 80891 VexRiscv._zz_79_[19]
.sym 80895 $abc$40840$n4378
.sym 80896 $abc$40840$n4848_1
.sym 80897 VexRiscv._zz_79_[27]
.sym 80898 $abc$40840$n4374
.sym 80901 $abc$40840$n6779
.sym 80902 $abc$40840$n4938_1
.sym 80903 $abc$40840$n5047
.sym 80904 VexRiscv._zz_79_[27]
.sym 80907 $abc$40840$n6687_1
.sym 80908 $abc$40840$n4372
.sym 80909 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[0]
.sym 80910 $abc$40840$n4373_1
.sym 80913 $abc$40840$n4374
.sym 80914 VexRiscv._zz_215_[19]
.sym 80915 VexRiscv._zz_163_[19]
.sym 80916 $abc$40840$n4365
.sym 80919 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 80920 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 80921 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 80922 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 80925 $abc$40840$n6779
.sym 80926 $abc$40840$n6782_1
.sym 80927 VexRiscv._zz_163_[19]
.sym 80928 VexRiscv._zz_214_[19]
.sym 80929 VexRiscv._zz_160_
.sym 80930 clk12_$glb_clk
.sym 80932 $abc$40840$n5014
.sym 80933 $abc$40840$n2451
.sym 80934 VexRiscv._zz_79_[19]
.sym 80935 VexRiscv._zz_79_[21]
.sym 80936 $abc$40840$n4718_1
.sym 80937 basesoc_timer0_eventmanager_pending_w
.sym 80938 $abc$40840$n4716_1
.sym 80939 $abc$40840$n4750_1
.sym 80941 VexRiscv._zz_170_[0]
.sym 80942 VexRiscv._zz_170_[0]
.sym 80943 $abc$40840$n3
.sym 80944 $abc$40840$n120
.sym 80945 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 80946 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 80947 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 80948 VexRiscv._zz_160_
.sym 80950 $abc$40840$n4641
.sym 80951 $abc$40840$n5005
.sym 80952 basesoc_uart_phy_rx_busy
.sym 80953 VexRiscv._zz_50_[8]
.sym 80954 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 80955 $abc$40840$n2258
.sym 80957 $abc$40840$n2450
.sym 80958 basesoc_vexriscv_ibus_adr[17]
.sym 80960 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[18]
.sym 80961 $abc$40840$n5337_1
.sym 80962 $abc$40840$n3850
.sym 80963 VexRiscv.CsrPlugin_interrupt_targetPrivilege[0]
.sym 80964 $abc$40840$n4374
.sym 80965 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 80966 $abc$40840$n4373_1
.sym 80967 $abc$40840$n2572
.sym 80973 VexRiscv._zz_35_[19]
.sym 80974 $abc$40840$n4938_1
.sym 80975 $abc$40840$n4374
.sym 80977 $abc$40840$n6782_1
.sym 80978 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[18]
.sym 80980 $abc$40840$n5015
.sym 80981 $abc$40840$n4447_1
.sym 80983 $abc$40840$n4378
.sym 80985 VexRiscv._zz_79_[0]
.sym 80986 $abc$40840$n4719_1
.sym 80987 $abc$40840$n4365
.sym 80988 $abc$40840$n4932_1
.sym 80989 $abc$40840$n5014
.sym 80990 $abc$40840$n4374
.sym 80991 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 80992 VexRiscv._zz_79_[4]
.sym 80995 VexRiscv._zz_215_[0]
.sym 80997 $abc$40840$n6779
.sym 81000 $abc$40840$n4364_1
.sym 81001 VexRiscv._zz_163_[0]
.sym 81003 $abc$40840$n4716_1
.sym 81004 VexRiscv._zz_214_[0]
.sym 81009 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[18]
.sym 81012 $abc$40840$n4938_1
.sym 81013 VexRiscv._zz_35_[19]
.sym 81014 $abc$40840$n5015
.sym 81015 $abc$40840$n5014
.sym 81018 $abc$40840$n4932_1
.sym 81019 VexRiscv._zz_79_[0]
.sym 81021 $abc$40840$n6779
.sym 81024 VexRiscv._zz_163_[0]
.sym 81026 $abc$40840$n4365
.sym 81027 VexRiscv._zz_215_[0]
.sym 81031 $abc$40840$n4447_1
.sym 81032 $abc$40840$n4374
.sym 81033 VexRiscv._zz_79_[4]
.sym 81036 $abc$40840$n4378
.sym 81037 VexRiscv._zz_35_[19]
.sym 81038 $abc$40840$n4716_1
.sym 81039 $abc$40840$n4719_1
.sym 81043 VexRiscv._zz_79_[0]
.sym 81044 $abc$40840$n4364_1
.sym 81045 $abc$40840$n4374
.sym 81049 VexRiscv._zz_214_[0]
.sym 81050 VexRiscv._zz_163_[0]
.sym 81051 $abc$40840$n6782_1
.sym 81052 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 81053 clk12_$glb_clk
.sym 81055 $abc$40840$n4419
.sym 81056 VexRiscv._zz_149_
.sym 81057 $abc$40840$n7847
.sym 81058 $abc$40840$n4373_1
.sym 81059 $abc$40840$n4748_1
.sym 81060 $abc$40840$n2653
.sym 81061 $abc$40840$n4287
.sym 81062 VexRiscv.CsrPlugin_mepc[5]
.sym 81065 $abc$40840$n2240
.sym 81068 VexRiscv._zz_253_[1]
.sym 81069 VexRiscv._zz_50_[10]
.sym 81070 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[24]
.sym 81073 $abc$40840$n6782_1
.sym 81074 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 81075 basesoc_vexriscv_ibus_adr[22]
.sym 81076 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 81077 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2]
.sym 81079 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 81080 sys_rst
.sym 81081 VexRiscv._zz_287_[4]
.sym 81082 $abc$40840$n3660_1
.sym 81083 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 81084 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 81085 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.sym 81086 $abc$40840$n2313
.sym 81087 basesoc_dat_w[5]
.sym 81088 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 81089 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 81090 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 81096 sys_rst
.sym 81098 $abc$40840$n4378
.sym 81099 VexRiscv._zz_79_[21]
.sym 81101 $abc$40840$n4945_1
.sym 81102 $abc$40840$n4938_1
.sym 81104 $abc$40840$n5022_1
.sym 81105 VexRiscv._zz_35_[21]
.sym 81106 basesoc_dat_w[2]
.sym 81109 $abc$40840$n6779
.sym 81110 basesoc_vexriscv_ibus_adr[7]
.sym 81113 VexRiscv._zz_36_[2]
.sym 81114 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 81115 $abc$40840$n5023_1
.sym 81119 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 81120 $abc$40840$n4751_1
.sym 81121 VexRiscv._zz_311_
.sym 81122 VexRiscv._zz_194_[25]
.sym 81123 $abc$40840$n4939
.sym 81124 $abc$40840$n4748_1
.sym 81126 VexRiscv._zz_194_[26]
.sym 81127 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 81130 VexRiscv._zz_79_[21]
.sym 81131 $abc$40840$n6779
.sym 81135 $abc$40840$n5022_1
.sym 81136 $abc$40840$n4938_1
.sym 81137 $abc$40840$n5023_1
.sym 81138 VexRiscv._zz_35_[21]
.sym 81141 $abc$40840$n4378
.sym 81142 $abc$40840$n4751_1
.sym 81143 VexRiscv._zz_35_[21]
.sym 81144 $abc$40840$n4748_1
.sym 81150 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 81154 basesoc_vexriscv_ibus_adr[7]
.sym 81155 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 81156 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 81159 VexRiscv._zz_194_[26]
.sym 81161 VexRiscv._zz_194_[25]
.sym 81162 VexRiscv._zz_311_
.sym 81166 basesoc_dat_w[2]
.sym 81167 sys_rst
.sym 81171 VexRiscv._zz_36_[2]
.sym 81172 $abc$40840$n4939
.sym 81173 $abc$40840$n4945_1
.sym 81175 $abc$40840$n2592_$glb_ce
.sym 81176 clk12_$glb_clk
.sym 81178 $abc$40840$n5347_1
.sym 81179 $abc$40840$n2372
.sym 81180 VexRiscv._zz_200_[5]
.sym 81181 VexRiscv._zz_200_[0]
.sym 81182 VexRiscv._zz_200_[19]
.sym 81183 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[1]
.sym 81184 $abc$40840$n8284
.sym 81185 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[5]
.sym 81187 $abc$40840$n2653
.sym 81188 $abc$40840$n2653
.sym 81189 csrbankarray_csrbank0_leds_out0_w[4]
.sym 81190 VexRiscv._zz_160_
.sym 81191 $abc$40840$n4287
.sym 81192 basesoc_dat_w[2]
.sym 81193 $abc$40840$n4373_1
.sym 81194 $abc$40840$n4378
.sym 81195 VexRiscv.CsrPlugin_mepc[5]
.sym 81196 VexRiscv.CsrPlugin_hadException
.sym 81198 $abc$40840$n4938_1
.sym 81200 $abc$40840$n4989_1
.sym 81201 $abc$40840$n7847
.sym 81202 $abc$40840$n7847
.sym 81203 $abc$40840$n6338
.sym 81204 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 81205 VexRiscv._zz_285_[3]
.sym 81206 $abc$40840$n136
.sym 81207 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 81208 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 81209 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 81210 basesoc_uart_phy_uart_clk_txen
.sym 81211 $abc$40840$n7
.sym 81212 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 81213 VexRiscv.lastStageIsFiring
.sym 81219 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 81220 $abc$40840$n235
.sym 81221 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 81223 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 81224 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 81229 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 81231 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 81232 basesoc_vexriscv_ibus_adr[3]
.sym 81236 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 81239 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 81240 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 81242 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 81244 VexRiscv._zz_190_
.sym 81255 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 81258 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 81259 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 81261 basesoc_vexriscv_ibus_adr[3]
.sym 81264 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 81270 $abc$40840$n235
.sym 81271 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 81272 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 81273 VexRiscv._zz_190_
.sym 81279 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 81282 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 81290 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 81296 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 81298 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 81299 clk12_$glb_clk
.sym 81301 $abc$40840$n4023
.sym 81302 $abc$40840$n3660_1
.sym 81303 $abc$40840$n4013
.sym 81304 $abc$40840$n4022_1
.sym 81305 $abc$40840$n5311_1
.sym 81306 $abc$40840$n5312_1
.sym 81307 $abc$40840$n4021
.sym 81308 VexRiscv.CsrPlugin_mtvec_base[3]
.sym 81311 basesoc_vexriscv_ibus_adr[23]
.sym 81312 $abc$40840$n136
.sym 81313 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 81316 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[27]
.sym 81317 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 81318 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[5]
.sym 81319 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 81320 $abc$40840$n6653
.sym 81321 $abc$40840$n6655
.sym 81322 $abc$40840$n2372
.sym 81323 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 81324 $abc$40840$n235
.sym 81325 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 81326 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 81327 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 81328 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 81330 VexRiscv._zz_287_[1]
.sym 81331 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 81332 VexRiscv.CsrPlugin_exception
.sym 81333 basesoc_vexriscv_ibus_adr[10]
.sym 81334 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[30]
.sym 81335 basesoc_vexriscv_ibus_adr[4]
.sym 81336 $abc$40840$n2656
.sym 81343 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 81347 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 81354 VexRiscv._zz_190_
.sym 81358 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 81359 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 81360 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 81362 VexRiscv._zz_135_[3]
.sym 81367 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 81368 $abc$40840$n235
.sym 81370 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 81373 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 81378 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 81384 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 81390 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 81393 VexRiscv._zz_190_
.sym 81394 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 81395 $abc$40840$n235
.sym 81396 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 81399 VexRiscv._zz_135_[3]
.sym 81406 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 81407 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 81408 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 81411 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 81419 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 81421 $abc$40840$n2592_$glb_ce
.sym 81422 clk12_$glb_clk
.sym 81424 $abc$40840$n4009
.sym 81425 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 81426 $abc$40840$n4011
.sym 81427 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 81428 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 81429 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 81430 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 81431 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 81436 $abc$40840$n5310_1
.sym 81438 $abc$40840$n4939
.sym 81439 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[29]
.sym 81440 VexRiscv.execute_to_memory_INSTRUCTION[14]
.sym 81441 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[9]
.sym 81442 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 81443 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 81444 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 81445 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 81446 VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE
.sym 81447 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 81448 $abc$40840$n5337_1
.sym 81449 basesoc_vexriscv_ibus_adr[17]
.sym 81450 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 81451 VexRiscv._zz_287_[2]
.sym 81452 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 81453 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 81454 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[13]
.sym 81455 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 81456 VexRiscv._zz_200_[19]
.sym 81457 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 81458 $abc$40840$n9
.sym 81459 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 81465 VexRiscv._zz_194_[13]
.sym 81467 VexRiscv._zz_194_[27]
.sym 81469 VexRiscv._zz_194_[24]
.sym 81470 VexRiscv._zz_194_[25]
.sym 81472 $abc$40840$n11
.sym 81475 VexRiscv._zz_311_
.sym 81476 $abc$40840$n2285
.sym 81477 VexRiscv._zz_194_[12]
.sym 81480 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 81481 $abc$40840$n7
.sym 81482 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 81483 VexRiscv.lastStageIsFiring
.sym 81484 $abc$40840$n9
.sym 81485 VexRiscv._zz_194_[28]
.sym 81486 VexRiscv.memory_arbitration_isValid
.sym 81489 VexRiscv._zz_287_[0]
.sym 81490 VexRiscv._zz_287_[1]
.sym 81499 $abc$40840$n11
.sym 81504 $abc$40840$n9
.sym 81510 $abc$40840$n7
.sym 81516 VexRiscv._zz_194_[25]
.sym 81517 VexRiscv._zz_194_[24]
.sym 81518 VexRiscv._zz_311_
.sym 81523 VexRiscv._zz_311_
.sym 81524 VexRiscv._zz_194_[13]
.sym 81525 VexRiscv._zz_194_[12]
.sym 81529 VexRiscv._zz_194_[28]
.sym 81530 VexRiscv._zz_311_
.sym 81531 VexRiscv._zz_194_[27]
.sym 81534 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 81535 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 81536 VexRiscv._zz_287_[1]
.sym 81537 VexRiscv._zz_287_[0]
.sym 81540 VexRiscv.memory_arbitration_isValid
.sym 81543 VexRiscv.lastStageIsFiring
.sym 81544 $abc$40840$n2285
.sym 81545 clk12_$glb_clk
.sym 81547 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 81548 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 81549 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 81550 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 81551 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 81552 $abc$40840$n3970
.sym 81553 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[19]
.sym 81554 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[26]
.sym 81559 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[5]
.sym 81561 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 81562 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 81563 VexRiscv._zz_194_[27]
.sym 81564 count[0]
.sym 81566 $abc$40840$n4009
.sym 81567 $abc$40840$n5629
.sym 81568 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 81569 $abc$40840$n5593
.sym 81570 VexRiscv._zz_190_
.sym 81571 $abc$40840$n5313_1
.sym 81572 basesoc_vexriscv_ibus_adr[6]
.sym 81573 $abc$40840$n2313
.sym 81574 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 81575 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 81576 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 81577 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 81578 basesoc_dat_w[5]
.sym 81579 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 81580 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[27]
.sym 81581 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 81582 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 81588 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[12]
.sym 81589 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 81591 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[27]
.sym 81592 $abc$40840$n235
.sym 81598 basesoc_vexriscv_ibus_adr[25]
.sym 81604 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[25]
.sym 81606 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 81607 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 81610 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[6]
.sym 81611 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[26]
.sym 81612 basesoc_vexriscv_ibus_adr[24]
.sym 81618 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[19]
.sym 81619 VexRiscv._zz_190_
.sym 81624 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[26]
.sym 81630 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[25]
.sym 81636 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[27]
.sym 81639 basesoc_vexriscv_ibus_adr[24]
.sym 81641 basesoc_vexriscv_ibus_adr[25]
.sym 81645 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[12]
.sym 81654 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[6]
.sym 81660 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[19]
.sym 81663 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 81664 $abc$40840$n235
.sym 81665 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 81666 VexRiscv._zz_190_
.sym 81667 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 81668 clk12_$glb_clk
.sym 81670 $abc$40840$n5428_1
.sym 81671 basesoc_timer0_load_storage[10]
.sym 81672 $abc$40840$n3972
.sym 81673 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[3]
.sym 81674 basesoc_timer0_load_storage[9]
.sym 81675 $abc$40840$n3720
.sym 81676 $abc$40840$n5313_1
.sym 81677 $abc$40840$n2313
.sym 81678 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[12]
.sym 81682 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 81683 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[11]
.sym 81684 basesoc_vexriscv_ibus_adr[4]
.sym 81685 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 81686 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 81687 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[12]
.sym 81688 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 81689 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[11]
.sym 81690 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 81691 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[14]
.sym 81693 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 81694 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 81695 VexRiscv._zz_192_
.sym 81696 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[6]
.sym 81697 $abc$40840$n5069
.sym 81698 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 81699 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending
.sym 81700 VexRiscv.lastStageIsFiring
.sym 81701 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 81702 basesoc_uart_phy_uart_clk_txen
.sym 81703 $abc$40840$n6338
.sym 81704 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[28]
.sym 81705 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[7]
.sym 81713 $abc$40840$n5069
.sym 81714 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[15]
.sym 81718 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 81719 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]
.sym 81720 $abc$40840$n235
.sym 81721 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 81722 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 81723 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 81724 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]
.sym 81725 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]
.sym 81726 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]
.sym 81727 $abc$40840$n6338
.sym 81729 VexRiscv.CsrPlugin_hadException
.sym 81736 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]
.sym 81737 VexRiscv._zz_190_
.sym 81738 $abc$40840$n5068
.sym 81745 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]
.sym 81751 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]
.sym 81758 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]
.sym 81762 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 81763 $abc$40840$n6338
.sym 81768 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 81769 VexRiscv._zz_190_
.sym 81770 $abc$40840$n235
.sym 81771 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 81776 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]
.sym 81780 $abc$40840$n5069
.sym 81781 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 81782 $abc$40840$n5068
.sym 81783 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[15]
.sym 81789 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]
.sym 81790 VexRiscv.CsrPlugin_hadException
.sym 81791 clk12_$glb_clk
.sym 81793 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 81794 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 81795 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 81796 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 81797 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[27]
.sym 81798 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 81799 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 81800 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[6]
.sym 81801 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 81805 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 81806 basesoc_dat_w[2]
.sym 81807 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 81809 $abc$40840$n235
.sym 81810 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 81811 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[8]
.sym 81812 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 81813 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 81814 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 81815 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[10]
.sym 81816 $abc$40840$n3972
.sym 81817 $abc$40840$n3972
.sym 81818 basesoc_vexriscv_ibus_adr[10]
.sym 81819 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 81820 VexRiscv.IBusCachedPlugin_cache._zz_3_
.sym 81821 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 81822 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 81823 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 81824 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 81825 csrbankarray_csrbank0_leds_out0_w[3]
.sym 81826 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 81827 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 81828 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 81836 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 81837 $PACKER_GND_NET
.sym 81839 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 81840 $abc$40840$n5068
.sym 81842 $abc$40840$n5068
.sym 81844 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 81845 $abc$40840$n233
.sym 81848 VexRiscv._zz_41_[8]
.sym 81849 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[30]
.sym 81851 VexRiscv._zz_41_[20]
.sym 81854 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 81855 VexRiscv._zz_192_
.sym 81856 VexRiscv._zz_41_[15]
.sym 81857 $abc$40840$n5069
.sym 81859 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[0]
.sym 81862 $abc$40840$n235
.sym 81863 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[22]
.sym 81867 VexRiscv._zz_41_[15]
.sym 81875 $PACKER_GND_NET
.sym 81879 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[22]
.sym 81880 $abc$40840$n5069
.sym 81881 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 81882 $abc$40840$n5068
.sym 81885 VexRiscv._zz_192_
.sym 81886 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[0]
.sym 81887 $abc$40840$n235
.sym 81888 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 81892 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 81897 $abc$40840$n5069
.sym 81898 $abc$40840$n5068
.sym 81899 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 81900 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[30]
.sym 81906 VexRiscv._zz_41_[8]
.sym 81909 VexRiscv._zz_41_[20]
.sym 81913 $abc$40840$n233
.sym 81914 clk12_$glb_clk
.sym 81916 VexRiscv._zz_135_[22]
.sym 81917 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 81918 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 81919 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 81920 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 81921 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 81922 $abc$40840$n3967
.sym 81923 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 81924 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 81927 csrbankarray_csrbank0_leds_out0_w[0]
.sym 81928 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]
.sym 81929 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[20]
.sym 81930 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]
.sym 81931 $PACKER_GND_NET
.sym 81932 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[30]
.sym 81933 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 81934 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 81935 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 81936 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 81937 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[30]
.sym 81938 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[19]
.sym 81939 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 81940 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[13]
.sym 81941 VexRiscv._zz_200_[19]
.sym 81942 $abc$40840$n9
.sym 81943 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 81944 $abc$40840$n6820_1
.sym 81945 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 81946 VexRiscv._zz_10_[1]
.sym 81947 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 81948 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 81949 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[22]
.sym 81950 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 81951 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 81958 VexRiscv.IBusCachedPlugin_cache._zz_10_[14]
.sym 81959 $abc$40840$n2252
.sym 81960 $abc$40840$n9
.sym 81961 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 81964 $abc$40840$n11
.sym 81965 VexRiscv.IBusCachedPlugin_cache._zz_10_[15]
.sym 81967 VexRiscv.IBusCachedPlugin_cache._zz_10_[13]
.sym 81968 VexRiscv.IBusCachedPlugin_cache._zz_10_[12]
.sym 81969 $abc$40840$n4237_1
.sym 81970 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 81971 VexRiscv.IBusCachedPlugin_cache._zz_10_[9]
.sym 81972 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 81973 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 81974 $abc$40840$n6680_1
.sym 81975 $abc$40840$n4231_1
.sym 81976 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 81978 VexRiscv.IBusCachedPlugin_cache._zz_10_[2]
.sym 81980 $abc$40840$n3
.sym 81982 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 81983 VexRiscv.IBusCachedPlugin_cache._zz_10_[5]
.sym 81984 $abc$40840$n6673_1
.sym 81986 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 81993 $abc$40840$n9
.sym 81996 VexRiscv.IBusCachedPlugin_cache._zz_10_[5]
.sym 81997 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 81998 VexRiscv.IBusCachedPlugin_cache._zz_10_[15]
.sym 81999 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 82002 VexRiscv.IBusCachedPlugin_cache._zz_10_[12]
.sym 82003 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 82004 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 82005 VexRiscv.IBusCachedPlugin_cache._zz_10_[9]
.sym 82008 VexRiscv.IBusCachedPlugin_cache._zz_10_[14]
.sym 82009 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 82010 VexRiscv.IBusCachedPlugin_cache._zz_10_[13]
.sym 82011 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 82017 $abc$40840$n3
.sym 82020 $abc$40840$n4237_1
.sym 82021 $abc$40840$n4231_1
.sym 82022 $abc$40840$n6680_1
.sym 82023 $abc$40840$n6673_1
.sym 82026 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 82027 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 82028 VexRiscv.IBusCachedPlugin_cache._zz_10_[12]
.sym 82029 VexRiscv.IBusCachedPlugin_cache._zz_10_[2]
.sym 82032 $abc$40840$n11
.sym 82036 $abc$40840$n2252
.sym 82037 clk12_$glb_clk
.sym 82039 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 82040 $abc$40840$n3684
.sym 82041 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 82042 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 82043 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 82044 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 82045 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 82046 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 82053 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[16]
.sym 82054 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 82055 VexRiscv._zz_190_
.sym 82056 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 82057 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 82058 VexRiscv._zz_135_[22]
.sym 82059 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[21]
.sym 82060 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 82062 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 82063 VexRiscv._zz_190_
.sym 82064 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 82065 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 82066 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 82067 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 82068 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 82070 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 82074 basesoc_dat_w[5]
.sym 82080 $abc$40840$n4228
.sym 82082 VexRiscv._zz_10_[0]
.sym 82083 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 82084 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 82086 $abc$40840$n6815_1
.sym 82087 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 82088 VexRiscv.IBusCachedPlugin_cache._zz_10_[7]
.sym 82090 $abc$40840$n6677_1
.sym 82091 VexRiscv.IBusCachedPlugin_cache._zz_10_[4]
.sym 82092 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 82093 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 82094 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 82096 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 82099 VexRiscv.IBusCachedPlugin_cache._zz_10_[18]
.sym 82100 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 82101 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 82102 $PACKER_GND_NET
.sym 82103 VexRiscv.IBusCachedPlugin_cache._zz_10_[16]
.sym 82104 $abc$40840$n6820_1
.sym 82105 VexRiscv.IBusCachedPlugin_cache._zz_10_[14]
.sym 82106 VexRiscv._zz_10_[1]
.sym 82107 $abc$40840$n2240
.sym 82109 VexRiscv.IBusCachedPlugin_cache._zz_10_[10]
.sym 82110 VexRiscv.IBusCachedPlugin_cache._zz_10_[9]
.sym 82111 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 82113 VexRiscv.IBusCachedPlugin_cache._zz_10_[10]
.sym 82114 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 82115 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 82116 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 82119 VexRiscv.IBusCachedPlugin_cache._zz_10_[9]
.sym 82120 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 82121 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 82122 VexRiscv.IBusCachedPlugin_cache._zz_10_[10]
.sym 82125 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 82126 VexRiscv.IBusCachedPlugin_cache._zz_10_[16]
.sym 82127 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 82128 VexRiscv.IBusCachedPlugin_cache._zz_10_[7]
.sym 82131 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 82132 VexRiscv.IBusCachedPlugin_cache._zz_10_[4]
.sym 82133 VexRiscv.IBusCachedPlugin_cache._zz_10_[18]
.sym 82134 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 82137 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 82138 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 82139 VexRiscv.IBusCachedPlugin_cache._zz_10_[14]
.sym 82140 VexRiscv.IBusCachedPlugin_cache._zz_10_[16]
.sym 82143 VexRiscv._zz_10_[1]
.sym 82144 VexRiscv._zz_10_[0]
.sym 82145 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 82149 $PACKER_GND_NET
.sym 82155 $abc$40840$n6820_1
.sym 82156 $abc$40840$n4228
.sym 82157 $abc$40840$n6677_1
.sym 82158 $abc$40840$n6815_1
.sym 82159 $abc$40840$n2240
.sym 82160 clk12_$glb_clk
.sym 82162 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 82163 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 82164 $abc$40840$n3765
.sym 82166 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 82167 $abc$40840$n5493_1
.sym 82168 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 82169 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 82174 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[5]
.sym 82175 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 82176 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[31]
.sym 82177 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[3]
.sym 82178 $abc$40840$n2461
.sym 82179 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 82181 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 82182 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 82183 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[14]
.sym 82184 $PACKER_VCC_NET
.sym 82185 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 82186 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 82187 basesoc_uart_phy_uart_clk_txen
.sym 82188 $abc$40840$n6654
.sym 82189 user_btn1
.sym 82190 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 82191 basesoc_uart_phy_tx_reg[0]
.sym 82193 $abc$40840$n233
.sym 82194 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 82195 VexRiscv._zz_192_
.sym 82197 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 82204 $abc$40840$n4222
.sym 82205 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 82207 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 82210 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 82212 VexRiscv.IBusCachedPlugin_cache._zz_10_[11]
.sym 82213 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 82215 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 82216 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 82219 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 82220 $abc$40840$n4221
.sym 82222 VexRiscv.IBusCachedPlugin_cache._zz_10_[8]
.sym 82223 VexRiscv.IBusCachedPlugin_cache._zz_10_[3]
.sym 82225 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 82226 VexRiscv.IBusCachedPlugin_cache._zz_10_[0]
.sym 82229 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 82230 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 82231 VexRiscv.IBusCachedPlugin_cache._zz_10_[19]
.sym 82233 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 82234 $abc$40840$n4220
.sym 82236 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 82242 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 82243 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 82244 VexRiscv.IBusCachedPlugin_cache._zz_10_[0]
.sym 82248 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 82249 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 82251 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 82254 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 82255 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 82256 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 82257 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 82260 VexRiscv.IBusCachedPlugin_cache._zz_10_[11]
.sym 82261 VexRiscv.IBusCachedPlugin_cache._zz_10_[19]
.sym 82262 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 82263 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 82269 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 82272 VexRiscv.IBusCachedPlugin_cache._zz_10_[3]
.sym 82273 $abc$40840$n4222
.sym 82274 $abc$40840$n4220
.sym 82275 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 82278 VexRiscv.IBusCachedPlugin_cache._zz_10_[8]
.sym 82280 $abc$40840$n4221
.sym 82281 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 82282 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 82283 clk12_$glb_clk
.sym 82287 $abc$40840$n7105
.sym 82288 $abc$40840$n7107
.sym 82289 $abc$40840$n3768
.sym 82290 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 82291 $abc$40840$n2304
.sym 82292 $abc$40840$n6654
.sym 82295 csrbankarray_csrbank0_leds_out0_w[2]
.sym 82298 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 82299 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[0]
.sym 82302 $abc$40840$n235
.sym 82303 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 82304 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 82306 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 82307 $abc$40840$n2642
.sym 82309 $abc$40840$n2298
.sym 82312 $abc$40840$n2301
.sym 82313 basesoc_ctrl_reset_reset_r
.sym 82315 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 82316 $abc$40840$n2572
.sym 82317 csrbankarray_csrbank0_leds_out0_w[3]
.sym 82319 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 82327 basesoc_uart_phy_tx_bitcount[0]
.sym 82328 $abc$40840$n3765
.sym 82336 $abc$40840$n2301
.sym 82342 $PACKER_VCC_NET
.sym 82344 $abc$40840$n7101
.sym 82345 $abc$40840$n7107
.sym 82346 basesoc_uart_phy_tx_busy
.sym 82347 basesoc_uart_phy_uart_clk_txen
.sym 82351 basesoc_uart_phy_tx_reg[0]
.sym 82352 $abc$40840$n7105
.sym 82353 $abc$40840$n2295
.sym 82354 $abc$40840$n3768
.sym 82360 $abc$40840$n7105
.sym 82362 $abc$40840$n2301
.sym 82367 $abc$40840$n2301
.sym 82368 $abc$40840$n7101
.sym 82372 basesoc_uart_phy_tx_bitcount[0]
.sym 82373 $PACKER_VCC_NET
.sym 82377 $abc$40840$n2301
.sym 82378 basesoc_uart_phy_tx_reg[0]
.sym 82379 $abc$40840$n3768
.sym 82383 $abc$40840$n3765
.sym 82384 basesoc_uart_phy_uart_clk_txen
.sym 82385 basesoc_uart_phy_tx_busy
.sym 82386 $abc$40840$n3768
.sym 82389 basesoc_uart_phy_uart_clk_txen
.sym 82390 $abc$40840$n3765
.sym 82392 basesoc_uart_phy_tx_busy
.sym 82401 $abc$40840$n7107
.sym 82403 $abc$40840$n2301
.sym 82405 $abc$40840$n2295
.sym 82406 clk12_$glb_clk
.sym 82407 sys_rst_$glb_sr
.sym 82411 VexRiscv.CsrPlugin_mcause_exceptionCode[2]
.sym 82412 VexRiscv.CsrPlugin_mcause_exceptionCode[0]
.sym 82420 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]
.sym 82421 basesoc_uart_phy_tx_bitcount[1]
.sym 82426 $abc$40840$n5494
.sym 82432 basesoc_uart_phy_tx_busy
.sym 82436 basesoc_dat_w[4]
.sym 82439 $abc$40840$n2295
.sym 82441 basesoc_dat_w[2]
.sym 82454 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 82459 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 82467 VexRiscv._zz_335_
.sym 82468 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 82476 $abc$40840$n2572
.sym 82485 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 82490 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 82500 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 82518 VexRiscv._zz_335_
.sym 82528 $abc$40840$n2572
.sym 82529 clk12_$glb_clk
.sym 82530 VexRiscv.reset_$glb_sr
.sym 82532 VexRiscv.CsrPlugin_interrupt_code[0]
.sym 82536 VexRiscv.CsrPlugin_interrupt_code[2]
.sym 82543 VexRiscv._zz_200_[2]
.sym 82545 VexRiscv.lastStagePc[10]
.sym 82546 VexRiscv.CsrPlugin_mcause_exceptionCode[2]
.sym 82547 VexRiscv._zz_200_[23]
.sym 82548 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]
.sym 82551 basesoc_dat_w[1]
.sym 82553 $abc$40840$n5298_1
.sym 82562 VexRiscv.CsrPlugin_hadException
.sym 82574 $abc$40840$n2461
.sym 82585 basesoc_ctrl_reset_reset_r
.sym 82591 basesoc_dat_w[3]
.sym 82596 basesoc_dat_w[4]
.sym 82599 basesoc_dat_w[1]
.sym 82601 basesoc_dat_w[2]
.sym 82606 basesoc_dat_w[4]
.sym 82612 basesoc_dat_w[2]
.sym 82632 basesoc_dat_w[3]
.sym 82636 basesoc_dat_w[1]
.sym 82643 basesoc_ctrl_reset_reset_r
.sym 82651 $abc$40840$n2461
.sym 82652 clk12_$glb_clk
.sym 82653 sys_rst_$glb_sr
.sym 82664 $PACKER_VCC_NET
.sym 82672 VexRiscv._zz_41_[25]
.sym 82673 $abc$40840$n4957
.sym 82754 spram_datain00[10]
.sym 82755 spram_maskwren00[0]
.sym 82756 spram_datain10[10]
.sym 82757 spram_maskwren00[2]
.sym 82758 spram_maskwren10[0]
.sym 82759 spram_datain10[14]
.sym 82760 spram_maskwren10[2]
.sym 82761 spram_datain00[14]
.sym 82766 user_btn1
.sym 82768 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 82770 VexRiscv._zz_79_[12]
.sym 82772 basesoc_dat_w[4]
.sym 82775 user_btn1
.sym 82778 spiflash_bus_dat_r[30]
.sym 82786 spram_dataout00[2]
.sym 82787 spram_dataout00[12]
.sym 82788 serial_tx
.sym 82789 spram_dataout10[9]
.sym 82803 $abc$40840$n5880_1
.sym 82814 array_muxed1[4]
.sym 82831 array_muxed1[4]
.sym 82832 $abc$40840$n5880_1
.sym 82838 array_muxed1[4]
.sym 82859 $abc$40840$n5880_1
.sym 82860 array_muxed1[4]
.sym 82876 clk12_$glb_clk
.sym 82877 sys_rst_$glb_sr
.sym 82880 user_btn2
.sym 82889 basesoc_ctrl_reset_reset_r
.sym 82894 $abc$40840$n6478_1
.sym 82895 $abc$40840$n6454_1
.sym 82897 spram_maskwren00[2]
.sym 82898 slave_sel_r[2]
.sym 82899 spram_datain00[14]
.sym 82900 $abc$40840$n6100_1
.sym 82901 spram_dataout00[8]
.sym 82903 $abc$40840$n5880_1
.sym 82904 spram_datain00[2]
.sym 82905 spram_dataout00[10]
.sym 82907 spram_datain00[4]
.sym 82909 spram_datain10[4]
.sym 82912 spiflash_bus_dat_r[0]
.sym 82914 spram_datain00[10]
.sym 82919 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 82923 spram_maskwren10[0]
.sym 82924 array_muxed0[13]
.sym 82925 spiflash_bus_dat_r[9]
.sym 82926 basesoc_ctrl_reset_reset_r
.sym 82927 user_btn2
.sym 82929 basesoc_dat_w[4]
.sym 82932 VexRiscv._zz_129_[0]
.sym 82934 spram_maskwren00[0]
.sym 82935 basesoc_dat_w[4]
.sym 82937 csrbankarray_csrbank3_bitbang0_w[0]
.sym 82939 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 82941 spiflash_bus_dat_r[3]
.sym 82942 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 82943 basesoc_ctrl_storage[0]
.sym 82944 $abc$40840$n2252
.sym 82945 user_btn2
.sym 82946 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 82951 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 82961 $abc$40840$n2516
.sym 82965 array_muxed0[6]
.sym 82968 $abc$40840$n3895_1
.sym 82969 spiflash_bus_dat_r[18]
.sym 82970 spiflash_bus_dat_r[0]
.sym 82977 array_muxed0[7]
.sym 82978 $abc$40840$n3904
.sym 82979 array_muxed0[1]
.sym 82980 spiflash_bus_dat_r[17]
.sym 82981 array_muxed0[0]
.sym 82982 spiflash_bus_dat_r[23]
.sym 82985 $abc$40840$n4061
.sym 82987 $abc$40840$n4058_1
.sym 82988 spiflash_bus_dat_r[8]
.sym 82990 spiflash_bus_dat_r[2]
.sym 82992 array_muxed0[1]
.sym 82993 spiflash_bus_dat_r[18]
.sym 82995 $abc$40840$n3904
.sym 83004 array_muxed0[0]
.sym 83005 $abc$40840$n3904
.sym 83007 spiflash_bus_dat_r[17]
.sym 83016 spiflash_bus_dat_r[0]
.sym 83017 $abc$40840$n4058_1
.sym 83018 $abc$40840$n3895_1
.sym 83019 $abc$40840$n3904
.sym 83022 $abc$40840$n3904
.sym 83024 spiflash_bus_dat_r[23]
.sym 83025 array_muxed0[6]
.sym 83028 spiflash_bus_dat_r[2]
.sym 83029 $abc$40840$n3904
.sym 83030 $abc$40840$n3895_1
.sym 83031 $abc$40840$n4061
.sym 83034 $abc$40840$n3904
.sym 83035 spiflash_bus_dat_r[8]
.sym 83037 array_muxed0[7]
.sym 83038 $abc$40840$n2516
.sym 83039 clk12_$glb_clk
.sym 83040 sys_rst_$glb_sr
.sym 83041 basesoc_ctrl_storage[1]
.sym 83042 basesoc_ctrl_storage[0]
.sym 83051 array_muxed0[12]
.sym 83052 $abc$40840$n11
.sym 83053 spram_datain10[1]
.sym 83055 spram_datain10[15]
.sym 83058 basesoc_ctrl_reset_reset_r
.sym 83059 spram_datain10[6]
.sym 83060 $abc$40840$n6457_1
.sym 83063 spram_datain00[1]
.sym 83067 $abc$40840$n6466_1
.sym 83068 $abc$40840$n6469_1
.sym 83072 $abc$40840$n3895_1
.sym 83073 $abc$40840$n6475_1
.sym 83074 $abc$40840$n6492
.sym 83075 spiflash_bus_dat_r[5]
.sym 83082 basesoc_bus_wishbone_dat_r[1]
.sym 83084 spiflash_bus_dat_r[7]
.sym 83085 slave_sel_r[1]
.sym 83086 spiflash_bus_dat_r[1]
.sym 83087 spiflash_bus_dat_r[8]
.sym 83088 $abc$40840$n6460_1
.sym 83091 $abc$40840$n6461_1
.sym 83093 $abc$40840$n6458_1
.sym 83094 basesoc_bus_wishbone_dat_r[2]
.sym 83095 slave_sel_r[1]
.sym 83099 $abc$40840$n6454_1
.sym 83101 basesoc_bus_wishbone_dat_r[0]
.sym 83102 spiflash_bus_dat_r[0]
.sym 83103 csrbankarray_csrbank3_bitbang0_w[0]
.sym 83104 $abc$40840$n6478_1
.sym 83105 slave_sel_r[0]
.sym 83106 $abc$40840$n6457_1
.sym 83109 csrbankarray_csrbank3_bitbang_en0_w
.sym 83110 $abc$40840$n6455_1
.sym 83113 spiflash_bus_dat_r[2]
.sym 83117 $abc$40840$n6458_1
.sym 83118 $abc$40840$n6457_1
.sym 83121 basesoc_bus_wishbone_dat_r[2]
.sym 83122 spiflash_bus_dat_r[2]
.sym 83123 slave_sel_r[0]
.sym 83124 slave_sel_r[1]
.sym 83127 $abc$40840$n6478_1
.sym 83128 spiflash_bus_dat_r[8]
.sym 83130 slave_sel_r[1]
.sym 83133 slave_sel_r[0]
.sym 83134 basesoc_bus_wishbone_dat_r[1]
.sym 83135 slave_sel_r[1]
.sym 83136 spiflash_bus_dat_r[1]
.sym 83139 spiflash_bus_dat_r[0]
.sym 83140 basesoc_bus_wishbone_dat_r[0]
.sym 83141 slave_sel_r[1]
.sym 83142 slave_sel_r[0]
.sym 83145 $abc$40840$n6455_1
.sym 83147 $abc$40840$n6454_1
.sym 83151 spiflash_bus_dat_r[7]
.sym 83152 csrbankarray_csrbank3_bitbang0_w[0]
.sym 83153 csrbankarray_csrbank3_bitbang_en0_w
.sym 83158 $abc$40840$n6461_1
.sym 83160 $abc$40840$n6460_1
.sym 83162 clk12_$glb_clk
.sym 83163 $abc$40840$n231_$glb_sr
.sym 83164 spiflash_bus_dat_r[4]
.sym 83167 spiflash_bus_dat_r[5]
.sym 83168 spiflash_bus_dat_r[0]
.sym 83169 spiflash_bus_dat_r[15]
.sym 83174 basesoc_uart_tx_fifo_level0[4]
.sym 83175 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 83177 array_muxed0[8]
.sym 83178 spiflash_bus_dat_r[7]
.sym 83180 $abc$40840$n2516
.sym 83182 array_muxed0[5]
.sym 83186 array_muxed0[6]
.sym 83188 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 83189 spiflash_bus_dat_r[0]
.sym 83190 $abc$40840$n3904
.sym 83191 $abc$40840$n6463_1
.sym 83194 basesoc_dat_w[6]
.sym 83196 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 83198 basesoc_dat_w[7]
.sym 83199 spiflash_bus_dat_r[2]
.sym 83205 basesoc_bus_wishbone_dat_r[3]
.sym 83209 spiflash_bus_dat_r[3]
.sym 83211 slave_sel_r[1]
.sym 83212 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 83219 slave_sel_r[1]
.sym 83221 spiflash_bus_dat_r[4]
.sym 83223 $abc$40840$n2254
.sym 83226 basesoc_dat_w[3]
.sym 83230 basesoc_ctrl_reset_reset_r
.sym 83231 slave_sel_r[0]
.sym 83233 basesoc_bus_wishbone_dat_r[4]
.sym 83244 slave_sel_r[0]
.sym 83245 basesoc_bus_wishbone_dat_r[3]
.sym 83246 slave_sel_r[1]
.sym 83247 spiflash_bus_dat_r[3]
.sym 83252 basesoc_ctrl_reset_reset_r
.sym 83256 slave_sel_r[0]
.sym 83257 spiflash_bus_dat_r[4]
.sym 83258 basesoc_bus_wishbone_dat_r[4]
.sym 83259 slave_sel_r[1]
.sym 83265 basesoc_dat_w[3]
.sym 83277 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 83284 $abc$40840$n2254
.sym 83285 clk12_$glb_clk
.sym 83286 sys_rst_$glb_sr
.sym 83287 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 83289 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 83291 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 83292 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 83293 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 83294 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 83298 VexRiscv._zz_79_[10]
.sym 83299 $abc$40840$n2254
.sym 83300 $abc$40840$n5880_1
.sym 83302 basesoc_timer0_load_storage[17]
.sym 83304 $abc$40840$n4064
.sym 83306 basesoc_uart_phy_storage[24]
.sym 83307 slave_sel_r[1]
.sym 83311 array_muxed0[11]
.sym 83312 spram_maskwren10[0]
.sym 83313 VexRiscv._zz_170_[0]
.sym 83316 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 83317 array_muxed0[13]
.sym 83318 array_muxed1[2]
.sym 83320 $abc$40840$n6710_1
.sym 83328 spiflash_bus_dat_r[6]
.sym 83331 spiflash_bus_dat_r[5]
.sym 83332 basesoc_bus_wishbone_dat_r[5]
.sym 83333 slave_sel_r[0]
.sym 83336 basesoc_bus_wishbone_dat_r[6]
.sym 83338 spiflash_bus_dat_r[7]
.sym 83339 $abc$40840$n2429
.sym 83340 basesoc_ctrl_reset_reset_r
.sym 83341 basesoc_bus_wishbone_dat_r[7]
.sym 83342 basesoc_dat_w[6]
.sym 83350 slave_sel_r[1]
.sym 83352 basesoc_dat_w[2]
.sym 83356 basesoc_dat_w[5]
.sym 83358 basesoc_dat_w[7]
.sym 83364 basesoc_dat_w[5]
.sym 83367 basesoc_ctrl_reset_reset_r
.sym 83374 basesoc_dat_w[2]
.sym 83379 slave_sel_r[0]
.sym 83380 slave_sel_r[1]
.sym 83381 spiflash_bus_dat_r[7]
.sym 83382 basesoc_bus_wishbone_dat_r[7]
.sym 83385 basesoc_bus_wishbone_dat_r[5]
.sym 83386 spiflash_bus_dat_r[5]
.sym 83387 slave_sel_r[1]
.sym 83388 slave_sel_r[0]
.sym 83391 slave_sel_r[0]
.sym 83392 spiflash_bus_dat_r[6]
.sym 83393 basesoc_bus_wishbone_dat_r[6]
.sym 83394 slave_sel_r[1]
.sym 83398 basesoc_dat_w[6]
.sym 83405 basesoc_dat_w[7]
.sym 83407 $abc$40840$n2429
.sym 83408 clk12_$glb_clk
.sym 83409 sys_rst_$glb_sr
.sym 83410 $abc$40840$n2459
.sym 83412 $abc$40840$n2275
.sym 83413 $abc$40840$n6158_1
.sym 83416 basesoc_timer0_value[1]
.sym 83417 $abc$40840$n2279
.sym 83420 VexRiscv._zz_79_[28]
.sym 83429 basesoc_timer0_reload_storage[5]
.sym 83430 basesoc_dat_w[6]
.sym 83434 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 83435 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 83436 $abc$40840$n6452_1
.sym 83437 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 83439 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 83440 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 83441 slave_sel_r[1]
.sym 83442 csrbankarray_csrbank3_bitbang0_w[0]
.sym 83444 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 83453 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 83456 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 83458 $abc$40840$n6836
.sym 83459 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 83460 basesoc_timer0_load_storage[0]
.sym 83461 basesoc_timer0_load_storage[2]
.sym 83463 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 83464 basesoc_timer0_reload_storage[0]
.sym 83465 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 83466 basesoc_dat_w[6]
.sym 83467 basesoc_timer0_en_storage
.sym 83469 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 83470 basesoc_timer0_value[0]
.sym 83471 slave_sel[0]
.sym 83473 $abc$40840$n6156_1
.sym 83475 basesoc_timer0_en_storage
.sym 83476 basesoc_timer0_eventmanager_status_w
.sym 83477 $PACKER_VCC_NET
.sym 83479 sys_rst
.sym 83482 $abc$40840$n6160_1
.sym 83486 basesoc_dat_w[6]
.sym 83487 sys_rst
.sym 83491 $abc$40840$n6160_1
.sym 83492 basesoc_timer0_load_storage[2]
.sym 83493 basesoc_timer0_en_storage
.sym 83496 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 83497 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 83498 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 83499 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 83502 basesoc_timer0_en_storage
.sym 83503 $abc$40840$n6156_1
.sym 83505 basesoc_timer0_load_storage[0]
.sym 83508 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 83509 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 83510 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 83511 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 83515 slave_sel[0]
.sym 83520 basesoc_timer0_eventmanager_status_w
.sym 83522 basesoc_timer0_reload_storage[0]
.sym 83523 $abc$40840$n6836
.sym 83526 $PACKER_VCC_NET
.sym 83528 basesoc_timer0_value[0]
.sym 83531 clk12_$glb_clk
.sym 83532 sys_rst_$glb_sr
.sym 83533 $abc$40840$n6694
.sym 83534 $abc$40840$n4662
.sym 83535 basesoc_bus_wishbone_ack
.sym 83536 $abc$40840$n4441_1
.sym 83537 VexRiscv._zz_79_[1]
.sym 83538 $abc$40840$n4398_1
.sym 83539 $abc$40840$n6700
.sym 83540 VexRiscv._zz_79_[2]
.sym 83543 basesoc_uart_phy_tx_busy
.sym 83544 $abc$40840$n4419
.sym 83549 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 83550 $abc$40840$n2279
.sym 83551 array_muxed0[3]
.sym 83554 array_muxed0[4]
.sym 83556 slave_sel[0]
.sym 83558 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 83562 $abc$40840$n4667
.sym 83564 VexRiscv._zz_79_[28]
.sym 83565 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 83567 VexRiscv._zz_194_[24]
.sym 83575 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 83576 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 83578 $abc$40840$n6717
.sym 83580 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 83582 $abc$40840$n4596_1
.sym 83584 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 83585 $abc$40840$n2254
.sym 83586 basesoc_dat_w[5]
.sym 83587 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[11]
.sym 83588 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 83589 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 83590 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[12]
.sym 83591 $abc$40840$n4531_1
.sym 83592 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 83593 $abc$40840$n4530_1
.sym 83594 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 83595 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 83596 $abc$40840$n4373_1
.sym 83598 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 83599 $abc$40840$n4531_1
.sym 83600 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 83601 $abc$40840$n4441_1
.sym 83602 $abc$40840$n4613_1
.sym 83607 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 83608 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 83609 $abc$40840$n4441_1
.sym 83610 $abc$40840$n4531_1
.sym 83613 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 83614 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 83615 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 83616 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 83619 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[12]
.sym 83620 $abc$40840$n4613_1
.sym 83621 $abc$40840$n4373_1
.sym 83622 $abc$40840$n4530_1
.sym 83625 $abc$40840$n4596_1
.sym 83626 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[11]
.sym 83627 $abc$40840$n4530_1
.sym 83628 $abc$40840$n4373_1
.sym 83631 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 83632 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 83633 $abc$40840$n4441_1
.sym 83634 $abc$40840$n4531_1
.sym 83639 basesoc_dat_w[5]
.sym 83643 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 83644 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 83645 $abc$40840$n6717
.sym 83646 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 83649 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 83650 $abc$40840$n4441_1
.sym 83651 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 83652 $abc$40840$n4531_1
.sym 83653 $abc$40840$n2254
.sym 83654 clk12_$glb_clk
.sym 83655 sys_rst_$glb_sr
.sym 83656 $abc$40840$n4661
.sym 83657 $abc$40840$n4531_1
.sym 83658 $abc$40840$n4668
.sym 83659 $abc$40840$n4530_1
.sym 83660 $abc$40840$n4798
.sym 83661 basesoc_timer0_load_storage[18]
.sym 83662 basesoc_timer0_load_storage[16]
.sym 83663 basesoc_timer0_load_storage[22]
.sym 83666 basesoc_uart_tx_fifo_do_read
.sym 83667 user_btn1
.sym 83670 $abc$40840$n2287
.sym 83672 basesoc_dat_w[2]
.sym 83675 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 83676 basesoc_we
.sym 83677 $abc$40840$n2287
.sym 83680 $abc$40840$n4378
.sym 83681 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 83682 $abc$40840$n4373_1
.sym 83683 VexRiscv._zz_79_[18]
.sym 83684 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 83685 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 83686 basesoc_dat_w[6]
.sym 83687 basesoc_timer0_load_storage[22]
.sym 83688 $abc$40840$n4378
.sym 83690 VexRiscv._zz_79_[28]
.sym 83691 $abc$40840$n4827_1
.sym 83697 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 83700 $abc$40840$n4441_1
.sym 83701 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 83703 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10]
.sym 83704 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 83705 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 83706 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 83707 basesoc_bus_wishbone_ack
.sym 83708 $abc$40840$n6452_1
.sym 83710 spram_bus_ack
.sym 83711 $abc$40840$n6718_1
.sym 83712 $abc$40840$n4566_1
.sym 83713 VexRiscv._zz_253_[1]
.sym 83714 $abc$40840$n4531_1
.sym 83715 $abc$40840$n4667
.sym 83716 $abc$40840$n4530_1
.sym 83717 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[7]
.sym 83718 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 83720 $abc$40840$n4864
.sym 83721 $abc$40840$n4373_1
.sym 83722 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 83724 spiflash_bus_ack
.sym 83726 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[28]
.sym 83730 $abc$40840$n4566_1
.sym 83731 $abc$40840$n4373_1
.sym 83732 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10]
.sym 83733 $abc$40840$n4530_1
.sym 83736 $abc$40840$n4864
.sym 83737 $abc$40840$n4667
.sym 83738 $abc$40840$n4373_1
.sym 83739 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[28]
.sym 83742 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 83743 $abc$40840$n4531_1
.sym 83744 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 83745 $abc$40840$n4441_1
.sym 83748 $abc$40840$n6718_1
.sym 83749 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[7]
.sym 83750 $abc$40840$n4373_1
.sym 83754 spram_bus_ack
.sym 83756 spiflash_bus_ack
.sym 83757 basesoc_bus_wishbone_ack
.sym 83761 $abc$40840$n6452_1
.sym 83763 spram_bus_ack
.sym 83766 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 83767 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 83768 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 83769 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 83772 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 83773 VexRiscv._zz_253_[1]
.sym 83777 clk12_$glb_clk
.sym 83778 sys_rst_$glb_sr
.sym 83779 VexRiscv._zz_79_[26]
.sym 83780 basesoc_uart_phy_sink_ready
.sym 83781 $abc$40840$n4667
.sym 83782 VexRiscv._zz_79_[15]
.sym 83783 $abc$40840$n4831
.sym 83784 $abc$40840$n4828
.sym 83785 VexRiscv._zz_79_[24]
.sym 83786 $abc$40840$n4830
.sym 83789 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 83790 $abc$40840$n2301
.sym 83792 array_muxed0[7]
.sym 83793 basesoc_uart_phy_storage[7]
.sym 83795 $PACKER_VCC_NET
.sym 83797 VexRiscv._zz_253_[1]
.sym 83799 sys_rst
.sym 83800 VexRiscv._zz_50_[14]
.sym 83801 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 83803 VexRiscv.decode_to_execute_RS2[11]
.sym 83804 VexRiscv._zz_170_[0]
.sym 83805 basesoc_timer0_load_storage[9]
.sym 83806 VexRiscv._zz_79_[7]
.sym 83807 $abc$40840$n126
.sym 83808 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 83809 basesoc_timer0_load_storage[10]
.sym 83810 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[26]
.sym 83813 VexRiscv._zz_129_[3]
.sym 83814 VexRiscv._zz_35_[28]
.sym 83820 $abc$40840$n4896
.sym 83822 $abc$40840$n4532
.sym 83823 $abc$40840$n4530_1
.sym 83826 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 83827 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[18]
.sym 83829 VexRiscv._zz_79_[28]
.sym 83831 $abc$40840$n2281
.sym 83832 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[30]
.sym 83833 $abc$40840$n4702_1
.sym 83837 VexRiscv._zz_35_[26]
.sym 83839 $abc$40840$n11
.sym 83840 $abc$40840$n4378
.sym 83841 $abc$40840$n4828
.sym 83842 $abc$40840$n4373_1
.sym 83843 $abc$40840$n4374
.sym 83845 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 83846 $abc$40840$n4667
.sym 83848 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[8]
.sym 83849 VexRiscv._zz_253_[1]
.sym 83853 VexRiscv._zz_253_[1]
.sym 83855 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 83859 $abc$40840$n4667
.sym 83860 $abc$40840$n4896
.sym 83861 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[30]
.sym 83862 $abc$40840$n4373_1
.sym 83867 VexRiscv._zz_79_[28]
.sym 83868 $abc$40840$n4374
.sym 83871 $abc$40840$n4828
.sym 83872 $abc$40840$n4378
.sym 83873 VexRiscv._zz_35_[26]
.sym 83877 $abc$40840$n4373_1
.sym 83878 $abc$40840$n4530_1
.sym 83879 $abc$40840$n4532
.sym 83880 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[8]
.sym 83884 VexRiscv._zz_253_[1]
.sym 83886 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 83890 $abc$40840$n11
.sym 83895 $abc$40840$n4667
.sym 83896 $abc$40840$n4702_1
.sym 83897 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[18]
.sym 83898 $abc$40840$n4373_1
.sym 83899 $abc$40840$n2281
.sym 83900 clk12_$glb_clk
.sym 83902 $abc$40840$n5042
.sym 83903 VexRiscv._zz_163_[8]
.sym 83904 VexRiscv._zz_163_[18]
.sym 83905 VexRiscv._zz_163_[20]
.sym 83906 VexRiscv._zz_79_[29]
.sym 83907 VexRiscv._zz_163_[28]
.sym 83908 VexRiscv._zz_163_[29]
.sym 83909 VexRiscv._zz_163_[30]
.sym 83912 VexRiscv._zz_170_[0]
.sym 83913 VexRiscv.DBusSimplePlugin_redoBranch_payload[24]
.sym 83914 $abc$40840$n6654
.sym 83917 VexRiscv._zz_79_[15]
.sym 83918 basesoc_uart_phy_rx_busy
.sym 83925 $abc$40840$n4667
.sym 83926 VexRiscv._zz_214_[6]
.sym 83927 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 83928 $abc$40840$n8284
.sym 83929 VexRiscv._zz_163_[28]
.sym 83931 $abc$40840$n4938_1
.sym 83932 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 83933 csrbankarray_csrbank3_bitbang0_w[0]
.sym 83934 VexRiscv._zz_79_[24]
.sym 83936 VexRiscv._zz_50_[8]
.sym 83937 VexRiscv._zz_79_[18]
.sym 83944 VexRiscv._zz_79_[30]
.sym 83945 $abc$40840$n4862
.sym 83947 $abc$40840$n4938_1
.sym 83948 basesoc_uart_phy_sink_valid
.sym 83949 VexRiscv._zz_170_[1]
.sym 83950 basesoc_uart_phy_tx_busy
.sym 83952 basesoc_uart_phy_sink_ready
.sym 83953 VexRiscv._zz_163_[28]
.sym 83955 VexRiscv._zz_35_[26]
.sym 83957 VexRiscv._zz_170_[1]
.sym 83958 VexRiscv._zz_215_[28]
.sym 83959 $abc$40840$n5042
.sym 83960 $abc$40840$n4378
.sym 83963 VexRiscv.decode_to_execute_RS2[11]
.sym 83964 $abc$40840$n4365
.sym 83965 VexRiscv._zz_170_[0]
.sym 83966 VexRiscv._zz_129_[7]
.sym 83967 $abc$40840$n4865
.sym 83968 $abc$40840$n4374
.sym 83969 basesoc_uart_tx_fifo_level0[4]
.sym 83971 VexRiscv.decode_to_execute_RS2[23]
.sym 83972 $abc$40840$n3783_1
.sym 83973 VexRiscv._zz_129_[3]
.sym 83974 VexRiscv._zz_35_[28]
.sym 83976 VexRiscv._zz_215_[28]
.sym 83977 VexRiscv._zz_163_[28]
.sym 83978 $abc$40840$n4374
.sym 83979 $abc$40840$n4365
.sym 83982 basesoc_uart_tx_fifo_level0[4]
.sym 83983 $abc$40840$n3783_1
.sym 83984 basesoc_uart_phy_sink_valid
.sym 83985 basesoc_uart_phy_sink_ready
.sym 83989 basesoc_uart_phy_tx_busy
.sym 83990 basesoc_uart_phy_sink_ready
.sym 83991 basesoc_uart_phy_sink_valid
.sym 83994 VexRiscv._zz_129_[7]
.sym 83995 VexRiscv._zz_170_[1]
.sym 83996 VexRiscv.decode_to_execute_RS2[23]
.sym 84000 VexRiscv._zz_35_[28]
.sym 84001 $abc$40840$n4865
.sym 84002 $abc$40840$n4862
.sym 84003 $abc$40840$n4378
.sym 84006 VexRiscv._zz_170_[1]
.sym 84007 VexRiscv._zz_170_[0]
.sym 84008 VexRiscv._zz_129_[3]
.sym 84009 VexRiscv.decode_to_execute_RS2[11]
.sym 84013 VexRiscv._zz_79_[30]
.sym 84014 $abc$40840$n4374
.sym 84019 $abc$40840$n5042
.sym 84020 VexRiscv._zz_35_[26]
.sym 84021 $abc$40840$n4938_1
.sym 84022 $abc$40840$n8283_$glb_ce
.sym 84023 clk12_$glb_clk
.sym 84025 $abc$40840$n4962
.sym 84026 $abc$40840$n4374
.sym 84027 basesoc_vexriscv_ibus_adr[27]
.sym 84028 $abc$40840$n4963_1
.sym 84029 $abc$40840$n4783_1
.sym 84030 $abc$40840$n5043_1
.sym 84031 $abc$40840$n4377
.sym 84032 $abc$40840$n4376_1
.sym 84035 basesoc_dat_w[4]
.sym 84036 VexRiscv._zz_215_[17]
.sym 84037 $abc$40840$n4065
.sym 84039 array_muxed1[11]
.sym 84040 VexRiscv._zz_163_[20]
.sym 84041 basesoc_uart_tx_fifo_do_read
.sym 84046 VexRiscv._zz_163_[8]
.sym 84047 $abc$40840$n4861
.sym 84048 array_muxed0[9]
.sym 84049 VexRiscv._zz_163_[18]
.sym 84050 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 84051 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 84052 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 84053 VexRiscv._zz_50_[10]
.sym 84054 $abc$40840$n4667
.sym 84055 basesoc_uart_phy_tx_busy
.sym 84056 VexRiscv._zz_215_[25]
.sym 84057 VexRiscv._zz_79_[28]
.sym 84058 VexRiscv._zz_194_[24]
.sym 84059 VexRiscv._zz_163_[30]
.sym 84060 $abc$40840$n4374
.sym 84067 $abc$40840$n4897_1
.sym 84070 VexRiscv._zz_79_[29]
.sym 84074 VexRiscv._zz_79_[8]
.sym 84075 VexRiscv._zz_163_[8]
.sym 84076 $abc$40840$n2301
.sym 84077 $abc$40840$n2313
.sym 84078 $abc$40840$n4365
.sym 84079 $abc$40840$n126
.sym 84080 $abc$40840$n4894
.sym 84081 VexRiscv._zz_163_[30]
.sym 84086 $abc$40840$n4528_1
.sym 84088 VexRiscv._zz_35_[30]
.sym 84090 $abc$40840$n6779
.sym 84091 $abc$40840$n4374
.sym 84094 VexRiscv._zz_215_[30]
.sym 84096 VexRiscv._zz_215_[8]
.sym 84097 $abc$40840$n4378
.sym 84101 VexRiscv._zz_79_[29]
.sym 84102 $abc$40840$n6779
.sym 84105 $abc$40840$n4365
.sym 84106 VexRiscv._zz_163_[30]
.sym 84107 VexRiscv._zz_215_[30]
.sym 84108 $abc$40840$n4374
.sym 84111 VexRiscv._zz_79_[29]
.sym 84113 $abc$40840$n4374
.sym 84120 $abc$40840$n126
.sym 84124 $abc$40840$n4365
.sym 84125 VexRiscv._zz_163_[8]
.sym 84126 VexRiscv._zz_215_[8]
.sym 84129 $abc$40840$n4897_1
.sym 84130 $abc$40840$n4378
.sym 84131 $abc$40840$n4894
.sym 84132 VexRiscv._zz_35_[30]
.sym 84135 $abc$40840$n4374
.sym 84136 VexRiscv._zz_79_[8]
.sym 84137 $abc$40840$n4528_1
.sym 84141 $abc$40840$n2301
.sym 84145 $abc$40840$n2313
.sym 84146 clk12_$glb_clk
.sym 84147 sys_rst_$glb_sr
.sym 84148 $abc$40840$n5034_1
.sym 84149 $abc$40840$n4659
.sym 84150 $abc$40840$n4547_1
.sym 84151 $abc$40840$n4779_1
.sym 84152 VexRiscv._zz_163_[9]
.sym 84153 $abc$40840$n4546_1
.sym 84154 VexRiscv._zz_163_[7]
.sym 84155 $abc$40840$n4780_1
.sym 84158 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 84159 user_btn1
.sym 84160 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 84161 basesoc_uart_phy_storage[30]
.sym 84162 $abc$40840$n4893_1
.sym 84163 VexRiscv._zz_50_[7]
.sym 84165 basesoc_uart_phy_storage[29]
.sym 84167 $abc$40840$n4373_1
.sym 84169 $abc$40840$n4374
.sym 84170 $abc$40840$n4488
.sym 84171 basesoc_vexriscv_ibus_adr[27]
.sym 84172 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 84173 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 84174 $abc$40840$n4373_1
.sym 84175 VexRiscv._zz_79_[18]
.sym 84176 $abc$40840$n6779
.sym 84177 $abc$40840$n6782_1
.sym 84178 VexRiscv._zz_50_[11]
.sym 84179 $abc$40840$n4378
.sym 84180 VexRiscv._zz_199_[23]
.sym 84181 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 84182 VexRiscv._zz_163_[23]
.sym 84183 $abc$40840$n4378
.sym 84191 $abc$40840$n5011_1
.sym 84193 $abc$40840$n6782_1
.sym 84194 $abc$40840$n6779
.sym 84195 VexRiscv.DBusSimplePlugin_redoBranch_payload[21]
.sym 84196 basesoc_timer0_eventmanager_status_w
.sym 84199 VexRiscv._zz_163_[28]
.sym 84200 $abc$40840$n8284
.sym 84201 basesoc_timer0_zero_old_trigger
.sym 84204 VexRiscv._zz_214_[28]
.sym 84205 $abc$40840$n5050
.sym 84206 $abc$40840$n5051
.sym 84207 VexRiscv._zz_79_[18]
.sym 84208 VexRiscv.DBusSimplePlugin_redoBranch_payload[24]
.sym 84209 VexRiscv._zz_163_[18]
.sym 84213 VexRiscv._zz_214_[18]
.sym 84214 $abc$40840$n6779
.sym 84215 VexRiscv._zz_79_[28]
.sym 84216 VexRiscv._zz_35_[28]
.sym 84217 $abc$40840$n4938_1
.sym 84222 $abc$40840$n6779
.sym 84225 VexRiscv._zz_79_[28]
.sym 84228 $abc$40840$n6779
.sym 84229 $abc$40840$n6782_1
.sym 84230 VexRiscv._zz_163_[28]
.sym 84231 VexRiscv._zz_214_[28]
.sym 84234 VexRiscv._zz_163_[18]
.sym 84235 VexRiscv._zz_214_[18]
.sym 84236 $abc$40840$n6782_1
.sym 84241 VexRiscv.DBusSimplePlugin_redoBranch_payload[21]
.sym 84246 VexRiscv._zz_35_[28]
.sym 84247 $abc$40840$n4938_1
.sym 84248 $abc$40840$n5050
.sym 84249 $abc$40840$n5051
.sym 84252 VexRiscv.DBusSimplePlugin_redoBranch_payload[24]
.sym 84259 basesoc_timer0_eventmanager_status_w
.sym 84261 basesoc_timer0_zero_old_trigger
.sym 84264 $abc$40840$n6779
.sym 84265 VexRiscv._zz_79_[18]
.sym 84267 $abc$40840$n5011_1
.sym 84268 $abc$40840$n8284
.sym 84269 clk12_$glb_clk
.sym 84271 $abc$40840$n4658
.sym 84272 $abc$40840$n4974
.sym 84273 VexRiscv._zz_199_[23]
.sym 84274 $abc$40840$n4975
.sym 84275 $abc$40840$n5031_1
.sym 84276 $abc$40840$n5029
.sym 84277 VexRiscv.decode_to_execute_RS2[23]
.sym 84278 $abc$40840$n5030
.sym 84282 spiflash_bus_dat_r[30]
.sym 84285 basesoc_dat_w[5]
.sym 84286 VexRiscv._zz_161_
.sym 84288 VexRiscv._zz_163_[15]
.sym 84291 VexRiscv._zz_50_[7]
.sym 84293 $abc$40840$n5049_1
.sym 84295 VexRiscv._zz_214_[9]
.sym 84296 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 84297 basesoc_timer0_load_storage[9]
.sym 84298 VexRiscv._zz_79_[14]
.sym 84299 VexRiscv._zz_79_[7]
.sym 84300 VexRiscv._zz_163_[2]
.sym 84301 basesoc_timer0_load_storage[10]
.sym 84302 VexRiscv._zz_215_[9]
.sym 84303 VexRiscv._zz_170_[0]
.sym 84304 $abc$40840$n7847
.sym 84305 basesoc_vexriscv_ibus_adr[5]
.sym 84306 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[29]
.sym 84312 basesoc_vexriscv_dbus_adr[22]
.sym 84316 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 84317 VexRiscv._zz_79_[30]
.sym 84318 VexRiscv._zz_35_[30]
.sym 84319 $abc$40840$n5059
.sym 84320 VexRiscv._zz_35_[9]
.sym 84324 grant
.sym 84325 $abc$40840$n6782_1
.sym 84327 basesoc_vexriscv_ibus_adr[22]
.sym 84330 VexRiscv._zz_214_[30]
.sym 84331 VexRiscv._zz_163_[30]
.sym 84332 basesoc_vexriscv_dbus_adr[12]
.sym 84333 $abc$40840$n5058_1
.sym 84335 basesoc_vexriscv_ibus_adr[12]
.sym 84336 $abc$40840$n6779
.sym 84337 $abc$40840$n4974
.sym 84339 $abc$40840$n4938_1
.sym 84342 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 84347 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 84351 basesoc_vexriscv_ibus_adr[12]
.sym 84353 grant
.sym 84354 basesoc_vexriscv_dbus_adr[12]
.sym 84357 basesoc_vexriscv_ibus_adr[22]
.sym 84358 grant
.sym 84359 basesoc_vexriscv_dbus_adr[22]
.sym 84363 VexRiscv._zz_35_[9]
.sym 84364 $abc$40840$n4974
.sym 84366 $abc$40840$n4938_1
.sym 84370 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 84375 $abc$40840$n6779
.sym 84377 VexRiscv._zz_79_[30]
.sym 84381 $abc$40840$n4938_1
.sym 84382 $abc$40840$n5058_1
.sym 84383 VexRiscv._zz_35_[30]
.sym 84384 $abc$40840$n5059
.sym 84387 $abc$40840$n6779
.sym 84388 VexRiscv._zz_214_[30]
.sym 84389 VexRiscv._zz_163_[30]
.sym 84390 $abc$40840$n6782_1
.sym 84391 $abc$40840$n8283_$glb_ce
.sym 84392 clk12_$glb_clk
.sym 84394 $abc$40840$n6779
.sym 84395 $abc$40840$n4507_1
.sym 84396 $abc$40840$n6777_1
.sym 84397 basesoc_vexriscv_ibus_adr[5]
.sym 84398 $abc$40840$n6778_1
.sym 84399 VexRiscv._zz_36_[23]
.sym 84400 $abc$40840$n4657
.sym 84401 basesoc_vexriscv_ibus_adr[12]
.sym 84405 $abc$40840$n8284
.sym 84406 basesoc_uart_phy_rx_busy
.sym 84407 VexRiscv.decode_to_execute_RS2[23]
.sym 84408 basesoc_timer0_eventmanager_pending_w
.sym 84409 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 84410 array_muxed0[12]
.sym 84412 $abc$40840$n3756
.sym 84415 VexRiscv._zz_79_[25]
.sym 84416 $abc$40840$n4365
.sym 84417 VexRiscv._zz_79_[15]
.sym 84418 VexRiscv._zz_214_[6]
.sym 84419 $abc$40840$n8284
.sym 84420 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 84421 VexRiscv._zz_50_[9]
.sym 84422 VexRiscv._zz_215_[7]
.sym 84423 VexRiscv._zz_79_[17]
.sym 84424 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 84425 $abc$40840$n4938_1
.sym 84426 VexRiscv._zz_35_[23]
.sym 84427 $abc$40840$n3926
.sym 84428 VexRiscv._zz_50_[8]
.sym 84429 csrbankarray_csrbank3_bitbang0_w[0]
.sym 84435 $abc$40840$n3932
.sym 84436 VexRiscv._zz_163_[8]
.sym 84438 VexRiscv._zz_79_[3]
.sym 84439 VexRiscv._zz_79_[17]
.sym 84440 VexRiscv._zz_214_[8]
.sym 84441 $abc$40840$n6782_1
.sym 84442 $abc$40840$n6753_1
.sym 84446 VexRiscv._zz_160_
.sym 84449 VexRiscv._zz_79_[8]
.sym 84451 $abc$40840$n6779
.sym 84454 $abc$40840$n4971
.sym 84455 VexRiscv._zz_79_[10]
.sym 84456 VexRiscv._zz_79_[27]
.sym 84457 VexRiscv._zz_79_[2]
.sym 84459 $abc$40840$n4790
.sym 84468 VexRiscv._zz_79_[2]
.sym 84477 VexRiscv._zz_79_[17]
.sym 84480 $abc$40840$n6779
.sym 84481 VexRiscv._zz_79_[8]
.sym 84483 $abc$40840$n4971
.sym 84486 VexRiscv._zz_214_[8]
.sym 84487 $abc$40840$n6782_1
.sym 84488 VexRiscv._zz_163_[8]
.sym 84492 VexRiscv._zz_79_[10]
.sym 84498 VexRiscv._zz_79_[27]
.sym 84505 VexRiscv._zz_79_[3]
.sym 84510 $abc$40840$n4790
.sym 84511 $abc$40840$n3932
.sym 84512 $abc$40840$n6753_1
.sym 84514 VexRiscv._zz_160_
.sym 84515 clk12_$glb_clk
.sym 84517 $abc$40840$n4947_1
.sym 84518 $abc$40840$n4506
.sym 84519 basesoc_ctrl_bus_errors[0]
.sym 84520 $abc$40840$n4999
.sym 84521 $abc$40840$n4966_1
.sym 84522 $abc$40840$n4442_1
.sym 84523 $abc$40840$n4998_1
.sym 84524 $abc$40840$n4967_1
.sym 84526 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 84527 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 84528 VexRiscv._zz_41_[10]
.sym 84529 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 84531 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 84532 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 84533 basesoc_uart_tx_fifo_do_read
.sym 84535 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 84536 $abc$40840$n6779
.sym 84538 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 84539 $abc$40840$n3932
.sym 84541 $abc$40840$n4374
.sym 84542 VexRiscv._zz_79_[27]
.sym 84543 VexRiscv._zz_50_[11]
.sym 84544 VexRiscv._zz_50_[10]
.sym 84545 $abc$40840$n4790
.sym 84546 $abc$40840$n4667
.sym 84547 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 84548 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 84549 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 84550 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 84551 $abc$40840$n4365
.sym 84552 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 84558 $abc$40840$n6779
.sym 84559 VexRiscv._zz_163_[17]
.sym 84561 VexRiscv._zz_79_[3]
.sym 84562 $abc$40840$n4373_1
.sym 84563 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[3]
.sym 84564 VexRiscv._zz_163_[3]
.sym 84565 $abc$40840$n4951_1
.sym 84567 VexRiscv._zz_214_[3]
.sym 84569 $abc$40840$n6782_1
.sym 84571 $abc$40840$n6706_1
.sym 84572 $abc$40840$n6782_1
.sym 84573 $abc$40840$n4374
.sym 84574 $abc$40840$n4365
.sym 84575 VexRiscv._zz_214_[17]
.sym 84577 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 84579 $abc$40840$n4442_1
.sym 84581 VexRiscv._zz_215_[17]
.sym 84584 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 84585 $abc$40840$n2641
.sym 84586 $PACKER_VCC_NET
.sym 84587 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 84589 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 84592 $PACKER_VCC_NET
.sym 84597 VexRiscv._zz_163_[17]
.sym 84598 $abc$40840$n4365
.sym 84599 VexRiscv._zz_215_[17]
.sym 84600 $abc$40840$n4374
.sym 84603 $abc$40840$n6782_1
.sym 84604 VexRiscv._zz_163_[17]
.sym 84605 $abc$40840$n6779
.sym 84606 VexRiscv._zz_214_[17]
.sym 84609 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[3]
.sym 84610 $abc$40840$n6706_1
.sym 84611 $abc$40840$n4442_1
.sym 84612 $abc$40840$n4373_1
.sym 84616 VexRiscv._zz_79_[3]
.sym 84617 $abc$40840$n6779
.sym 84618 $abc$40840$n4951_1
.sym 84621 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 84622 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 84623 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 84624 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 84630 $PACKER_VCC_NET
.sym 84634 VexRiscv._zz_163_[3]
.sym 84635 $abc$40840$n6782_1
.sym 84636 VexRiscv._zz_214_[3]
.sym 84637 $abc$40840$n2641
.sym 84638 clk12_$glb_clk
.sym 84640 VexRiscv._zz_135_[24]
.sym 84641 $abc$40840$n4997
.sym 84642 VexRiscv._zz_79_[17]
.sym 84643 $abc$40840$n4946_1
.sym 84644 $abc$40840$n4685
.sym 84645 csrbankarray_csrbank3_bitbang0_w[0]
.sym 84646 $abc$40840$n4683
.sym 84647 csrbankarray_csrbank3_bitbang0_w[3]
.sym 84648 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 84652 VexRiscv.CsrPlugin_interrupt_targetPrivilege[0]
.sym 84655 $abc$40840$n233
.sym 84658 $abc$40840$n4373_1
.sym 84661 VexRiscv._zz_163_[15]
.sym 84662 basesoc_uart_phy_storage[24]
.sym 84663 basesoc_we
.sym 84664 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 84665 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 84666 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 84667 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 84668 $abc$40840$n7847
.sym 84669 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 84670 $abc$40840$n4373_1
.sym 84671 $abc$40840$n2641
.sym 84672 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 84673 VexRiscv.CsrPlugin_interrupt_targetPrivilege[1]
.sym 84674 VexRiscv._zz_50_[11]
.sym 84675 $abc$40840$n4378
.sym 84682 $abc$40840$n4686
.sym 84684 $abc$40840$n4847
.sym 84685 VexRiscv._zz_253_[1]
.sym 84686 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 84690 $abc$40840$n5006
.sym 84691 $abc$40840$n5007
.sym 84693 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[27]
.sym 84695 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 84696 $abc$40840$n4373_1
.sym 84698 VexRiscv._zz_79_[17]
.sym 84699 $abc$40840$n4378
.sym 84702 $abc$40840$n6779
.sym 84703 $abc$40840$n4683
.sym 84705 VexRiscv._zz_135_[24]
.sym 84706 $abc$40840$n4667
.sym 84707 VexRiscv._zz_35_[17]
.sym 84708 $abc$40840$n4938_1
.sym 84710 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 84714 $abc$40840$n4938_1
.sym 84715 VexRiscv._zz_35_[17]
.sym 84716 $abc$40840$n5006
.sym 84717 $abc$40840$n5007
.sym 84720 $abc$40840$n6779
.sym 84722 VexRiscv._zz_79_[17]
.sym 84726 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 84732 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 84733 VexRiscv._zz_253_[1]
.sym 84741 VexRiscv._zz_135_[24]
.sym 84746 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 84750 $abc$40840$n4667
.sym 84751 $abc$40840$n4847
.sym 84752 $abc$40840$n4373_1
.sym 84753 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[27]
.sym 84756 VexRiscv._zz_35_[17]
.sym 84757 $abc$40840$n4378
.sym 84758 $abc$40840$n4686
.sym 84759 $abc$40840$n4683
.sym 84760 $abc$40840$n2592_$glb_ce
.sym 84761 clk12_$glb_clk
.sym 84763 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2]
.sym 84764 VexRiscv._zz_50_[10]
.sym 84765 $abc$40840$n4945_1
.sym 84766 VexRiscv._zz_50_[11]
.sym 84768 $abc$40840$n4413_1
.sym 84770 VexRiscv._zz_50_[9]
.sym 84773 $abc$40840$n3720
.sym 84774 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 84775 VexRiscv._zz_50_[7]
.sym 84777 VexRiscv._zz_170_[0]
.sym 84781 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 84782 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 84783 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 84784 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.sym 84785 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 84786 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[17]
.sym 84787 $PACKER_VCC_NET
.sym 84788 basesoc_timer0_load_storage[9]
.sym 84789 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 84790 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[29]
.sym 84791 $abc$40840$n2271
.sym 84792 $abc$40840$n4419
.sym 84793 $abc$40840$n2658
.sym 84794 VexRiscv._zz_170_[0]
.sym 84795 basesoc_timer0_load_storage[9]
.sym 84796 $abc$40840$n7847
.sym 84797 basesoc_timer0_load_storage[10]
.sym 84798 $abc$40840$n2431
.sym 84806 $abc$40840$n4667
.sym 84807 $abc$40840$n4373_1
.sym 84808 VexRiscv._zz_253_[1]
.sym 84809 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 84812 $abc$40840$n6779
.sym 84813 $abc$40840$n4374
.sym 84814 VexRiscv._zz_79_[19]
.sym 84818 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[21]
.sym 84819 $abc$40840$n4750_1
.sym 84822 $abc$40840$n2451
.sym 84828 $abc$40840$n2450
.sym 84829 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 84832 $abc$40840$n4718_1
.sym 84833 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[19]
.sym 84835 $abc$40840$n3850
.sym 84838 VexRiscv._zz_79_[19]
.sym 84840 $abc$40840$n6779
.sym 84844 $abc$40840$n3850
.sym 84845 $abc$40840$n2450
.sym 84849 $abc$40840$n4667
.sym 84850 $abc$40840$n4718_1
.sym 84851 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[19]
.sym 84852 $abc$40840$n4373_1
.sym 84855 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[21]
.sym 84856 $abc$40840$n4667
.sym 84857 $abc$40840$n4373_1
.sym 84858 $abc$40840$n4750_1
.sym 84861 VexRiscv._zz_253_[1]
.sym 84862 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 84867 $abc$40840$n2450
.sym 84873 $abc$40840$n4374
.sym 84874 VexRiscv._zz_79_[19]
.sym 84880 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 84882 VexRiscv._zz_253_[1]
.sym 84883 $abc$40840$n2451
.sym 84884 clk12_$glb_clk
.sym 84885 sys_rst_$glb_sr
.sym 84886 basesoc_vexriscv_ibus_adr[28]
.sym 84887 $abc$40840$n2658
.sym 84888 $abc$40840$n2267
.sym 84889 basesoc_vexriscv_ibus_adr[9]
.sym 84890 basesoc_vexriscv_ibus_adr[29]
.sym 84891 $abc$40840$n4378
.sym 84892 $abc$40840$n5308_1
.sym 84893 $abc$40840$n4938_1
.sym 84896 VexRiscv.lastStagePc[5]
.sym 84897 $abc$40840$n3765
.sym 84899 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 84900 $abc$40840$n4667
.sym 84902 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 84904 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 84906 $abc$40840$n6338
.sym 84908 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 84910 $abc$40840$n5037_1
.sym 84911 $abc$40840$n8284
.sym 84912 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 84913 $abc$40840$n4378
.sym 84914 basesoc_dat_w[3]
.sym 84915 $abc$40840$n5308_1
.sym 84916 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 84917 $abc$40840$n4938_1
.sym 84918 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 84919 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 84920 VexRiscv._zz_50_[9]
.sym 84921 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 84927 $abc$40840$n5347_1
.sym 84928 VexRiscv.CsrPlugin_hadException
.sym 84930 VexRiscv.CsrPlugin_interrupt_targetPrivilege[0]
.sym 84933 basesoc_adr[1]
.sym 84935 basesoc_adr[0]
.sym 84936 $abc$40840$n5337_1
.sym 84938 VexRiscv._zz_79_[21]
.sym 84939 $abc$40840$n4374
.sym 84940 VexRiscv._zz_160_
.sym 84942 VexRiscv.reset
.sym 84943 VexRiscv.CsrPlugin_interrupt_targetPrivilege[1]
.sym 84945 $abc$40840$n3660_1
.sym 84948 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 84950 VexRiscv.lastStageIsFiring
.sym 84951 VexRiscv.memory_to_writeBack_MEMORY_ENABLE
.sym 84952 VexRiscv._zz_149_
.sym 84960 basesoc_adr[1]
.sym 84967 VexRiscv.reset
.sym 84972 VexRiscv._zz_160_
.sym 84974 VexRiscv._zz_149_
.sym 84978 VexRiscv.lastStageIsFiring
.sym 84980 VexRiscv.memory_to_writeBack_MEMORY_ENABLE
.sym 84986 VexRiscv._zz_79_[21]
.sym 84987 $abc$40840$n4374
.sym 84990 VexRiscv.CsrPlugin_interrupt_targetPrivilege[0]
.sym 84991 VexRiscv.CsrPlugin_interrupt_targetPrivilege[1]
.sym 84992 VexRiscv.CsrPlugin_hadException
.sym 84993 $abc$40840$n3660_1
.sym 84997 basesoc_adr[0]
.sym 85003 $abc$40840$n5347_1
.sym 85004 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 85005 $abc$40840$n5337_1
.sym 85007 clk12_$glb_clk
.sym 85009 $abc$40840$n3661_1
.sym 85010 VexRiscv.execute_LightShifterPlugin_amplitude[4]
.sym 85011 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 85012 VexRiscv.execute_LightShifterPlugin_isActive
.sym 85013 VexRiscv.execute_LightShifterPlugin_amplitude[3]
.sym 85014 VexRiscv.execute_LightShifterPlugin_amplitude[2]
.sym 85015 $abc$40840$n2585
.sym 85016 $abc$40840$n3998
.sym 85018 $abc$40840$n233
.sym 85019 basesoc_uart_phy_tx_busy
.sym 85020 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 85021 VexRiscv.CsrPlugin_exception
.sym 85022 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[30]
.sym 85023 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_3
.sym 85024 VexRiscv.memory_arbitration_isValid
.sym 85026 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[11]
.sym 85027 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 85028 $abc$40840$n2592
.sym 85029 $abc$40840$n4991
.sym 85030 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 85031 basesoc_adr[0]
.sym 85032 $abc$40840$n3993
.sym 85033 $abc$40840$n4003
.sym 85034 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 85035 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 85036 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 85037 $abc$40840$n8284
.sym 85038 $abc$40840$n2642
.sym 85039 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 85040 $abc$40840$n2653
.sym 85041 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 85042 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 85043 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 85044 basesoc_vexriscv_ibus_adr[8]
.sym 85052 $abc$40840$n2572
.sym 85055 sys_rst
.sym 85057 VexRiscv.CsrPlugin_mepc[5]
.sym 85060 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.sym 85063 $abc$40840$n2653
.sym 85068 basesoc_vexriscv_ibus_adr[8]
.sym 85069 VexRiscv.CsrPlugin_exception
.sym 85070 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 85071 VexRiscv.lastStagePc[5]
.sym 85072 basesoc_vexriscv_ibus_adr[4]
.sym 85073 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 85074 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 85075 basesoc_uart_tx_fifo_do_read
.sym 85078 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 85081 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 85083 $abc$40840$n2653
.sym 85084 VexRiscv.lastStagePc[5]
.sym 85086 VexRiscv.CsrPlugin_mepc[5]
.sym 85089 sys_rst
.sym 85090 basesoc_uart_tx_fifo_do_read
.sym 85096 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 85102 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 85109 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 85113 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 85115 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 85116 basesoc_vexriscv_ibus_adr[4]
.sym 85122 VexRiscv.CsrPlugin_exception
.sym 85125 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.sym 85126 basesoc_vexriscv_ibus_adr[8]
.sym 85127 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 85129 $abc$40840$n2572
.sym 85130 clk12_$glb_clk
.sym 85131 VexRiscv.reset_$glb_sr
.sym 85132 $abc$40840$n4020_1
.sym 85133 $abc$40840$n4939
.sym 85134 $abc$40840$n4012_1
.sym 85135 $abc$40840$n4016_1
.sym 85136 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 85137 VexRiscv.execute_to_memory_INSTRUCTION[14]
.sym 85138 $abc$40840$n4003
.sym 85139 $abc$40840$n4379_1
.sym 85143 user_btn1
.sym 85144 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 85145 $abc$40840$n2585
.sym 85146 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 85147 VexRiscv.execute_LightShifterPlugin_isActive
.sym 85148 $abc$40840$n2372
.sym 85149 $abc$40840$n3998
.sym 85150 $abc$40840$n4980
.sym 85152 $abc$40840$n2585
.sym 85153 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 85154 VexRiscv._zz_200_[19]
.sym 85155 $abc$40840$n6651_1
.sym 85156 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 85157 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 85158 $abc$40840$n2641
.sym 85159 VexRiscv._zz_200_[0]
.sym 85160 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 85161 $abc$40840$n4025
.sym 85162 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 85163 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 85164 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 85165 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 85166 $abc$40840$n3660_1
.sym 85167 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 85173 $abc$40840$n3661_1
.sym 85174 VexRiscv._zz_287_[4]
.sym 85175 VexRiscv._zz_287_[3]
.sym 85177 VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE
.sym 85178 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 85179 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 85181 $abc$40840$n4023
.sym 85182 $abc$40840$n5313_1
.sym 85183 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 85184 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 85185 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 85186 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 85187 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 85188 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 85190 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 85191 $abc$40840$n2656
.sym 85193 $abc$40840$n235
.sym 85194 $abc$40840$n5312_1
.sym 85195 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 85196 $abc$40840$n3662_1
.sym 85197 VexRiscv._zz_287_[0]
.sym 85198 $abc$40840$n3720
.sym 85199 VexRiscv.execute_arbitration_isValid
.sym 85200 $abc$40840$n4022_1
.sym 85201 VexRiscv._zz_287_[1]
.sym 85202 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 85203 VexRiscv.CsrPlugin_exception
.sym 85204 VexRiscv._zz_287_[2]
.sym 85206 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 85207 VexRiscv._zz_287_[4]
.sym 85208 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 85209 VexRiscv._zz_287_[0]
.sym 85212 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 85213 $abc$40840$n3661_1
.sym 85214 $abc$40840$n3662_1
.sym 85215 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 85218 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 85219 VexRiscv.execute_arbitration_isValid
.sym 85220 VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE
.sym 85224 VexRiscv._zz_287_[1]
.sym 85225 VexRiscv._zz_287_[3]
.sym 85226 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 85227 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 85230 $abc$40840$n235
.sym 85231 $abc$40840$n5312_1
.sym 85232 $abc$40840$n3720
.sym 85233 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 85236 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 85237 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 85238 VexRiscv.CsrPlugin_exception
.sym 85239 $abc$40840$n5313_1
.sym 85242 VexRiscv._zz_287_[2]
.sym 85243 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 85244 $abc$40840$n4022_1
.sym 85245 $abc$40840$n4023
.sym 85250 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 85252 $abc$40840$n2656
.sym 85253 clk12_$glb_clk
.sym 85255 VexRiscv._zz_194_[24]
.sym 85256 $abc$40840$n4018_1
.sym 85257 $abc$40840$n4019
.sym 85258 $abc$40840$n4005
.sym 85259 $abc$40840$n4004_1
.sym 85260 VexRiscv._zz_194_[27]
.sym 85261 VexRiscv._zz_194_[12]
.sym 85262 $abc$40840$n4017
.sym 85266 $abc$40840$n2301
.sym 85267 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 85268 $abc$40840$n5313_1
.sym 85270 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 85272 $abc$40840$n4379_1
.sym 85273 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 85274 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 85275 basesoc_dat_w[5]
.sym 85276 $abc$40840$n4939
.sym 85277 $abc$40840$n5311_1
.sym 85279 VexRiscv._zz_319_
.sym 85280 $abc$40840$n2642
.sym 85281 basesoc_timer0_load_storage[10]
.sym 85282 VexRiscv._zz_194_[27]
.sym 85283 VexRiscv._zz_287_[0]
.sym 85284 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 85285 VexRiscv._zz_287_[2]
.sym 85286 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[29]
.sym 85287 basesoc_timer0_load_storage[9]
.sym 85288 VexRiscv._zz_194_[24]
.sym 85289 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 85290 $abc$40840$n2431
.sym 85296 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 85298 $abc$40840$n4011
.sym 85299 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 85300 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 85301 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 85302 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 85304 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 85310 $abc$40840$n4010_1
.sym 85311 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 85312 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 85313 VexRiscv._zz_287_[4]
.sym 85314 VexRiscv._zz_287_[3]
.sym 85322 VexRiscv._zz_287_[2]
.sym 85323 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 85329 $abc$40840$n4011
.sym 85330 VexRiscv._zz_287_[2]
.sym 85331 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 85332 $abc$40840$n4010_1
.sym 85338 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 85341 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 85342 VexRiscv._zz_287_[4]
.sym 85343 VexRiscv._zz_287_[3]
.sym 85344 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 85347 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 85353 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 85361 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 85367 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 85374 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 85375 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 85376 clk12_$glb_clk
.sym 85378 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 85379 $abc$40840$n4008_1
.sym 85380 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 85381 $abc$40840$n4006_1
.sym 85382 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 85383 $abc$40840$n3969
.sym 85384 $abc$40840$n4007
.sym 85385 $abc$40840$n6074
.sym 85391 basesoc_uart_phy_rx_busy
.sym 85392 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 85393 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 85396 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[7]
.sym 85397 $abc$40840$n3677_1
.sym 85399 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 85400 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 85401 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 85402 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 85403 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 85404 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 85405 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 85406 basesoc_dat_w[1]
.sym 85407 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 85408 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 85409 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 85410 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 85412 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 85413 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[3]
.sym 85420 VexRiscv.IBusCachedPlugin_cache._zz_10_[1]
.sym 85423 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 85426 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 85428 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 85429 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 85430 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 85434 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 85435 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 85438 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 85446 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 85447 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 85454 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 85461 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 85465 VexRiscv.IBusCachedPlugin_cache._zz_10_[1]
.sym 85473 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 85479 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 85482 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 85483 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 85484 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 85485 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 85491 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 85495 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 85498 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 85499 clk12_$glb_clk
.sym 85501 $abc$40840$n5451_1
.sym 85502 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 85503 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 85504 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[29]
.sym 85505 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 85506 $abc$40840$n6071
.sym 85507 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[31]
.sym 85508 $abc$40840$n5427_1
.sym 85511 basesoc_dat_w[4]
.sym 85512 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 85513 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[13]
.sym 85514 VexRiscv.IBusCachedPlugin_cache._zz_10_[1]
.sym 85515 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 85516 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 85517 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 85518 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 85520 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 85521 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 85522 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 85523 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 85524 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 85525 $abc$40840$n8284
.sym 85526 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 85527 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[8]
.sym 85528 $abc$40840$n2653
.sym 85529 VexRiscv._zz_192_
.sym 85530 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 85531 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 85532 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 85533 VexRiscv._zz_190_
.sym 85534 $abc$40840$n2642
.sym 85535 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 85536 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[31]
.sym 85542 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 85545 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 85546 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 85547 basesoc_vexriscv_ibus_adr[6]
.sym 85549 $abc$40840$n235
.sym 85550 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 85551 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 85554 VexRiscv.IBusCachedPlugin_fetchPc_booted
.sym 85555 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 85556 basesoc_dat_w[2]
.sym 85557 $abc$40840$n3696
.sym 85558 VexRiscv._zz_192_
.sym 85559 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 85560 $abc$40840$n2431
.sym 85561 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 85562 $abc$40840$n3765
.sym 85563 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 85564 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 85565 $abc$40840$n3681
.sym 85566 basesoc_dat_w[1]
.sym 85568 $abc$40840$n6654
.sym 85570 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending
.sym 85573 VexRiscv.IBusCachedPlugin_cache._zz_3_
.sym 85575 VexRiscv._zz_192_
.sym 85576 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 85577 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 85578 $abc$40840$n235
.sym 85583 basesoc_dat_w[2]
.sym 85587 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 85588 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 85589 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 85590 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 85593 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 85594 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 85595 basesoc_vexriscv_ibus_adr[6]
.sym 85600 basesoc_dat_w[1]
.sym 85605 $abc$40840$n3681
.sym 85607 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 85608 $abc$40840$n3696
.sym 85611 VexRiscv.IBusCachedPlugin_cache._zz_3_
.sym 85612 VexRiscv.IBusCachedPlugin_fetchPc_booted
.sym 85613 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 85614 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending
.sym 85619 $abc$40840$n6654
.sym 85620 $abc$40840$n3765
.sym 85621 $abc$40840$n2431
.sym 85622 clk12_$glb_clk
.sym 85623 sys_rst_$glb_sr
.sym 85624 $abc$40840$n3960
.sym 85625 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]
.sym 85626 VexRiscv._zz_122_
.sym 85627 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]
.sym 85628 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]
.sym 85629 $abc$40840$n5430_1
.sym 85630 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]
.sym 85631 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]
.sym 85634 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 85636 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 85637 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[13]
.sym 85638 $abc$40840$n3720
.sym 85639 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 85640 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[22]
.sym 85642 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 85643 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 85644 basesoc_dat_w[2]
.sym 85645 $abc$40840$n3696
.sym 85647 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 85649 $abc$40840$n2641
.sym 85650 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 85651 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[3]
.sym 85652 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 85653 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[26]
.sym 85654 $abc$40840$n6654
.sym 85655 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 85656 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 85657 $abc$40840$n4025
.sym 85658 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 85659 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 85671 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[28]
.sym 85675 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 85676 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 85677 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[26]
.sym 85678 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 85680 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[30]
.sym 85689 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 85701 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 85707 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[28]
.sym 85710 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 85716 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 85722 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 85730 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[26]
.sym 85736 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[30]
.sym 85741 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 85744 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 85745 clk12_$glb_clk
.sym 85747 $abc$40840$n6665_1
.sym 85748 basesoc_ctrl_bus_errors[1]
.sym 85749 $abc$40840$n4014_1
.sym 85750 $abc$40840$n3677_1
.sym 85751 $abc$40840$n3966
.sym 85752 $abc$40840$n3974
.sym 85753 $abc$40840$n3959
.sym 85754 $abc$40840$n3975
.sym 85759 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 85760 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 85764 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 85765 $abc$40840$n235
.sym 85767 basesoc_timer0_load_storage[17]
.sym 85768 count[15]
.sym 85769 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[25]
.sym 85770 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 85771 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 85772 $abc$40840$n2642
.sym 85773 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 85774 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 85776 $abc$40840$n5410_1
.sym 85777 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 85778 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 85779 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 85780 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 85781 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 85788 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 85792 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 85793 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 85804 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[14]
.sym 85805 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[13]
.sym 85806 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[31]
.sym 85810 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 85812 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 85815 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 85817 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 85818 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[12]
.sym 85821 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 85822 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 85827 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[13]
.sym 85833 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 85840 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[31]
.sym 85846 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[12]
.sym 85854 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[14]
.sym 85857 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 85858 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 85859 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 85866 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 85867 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 85868 clk12_$glb_clk
.sym 85870 $abc$40840$n6664_1
.sym 85871 $abc$40840$n3978
.sym 85872 $abc$40840$n6662_1
.sym 85873 $abc$40840$n6661
.sym 85874 $abc$40840$n3964
.sym 85875 $abc$40840$n3961
.sym 85876 $abc$40840$n3965
.sym 85877 basesoc_uart_phy_rx_reg[7]
.sym 85882 VexRiscv._zz_135_[22]
.sym 85883 VexRiscv.lastStageIsFiring
.sym 85884 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 85885 $abc$40840$n3677_1
.sym 85887 $abc$40840$n6654
.sym 85888 $abc$40840$n229
.sym 85889 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 85890 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 85891 basesoc_ctrl_bus_errors[1]
.sym 85892 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 85893 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 85894 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 85895 $abc$40840$n3990
.sym 85897 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 85898 $abc$40840$n2642
.sym 85899 VexRiscv._zz_122_
.sym 85900 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 85901 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 85902 VexRiscv.DBusSimplePlugin_redoBranch_payload[8]
.sym 85903 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 85904 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 85905 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[3]
.sym 85916 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[5]
.sym 85917 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[3]
.sym 85918 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 85920 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 85923 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 85930 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[6]
.sym 85932 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[4]
.sym 85936 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 85942 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[2]
.sym 85945 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[5]
.sym 85951 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 85952 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 85956 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[3]
.sym 85962 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 85971 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[4]
.sym 85975 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[2]
.sym 85980 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 85986 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[6]
.sym 85990 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 85991 clk12_$glb_clk
.sym 85993 $abc$40840$n2642
.sym 85994 $abc$40840$n3980
.sym 85995 $abc$40840$n3992
.sym 85996 $abc$40840$n6658
.sym 85997 $abc$40840$n3985
.sym 85998 $abc$40840$n3987
.sym 85999 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 86000 $abc$40840$n3986
.sym 86004 VexRiscv._zz_41_[10]
.sym 86005 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 86008 basesoc_ctrl_reset_reset_r
.sym 86009 VexRiscv.IBusCachedPlugin_cache._zz_3_
.sym 86013 basesoc_vexriscv_ibus_adr[10]
.sym 86014 VexRiscv.IBusCachedPlugin_cache._zz_10_[1]
.sym 86017 $abc$40840$n8284
.sym 86020 sys_rst
.sym 86021 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]
.sym 86022 VexRiscv.lastStagePc[8]
.sym 86023 $abc$40840$n235
.sym 86025 $abc$40840$n8284
.sym 86026 $abc$40840$n2642
.sym 86027 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 86028 $abc$40840$n2653
.sym 86035 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 86036 sys_rst
.sym 86038 VexRiscv._zz_190_
.sym 86040 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 86041 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 86045 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 86048 $abc$40840$n235
.sym 86049 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[0]
.sym 86052 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 86053 $abc$40840$n2301
.sym 86056 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 86069 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 86074 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 86079 sys_rst
.sym 86080 $abc$40840$n2301
.sym 86093 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[0]
.sym 86097 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 86098 VexRiscv._zz_190_
.sym 86099 $abc$40840$n235
.sym 86100 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 86105 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 86111 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 86113 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 86114 clk12_$glb_clk
.sym 86116 $abc$40840$n3990
.sym 86118 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]
.sym 86119 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]
.sym 86120 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]
.sym 86121 $abc$40840$n5481_1
.sym 86123 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]
.sym 86131 basesoc_uart_phy_storage[24]
.sym 86132 basesoc_dat_w[2]
.sym 86133 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 86134 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 86135 $abc$40840$n2642
.sym 86138 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 86140 basesoc_vexriscv_ibus_adr[9]
.sym 86146 $abc$40840$n6654
.sym 86158 basesoc_uart_phy_tx_bitcount[0]
.sym 86161 $abc$40840$n3768
.sym 86162 basesoc_uart_phy_uart_clk_txen
.sym 86165 basesoc_uart_phy_tx_bitcount[2]
.sym 86166 basesoc_uart_phy_tx_bitcount[0]
.sym 86167 $abc$40840$n3765
.sym 86168 $abc$40840$n233
.sym 86169 basesoc_uart_phy_tx_bitcount[1]
.sym 86172 basesoc_uart_phy_tx_bitcount[3]
.sym 86178 basesoc_uart_phy_tx_busy
.sym 86185 VexRiscv._zz_41_[10]
.sym 86186 basesoc_uart_phy_tx_busy
.sym 86189 $nextpnr_ICESTORM_LC_1$O
.sym 86191 basesoc_uart_phy_tx_bitcount[0]
.sym 86195 $auto$alumacc.cc:474:replace_alu$4012.C[2]
.sym 86198 basesoc_uart_phy_tx_bitcount[1]
.sym 86201 $auto$alumacc.cc:474:replace_alu$4012.C[3]
.sym 86203 basesoc_uart_phy_tx_bitcount[2]
.sym 86205 $auto$alumacc.cc:474:replace_alu$4012.C[2]
.sym 86209 basesoc_uart_phy_tx_bitcount[3]
.sym 86211 $auto$alumacc.cc:474:replace_alu$4012.C[3]
.sym 86215 basesoc_uart_phy_tx_bitcount[2]
.sym 86216 basesoc_uart_phy_tx_bitcount[3]
.sym 86217 basesoc_uart_phy_tx_bitcount[1]
.sym 86220 VexRiscv._zz_41_[10]
.sym 86226 basesoc_uart_phy_tx_bitcount[0]
.sym 86227 $abc$40840$n3765
.sym 86228 basesoc_uart_phy_tx_busy
.sym 86229 basesoc_uart_phy_uart_clk_txen
.sym 86232 basesoc_uart_phy_uart_clk_txen
.sym 86233 basesoc_uart_phy_tx_bitcount[0]
.sym 86234 basesoc_uart_phy_tx_busy
.sym 86235 $abc$40840$n3768
.sym 86236 $abc$40840$n233
.sym 86237 clk12_$glb_clk
.sym 86240 VexRiscv.lastStagePc[10]
.sym 86241 VexRiscv.lastStagePc[8]
.sym 86244 VexRiscv.lastStagePc[5]
.sym 86245 VexRiscv.lastStagePc[25]
.sym 86256 VexRiscv._zz_190_
.sym 86259 serial_tx
.sym 86260 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 86262 $abc$40840$n235
.sym 86267 $abc$40840$n5482
.sym 86269 $abc$40840$n5410_1
.sym 86273 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]
.sym 86285 VexRiscv.CsrPlugin_interrupt_code[2]
.sym 86286 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]
.sym 86289 VexRiscv.CsrPlugin_interrupt_code[0]
.sym 86293 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]
.sym 86298 $abc$40840$n2653
.sym 86299 VexRiscv.CsrPlugin_hadException
.sym 86331 VexRiscv.CsrPlugin_interrupt_code[2]
.sym 86332 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]
.sym 86333 VexRiscv.CsrPlugin_hadException
.sym 86337 VexRiscv.CsrPlugin_interrupt_code[0]
.sym 86339 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]
.sym 86340 VexRiscv.CsrPlugin_hadException
.sym 86359 $abc$40840$n2653
.sym 86360 clk12_$glb_clk
.sym 86364 VexRiscv.CsrPlugin_mtval[3]
.sym 86369 VexRiscv.CsrPlugin_mtval[27]
.sym 86371 VexRiscv.lastStagePc[5]
.sym 86378 VexRiscv._zz_192_
.sym 86383 basesoc_uart_phy_rx_busy
.sym 86386 $PACKER_GND_NET
.sym 86387 VexRiscv.DBusSimplePlugin_redoBranch_payload[8]
.sym 86404 $PACKER_GND_NET
.sym 86410 $PACKER_VCC_NET
.sym 86421 $abc$40840$n2641
.sym 86444 $PACKER_VCC_NET
.sym 86468 $PACKER_GND_NET
.sym 86482 $abc$40840$n2641
.sym 86483 clk12_$glb_clk
.sym 86585 spram_datain00[2]
.sym 86586 $abc$40840$n6482_1
.sym 86587 $abc$40840$n6466_1
.sym 86588 spram_datain10[9]
.sym 86589 $abc$40840$n6478_1
.sym 86590 spram_datain10[2]
.sym 86591 spram_datain00[9]
.sym 86592 $abc$40840$n6475_1
.sym 86595 array_muxed0[11]
.sym 86602 basesoc_ctrl_reset_reset_r
.sym 86606 VexRiscv._zz_129_[0]
.sym 86608 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 86617 array_muxed0[13]
.sym 86618 array_muxed0[7]
.sym 86619 array_muxed0[7]
.sym 86620 spram_datain10[13]
.sym 86628 $abc$40840$n6100_1
.sym 86629 $abc$40840$n5880_1
.sym 86631 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 86637 $abc$40840$n5880_1
.sym 86638 array_muxed1[10]
.sym 86639 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 86642 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 86656 array_muxed1[14]
.sym 86657 $abc$40840$n6348_1
.sym 86660 array_muxed1[10]
.sym 86663 $abc$40840$n5880_1
.sym 86666 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 86667 $abc$40840$n5880_1
.sym 86668 $abc$40840$n6100_1
.sym 86669 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 86672 array_muxed1[10]
.sym 86674 $abc$40840$n5880_1
.sym 86678 $abc$40840$n6348_1
.sym 86679 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 86680 $abc$40840$n6100_1
.sym 86681 $abc$40840$n5880_1
.sym 86684 $abc$40840$n5880_1
.sym 86685 $abc$40840$n6100_1
.sym 86686 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 86687 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 86690 $abc$40840$n5880_1
.sym 86691 array_muxed1[14]
.sym 86696 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 86697 $abc$40840$n6100_1
.sym 86698 $abc$40840$n5880_1
.sym 86699 $abc$40840$n6348_1
.sym 86703 array_muxed1[14]
.sym 86704 $abc$40840$n5880_1
.sym 86711 spiflash_miso
.sym 86713 spram_datain00[1]
.sym 86714 spram_datain10[15]
.sym 86715 spram_datain10[0]
.sym 86716 spram_datain00[0]
.sym 86717 spram_datain10[1]
.sym 86718 spram_datain00[15]
.sym 86719 spram_datain10[6]
.sym 86720 spram_datain00[6]
.sym 86721 array_muxed1[2]
.sym 86724 array_muxed1[2]
.sym 86727 spram_datain10[14]
.sym 86728 array_muxed1[10]
.sym 86729 $abc$40840$n6492
.sym 86730 $abc$40840$n6475_1
.sym 86731 spram_datain10[10]
.sym 86732 spram_datain10[4]
.sym 86734 spram_datain00[4]
.sym 86735 $abc$40840$n6469_1
.sym 86736 $abc$40840$n6466_1
.sym 86741 spiflash_miso
.sym 86749 $abc$40840$n6482_1
.sym 86751 spram_dataout10[8]
.sym 86754 spram_dataout00[4]
.sym 86755 spram_maskwren10[0]
.sym 86756 basesoc_ctrl_reset_reset_r
.sym 86757 array_muxed1[6]
.sym 86759 spram_maskwren10[2]
.sym 86761 spram_dataout00[7]
.sym 86764 array_muxed1[0]
.sym 86765 spiflash_mosi
.sym 86768 array_muxed0[10]
.sym 86770 array_muxed1[15]
.sym 86771 spiflash_miso
.sym 86777 basesoc_dat_w[1]
.sym 86818 array_muxed1[0]
.sym 86867 array_muxed1[0]
.sym 86870 clk12_$glb_clk
.sym 86871 sys_rst_$glb_sr
.sym 86876 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 86883 $abc$40840$n6779
.sym 86891 spram_datain00[10]
.sym 86892 array_muxed0[0]
.sym 86893 array_muxed0[0]
.sym 86894 $abc$40840$n6463_1
.sym 86895 array_muxed0[2]
.sym 86897 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 86898 basesoc_dat_w[4]
.sym 86900 $abc$40840$n6482_1
.sym 86901 $abc$40840$n6472_1
.sym 86902 $abc$40840$n6486_1
.sym 86907 basesoc_ctrl_reset_reset_r
.sym 86920 basesoc_ctrl_reset_reset_r
.sym 86924 $abc$40840$n2252
.sym 86942 basesoc_dat_w[1]
.sym 86948 basesoc_dat_w[1]
.sym 86952 basesoc_ctrl_reset_reset_r
.sym 86992 $abc$40840$n2252
.sym 86993 clk12_$glb_clk
.sym 86994 sys_rst_$glb_sr
.sym 86995 spiflash_bus_dat_r[14]
.sym 86996 spiflash_bus_dat_r[10]
.sym 86997 spiflash_bus_dat_r[12]
.sym 86998 spiflash_bus_dat_r[13]
.sym 87001 spiflash_bus_dat_r[11]
.sym 87003 array_muxed0[2]
.sym 87005 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 87006 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 87008 array_muxed0[11]
.sym 87009 spram_maskwren00[0]
.sym 87010 array_muxed1[13]
.sym 87011 array_muxed1[7]
.sym 87014 spram_maskwren10[0]
.sym 87017 spiflash_bus_dat_r[9]
.sym 87020 array_muxed0[3]
.sym 87021 $abc$40840$n3904
.sym 87022 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 87024 array_muxed0[8]
.sym 87030 array_muxed0[8]
.sym 87039 $abc$40840$n3895_1
.sym 87040 $abc$40840$n5880_1
.sym 87042 $abc$40840$n4064
.sym 87049 spiflash_bus_dat_r[3]
.sym 87052 spiflash_bus_dat_r[4]
.sym 87054 array_muxed0[13]
.sym 87055 $abc$40840$n3904
.sym 87058 $abc$40840$n4060_1
.sym 87060 spiflash_bus_dat_r[14]
.sym 87063 $abc$40840$n2516
.sym 87065 spiflash_bus_dat_r[15]
.sym 87069 $abc$40840$n4064
.sym 87070 $abc$40840$n3895_1
.sym 87071 spiflash_bus_dat_r[3]
.sym 87072 $abc$40840$n3904
.sym 87087 $abc$40840$n3895_1
.sym 87088 $abc$40840$n4060_1
.sym 87089 $abc$40840$n3904
.sym 87090 spiflash_bus_dat_r[4]
.sym 87093 $abc$40840$n5880_1
.sym 87094 $abc$40840$n3895_1
.sym 87095 spiflash_bus_dat_r[15]
.sym 87096 $abc$40840$n3904
.sym 87099 spiflash_bus_dat_r[14]
.sym 87101 $abc$40840$n3904
.sym 87102 array_muxed0[13]
.sym 87115 $abc$40840$n2516
.sym 87116 clk12_$glb_clk
.sym 87117 sys_rst_$glb_sr
.sym 87120 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 87121 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 87122 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 87123 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 87124 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 87127 $PACKER_GND_NET
.sym 87142 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 87143 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 87144 $abc$40840$n4060_1
.sym 87146 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 87147 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 87148 $abc$40840$n2281
.sym 87149 $abc$40840$n2516
.sym 87150 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 87152 basesoc_timer0_eventmanager_status_w
.sym 87153 basesoc_ctrl_reset_reset_r
.sym 87162 $abc$40840$n6476_1
.sym 87163 $abc$40840$n6470_1
.sym 87164 spiflash_bus_dat_r[15]
.sym 87166 $abc$40840$n6463_1
.sym 87167 $abc$40840$n6492
.sym 87168 $abc$40840$n6475_1
.sym 87169 $abc$40840$n6469_1
.sym 87170 $abc$40840$n6466_1
.sym 87171 $abc$40840$n6472_1
.sym 87172 $abc$40840$n6473_1
.sym 87178 $abc$40840$n6467_1
.sym 87184 $abc$40840$n6464_1
.sym 87186 slave_sel_r[1]
.sym 87193 $abc$40840$n6467_1
.sym 87194 $abc$40840$n6466_1
.sym 87206 $abc$40840$n6475_1
.sym 87207 $abc$40840$n6476_1
.sym 87216 $abc$40840$n6470_1
.sym 87217 $abc$40840$n6469_1
.sym 87222 $abc$40840$n6463_1
.sym 87225 $abc$40840$n6464_1
.sym 87228 slave_sel_r[1]
.sym 87229 $abc$40840$n6492
.sym 87231 spiflash_bus_dat_r[15]
.sym 87234 $abc$40840$n6472_1
.sym 87235 $abc$40840$n6473_1
.sym 87239 clk12_$glb_clk
.sym 87240 $abc$40840$n231_$glb_sr
.sym 87242 basesoc_counter[1]
.sym 87247 basesoc_counter[0]
.sym 87256 $abc$40840$n2433
.sym 87264 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 87265 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 87267 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 87268 $abc$40840$n3612_1
.sym 87269 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 87272 basesoc_dat_w[7]
.sym 87273 $abc$40840$n2459
.sym 87274 sys_rst
.sym 87276 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 87284 $abc$40840$n2459
.sym 87285 sys_rst
.sym 87287 basesoc_timer0_load_storage[1]
.sym 87288 basesoc_timer0_value[1]
.sym 87290 basesoc_timer0_reload_storage[1]
.sym 87292 $abc$40840$n3612_1
.sym 87293 basesoc_timer0_value[0]
.sym 87294 slave_sel[0]
.sym 87300 $abc$40840$n2275
.sym 87301 $abc$40840$n6158_1
.sym 87303 basesoc_timer0_en_storage
.sym 87304 basesoc_counter[0]
.sym 87307 basesoc_counter[1]
.sym 87311 basesoc_timer0_en_storage
.sym 87312 basesoc_timer0_eventmanager_status_w
.sym 87315 basesoc_timer0_value[0]
.sym 87316 basesoc_timer0_en_storage
.sym 87318 sys_rst
.sym 87327 basesoc_counter[1]
.sym 87328 sys_rst
.sym 87333 basesoc_timer0_eventmanager_status_w
.sym 87335 basesoc_timer0_reload_storage[1]
.sym 87336 basesoc_timer0_value[1]
.sym 87351 basesoc_timer0_en_storage
.sym 87352 $abc$40840$n6158_1
.sym 87354 basesoc_timer0_load_storage[1]
.sym 87357 slave_sel[0]
.sym 87358 $abc$40840$n2275
.sym 87359 $abc$40840$n3612_1
.sym 87360 basesoc_counter[0]
.sym 87361 $abc$40840$n2459
.sym 87362 clk12_$glb_clk
.sym 87363 sys_rst_$glb_sr
.sym 87369 basesoc_dat_w[2]
.sym 87371 basesoc_we
.sym 87374 $PACKER_VCC_NET
.sym 87383 basesoc_timer0_load_storage[1]
.sym 87386 basesoc_timer0_reload_storage[1]
.sym 87389 basesoc_timer0_load_storage[16]
.sym 87390 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 87391 basesoc_dat_w[2]
.sym 87392 basesoc_dat_w[3]
.sym 87394 VexRiscv._zz_79_[2]
.sym 87395 basesoc_we
.sym 87396 basesoc_timer0_reload_storage[7]
.sym 87397 basesoc_timer0_value[1]
.sym 87398 basesoc_dat_w[4]
.sym 87399 basesoc_ctrl_reset_reset_r
.sym 87405 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 87406 $abc$40840$n4419_1
.sym 87407 $abc$40840$n2275
.sym 87409 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[2]
.sym 87410 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 87411 basesoc_counter[0]
.sym 87412 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 87413 $abc$40840$n6694
.sym 87414 basesoc_counter[1]
.sym 87416 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 87417 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 87419 $abc$40840$n6700
.sym 87421 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 87423 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[1]
.sym 87424 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 87425 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 87426 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 87427 $abc$40840$n4373_1
.sym 87429 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 87432 $abc$40840$n4441_1
.sym 87434 $abc$40840$n4398_1
.sym 87435 $abc$40840$n4373_1
.sym 87436 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 87438 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 87439 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 87440 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 87441 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 87444 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 87445 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 87447 $abc$40840$n4441_1
.sym 87450 basesoc_counter[0]
.sym 87452 basesoc_counter[1]
.sym 87457 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 87458 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 87462 $abc$40840$n4398_1
.sym 87463 $abc$40840$n4373_1
.sym 87464 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[1]
.sym 87465 $abc$40840$n6694
.sym 87468 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 87469 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 87470 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 87471 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 87474 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 87475 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 87476 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 87477 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 87480 $abc$40840$n4419_1
.sym 87481 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[2]
.sym 87482 $abc$40840$n6700
.sym 87483 $abc$40840$n4373_1
.sym 87484 $abc$40840$n2275
.sym 87485 clk12_$glb_clk
.sym 87486 sys_rst_$glb_sr
.sym 87487 $abc$40840$n4619_1
.sym 87488 basesoc_uart_phy_storage[7]
.sym 87492 basesoc_uart_phy_storage[3]
.sym 87493 $abc$40840$n4549_1
.sym 87494 $abc$40840$n4645
.sym 87496 VexRiscv._zz_35_[2]
.sym 87497 VexRiscv._zz_35_[2]
.sym 87498 $abc$40840$n3932
.sym 87505 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[2]
.sym 87507 array_muxed1[2]
.sym 87515 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 87516 VexRiscv._zz_79_[1]
.sym 87519 VexRiscv._zz_79_[29]
.sym 87521 basesoc_timer0_load_storage[17]
.sym 87522 VexRiscv._zz_79_[2]
.sym 87529 VexRiscv._zz_253_[1]
.sym 87530 VexRiscv._zz_50_[14]
.sym 87533 basesoc_dat_w[2]
.sym 87537 $abc$40840$n4662
.sym 87538 VexRiscv._zz_50_[14]
.sym 87539 $abc$40840$n2433
.sym 87541 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 87545 $abc$40840$n4531_1
.sym 87549 VexRiscv._zz_253_[1]
.sym 87551 VexRiscv._zz_253_[0]
.sym 87554 basesoc_ctrl_reset_reset_r
.sym 87557 VexRiscv._zz_253_[1]
.sym 87558 $abc$40840$n6718_1
.sym 87559 basesoc_dat_w[6]
.sym 87561 $abc$40840$n4662
.sym 87562 $abc$40840$n4531_1
.sym 87567 VexRiscv._zz_253_[1]
.sym 87569 VexRiscv._zz_253_[0]
.sym 87573 $abc$40840$n4662
.sym 87574 VexRiscv._zz_253_[0]
.sym 87575 VexRiscv._zz_253_[1]
.sym 87576 VexRiscv._zz_50_[14]
.sym 87579 $abc$40840$n4531_1
.sym 87581 $abc$40840$n6718_1
.sym 87582 VexRiscv._zz_50_[14]
.sym 87585 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 87588 VexRiscv._zz_253_[1]
.sym 87591 basesoc_dat_w[2]
.sym 87598 basesoc_ctrl_reset_reset_r
.sym 87604 basesoc_dat_w[6]
.sym 87607 $abc$40840$n2433
.sym 87608 clk12_$glb_clk
.sym 87609 sys_rst_$glb_sr
.sym 87610 $abc$40840$n3779_1
.sym 87611 basesoc_uart_phy_rx_r
.sym 87612 $abc$40840$n2343
.sym 87613 $abc$40840$n6228_1
.sym 87614 $abc$40840$n3776_1
.sym 87615 basesoc_uart_phy_rx_busy
.sym 87616 $abc$40840$n6651
.sym 87617 VexRiscv._zz_79_[13]
.sym 87620 VexRiscv._zz_129_[3]
.sym 87624 basesoc_timer0_load_storage[18]
.sym 87625 $abc$40840$n2433
.sym 87634 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 87635 VexRiscv._zz_163_[29]
.sym 87636 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 87637 $abc$40840$n4530_1
.sym 87638 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 87639 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 87640 $abc$40840$n2281
.sym 87641 VexRiscv._zz_79_[13]
.sym 87642 sys_rst
.sym 87643 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 87644 $abc$40840$n4645
.sym 87645 basesoc_ctrl_reset_reset_r
.sym 87651 VexRiscv._zz_79_[26]
.sym 87654 $abc$40840$n4530_1
.sym 87655 $abc$40840$n4798
.sym 87656 $abc$40840$n6654
.sym 87657 $abc$40840$n4373_1
.sym 87659 $abc$40840$n4661
.sym 87660 VexRiscv._zz_215_[26]
.sym 87661 $abc$40840$n4668
.sym 87662 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[15]
.sym 87663 $abc$40840$n4378
.sym 87665 $abc$40840$n4373_1
.sym 87666 $abc$40840$n4830
.sym 87668 VexRiscv._zz_163_[26]
.sym 87669 $abc$40840$n4667
.sym 87672 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 87675 VexRiscv._zz_253_[1]
.sym 87677 $abc$40840$n4667
.sym 87678 $abc$40840$n4374
.sym 87679 $abc$40840$n4831
.sym 87680 $abc$40840$n4365
.sym 87681 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[26]
.sym 87682 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[24]
.sym 87684 $abc$40840$n4667
.sym 87685 $abc$40840$n4373_1
.sym 87686 $abc$40840$n4830
.sym 87687 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[26]
.sym 87690 $abc$40840$n6654
.sym 87697 $abc$40840$n4530_1
.sym 87699 $abc$40840$n4668
.sym 87702 $abc$40840$n4661
.sym 87703 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[15]
.sym 87704 $abc$40840$n4530_1
.sym 87705 $abc$40840$n4373_1
.sym 87708 $abc$40840$n4365
.sym 87710 VexRiscv._zz_215_[26]
.sym 87711 VexRiscv._zz_163_[26]
.sym 87714 $abc$40840$n4831
.sym 87715 VexRiscv._zz_79_[26]
.sym 87716 $abc$40840$n4378
.sym 87717 $abc$40840$n4374
.sym 87720 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[24]
.sym 87721 $abc$40840$n4373_1
.sym 87722 $abc$40840$n4798
.sym 87723 $abc$40840$n4667
.sym 87726 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 87728 VexRiscv._zz_253_[1]
.sym 87731 clk12_$glb_clk
.sym 87732 sys_rst_$glb_sr
.sym 87733 VexRiscv._zz_163_[23]
.sym 87734 VexRiscv._zz_163_[26]
.sym 87735 $abc$40840$n4880
.sym 87736 $abc$40840$n4799_1
.sym 87737 $abc$40840$n2368
.sym 87738 VexRiscv._zz_163_[24]
.sym 87739 VexRiscv._zz_163_[6]
.sym 87740 $abc$40840$n4796
.sym 87743 $abc$40840$n4939
.sym 87744 VexRiscv._zz_194_[24]
.sym 87745 VexRiscv._zz_79_[26]
.sym 87749 $abc$40840$n2350
.sym 87751 $abc$40840$n4667
.sym 87757 $abc$40840$n2343
.sym 87758 $abc$40840$n4667
.sym 87759 VexRiscv._zz_253_[1]
.sym 87760 VexRiscv._zz_79_[15]
.sym 87761 VexRiscv._zz_253_[1]
.sym 87762 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 87763 $abc$40840$n2433
.sym 87764 $abc$40840$n4374
.sym 87765 $abc$40840$n6651
.sym 87766 basesoc_vexriscv_ibus_adr[27]
.sym 87767 VexRiscv._zz_79_[20]
.sym 87768 VexRiscv.CsrPlugin_exception
.sym 87774 VexRiscv._zz_79_[26]
.sym 87777 VexRiscv._zz_79_[28]
.sym 87779 $abc$40840$n5043_1
.sym 87782 $abc$40840$n4373_1
.sym 87784 $abc$40840$n4667
.sym 87786 VexRiscv._zz_79_[29]
.sym 87791 VexRiscv._zz_79_[30]
.sym 87792 $abc$40840$n4880
.sym 87793 VexRiscv._zz_79_[20]
.sym 87796 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[29]
.sym 87797 VexRiscv._zz_79_[18]
.sym 87798 $abc$40840$n6779
.sym 87801 VexRiscv._zz_160_
.sym 87802 VexRiscv._zz_79_[8]
.sym 87807 VexRiscv._zz_79_[26]
.sym 87808 $abc$40840$n5043_1
.sym 87810 $abc$40840$n6779
.sym 87815 VexRiscv._zz_79_[8]
.sym 87822 VexRiscv._zz_79_[18]
.sym 87827 VexRiscv._zz_79_[20]
.sym 87831 $abc$40840$n4880
.sym 87832 $abc$40840$n4373_1
.sym 87833 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[29]
.sym 87834 $abc$40840$n4667
.sym 87839 VexRiscv._zz_79_[28]
.sym 87844 VexRiscv._zz_79_[29]
.sym 87849 VexRiscv._zz_79_[30]
.sym 87853 VexRiscv._zz_160_
.sym 87854 clk12_$glb_clk
.sym 87856 $abc$40840$n4488
.sym 87857 $abc$40840$n4393_1
.sym 87858 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[9]
.sym 87859 $abc$40840$n4489_1
.sym 87860 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[13]
.sym 87861 $abc$40840$n4394_1
.sym 87862 $abc$40840$n4375
.sym 87863 VexRiscv._zz_79_[9]
.sym 87872 VexRiscv._zz_79_[18]
.sym 87873 $abc$40840$n4378
.sym 87875 VexRiscv._zz_163_[23]
.sym 87878 $abc$40840$n4373_1
.sym 87880 basesoc_ctrl_reset_reset_r
.sym 87881 $abc$40840$n4365
.sym 87882 VexRiscv._zz_79_[2]
.sym 87883 basesoc_we
.sym 87884 basesoc_dat_w[2]
.sym 87885 VexRiscv._zz_79_[6]
.sym 87886 basesoc_uart_phy_rx
.sym 87887 VexRiscv._zz_160_
.sym 87888 basesoc_timer0_reload_storage[2]
.sym 87889 basesoc_timer0_value[1]
.sym 87890 basesoc_dat_w[4]
.sym 87891 VexRiscv._zz_214_[26]
.sym 87897 VexRiscv._zz_163_[23]
.sym 87898 VexRiscv._zz_214_[26]
.sym 87899 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[29]
.sym 87901 VexRiscv._zz_79_[6]
.sym 87903 VexRiscv._zz_50_[8]
.sym 87904 $abc$40840$n4376_1
.sym 87905 $abc$40840$n4365
.sym 87906 VexRiscv._zz_163_[26]
.sym 87907 $abc$40840$n4374
.sym 87908 $abc$40840$n4963_1
.sym 87909 VexRiscv._zz_214_[6]
.sym 87911 VexRiscv._zz_163_[6]
.sym 87913 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 87915 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 87916 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 87917 VexRiscv._zz_215_[23]
.sym 87918 VexRiscv._zz_50_[10]
.sym 87919 $abc$40840$n4375
.sym 87920 VexRiscv._zz_50_[9]
.sym 87921 $abc$40840$n6779
.sym 87922 $abc$40840$n6782_1
.sym 87925 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 87926 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 87927 $abc$40840$n4377
.sym 87928 VexRiscv._zz_50_[11]
.sym 87930 VexRiscv._zz_79_[6]
.sym 87932 $abc$40840$n4963_1
.sym 87933 $abc$40840$n6779
.sym 87936 $abc$40840$n4376_1
.sym 87937 $abc$40840$n4375
.sym 87938 $abc$40840$n4377
.sym 87944 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[29]
.sym 87948 VexRiscv._zz_214_[6]
.sym 87949 $abc$40840$n6782_1
.sym 87950 VexRiscv._zz_163_[6]
.sym 87954 VexRiscv._zz_163_[23]
.sym 87955 $abc$40840$n4374
.sym 87956 VexRiscv._zz_215_[23]
.sym 87957 $abc$40840$n4365
.sym 87960 VexRiscv._zz_214_[26]
.sym 87961 $abc$40840$n6782_1
.sym 87963 VexRiscv._zz_163_[26]
.sym 87966 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 87967 VexRiscv._zz_50_[9]
.sym 87968 VexRiscv._zz_50_[11]
.sym 87969 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 87972 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 87973 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 87974 VexRiscv._zz_50_[10]
.sym 87975 VexRiscv._zz_50_[8]
.sym 87976 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 87977 clk12_$glb_clk
.sym 87979 VexRiscv._zz_79_[23]
.sym 87980 $abc$40840$n4617_1
.sym 87981 $abc$40840$n4616_1
.sym 87982 basesoc_vexriscv_ibus_adr[22]
.sym 87983 $abc$40840$n5035
.sym 87984 $abc$40840$n4782_1
.sym 87985 $abc$40840$n4392_1
.sym 87986 $abc$40840$n4615_1
.sym 87989 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]
.sym 87990 VexRiscv._zz_129_[0]
.sym 87993 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[29]
.sym 88001 VexRiscv._zz_79_[14]
.sym 88003 VexRiscv._zz_79_[2]
.sym 88004 VexRiscv._zz_214_[23]
.sym 88005 basesoc_vexriscv_ibus_adr[9]
.sym 88006 VexRiscv._zz_50_[9]
.sym 88007 VexRiscv._zz_35_[1]
.sym 88008 $abc$40840$n4785_1
.sym 88009 VexRiscv._zz_79_[1]
.sym 88010 VexRiscv._zz_50_[10]
.sym 88011 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 88012 VexRiscv._zz_79_[23]
.sym 88013 VexRiscv._zz_79_[9]
.sym 88014 VexRiscv._zz_50_[11]
.sym 88021 VexRiscv._zz_79_[24]
.sym 88022 $abc$40840$n4547_1
.sym 88024 VexRiscv._zz_163_[9]
.sym 88025 VexRiscv._zz_79_[23]
.sym 88026 VexRiscv._zz_163_[15]
.sym 88027 VexRiscv._zz_79_[9]
.sym 88029 $abc$40840$n4374
.sym 88032 $abc$40840$n4783_1
.sym 88035 VexRiscv._zz_35_[23]
.sym 88036 $abc$40840$n4365
.sym 88038 $abc$40840$n4378
.sym 88039 VexRiscv._zz_215_[9]
.sym 88040 $abc$40840$n5035
.sym 88043 $abc$40840$n4780_1
.sym 88044 VexRiscv._zz_79_[7]
.sym 88047 VexRiscv._zz_160_
.sym 88048 VexRiscv._zz_215_[15]
.sym 88049 $abc$40840$n6779
.sym 88053 $abc$40840$n6779
.sym 88054 VexRiscv._zz_79_[24]
.sym 88055 $abc$40840$n5035
.sym 88060 VexRiscv._zz_163_[15]
.sym 88061 VexRiscv._zz_215_[15]
.sym 88062 $abc$40840$n4365
.sym 88065 $abc$40840$n4365
.sym 88067 VexRiscv._zz_163_[9]
.sym 88068 VexRiscv._zz_215_[9]
.sym 88071 $abc$40840$n4780_1
.sym 88072 VexRiscv._zz_35_[23]
.sym 88073 $abc$40840$n4783_1
.sym 88074 $abc$40840$n4378
.sym 88078 VexRiscv._zz_79_[9]
.sym 88084 $abc$40840$n4547_1
.sym 88085 VexRiscv._zz_79_[9]
.sym 88086 $abc$40840$n4374
.sym 88090 VexRiscv._zz_79_[7]
.sym 88096 $abc$40840$n4374
.sym 88097 VexRiscv._zz_79_[23]
.sym 88099 VexRiscv._zz_160_
.sym 88100 clk12_$glb_clk
.sym 88102 $abc$40840$n4365
.sym 88103 $abc$40840$n4943
.sym 88104 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 88105 $abc$40840$n4989_1
.sym 88106 $abc$40840$n4990_1
.sym 88107 $abc$40840$n4815_1
.sym 88108 $abc$40840$n4991_1
.sym 88109 $abc$40840$n5039
.sym 88112 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 88113 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 88114 $abc$40840$n5034_1
.sym 88117 $abc$40840$n4938_1
.sym 88121 VexRiscv._zz_79_[23]
.sym 88122 $abc$40840$n4938_1
.sym 88123 VexRiscv._zz_35_[23]
.sym 88126 basesoc_ctrl_reset_reset_r
.sym 88127 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 88128 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 88129 $abc$40840$n4938_1
.sym 88130 VexRiscv.decode_to_execute_RS2[23]
.sym 88131 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 88132 VexRiscv._zz_215_[14]
.sym 88133 basesoc_uart_phy_rx_reg[7]
.sym 88134 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 88135 VexRiscv._zz_163_[7]
.sym 88136 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 88137 VexRiscv._zz_214_[13]
.sym 88143 $abc$40840$n6779
.sym 88144 $abc$40840$n4659
.sym 88145 $abc$40840$n4374
.sym 88146 $abc$40840$n4975
.sym 88147 VexRiscv._zz_79_[15]
.sym 88148 VexRiscv._zz_36_[23]
.sym 88151 VexRiscv._zz_79_[23]
.sym 88153 $abc$40840$n4938_1
.sym 88154 $abc$40840$n4779_1
.sym 88155 VexRiscv._zz_163_[9]
.sym 88156 $abc$40840$n5029
.sym 88157 VexRiscv._zz_163_[23]
.sym 88158 $abc$40840$n5030
.sym 88160 $abc$40840$n4939
.sym 88163 VexRiscv._zz_35_[23]
.sym 88164 VexRiscv._zz_214_[23]
.sym 88168 VexRiscv._zz_214_[9]
.sym 88169 $abc$40840$n4379_1
.sym 88170 $abc$40840$n6782_1
.sym 88171 $abc$40840$n5031_1
.sym 88173 VexRiscv._zz_79_[9]
.sym 88176 $abc$40840$n4374
.sym 88177 $abc$40840$n4659
.sym 88178 VexRiscv._zz_79_[15]
.sym 88182 VexRiscv._zz_79_[9]
.sym 88183 $abc$40840$n6779
.sym 88184 $abc$40840$n4975
.sym 88189 VexRiscv._zz_36_[23]
.sym 88190 $abc$40840$n5029
.sym 88191 $abc$40840$n4939
.sym 88195 $abc$40840$n6782_1
.sym 88196 VexRiscv._zz_163_[9]
.sym 88197 VexRiscv._zz_214_[9]
.sym 88200 $abc$40840$n6782_1
.sym 88201 VexRiscv._zz_214_[23]
.sym 88202 $abc$40840$n6779
.sym 88203 VexRiscv._zz_163_[23]
.sym 88206 $abc$40840$n4938_1
.sym 88207 $abc$40840$n5030
.sym 88208 $abc$40840$n5031_1
.sym 88209 VexRiscv._zz_35_[23]
.sym 88212 $abc$40840$n4779_1
.sym 88213 $abc$40840$n4379_1
.sym 88215 VexRiscv._zz_36_[23]
.sym 88218 VexRiscv._zz_79_[23]
.sym 88219 $abc$40840$n6779
.sym 88222 $abc$40840$n2592_$glb_ce
.sym 88223 clk12_$glb_clk
.sym 88225 $abc$40840$n4941
.sym 88226 $abc$40840$n4368
.sym 88227 $abc$40840$n4642
.sym 88228 $abc$40840$n6782_1
.sym 88229 $abc$40840$n4643
.sym 88230 $abc$40840$n4942_1
.sym 88231 $abc$40840$n4929_1
.sym 88232 $abc$40840$n120
.sym 88235 $abc$40840$n5431_1
.sym 88236 array_muxed1[2]
.sym 88237 VexRiscv._zz_215_[25]
.sym 88241 VexRiscv._zz_194_[24]
.sym 88244 $abc$40840$n4365
.sym 88245 $abc$40840$n233
.sym 88248 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 88249 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 88250 VexRiscv._zz_214_[7]
.sym 88251 VexRiscv._zz_253_[1]
.sym 88252 $abc$40840$n4374
.sym 88253 VexRiscv._zz_50_[11]
.sym 88254 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 88255 $abc$40840$n2433
.sym 88256 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 88257 $abc$40840$n6779
.sym 88258 $abc$40840$n4941
.sym 88259 basesoc_vexriscv_ibus_adr[27]
.sym 88260 VexRiscv._zz_79_[15]
.sym 88266 $abc$40840$n4658
.sym 88267 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 88268 $abc$40840$n4378
.sym 88269 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 88271 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[14]
.sym 88272 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 88274 $abc$40840$n4365
.sym 88276 $abc$40840$n6777_1
.sym 88278 $abc$40840$n4785_1
.sym 88279 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 88281 $abc$40840$n6754_1
.sym 88282 $abc$40840$n3926
.sym 88284 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[7]
.sym 88285 VexRiscv._zz_50_[8]
.sym 88286 $abc$40840$n6778_1
.sym 88287 VexRiscv._zz_215_[7]
.sym 88288 VexRiscv._zz_50_[11]
.sym 88289 VexRiscv._zz_50_[9]
.sym 88290 VexRiscv._zz_35_[15]
.sym 88293 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 88295 VexRiscv._zz_163_[7]
.sym 88296 $abc$40840$n4929_1
.sym 88297 VexRiscv._zz_50_[10]
.sym 88300 $abc$40840$n6777_1
.sym 88301 $abc$40840$n6778_1
.sym 88302 $abc$40840$n4929_1
.sym 88305 VexRiscv._zz_215_[7]
.sym 88306 VexRiscv._zz_163_[7]
.sym 88307 $abc$40840$n4365
.sym 88311 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 88312 VexRiscv._zz_50_[9]
.sym 88313 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 88314 VexRiscv._zz_50_[8]
.sym 88318 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[7]
.sym 88323 VexRiscv._zz_50_[10]
.sym 88324 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 88325 VexRiscv._zz_50_[11]
.sym 88326 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 88329 $abc$40840$n4785_1
.sym 88330 $abc$40840$n3926
.sym 88332 $abc$40840$n6754_1
.sym 88335 $abc$40840$n4378
.sym 88336 VexRiscv._zz_35_[15]
.sym 88337 $abc$40840$n4658
.sym 88343 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[14]
.sym 88345 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 88346 clk12_$glb_clk
.sym 88348 $abc$40840$n4641
.sym 88349 $abc$40840$n4994
.sym 88350 $abc$40840$n4415_1
.sym 88351 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 88352 $abc$40840$n5038
.sym 88353 $abc$40840$n4812
.sym 88354 $abc$40840$n4814
.sym 88355 $abc$40840$n4995_1
.sym 88359 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 88360 $abc$40840$n6779
.sym 88361 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 88362 $abc$40840$n4378
.sym 88363 $abc$40840$n6782_1
.sym 88365 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 88367 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 88371 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 88372 basesoc_ctrl_reset_reset_r
.sym 88374 VexRiscv._zz_79_[2]
.sym 88375 basesoc_vexriscv_ibus_adr[5]
.sym 88376 VexRiscv._zz_35_[15]
.sym 88377 basesoc_uart_phy_rx
.sym 88378 basesoc_dat_w[4]
.sym 88380 basesoc_timer0_reload_storage[2]
.sym 88381 basesoc_dat_w[2]
.sym 88382 basesoc_timer0_value[1]
.sym 88383 VexRiscv._zz_160_
.sym 88389 $abc$40840$n6779
.sym 88390 $abc$40840$n4507_1
.sym 88391 $abc$40840$n2271
.sym 88392 $abc$40840$n4999
.sym 88396 $abc$40840$n4967_1
.sym 88399 VexRiscv._zz_163_[15]
.sym 88400 $abc$40840$n6782_1
.sym 88401 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 88402 VexRiscv._zz_79_[7]
.sym 88405 VexRiscv._zz_163_[7]
.sym 88407 basesoc_ctrl_bus_errors[0]
.sym 88408 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 88410 VexRiscv._zz_214_[7]
.sym 88411 $PACKER_VCC_NET
.sym 88412 $abc$40840$n4374
.sym 88413 VexRiscv._zz_163_[2]
.sym 88414 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 88415 VexRiscv._zz_214_[2]
.sym 88416 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 88418 VexRiscv._zz_214_[15]
.sym 88420 VexRiscv._zz_79_[15]
.sym 88422 $abc$40840$n6782_1
.sym 88423 VexRiscv._zz_163_[2]
.sym 88425 VexRiscv._zz_214_[2]
.sym 88428 $abc$40840$n4507_1
.sym 88430 $abc$40840$n4374
.sym 88431 VexRiscv._zz_79_[7]
.sym 88434 $PACKER_VCC_NET
.sym 88436 basesoc_ctrl_bus_errors[0]
.sym 88441 $abc$40840$n6782_1
.sym 88442 VexRiscv._zz_163_[15]
.sym 88443 VexRiscv._zz_214_[15]
.sym 88446 $abc$40840$n6779
.sym 88447 $abc$40840$n4967_1
.sym 88448 VexRiscv._zz_79_[7]
.sym 88452 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 88453 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 88454 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 88455 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 88458 $abc$40840$n6779
.sym 88460 VexRiscv._zz_79_[15]
.sym 88461 $abc$40840$n4999
.sym 88464 VexRiscv._zz_214_[7]
.sym 88465 $abc$40840$n6782_1
.sym 88467 VexRiscv._zz_163_[7]
.sym 88468 $abc$40840$n2271
.sym 88469 clk12_$glb_clk
.sym 88470 sys_rst_$glb_sr
.sym 88472 $abc$40840$n5037_1
.sym 88473 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 88474 $abc$40840$n4414_1
.sym 88475 $abc$40840$n4811_1
.sym 88477 $abc$40840$n4993
.sym 88482 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 88485 $abc$40840$n2271
.sym 88489 VexRiscv._zz_163_[2]
.sym 88493 VexRiscv._zz_79_[14]
.sym 88495 basesoc_vexriscv_ibus_adr[28]
.sym 88496 basesoc_ctrl_bus_errors[0]
.sym 88497 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 88498 VexRiscv._zz_50_[9]
.sym 88499 $abc$40840$n4017
.sym 88500 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 88501 basesoc_vexriscv_ibus_adr[9]
.sym 88502 VexRiscv._zz_50_[10]
.sym 88503 VexRiscv._zz_135_[24]
.sym 88504 $abc$40840$n4945_1
.sym 88505 $abc$40840$n4997
.sym 88506 VexRiscv._zz_50_[11]
.sym 88512 $abc$40840$n4947_1
.sym 88513 $abc$40840$n4667
.sym 88514 VexRiscv._zz_79_[17]
.sym 88515 basesoc_dat_w[3]
.sym 88516 $abc$40840$n4685
.sym 88518 $abc$40840$n4998_1
.sym 88520 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 88521 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 88522 $abc$40840$n4374
.sym 88523 VexRiscv._zz_253_[1]
.sym 88524 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[17]
.sym 88527 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 88529 $abc$40840$n6779
.sym 88532 basesoc_ctrl_reset_reset_r
.sym 88534 VexRiscv._zz_79_[2]
.sym 88535 $abc$40840$n4938_1
.sym 88536 VexRiscv._zz_35_[15]
.sym 88538 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 88539 $abc$40840$n2508
.sym 88543 $abc$40840$n4373_1
.sym 88545 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 88546 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 88548 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 88551 VexRiscv._zz_35_[15]
.sym 88553 $abc$40840$n4938_1
.sym 88554 $abc$40840$n4998_1
.sym 88557 $abc$40840$n4373_1
.sym 88558 $abc$40840$n4667
.sym 88559 $abc$40840$n4685
.sym 88560 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[17]
.sym 88563 $abc$40840$n6779
.sym 88564 $abc$40840$n4947_1
.sym 88566 VexRiscv._zz_79_[2]
.sym 88569 VexRiscv._zz_253_[1]
.sym 88571 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 88576 basesoc_ctrl_reset_reset_r
.sym 88582 $abc$40840$n4374
.sym 88583 VexRiscv._zz_79_[17]
.sym 88589 basesoc_dat_w[3]
.sym 88591 $abc$40840$n2508
.sym 88592 clk12_$glb_clk
.sym 88593 sys_rst_$glb_sr
.sym 88594 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 88597 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[7]
.sym 88599 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 88600 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 88601 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[24]
.sym 88604 $abc$40840$n3677_1
.sym 88611 basesoc_dat_w[3]
.sym 88614 $abc$40840$n4938_1
.sym 88615 $abc$40840$n5037_1
.sym 88617 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 88619 $abc$40840$n2343
.sym 88620 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 88621 $abc$40840$n4938_1
.sym 88623 basesoc_ctrl_reset_reset_r
.sym 88625 csrbankarray_csrbank3_bitbang0_w[0]
.sym 88626 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 88627 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 88628 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 88629 basesoc_uart_phy_rx_reg[7]
.sym 88637 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 88638 $abc$40840$n4946_1
.sym 88640 $abc$40840$n4378
.sym 88645 basesoc_vexriscv_ibus_adr[5]
.sym 88646 $abc$40840$n4414_1
.sym 88648 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 88650 $abc$40840$n4938_1
.sym 88654 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 88656 VexRiscv._zz_35_[2]
.sym 88664 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 88666 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 88668 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 88670 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 88671 basesoc_vexriscv_ibus_adr[5]
.sym 88674 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 88680 $abc$40840$n4938_1
.sym 88681 VexRiscv._zz_35_[2]
.sym 88683 $abc$40840$n4946_1
.sym 88687 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 88698 $abc$40840$n4378
.sym 88700 VexRiscv._zz_35_[2]
.sym 88701 $abc$40840$n4414_1
.sym 88713 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 88715 clk12_$glb_clk
.sym 88716 VexRiscv.reset_$glb_sr
.sym 88719 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_4
.sym 88721 VexRiscv.CsrPlugin_exception
.sym 88722 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[3]
.sym 88723 VexRiscv.CsrPlugin_exceptionPendings_0
.sym 88724 VexRiscv.CsrPlugin_interrupt_valid
.sym 88727 basesoc_vexriscv_ibus_adr[9]
.sym 88728 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[31]
.sym 88731 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 88733 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 88736 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 88737 VexRiscv._zz_50_[11]
.sym 88742 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 88743 $abc$40840$n4939
.sym 88744 VexRiscv._zz_50_[11]
.sym 88745 VexRiscv._zz_233_
.sym 88747 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 88748 VexRiscv.CsrPlugin_interrupt_valid
.sym 88749 basesoc_vexriscv_ibus_adr[28]
.sym 88751 basesoc_vexriscv_ibus_adr[27]
.sym 88752 $abc$40840$n2433
.sym 88758 $abc$40840$n2271
.sym 88764 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[11]
.sym 88766 basesoc_ctrl_bus_errors[0]
.sym 88768 $abc$40840$n233
.sym 88769 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 88770 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[30]
.sym 88771 $abc$40840$n4017
.sym 88772 VexRiscv.memory_arbitration_isValid
.sym 88776 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 88777 $abc$40840$n3932
.sym 88778 $abc$40840$n4006_1
.sym 88780 VexRiscv.CsrPlugin_exceptionPendings_0
.sym 88781 $abc$40840$n3951
.sym 88782 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 88783 $abc$40840$n2642
.sym 88788 sys_rst
.sym 88789 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[31]
.sym 88792 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[30]
.sym 88797 $abc$40840$n233
.sym 88799 $abc$40840$n3932
.sym 88804 sys_rst
.sym 88805 $abc$40840$n2271
.sym 88806 basesoc_ctrl_bus_errors[0]
.sym 88810 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[11]
.sym 88815 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[31]
.sym 88821 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 88822 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 88823 VexRiscv.memory_arbitration_isValid
.sym 88824 $abc$40840$n4017
.sym 88827 VexRiscv.CsrPlugin_exceptionPendings_0
.sym 88829 $abc$40840$n2642
.sym 88830 $abc$40840$n3951
.sym 88833 VexRiscv.memory_arbitration_isValid
.sym 88834 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 88835 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 88836 $abc$40840$n4006_1
.sym 88837 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 88838 clk12_$glb_clk
.sym 88842 VexRiscv.execute_LightShifterPlugin_amplitudeReg[2]
.sym 88843 VexRiscv.execute_LightShifterPlugin_amplitudeReg[3]
.sym 88844 VexRiscv.execute_LightShifterPlugin_amplitudeReg[4]
.sym 88845 VexRiscv.execute_LightShifterPlugin_amplitudeReg[0]
.sym 88846 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 88847 VexRiscv.execute_LightShifterPlugin_amplitudeReg[1]
.sym 88850 $PACKER_VCC_NET
.sym 88855 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 88857 $abc$40840$n2641
.sym 88859 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 88863 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 88864 basesoc_uart_phy_rx
.sym 88865 $abc$40840$n2267
.sym 88866 basesoc_dat_w[4]
.sym 88867 $abc$40840$n4379_1
.sym 88868 VexRiscv.CsrPlugin_exception
.sym 88869 basesoc_vexriscv_ibus_adr[29]
.sym 88871 basesoc_ctrl_bus_errors[1]
.sym 88872 basesoc_timer0_reload_storage[2]
.sym 88873 $abc$40840$n5308_1
.sym 88874 basesoc_timer0_value[1]
.sym 88875 $abc$40840$n4938_1
.sym 88882 $abc$40840$n4980
.sym 88883 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_4
.sym 88884 VexRiscv.execute_LightShifterPlugin_isActive
.sym 88885 VexRiscv.execute_arbitration_isValid
.sym 88886 VexRiscv.CsrPlugin_exception
.sym 88887 $abc$40840$n6649
.sym 88888 VexRiscv.CsrPlugin_interrupt_valid
.sym 88890 $abc$40840$n2658
.sym 88892 $abc$40840$n2585
.sym 88893 $abc$40840$n6651_1
.sym 88894 VexRiscv.execute_LightShifterPlugin_amplitude[2]
.sym 88895 $abc$40840$n3951
.sym 88896 $abc$40840$n3998
.sym 88898 VexRiscv.execute_LightShifterPlugin_amplitude[4]
.sym 88899 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 88900 $abc$40840$n6657_1
.sym 88901 VexRiscv.execute_LightShifterPlugin_amplitudeReg[4]
.sym 88907 VexRiscv.execute_LightShifterPlugin_amplitudeReg[2]
.sym 88908 VexRiscv.execute_LightShifterPlugin_amplitudeReg[3]
.sym 88909 VexRiscv.execute_LightShifterPlugin_amplitude[3]
.sym 88911 $abc$40840$n6655
.sym 88912 VexRiscv.execute_LightShifterPlugin_amplitudeReg[1]
.sym 88914 VexRiscv.execute_arbitration_isValid
.sym 88915 VexRiscv.CsrPlugin_exception
.sym 88916 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_4
.sym 88917 VexRiscv.CsrPlugin_interrupt_valid
.sym 88920 $abc$40840$n6655
.sym 88921 VexRiscv.execute_LightShifterPlugin_amplitudeReg[4]
.sym 88922 VexRiscv.execute_LightShifterPlugin_isActive
.sym 88927 $abc$40840$n6651_1
.sym 88928 VexRiscv.execute_LightShifterPlugin_amplitudeReg[1]
.sym 88929 VexRiscv.execute_LightShifterPlugin_isActive
.sym 88932 $abc$40840$n3951
.sym 88935 $abc$40840$n3998
.sym 88938 VexRiscv.execute_LightShifterPlugin_amplitudeReg[3]
.sym 88939 $abc$40840$n6657_1
.sym 88941 VexRiscv.execute_LightShifterPlugin_isActive
.sym 88944 VexRiscv.execute_LightShifterPlugin_amplitudeReg[2]
.sym 88946 VexRiscv.execute_LightShifterPlugin_isActive
.sym 88947 $abc$40840$n6649
.sym 88950 $abc$40840$n2658
.sym 88951 $abc$40840$n4980
.sym 88953 $abc$40840$n3951
.sym 88956 VexRiscv.execute_LightShifterPlugin_amplitude[3]
.sym 88957 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 88958 VexRiscv.execute_LightShifterPlugin_amplitude[4]
.sym 88959 VexRiscv.execute_LightShifterPlugin_amplitude[2]
.sym 88960 $abc$40840$n2585
.sym 88961 clk12_$glb_clk
.sym 88962 VexRiscv.reset_$glb_sr
.sym 88963 VexRiscv._zz_233_
.sym 88964 $abc$40840$n6067
.sym 88965 $abc$40840$n4024_1
.sym 88966 $abc$40840$n6072
.sym 88967 $abc$40840$n4015
.sym 88968 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]
.sym 88969 $abc$40840$n5332_1
.sym 88975 $abc$40840$n2642
.sym 88976 VexRiscv._zz_194_[24]
.sym 88979 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 88984 $abc$40840$n2658
.sym 88985 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 88987 $abc$40840$n5630_1
.sym 88988 VexRiscv.memory_arbitration_isValid
.sym 88989 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 88990 $abc$40840$n4017
.sym 88991 VexRiscv._zz_160_
.sym 88992 $PACKER_VCC_NET
.sym 88993 $abc$40840$n4006_1
.sym 88994 $abc$40840$n3677_1
.sym 88995 $abc$40840$n233
.sym 88996 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 88997 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 88998 $abc$40840$n233
.sym 89004 VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE
.sym 89006 $abc$40840$n233
.sym 89007 $abc$40840$n3681
.sym 89008 $abc$40840$n4004_1
.sym 89010 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 89012 VexRiscv.memory_arbitration_isValid
.sym 89014 $abc$40840$n4013
.sym 89015 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 89016 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 89018 $abc$40840$n4021
.sym 89019 $abc$40840$n4017
.sym 89020 $abc$40840$n4009
.sym 89024 $abc$40840$n4015
.sym 89027 VexRiscv.execute_arbitration_isValid
.sym 89028 VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE
.sym 89030 $abc$40840$n4012_1
.sym 89032 $abc$40840$n4025
.sym 89033 VexRiscv._zz_170_[2]
.sym 89035 VexRiscv.execute_arbitration_isValid
.sym 89038 $abc$40840$n4013
.sym 89040 $abc$40840$n4021
.sym 89043 VexRiscv.execute_arbitration_isValid
.sym 89044 $abc$40840$n4009
.sym 89045 VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE
.sym 89046 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 89049 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 89050 VexRiscv.memory_arbitration_isValid
.sym 89052 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 89055 $abc$40840$n4012_1
.sym 89056 $abc$40840$n4017
.sym 89061 VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE
.sym 89070 VexRiscv._zz_170_[2]
.sym 89073 $abc$40840$n4015
.sym 89074 $abc$40840$n3681
.sym 89075 $abc$40840$n4004_1
.sym 89076 $abc$40840$n4025
.sym 89079 VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE
.sym 89080 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 89081 $abc$40840$n4021
.sym 89082 VexRiscv.execute_arbitration_isValid
.sym 89083 $abc$40840$n233
.sym 89084 clk12_$glb_clk
.sym 89087 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[2]
.sym 89088 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[3]
.sym 89089 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[4]
.sym 89090 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[5]
.sym 89091 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[6]
.sym 89092 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[7]
.sym 89093 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[8]
.sym 89095 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]
.sym 89096 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]
.sym 89099 $abc$40840$n5037_1
.sym 89101 basesoc_dat_w[3]
.sym 89102 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 89104 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 89105 $abc$40840$n235
.sym 89106 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 89107 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 89110 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[15]
.sym 89111 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 89112 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 89113 basesoc_uart_phy_rx_reg[7]
.sym 89114 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 89115 basesoc_ctrl_reset_reset_r
.sym 89116 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 89117 $abc$40840$n2642
.sym 89118 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 89119 $abc$40840$n2343
.sym 89120 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 89121 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 89127 $abc$40840$n5594
.sym 89129 $abc$40840$n4012_1
.sym 89130 $abc$40840$n4006_1
.sym 89131 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 89133 $abc$40840$n5638_1
.sym 89134 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 89135 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 89136 $abc$40840$n4018_1
.sym 89137 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 89138 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 89139 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 89140 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 89141 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 89142 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 89143 $abc$40840$n5593
.sym 89144 VexRiscv._zz_319_
.sym 89145 $abc$40840$n4019
.sym 89146 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 89147 $abc$40840$n5630_1
.sym 89148 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 89149 $abc$40840$n5629
.sym 89152 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 89153 $abc$40840$n4013
.sym 89154 $abc$40840$n4005
.sym 89155 $abc$40840$n5639
.sym 89156 $abc$40840$n4009
.sym 89157 $abc$40840$n4014_1
.sym 89160 $abc$40840$n5629
.sym 89162 $abc$40840$n5630_1
.sym 89163 VexRiscv._zz_319_
.sym 89166 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 89167 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 89168 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 89169 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 89172 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 89173 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 89174 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 89175 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 89178 $abc$40840$n4013
.sym 89179 $abc$40840$n4009
.sym 89180 $abc$40840$n4006_1
.sym 89181 $abc$40840$n4012_1
.sym 89184 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 89185 $abc$40840$n4014_1
.sym 89186 $abc$40840$n4005
.sym 89187 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 89190 $abc$40840$n5639
.sym 89191 $abc$40840$n5638_1
.sym 89192 VexRiscv._zz_319_
.sym 89196 $abc$40840$n5594
.sym 89197 VexRiscv._zz_319_
.sym 89198 $abc$40840$n5593
.sym 89202 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 89203 $abc$40840$n4019
.sym 89204 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 89205 $abc$40840$n4018_1
.sym 89207 clk12_$glb_clk
.sym 89208 $abc$40840$n233_$glb_sr
.sym 89209 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[9]
.sym 89210 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[10]
.sym 89211 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[11]
.sym 89212 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[12]
.sym 89213 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[13]
.sym 89214 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[14]
.sym 89215 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[15]
.sym 89216 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[16]
.sym 89220 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 89223 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[31]
.sym 89224 VexRiscv._zz_192_
.sym 89226 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[8]
.sym 89229 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 89230 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[2]
.sym 89231 $abc$40840$n5594
.sym 89233 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[23]
.sym 89234 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 89235 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[4]
.sym 89236 VexRiscv._zz_287_[3]
.sym 89237 VexRiscv._zz_122_
.sym 89238 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 89239 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[6]
.sym 89240 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 89241 basesoc_vexriscv_ibus_adr[28]
.sym 89242 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 89243 basesoc_vexriscv_ibus_adr[27]
.sym 89244 $abc$40840$n2433
.sym 89250 VexRiscv._zz_287_[0]
.sym 89251 $abc$40840$n4008_1
.sym 89252 VexRiscv._zz_287_[3]
.sym 89253 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 89254 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 89256 $abc$40840$n4007
.sym 89258 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 89259 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 89260 VexRiscv._zz_287_[2]
.sym 89261 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 89262 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 89263 $abc$40840$n3970
.sym 89266 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 89268 $abc$40840$n233
.sym 89269 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 89271 $abc$40840$n3677_1
.sym 89273 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 89275 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 89276 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 89279 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 89280 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 89281 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 89285 VexRiscv._zz_287_[0]
.sym 89289 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 89290 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 89291 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 89292 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 89296 VexRiscv._zz_287_[2]
.sym 89301 $abc$40840$n4008_1
.sym 89302 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 89303 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 89304 $abc$40840$n4007
.sym 89307 VexRiscv._zz_287_[3]
.sym 89313 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 89314 $abc$40840$n3970
.sym 89315 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 89316 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 89319 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 89320 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 89321 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 89322 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 89325 $abc$40840$n3677_1
.sym 89326 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 89328 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 89329 $abc$40840$n233
.sym 89330 clk12_$glb_clk
.sym 89332 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[17]
.sym 89333 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[18]
.sym 89334 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[19]
.sym 89335 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[20]
.sym 89336 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[21]
.sym 89337 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[22]
.sym 89338 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[23]
.sym 89339 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[24]
.sym 89349 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 89351 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[9]
.sym 89353 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[10]
.sym 89355 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 89356 basesoc_uart_phy_rx
.sym 89357 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 89358 basesoc_ctrl_bus_errors[1]
.sym 89359 basesoc_timer0_value[1]
.sym 89360 $abc$40840$n4014_1
.sym 89361 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 89362 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[26]
.sym 89363 $abc$40840$n3969
.sym 89364 basesoc_timer0_reload_storage[2]
.sym 89365 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[17]
.sym 89366 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 89367 $abc$40840$n2267
.sym 89381 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 89382 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 89383 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[1]
.sym 89388 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 89391 $abc$40840$n235
.sym 89392 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 89393 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[8]
.sym 89395 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[25]
.sym 89396 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 89397 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 89398 VexRiscv._zz_190_
.sym 89399 $abc$40840$n235
.sym 89401 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 89402 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 89404 $abc$40840$n3677_1
.sym 89406 $abc$40840$n235
.sym 89407 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 89408 VexRiscv._zz_190_
.sym 89409 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 89415 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[8]
.sym 89419 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[1]
.sym 89427 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 89430 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[25]
.sym 89436 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 89437 $abc$40840$n3677_1
.sym 89438 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 89442 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 89448 $abc$40840$n235
.sym 89449 VexRiscv._zz_190_
.sym 89450 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 89451 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 89452 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 89453 clk12_$glb_clk
.sym 89455 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[25]
.sym 89456 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[26]
.sym 89457 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[27]
.sym 89458 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[28]
.sym 89459 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[29]
.sym 89460 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[30]
.sym 89461 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[31]
.sym 89462 basesoc_timer0_load_storage[17]
.sym 89465 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]
.sym 89467 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 89469 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[7]
.sym 89471 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 89473 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 89476 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 89478 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 89479 $abc$40840$n3684
.sym 89480 $abc$40840$n233
.sym 89481 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[25]
.sym 89483 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 89484 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 89487 VexRiscv._zz_160_
.sym 89488 $PACKER_VCC_NET
.sym 89489 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[24]
.sym 89490 $abc$40840$n3677_1
.sym 89496 VexRiscv._zz_192_
.sym 89497 $abc$40840$n235
.sym 89498 $abc$40840$n2642
.sym 89500 VexRiscv._zz_190_
.sym 89501 $abc$40840$n3990
.sym 89502 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 89504 $abc$40840$n5451_1
.sym 89505 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 89506 $abc$40840$n5488
.sym 89507 $abc$40840$n3677_1
.sym 89508 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 89509 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 89510 $abc$40840$n5452_1
.sym 89511 $abc$40840$n5427_1
.sym 89512 $abc$40840$n5487_1
.sym 89514 $abc$40840$n5431_1
.sym 89515 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 89517 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 89518 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 89520 $abc$40840$n5428_1
.sym 89523 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 89525 $abc$40840$n5430_1
.sym 89526 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 89529 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 89530 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 89531 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 89532 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 89535 $abc$40840$n5452_1
.sym 89537 $abc$40840$n5451_1
.sym 89541 $abc$40840$n3677_1
.sym 89542 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 89543 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 89548 $abc$40840$n5430_1
.sym 89550 $abc$40840$n5431_1
.sym 89554 $abc$40840$n5428_1
.sym 89555 $abc$40840$n5427_1
.sym 89559 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 89560 VexRiscv._zz_190_
.sym 89561 $abc$40840$n235
.sym 89562 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 89565 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 89567 VexRiscv._zz_192_
.sym 89568 $abc$40840$n3990
.sym 89573 $abc$40840$n5488
.sym 89574 $abc$40840$n5487_1
.sym 89575 $abc$40840$n2642
.sym 89576 clk12_$glb_clk
.sym 89578 $abc$40840$n5487_1
.sym 89579 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 89580 VexRiscv._zz_160_
.sym 89581 $abc$40840$n3702
.sym 89582 $abc$40840$n3968
.sym 89583 $abc$40840$n3971
.sym 89584 $abc$40840$n3973
.sym 89585 $abc$40840$n5353_1
.sym 89588 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 89592 $abc$40840$n2642
.sym 89593 basesoc_dat_w[1]
.sym 89594 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 89596 VexRiscv._zz_122_
.sym 89597 $abc$40840$n3990
.sym 89601 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[27]
.sym 89602 $abc$40840$n2642
.sym 89603 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]
.sym 89604 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 89605 basesoc_uart_phy_rx_reg[7]
.sym 89606 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 89607 basesoc_ctrl_reset_reset_r
.sym 89609 $abc$40840$n2343
.sym 89610 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 89611 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 89612 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 89613 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]
.sym 89619 $abc$40840$n3960
.sym 89620 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 89622 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 89624 $abc$40840$n3961
.sym 89625 $abc$40840$n3967
.sym 89627 $abc$40840$n3960
.sym 89628 $abc$40840$n3978
.sym 89629 basesoc_ctrl_bus_errors[1]
.sym 89632 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 89636 $abc$40840$n3684
.sym 89637 $abc$40840$n2267
.sym 89638 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 89639 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 89640 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 89641 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 89642 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 89643 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 89644 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 89645 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 89647 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 89648 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 89650 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 89652 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 89653 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 89654 $abc$40840$n3978
.sym 89655 $abc$40840$n3960
.sym 89660 basesoc_ctrl_bus_errors[1]
.sym 89664 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 89665 $abc$40840$n3684
.sym 89666 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 89667 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 89670 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 89671 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 89672 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 89673 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 89676 $abc$40840$n3967
.sym 89677 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 89678 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 89679 $abc$40840$n3960
.sym 89682 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 89683 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 89684 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 89685 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 89688 $abc$40840$n3960
.sym 89689 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 89690 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 89691 $abc$40840$n3961
.sym 89694 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 89695 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 89696 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 89697 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 89698 $abc$40840$n2267
.sym 89699 clk12_$glb_clk
.sym 89700 sys_rst_$glb_sr
.sym 89702 $abc$40840$n6666_1
.sym 89704 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 89706 $abc$40840$n6663_1
.sym 89707 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 89715 $abc$40840$n235
.sym 89719 VexRiscv.lastStagePc[8]
.sym 89722 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 89723 $abc$40840$n2653
.sym 89725 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 89726 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 89727 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[1]
.sym 89728 basesoc_vexriscv_ibus_adr[27]
.sym 89729 basesoc_vexriscv_ibus_adr[28]
.sym 89730 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 89732 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 89734 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 89735 $abc$40840$n5402_1
.sym 89736 $abc$40840$n2304
.sym 89742 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 89745 $abc$40840$n6661
.sym 89746 $abc$40840$n3966
.sym 89747 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 89748 $abc$40840$n3959
.sym 89749 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 89750 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 89751 $abc$40840$n3684
.sym 89759 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 89761 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 89762 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 89763 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 89768 basesoc_uart_phy_rx
.sym 89769 $abc$40840$n2343
.sym 89770 $abc$40840$n3964
.sym 89771 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 89775 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 89776 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 89777 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 89778 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 89781 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 89783 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 89784 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 89787 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 89788 $abc$40840$n3964
.sym 89789 $abc$40840$n3959
.sym 89790 $abc$40840$n6661
.sym 89793 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 89794 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 89795 $abc$40840$n3964
.sym 89796 $abc$40840$n3684
.sym 89799 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 89800 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 89801 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 89802 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 89805 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 89806 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 89807 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 89811 $abc$40840$n3966
.sym 89812 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 89813 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 89814 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 89817 basesoc_uart_phy_rx
.sym 89821 $abc$40840$n2343
.sym 89822 clk12_$glb_clk
.sym 89823 sys_rst_$glb_sr
.sym 89824 $abc$40840$n5409_1
.sym 89825 basesoc_timer0_reload_storage[7]
.sym 89827 basesoc_timer0_reload_storage[0]
.sym 89828 $abc$40840$n3983
.sym 89829 $abc$40840$n3984
.sym 89830 $abc$40840$n6659_1
.sym 89831 basesoc_timer0_reload_storage[2]
.sym 89848 basesoc_uart_phy_rx
.sym 89850 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 89851 $abc$40840$n2343
.sym 89852 basesoc_timer0_value[1]
.sym 89854 basesoc_uart_phy_rx
.sym 89855 basesoc_timer0_reload_storage[2]
.sym 89856 $abc$40840$n2642
.sym 89865 $abc$40840$n3990
.sym 89868 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 89869 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 89870 $abc$40840$n6663_1
.sym 89876 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 89877 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 89881 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 89883 $abc$40840$n3992
.sym 89884 VexRiscv._zz_287_[1]
.sym 89885 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 89886 $abc$40840$n3987
.sym 89888 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 89889 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 89890 $abc$40840$n3684
.sym 89891 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 89892 $abc$40840$n233
.sym 89894 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 89895 $abc$40840$n6659_1
.sym 89898 $abc$40840$n3992
.sym 89899 $abc$40840$n6663_1
.sym 89900 $abc$40840$n3990
.sym 89901 $abc$40840$n6659_1
.sym 89904 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 89905 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 89906 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 89907 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 89910 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 89911 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 89912 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 89913 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 89916 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 89917 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 89918 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 89919 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 89922 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 89923 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 89924 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 89928 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 89929 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 89930 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 89931 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 89935 VexRiscv._zz_287_[1]
.sym 89940 $abc$40840$n3987
.sym 89941 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 89942 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 89943 $abc$40840$n3684
.sym 89944 $abc$40840$n233
.sym 89945 clk12_$glb_clk
.sym 89949 basesoc_uart_phy_tx_bitcount[1]
.sym 89964 $abc$40840$n3681
.sym 89969 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 89975 $PACKER_VCC_NET
.sym 89978 $abc$40840$n233
.sym 89990 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 89993 $abc$40840$n5481_1
.sym 89994 VexRiscv._zz_190_
.sym 89996 $abc$40840$n5409_1
.sym 89998 $abc$40840$n235
.sym 89999 $abc$40840$n2642
.sym 90000 $abc$40840$n235
.sym 90004 $abc$40840$n3990
.sym 90006 $abc$40840$n5410_1
.sym 90007 $abc$40840$n5402_1
.sym 90008 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 90011 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 90012 $abc$40840$n5482
.sym 90016 $abc$40840$n5494
.sym 90017 $abc$40840$n5493_1
.sym 90022 $abc$40840$n235
.sym 90023 VexRiscv._zz_190_
.sym 90034 $abc$40840$n5494
.sym 90035 $abc$40840$n5493_1
.sym 90039 $abc$40840$n5482
.sym 90041 $abc$40840$n5481_1
.sym 90045 $abc$40840$n3990
.sym 90047 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 90048 $abc$40840$n5402_1
.sym 90051 $abc$40840$n235
.sym 90052 VexRiscv._zz_190_
.sym 90053 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 90054 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 90065 $abc$40840$n5409_1
.sym 90066 $abc$40840$n5410_1
.sym 90067 $abc$40840$n2642
.sym 90068 clk12_$glb_clk
.sym 90073 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]
.sym 90085 $abc$40840$n2642
.sym 90095 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]
.sym 90097 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]
.sym 90122 $abc$40840$n8284
.sym 90131 VexRiscv.DBusSimplePlugin_redoBranch_payload[5]
.sym 90132 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 90135 VexRiscv.DBusSimplePlugin_redoBranch_payload[25]
.sym 90140 VexRiscv.DBusSimplePlugin_redoBranch_payload[8]
.sym 90152 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 90156 VexRiscv.DBusSimplePlugin_redoBranch_payload[8]
.sym 90175 VexRiscv.DBusSimplePlugin_redoBranch_payload[5]
.sym 90183 VexRiscv.DBusSimplePlugin_redoBranch_payload[25]
.sym 90190 $abc$40840$n8284
.sym 90191 clk12_$glb_clk
.sym 90193 VexRiscv.DBusSimplePlugin_redoBranch_payload[25]
.sym 90208 csrbankarray_csrbank2_ctrl0_w[1]
.sym 90210 $abc$40840$n8284
.sym 90216 $abc$40840$n235
.sym 90217 VexRiscv.DBusSimplePlugin_redoBranch_payload[5]
.sym 90248 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]
.sym 90252 VexRiscv.CsrPlugin_hadException
.sym 90257 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]
.sym 90280 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]
.sym 90309 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]
.sym 90313 VexRiscv.CsrPlugin_hadException
.sym 90314 clk12_$glb_clk
.sym 90332 $abc$40840$n233
.sym 90337 VexRiscv.CsrPlugin_mtval[3]
.sym 90391 spiflash_mosi
.sym 90402 spiflash_mosi
.sym 90416 $abc$40840$n6469_1
.sym 90417 $abc$40840$n6460_1
.sym 90418 $abc$40840$n6454_1
.sym 90419 $abc$40840$n6472_1
.sym 90420 $abc$40840$n6490_1
.sym 90421 $abc$40840$n6492
.sym 90422 $abc$40840$n6486_1
.sym 90423 $abc$40840$n6484_1
.sym 90439 VexRiscv._zz_35_[13]
.sym 90448 spram_dataout00[6]
.sym 90449 spram_dataout10[12]
.sym 90450 array_muxed0[10]
.sym 90451 spram_datain10[11]
.sym 90461 array_muxed1[2]
.sym 90463 array_muxed1[9]
.sym 90466 spram_dataout10[4]
.sym 90471 spram_dataout10[8]
.sym 90472 spram_dataout10[7]
.sym 90474 spram_dataout00[4]
.sym 90479 spram_dataout00[8]
.sym 90480 spram_dataout00[7]
.sym 90483 spram_dataout00[10]
.sym 90484 slave_sel_r[2]
.sym 90486 spram_dataout10[10]
.sym 90489 $abc$40840$n5880_1
.sym 90493 $abc$40840$n5880_1
.sym 90494 array_muxed1[2]
.sym 90497 spram_dataout10[10]
.sym 90498 spram_dataout00[10]
.sym 90499 slave_sel_r[2]
.sym 90500 $abc$40840$n5880_1
.sym 90503 $abc$40840$n5880_1
.sym 90504 spram_dataout10[4]
.sym 90505 spram_dataout00[4]
.sym 90506 slave_sel_r[2]
.sym 90510 $abc$40840$n5880_1
.sym 90511 array_muxed1[9]
.sym 90515 $abc$40840$n5880_1
.sym 90516 slave_sel_r[2]
.sym 90517 spram_dataout10[8]
.sym 90518 spram_dataout00[8]
.sym 90521 array_muxed1[2]
.sym 90522 $abc$40840$n5880_1
.sym 90528 array_muxed1[9]
.sym 90529 $abc$40840$n5880_1
.sym 90533 spram_dataout10[7]
.sym 90534 $abc$40840$n5880_1
.sym 90535 slave_sel_r[2]
.sym 90536 spram_dataout00[7]
.sym 90544 $abc$40840$n6463_1
.sym 90545 spram_datain10[3]
.sym 90546 $abc$40840$n6488_1
.sym 90547 $abc$40840$n6480_1
.sym 90548 $abc$40840$n6457_1
.sym 90549 spram_datain00[5]
.sym 90550 spram_datain10[5]
.sym 90551 spram_datain00[3]
.sym 90556 spram_dataout10[4]
.sym 90557 $abc$40840$n6486_1
.sym 90558 spram_datain10[2]
.sym 90559 $abc$40840$n6472_1
.sym 90560 spram_dataout10[5]
.sym 90562 spram_dataout10[6]
.sym 90564 spram_dataout10[7]
.sym 90566 spram_dataout10[0]
.sym 90572 spram_dataout10[14]
.sym 90573 spram_datain00[9]
.sym 90574 $abc$40840$n6484_1
.sym 90576 spiflash_clk
.sym 90581 spram_dataout10[10]
.sym 90583 spram_datain00[15]
.sym 90589 spram_dataout00[3]
.sym 90595 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 90596 $abc$40840$n6460_1
.sym 90600 spram_dataout00[15]
.sym 90604 spram_dataout00[11]
.sym 90606 spram_dataout00[14]
.sym 90607 slave_sel_r[2]
.sym 90609 slave_sel_r[1]
.sym 90613 $abc$40840$n5880_1
.sym 90614 $abc$40840$n6490_1
.sym 90627 array_muxed1[6]
.sym 90633 array_muxed1[0]
.sym 90635 array_muxed1[1]
.sym 90646 $abc$40840$n5880_1
.sym 90647 array_muxed1[15]
.sym 90650 $abc$40840$n5880_1
.sym 90654 $abc$40840$n5880_1
.sym 90657 array_muxed1[1]
.sym 90660 array_muxed1[15]
.sym 90661 $abc$40840$n5880_1
.sym 90668 $abc$40840$n5880_1
.sym 90669 array_muxed1[0]
.sym 90673 $abc$40840$n5880_1
.sym 90674 array_muxed1[0]
.sym 90678 $abc$40840$n5880_1
.sym 90679 array_muxed1[1]
.sym 90685 $abc$40840$n5880_1
.sym 90686 array_muxed1[15]
.sym 90690 array_muxed1[6]
.sym 90692 $abc$40840$n5880_1
.sym 90697 array_muxed1[6]
.sym 90699 $abc$40840$n5880_1
.sym 90703 spram_datain10[7]
.sym 90704 spram_datain10[13]
.sym 90705 spram_datain10[12]
.sym 90706 spram_datain00[12]
.sym 90707 spram_datain00[11]
.sym 90708 spram_datain00[7]
.sym 90709 spram_datain00[13]
.sym 90710 spram_datain10[11]
.sym 90714 $abc$40840$n4549_1
.sym 90715 array_muxed0[3]
.sym 90717 array_muxed0[10]
.sym 90719 spram_dataout10[13]
.sym 90723 array_muxed1[1]
.sym 90724 array_muxed0[1]
.sym 90725 spram_dataout10[8]
.sym 90726 array_muxed0[8]
.sym 90727 $abc$40840$n6488_1
.sym 90728 spram_datain10[0]
.sym 90729 spram_datain10[8]
.sym 90730 spram_datain00[0]
.sym 90732 $abc$40840$n5880_1
.sym 90733 array_muxed0[12]
.sym 90736 $abc$40840$n5880_1
.sym 90737 $abc$40840$n6490_1
.sym 90738 spram_datain00[6]
.sym 90755 $abc$40840$n6480_1
.sym 90757 spiflash_bus_dat_r[9]
.sym 90774 slave_sel_r[1]
.sym 90801 spiflash_bus_dat_r[9]
.sym 90803 $abc$40840$n6480_1
.sym 90804 slave_sel_r[1]
.sym 90824 clk12_$glb_clk
.sym 90825 $abc$40840$n231_$glb_sr
.sym 90832 spram_datain00[8]
.sym 90833 spram_datain10[8]
.sym 90836 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 90837 VexRiscv._zz_160_
.sym 90838 spram_dataout00[4]
.sym 90839 spram_maskwren10[0]
.sym 90840 spram_maskwren10[2]
.sym 90841 spram_maskwren10[2]
.sym 90846 spram_dataout00[7]
.sym 90851 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 90852 spiflash_bus_dat_r[9]
.sym 90855 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 90857 $abc$40840$n6484_1
.sym 90858 basesoc_dat_w[2]
.sym 90861 array_muxed0[11]
.sym 90868 array_muxed0[11]
.sym 90869 spiflash_bus_dat_r[12]
.sym 90870 spiflash_bus_dat_r[9]
.sym 90877 array_muxed0[10]
.sym 90878 spiflash_bus_dat_r[13]
.sym 90882 array_muxed0[9]
.sym 90885 array_muxed0[8]
.sym 90886 $abc$40840$n3904
.sym 90889 spiflash_bus_dat_r[11]
.sym 90892 spiflash_bus_dat_r[10]
.sym 90893 array_muxed0[12]
.sym 90894 $abc$40840$n2516
.sym 90900 spiflash_bus_dat_r[13]
.sym 90901 array_muxed0[12]
.sym 90903 $abc$40840$n3904
.sym 90906 spiflash_bus_dat_r[9]
.sym 90908 $abc$40840$n3904
.sym 90909 array_muxed0[8]
.sym 90913 $abc$40840$n3904
.sym 90914 spiflash_bus_dat_r[11]
.sym 90915 array_muxed0[10]
.sym 90918 $abc$40840$n3904
.sym 90919 spiflash_bus_dat_r[12]
.sym 90920 array_muxed0[11]
.sym 90936 spiflash_bus_dat_r[10]
.sym 90937 $abc$40840$n3904
.sym 90938 array_muxed0[9]
.sym 90946 $abc$40840$n2516
.sym 90947 clk12_$glb_clk
.sym 90948 sys_rst_$glb_sr
.sym 90953 basesoc_timer0_load_storage[19]
.sym 90959 basesoc_timer0_reload_storage[7]
.sym 90965 array_muxed0[10]
.sym 90970 array_muxed1[8]
.sym 90973 basesoc_ctrl_storage[1]
.sym 90975 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 90976 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 90977 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 90978 basesoc_dat_w[6]
.sym 90979 array_muxed1[12]
.sym 90983 basesoc_dat_w[2]
.sym 90984 basesoc_uart_phy_storage[26]
.sym 90990 spiflash_bus_dat_r[14]
.sym 90991 spiflash_bus_dat_r[10]
.sym 90992 spiflash_bus_dat_r[12]
.sym 90997 $abc$40840$n6486_1
.sym 90999 $abc$40840$n6488_1
.sym 91001 spiflash_bus_dat_r[13]
.sym 91003 $abc$40840$n6482_1
.sym 91004 spiflash_bus_dat_r[11]
.sym 91009 $abc$40840$n6490_1
.sym 91017 $abc$40840$n6484_1
.sym 91020 slave_sel_r[1]
.sym 91036 slave_sel_r[1]
.sym 91037 $abc$40840$n6484_1
.sym 91038 spiflash_bus_dat_r[11]
.sym 91041 $abc$40840$n6490_1
.sym 91042 spiflash_bus_dat_r[14]
.sym 91043 slave_sel_r[1]
.sym 91048 spiflash_bus_dat_r[10]
.sym 91049 $abc$40840$n6482_1
.sym 91050 slave_sel_r[1]
.sym 91053 $abc$40840$n6486_1
.sym 91054 spiflash_bus_dat_r[12]
.sym 91055 slave_sel_r[1]
.sym 91059 spiflash_bus_dat_r[13]
.sym 91061 $abc$40840$n6488_1
.sym 91062 slave_sel_r[1]
.sym 91070 clk12_$glb_clk
.sym 91071 $abc$40840$n231_$glb_sr
.sym 91072 basesoc_timer0_reload_storage[1]
.sym 91082 $abc$40840$n6782_1
.sym 91094 basesoc_dat_w[3]
.sym 91099 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 91101 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 91102 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 91105 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 91106 slave_sel_r[1]
.sym 91107 VexRiscv.execute_to_memory_INSTRUCTION[14]
.sym 91114 basesoc_counter[1]
.sym 91135 basesoc_counter[0]
.sym 91140 $abc$40840$n2279
.sym 91154 basesoc_counter[1]
.sym 91155 basesoc_counter[0]
.sym 91184 basesoc_counter[0]
.sym 91192 $abc$40840$n2279
.sym 91193 clk12_$glb_clk
.sym 91194 sys_rst_$glb_sr
.sym 91196 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[1]
.sym 91201 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[2]
.sym 91202 VexRiscv._zz_50_[14]
.sym 91205 basesoc_timer0_reload_storage[0]
.sym 91211 VexRiscv._zz_79_[29]
.sym 91214 basesoc_dat_w[1]
.sym 91218 VexRiscv._zz_79_[1]
.sym 91219 $abc$40840$n2437
.sym 91221 basesoc_dat_w[2]
.sym 91224 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 91225 array_muxed0[12]
.sym 91226 $abc$40840$n2437
.sym 91228 $abc$40840$n5880_1
.sym 91229 basesoc_uart_phy_rx_busy
.sym 91237 basesoc_counter[1]
.sym 91239 array_muxed1[2]
.sym 91241 $abc$40840$n6100_1
.sym 91242 basesoc_counter[0]
.sym 91301 array_muxed1[2]
.sym 91311 basesoc_counter[1]
.sym 91312 basesoc_counter[0]
.sym 91313 $abc$40840$n6100_1
.sym 91316 clk12_$glb_clk
.sym 91317 sys_rst_$glb_sr
.sym 91320 $abc$40840$n7030
.sym 91321 $abc$40840$n7032
.sym 91322 basesoc_uart_phy_rx_bitcount[2]
.sym 91324 basesoc_uart_phy_rx_bitcount[0]
.sym 91325 $abc$40840$n7026
.sym 91328 basesoc_timer0_load_storage[17]
.sym 91329 $abc$40840$n2343
.sym 91335 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 91345 $abc$40840$n4373_1
.sym 91348 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 91349 basesoc_dat_w[2]
.sym 91350 $abc$40840$n4287
.sym 91352 $abc$40840$n2368
.sym 91360 $abc$40840$n4531_1
.sym 91365 basesoc_dat_w[7]
.sym 91367 basesoc_dat_w[3]
.sym 91368 $abc$40840$n4531_1
.sym 91370 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 91374 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 91375 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 91377 $abc$40840$n2281
.sym 91378 $abc$40840$n4441_1
.sym 91380 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 91383 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 91390 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 91392 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 91393 $abc$40840$n4531_1
.sym 91394 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 91395 $abc$40840$n4441_1
.sym 91399 basesoc_dat_w[7]
.sym 91422 basesoc_dat_w[3]
.sym 91428 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 91429 $abc$40840$n4441_1
.sym 91430 $abc$40840$n4531_1
.sym 91431 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 91434 $abc$40840$n4441_1
.sym 91435 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 91436 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 91437 $abc$40840$n4531_1
.sym 91438 $abc$40840$n2281
.sym 91439 clk12_$glb_clk
.sym 91440 sys_rst_$glb_sr
.sym 91441 $abc$40840$n3774
.sym 91445 $abc$40840$n3777_1
.sym 91446 $abc$40840$n2350
.sym 91447 basesoc_uart_phy_rx_bitcount[1]
.sym 91448 $abc$40840$n2354
.sym 91451 $abc$40840$n5039
.sym 91452 $abc$40840$n4811_1
.sym 91454 $abc$40840$n2433
.sym 91458 VexRiscv._zz_253_[1]
.sym 91460 $abc$40840$n4667
.sym 91463 sys_rst
.sym 91465 basesoc_ctrl_storage[1]
.sym 91466 $abc$40840$n2372
.sym 91467 basesoc_uart_phy_rx_busy
.sym 91468 basesoc_dat_w[2]
.sym 91469 VexRiscv._zz_79_[1]
.sym 91470 basesoc_dat_w[6]
.sym 91471 array_muxed1[12]
.sym 91472 basesoc_uart_phy_storage[29]
.sym 91473 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[13]
.sym 91474 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 91475 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 91476 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 91482 $abc$40840$n4619_1
.sym 91484 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[13]
.sym 91485 $abc$40840$n6228_1
.sym 91486 $abc$40840$n3776_1
.sym 91488 basesoc_uart_phy_uart_clk_rxen
.sym 91489 basesoc_uart_phy_rx
.sym 91495 basesoc_uart_phy_rx_busy
.sym 91496 basesoc_uart_phy_uart_clk_rxen
.sym 91497 basesoc_uart_phy_rx
.sym 91498 $abc$40840$n3774
.sym 91499 sys_rst
.sym 91501 $abc$40840$n4530_1
.sym 91503 basesoc_uart_phy_rx_busy
.sym 91505 $abc$40840$n4373_1
.sym 91507 basesoc_uart_phy_rx_r
.sym 91510 $abc$40840$n3777_1
.sym 91515 basesoc_uart_phy_rx_busy
.sym 91516 basesoc_uart_phy_uart_clk_rxen
.sym 91517 basesoc_uart_phy_rx_r
.sym 91518 basesoc_uart_phy_rx
.sym 91524 basesoc_uart_phy_rx
.sym 91527 $abc$40840$n3776_1
.sym 91528 sys_rst
.sym 91529 basesoc_uart_phy_uart_clk_rxen
.sym 91530 basesoc_uart_phy_rx_busy
.sym 91533 $abc$40840$n3777_1
.sym 91534 $abc$40840$n3774
.sym 91535 basesoc_uart_phy_rx
.sym 91536 basesoc_uart_phy_uart_clk_rxen
.sym 91541 $abc$40840$n3774
.sym 91542 $abc$40840$n3777_1
.sym 91545 $abc$40840$n6228_1
.sym 91546 basesoc_uart_phy_rx
.sym 91547 basesoc_uart_phy_rx_busy
.sym 91548 basesoc_uart_phy_rx_r
.sym 91551 basesoc_uart_phy_rx
.sym 91552 basesoc_uart_phy_uart_clk_rxen
.sym 91553 $abc$40840$n3774
.sym 91554 basesoc_uart_phy_rx_busy
.sym 91557 $abc$40840$n4373_1
.sym 91558 $abc$40840$n4619_1
.sym 91559 $abc$40840$n4530_1
.sym 91560 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[13]
.sym 91562 clk12_$glb_clk
.sym 91563 sys_rst_$glb_sr
.sym 91566 basesoc_uart_phy_sink_valid
.sym 91575 VexRiscv._zz_35_[14]
.sym 91585 basesoc_uart_phy_rx
.sym 91586 basesoc_dat_w[2]
.sym 91588 VexRiscv._zz_215_[6]
.sym 91589 basesoc_timer0_reload_storage[3]
.sym 91590 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 91591 VexRiscv.execute_to_memory_INSTRUCTION[14]
.sym 91592 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 91593 VexRiscv._zz_214_[24]
.sym 91594 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 91595 basesoc_uart_phy_rx_busy
.sym 91596 basesoc_uart_phy_storage[30]
.sym 91598 VexRiscv._zz_215_[1]
.sym 91599 VexRiscv._zz_79_[13]
.sym 91608 $abc$40840$n4799_1
.sym 91610 VexRiscv._zz_163_[24]
.sym 91611 $abc$40840$n4378
.sym 91614 VexRiscv._zz_79_[23]
.sym 91621 VexRiscv._zz_79_[26]
.sym 91622 basesoc_uart_phy_sink_ready
.sym 91625 $abc$40840$n4365
.sym 91626 $abc$40840$n2372
.sym 91627 VexRiscv._zz_79_[24]
.sym 91628 VexRiscv._zz_215_[24]
.sym 91630 VexRiscv._zz_79_[6]
.sym 91632 VexRiscv._zz_160_
.sym 91634 VexRiscv._zz_253_[1]
.sym 91635 $abc$40840$n4374
.sym 91636 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 91638 VexRiscv._zz_79_[23]
.sym 91647 VexRiscv._zz_79_[26]
.sym 91650 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 91652 VexRiscv._zz_253_[1]
.sym 91656 VexRiscv._zz_163_[24]
.sym 91658 VexRiscv._zz_215_[24]
.sym 91659 $abc$40840$n4365
.sym 91663 basesoc_uart_phy_sink_ready
.sym 91665 $abc$40840$n2372
.sym 91671 VexRiscv._zz_79_[24]
.sym 91674 VexRiscv._zz_79_[6]
.sym 91680 $abc$40840$n4799_1
.sym 91681 VexRiscv._zz_79_[24]
.sym 91682 $abc$40840$n4374
.sym 91683 $abc$40840$n4378
.sym 91684 VexRiscv._zz_160_
.sym 91685 clk12_$glb_clk
.sym 91687 VexRiscv._zz_79_[14]
.sym 91689 basesoc_uart_phy_storage[30]
.sym 91690 basesoc_uart_phy_storage[29]
.sym 91698 VexRiscv.CsrPlugin_exception
.sym 91700 VexRiscv._zz_79_[23]
.sym 91711 $abc$40840$n4365
.sym 91712 VexRiscv._zz_79_[25]
.sym 91714 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[24]
.sym 91715 $abc$40840$n5880_1
.sym 91716 $abc$40840$n2437
.sym 91717 array_muxed0[12]
.sym 91718 VexRiscv._zz_163_[24]
.sym 91719 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 91720 $abc$40840$n138
.sym 91721 basesoc_uart_phy_rx_busy
.sym 91722 basesoc_vexriscv_ibus_adr[22]
.sym 91729 $abc$40840$n4365
.sym 91731 $abc$40840$n4489_1
.sym 91732 VexRiscv._zz_35_[9]
.sym 91737 $abc$40840$n4374
.sym 91738 $abc$40840$n4530_1
.sym 91740 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[9]
.sym 91741 VexRiscv._zz_79_[1]
.sym 91742 VexRiscv._zz_163_[6]
.sym 91744 $abc$40840$n4365
.sym 91746 VexRiscv._zz_35_[13]
.sym 91748 VexRiscv._zz_215_[6]
.sym 91749 $abc$40840$n4394_1
.sym 91750 VexRiscv._zz_160_
.sym 91752 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 91754 VexRiscv._zz_163_[1]
.sym 91755 VexRiscv._zz_50_[7]
.sym 91756 VexRiscv._zz_79_[6]
.sym 91757 $abc$40840$n4373_1
.sym 91758 VexRiscv._zz_215_[1]
.sym 91759 $abc$40840$n4549_1
.sym 91761 $abc$40840$n4374
.sym 91762 VexRiscv._zz_79_[6]
.sym 91764 $abc$40840$n4489_1
.sym 91768 $abc$40840$n4374
.sym 91769 $abc$40840$n4394_1
.sym 91770 VexRiscv._zz_79_[1]
.sym 91773 VexRiscv._zz_35_[9]
.sym 91779 VexRiscv._zz_163_[6]
.sym 91781 $abc$40840$n4365
.sym 91782 VexRiscv._zz_215_[6]
.sym 91785 VexRiscv._zz_35_[13]
.sym 91791 VexRiscv._zz_163_[1]
.sym 91793 VexRiscv._zz_215_[1]
.sym 91794 $abc$40840$n4365
.sym 91797 VexRiscv._zz_50_[7]
.sym 91798 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 91799 VexRiscv._zz_160_
.sym 91803 $abc$40840$n4530_1
.sym 91804 $abc$40840$n4373_1
.sym 91805 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[9]
.sym 91806 $abc$40840$n4549_1
.sym 91808 clk12_$glb_clk
.sym 91809 VexRiscv.reset_$glb_sr
.sym 91812 VexRiscv._zz_163_[1]
.sym 91813 VexRiscv._zz_163_[15]
.sym 91816 VexRiscv._zz_163_[13]
.sym 91821 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 91828 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[9]
.sym 91829 $abc$40840$n4645
.sym 91830 VexRiscv._zz_79_[13]
.sym 91832 $abc$40840$n4530_1
.sym 91836 VexRiscv._zz_160_
.sym 91837 basesoc_dat_w[2]
.sym 91839 $abc$40840$n4365
.sym 91840 $abc$40840$n4615_1
.sym 91841 $abc$40840$n2301
.sym 91842 $abc$40840$n4287
.sym 91843 $abc$40840$n4378
.sym 91844 $abc$40840$n4373_1
.sym 91845 $abc$40840$n4989_1
.sym 91851 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[23]
.sym 91852 $abc$40840$n4393_1
.sym 91853 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 91854 $abc$40840$n4378
.sym 91856 $abc$40840$n4782_1
.sym 91857 $abc$40840$n4667
.sym 91859 $abc$40840$n4365
.sym 91860 $abc$40840$n4617_1
.sym 91863 VexRiscv._zz_214_[24]
.sym 91864 VexRiscv._zz_253_[1]
.sym 91868 $abc$40840$n4374
.sym 91869 $abc$40840$n4616_1
.sym 91870 $abc$40840$n4373_1
.sym 91872 VexRiscv._zz_215_[13]
.sym 91873 VexRiscv._zz_163_[13]
.sym 91874 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[24]
.sym 91876 VexRiscv._zz_35_[13]
.sym 91878 VexRiscv._zz_163_[24]
.sym 91879 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 91880 VexRiscv._zz_35_[1]
.sym 91881 VexRiscv._zz_79_[13]
.sym 91882 $abc$40840$n6782_1
.sym 91884 $abc$40840$n4667
.sym 91885 $abc$40840$n4373_1
.sym 91886 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[23]
.sym 91887 $abc$40840$n4782_1
.sym 91890 $abc$40840$n4365
.sym 91892 VexRiscv._zz_215_[13]
.sym 91893 VexRiscv._zz_163_[13]
.sym 91897 VexRiscv._zz_79_[13]
.sym 91898 $abc$40840$n4617_1
.sym 91899 $abc$40840$n4374
.sym 91902 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[24]
.sym 91908 VexRiscv._zz_163_[24]
.sym 91910 $abc$40840$n6782_1
.sym 91911 VexRiscv._zz_214_[24]
.sym 91914 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 91915 VexRiscv._zz_253_[1]
.sym 91920 VexRiscv._zz_35_[1]
.sym 91921 $abc$40840$n4393_1
.sym 91923 $abc$40840$n4378
.sym 91927 $abc$40840$n4616_1
.sym 91928 $abc$40840$n4378
.sym 91929 VexRiscv._zz_35_[13]
.sym 91930 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 91931 clk12_$glb_clk
.sym 91933 VexRiscv._zz_163_[25]
.sym 91934 VexRiscv._zz_162_[0]
.sym 91936 $abc$40840$n4366
.sym 91939 $abc$40840$n4935
.sym 91947 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 91953 $abc$40840$n4667
.sym 91955 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[23]
.sym 91957 VexRiscv._zz_79_[1]
.sym 91958 VexRiscv._zz_79_[14]
.sym 91959 $abc$40840$n4815_1
.sym 91960 VexRiscv._zz_50_[7]
.sym 91961 basesoc_dat_w[2]
.sym 91962 $abc$40840$n2372
.sym 91963 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 91965 $abc$40840$n4365
.sym 91966 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 91967 array_muxed1[12]
.sym 91968 $abc$40840$n6782_1
.sym 91974 $abc$40840$n4365
.sym 91977 $abc$40840$n6782_1
.sym 91978 VexRiscv._zz_35_[13]
.sym 91979 VexRiscv._zz_215_[25]
.sym 91980 VexRiscv._zz_163_[13]
.sym 91983 $abc$40840$n4368
.sym 91984 VexRiscv._zz_163_[1]
.sym 91985 $abc$40840$n233
.sym 91986 VexRiscv._zz_214_[25]
.sym 91988 $abc$40840$n4991_1
.sym 91990 VexRiscv._zz_163_[25]
.sym 91992 $abc$40840$n4938_1
.sym 91993 $abc$40840$n4366
.sym 91994 VexRiscv._zz_79_[13]
.sym 91995 VexRiscv._zz_36_[23]
.sym 91998 $abc$40840$n6779
.sym 92000 VexRiscv._zz_214_[13]
.sym 92002 $abc$40840$n4990_1
.sym 92003 VexRiscv._zz_214_[1]
.sym 92007 $abc$40840$n4368
.sym 92010 $abc$40840$n4366
.sym 92013 VexRiscv._zz_163_[1]
.sym 92015 $abc$40840$n6782_1
.sym 92016 VexRiscv._zz_214_[1]
.sym 92020 VexRiscv._zz_36_[23]
.sym 92025 $abc$40840$n4990_1
.sym 92026 $abc$40840$n4938_1
.sym 92028 VexRiscv._zz_35_[13]
.sym 92032 $abc$40840$n4991_1
.sym 92033 VexRiscv._zz_79_[13]
.sym 92034 $abc$40840$n6779
.sym 92038 $abc$40840$n4365
.sym 92039 VexRiscv._zz_215_[25]
.sym 92040 VexRiscv._zz_163_[25]
.sym 92044 $abc$40840$n6782_1
.sym 92045 VexRiscv._zz_163_[13]
.sym 92046 VexRiscv._zz_214_[13]
.sym 92049 VexRiscv._zz_214_[25]
.sym 92051 $abc$40840$n6782_1
.sym 92052 VexRiscv._zz_163_[25]
.sym 92053 $abc$40840$n233
.sym 92054 clk12_$glb_clk
.sym 92056 $abc$40840$n4367_1
.sym 92057 VexRiscv._zz_163_[14]
.sym 92058 VexRiscv._zz_162_[2]
.sym 92059 VexRiscv._zz_162_[3]
.sym 92060 $abc$40840$n6781
.sym 92061 VexRiscv._zz_162_[4]
.sym 92062 $abc$40840$n6780_1
.sym 92063 VexRiscv._zz_162_[1]
.sym 92067 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 92073 VexRiscv._zz_160_
.sym 92074 VexRiscv._zz_35_[13]
.sym 92076 VexRiscv._zz_160_
.sym 92078 basesoc_we
.sym 92079 VexRiscv._zz_79_[2]
.sym 92080 VexRiscv._zz_79_[13]
.sym 92081 VexRiscv._zz_215_[2]
.sym 92082 $abc$40840$n2258
.sym 92083 VexRiscv.execute_to_memory_INSTRUCTION[14]
.sym 92084 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 92085 $abc$40840$n4641
.sym 92086 $abc$40840$n120
.sym 92087 basesoc_uart_phy_rx_busy
.sym 92088 basesoc_timer0_reload_storage[3]
.sym 92089 VexRiscv._zz_50_[8]
.sym 92090 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 92091 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 92097 $abc$40840$n4365
.sym 92098 $abc$40840$n4943
.sym 92101 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 92102 $abc$40840$n6779
.sym 92104 $abc$40840$n4938_1
.sym 92105 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 92107 VexRiscv._zz_215_[14]
.sym 92108 $abc$40840$n2258
.sym 92109 $abc$40840$n4643
.sym 92110 VexRiscv._zz_35_[1]
.sym 92111 $abc$40840$n4935
.sym 92112 VexRiscv._zz_79_[1]
.sym 92114 VexRiscv._zz_163_[14]
.sym 92115 $abc$40840$n4374
.sym 92116 VexRiscv._zz_160_
.sym 92117 $abc$40840$n6781
.sym 92118 VexRiscv._zz_79_[14]
.sym 92120 VexRiscv._zz_162_[1]
.sym 92122 VexRiscv._zz_50_[7]
.sym 92124 VexRiscv._zz_162_[3]
.sym 92125 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 92126 $abc$40840$n4942_1
.sym 92127 $abc$40840$n6780_1
.sym 92128 $abc$40840$n9
.sym 92130 VexRiscv._zz_35_[1]
.sym 92132 $abc$40840$n4942_1
.sym 92133 $abc$40840$n4938_1
.sym 92136 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 92137 VexRiscv._zz_162_[3]
.sym 92138 VexRiscv._zz_162_[1]
.sym 92139 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 92142 $abc$40840$n4374
.sym 92143 $abc$40840$n4643
.sym 92145 VexRiscv._zz_79_[14]
.sym 92148 $abc$40840$n4935
.sym 92150 $abc$40840$n6780_1
.sym 92151 $abc$40840$n6781
.sym 92155 VexRiscv._zz_163_[14]
.sym 92156 $abc$40840$n4365
.sym 92157 VexRiscv._zz_215_[14]
.sym 92160 $abc$40840$n6779
.sym 92162 $abc$40840$n4943
.sym 92163 VexRiscv._zz_79_[1]
.sym 92166 VexRiscv._zz_50_[7]
.sym 92167 VexRiscv._zz_160_
.sym 92169 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 92175 $abc$40840$n9
.sym 92176 $abc$40840$n2258
.sym 92177 clk12_$glb_clk
.sym 92180 VexRiscv._zz_50_[7]
.sym 92181 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[25]
.sym 92183 VexRiscv._zz_79_[25]
.sym 92189 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 92194 VexRiscv._zz_50_[10]
.sym 92195 VexRiscv._zz_135_[24]
.sym 92196 VexRiscv._zz_50_[11]
.sym 92199 VexRiscv._zz_50_[10]
.sym 92200 VexRiscv._zz_50_[9]
.sym 92202 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 92204 VexRiscv._zz_79_[25]
.sym 92206 $abc$40840$n6782_1
.sym 92209 $abc$40840$n2437
.sym 92210 basesoc_vexriscv_ibus_adr[22]
.sym 92211 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 92212 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 92213 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[24]
.sym 92214 $abc$40840$n9
.sym 92221 VexRiscv._zz_163_[2]
.sym 92222 VexRiscv._zz_214_[14]
.sym 92223 $abc$40840$n6782_1
.sym 92224 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 92226 VexRiscv._zz_253_[1]
.sym 92227 $abc$40840$n4938_1
.sym 92228 VexRiscv._zz_79_[14]
.sym 92229 VexRiscv._zz_163_[14]
.sym 92230 $abc$40840$n4642
.sym 92231 $abc$40840$n4815_1
.sym 92232 VexRiscv._zz_35_[14]
.sym 92235 $abc$40840$n4374
.sym 92236 $abc$40840$n6779
.sym 92238 $abc$40840$n5039
.sym 92240 $abc$40840$n4365
.sym 92241 VexRiscv._zz_215_[2]
.sym 92242 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 92244 $abc$40840$n6779
.sym 92247 $abc$40840$n233
.sym 92248 VexRiscv._zz_79_[25]
.sym 92249 $abc$40840$n4378
.sym 92251 $abc$40840$n4995_1
.sym 92254 $abc$40840$n4642
.sym 92255 $abc$40840$n4378
.sym 92256 VexRiscv._zz_35_[14]
.sym 92259 $abc$40840$n6779
.sym 92260 $abc$40840$n4995_1
.sym 92261 VexRiscv._zz_79_[14]
.sym 92266 VexRiscv._zz_163_[2]
.sym 92267 $abc$40840$n4365
.sym 92268 VexRiscv._zz_215_[2]
.sym 92274 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 92277 $abc$40840$n6779
.sym 92278 VexRiscv._zz_79_[25]
.sym 92279 $abc$40840$n5039
.sym 92280 $abc$40840$n4938_1
.sym 92284 $abc$40840$n4815_1
.sym 92285 VexRiscv._zz_79_[25]
.sym 92286 $abc$40840$n4374
.sym 92289 VexRiscv._zz_253_[1]
.sym 92291 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 92295 $abc$40840$n6782_1
.sym 92296 VexRiscv._zz_214_[14]
.sym 92298 VexRiscv._zz_163_[14]
.sym 92299 $abc$40840$n233
.sym 92300 clk12_$glb_clk
.sym 92304 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 92305 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 92306 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 92307 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.sym 92308 $abc$40840$n6339
.sym 92309 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 92313 VexRiscv._zz_160_
.sym 92318 VexRiscv._zz_214_[14]
.sym 92319 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 92323 $abc$40840$n4938_1
.sym 92326 $abc$40840$n4287
.sym 92327 VexRiscv._zz_160_
.sym 92329 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 92330 basesoc_dat_w[2]
.sym 92331 $abc$40840$n4957
.sym 92333 $abc$40840$n4989_1
.sym 92334 $abc$40840$n2301
.sym 92335 $abc$40840$n4378
.sym 92336 $abc$40840$n4373_1
.sym 92337 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[7]
.sym 92345 $abc$40840$n4415_1
.sym 92348 $abc$40840$n4812
.sym 92349 VexRiscv._zz_79_[2]
.sym 92352 $abc$40840$n4994
.sym 92353 $abc$40840$n4374
.sym 92355 $abc$40840$n5038
.sym 92359 $abc$40840$n4378
.sym 92361 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 92362 VexRiscv._zz_35_[14]
.sym 92363 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 92365 $abc$40840$n6339
.sym 92366 $abc$40840$n4938_1
.sym 92369 VexRiscv._zz_35_[25]
.sym 92374 $abc$40840$n4938_1
.sym 92382 VexRiscv._zz_35_[25]
.sym 92384 $abc$40840$n5038
.sym 92385 $abc$40840$n4938_1
.sym 92388 $abc$40840$n6339
.sym 92390 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 92394 $abc$40840$n4374
.sym 92395 $abc$40840$n4415_1
.sym 92397 VexRiscv._zz_79_[2]
.sym 92400 $abc$40840$n4378
.sym 92401 $abc$40840$n4812
.sym 92403 VexRiscv._zz_35_[25]
.sym 92412 $abc$40840$n4994
.sym 92413 $abc$40840$n4938_1
.sym 92415 VexRiscv._zz_35_[14]
.sym 92423 clk12_$glb_clk
.sym 92424 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 92425 $abc$40840$n2247
.sym 92427 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 92432 $abc$40840$n2248
.sym 92435 basesoc_timer0_reload_storage[7]
.sym 92444 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 92446 VexRiscv._zz_50_[11]
.sym 92447 $abc$40840$n4941
.sym 92449 $abc$40840$n2372
.sym 92450 basesoc_uart_phy_storage[27]
.sym 92451 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 92453 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 92454 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 92455 VexRiscv._zz_35_[25]
.sym 92457 $abc$40840$n235
.sym 92458 basesoc_dat_w[2]
.sym 92459 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 92460 basesoc_uart_phy_storage[26]
.sym 92473 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 92492 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 92497 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 92502 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 92519 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 92530 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 92536 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 92544 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 92545 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 92546 clk12_$glb_clk
.sym 92572 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 92573 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 92574 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[9]
.sym 92575 VexRiscv.execute_to_memory_INSTRUCTION[14]
.sym 92576 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 92577 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 92578 $abc$40840$n6072
.sym 92579 basesoc_timer0_reload_storage[3]
.sym 92580 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 92581 VexRiscv._zz_160_
.sym 92582 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[29]
.sym 92583 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 92589 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 92593 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 92595 $abc$40840$n2641
.sym 92597 $abc$40840$n233
.sym 92601 $abc$40840$n4957
.sym 92603 $abc$40840$n5308_1
.sym 92604 $abc$40840$n3993
.sym 92607 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_3
.sym 92611 $abc$40840$n4991
.sym 92617 $abc$40840$n235
.sym 92618 $abc$40840$n5298_1
.sym 92634 $abc$40840$n4991
.sym 92636 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_3
.sym 92646 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 92647 $abc$40840$n235
.sym 92648 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 92649 $abc$40840$n233
.sym 92652 $abc$40840$n233
.sym 92654 $abc$40840$n4957
.sym 92655 $abc$40840$n5298_1
.sym 92658 $abc$40840$n3993
.sym 92659 $abc$40840$n5308_1
.sym 92667 $abc$40840$n2641
.sym 92669 clk12_$glb_clk
.sym 92670 VexRiscv.reset_$glb_sr
.sym 92671 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 92672 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 92673 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 92674 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 92675 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[5]
.sym 92676 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 92677 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 92678 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 92681 basesoc_timer0_reload_storage[0]
.sym 92683 $abc$40840$n233
.sym 92695 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 92696 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[5]
.sym 92697 VexRiscv._zz_190_
.sym 92698 VexRiscv._zz_135_[22]
.sym 92699 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 92700 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 92701 $abc$40840$n2437
.sym 92704 $abc$40840$n5298_1
.sym 92705 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 92706 $abc$40840$n2437
.sym 92714 $abc$40840$n2658
.sym 92715 VexRiscv.execute_LightShifterPlugin_isActive
.sym 92721 VexRiscv.execute_LightShifterPlugin_amplitude[4]
.sym 92722 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 92724 VexRiscv.execute_LightShifterPlugin_amplitude[3]
.sym 92725 VexRiscv.execute_LightShifterPlugin_amplitude[2]
.sym 92728 $abc$40840$n6653
.sym 92729 $PACKER_VCC_NET
.sym 92734 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 92737 $PACKER_VCC_NET
.sym 92741 VexRiscv.execute_LightShifterPlugin_amplitudeReg[0]
.sym 92744 $nextpnr_ICESTORM_LC_19$O
.sym 92747 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 92750 $auto$alumacc.cc:474:replace_alu$4108.C[2]
.sym 92752 $PACKER_VCC_NET
.sym 92753 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 92756 $auto$alumacc.cc:474:replace_alu$4108.C[3]
.sym 92758 $PACKER_VCC_NET
.sym 92759 VexRiscv.execute_LightShifterPlugin_amplitude[2]
.sym 92760 $auto$alumacc.cc:474:replace_alu$4108.C[2]
.sym 92762 $auto$alumacc.cc:474:replace_alu$4108.C[4]
.sym 92764 $PACKER_VCC_NET
.sym 92765 VexRiscv.execute_LightShifterPlugin_amplitude[3]
.sym 92766 $auto$alumacc.cc:474:replace_alu$4108.C[3]
.sym 92770 $PACKER_VCC_NET
.sym 92771 VexRiscv.execute_LightShifterPlugin_amplitude[4]
.sym 92772 $auto$alumacc.cc:474:replace_alu$4108.C[4]
.sym 92775 $PACKER_VCC_NET
.sym 92778 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 92781 $abc$40840$n6653
.sym 92782 VexRiscv.execute_LightShifterPlugin_isActive
.sym 92783 VexRiscv.execute_LightShifterPlugin_amplitudeReg[0]
.sym 92787 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 92790 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 92791 $abc$40840$n2658
.sym 92792 clk12_$glb_clk
.sym 92795 basesoc_timer0_reload_storage[5]
.sym 92797 basesoc_timer0_reload_storage[3]
.sym 92804 basesoc_timer0_load_storage[17]
.sym 92805 $abc$40840$n2343
.sym 92815 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 92817 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 92819 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 92820 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 92821 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 92822 $abc$40840$n2301
.sym 92823 VexRiscv._zz_160_
.sym 92824 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 92825 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 92826 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 92827 $abc$40840$n4957
.sym 92828 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 92829 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 92835 $abc$40840$n4020_1
.sym 92836 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 92837 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 92838 $abc$40840$n4016_1
.sym 92840 VexRiscv._zz_122_
.sym 92841 VexRiscv.CsrPlugin_interrupt_valid
.sym 92843 $abc$40840$n235
.sym 92844 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 92846 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 92847 $abc$40840$n4024_1
.sym 92848 VexRiscv._zz_233_
.sym 92849 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 92850 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 92851 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 92857 VexRiscv._zz_190_
.sym 92858 VexRiscv._zz_135_[22]
.sym 92859 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 92860 $abc$40840$n233
.sym 92861 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 92862 $abc$40840$n2642
.sym 92865 $abc$40840$n3677_1
.sym 92871 $abc$40840$n235
.sym 92874 $abc$40840$n3677_1
.sym 92875 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 92876 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 92881 VexRiscv._zz_135_[22]
.sym 92882 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 92883 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 92886 $abc$40840$n3677_1
.sym 92887 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 92888 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 92892 $abc$40840$n4020_1
.sym 92893 $abc$40840$n4016_1
.sym 92894 VexRiscv.CsrPlugin_interrupt_valid
.sym 92895 $abc$40840$n4024_1
.sym 92899 VexRiscv._zz_190_
.sym 92904 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 92905 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 92906 $abc$40840$n233
.sym 92907 $abc$40840$n235
.sym 92910 VexRiscv._zz_122_
.sym 92913 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 92914 $abc$40840$n2642
.sym 92915 clk12_$glb_clk
.sym 92916 VexRiscv._zz_233_
.sym 92917 $abc$40840$n6066
.sym 92919 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 92920 $abc$40840$n6068
.sym 92923 $abc$40840$n3642
.sym 92924 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 92929 VexRiscv._zz_233_
.sym 92933 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 92935 $abc$40840$n4024_1
.sym 92936 VexRiscv._zz_122_
.sym 92939 VexRiscv._zz_170_[2]
.sym 92941 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 92942 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 92943 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 92944 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[10]
.sym 92945 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 92946 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 92947 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 92948 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 92949 basesoc_uart_phy_storage[27]
.sym 92950 basesoc_dat_w[2]
.sym 92951 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[27]
.sym 92952 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 92959 $abc$40840$n6067
.sym 92961 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 92966 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 92967 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 92970 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 92971 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 92974 $abc$40840$n6066
.sym 92975 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 92976 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 92977 $abc$40840$n6068
.sym 92978 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 92979 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 92980 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 92982 VexRiscv._zz_122_
.sym 92983 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 92987 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 92990 $auto$alumacc.cc:474:replace_alu$4057.C[2]
.sym 92992 VexRiscv._zz_122_
.sym 92993 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 92996 $auto$alumacc.cc:474:replace_alu$4057.C[3]
.sym 92998 $abc$40840$n6066
.sym 92999 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 93000 $auto$alumacc.cc:474:replace_alu$4057.C[2]
.sym 93002 $auto$alumacc.cc:474:replace_alu$4057.C[4]
.sym 93004 $abc$40840$n6067
.sym 93005 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 93006 $auto$alumacc.cc:474:replace_alu$4057.C[3]
.sym 93008 $auto$alumacc.cc:474:replace_alu$4057.C[5]
.sym 93010 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 93011 $abc$40840$n6068
.sym 93012 $auto$alumacc.cc:474:replace_alu$4057.C[4]
.sym 93014 $auto$alumacc.cc:474:replace_alu$4057.C[6]
.sym 93016 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 93017 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 93018 $auto$alumacc.cc:474:replace_alu$4057.C[5]
.sym 93020 $auto$alumacc.cc:474:replace_alu$4057.C[7]
.sym 93022 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 93023 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 93024 $auto$alumacc.cc:474:replace_alu$4057.C[6]
.sym 93026 $auto$alumacc.cc:474:replace_alu$4057.C[8]
.sym 93028 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 93029 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 93030 $auto$alumacc.cc:474:replace_alu$4057.C[7]
.sym 93032 $auto$alumacc.cc:474:replace_alu$4057.C[9]
.sym 93034 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 93035 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 93036 $auto$alumacc.cc:474:replace_alu$4057.C[8]
.sym 93040 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[12]
.sym 93041 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[11]
.sym 93042 $abc$40840$n6070
.sym 93043 $abc$40840$n6073
.sym 93044 $abc$40840$n229
.sym 93045 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 93046 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 93047 $abc$40840$n6069
.sym 93051 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 93056 $abc$40840$n5308_1
.sym 93058 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[3]
.sym 93059 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 93062 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[5]
.sym 93064 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 93065 VexRiscv._zz_160_
.sym 93066 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 93067 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 93068 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 93069 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 93070 $abc$40840$n6072
.sym 93071 $abc$40840$n5310_1
.sym 93072 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 93073 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[19]
.sym 93074 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 93075 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[20]
.sym 93076 $auto$alumacc.cc:474:replace_alu$4057.C[9]
.sym 93086 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 93088 $abc$40840$n6072
.sym 93092 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 93093 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 93096 $abc$40840$n6074
.sym 93098 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 93099 $abc$40840$n6070
.sym 93100 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 93101 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 93104 $abc$40840$n6069
.sym 93106 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 93107 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 93108 $abc$40840$n6073
.sym 93110 $abc$40840$n6071
.sym 93111 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 93112 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 93113 $auto$alumacc.cc:474:replace_alu$4057.C[10]
.sym 93115 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 93116 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 93117 $auto$alumacc.cc:474:replace_alu$4057.C[9]
.sym 93119 $auto$alumacc.cc:474:replace_alu$4057.C[11]
.sym 93121 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 93122 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 93123 $auto$alumacc.cc:474:replace_alu$4057.C[10]
.sym 93125 $auto$alumacc.cc:474:replace_alu$4057.C[12]
.sym 93127 $abc$40840$n6069
.sym 93128 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 93129 $auto$alumacc.cc:474:replace_alu$4057.C[11]
.sym 93131 $auto$alumacc.cc:474:replace_alu$4057.C[13]
.sym 93133 $abc$40840$n6070
.sym 93134 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 93135 $auto$alumacc.cc:474:replace_alu$4057.C[12]
.sym 93137 $auto$alumacc.cc:474:replace_alu$4057.C[14]
.sym 93139 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 93140 $abc$40840$n6071
.sym 93141 $auto$alumacc.cc:474:replace_alu$4057.C[13]
.sym 93143 $auto$alumacc.cc:474:replace_alu$4057.C[15]
.sym 93145 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 93146 $abc$40840$n6072
.sym 93147 $auto$alumacc.cc:474:replace_alu$4057.C[14]
.sym 93149 $auto$alumacc.cc:474:replace_alu$4057.C[16]
.sym 93151 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 93152 $abc$40840$n6073
.sym 93153 $auto$alumacc.cc:474:replace_alu$4057.C[15]
.sym 93155 $auto$alumacc.cc:474:replace_alu$4057.C[17]
.sym 93157 $abc$40840$n6074
.sym 93158 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 93159 $auto$alumacc.cc:474:replace_alu$4057.C[16]
.sym 93163 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 93164 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 93165 $abc$40840$n6077
.sym 93166 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 93167 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[21]
.sym 93168 $abc$40840$n3696
.sym 93169 $abc$40840$n6075
.sym 93170 $abc$40840$n6076
.sym 93177 $abc$40840$n233
.sym 93180 $abc$40840$n3677_1
.sym 93182 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 93187 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[21]
.sym 93189 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 93190 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 93191 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 93192 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 93193 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 93194 $abc$40840$n2437
.sym 93195 count[0]
.sym 93196 $abc$40840$n5298_1
.sym 93197 VexRiscv._zz_135_[22]
.sym 93198 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[16]
.sym 93199 $auto$alumacc.cc:474:replace_alu$4057.C[17]
.sym 93206 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 93207 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 93209 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 93211 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 93215 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 93216 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 93217 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 93222 $abc$40840$n6077
.sym 93223 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 93224 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 93232 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 93234 $abc$40840$n6075
.sym 93235 $abc$40840$n6076
.sym 93236 $auto$alumacc.cc:474:replace_alu$4057.C[18]
.sym 93238 $abc$40840$n6075
.sym 93239 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 93240 $auto$alumacc.cc:474:replace_alu$4057.C[17]
.sym 93242 $auto$alumacc.cc:474:replace_alu$4057.C[19]
.sym 93244 $abc$40840$n6076
.sym 93245 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 93246 $auto$alumacc.cc:474:replace_alu$4057.C[18]
.sym 93248 $auto$alumacc.cc:474:replace_alu$4057.C[20]
.sym 93250 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 93251 $abc$40840$n6077
.sym 93252 $auto$alumacc.cc:474:replace_alu$4057.C[19]
.sym 93254 $auto$alumacc.cc:474:replace_alu$4057.C[21]
.sym 93256 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 93257 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 93258 $auto$alumacc.cc:474:replace_alu$4057.C[20]
.sym 93260 $auto$alumacc.cc:474:replace_alu$4057.C[22]
.sym 93262 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 93263 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 93264 $auto$alumacc.cc:474:replace_alu$4057.C[21]
.sym 93266 $auto$alumacc.cc:474:replace_alu$4057.C[23]
.sym 93268 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 93269 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 93270 $auto$alumacc.cc:474:replace_alu$4057.C[22]
.sym 93272 $auto$alumacc.cc:474:replace_alu$4057.C[24]
.sym 93274 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 93275 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 93276 $auto$alumacc.cc:474:replace_alu$4057.C[23]
.sym 93278 $auto$alumacc.cc:474:replace_alu$4057.C[25]
.sym 93280 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 93281 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 93282 $auto$alumacc.cc:474:replace_alu$4057.C[24]
.sym 93287 $abc$40840$n6659
.sym 93288 count[0]
.sym 93291 count[15]
.sym 93301 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 93302 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 93305 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 93306 $abc$40840$n2642
.sym 93310 $abc$40840$n2301
.sym 93311 $abc$40840$n4957
.sym 93312 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 93313 $PACKER_VCC_NET
.sym 93314 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[31]
.sym 93315 $abc$40840$n6689
.sym 93316 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[14]
.sym 93317 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 93318 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 93319 VexRiscv._zz_160_
.sym 93320 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 93321 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 93322 $auto$alumacc.cc:474:replace_alu$4057.C[25]
.sym 93327 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 93329 $abc$40840$n2433
.sym 93333 basesoc_dat_w[1]
.sym 93340 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 93342 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 93344 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 93347 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 93348 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 93351 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 93352 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 93356 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 93359 $auto$alumacc.cc:474:replace_alu$4057.C[26]
.sym 93361 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 93362 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 93363 $auto$alumacc.cc:474:replace_alu$4057.C[25]
.sym 93365 $auto$alumacc.cc:474:replace_alu$4057.C[27]
.sym 93367 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 93368 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 93369 $auto$alumacc.cc:474:replace_alu$4057.C[26]
.sym 93371 $auto$alumacc.cc:474:replace_alu$4057.C[28]
.sym 93373 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 93374 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 93375 $auto$alumacc.cc:474:replace_alu$4057.C[27]
.sym 93377 $auto$alumacc.cc:474:replace_alu$4057.C[29]
.sym 93379 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 93380 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 93381 $auto$alumacc.cc:474:replace_alu$4057.C[28]
.sym 93383 $auto$alumacc.cc:474:replace_alu$4057.C[30]
.sym 93385 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 93386 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 93387 $auto$alumacc.cc:474:replace_alu$4057.C[29]
.sym 93389 $auto$alumacc.cc:474:replace_alu$4057.C[31]
.sym 93391 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 93392 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 93393 $auto$alumacc.cc:474:replace_alu$4057.C[30]
.sym 93397 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 93398 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 93399 $auto$alumacc.cc:474:replace_alu$4057.C[31]
.sym 93405 basesoc_dat_w[1]
.sym 93406 $abc$40840$n2433
.sym 93407 clk12_$glb_clk
.sym 93408 sys_rst_$glb_sr
.sym 93410 VexRiscv._zz_51_
.sym 93411 VexRiscv.IBusCachedPlugin_cache._zz_3_
.sym 93414 VexRiscv.CsrPlugin_mepc[8]
.sym 93430 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[23]
.sym 93431 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 93433 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 93434 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 93436 $abc$40840$n3972
.sym 93438 basesoc_dat_w[3]
.sym 93440 basesoc_uart_phy_storage[27]
.sym 93441 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 93443 basesoc_dat_w[2]
.sym 93451 VexRiscv.lastStagePc[8]
.sym 93452 $abc$40840$n3972
.sym 93453 $abc$40840$n3702
.sym 93454 $abc$40840$n3684
.sym 93455 $abc$40840$n3974
.sym 93456 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 93457 $abc$40840$n235
.sym 93463 $abc$40840$n2653
.sym 93464 $abc$40840$n3969
.sym 93465 $abc$40840$n3975
.sym 93466 VexRiscv._zz_135_[22]
.sym 93467 VexRiscv._zz_51_
.sym 93468 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 93470 $abc$40840$n229
.sym 93471 $abc$40840$n3971
.sym 93472 $abc$40840$n3973
.sym 93473 VexRiscv._zz_190_
.sym 93475 VexRiscv.lastStageIsFiring
.sym 93477 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 93478 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 93479 VexRiscv.CsrPlugin_mepc[8]
.sym 93480 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 93483 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 93484 VexRiscv._zz_190_
.sym 93485 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 93486 $abc$40840$n235
.sym 93489 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 93490 $abc$40840$n3684
.sym 93491 $abc$40840$n3702
.sym 93492 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 93495 VexRiscv.lastStageIsFiring
.sym 93496 VexRiscv._zz_51_
.sym 93501 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 93503 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 93504 VexRiscv._zz_135_[22]
.sym 93507 $abc$40840$n3973
.sym 93508 $abc$40840$n3969
.sym 93509 $abc$40840$n229
.sym 93510 $abc$40840$n3971
.sym 93513 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 93516 $abc$40840$n3972
.sym 93519 $abc$40840$n3975
.sym 93522 $abc$40840$n3974
.sym 93526 $abc$40840$n2653
.sym 93527 VexRiscv.lastStagePc[8]
.sym 93528 VexRiscv.CsrPlugin_mepc[8]
.sym 93529 $abc$40840$n2592_$glb_ce
.sym 93530 clk12_$glb_clk
.sym 93531 $abc$40840$n229
.sym 93534 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[14]
.sym 93547 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 93550 VexRiscv._zz_160_
.sym 93551 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 93557 VexRiscv._zz_160_
.sym 93575 $abc$40840$n6662_1
.sym 93577 $abc$40840$n3968
.sym 93581 $abc$40840$n6664_1
.sym 93585 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 93587 $abc$40840$n3965
.sym 93589 $abc$40840$n6665_1
.sym 93590 $abc$40840$n6666_1
.sym 93598 $abc$40840$n3980
.sym 93600 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[1]
.sym 93613 $abc$40840$n3980
.sym 93614 $abc$40840$n6664_1
.sym 93615 $abc$40840$n6665_1
.sym 93625 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[1]
.sym 93636 $abc$40840$n3965
.sym 93637 $abc$40840$n6662_1
.sym 93638 $abc$40840$n6666_1
.sym 93639 $abc$40840$n3968
.sym 93645 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 93652 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 93653 clk12_$glb_clk
.sym 93657 basesoc_uart_phy_storage[26]
.sym 93658 basesoc_uart_phy_storage[27]
.sym 93662 basesoc_uart_phy_storage[24]
.sym 93668 $abc$40840$n3684
.sym 93675 $abc$40840$n233
.sym 93679 basesoc_dat_w[7]
.sym 93682 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 93685 VexRiscv._zz_190_
.sym 93687 $abc$40840$n2437
.sym 93688 $abc$40840$n5298_1
.sym 93697 $abc$40840$n3980
.sym 93698 $abc$40840$n2437
.sym 93699 $abc$40840$n6658
.sym 93700 basesoc_ctrl_reset_reset_r
.sym 93701 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 93702 $abc$40840$n3681
.sym 93703 $abc$40840$n3986
.sym 93705 basesoc_dat_w[7]
.sym 93708 $abc$40840$n3985
.sym 93711 VexRiscv._zz_190_
.sym 93712 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 93713 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 93715 basesoc_dat_w[2]
.sym 93716 $abc$40840$n3983
.sym 93718 $abc$40840$n235
.sym 93725 $abc$40840$n3984
.sym 93729 VexRiscv._zz_190_
.sym 93730 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 93731 $abc$40840$n235
.sym 93732 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 93736 basesoc_dat_w[7]
.sym 93748 basesoc_ctrl_reset_reset_r
.sym 93753 $abc$40840$n3984
.sym 93754 $abc$40840$n3980
.sym 93755 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 93756 $abc$40840$n3986
.sym 93759 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 93761 $abc$40840$n3985
.sym 93765 $abc$40840$n3681
.sym 93766 $abc$40840$n6658
.sym 93767 $abc$40840$n3983
.sym 93768 $abc$40840$n3985
.sym 93773 basesoc_dat_w[2]
.sym 93775 $abc$40840$n2437
.sym 93776 clk12_$glb_clk
.sym 93777 sys_rst_$glb_sr
.sym 93785 basesoc_uart_phy_rx_bitcount[3]
.sym 93792 basesoc_ctrl_reset_reset_r
.sym 93802 $abc$40840$n2301
.sym 93810 $abc$40840$n4957
.sym 93820 $abc$40840$n2301
.sym 93821 $abc$40840$n2304
.sym 93837 basesoc_uart_phy_tx_bitcount[1]
.sym 93865 $abc$40840$n2301
.sym 93866 basesoc_uart_phy_tx_bitcount[1]
.sym 93898 $abc$40840$n2304
.sym 93899 clk12_$glb_clk
.sym 93900 sys_rst_$glb_sr
.sym 93946 $abc$40840$n235
.sym 93953 $abc$40840$n2642
.sym 93960 VexRiscv._zz_192_
.sym 93994 VexRiscv._zz_192_
.sym 94021 $abc$40840$n2642
.sym 94022 clk12_$glb_clk
.sym 94023 $abc$40840$n235
.sym 94041 $abc$40840$n2642
.sym 94076 $abc$40840$n233
.sym 94094 VexRiscv._zz_41_[25]
.sym 94098 VexRiscv._zz_41_[25]
.sym 94144 $abc$40840$n233
.sym 94145 clk12_$glb_clk
.sym 94222 spiflash_clk
.sym 94225 spiflash_cs_n
.sym 94231 spiflash_clk
.sym 94234 spiflash_cs_n
.sym 94250 array_muxed1[5]
.sym 94255 basesoc_timer0_load_storage[19]
.sym 94261 basesoc_uart_phy_rx_bitcount[3]
.sym 94264 spiflash_cs_n
.sym 94271 array_muxed0[6]
.sym 94272 spram_datain00[11]
.sym 94273 spram_dataout00[5]
.sym 94274 spram_datain00[7]
.sym 94281 spram_dataout00[0]
.sym 94282 spram_dataout10[6]
.sym 94285 spram_dataout10[14]
.sym 94288 spram_dataout10[5]
.sym 94290 spram_dataout10[2]
.sym 94292 spram_dataout10[15]
.sym 94293 $abc$40840$n5880_1
.sym 94294 spram_dataout10[0]
.sym 94296 $abc$40840$n5880_1
.sym 94298 spram_dataout00[11]
.sym 94299 spram_dataout00[5]
.sym 94300 spram_dataout00[14]
.sym 94301 spram_dataout00[6]
.sym 94302 spram_dataout10[12]
.sym 94303 spram_dataout00[15]
.sym 94304 slave_sel_r[2]
.sym 94307 $abc$40840$n5880_1
.sym 94308 spram_dataout10[11]
.sym 94309 spram_dataout00[2]
.sym 94310 spram_dataout00[12]
.sym 94312 slave_sel_r[2]
.sym 94314 slave_sel_r[2]
.sym 94315 $abc$40840$n5880_1
.sym 94316 spram_dataout00[5]
.sym 94317 spram_dataout10[5]
.sym 94320 spram_dataout00[2]
.sym 94321 $abc$40840$n5880_1
.sym 94322 slave_sel_r[2]
.sym 94323 spram_dataout10[2]
.sym 94326 spram_dataout10[0]
.sym 94327 slave_sel_r[2]
.sym 94328 spram_dataout00[0]
.sym 94329 $abc$40840$n5880_1
.sym 94332 spram_dataout10[6]
.sym 94333 $abc$40840$n5880_1
.sym 94334 slave_sel_r[2]
.sym 94335 spram_dataout00[6]
.sym 94338 slave_sel_r[2]
.sym 94339 spram_dataout00[14]
.sym 94340 spram_dataout10[14]
.sym 94341 $abc$40840$n5880_1
.sym 94344 $abc$40840$n5880_1
.sym 94345 spram_dataout00[15]
.sym 94346 slave_sel_r[2]
.sym 94347 spram_dataout10[15]
.sym 94350 spram_dataout00[12]
.sym 94351 spram_dataout10[12]
.sym 94352 slave_sel_r[2]
.sym 94353 $abc$40840$n5880_1
.sym 94356 $abc$40840$n5880_1
.sym 94357 spram_dataout10[11]
.sym 94358 spram_dataout00[11]
.sym 94359 slave_sel_r[2]
.sym 94393 spram_datain00[6]
.sym 94397 $abc$40840$n5880_1
.sym 94398 spram_datain10[0]
.sym 94399 spram_datain10[9]
.sym 94400 spram_datain00[0]
.sym 94401 spram_datain10[8]
.sym 94402 spram_dataout10[2]
.sym 94407 spram_datain00[1]
.sym 94408 spram_datain10[1]
.sym 94409 spram_datain10[3]
.sym 94411 spram_dataout00[13]
.sym 94412 spram_datain10[15]
.sym 94413 spram_dataout10[1]
.sym 94414 spram_dataout10[11]
.sym 94417 spram_datain00[8]
.sym 94418 spram_dataout10[3]
.sym 94419 spram_datain10[6]
.sym 94420 spram_dataout00[0]
.sym 94421 spram_datain10[7]
.sym 94422 spram_dataout00[1]
.sym 94423 spram_dataout10[15]
.sym 94424 array_muxed0[5]
.sym 94425 spram_datain10[12]
.sym 94440 array_muxed1[3]
.sym 94447 spram_dataout10[13]
.sym 94449 spram_dataout00[3]
.sym 94453 spram_dataout00[13]
.sym 94455 spram_dataout10[1]
.sym 94457 slave_sel_r[2]
.sym 94458 spram_dataout10[9]
.sym 94459 spram_dataout10[3]
.sym 94463 spram_dataout00[1]
.sym 94464 array_muxed1[5]
.sym 94466 spram_dataout00[9]
.sym 94469 $abc$40840$n5880_1
.sym 94473 spram_dataout00[3]
.sym 94474 slave_sel_r[2]
.sym 94475 $abc$40840$n5880_1
.sym 94476 spram_dataout10[3]
.sym 94480 array_muxed1[3]
.sym 94482 $abc$40840$n5880_1
.sym 94485 spram_dataout00[13]
.sym 94486 spram_dataout10[13]
.sym 94487 $abc$40840$n5880_1
.sym 94488 slave_sel_r[2]
.sym 94491 slave_sel_r[2]
.sym 94492 $abc$40840$n5880_1
.sym 94493 spram_dataout00[9]
.sym 94494 spram_dataout10[9]
.sym 94497 $abc$40840$n5880_1
.sym 94498 spram_dataout00[1]
.sym 94499 spram_dataout10[1]
.sym 94500 slave_sel_r[2]
.sym 94503 array_muxed1[5]
.sym 94506 $abc$40840$n5880_1
.sym 94511 $abc$40840$n5880_1
.sym 94512 array_muxed1[5]
.sym 94516 array_muxed1[3]
.sym 94518 $abc$40840$n5880_1
.sym 94550 spram_datain00[9]
.sym 94551 spram_dataout10[14]
.sym 94552 array_muxed0[11]
.sym 94553 spram_datain00[15]
.sym 94560 array_muxed1[3]
.sym 94561 spram_dataout10[10]
.sym 94563 array_muxed0[12]
.sym 94564 spram_datain00[14]
.sym 94565 array_muxed0[12]
.sym 94566 spram_dataout00[8]
.sym 94568 spram_dataout00[9]
.sym 94569 spram_datain00[5]
.sym 94570 spram_dataout00[10]
.sym 94571 spram_maskwren00[2]
.sym 94572 spram_maskwren00[2]
.sym 94573 spram_datain00[3]
.sym 94594 array_muxed1[12]
.sym 94595 $abc$40840$n5880_1
.sym 94598 array_muxed1[13]
.sym 94599 $abc$40840$n5880_1
.sym 94605 array_muxed1[7]
.sym 94610 array_muxed1[11]
.sym 94614 $abc$40840$n5880_1
.sym 94615 array_muxed1[7]
.sym 94620 array_muxed1[13]
.sym 94621 $abc$40840$n5880_1
.sym 94624 $abc$40840$n5880_1
.sym 94626 array_muxed1[12]
.sym 94631 $abc$40840$n5880_1
.sym 94633 array_muxed1[12]
.sym 94636 array_muxed1[11]
.sym 94638 $abc$40840$n5880_1
.sym 94642 array_muxed1[7]
.sym 94643 $abc$40840$n5880_1
.sym 94648 $abc$40840$n5880_1
.sym 94651 array_muxed1[13]
.sym 94655 $abc$40840$n5880_1
.sym 94657 array_muxed1[11]
.sym 94691 basesoc_dat_w[6]
.sym 94692 spram_dataout00[3]
.sym 94696 spram_wren0
.sym 94698 array_muxed1[12]
.sym 94701 array_muxed0[4]
.sym 94703 basesoc_ctrl_reset_reset_r
.sym 94704 spram_dataout00[13]
.sym 94705 spram_datain00[8]
.sym 94706 array_muxed0[3]
.sym 94711 array_muxed0[9]
.sym 94712 array_muxed1[11]
.sym 94727 $abc$40840$n5880_1
.sym 94728 array_muxed1[8]
.sym 94789 $abc$40840$n5880_1
.sym 94790 array_muxed1[8]
.sym 94793 array_muxed1[8]
.sym 94794 $abc$40840$n5880_1
.sym 94826 basesoc_dat_w[7]
.sym 94827 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[14]
.sym 94829 spram_dataout00[14]
.sym 94831 spram_dataout00[11]
.sym 94833 spram_dataout00[15]
.sym 94862 basesoc_dat_w[3]
.sym 94884 $abc$40840$n2433
.sym 94917 basesoc_dat_w[3]
.sym 94936 $abc$40840$n2433
.sym 94937 clk12_$glb_clk
.sym 94938 sys_rst_$glb_sr
.sym 94966 basesoc_uart_phy_storage[26]
.sym 94977 basesoc_timer0_load_storage[19]
.sym 94979 array_muxed0[7]
.sym 94981 serial_tx
.sym 94982 VexRiscv._zz_50_[14]
.sym 94983 basesoc_timer0_load_storage[17]
.sym 94985 array_muxed0[7]
.sym 94989 basesoc_uart_phy_storage[24]
.sym 94996 basesoc_dat_w[1]
.sym 95023 $abc$40840$n2437
.sym 95029 basesoc_dat_w[1]
.sym 95075 $abc$40840$n2437
.sym 95076 clk12_$glb_clk
.sym 95077 sys_rst_$glb_sr
.sym 95105 array_muxed1[5]
.sym 95106 basesoc_timer0_reload_storage[1]
.sym 95122 basesoc_timer0_reload_storage[5]
.sym 95123 array_muxed0[12]
.sym 95128 array_muxed0[12]
.sym 95139 VexRiscv._zz_35_[1]
.sym 95142 VexRiscv.execute_to_memory_INSTRUCTION[14]
.sym 95148 VexRiscv._zz_35_[2]
.sym 95177 VexRiscv._zz_35_[1]
.sym 95206 VexRiscv._zz_35_[2]
.sym 95212 VexRiscv.execute_to_memory_INSTRUCTION[14]
.sym 95215 clk12_$glb_clk
.sym 95216 VexRiscv.reset_$glb_sr
.sym 95243 $abc$40840$n7032
.sym 95249 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[1]
.sym 95259 array_muxed0[9]
.sym 95260 $abc$40840$n2354
.sym 95264 basesoc_ctrl_reset_reset_r
.sym 95268 array_muxed1[11]
.sym 95276 $abc$40840$n2354
.sym 95284 $abc$40840$n7030
.sym 95286 basesoc_uart_phy_rx_bitcount[2]
.sym 95288 basesoc_uart_phy_rx_bitcount[1]
.sym 95296 basesoc_uart_phy_rx_bitcount[0]
.sym 95297 $PACKER_VCC_NET
.sym 95303 basesoc_uart_phy_rx_busy
.sym 95304 basesoc_uart_phy_rx_bitcount[3]
.sym 95305 $abc$40840$n7026
.sym 95306 $nextpnr_ICESTORM_LC_2$O
.sym 95309 basesoc_uart_phy_rx_bitcount[0]
.sym 95312 $auto$alumacc.cc:474:replace_alu$4018.C[2]
.sym 95315 basesoc_uart_phy_rx_bitcount[1]
.sym 95318 $auto$alumacc.cc:474:replace_alu$4018.C[3]
.sym 95320 basesoc_uart_phy_rx_bitcount[2]
.sym 95322 $auto$alumacc.cc:474:replace_alu$4018.C[2]
.sym 95327 basesoc_uart_phy_rx_bitcount[3]
.sym 95328 $auto$alumacc.cc:474:replace_alu$4018.C[3]
.sym 95331 basesoc_uart_phy_rx_busy
.sym 95332 $abc$40840$n7030
.sym 95343 basesoc_uart_phy_rx_busy
.sym 95345 $abc$40840$n7026
.sym 95349 $PACKER_VCC_NET
.sym 95352 basesoc_uart_phy_rx_bitcount[0]
.sym 95353 $abc$40840$n2354
.sym 95354 clk12_$glb_clk
.sym 95355 sys_rst_$glb_sr
.sym 95397 $abc$40840$n2287
.sym 95399 basesoc_dat_w[2]
.sym 95403 basesoc_we
.sym 95407 $abc$40840$n2287
.sym 95419 basesoc_uart_phy_rx_bitcount[1]
.sym 95421 $abc$40840$n3779_1
.sym 95425 basesoc_uart_phy_rx_bitcount[2]
.sym 95426 basesoc_uart_phy_rx_busy
.sym 95427 basesoc_uart_phy_rx_bitcount[0]
.sym 95431 $abc$40840$n2350
.sym 95440 sys_rst
.sym 95442 basesoc_uart_phy_rx_bitcount[3]
.sym 95446 basesoc_uart_phy_rx_bitcount[1]
.sym 95447 basesoc_uart_phy_rx_bitcount[0]
.sym 95448 basesoc_uart_phy_rx_bitcount[3]
.sym 95449 basesoc_uart_phy_rx_bitcount[2]
.sym 95470 basesoc_uart_phy_rx_bitcount[3]
.sym 95471 basesoc_uart_phy_rx_bitcount[0]
.sym 95472 basesoc_uart_phy_rx_bitcount[1]
.sym 95473 basesoc_uart_phy_rx_bitcount[2]
.sym 95476 basesoc_uart_phy_rx_bitcount[0]
.sym 95477 basesoc_uart_phy_rx_busy
.sym 95478 $abc$40840$n3779_1
.sym 95479 sys_rst
.sym 95482 basesoc_uart_phy_rx_busy
.sym 95484 basesoc_uart_phy_rx_bitcount[1]
.sym 95489 sys_rst
.sym 95490 $abc$40840$n3779_1
.sym 95492 $abc$40840$n2350
.sym 95493 clk12_$glb_clk
.sym 95494 sys_rst_$glb_sr
.sym 95533 $abc$40840$n138
.sym 95537 serial_tx
.sym 95538 $PACKER_VCC_NET
.sym 95539 basesoc_timer0_load_storage[17]
.sym 95540 basesoc_dat_w[5]
.sym 95542 sys_rst
.sym 95545 basesoc_uart_phy_storage[24]
.sym 95546 $abc$40840$n2354
.sym 95563 $abc$40840$n2368
.sym 95575 basesoc_uart_tx_fifo_do_read
.sym 95600 basesoc_uart_tx_fifo_do_read
.sym 95631 $abc$40840$n2368
.sym 95632 clk12_$glb_clk
.sym 95633 sys_rst_$glb_sr
.sym 95662 $abc$40840$n2301
.sym 95668 basesoc_uart_phy_sink_valid
.sym 95677 $abc$40840$n4667
.sym 95679 VexRiscv._zz_79_[15]
.sym 95680 basesoc_uart_phy_rx_busy
.sym 95681 $abc$40840$n6654
.sym 95682 basesoc_timer0_reload_storage[5]
.sym 95683 array_muxed0[12]
.sym 95684 VexRiscv._zz_79_[15]
.sym 95699 $abc$40840$n4645
.sym 95703 basesoc_dat_w[6]
.sym 95704 $abc$40840$n4530_1
.sym 95709 $abc$40840$n2287
.sym 95716 basesoc_dat_w[5]
.sym 95718 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[14]
.sym 95721 $abc$40840$n4373_1
.sym 95724 $abc$40840$n4530_1
.sym 95725 $abc$40840$n4645
.sym 95726 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[14]
.sym 95727 $abc$40840$n4373_1
.sym 95737 basesoc_dat_w[6]
.sym 95743 basesoc_dat_w[5]
.sym 95770 $abc$40840$n2287
.sym 95771 clk12_$glb_clk
.sym 95772 sys_rst_$glb_sr
.sym 95799 basesoc_uart_phy_rx_bitcount[3]
.sym 95801 VexRiscv._zz_79_[14]
.sym 95806 basesoc_uart_phy_rx_busy
.sym 95815 basesoc_adr[0]
.sym 95816 basesoc_uart_tx_fifo_do_read
.sym 95821 basesoc_ctrl_reset_reset_r
.sym 95824 $abc$40840$n2248
.sym 95832 VexRiscv._zz_79_[13]
.sym 95850 VexRiscv._zz_79_[1]
.sym 95857 VexRiscv._zz_160_
.sym 95860 VexRiscv._zz_79_[15]
.sym 95875 VexRiscv._zz_79_[1]
.sym 95881 VexRiscv._zz_79_[15]
.sym 95901 VexRiscv._zz_79_[13]
.sym 95909 VexRiscv._zz_160_
.sym 95910 clk12_$glb_clk
.sym 95953 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 95954 VexRiscv._zz_50_[7]
.sym 95955 VexRiscv._zz_163_[15]
.sym 95956 basesoc_dat_w[2]
.sym 95960 basesoc_we
.sym 95961 $abc$40840$n2287
.sym 95974 VexRiscv._zz_79_[25]
.sym 95977 $abc$40840$n4367_1
.sym 95979 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 95980 VexRiscv._zz_160_
.sym 95986 VexRiscv._zz_162_[0]
.sym 95987 VexRiscv._zz_50_[7]
.sym 95989 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 95994 VexRiscv._zz_161_
.sym 96003 VexRiscv._zz_79_[25]
.sym 96009 VexRiscv._zz_50_[7]
.sym 96020 $abc$40840$n4367_1
.sym 96021 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 96022 VexRiscv._zz_162_[0]
.sym 96023 VexRiscv._zz_161_
.sym 96038 VexRiscv._zz_161_
.sym 96039 VexRiscv._zz_162_[0]
.sym 96041 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 96048 VexRiscv._zz_160_
.sym 96049 clk12_$glb_clk
.sym 96078 $abc$40840$n2247
.sym 96083 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 96086 VexRiscv._zz_79_[25]
.sym 96091 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 96092 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 96093 basesoc_uart_phy_storage[24]
.sym 96096 VexRiscv._zz_161_
.sym 96097 serial_tx
.sym 96098 VexRiscv._zz_50_[7]
.sym 96099 basesoc_timer0_load_storage[17]
.sym 96101 $PACKER_VCC_NET
.sym 96102 $abc$40840$n2354
.sym 96110 VexRiscv._zz_50_[9]
.sym 96111 VexRiscv._zz_50_[10]
.sym 96113 VexRiscv._zz_79_[14]
.sym 96114 VexRiscv._zz_50_[11]
.sym 96116 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 96118 VexRiscv._zz_162_[2]
.sym 96119 VexRiscv._zz_160_
.sym 96120 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 96121 VexRiscv._zz_162_[4]
.sym 96122 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 96123 VexRiscv._zz_162_[1]
.sym 96126 VexRiscv._zz_162_[2]
.sym 96127 VexRiscv._zz_162_[3]
.sym 96131 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 96132 VexRiscv._zz_50_[8]
.sym 96133 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 96135 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 96141 VexRiscv._zz_162_[4]
.sym 96142 VexRiscv._zz_162_[2]
.sym 96143 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 96144 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 96147 VexRiscv._zz_79_[14]
.sym 96153 VexRiscv._zz_50_[9]
.sym 96159 VexRiscv._zz_50_[10]
.sym 96165 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 96166 VexRiscv._zz_162_[3]
.sym 96167 VexRiscv._zz_162_[4]
.sym 96168 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 96172 VexRiscv._zz_50_[11]
.sym 96177 VexRiscv._zz_162_[2]
.sym 96178 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 96179 VexRiscv._zz_162_[1]
.sym 96180 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 96185 VexRiscv._zz_50_[8]
.sym 96187 VexRiscv._zz_160_
.sym 96188 clk12_$glb_clk
.sym 96230 VexRiscv._zz_79_[25]
.sym 96232 $abc$40840$n6654
.sym 96234 $abc$40840$n4667
.sym 96235 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 96236 basesoc_uart_phy_rx_busy
.sym 96237 basesoc_timer0_reload_storage[5]
.sym 96239 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 96241 basesoc_uart_phy_rx_busy
.sym 96249 VexRiscv._zz_35_[25]
.sym 96260 $abc$40840$n4667
.sym 96261 $abc$40840$n4814
.sym 96264 $abc$40840$n4373_1
.sym 96265 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[25]
.sym 96273 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 96286 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 96294 VexRiscv._zz_35_[25]
.sym 96304 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[25]
.sym 96305 $abc$40840$n4814
.sym 96306 $abc$40840$n4667
.sym 96307 $abc$40840$n4373_1
.sym 96327 clk12_$glb_clk
.sym 96328 VexRiscv.reset_$glb_sr
.sym 96355 $abc$40840$n5337_1
.sym 96356 $abc$40840$n9
.sym 96357 basesoc_uart_phy_storage[27]
.sym 96359 $abc$40840$n6782_1
.sym 96361 VexRiscv._zz_35_[25]
.sym 96369 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 96370 basesoc_ctrl_reset_reset_r
.sym 96371 basesoc_adr[0]
.sym 96372 $abc$40840$n2248
.sym 96373 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 96375 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 96376 $abc$40840$n2248
.sym 96380 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 96388 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 96390 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 96396 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 96397 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 96405 $PACKER_VCC_NET
.sym 96407 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.sym 96412 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 96413 $abc$40840$n2247
.sym 96415 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 96417 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 96418 $nextpnr_ICESTORM_LC_21$O
.sym 96421 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 96424 $auto$alumacc.cc:474:replace_alu$4114.C[2]
.sym 96427 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 96430 $auto$alumacc.cc:474:replace_alu$4114.C[3]
.sym 96432 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 96434 $auto$alumacc.cc:474:replace_alu$4114.C[2]
.sym 96436 $auto$alumacc.cc:474:replace_alu$4114.C[4]
.sym 96438 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 96440 $auto$alumacc.cc:474:replace_alu$4114.C[3]
.sym 96442 $auto$alumacc.cc:474:replace_alu$4114.C[5]
.sym 96445 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 96446 $auto$alumacc.cc:474:replace_alu$4114.C[4]
.sym 96448 $auto$alumacc.cc:474:replace_alu$4114.C[6]
.sym 96451 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.sym 96452 $auto$alumacc.cc:474:replace_alu$4114.C[5]
.sym 96457 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 96458 $auto$alumacc.cc:474:replace_alu$4114.C[6]
.sym 96461 $PACKER_VCC_NET
.sym 96464 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 96465 $abc$40840$n2247
.sym 96466 clk12_$glb_clk
.sym 96467 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 96494 basesoc_dat_w[7]
.sym 96495 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[14]
.sym 96501 VexRiscv._zz_50_[8]
.sym 96506 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 96508 $abc$40840$n2585
.sym 96509 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 96510 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 96511 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 96512 basesoc_dat_w[2]
.sym 96513 $abc$40840$n2287
.sym 96514 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 96517 basesoc_uart_phy_storage[24]
.sym 96532 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 96543 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 96545 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 96551 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 96552 $abc$40840$n2248
.sym 96558 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 96560 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 96571 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 96600 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 96601 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 96603 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 96604 $abc$40840$n2248
.sym 96605 clk12_$glb_clk
.sym 96606 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 96634 basesoc_uart_phy_storage[26]
.sym 96645 $abc$40840$n6782_1
.sym 96647 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 96648 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 96651 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 96652 serial_tx
.sym 96653 basesoc_uart_phy_storage[24]
.sym 96654 $abc$40840$n2354
.sym 96655 basesoc_timer0_load_storage[17]
.sym 96658 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 96773 array_muxed1[5]
.sym 96774 $abc$40840$n4989_1
.sym 96780 VexRiscv._zz_160_
.sym 96786 basesoc_uart_phy_rx_busy
.sym 96788 $abc$40840$n6654
.sym 96789 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 96792 basesoc_uart_phy_rx_busy
.sym 96793 basesoc_timer0_reload_storage[5]
.sym 96794 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 96795 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 96796 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 96808 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 96809 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[9]
.sym 96811 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 96817 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[29]
.sym 96818 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 96821 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 96824 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 96836 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 96845 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[9]
.sym 96851 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 96856 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[29]
.sym 96863 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 96869 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 96873 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 96880 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 96882 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 96883 clk12_$glb_clk
.sym 96911 $abc$40840$n7032
.sym 96913 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 96915 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 96916 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 96921 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 96927 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[11]
.sym 96928 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 96929 $abc$40840$n2592
.sym 96932 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 96933 $abc$40840$n3993
.sym 96934 basesoc_ctrl_reset_reset_r
.sym 96935 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 96936 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 96944 $abc$40840$n2437
.sym 96961 basesoc_dat_w[3]
.sym 96969 basesoc_dat_w[5]
.sym 96984 basesoc_dat_w[5]
.sym 96995 basesoc_dat_w[3]
.sym 97021 $abc$40840$n2437
.sym 97022 clk12_$glb_clk
.sym 97023 sys_rst_$glb_sr
.sym 97050 $abc$40840$n3611
.sym 97052 $abc$40840$n5310_1
.sym 97056 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 97064 basesoc_dat_w[2]
.sym 97065 $abc$40840$n2287
.sym 97068 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 97071 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 97073 basesoc_uart_phy_storage[24]
.sym 97074 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 97089 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 97094 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 97095 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 97096 $abc$40840$n5308_1
.sym 97097 $abc$40840$n3677_1
.sym 97100 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 97105 $abc$40840$n2592
.sym 97108 $abc$40840$n5310_1
.sym 97109 $abc$40840$n3993
.sym 97110 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 97111 $abc$40840$n5332_1
.sym 97114 $abc$40840$n3677_1
.sym 97116 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 97117 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 97126 $abc$40840$n5310_1
.sym 97127 $abc$40840$n5332_1
.sym 97129 $abc$40840$n2592
.sym 97132 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 97134 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 97135 $abc$40840$n3677_1
.sym 97151 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 97152 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 97153 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 97156 $abc$40840$n2592
.sym 97157 $abc$40840$n5308_1
.sym 97158 $abc$40840$n3993
.sym 97159 $abc$40840$n5310_1
.sym 97161 clk12_$glb_clk
.sym 97162 VexRiscv.reset_$glb_sr
.sym 97195 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 97203 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 97204 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 97205 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 97206 $abc$40840$n2354
.sym 97207 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 97208 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 97209 basesoc_uart_phy_storage[24]
.sym 97210 basesoc_timer0_load_storage[17]
.sym 97212 serial_tx
.sym 97214 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 97221 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 97222 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 97225 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[11]
.sym 97226 $abc$40840$n3642
.sym 97227 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 97234 $abc$40840$n3677_1
.sym 97235 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[10]
.sym 97238 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 97240 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 97244 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 97247 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 97249 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 97253 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 97260 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 97266 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 97267 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 97268 $abc$40840$n3677_1
.sym 97271 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 97272 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 97273 $abc$40840$n3677_1
.sym 97277 $abc$40840$n3642
.sym 97278 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 97280 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 97284 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[10]
.sym 97290 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[11]
.sym 97295 $abc$40840$n3677_1
.sym 97297 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 97298 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 97299 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 97300 clk12_$glb_clk
.sym 97332 $abc$40840$n6689
.sym 97334 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 97337 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[11]
.sym 97344 $abc$40840$n6654
.sym 97347 $abc$40840$n229
.sym 97348 basesoc_uart_phy_rx_busy
.sym 97350 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 97351 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 97352 $abc$40840$n3677_1
.sym 97359 $abc$40840$n3677_1
.sym 97365 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 97370 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[27]
.sym 97375 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 97378 $abc$40840$n3677_1
.sym 97379 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 97380 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 97381 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 97385 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[7]
.sym 97386 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 97387 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 97389 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 97392 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[27]
.sym 97398 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[7]
.sym 97404 $abc$40840$n3677_1
.sym 97405 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 97407 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 97411 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 97418 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 97423 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 97424 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 97429 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 97430 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 97431 $abc$40840$n3677_1
.sym 97434 $abc$40840$n3677_1
.sym 97436 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 97437 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 97438 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 97439 clk12_$glb_clk
.sym 97467 basesoc_uart_phy_rx_bitcount[3]
.sym 97471 basesoc_dat_w[3]
.sym 97481 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 97484 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 97487 VexRiscv.IBusCachedPlugin_cache._zz_10_[1]
.sym 97488 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 97490 VexRiscv.IBusCachedPlugin_cache._zz_3_
.sym 97491 basesoc_ctrl_reset_reset_r
.sym 97499 $abc$40840$n6659
.sym 97515 $abc$40840$n3611
.sym 97516 $PACKER_VCC_NET
.sym 97524 count[0]
.sym 97526 $abc$40840$n6689
.sym 97537 count[0]
.sym 97538 $PACKER_VCC_NET
.sym 97544 $abc$40840$n6659
.sym 97546 $abc$40840$n3611
.sym 97561 $abc$40840$n6689
.sym 97563 $abc$40840$n3611
.sym 97577 $PACKER_VCC_NET
.sym 97578 clk12_$glb_clk
.sym 97579 sys_rst_$glb_sr
.sym 97610 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[20]
.sym 97611 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 97613 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 97621 VexRiscv._zz_35_[14]
.sym 97622 $abc$40840$n2287
.sym 97624 basesoc_uart_phy_storage[24]
.sym 97628 basesoc_dat_w[2]
.sym 97644 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 97646 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 97652 $abc$40840$n5353_1
.sym 97661 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 97666 $abc$40840$n5337_1
.sym 97676 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 97684 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 97701 $abc$40840$n5353_1
.sym 97702 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 97703 $abc$40840$n5337_1
.sym 97717 clk12_$glb_clk
.sym 97748 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 97750 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 97760 serial_tx
.sym 97762 basesoc_uart_phy_storage[24]
.sym 97765 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 97770 $abc$40840$n2354
.sym 97797 VexRiscv._zz_35_[14]
.sym 97822 VexRiscv._zz_35_[14]
.sym 97856 clk12_$glb_clk
.sym 97857 VexRiscv.reset_$glb_sr
.sym 97904 basesoc_uart_phy_rx_busy
.sym 97918 basesoc_dat_w[2]
.sym 97926 $abc$40840$n2287
.sym 97927 basesoc_dat_w[3]
.sym 97930 basesoc_ctrl_reset_reset_r
.sym 97963 basesoc_dat_w[2]
.sym 97968 basesoc_dat_w[3]
.sym 97993 basesoc_ctrl_reset_reset_r
.sym 97994 $abc$40840$n2287
.sym 97995 clk12_$glb_clk
.sym 97996 sys_rst_$glb_sr
.sym 98072 $abc$40840$n2354
.sym 98080 basesoc_uart_phy_rx_busy
.sym 98084 $abc$40840$n7032
.sym 98129 basesoc_uart_phy_rx_busy
.sym 98131 $abc$40840$n7032
.sym 98133 $abc$40840$n2354
.sym 98134 clk12_$glb_clk
.sym 98135 sys_rst_$glb_sr
.sym 98492 clk12_$glb_clk
.sym 98499 spram_datain00[0]
.sym 98501 spram_datain00[2]
.sym 98502 spram_datain10[8]
.sym 98503 spram_datain10[3]
.sym 98504 spram_datain10[6]
.sym 98505 spram_datain10[0]
.sym 98506 spram_datain10[15]
.sym 98507 spram_datain00[3]
.sym 98508 spram_datain10[9]
.sym 98509 spram_datain00[1]
.sym 98510 spram_datain10[1]
.sym 98511 spram_datain00[5]
.sym 98512 spram_datain00[6]
.sym 98514 spram_datain10[10]
.sym 98515 spram_datain00[4]
.sym 98516 spram_datain00[7]
.sym 98518 spram_datain10[12]
.sym 98519 spram_datain10[5]
.sym 98520 spram_datain10[14]
.sym 98521 spram_datain10[4]
.sym 98522 spram_datain10[7]
.sym 98523 spram_datain10[2]
.sym 98524 spram_datain10[13]
.sym 98528 spram_datain10[11]
.sym 98529 spram_datain00[0]
.sym 98530 spram_datain10[8]
.sym 98531 spram_datain10[0]
.sym 98532 spram_datain00[1]
.sym 98533 spram_datain10[9]
.sym 98534 spram_datain10[1]
.sym 98535 spram_datain00[2]
.sym 98536 spram_datain10[10]
.sym 98537 spram_datain10[2]
.sym 98538 spram_datain00[3]
.sym 98539 spram_datain10[11]
.sym 98540 spram_datain10[3]
.sym 98541 spram_datain00[4]
.sym 98542 spram_datain10[12]
.sym 98543 spram_datain10[4]
.sym 98544 spram_datain00[5]
.sym 98545 spram_datain10[13]
.sym 98546 spram_datain10[5]
.sym 98547 spram_datain00[6]
.sym 98548 spram_datain10[14]
.sym 98549 spram_datain10[6]
.sym 98550 spram_datain00[7]
.sym 98551 spram_datain10[15]
.sym 98552 spram_datain10[7]
.sym 98600 spram_dataout10[0]
.sym 98601 spram_dataout10[1]
.sym 98602 spram_dataout10[2]
.sym 98603 spram_dataout10[3]
.sym 98604 spram_dataout10[4]
.sym 98605 spram_dataout10[5]
.sym 98606 spram_dataout10[6]
.sym 98607 spram_dataout10[7]
.sym 98634 $PACKER_VCC_NET
.sym 98638 spram_datain00[3]
.sym 98640 spram_maskwren00[2]
.sym 98642 spram_datain00[2]
.sym 98644 spram_datain00[5]
.sym 98696 clk12_$glb_clk
.sym 98702 array_muxed0[4]
.sym 98705 spram_datain00[11]
.sym 98706 array_muxed0[6]
.sym 98707 spram_datain00[15]
.sym 98708 array_muxed0[11]
.sym 98709 spram_datain00[8]
.sym 98710 array_muxed0[5]
.sym 98713 array_muxed0[9]
.sym 98714 spram_datain00[9]
.sym 98717 array_muxed0[3]
.sym 98719 array_muxed0[10]
.sym 98720 spram_datain00[12]
.sym 98721 array_muxed0[7]
.sym 98722 array_muxed0[13]
.sym 98723 spram_datain00[13]
.sym 98724 array_muxed0[1]
.sym 98725 spram_datain00[10]
.sym 98726 array_muxed0[8]
.sym 98727 array_muxed0[0]
.sym 98728 array_muxed0[0]
.sym 98729 array_muxed0[2]
.sym 98730 array_muxed0[12]
.sym 98731 spram_datain00[14]
.sym 98732 array_muxed0[1]
.sym 98733 array_muxed0[8]
.sym 98734 array_muxed0[0]
.sym 98735 spram_datain00[8]
.sym 98736 array_muxed0[9]
.sym 98737 array_muxed0[1]
.sym 98738 spram_datain00[9]
.sym 98739 array_muxed0[10]
.sym 98740 array_muxed0[2]
.sym 98741 spram_datain00[10]
.sym 98742 array_muxed0[11]
.sym 98743 array_muxed0[3]
.sym 98744 spram_datain00[11]
.sym 98745 array_muxed0[12]
.sym 98746 array_muxed0[4]
.sym 98747 spram_datain00[12]
.sym 98748 array_muxed0[13]
.sym 98749 array_muxed0[5]
.sym 98750 spram_datain00[13]
.sym 98751 array_muxed0[0]
.sym 98752 array_muxed0[6]
.sym 98753 spram_datain00[14]
.sym 98754 array_muxed0[1]
.sym 98755 array_muxed0[7]
.sym 98756 spram_datain00[15]
.sym 98796 spram_dataout10[8]
.sym 98797 spram_dataout10[9]
.sym 98798 spram_dataout10[10]
.sym 98799 spram_dataout10[11]
.sym 98800 spram_dataout10[12]
.sym 98801 spram_dataout10[13]
.sym 98802 spram_dataout10[14]
.sym 98803 spram_dataout10[15]
.sym 98809 array_muxed0[4]
.sym 98814 array_muxed0[9]
.sym 98818 spram_datain00[1]
.sym 98873 array_muxed0[13]
.sym 98875 array_muxed0[7]
.sym 98876 array_muxed0[6]
.sym 98880 array_muxed0[2]
.sym 98881 spram_wren0
.sym 98885 array_muxed0[8]
.sym 98886 spram_wren0
.sym 98887 array_muxed0[10]
.sym 98888 array_muxed0[5]
.sym 98889 spram_maskwren10[0]
.sym 98890 spram_maskwren10[0]
.sym 98891 spram_maskwren10[2]
.sym 98892 spram_maskwren10[2]
.sym 98893 array_muxed0[11]
.sym 98894 $PACKER_VCC_NET
.sym 98895 array_muxed0[9]
.sym 98896 spram_maskwren00[0]
.sym 98897 spram_maskwren00[2]
.sym 98898 array_muxed0[3]
.sym 98899 array_muxed0[12]
.sym 98900 spram_maskwren00[2]
.sym 98901 array_muxed0[4]
.sym 98902 $PACKER_VCC_NET
.sym 98904 spram_maskwren00[0]
.sym 98905 spram_maskwren10[0]
.sym 98906 array_muxed0[10]
.sym 98907 array_muxed0[2]
.sym 98908 spram_maskwren10[0]
.sym 98909 array_muxed0[11]
.sym 98910 array_muxed0[3]
.sym 98911 spram_maskwren10[2]
.sym 98912 array_muxed0[12]
.sym 98913 array_muxed0[4]
.sym 98914 spram_maskwren10[2]
.sym 98915 array_muxed0[13]
.sym 98916 array_muxed0[5]
.sym 98917 spram_maskwren00[0]
.sym 98918 spram_wren0
.sym 98919 array_muxed0[6]
.sym 98920 spram_maskwren00[0]
.sym 98921 spram_wren0
.sym 98922 array_muxed0[7]
.sym 98923 spram_maskwren00[2]
.sym 98924 $PACKER_VCC_NET
.sym 98925 array_muxed0[8]
.sym 98926 spram_maskwren00[2]
.sym 98927 $PACKER_VCC_NET
.sym 98928 array_muxed0[9]
.sym 98968 spram_dataout00[0]
.sym 98969 spram_dataout00[1]
.sym 98970 spram_dataout00[2]
.sym 98971 spram_dataout00[3]
.sym 98972 spram_dataout00[4]
.sym 98973 spram_dataout00[5]
.sym 98974 spram_dataout00[6]
.sym 98975 spram_dataout00[7]
.sym 98978 basesoc_adr[0]
.sym 98983 array_muxed0[6]
.sym 98986 array_muxed0[8]
.sym 98989 array_muxed0[5]
.sym 99051 $PACKER_GND_NET
.sym 99059 $PACKER_GND_NET
.sym 99063 $PACKER_VCC_NET
.sym 99071 $PACKER_VCC_NET
.sym 99079 $PACKER_GND_NET
.sym 99082 $PACKER_GND_NET
.sym 99085 $PACKER_GND_NET
.sym 99088 $PACKER_GND_NET
.sym 99091 $PACKER_VCC_NET
.sym 99094 $PACKER_VCC_NET
.sym 99140 spram_dataout00[8]
.sym 99141 spram_dataout00[9]
.sym 99142 spram_dataout00[10]
.sym 99143 spram_dataout00[11]
.sym 99144 spram_dataout00[12]
.sym 99145 spram_dataout00[13]
.sym 99146 spram_dataout00[14]
.sym 99147 spram_dataout00[15]
.sym 100241 VexRiscv._zz_50_[7]
.sym 100385 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 100538 $PACKER_VCC_NET
.sym 100865 VexRiscv._zz_35_[14]
.sym 101016 VexRiscv._zz_50_[7]
.sym 101494 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 102008 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 102316 basesoc_uart_phy_storage[24]
.sym 102620 VexRiscv.IBusCachedPlugin_cache._zz_3_
.sym 103055 csrbankarray_csrbank2_ctrl0_w[1]
.sym 103077 csrbankarray_csrbank2_ctrl0_w[1]
.sym 103399 spram_dataout11[3]
.sym 103400 spram_dataout01[3]
.sym 103401 $abc$40840$n5880_1
.sym 103402 slave_sel_r[2]
.sym 103403 spram_dataout11[12]
.sym 103404 spram_dataout01[12]
.sym 103405 $abc$40840$n5880_1
.sym 103406 slave_sel_r[2]
.sym 103407 spram_dataout11[11]
.sym 103408 spram_dataout01[11]
.sym 103409 $abc$40840$n5880_1
.sym 103410 slave_sel_r[2]
.sym 103411 spram_dataout11[13]
.sym 103412 spram_dataout01[13]
.sym 103413 $abc$40840$n5880_1
.sym 103414 slave_sel_r[2]
.sym 103415 spram_dataout11[0]
.sym 103416 spram_dataout01[0]
.sym 103417 $abc$40840$n5880_1
.sym 103418 slave_sel_r[2]
.sym 103419 spram_dataout11[10]
.sym 103420 spram_dataout01[10]
.sym 103421 $abc$40840$n5880_1
.sym 103422 slave_sel_r[2]
.sym 103423 spram_dataout11[1]
.sym 103424 spram_dataout01[1]
.sym 103425 $abc$40840$n5880_1
.sym 103426 slave_sel_r[2]
.sym 103427 spram_dataout11[5]
.sym 103428 spram_dataout01[5]
.sym 103429 $abc$40840$n5880_1
.sym 103430 slave_sel_r[2]
.sym 103431 $abc$40840$n5880_1
.sym 103432 array_muxed1[28]
.sym 103435 spram_dataout11[2]
.sym 103436 spram_dataout01[2]
.sym 103437 $abc$40840$n5880_1
.sym 103438 slave_sel_r[2]
.sym 103439 spram_dataout11[4]
.sym 103440 spram_dataout01[4]
.sym 103441 $abc$40840$n5880_1
.sym 103442 slave_sel_r[2]
.sym 103443 $abc$40840$n5880_1
.sym 103444 array_muxed1[21]
.sym 103447 spram_dataout11[8]
.sym 103448 spram_dataout01[8]
.sym 103449 $abc$40840$n5880_1
.sym 103450 slave_sel_r[2]
.sym 103451 $abc$40840$n5880_1
.sym 103452 array_muxed1[21]
.sym 103455 spram_dataout11[7]
.sym 103456 spram_dataout01[7]
.sym 103457 $abc$40840$n5880_1
.sym 103458 slave_sel_r[2]
.sym 103459 $abc$40840$n5880_1
.sym 103460 array_muxed1[28]
.sym 103463 $abc$40840$n5880_1
.sym 103464 array_muxed1[22]
.sym 103467 $abc$40840$n5880_1
.sym 103468 array_muxed1[29]
.sym 103471 $abc$40840$n5880_1
.sym 103472 array_muxed1[22]
.sym 103475 $abc$40840$n5880_1
.sym 103476 array_muxed1[24]
.sym 103479 $abc$40840$n5880_1
.sym 103480 array_muxed1[24]
.sym 103483 $abc$40840$n5880_1
.sym 103484 array_muxed1[30]
.sym 103487 $abc$40840$n5880_1
.sym 103488 array_muxed1[29]
.sym 103491 $abc$40840$n5880_1
.sym 103492 array_muxed1[30]
.sym 103559 $abc$40840$n6118_1
.sym 103560 $abc$40840$n6716
.sym 103563 $abc$40840$n6118_1
.sym 103564 $abc$40840$n6712
.sym 103567 $abc$40840$n6702
.sym 103568 $abc$40840$n3900_1
.sym 103569 $abc$40840$n6115
.sym 103571 $abc$40840$n6118_1
.sym 103572 $abc$40840$n6708
.sym 103575 $abc$40840$n6118_1
.sym 103576 $abc$40840$n6706
.sym 103579 $abc$40840$n3900_1
.sym 103580 $abc$40840$n6115
.sym 103583 $abc$40840$n6118_1
.sym 103584 $abc$40840$n6710
.sym 103587 $abc$40840$n6118_1
.sym 103588 $abc$40840$n6714
.sym 103592 spiflash_counter[0]
.sym 103597 spiflash_counter[1]
.sym 103601 spiflash_counter[2]
.sym 103602 $auto$alumacc.cc:474:replace_alu$4117.C[2]
.sym 103605 spiflash_counter[3]
.sym 103606 $auto$alumacc.cc:474:replace_alu$4117.C[3]
.sym 103609 spiflash_counter[4]
.sym 103610 $auto$alumacc.cc:474:replace_alu$4117.C[4]
.sym 103613 spiflash_counter[5]
.sym 103614 $auto$alumacc.cc:474:replace_alu$4117.C[5]
.sym 103617 spiflash_counter[6]
.sym 103618 $auto$alumacc.cc:474:replace_alu$4117.C[6]
.sym 103621 spiflash_counter[7]
.sym 103622 $auto$alumacc.cc:474:replace_alu$4117.C[7]
.sym 103627 basesoc_dat_w[1]
.sym 103631 basesoc_dat_w[3]
.sym 103895 basesoc_ctrl_reset_reset_r
.sym 103919 $abc$40840$n3734
.sym 103920 csrbankarray_csrbank2_addr0_w[2]
.sym 103921 $abc$40840$n6028_1
.sym 103922 $abc$40840$n3909
.sym 103923 $abc$40840$n3734
.sym 103924 csrbankarray_csrbank2_addr0_w[3]
.sym 103925 $abc$40840$n6030_1
.sym 103926 $abc$40840$n3909
.sym 103927 $abc$40840$n3710
.sym 103928 csrbankarray_csrbank2_dat0_w[1]
.sym 103929 $abc$40840$n6026_1
.sym 103930 $abc$40840$n3909
.sym 103931 csrbankarray_csrbank2_addr0_w[0]
.sym 103932 csrbankarray_csrbank2_ctrl0_w[0]
.sym 103933 basesoc_adr[1]
.sym 103934 basesoc_adr[0]
.sym 103935 $abc$40840$n3710
.sym 103936 csrbankarray_csrbank2_dat0_w[0]
.sym 103937 $abc$40840$n6024
.sym 103938 $abc$40840$n3909
.sym 103947 VexRiscv.DBusSimplePlugin_redoBranch_payload[12]
.sym 103951 VexRiscv.DBusSimplePlugin_redoBranch_payload[17]
.sym 103975 basesoc_dat_w[4]
.sym 103995 basesoc_dat_w[1]
.sym 104003 basesoc_ctrl_reset_reset_r
.sym 104011 basesoc_dat_w[3]
.sym 104015 csrbankarray_csrbank2_dat0_w[3]
.sym 104016 csrbankarray_csrbank2_ctrl0_w[3]
.sym 104017 basesoc_adr[0]
.sym 104018 basesoc_adr[1]
.sym 104019 csrbankarray_csrbank2_dat0_w[2]
.sym 104020 csrbankarray_csrbank2_ctrl0_w[2]
.sym 104021 basesoc_adr[0]
.sym 104022 basesoc_adr[1]
.sym 104023 csrbankarray_csrbank2_addr0_w[1]
.sym 104024 csrbankarray_csrbank2_ctrl0_w[1]
.sym 104025 basesoc_adr[1]
.sym 104026 basesoc_adr[0]
.sym 104027 basesoc_dat_w[2]
.sym 104039 basesoc_dat_w[1]
.sym 104043 basesoc_dat_w[2]
.sym 104059 basesoc_dat_w[3]
.sym 104083 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]
.sym 104131 csrbankarray_csrbank2_dat0_re
.sym 104147 basesoc_dat_w[5]
.sym 104155 basesoc_ctrl_reset_reset_r
.sym 104167 VexRiscv.CsrPlugin_mepc[26]
.sym 104168 VexRiscv.lastStagePc[26]
.sym 104169 $abc$40840$n2653
.sym 104171 VexRiscv.CsrPlugin_mepc[28]
.sym 104172 VexRiscv.lastStagePc[28]
.sym 104173 $abc$40840$n2653
.sym 104179 $abc$40840$n5389_1
.sym 104180 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 104181 $abc$40840$n5337_1
.sym 104191 $abc$40840$n5393_1
.sym 104192 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 104193 $abc$40840$n5337_1
.sym 104203 VexRiscv.CsrPlugin_mepc[9]
.sym 104204 VexRiscv.lastStagePc[9]
.sym 104205 $abc$40840$n2653
.sym 104215 $abc$40840$n5355_1
.sym 104216 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 104217 $abc$40840$n5337_1
.sym 104239 VexRiscv.DBusSimplePlugin_redoBranch_payload[26]
.sym 104247 VexRiscv.DBusSimplePlugin_redoBranch_payload[13]
.sym 104251 VexRiscv.DBusSimplePlugin_redoBranch_payload[9]
.sym 104255 VexRiscv.DBusSimplePlugin_redoBranch_payload[28]
.sym 104263 basesoc_ctrl_reset_reset_r
.sym 104267 basesoc_dat_w[3]
.sym 104359 spram_dataout11[9]
.sym 104360 spram_dataout01[9]
.sym 104361 $abc$40840$n5880_1
.sym 104362 slave_sel_r[2]
.sym 104363 spram_dataout11[15]
.sym 104364 spram_dataout01[15]
.sym 104365 $abc$40840$n5880_1
.sym 104366 slave_sel_r[2]
.sym 104367 $abc$40840$n5880_1
.sym 104368 array_muxed1[25]
.sym 104371 spram_dataout11[6]
.sym 104372 spram_dataout01[6]
.sym 104373 $abc$40840$n5880_1
.sym 104374 slave_sel_r[2]
.sym 104375 $abc$40840$n5880_1
.sym 104376 array_muxed1[27]
.sym 104379 $abc$40840$n5880_1
.sym 104380 array_muxed1[27]
.sym 104383 $abc$40840$n5880_1
.sym 104384 array_muxed1[25]
.sym 104387 spram_dataout11[14]
.sym 104388 spram_dataout01[14]
.sym 104389 $abc$40840$n5880_1
.sym 104390 slave_sel_r[2]
.sym 104391 $abc$40840$n5880_1
.sym 104392 array_muxed1[23]
.sym 104395 $abc$40840$n5880_1
.sym 104396 array_muxed1[26]
.sym 104399 $abc$40840$n5880_1
.sym 104400 array_muxed1[23]
.sym 104403 $abc$40840$n5880_1
.sym 104404 array_muxed1[17]
.sym 104407 $abc$40840$n5880_1
.sym 104408 array_muxed1[17]
.sym 104411 $abc$40840$n5880_1
.sym 104412 array_muxed1[19]
.sym 104415 $abc$40840$n5880_1
.sym 104416 array_muxed1[26]
.sym 104419 $abc$40840$n5880_1
.sym 104420 array_muxed1[19]
.sym 104427 $abc$40840$n5880_1
.sym 104428 array_muxed1[16]
.sym 104431 $abc$40840$n5880_1
.sym 104432 array_muxed1[16]
.sym 104443 VexRiscv.decode_to_execute_RS2[16]
.sym 104444 VexRiscv._zz_129_[0]
.sym 104445 VexRiscv._zz_170_[1]
.sym 104455 basesoc_ctrl_reset_reset_r
.sym 104479 basesoc_dat_w[1]
.sym 104495 $abc$40840$n3900_1
.sym 104496 spiflash_counter[1]
.sym 104499 $abc$40840$n3895_1
.sym 104500 sys_rst
.sym 104501 spiflash_counter[0]
.sym 104515 $abc$40840$n3896_1
.sym 104516 sys_rst
.sym 104517 $abc$40840$n3900_1
.sym 104519 $abc$40840$n2361
.sym 104523 spiflash_counter[2]
.sym 104524 spiflash_counter[3]
.sym 104525 $abc$40840$n3890_1
.sym 104526 spiflash_counter[1]
.sym 104527 spiflash_counter[5]
.sym 104528 $abc$40840$n3901_1
.sym 104529 $abc$40840$n3606_1
.sym 104530 spiflash_counter[4]
.sym 104531 spiflash_counter[6]
.sym 104532 spiflash_counter[7]
.sym 104536 $PACKER_VCC_NET
.sym 104537 spiflash_counter[0]
.sym 104543 spiflash_counter[5]
.sym 104544 spiflash_counter[4]
.sym 104545 $abc$40840$n3606_1
.sym 104546 $abc$40840$n3901_1
.sym 104551 basesoc_uart_rx_fifo_consume[1]
.sym 104555 $abc$40840$n3890_1
.sym 104556 $abc$40840$n3607
.sym 104559 $abc$40840$n3608
.sym 104560 spiflash_counter[0]
.sym 104563 $abc$40840$n3608
.sym 104564 $abc$40840$n3606_1
.sym 104565 sys_rst
.sym 104567 spiflash_counter[5]
.sym 104568 spiflash_counter[6]
.sym 104569 spiflash_counter[4]
.sym 104570 spiflash_counter[7]
.sym 104571 spiflash_counter[1]
.sym 104572 spiflash_counter[2]
.sym 104573 spiflash_counter[3]
.sym 104575 spiflash_counter[0]
.sym 104576 $abc$40840$n3607
.sym 104583 $abc$40840$n3909
.sym 104584 $abc$40840$n3710
.sym 104585 csrbankarray_csrbank2_dat0_w[5]
.sym 104587 array_muxed1[1]
.sym 104595 array_muxed1[3]
.sym 104603 $abc$40840$n3909
.sym 104604 $abc$40840$n3710
.sym 104605 csrbankarray_csrbank2_dat0_w[4]
.sym 104639 VexRiscv._zz_35_[6]
.sym 104663 basesoc_dat_w[5]
.sym 104675 basesoc_dat_w[4]
.sym 104691 user_btn0
.sym 104692 $abc$40840$n6801
.sym 104700 waittimer0_count[0]
.sym 104702 $PACKER_VCC_NET
.sym 104707 user_btn0
.sym 104708 $abc$40840$n6823
.sym 104727 $abc$40840$n4539_1
.sym 104728 $abc$40840$n4542_1
.sym 104729 $abc$40840$n4537_1
.sym 104730 $abc$40840$n3932
.sym 104743 $abc$40840$n4538
.sym 104744 $abc$40840$n4501_1
.sym 104745 $abc$40840$n4361_1
.sym 104747 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[9]
.sym 104748 $abc$40840$n4347
.sym 104751 $abc$40840$n4459_1
.sym 104752 $abc$40840$n4103
.sym 104753 VexRiscv._zz_151_[11]
.sym 104755 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 104756 VexRiscv._zz_151_[9]
.sym 104757 VexRiscv.execute_LightShifterPlugin_isActive
.sym 104759 $abc$40840$n4103
.sym 104760 $abc$40840$n4589_1
.sym 104761 $abc$40840$n4408_1
.sym 104762 $abc$40840$n4345
.sym 104763 $abc$40840$n4570_1
.sym 104764 $abc$40840$n4538
.sym 104765 $abc$40840$n4361_1
.sym 104767 $abc$40840$n4123
.sym 104768 $abc$40840$n4541_1
.sym 104769 $abc$40840$n4408_1
.sym 104770 $abc$40840$n4345
.sym 104771 $abc$40840$n4459_1
.sym 104772 $abc$40840$n4123
.sym 104773 VexRiscv._zz_151_[8]
.sym 104775 $abc$40840$n4459_1
.sym 104776 $abc$40840$n4093
.sym 104777 VexRiscv._zz_151_[9]
.sym 104779 VexRiscv._zz_49_[0]
.sym 104780 VexRiscv._zz_49_[1]
.sym 104783 VexRiscv._zz_36_[9]
.sym 104791 $abc$40840$n4553_1
.sym 104792 $abc$40840$n4551_1
.sym 104793 $abc$40840$n3926
.sym 104795 $abc$40840$n4093
.sym 104796 $abc$40840$n4558_1
.sym 104797 $abc$40840$n4408_1
.sym 104798 $abc$40840$n4345
.sym 104799 $abc$40840$n4556_1
.sym 104800 $abc$40840$n4559_1
.sym 104801 $abc$40840$n4554_1
.sym 104802 $abc$40840$n3932
.sym 104827 $abc$40840$n3909
.sym 104828 $abc$40840$n3710
.sym 104829 csrbankarray_csrbank2_dat0_w[7]
.sym 104839 basesoc_dat_w[5]
.sym 104843 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 104844 $abc$40840$n4347
.sym 104847 basesoc_dat_w[7]
.sym 104851 basesoc_we
.sym 104852 $abc$40840$n3909
.sym 104853 $abc$40840$n3731
.sym 104854 sys_rst
.sym 104855 $abc$40840$n4175
.sym 104856 $abc$40840$n4483_1
.sym 104857 $abc$40840$n4408_1
.sym 104858 $abc$40840$n4345
.sym 104859 $abc$40840$n4481_1
.sym 104860 $abc$40840$n4484_1
.sym 104861 $abc$40840$n4479
.sym 104862 $abc$40840$n3932
.sym 104863 $abc$40840$n4459_1
.sym 104864 $abc$40840$n4175
.sym 104865 VexRiscv._zz_151_[5]
.sym 104867 basesoc_dat_w[6]
.sym 104871 $abc$40840$n3909
.sym 104872 $abc$40840$n3710
.sym 104873 basesoc_we
.sym 104875 VexRiscv._zz_41_[17]
.sym 104879 basesoc_we
.sym 104880 $abc$40840$n3909
.sym 104881 $abc$40840$n3734
.sym 104882 sys_rst
.sym 104887 VexRiscv._zz_49_[1]
.sym 104888 VexRiscv._zz_49_[0]
.sym 104891 VexRiscv._zz_41_[12]
.sym 104899 VexRiscv._zz_286_[9]
.sym 104903 $abc$40840$n5328_1
.sym 104904 $abc$40840$n5070_1
.sym 104905 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 104906 $abc$40840$n5322_1
.sym 104907 VexRiscv.CsrPlugin_mepc[12]
.sym 104908 VexRiscv.lastStagePc[12]
.sym 104909 $abc$40840$n2653
.sym 104919 $abc$40840$n2653
.sym 104920 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 104923 $abc$40840$n5326_1
.sym 104924 $abc$40840$n5070_1
.sym 104925 VexRiscv._zz_337_
.sym 104926 $abc$40840$n5322_1
.sym 104927 $abc$40840$n2653
.sym 104928 VexRiscv.CsrPlugin_mstatus_MPP[1]
.sym 104931 VexRiscv.execute_to_memory_INSTRUCTION[29]
.sym 104935 $abc$40840$n4523
.sym 104936 VexRiscv.CsrPlugin_mstatus_MPP[1]
.sym 104937 $abc$40840$n4464
.sym 104938 VexRiscv.CsrPlugin_mepc[12]
.sym 104939 $abc$40840$n4580_1
.sym 104940 VexRiscv._zz_170_[0]
.sym 104941 VexRiscv._zz_170_[1]
.sym 104942 VexRiscv._zz_151_[11]
.sym 104943 VexRiscv._zz_200_[12]
.sym 104944 $abc$40840$n3920
.sym 104945 $abc$40840$n4601_1
.sym 104947 VexRiscv.CsrPlugin_mtval[11]
.sym 104948 $abc$40840$n4466_1
.sym 104949 $abc$40840$n4581_1
.sym 104950 $abc$40840$n4583_1
.sym 104951 $abc$40840$n4523
.sym 104952 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 104953 $abc$40840$n4464
.sym 104954 VexRiscv.CsrPlugin_mepc[11]
.sym 104955 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]
.sym 104959 VexRiscv.CsrPlugin_mtval[12]
.sym 104960 $abc$40840$n4466_1
.sym 104961 $abc$40840$n4600_1
.sym 104963 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]
.sym 104967 $abc$40840$n5351_1
.sym 104968 VexRiscv._zz_334_
.sym 104969 $abc$40840$n5337_1
.sym 104975 csrbankarray_csrbank2_dat0_re
.sym 104976 sys_rst
.sym 104979 VexRiscv.CsrPlugin_mepc[7]
.sym 104980 VexRiscv.lastStagePc[7]
.sym 104981 $abc$40840$n2653
.sym 104983 $abc$40840$n5379_1
.sym 104984 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 104985 $abc$40840$n5337_1
.sym 104987 $abc$40840$n5359_1
.sym 104988 VexRiscv._zz_337_
.sym 104989 $abc$40840$n5337_1
.sym 104991 $abc$40840$n5377_1
.sym 104992 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 104993 $abc$40840$n5337_1
.sym 104995 VexRiscv.CsrPlugin_mepc[11]
.sym 104996 VexRiscv.lastStagePc[11]
.sym 104997 $abc$40840$n2653
.sym 105003 VexRiscv.DBusSimplePlugin_redoBranch_payload[11]
.sym 105011 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 105019 VexRiscv.DBusSimplePlugin_redoBranch_payload[30]
.sym 105035 VexRiscv.CsrPlugin_mtval[21]
.sym 105036 $abc$40840$n4466_1
.sym 105037 $abc$40840$n4761_1
.sym 105043 VexRiscv.CsrPlugin_mepc[21]
.sym 105044 $abc$40840$n4464
.sym 105045 $abc$40840$n3920
.sym 105046 VexRiscv._zz_200_[21]
.sym 105051 sys_rst
.sym 105052 $abc$40840$n6815
.sym 105053 user_btn0
.sym 105059 sys_rst
.sym 105060 $abc$40840$n6829
.sym 105061 user_btn0
.sym 105063 VexRiscv.CsrPlugin_mtval[28]
.sym 105064 $abc$40840$n4466_1
.sym 105065 $abc$40840$n4875_1
.sym 105067 VexRiscv._zz_41_[13]
.sym 105071 VexRiscv._zz_41_[18]
.sym 105075 VexRiscv._zz_36_[19]
.sym 105079 VexRiscv._zz_36_[7]
.sym 105091 VexRiscv._zz_41_[26]
.sym 105095 VexRiscv.CsrPlugin_mepc[28]
.sym 105096 $abc$40840$n4464
.sym 105097 $abc$40840$n3920
.sym 105098 VexRiscv._zz_200_[28]
.sym 105103 $abc$40840$n4874
.sym 105104 VexRiscv._zz_170_[0]
.sym 105105 VexRiscv._zz_170_[1]
.sym 105106 VexRiscv._zz_151_[28]
.sym 105107 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 105115 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 105119 VexRiscv._zz_337_
.sym 105123 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 105131 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 105135 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 105155 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 105183 $abc$40840$n4551_1
.sym 105184 VexRiscv._zz_170_[0]
.sym 105185 VexRiscv._zz_170_[1]
.sym 105186 VexRiscv._zz_151_[9]
.sym 105187 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]
.sym 105191 $abc$40840$n204
.sym 105192 por_rst
.sym 105203 $abc$40840$n204
.sym 105215 $abc$40840$n208
.sym 105216 sys_rst
.sym 105217 por_rst
.sym 105223 $abc$40840$n210
.sym 105228 reset_delay[0]
.sym 105230 $PACKER_VCC_NET
.sym 105231 $abc$40840$n206
.sym 105235 por_rst
.sym 105236 $abc$40840$n7255
.sym 105239 $abc$40840$n204
.sym 105240 $abc$40840$n206
.sym 105241 $abc$40840$n208
.sym 105242 $abc$40840$n210
.sym 105243 por_rst
.sym 105244 $abc$40840$n7253
.sym 105247 $abc$40840$n208
.sym 105251 por_rst
.sym 105252 $abc$40840$n7251
.sym 105256 reset_delay[0]
.sym 105260 reset_delay[1]
.sym 105261 $PACKER_VCC_NET
.sym 105264 reset_delay[2]
.sym 105265 $PACKER_VCC_NET
.sym 105266 $auto$alumacc.cc:474:replace_alu$4021.C[2]
.sym 105268 reset_delay[3]
.sym 105269 $PACKER_VCC_NET
.sym 105270 $auto$alumacc.cc:474:replace_alu$4021.C[3]
.sym 105272 reset_delay[4]
.sym 105273 $PACKER_VCC_NET
.sym 105274 $auto$alumacc.cc:474:replace_alu$4021.C[4]
.sym 105276 reset_delay[5]
.sym 105277 $PACKER_VCC_NET
.sym 105278 $auto$alumacc.cc:474:replace_alu$4021.C[5]
.sym 105280 reset_delay[6]
.sym 105281 $PACKER_VCC_NET
.sym 105282 $auto$alumacc.cc:474:replace_alu$4021.C[6]
.sym 105284 reset_delay[7]
.sym 105285 $PACKER_VCC_NET
.sym 105286 $auto$alumacc.cc:474:replace_alu$4021.C[7]
.sym 105288 reset_delay[8]
.sym 105289 $PACKER_VCC_NET
.sym 105290 $auto$alumacc.cc:474:replace_alu$4021.C[8]
.sym 105292 reset_delay[9]
.sym 105293 $PACKER_VCC_NET
.sym 105294 $auto$alumacc.cc:474:replace_alu$4021.C[9]
.sym 105296 reset_delay[10]
.sym 105297 $PACKER_VCC_NET
.sym 105298 $auto$alumacc.cc:474:replace_alu$4021.C[10]
.sym 105300 reset_delay[11]
.sym 105301 $PACKER_VCC_NET
.sym 105302 $auto$alumacc.cc:474:replace_alu$4021.C[11]
.sym 105303 por_rst
.sym 105304 $abc$40840$n7258
.sym 105307 por_rst
.sym 105308 $abc$40840$n7261
.sym 105311 $abc$40840$n218
.sym 105315 $abc$40840$n224
.sym 105319 $abc$40840$n5880_1
.sym 105320 array_muxed1[18]
.sym 105323 $abc$40840$n5880_1
.sym 105324 array_muxed1[20]
.sym 105327 $abc$40840$n5880_1
.sym 105328 array_muxed1[20]
.sym 105331 $abc$40840$n6347_1
.sym 105332 $abc$40840$n5880_1
.sym 105335 $abc$40840$n6344_1
.sym 105336 $abc$40840$n5880_1
.sym 105339 $abc$40840$n6347_1
.sym 105340 $abc$40840$n5880_1
.sym 105343 $abc$40840$n5880_1
.sym 105344 array_muxed1[18]
.sym 105347 $abc$40840$n6344_1
.sym 105348 $abc$40840$n5880_1
.sym 105363 $abc$40840$n3895_1
.sym 105364 $abc$40840$n57
.sym 105371 $abc$40840$n57
.sym 105383 basesoc_dat_w[4]
.sym 105423 $abc$40840$n2357
.sym 105427 basesoc_ctrl_reset_reset_r
.sym 105428 $abc$40840$n3785_1
.sym 105429 sys_rst
.sym 105430 $abc$40840$n2357
.sym 105439 basesoc_uart_eventmanager_pending_w[0]
.sym 105440 basesoc_uart_eventmanager_storage[0]
.sym 105441 basesoc_adr[2]
.sym 105442 basesoc_adr[0]
.sym 105447 basesoc_uart_eventmanager_storage[1]
.sym 105448 basesoc_uart_eventmanager_pending_w[1]
.sym 105449 basesoc_uart_eventmanager_storage[0]
.sym 105450 basesoc_uart_eventmanager_pending_w[0]
.sym 105467 basesoc_adr[2]
.sym 105468 $abc$40840$n3786_1
.sym 105469 $abc$40840$n3734
.sym 105470 sys_rst
.sym 105471 $abc$40840$n3786_1
.sym 105472 $abc$40840$n3710
.sym 105473 basesoc_adr[2]
.sym 105479 basesoc_uart_rx_fifo_readable
.sym 105480 basesoc_uart_rx_old_trigger
.sym 105483 $abc$40840$n3785_1
.sym 105484 basesoc_dat_w[1]
.sym 105487 basesoc_uart_rx_fifo_do_read
.sym 105491 $abc$40840$n3790_1
.sym 105492 sys_rst
.sym 105493 $abc$40840$n2361
.sym 105507 basesoc_uart_rx_fifo_do_read
.sym 105508 $abc$40840$n3790_1
.sym 105509 sys_rst
.sym 105519 basesoc_uart_rx_fifo_produce[1]
.sym 105523 basesoc_uart_rx_fifo_do_read
.sym 105524 basesoc_uart_rx_fifo_consume[0]
.sym 105525 sys_rst
.sym 105535 $abc$40840$n57
.sym 105536 $abc$40840$n2871
.sym 105543 VexRiscv.decode_to_execute_RS2[24]
.sym 105544 VexRiscv._zz_170_[1]
.sym 105545 $abc$40840$n5864_1
.sym 105547 VexRiscv.decode_to_execute_RS2[27]
.sym 105548 VexRiscv._zz_170_[1]
.sym 105549 $abc$40840$n5870_1
.sym 105551 VexRiscv.decode_to_execute_RS2[26]
.sym 105552 VexRiscv._zz_170_[1]
.sym 105553 $abc$40840$n5868_1
.sym 105555 VexRiscv.decode_to_execute_RS2[25]
.sym 105556 VexRiscv._zz_170_[1]
.sym 105557 $abc$40840$n5866_1
.sym 105559 VexRiscv.decode_to_execute_RS2[22]
.sym 105560 VexRiscv._zz_129_[6]
.sym 105561 VexRiscv._zz_170_[1]
.sym 105563 VexRiscv._zz_129_[0]
.sym 105564 VexRiscv.decode_to_execute_RS2[8]
.sym 105565 VexRiscv._zz_170_[0]
.sym 105566 VexRiscv._zz_170_[1]
.sym 105567 VexRiscv._zz_129_[3]
.sym 105571 VexRiscv.decode_to_execute_RS2[8]
.sym 105572 VexRiscv._zz_129_[0]
.sym 105573 VexRiscv._zz_170_[1]
.sym 105574 VexRiscv._zz_170_[0]
.sym 105576 basesoc_uart_rx_fifo_consume[0]
.sym 105581 basesoc_uart_rx_fifo_consume[1]
.sym 105585 basesoc_uart_rx_fifo_consume[2]
.sym 105586 $auto$alumacc.cc:474:replace_alu$4078.C[2]
.sym 105589 basesoc_uart_rx_fifo_consume[3]
.sym 105590 $auto$alumacc.cc:474:replace_alu$4078.C[3]
.sym 105592 $PACKER_VCC_NET
.sym 105593 basesoc_uart_rx_fifo_consume[0]
.sym 105599 VexRiscv.decode_to_execute_RS2[11]
.sym 105600 VexRiscv._zz_129_[3]
.sym 105601 VexRiscv._zz_170_[1]
.sym 105602 VexRiscv._zz_170_[0]
.sym 105603 basesoc_uart_rx_fifo_do_read
.sym 105604 sys_rst
.sym 105607 VexRiscv.decode_to_execute_RS2[13]
.sym 105608 VexRiscv._zz_129_[5]
.sym 105609 VexRiscv._zz_170_[1]
.sym 105610 VexRiscv._zz_170_[0]
.sym 105611 VexRiscv.decode_to_execute_RS2[20]
.sym 105612 VexRiscv._zz_129_[4]
.sym 105613 VexRiscv._zz_170_[1]
.sym 105615 VexRiscv.decode_to_execute_RS2[29]
.sym 105616 VexRiscv._zz_170_[1]
.sym 105617 $abc$40840$n5874_1
.sym 105619 VexRiscv.decode_to_execute_RS2[9]
.sym 105620 VexRiscv._zz_129_[1]
.sym 105621 VexRiscv._zz_170_[1]
.sym 105622 VexRiscv._zz_170_[0]
.sym 105623 VexRiscv.decode_to_execute_RS2[18]
.sym 105624 VexRiscv._zz_129_[2]
.sym 105625 VexRiscv._zz_170_[1]
.sym 105627 VexRiscv.decode_to_execute_RS2[17]
.sym 105628 VexRiscv._zz_129_[1]
.sym 105629 VexRiscv._zz_170_[1]
.sym 105631 VexRiscv.decode_to_execute_RS2[21]
.sym 105632 VexRiscv._zz_129_[5]
.sym 105633 VexRiscv._zz_170_[1]
.sym 105635 VexRiscv.decode_to_execute_RS2[10]
.sym 105636 VexRiscv._zz_129_[2]
.sym 105637 VexRiscv._zz_170_[1]
.sym 105638 VexRiscv._zz_170_[0]
.sym 105639 VexRiscv.decode_to_execute_RS2[19]
.sym 105640 VexRiscv._zz_129_[3]
.sym 105641 VexRiscv._zz_170_[1]
.sym 105643 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 105647 eventmanager_status_w[0]
.sym 105648 sys_rst
.sym 105649 user_btn0
.sym 105651 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[9]
.sym 105655 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 105659 waittimer0_count[0]
.sym 105660 eventmanager_status_w[0]
.sym 105661 sys_rst
.sym 105662 user_btn0
.sym 105667 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 105668 $abc$40840$n4347
.sym 105671 VexRiscv._zz_288_[9]
.sym 105672 VexRiscv._zz_151_[9]
.sym 105673 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 105675 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 105676 $abc$40840$n4347
.sym 105679 VexRiscv._zz_288_[7]
.sym 105680 VexRiscv._zz_151_[7]
.sym 105681 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 105683 $abc$40840$n4584_1
.sym 105684 $abc$40840$n4580_1
.sym 105685 $abc$40840$n3926
.sym 105687 $abc$40840$n4536_1
.sym 105688 $abc$40840$n4534_1
.sym 105689 $abc$40840$n3926
.sym 105691 $abc$40840$n4587_1
.sym 105692 $abc$40840$n4590_1
.sym 105693 $abc$40840$n4585_1
.sym 105694 $abc$40840$n3932
.sym 105695 $abc$40840$n4345
.sym 105696 $abc$40840$n6723_1
.sym 105697 $abc$40840$n3932
.sym 105698 $abc$40840$n4605_1
.sym 105699 waittimer0_count[1]
.sym 105700 user_btn0
.sym 105703 $abc$40840$n4148
.sym 105704 VexRiscv._zz_49_[0]
.sym 105705 VexRiscv._zz_49_[1]
.sym 105706 VexRiscv._zz_151_[12]
.sym 105707 $abc$40840$n4608_1
.sym 105708 $abc$40840$n4570_1
.sym 105709 $abc$40840$n4361_1
.sym 105710 $abc$40840$n3932
.sym 105711 $abc$40840$n4973
.sym 105712 VexRiscv._zz_36_[9]
.sym 105713 $abc$40840$n4939
.sym 105715 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 105716 VexRiscv._zz_151_[11]
.sym 105717 VexRiscv.execute_LightShifterPlugin_isActive
.sym 105719 $abc$40840$n4607_1
.sym 105720 $abc$40840$n6724_1
.sym 105721 $abc$40840$n4599_1
.sym 105722 $abc$40840$n3926
.sym 105723 $abc$40840$n4183
.sym 105724 VexRiscv._zz_49_[0]
.sym 105725 VexRiscv._zz_49_[1]
.sym 105726 VexRiscv._zz_151_[6]
.sym 105727 VexRiscv._zz_36_[9]
.sym 105728 $abc$40840$n4545_1
.sym 105729 $abc$40840$n4379_1
.sym 105731 $abc$40840$n4345
.sym 105732 $abc$40840$n6714_1
.sym 105733 $abc$40840$n3932
.sym 105734 $abc$40840$n4496_1
.sym 105735 VexRiscv._zz_36_[6]
.sym 105739 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 105740 VexRiscv._zz_151_[7]
.sym 105741 VexRiscv.execute_LightShifterPlugin_isActive
.sym 105743 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 105744 VexRiscv._zz_151_[19]
.sym 105745 VexRiscv.execute_LightShifterPlugin_isActive
.sym 105747 $abc$40840$n4500
.sym 105748 $abc$40840$n6715
.sym 105749 $abc$40840$n4502_1
.sym 105750 $abc$40840$n3926
.sym 105751 $abc$40840$n4874
.sym 105752 $abc$40840$n6765_1
.sym 105753 $abc$40840$n3926
.sym 105755 VexRiscv._zz_36_[28]
.sym 105759 $abc$40840$n4711_1
.sym 105760 $abc$40840$n4678
.sym 105761 $abc$40840$n4361_1
.sym 105762 $abc$40840$n3932
.sym 105763 $abc$40840$n4501_1
.sym 105764 $abc$40840$n4455
.sym 105765 $abc$40840$n4361_1
.sym 105766 $abc$40840$n3932
.sym 105767 VexRiscv._zz_36_[18]
.sym 105771 $abc$40840$n4586_1
.sym 105772 $abc$40840$n4555_1
.sym 105773 $abc$40840$n4361_1
.sym 105775 VexRiscv._zz_288_[5]
.sym 105776 VexRiscv._zz_151_[5]
.sym 105777 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 105779 $abc$40840$n4345
.sym 105780 $abc$40840$n6738_1
.sym 105781 $abc$40840$n3932
.sym 105782 $abc$40840$n4708_1
.sym 105783 $abc$40840$n4555_1
.sym 105784 $abc$40840$n4520
.sym 105785 $abc$40840$n4361_1
.sym 105787 $abc$40840$n4710_1
.sym 105788 $abc$40840$n6739_1
.sym 105789 $abc$40840$n4712_1
.sym 105790 $abc$40840$n3926
.sym 105791 $abc$40840$n4726_1
.sym 105792 $abc$40840$n6741_1
.sym 105793 $abc$40840$n3932
.sym 105795 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 105796 $abc$40840$n4347
.sym 105799 VexRiscv.decode_to_execute_RS2[10]
.sym 105800 VexRiscv.decode_to_execute_RS2[11]
.sym 105801 VexRiscv.decode_to_execute_RS2[12]
.sym 105802 VexRiscv.decode_to_execute_RS2[13]
.sym 105803 $abc$40840$n4168
.sym 105804 VexRiscv._zz_49_[0]
.sym 105805 VexRiscv._zz_49_[1]
.sym 105806 VexRiscv._zz_151_[18]
.sym 105807 VexRiscv.decode_to_execute_RS2[18]
.sym 105808 VexRiscv.decode_to_execute_RS2[19]
.sym 105809 VexRiscv.decode_to_execute_RS2[20]
.sym 105810 VexRiscv.decode_to_execute_RS2[21]
.sym 105811 $abc$40840$n4070
.sym 105812 $abc$40840$n4072
.sym 105813 $abc$40840$n4075
.sym 105814 $abc$40840$n4076
.sym 105815 VexRiscv._zz_36_[5]
.sym 105819 $abc$40840$n4478_1
.sym 105820 $abc$40840$n4476
.sym 105821 $abc$40840$n3926
.sym 105823 VexRiscv._zz_129_[6]
.sym 105824 VexRiscv._zz_129_[7]
.sym 105825 VexRiscv.decode_to_execute_RS2[8]
.sym 105826 VexRiscv.decode_to_execute_RS2[9]
.sym 105827 $abc$40840$n4073
.sym 105828 $abc$40840$n4074
.sym 105831 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 105832 VexRiscv._zz_151_[5]
.sym 105833 VexRiscv.execute_LightShifterPlugin_isActive
.sym 105835 $abc$40840$n4435_1
.sym 105836 $abc$40840$n4480_1
.sym 105837 $abc$40840$n4361_1
.sym 105839 VexRiscv._zz_129_[2]
.sym 105840 VexRiscv._zz_129_[3]
.sym 105841 VexRiscv._zz_129_[4]
.sym 105842 VexRiscv._zz_129_[5]
.sym 105843 VexRiscv._zz_129_[0]
.sym 105844 VexRiscv._zz_129_[1]
.sym 105845 $abc$40840$n4071
.sym 105847 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 105848 VexRiscv._zz_151_[6]
.sym 105849 VexRiscv.execute_LightShifterPlugin_isActive
.sym 105851 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 105852 VexRiscv._zz_151_[8]
.sym 105853 VexRiscv.execute_LightShifterPlugin_isActive
.sym 105855 $abc$40840$n4520
.sym 105856 $abc$40840$n4480_1
.sym 105857 $abc$40840$n4361_1
.sym 105859 VexRiscv.DBusSimplePlugin_redoBranch_payload[7]
.sym 105863 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 105864 VexRiscv._zz_151_[12]
.sym 105865 VexRiscv.execute_LightShifterPlugin_isActive
.sym 105867 VexRiscv._zz_47_[0]
.sym 105868 VexRiscv._zz_47_[1]
.sym 105871 $abc$40840$n4599_1
.sym 105872 VexRiscv._zz_170_[0]
.sym 105873 VexRiscv._zz_170_[1]
.sym 105874 VexRiscv._zz_151_[12]
.sym 105875 $abc$40840$n4727_1
.sym 105876 $abc$40840$n4695_1
.sym 105877 $abc$40840$n4361_1
.sym 105879 $abc$40840$n5361_1
.sym 105880 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 105881 $abc$40840$n5337_1
.sym 105883 VexRiscv._zz_47_[0]
.sym 105884 VexRiscv._zz_47_[1]
.sym 105887 $abc$40840$n4476
.sym 105888 VexRiscv._zz_170_[0]
.sym 105889 VexRiscv._zz_170_[1]
.sym 105890 VexRiscv._zz_151_[5]
.sym 105891 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 105892 VexRiscv._zz_151_[18]
.sym 105893 VexRiscv.execute_LightShifterPlugin_isActive
.sym 105895 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 105896 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 105897 $abc$40840$n235
.sym 105898 VexRiscv._zz_192_
.sym 105899 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 105900 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 105901 VexRiscv._zz_190_
.sym 105902 $abc$40840$n235
.sym 105903 $abc$40840$n5436_1
.sym 105904 $abc$40840$n5437_1
.sym 105907 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 105908 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 105909 VexRiscv._zz_190_
.sym 105910 $abc$40840$n235
.sym 105911 $abc$40840$n5457_1
.sym 105912 $abc$40840$n5458_1
.sym 105915 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 105916 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 105917 $abc$40840$n235
.sym 105918 VexRiscv._zz_192_
.sym 105919 $abc$40840$n5433_1
.sym 105920 $abc$40840$n5434_1
.sym 105923 VexRiscv.CsrPlugin_mtval[5]
.sym 105924 $abc$40840$n4466_1
.sym 105925 $abc$40840$n4477_1
.sym 105927 VexRiscv.CsrPlugin_mepc[21]
.sym 105928 VexRiscv.lastStagePc[21]
.sym 105929 $abc$40840$n2653
.sym 105931 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 105935 $abc$40840$n4187
.sym 105936 VexRiscv._zz_49_[0]
.sym 105937 VexRiscv._zz_49_[1]
.sym 105938 VexRiscv._zz_151_[7]
.sym 105939 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 105943 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 105944 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 105945 $abc$40840$n235
.sym 105946 VexRiscv._zz_192_
.sym 105947 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 105951 $abc$40840$n4712_1
.sym 105952 VexRiscv._zz_170_[0]
.sym 105953 VexRiscv._zz_170_[1]
.sym 105954 VexRiscv._zz_151_[18]
.sym 105955 $abc$40840$n6719_1
.sym 105956 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 105957 VexRiscv._zz_47_[0]
.sym 105958 VexRiscv._zz_47_[1]
.sym 105959 $abc$40840$n6671
.sym 105960 $abc$40840$n3610
.sym 105963 sys_rst
.sym 105964 $abc$40840$n3611
.sym 105967 $abc$40840$n190
.sym 105971 $abc$40840$n4519_1
.sym 105972 $abc$40840$n6825_1
.sym 105973 $abc$40840$n3932
.sym 105975 $abc$40840$n4760_1
.sym 105976 VexRiscv._zz_170_[0]
.sym 105977 VexRiscv._zz_170_[1]
.sym 105978 VexRiscv._zz_151_[21]
.sym 105979 $abc$40840$n4841
.sym 105980 VexRiscv._zz_170_[0]
.sym 105981 VexRiscv._zz_170_[1]
.sym 105982 VexRiscv._zz_151_[26]
.sym 105983 VexRiscv.CsrPlugin_mepc[20]
.sym 105984 VexRiscv.lastStagePc[20]
.sym 105985 $abc$40840$n2653
.sym 105987 $abc$40840$n3610
.sym 105988 count[0]
.sym 105991 $abc$40840$n4965_1
.sym 105992 VexRiscv._zz_36_[7]
.sym 105993 $abc$40840$n4939
.sym 105995 VexRiscv._zz_36_[7]
.sym 105996 $abc$40840$n4505_1
.sym 105997 $abc$40840$n4379_1
.sym 105999 $abc$40840$n4721_1
.sym 106000 $abc$40840$n6742_1
.sym 106001 $abc$40840$n3926
.sym 106003 VexRiscv._zz_36_[19]
.sym 106004 $abc$40840$n4715_1
.sym 106005 $abc$40840$n4379_1
.sym 106007 $abc$40840$n5013
.sym 106008 VexRiscv._zz_36_[19]
.sym 106009 $abc$40840$n4939
.sym 106011 $abc$40840$n4521_1
.sym 106012 $abc$40840$n6721_1
.sym 106013 $abc$40840$n3926
.sym 106015 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 106019 $abc$40840$n192
.sym 106027 VexRiscv.CsrPlugin_mtvec_base[10]
.sym 106028 VexRiscv.CsrPlugin_mepc[12]
.sym 106029 $abc$40840$n5070_1
.sym 106030 $abc$40840$n5067_1
.sym 106031 VexRiscv.CsrPlugin_mepc[18]
.sym 106032 VexRiscv.lastStagePc[18]
.sym 106033 $abc$40840$n2653
.sym 106035 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 106039 VexRiscv.CsrPlugin_mtval[17]
.sym 106040 $abc$40840$n4466_1
.sym 106041 $abc$40840$n4689_1
.sym 106043 VexRiscv.CsrPlugin_mepc[17]
.sym 106044 VexRiscv.lastStagePc[17]
.sym 106045 $abc$40840$n2653
.sym 106047 $abc$40840$n4688_1
.sym 106048 VexRiscv._zz_170_[0]
.sym 106049 VexRiscv._zz_170_[1]
.sym 106050 VexRiscv._zz_151_[17]
.sym 106051 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 106055 VexRiscv.CsrPlugin_mtval[26]
.sym 106056 $abc$40840$n4466_1
.sym 106057 $abc$40840$n4842
.sym 106059 VexRiscv.DBusSimplePlugin_redoBranch_payload[20]
.sym 106063 VexRiscv.CsrPlugin_mepc[18]
.sym 106064 $abc$40840$n4464
.sym 106065 $abc$40840$n3920
.sym 106066 VexRiscv._zz_200_[18]
.sym 106067 VexRiscv.CsrPlugin_mtvec_base[26]
.sym 106068 VexRiscv.CsrPlugin_mepc[28]
.sym 106069 $abc$40840$n5070_1
.sym 106070 $abc$40840$n5067_1
.sym 106071 VexRiscv.CsrPlugin_mtval[18]
.sym 106072 $abc$40840$n4466_1
.sym 106073 $abc$40840$n4713_1
.sym 106075 VexRiscv.DBusSimplePlugin_redoBranch_payload[27]
.sym 106079 VexRiscv.CsrPlugin_mepc[26]
.sym 106080 $abc$40840$n4464
.sym 106081 $abc$40840$n3920
.sym 106082 VexRiscv._zz_200_[26]
.sym 106083 VexRiscv.CsrPlugin_mtvec_base[24]
.sym 106084 VexRiscv.CsrPlugin_mepc[26]
.sym 106085 $abc$40840$n5070_1
.sym 106086 $abc$40840$n5067_1
.sym 106087 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]
.sym 106091 $abc$40840$n4534_1
.sym 106092 VexRiscv._zz_170_[0]
.sym 106093 VexRiscv._zz_170_[1]
.sym 106094 VexRiscv._zz_151_[8]
.sym 106095 VexRiscv.CsrPlugin_mepc[17]
.sym 106096 $abc$40840$n4464
.sym 106097 $abc$40840$n3920
.sym 106098 VexRiscv._zz_200_[17]
.sym 106099 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]
.sym 106103 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]
.sym 106107 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]
.sym 106111 VexRiscv.CsrPlugin_mepc[8]
.sym 106112 $abc$40840$n4464
.sym 106113 $abc$40840$n3920
.sym 106114 VexRiscv._zz_200_[8]
.sym 106115 VexRiscv.CsrPlugin_mtval[8]
.sym 106116 $abc$40840$n4466_1
.sym 106117 $abc$40840$n4535
.sym 106123 VexRiscv.CsrPlugin_mepc[9]
.sym 106124 $abc$40840$n4464
.sym 106125 $abc$40840$n3920
.sym 106126 VexRiscv._zz_200_[9]
.sym 106131 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 106135 VexRiscv.CsrPlugin_mtval[9]
.sym 106136 $abc$40840$n4466_1
.sym 106137 $abc$40840$n4552_1
.sym 106139 VexRiscv._zz_337_
.sym 106143 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 106151 $abc$40840$n4502_1
.sym 106152 VexRiscv._zz_170_[0]
.sym 106153 VexRiscv._zz_170_[1]
.sym 106154 VexRiscv._zz_151_[6]
.sym 106155 VexRiscv.CsrPlugin_mepc[6]
.sym 106156 $abc$40840$n4464
.sym 106157 $abc$40840$n3920
.sym 106158 VexRiscv._zz_200_[6]
.sym 106163 VexRiscv.CsrPlugin_mtval[6]
.sym 106164 $abc$40840$n4466_1
.sym 106165 $abc$40840$n4503
.sym 106171 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 106183 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]
.sym 106187 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]
.sym 106191 sys_rst
.sym 106192 por_rst
.sym 106215 $abc$40840$n212
.sym 106219 $abc$40840$n214
.sym 106223 $abc$40840$n212
.sym 106224 $abc$40840$n214
.sym 106225 $abc$40840$n216
.sym 106226 $abc$40840$n218
.sym 106227 $abc$40840$n3575
.sym 106228 $abc$40840$n3576_1
.sym 106229 $abc$40840$n3577
.sym 106231 por_rst
.sym 106232 $abc$40840$n7252
.sym 106235 $abc$40840$n216
.sym 106239 por_rst
.sym 106240 $abc$40840$n7254
.sym 106243 por_rst
.sym 106244 $abc$40840$n7257
.sym 106247 $abc$40840$n222
.sym 106251 $abc$40840$n226
.sym 106255 por_rst
.sym 106256 $abc$40840$n7256
.sym 106259 por_rst
.sym 106260 $abc$40840$n7260
.sym 106263 $abc$40840$n220
.sym 106267 $abc$40840$n220
.sym 106268 $abc$40840$n222
.sym 106269 $abc$40840$n224
.sym 106270 $abc$40840$n226
.sym 106275 por_rst
.sym 106276 $abc$40840$n7259
.sym 106283 $abc$40840$n5880_1
.sym 106284 array_muxed1[31]
.sym 106287 $abc$40840$n5880_1
.sym 106288 array_muxed1[31]
.sym 106291 eventmanager_status_w[0]
.sym 106327 basesoc_ctrl_reset_reset_r
.sym 106343 $abc$40840$n6787
.sym 106344 $abc$40840$n3787_1
.sym 106359 basesoc_uart_eventmanager_status_w[0]
.sym 106367 array_muxed0[1]
.sym 106371 array_muxed0[0]
.sym 106379 basesoc_uart_eventmanager_status_w[0]
.sym 106380 $abc$40840$n6785_1
.sym 106381 basesoc_adr[2]
.sym 106382 $abc$40840$n6786_1
.sym 106387 basesoc_adr[1]
.sym 106388 basesoc_adr[0]
.sym 106391 basesoc_uart_rx_fifo_level0[1]
.sym 106399 basesoc_uart_eventmanager_status_w[0]
.sym 106400 basesoc_uart_tx_old_trigger
.sym 106403 basesoc_adr[2]
.sym 106404 $abc$40840$n3710
.sym 106407 basesoc_dat_w[2]
.sym 106411 basesoc_ctrl_reset_reset_r
.sym 106415 basesoc_dat_w[5]
.sym 106419 basesoc_dat_w[6]
.sym 106435 basesoc_dat_w[4]
.sym 106439 basesoc_uart_rx_fifo_readable
.sym 106440 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 106441 basesoc_adr[2]
.sym 106442 basesoc_adr[1]
.sym 106443 basesoc_ctrl_reset_reset_r
.sym 106447 basesoc_dat_w[2]
.sym 106455 basesoc_uart_rx_fifo_readable
.sym 106456 basesoc_uart_eventmanager_storage[1]
.sym 106457 basesoc_adr[2]
.sym 106458 basesoc_adr[1]
.sym 106459 basesoc_uart_rx_fifo_level0[4]
.sym 106460 $abc$40840$n3802_1
.sym 106461 $abc$40840$n3790_1
.sym 106462 basesoc_uart_rx_fifo_readable
.sym 106463 sys_rst
.sym 106464 basesoc_uart_rx_fifo_do_read
.sym 106465 basesoc_uart_rx_fifo_wrport_we
.sym 106466 basesoc_uart_rx_fifo_level0[0]
.sym 106467 $abc$40840$n3787_1
.sym 106468 basesoc_we
.sym 106475 basesoc_uart_rx_fifo_readable
.sym 106479 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 106480 basesoc_uart_eventmanager_pending_w[1]
.sym 106481 basesoc_adr[2]
.sym 106482 $abc$40840$n3710
.sym 106483 basesoc_adr[0]
.sym 106484 $abc$40840$n6789_1
.sym 106485 $abc$40840$n5922_1
.sym 106486 $abc$40840$n3787_1
.sym 106487 basesoc_uart_rx_fifo_wrport_we
.sym 106488 basesoc_uart_rx_fifo_produce[0]
.sym 106489 sys_rst
.sym 106491 $abc$40840$n3709_1
.sym 106492 $abc$40840$n3787_1
.sym 106493 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 106499 basesoc_uart_eventmanager_status_w[0]
.sym 106500 $abc$40840$n3709_1
.sym 106501 $abc$40840$n3786_1
.sym 106507 basesoc_uart_phy_rx_reg[2]
.sym 106511 basesoc_uart_phy_rx_reg[0]
.sym 106519 basesoc_uart_phy_rx_reg[6]
.sym 106523 basesoc_uart_phy_rx_reg[1]
.sym 106527 csrbankarray_interface1_bank_bus_dat_r[2]
.sym 106528 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 106529 csrbankarray_interface5_bank_bus_dat_r[2]
.sym 106551 basesoc_dat_w[7]
.sym 106567 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 106575 VexRiscv._zz_129_[1]
.sym 106579 VexRiscv.decode_to_execute_RS2[28]
.sym 106580 VexRiscv._zz_170_[1]
.sym 106581 $abc$40840$n5872_1
.sym 106583 basesoc_vexriscv_dbus_adr[4]
.sym 106584 basesoc_vexriscv_ibus_adr[4]
.sym 106585 grant
.sym 106587 VexRiscv.decode_to_execute_RS2[12]
.sym 106588 VexRiscv._zz_129_[4]
.sym 106589 VexRiscv._zz_170_[1]
.sym 106590 VexRiscv._zz_170_[0]
.sym 106591 basesoc_vexriscv_ibus_adr[9]
.sym 106592 basesoc_vexriscv_dbus_adr[9]
.sym 106593 grant
.sym 106595 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 106599 $abc$40840$n4592_1
.sym 106600 VexRiscv._zz_36_[11]
.sym 106601 $abc$40840$n4379_1
.sym 106603 basesoc_vexriscv_dbus_adr[5]
.sym 106604 basesoc_vexriscv_ibus_adr[5]
.sym 106605 grant
.sym 106607 VexRiscv._zz_36_[22]
.sym 106608 $abc$40840$n5025_1
.sym 106609 $abc$40840$n4939
.sym 106611 VexRiscv._zz_288_[6]
.sym 106612 VexRiscv._zz_151_[6]
.sym 106613 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 106615 basesoc_vexriscv_dbus_adr[6]
.sym 106616 basesoc_vexriscv_ibus_adr[6]
.sym 106617 grant
.sym 106619 $abc$40840$n4981_1
.sym 106620 VexRiscv._zz_36_[11]
.sym 106621 $abc$40840$n4939
.sym 106623 basesoc_vexriscv_dbus_adr[7]
.sym 106624 basesoc_vexriscv_ibus_adr[7]
.sym 106625 grant
.sym 106627 VexRiscv._zz_36_[22]
.sym 106628 $abc$40840$n4763_1
.sym 106629 $abc$40840$n4379_1
.sym 106631 VexRiscv._zz_36_[12]
.sym 106635 VexRiscv._zz_288_[8]
.sym 106636 VexRiscv._zz_151_[8]
.sym 106637 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 106639 VexRiscv._zz_36_[22]
.sym 106643 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 106644 $abc$40840$n4347
.sym 106647 VexRiscv._zz_36_[8]
.sym 106651 VexRiscv._zz_36_[11]
.sym 106655 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 106656 $abc$40840$n4347
.sym 106659 $abc$40840$n4774_1
.sym 106660 $abc$40840$n6751_1
.sym 106661 $abc$40840$n4776_1
.sym 106662 $abc$40840$n3926
.sym 106663 VexRiscv._zz_36_[6]
.sym 106664 $abc$40840$n4487_1
.sym 106665 $abc$40840$n4379_1
.sym 106667 VexRiscv._zz_36_[8]
.sym 106668 $abc$40840$n4526
.sym 106669 $abc$40840$n4379_1
.sym 106671 $abc$40840$n4985_1
.sym 106672 VexRiscv._zz_36_[12]
.sym 106673 $abc$40840$n4939
.sym 106675 $abc$40840$n4969
.sym 106676 VexRiscv._zz_36_[8]
.sym 106677 $abc$40840$n4939
.sym 106679 $abc$40840$n4961_1
.sym 106680 VexRiscv._zz_36_[6]
.sym 106681 $abc$40840$n4939
.sym 106683 VexRiscv._zz_36_[28]
.sym 106684 $abc$40840$n4861
.sym 106685 $abc$40840$n4379_1
.sym 106687 $abc$40840$n5049_1
.sym 106688 VexRiscv._zz_36_[28]
.sym 106689 $abc$40840$n4939
.sym 106691 $abc$40840$n4775_1
.sym 106692 $abc$40840$n4743_1
.sym 106693 $abc$40840$n4361_1
.sym 106694 $abc$40840$n3932
.sym 106695 $abc$40840$n4110
.sym 106696 VexRiscv._zz_49_[0]
.sym 106697 VexRiscv._zz_49_[1]
.sym 106698 VexRiscv._zz_151_[19]
.sym 106699 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 106700 $abc$40840$n4347
.sym 106703 $abc$40840$n4725_1
.sym 106704 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 106705 VexRiscv._zz_47_[0]
.sym 106706 VexRiscv._zz_47_[1]
.sym 106707 $abc$40840$n4743_1
.sym 106708 $abc$40840$n4711_1
.sym 106709 $abc$40840$n4361_1
.sym 106710 $abc$40840$n3932
.sym 106711 $abc$40840$n6764
.sym 106712 $abc$40840$n6763_1
.sym 106713 $abc$40840$n3932
.sym 106715 VexRiscv._zz_288_[18]
.sym 106716 VexRiscv._zz_151_[18]
.sym 106717 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 106719 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 106720 VexRiscv._zz_151_[17]
.sym 106721 VexRiscv.execute_LightShifterPlugin_isActive
.sym 106723 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 106727 $abc$40840$n4691_1
.sym 106728 $abc$40840$n4696_1
.sym 106729 $abc$40840$n4694_1
.sym 106730 $abc$40840$n3932
.sym 106731 $abc$40840$n4092
.sym 106732 VexRiscv._zz_199_[8]
.sym 106735 $abc$40840$n4092
.sym 106736 VexRiscv._zz_199_[11]
.sym 106739 VexRiscv._zz_36_[5]
.sym 106740 $abc$40840$n4468_1
.sym 106741 $abc$40840$n4379_1
.sym 106743 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 106744 VexRiscv._zz_151_[21]
.sym 106745 VexRiscv.execute_LightShifterPlugin_isActive
.sym 106747 VexRiscv._zz_36_[18]
.sym 106748 $abc$40840$n4699_1
.sym 106749 $abc$40840$n4379_1
.sym 106751 VexRiscv._zz_36_[18]
.sym 106752 $abc$40840$n5009
.sym 106753 $abc$40840$n4939
.sym 106755 $abc$40840$n4957_1
.sym 106756 VexRiscv._zz_36_[5]
.sym 106757 $abc$40840$n4939
.sym 106759 $abc$40840$n4146
.sym 106760 $abc$40840$n4693_1
.sym 106761 $abc$40840$n4408_1
.sym 106762 $abc$40840$n4345
.sym 106763 basesoc_ctrl_reset_reset_r
.sym 106767 $abc$40840$n4092
.sym 106768 VexRiscv._zz_199_[6]
.sym 106771 $abc$40840$n3733_1
.sym 106772 basesoc_ctrl_storage[24]
.sym 106773 $abc$40840$n3730_1
.sym 106774 basesoc_ctrl_storage[16]
.sym 106775 $abc$40840$n4690_1
.sym 106776 $abc$40840$n4688_1
.sym 106777 $abc$40840$n3926
.sym 106779 $abc$40840$n4092
.sym 106780 VexRiscv._zz_199_[5]
.sym 106783 $abc$40840$n4092
.sym 106784 VexRiscv._zz_199_[9]
.sym 106787 $abc$40840$n4092
.sym 106788 VexRiscv._zz_199_[7]
.sym 106791 VexRiscv._zz_151_[7]
.sym 106792 $abc$40840$n4187
.sym 106795 $abc$40840$n4178
.sym 106796 VexRiscv._zz_151_[20]
.sym 106799 VexRiscv._zz_151_[6]
.sym 106800 $abc$40840$n4183
.sym 106803 $abc$40840$n4459_1
.sym 106804 $abc$40840$n4146
.sym 106805 VexRiscv._zz_151_[17]
.sym 106807 $abc$40840$n4173
.sym 106808 $abc$40840$n4177
.sym 106809 $abc$40840$n4181
.sym 106810 $abc$40840$n4185
.sym 106811 VexRiscv._zz_41_[7]
.sym 106815 VexRiscv._zz_36_[17]
.sym 106819 VexRiscv._zz_151_[5]
.sym 106820 $abc$40840$n4175
.sym 106823 $abc$40840$n4110
.sym 106824 VexRiscv._zz_151_[19]
.sym 106827 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 106831 $abc$40840$n4106
.sym 106832 VexRiscv._zz_151_[14]
.sym 106835 $abc$40840$n4099
.sym 106836 $abc$40840$n4101
.sym 106837 $abc$40840$n4105
.sym 106838 $abc$40840$n4109
.sym 106839 VexRiscv._zz_151_[11]
.sym 106840 $abc$40840$n4103
.sym 106843 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 106847 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 106851 $abc$40840$n4695_1
.sym 106852 $abc$40840$n4654
.sym 106853 $abc$40840$n4361_1
.sym 106855 VexRiscv.CsrPlugin_mtval[20]
.sym 106856 $abc$40840$n4466_1
.sym 106857 $abc$40840$n4745_1
.sym 106859 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]
.sym 106863 $abc$40840$n4744_1
.sym 106864 VexRiscv._zz_170_[0]
.sym 106865 VexRiscv._zz_170_[1]
.sym 106866 VexRiscv._zz_151_[20]
.sym 106867 VexRiscv.CsrPlugin_mepc[5]
.sym 106868 $abc$40840$n4464
.sym 106869 $abc$40840$n3920
.sym 106870 VexRiscv._zz_200_[5]
.sym 106871 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]
.sym 106875 $abc$40840$n4654
.sym 106876 $abc$40840$n4627_1
.sym 106877 $abc$40840$n4361_1
.sym 106879 $abc$40840$n4627_1
.sym 106880 $abc$40840$n4586_1
.sym 106881 $abc$40840$n4361_1
.sym 106882 $abc$40840$n3932
.sym 106883 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]
.sym 106887 $abc$40840$n3616
.sym 106888 $abc$40840$n3621
.sym 106889 $abc$40840$n3622
.sym 106891 count[1]
.sym 106892 $abc$40840$n3611
.sym 106895 VexRiscv._zz_41_[7]
.sym 106896 VexRiscv._zz_199_[7]
.sym 106897 $abc$40840$n4212
.sym 106899 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 106900 VexRiscv._zz_151_[14]
.sym 106901 VexRiscv.execute_LightShifterPlugin_isActive
.sym 106903 VexRiscv.CsrPlugin_mepc[20]
.sym 106904 $abc$40840$n4464
.sym 106905 $abc$40840$n3920
.sym 106906 VexRiscv._zz_200_[20]
.sym 106907 VexRiscv._zz_41_[12]
.sym 106908 VexRiscv._zz_199_[12]
.sym 106909 $abc$40840$n4212
.sym 106911 $abc$40840$n3617
.sym 106912 $abc$40840$n3618
.sym 106913 $abc$40840$n3619
.sym 106915 count[5]
.sym 106916 count[7]
.sym 106917 count[8]
.sym 106918 count[10]
.sym 106919 $abc$40840$n190
.sym 106920 $abc$40840$n192
.sym 106921 $abc$40840$n194
.sym 106922 $abc$40840$n196
.sym 106923 $abc$40840$n3611
.sym 106924 $abc$40840$n6683
.sym 106927 $abc$40840$n3611
.sym 106928 $abc$40840$n6681
.sym 106931 $abc$40840$n3611
.sym 106932 $abc$40840$n6673
.sym 106935 $abc$40840$n3611
.sym 106936 $abc$40840$n6685
.sym 106939 count[0]
.sym 106940 $abc$40840$n200
.sym 106941 $abc$40840$n202
.sym 106942 $abc$40840$n198
.sym 106943 count[11]
.sym 106944 count[12]
.sym 106945 count[13]
.sym 106946 count[15]
.sym 106947 $abc$40840$n3611
.sym 106948 $abc$40840$n6679
.sym 106951 $abc$40840$n194
.sym 106955 $abc$40840$n6693
.sym 106956 $abc$40840$n3610
.sym 106959 $abc$40840$n6695
.sym 106960 $abc$40840$n3610
.sym 106963 $abc$40840$n6691
.sym 106964 $abc$40840$n3610
.sym 106967 $abc$40840$n6687
.sym 106968 $abc$40840$n3610
.sym 106971 $abc$40840$n6697
.sym 106972 $abc$40840$n3610
.sym 106975 $abc$40840$n6677
.sym 106976 $abc$40840$n3610
.sym 106979 VexRiscv.CsrPlugin_mtvec_base[18]
.sym 106980 VexRiscv.CsrPlugin_mepc[20]
.sym 106981 $abc$40840$n5070_1
.sym 106982 $abc$40840$n5067_1
.sym 106983 $abc$40840$n196
.sym 106987 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 106991 $abc$40840$n200
.sym 106995 $abc$40840$n202
.sym 106999 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 107003 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 107007 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 107011 $abc$40840$n198
.sym 107015 $abc$40840$n3924
.sym 107016 $abc$40840$n3658_1
.sym 107017 VexRiscv._zz_286_[7]
.sym 107019 VexRiscv._zz_286_[0]
.sym 107020 VexRiscv._zz_286_[1]
.sym 107023 $abc$40840$n3658_1
.sym 107024 $abc$40840$n3656_1
.sym 107025 $abc$40840$n3922
.sym 107026 $abc$40840$n3929
.sym 107027 VexRiscv.CsrPlugin_mtval[22]
.sym 107028 $abc$40840$n4466_1
.sym 107029 $abc$40840$n4777_1
.sym 107031 $abc$40840$n3658_1
.sym 107032 VexRiscv._zz_286_[7]
.sym 107033 VexRiscv._zz_152_
.sym 107035 sys_rst
.sym 107036 basesoc_dat_w[3]
.sym 107039 VexRiscv._zz_286_[6]
.sym 107040 VexRiscv._zz_286_[7]
.sym 107041 VexRiscv._zz_286_[4]
.sym 107042 VexRiscv._zz_286_[5]
.sym 107043 VexRiscv._zz_286_[4]
.sym 107044 VexRiscv._zz_286_[5]
.sym 107045 VexRiscv._zz_286_[6]
.sym 107047 $abc$40840$n3657_1
.sym 107048 $abc$40840$n3656_1
.sym 107049 $abc$40840$n3922
.sym 107051 $abc$40840$n4465_1
.sym 107052 VexRiscv._zz_286_[0]
.sym 107053 VexRiscv._zz_286_[1]
.sym 107055 VexRiscv._zz_286_[1]
.sym 107056 $abc$40840$n3929
.sym 107057 VexRiscv._zz_286_[0]
.sym 107058 $abc$40840$n3655_1
.sym 107059 $abc$40840$n3655_1
.sym 107060 $abc$40840$n3658_1
.sym 107061 $abc$40840$n3929
.sym 107063 $abc$40840$n3655_1
.sym 107064 $abc$40840$n3657_1
.sym 107065 $abc$40840$n3658_1
.sym 107067 VexRiscv._zz_337_
.sym 107071 VexRiscv._zz_286_[1]
.sym 107072 VexRiscv._zz_286_[0]
.sym 107073 $abc$40840$n4465_1
.sym 107075 VexRiscv._zz_286_[10]
.sym 107076 $abc$40840$n3923
.sym 107077 $abc$40840$n3924
.sym 107078 $abc$40840$n3921
.sym 107079 basesoc_uart_phy_tx_reg[2]
.sym 107080 basesoc_uart_phy_sink_payload_data[1]
.sym 107081 $abc$40840$n2301
.sym 107083 $abc$40840$n4048_1
.sym 107084 $abc$40840$n3925
.sym 107087 VexRiscv.CsrPlugin_mip_MEIP
.sym 107088 $abc$40840$n297
.sym 107089 $abc$40840$n4582_1
.sym 107091 VexRiscv.CsrPlugin_mepc[24]
.sym 107092 $abc$40840$n4464
.sym 107093 $abc$40840$n3920
.sym 107094 VexRiscv._zz_200_[24]
.sym 107095 basesoc_uart_phy_tx_reg[1]
.sym 107096 basesoc_uart_phy_sink_payload_data[0]
.sym 107097 $abc$40840$n2301
.sym 107099 VexRiscv.CsrPlugin_mip_MEIP
.sym 107100 VexRiscv.CsrPlugin_mie_MEIE
.sym 107103 VexRiscv.CsrPlugin_mie_MEIE
.sym 107104 $abc$40840$n3928
.sym 107105 $abc$40840$n3920
.sym 107106 VexRiscv._zz_200_[11]
.sym 107107 basesoc_uart_phy_tx_reg[3]
.sym 107108 basesoc_uart_phy_sink_payload_data[2]
.sym 107109 $abc$40840$n2301
.sym 107111 VexRiscv.CsrPlugin_mepc[13]
.sym 107112 $abc$40840$n4464
.sym 107113 $abc$40840$n3920
.sym 107114 VexRiscv._zz_200_[13]
.sym 107115 VexRiscv.CsrPlugin_mepc[30]
.sym 107116 $abc$40840$n4464
.sym 107117 $abc$40840$n3920
.sym 107118 VexRiscv._zz_200_[30]
.sym 107119 VexRiscv.CsrPlugin_mtval[30]
.sym 107120 $abc$40840$n4466_1
.sym 107121 $abc$40840$n4907_1
.sym 107123 $abc$40840$n5478_1
.sym 107124 $abc$40840$n5479
.sym 107127 VexRiscv.CsrPlugin_mtval[13]
.sym 107128 $abc$40840$n4466_1
.sym 107129 $abc$40840$n4629_1
.sym 107131 $abc$40840$n5490_1
.sym 107132 $abc$40840$n5491
.sym 107135 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 107136 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 107137 VexRiscv._zz_190_
.sym 107138 $abc$40840$n235
.sym 107139 VexRiscv.CsrPlugin_mepc[30]
.sym 107140 VexRiscv.lastStagePc[30]
.sym 107141 $abc$40840$n2653
.sym 107143 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 107147 VexRiscv.execute_CsrPlugin_writeData[1]
.sym 107151 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 107155 $abc$40840$n3925
.sym 107156 $abc$40840$n4523
.sym 107159 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 107163 VexRiscv._zz_334_
.sym 107167 VexRiscv.CsrPlugin_mepc[7]
.sym 107168 $abc$40840$n4464
.sym 107169 $abc$40840$n3920
.sym 107170 VexRiscv._zz_200_[7]
.sym 107175 basesoc_dat_w[1]
.sym 107251 $abc$40840$n2464
.sym 107259 eventmanager_status_w[0]
.sym 107260 eventsourceprocess0_old_trigger
.sym 107267 basesoc_ctrl_reset_reset_r
.sym 107268 $abc$40840$n3864
.sym 107269 sys_rst
.sym 107270 $abc$40840$n2464
.sym 107291 basesoc_ctrl_reset_reset_r
.sym 107303 array_muxed0[2]
.sym 107307 array_muxed0[4]
.sym 107311 $abc$40840$n3812
.sym 107312 $abc$40840$n3833
.sym 107313 sys_rst
.sym 107315 basesoc_we
.sym 107316 $abc$40840$n3855
.sym 107317 $abc$40840$n3728
.sym 107318 sys_rst
.sym 107319 basesoc_vexriscv_dbus_adr[0]
.sym 107320 basesoc_vexriscv_ibus_adr[0]
.sym 107321 grant
.sym 107327 basesoc_adr[4]
.sym 107328 $abc$40840$n3834
.sym 107331 array_muxed1[6]
.sym 107335 basesoc_dat_w[6]
.sym 107339 basesoc_adr[3]
.sym 107340 $abc$40840$n3710
.sym 107341 basesoc_adr[2]
.sym 107343 basesoc_adr[4]
.sym 107344 $abc$40840$n3708
.sym 107347 basesoc_adr[4]
.sym 107348 $abc$40840$n3725
.sym 107351 basesoc_adr[0]
.sym 107352 basesoc_adr[1]
.sym 107355 basesoc_adr[1]
.sym 107356 basesoc_adr[0]
.sym 107359 basesoc_dat_w[4]
.sym 107363 basesoc_adr[1]
.sym 107364 basesoc_adr[0]
.sym 107367 basesoc_timer0_reload_storage[29]
.sym 107368 $abc$40840$n3831
.sym 107369 $abc$40840$n3820
.sym 107370 basesoc_timer0_load_storage[29]
.sym 107371 basesoc_timer0_reload_storage[14]
.sym 107372 $abc$40840$n6878
.sym 107373 basesoc_timer0_eventmanager_status_w
.sym 107375 basesoc_dat_w[3]
.sym 107379 basesoc_adr[3]
.sym 107380 $abc$40840$n3709_1
.sym 107383 basesoc_dat_w[7]
.sym 107387 $abc$40840$n3812
.sym 107388 $abc$40840$n3820
.sym 107389 sys_rst
.sym 107391 basesoc_timer0_load_storage[24]
.sym 107392 $abc$40840$n3708
.sym 107393 basesoc_adr[4]
.sym 107394 $abc$40840$n6827_1
.sym 107395 basesoc_dat_w[5]
.sym 107399 array_muxed0[3]
.sym 107403 basesoc_timer0_load_storage[8]
.sym 107404 $abc$40840$n3730_1
.sym 107405 basesoc_timer0_reload_storage[24]
.sym 107406 $abc$40840$n3725
.sym 107407 basesoc_uart_rx_fifo_level0[0]
.sym 107408 basesoc_uart_rx_fifo_level0[1]
.sym 107409 basesoc_uart_rx_fifo_level0[2]
.sym 107410 basesoc_uart_rx_fifo_level0[3]
.sym 107411 basesoc_timer0_load_storage[8]
.sym 107412 $abc$40840$n6172_1
.sym 107413 basesoc_timer0_en_storage
.sym 107416 $PACKER_VCC_NET
.sym 107417 basesoc_uart_rx_fifo_level0[0]
.sym 107419 basesoc_timer0_load_storage[11]
.sym 107420 $abc$40840$n6178_1
.sym 107421 basesoc_timer0_en_storage
.sym 107423 $abc$40840$n6794_1
.sym 107424 $abc$40840$n6826
.sym 107425 basesoc_timer0_eventmanager_storage
.sym 107426 basesoc_adr[4]
.sym 107427 basesoc_uart_rx_fifo_level0[4]
.sym 107428 $abc$40840$n3802_1
.sym 107429 basesoc_uart_phy_source_valid
.sym 107432 basesoc_uart_rx_fifo_produce[0]
.sym 107437 basesoc_uart_rx_fifo_produce[1]
.sym 107441 basesoc_uart_rx_fifo_produce[2]
.sym 107442 $auto$alumacc.cc:474:replace_alu$4081.C[2]
.sym 107445 basesoc_uart_rx_fifo_produce[3]
.sym 107446 $auto$alumacc.cc:474:replace_alu$4081.C[3]
.sym 107447 sys_rst
.sym 107448 basesoc_uart_rx_fifo_wrport_we
.sym 107452 $PACKER_VCC_NET
.sym 107453 basesoc_uart_rx_fifo_produce[0]
.sym 107455 basesoc_uart_rx_fifo_wrport_we
.sym 107459 basesoc_adr[4]
.sym 107460 $abc$40840$n3812
.sym 107461 $abc$40840$n3708
.sym 107462 sys_rst
.sym 107467 basesoc_timer0_reload_storage[24]
.sym 107468 $abc$40840$n6908
.sym 107469 basesoc_timer0_eventmanager_status_w
.sym 107471 basesoc_timer0_reload_storage[29]
.sym 107472 $abc$40840$n6923
.sym 107473 basesoc_timer0_eventmanager_status_w
.sym 107475 basesoc_timer0_load_storage[29]
.sym 107476 $abc$40840$n6214_1
.sym 107477 basesoc_timer0_en_storage
.sym 107479 VexRiscv._zz_198_
.sym 107480 VexRiscv._zz_199_[7]
.sym 107483 basesoc_adr[3]
.sym 107484 basesoc_adr[2]
.sym 107485 $abc$40840$n3734
.sym 107487 $abc$40840$n6651
.sym 107491 basesoc_timer0_load_storage[24]
.sym 107492 $abc$40840$n6204_1
.sym 107493 basesoc_timer0_en_storage
.sym 107495 VexRiscv.memory_MulDivIterativePlugin_div_result[6]
.sym 107496 $abc$40840$n4262_1
.sym 107497 VexRiscv.memory_arbitration_isValid
.sym 107498 VexRiscv.execute_to_memory_IS_DIV
.sym 107499 VexRiscv.memory_MulDivIterativePlugin_div_result[5]
.sym 107500 $abc$40840$n4259
.sym 107501 VexRiscv.memory_arbitration_isValid
.sym 107502 VexRiscv.execute_to_memory_IS_DIV
.sym 107503 VexRiscv._zz_170_[0]
.sym 107507 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 107508 $abc$40840$n4263
.sym 107509 $abc$40840$n3647_1
.sym 107511 VexRiscv._zz_198_
.sym 107512 VexRiscv._zz_199_[12]
.sym 107515 VexRiscv._zz_198_
.sym 107516 VexRiscv._zz_199_[11]
.sym 107519 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 107520 $abc$40840$n4260_1
.sym 107521 $abc$40840$n3647_1
.sym 107523 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 107524 $abc$40840$n4278_1
.sym 107525 $abc$40840$n3647_1
.sym 107527 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 107531 basesoc_vexriscv_dbus_adr[8]
.sym 107532 basesoc_vexriscv_ibus_adr[8]
.sym 107533 grant
.sym 107535 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 107539 VexRiscv._zz_129_[1]
.sym 107540 VexRiscv.decode_to_execute_RS2[9]
.sym 107541 VexRiscv._zz_170_[0]
.sym 107542 VexRiscv._zz_170_[1]
.sym 107543 $abc$40840$n4378
.sym 107544 VexRiscv._zz_35_[22]
.sym 107545 $abc$40840$n4764_1
.sym 107547 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 107551 VexRiscv._zz_129_[2]
.sym 107552 VexRiscv.decode_to_execute_RS2[10]
.sym 107553 VexRiscv._zz_170_[0]
.sym 107554 VexRiscv._zz_170_[1]
.sym 107555 VexRiscv._zz_129_[5]
.sym 107556 VexRiscv.decode_to_execute_RS2[13]
.sym 107557 VexRiscv._zz_170_[0]
.sym 107558 VexRiscv._zz_170_[1]
.sym 107559 basesoc_uart_phy_rx_reg[5]
.sym 107563 VexRiscv._zz_35_[6]
.sym 107564 $abc$40840$n4488
.sym 107565 $abc$40840$n4378
.sym 107567 VexRiscv._zz_35_[5]
.sym 107568 $abc$40840$n4958
.sym 107569 $abc$40840$n4938_1
.sym 107571 basesoc_uart_phy_rx_reg[7]
.sym 107575 VexRiscv._zz_35_[11]
.sym 107576 $abc$40840$n4593_1
.sym 107577 $abc$40840$n4378
.sym 107579 VexRiscv._zz_35_[6]
.sym 107580 $abc$40840$n4962
.sym 107581 $abc$40840$n4938_1
.sym 107583 VexRiscv._zz_198_
.sym 107584 VexRiscv._zz_199_[19]
.sym 107587 VexRiscv._zz_35_[11]
.sym 107588 $abc$40840$n4982_1
.sym 107589 $abc$40840$n4938_1
.sym 107591 $abc$40840$n4345
.sym 107592 $abc$40840$n6750_1
.sym 107593 $abc$40840$n3932
.sym 107594 $abc$40840$n4772_1
.sym 107595 VexRiscv._zz_288_[12]
.sym 107596 VexRiscv._zz_151_[12]
.sym 107597 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 107599 sys_rst
.sym 107600 $abc$40840$n6821
.sym 107601 user_btn0
.sym 107603 VexRiscv._zz_288_[11]
.sym 107604 VexRiscv._zz_151_[11]
.sym 107605 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 107607 VexRiscv._zz_35_[18]
.sym 107608 $abc$40840$n5010
.sym 107609 $abc$40840$n4938_1
.sym 107611 VexRiscv._zz_35_[12]
.sym 107612 $abc$40840$n4986_1
.sym 107613 $abc$40840$n4938_1
.sym 107615 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 107616 $abc$40840$n4347
.sym 107619 $abc$40840$n4093
.sym 107620 VexRiscv._zz_292_
.sym 107623 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 107627 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 107631 VexRiscv._zz_288_[22]
.sym 107632 VexRiscv._zz_151_[22]
.sym 107633 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 107635 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 107636 VexRiscv._zz_151_[13]
.sym 107637 VexRiscv.execute_LightShifterPlugin_isActive
.sym 107639 VexRiscv._zz_288_[17]
.sym 107640 VexRiscv._zz_151_[17]
.sym 107641 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 107643 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 107647 VexRiscv._zz_288_[19]
.sym 107648 VexRiscv._zz_151_[19]
.sym 107649 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 107651 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 107655 VexRiscv._zz_288_[29]
.sym 107656 VexRiscv._zz_151_[29]
.sym 107657 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 107659 basesoc_dat_w[3]
.sym 107663 VexRiscv._zz_197_
.sym 107664 VexRiscv.decode_to_execute_RS2[10]
.sym 107667 VexRiscv._zz_197_
.sym 107668 VexRiscv.decode_to_execute_RS2[9]
.sym 107671 $abc$40840$n4638
.sym 107672 $abc$40840$n4608_1
.sym 107673 $abc$40840$n4361_1
.sym 107675 $abc$40840$n4678
.sym 107676 $abc$40840$n4638
.sym 107677 $abc$40840$n4361_1
.sym 107679 basesoc_dat_w[7]
.sym 107683 $abc$40840$n4347
.sym 107684 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 107685 $abc$40840$n6762
.sym 107686 $abc$40840$n4345
.sym 107687 $abc$40840$n4092
.sym 107688 VexRiscv._zz_199_[10]
.sym 107691 basesoc_ctrl_reset_reset_r
.sym 107695 $abc$40840$n4166
.sym 107696 VexRiscv._zz_49_[0]
.sym 107697 VexRiscv._zz_49_[1]
.sym 107698 VexRiscv._zz_151_[29]
.sym 107699 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 107700 VexRiscv._zz_151_[10]
.sym 107701 VexRiscv.execute_LightShifterPlugin_isActive
.sym 107703 $abc$40840$n4095
.sym 107704 VexRiscv._zz_49_[0]
.sym 107705 VexRiscv._zz_49_[1]
.sym 107706 VexRiscv._zz_151_[28]
.sym 107707 $abc$40840$n4873_1
.sym 107708 $abc$40840$n4840_1
.sym 107709 $abc$40840$n4361_1
.sym 107711 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 107712 VexRiscv._zz_151_[29]
.sym 107713 VexRiscv.execute_LightShifterPlugin_isActive
.sym 107715 $abc$40840$n4347
.sym 107716 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 107717 $abc$40840$n6767_1
.sym 107718 $abc$40840$n4345
.sym 107719 VexRiscv._zz_36_[17]
.sym 107720 $abc$40840$n5005
.sym 107721 $abc$40840$n4939
.sym 107723 $abc$40840$n4890
.sym 107724 $abc$40840$n6770_1
.sym 107725 $abc$40840$n3926
.sym 107727 $abc$40840$n6769_1
.sym 107728 $abc$40840$n6768
.sym 107729 $abc$40840$n3932
.sym 107731 VexRiscv._zz_44_[0]
.sym 107732 VexRiscv._zz_44_[1]
.sym 107735 VexRiscv._zz_36_[17]
.sym 107736 $abc$40840$n4682
.sym 107737 $abc$40840$n4379_1
.sym 107739 VexRiscv._zz_36_[29]
.sym 107740 $abc$40840$n4877_1
.sym 107741 $abc$40840$n4379_1
.sym 107743 VexRiscv._zz_199_[12]
.sym 107744 VexRiscv._zz_170_[0]
.sym 107745 VexRiscv._zz_44_[1]
.sym 107746 VexRiscv._zz_44_[0]
.sym 107747 $abc$40840$n5053
.sym 107748 VexRiscv._zz_36_[29]
.sym 107749 $abc$40840$n4939
.sym 107751 VexRiscv._zz_151_[9]
.sym 107752 $abc$40840$n4093
.sym 107755 basesoc_vexriscv_dbus_adr[3]
.sym 107756 basesoc_vexriscv_ibus_adr[3]
.sym 107757 grant
.sym 107759 VexRiscv._zz_36_[29]
.sym 107763 $abc$40840$n4090
.sym 107764 $abc$40840$n4095
.sym 107765 VexRiscv._zz_151_[28]
.sym 107766 $abc$40840$n4089
.sym 107767 $abc$40840$n4146
.sym 107768 $abc$40840$n4148
.sym 107769 VexRiscv._zz_151_[12]
.sym 107770 VexRiscv._zz_151_[17]
.sym 107771 $abc$40840$n4152
.sym 107772 $abc$40840$n6655
.sym 107773 VexRiscv._zz_151_[4]
.sym 107774 $abc$40840$n4145
.sym 107775 VexRiscv._zz_199_[29]
.sym 107776 VexRiscv._zz_286_[9]
.sym 107777 VexRiscv._zz_44_[1]
.sym 107778 VexRiscv._zz_44_[0]
.sym 107779 $abc$40840$n4153
.sym 107780 VexRiscv._zz_151_[16]
.sym 107783 $abc$40840$n4459_1
.sym 107784 $abc$40840$n6655
.sym 107785 VexRiscv._zz_151_[4]
.sym 107787 $abc$40840$n6655
.sym 107788 $abc$40840$n4458
.sym 107789 $abc$40840$n4408_1
.sym 107790 $abc$40840$n4345
.sym 107791 VexRiscv._zz_199_[21]
.sym 107792 VexRiscv._zz_286_[1]
.sym 107793 VexRiscv._zz_44_[1]
.sym 107794 VexRiscv._zz_44_[0]
.sym 107795 $abc$40840$n6657_1
.sym 107796 VexRiscv._zz_151_[3]
.sym 107799 $abc$40840$n4088
.sym 107800 $abc$40840$n4098
.sym 107803 VexRiscv._zz_41_[9]
.sym 107804 $abc$40840$n3935
.sym 107805 $abc$40840$n4094
.sym 107807 VexRiscv.decode_to_execute_RS2[9]
.sym 107808 VexRiscv._zz_286_[9]
.sym 107809 VexRiscv._zz_42_[0]
.sym 107810 VexRiscv._zz_42_[1]
.sym 107811 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 107815 VexRiscv.CsrPlugin_mtval[24]
.sym 107816 $abc$40840$n4466_1
.sym 107817 $abc$40840$n4809_1
.sym 107819 VexRiscv._zz_199_[20]
.sym 107820 VexRiscv._zz_286_[0]
.sym 107821 VexRiscv._zz_44_[1]
.sym 107822 VexRiscv._zz_44_[0]
.sym 107823 $abc$40840$n4808
.sym 107824 VexRiscv._zz_170_[0]
.sym 107825 VexRiscv._zz_170_[1]
.sym 107826 VexRiscv._zz_151_[24]
.sym 107827 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 107831 $abc$40840$n4412_1
.sym 107832 $abc$40840$n4455
.sym 107833 $abc$40840$n4361_1
.sym 107835 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 107839 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 107840 VexRiscv._zz_151_[16]
.sym 107841 VexRiscv.execute_LightShifterPlugin_isActive
.sym 107843 VexRiscv._zz_199_[28]
.sym 107844 VexRiscv._zz_286_[8]
.sym 107845 VexRiscv._zz_44_[1]
.sym 107846 VexRiscv._zz_44_[0]
.sym 107847 $abc$40840$n3622
.sym 107848 $abc$40840$n3616
.sym 107849 $abc$40840$n3621
.sym 107850 $abc$40840$n3620
.sym 107851 count[1]
.sym 107852 count[2]
.sym 107853 count[3]
.sym 107854 count[4]
.sym 107855 $abc$40840$n3611
.sym 107856 $abc$40840$n6675
.sym 107859 $abc$40840$n3611
.sym 107860 $abc$40840$n6665
.sym 107863 $abc$40840$n4776_1
.sym 107864 VexRiscv._zz_170_[0]
.sym 107865 VexRiscv._zz_170_[1]
.sym 107866 VexRiscv._zz_151_[22]
.sym 107867 $abc$40840$n3611
.sym 107868 $abc$40840$n6663
.sym 107871 $abc$40840$n3611
.sym 107872 $abc$40840$n6669
.sym 107875 $abc$40840$n3611
.sym 107876 $abc$40840$n6667
.sym 107880 count[0]
.sym 107884 count[1]
.sym 107885 $PACKER_VCC_NET
.sym 107888 count[2]
.sym 107889 $PACKER_VCC_NET
.sym 107890 $auto$alumacc.cc:474:replace_alu$4042.C[2]
.sym 107892 count[3]
.sym 107893 $PACKER_VCC_NET
.sym 107894 $auto$alumacc.cc:474:replace_alu$4042.C[3]
.sym 107896 count[4]
.sym 107897 $PACKER_VCC_NET
.sym 107898 $auto$alumacc.cc:474:replace_alu$4042.C[4]
.sym 107900 count[5]
.sym 107901 $PACKER_VCC_NET
.sym 107902 $auto$alumacc.cc:474:replace_alu$4042.C[5]
.sym 107904 count[6]
.sym 107905 $PACKER_VCC_NET
.sym 107906 $auto$alumacc.cc:474:replace_alu$4042.C[6]
.sym 107908 count[7]
.sym 107909 $PACKER_VCC_NET
.sym 107910 $auto$alumacc.cc:474:replace_alu$4042.C[7]
.sym 107912 count[8]
.sym 107913 $PACKER_VCC_NET
.sym 107914 $auto$alumacc.cc:474:replace_alu$4042.C[8]
.sym 107916 count[9]
.sym 107917 $PACKER_VCC_NET
.sym 107918 $auto$alumacc.cc:474:replace_alu$4042.C[9]
.sym 107920 count[10]
.sym 107921 $PACKER_VCC_NET
.sym 107922 $auto$alumacc.cc:474:replace_alu$4042.C[10]
.sym 107924 count[11]
.sym 107925 $PACKER_VCC_NET
.sym 107926 $auto$alumacc.cc:474:replace_alu$4042.C[11]
.sym 107928 count[12]
.sym 107929 $PACKER_VCC_NET
.sym 107930 $auto$alumacc.cc:474:replace_alu$4042.C[12]
.sym 107932 count[13]
.sym 107933 $PACKER_VCC_NET
.sym 107934 $auto$alumacc.cc:474:replace_alu$4042.C[13]
.sym 107936 count[14]
.sym 107937 $PACKER_VCC_NET
.sym 107938 $auto$alumacc.cc:474:replace_alu$4042.C[14]
.sym 107940 count[15]
.sym 107941 $PACKER_VCC_NET
.sym 107942 $auto$alumacc.cc:474:replace_alu$4042.C[15]
.sym 107944 count[16]
.sym 107945 $PACKER_VCC_NET
.sym 107946 $auto$alumacc.cc:474:replace_alu$4042.C[16]
.sym 107948 count[17]
.sym 107949 $PACKER_VCC_NET
.sym 107950 $auto$alumacc.cc:474:replace_alu$4042.C[17]
.sym 107952 count[18]
.sym 107953 $PACKER_VCC_NET
.sym 107954 $auto$alumacc.cc:474:replace_alu$4042.C[18]
.sym 107956 count[19]
.sym 107957 $PACKER_VCC_NET
.sym 107958 $auto$alumacc.cc:474:replace_alu$4042.C[19]
.sym 107959 basesoc_vexriscv_ibus_adr[13]
.sym 107960 basesoc_vexriscv_dbus_adr[13]
.sym 107961 grant
.sym 107963 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 107967 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 107971 VexRiscv._zz_129_[4]
.sym 107972 VexRiscv.decode_to_execute_RS2[12]
.sym 107973 VexRiscv._zz_170_[0]
.sym 107974 VexRiscv._zz_170_[1]
.sym 107975 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 107976 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 107977 $abc$40840$n235
.sym 107978 VexRiscv._zz_192_
.sym 107979 VexRiscv._zz_286_[7]
.sym 107980 VexRiscv._zz_286_[4]
.sym 107981 VexRiscv._zz_286_[5]
.sym 107982 VexRiscv._zz_286_[6]
.sym 107983 VexRiscv._zz_286_[3]
.sym 107984 VexRiscv._zz_286_[2]
.sym 107985 $abc$40840$n3656_1
.sym 107987 $abc$40840$n3922
.sym 107988 VexRiscv._zz_286_[8]
.sym 107989 VexRiscv._zz_286_[9]
.sym 107991 VexRiscv._zz_286_[10]
.sym 107992 VexRiscv._zz_152_
.sym 107993 VexRiscv._zz_286_[8]
.sym 107994 VexRiscv._zz_286_[9]
.sym 107995 basesoc_uart_tx_fifo_consume[1]
.sym 107999 VexRiscv._zz_286_[2]
.sym 108000 VexRiscv._zz_286_[3]
.sym 108003 VexRiscv.CsrPlugin_mepc[22]
.sym 108004 $abc$40840$n4464
.sym 108005 $abc$40840$n3920
.sym 108006 VexRiscv._zz_200_[22]
.sym 108007 basesoc_uart_tx_fifo_wrport_we
.sym 108011 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 108012 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 108013 $abc$40840$n235
.sym 108014 VexRiscv._zz_192_
.sym 108015 $abc$40840$n3921
.sym 108016 $abc$40840$n4352_1
.sym 108017 VexRiscv._zz_152_
.sym 108019 $abc$40840$n3657_1
.sym 108020 $abc$40840$n3656_1
.sym 108021 $abc$40840$n3922
.sym 108023 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 108024 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 108025 $abc$40840$n235
.sym 108026 VexRiscv._zz_192_
.sym 108027 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 108031 VexRiscv.CsrPlugin_mepc[29]
.sym 108032 $abc$40840$n4464
.sym 108033 $abc$40840$n3920
.sym 108034 VexRiscv._zz_200_[29]
.sym 108035 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 108039 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 108040 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 108041 $abc$40840$n235
.sym 108042 VexRiscv._zz_192_
.sym 108043 $abc$40840$n5466_1
.sym 108044 $abc$40840$n5467_1
.sym 108047 $abc$40840$n5439_1
.sym 108048 $abc$40840$n5440_1
.sym 108051 $abc$40840$n5415_1
.sym 108052 $abc$40840$n5416_1
.sym 108055 $abc$40840$n5484_1
.sym 108056 $abc$40840$n5485
.sym 108059 $abc$40840$n5463_1
.sym 108060 $abc$40840$n5464_1
.sym 108063 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 108064 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 108065 $abc$40840$n235
.sym 108066 VexRiscv._zz_192_
.sym 108067 $abc$40840$n5454_1
.sym 108068 $abc$40840$n5455_1
.sym 108071 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 108075 $abc$40840$n4464
.sym 108076 $abc$40840$n3925
.sym 108079 VexRiscv.CsrPlugin_mepc[13]
.sym 108080 VexRiscv.lastStagePc[13]
.sym 108081 $abc$40840$n2653
.sym 108083 VexRiscv._zz_200_[0]
.sym 108084 VexRiscv.externalInterruptArray_regNext[0]
.sym 108087 $abc$40840$n3928
.sym 108088 $abc$40840$n3925
.sym 108089 $abc$40840$n4980
.sym 108091 $abc$40840$n4906
.sym 108092 VexRiscv._zz_170_[0]
.sym 108093 VexRiscv._zz_170_[1]
.sym 108094 VexRiscv._zz_151_[30]
.sym 108095 $abc$40840$n4628_1
.sym 108096 VexRiscv._zz_170_[0]
.sym 108097 VexRiscv._zz_170_[1]
.sym 108098 VexRiscv._zz_151_[13]
.sym 108099 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 108103 $abc$40840$n5367_1
.sym 108104 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 108105 $abc$40840$n5337_1
.sym 108107 $abc$40840$n5397_1
.sym 108108 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 108109 $abc$40840$n5337_1
.sym 108111 $abc$40840$n5385_1
.sym 108112 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 108113 $abc$40840$n5337_1
.sym 108115 $abc$40840$n4382_1
.sym 108116 VexRiscv._zz_170_[0]
.sym 108117 VexRiscv._zz_170_[1]
.sym 108118 VexRiscv._zz_151_[1]
.sym 108119 $abc$40840$n5349_1
.sym 108120 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 108121 $abc$40840$n5337_1
.sym 108123 VexRiscv.CsrPlugin_mepc[24]
.sym 108124 VexRiscv.lastStagePc[24]
.sym 108125 $abc$40840$n2653
.sym 108127 $abc$40840$n3664_1
.sym 108128 $abc$40840$n3665_1
.sym 108131 $abc$40840$n5339_1
.sym 108132 VexRiscv.execute_CsrPlugin_writeData[1]
.sym 108133 $abc$40840$n5337_1
.sym 108135 basesoc_uart_phy_tx_reg[4]
.sym 108136 basesoc_uart_phy_sink_payload_data[3]
.sym 108137 $abc$40840$n2301
.sym 108139 basesoc_uart_phy_tx_reg[5]
.sym 108140 basesoc_uart_phy_sink_payload_data[4]
.sym 108141 $abc$40840$n2301
.sym 108147 basesoc_uart_phy_tx_reg[6]
.sym 108148 basesoc_uart_phy_sink_payload_data[5]
.sym 108149 $abc$40840$n2301
.sym 108155 $abc$40840$n2301
.sym 108156 basesoc_uart_phy_sink_payload_data[7]
.sym 108163 basesoc_uart_phy_tx_reg[7]
.sym 108164 basesoc_uart_phy_sink_payload_data[6]
.sym 108165 $abc$40840$n2301
.sym 108187 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 108215 $abc$40840$n2477
.sym 108243 basesoc_dat_w[1]
.sym 108244 $abc$40840$n3864
.sym 108245 sys_rst
.sym 108246 $abc$40840$n2477
.sym 108247 basesoc_dat_w[1]
.sym 108251 basesoc_dat_w[3]
.sym 108259 basesoc_dat_w[6]
.sym 108263 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[4]
.sym 108267 VexRiscv.decode_to_execute_RS2[14]
.sym 108268 VexRiscv._zz_129_[6]
.sym 108269 VexRiscv._zz_170_[1]
.sym 108270 VexRiscv._zz_170_[0]
.sym 108271 VexRiscv._zz_170_[1]
.sym 108275 VexRiscv._zz_129_[6]
.sym 108279 VexRiscv._zz_170_[0]
.sym 108283 VexRiscv._zz_129_[6]
.sym 108284 VexRiscv.decode_to_execute_RS2[14]
.sym 108285 VexRiscv._zz_170_[0]
.sym 108286 VexRiscv._zz_170_[1]
.sym 108291 VexRiscv.decode_to_execute_RS2[30]
.sym 108292 VexRiscv._zz_170_[1]
.sym 108293 $abc$40840$n5876_1
.sym 108295 eventmanager_status_w[1]
.sym 108299 basesoc_we
.sym 108300 $abc$40840$n3711
.sym 108301 $abc$40840$n3725
.sym 108302 sys_rst
.sym 108303 csrbankarray_csrbank0_buttons_ev_enable0_w[0]
.sym 108304 $abc$40840$n3728
.sym 108305 $abc$40840$n6090_1
.sym 108307 $abc$40840$n3709_1
.sym 108308 $abc$40840$n3787_1
.sym 108309 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 108311 eventmanager_status_w[1]
.sym 108312 eventsourceprocess1_old_trigger
.sym 108315 eventmanager_status_w[0]
.sym 108316 $abc$40840$n3734
.sym 108317 $abc$40840$n6089
.sym 108318 $abc$40840$n3855
.sym 108319 csrbankarray_csrbank0_leds_out0_w[0]
.sym 108320 eventmanager_pending_w[0]
.sym 108321 basesoc_adr[0]
.sym 108322 basesoc_adr[1]
.sym 108323 $abc$40840$n3709_1
.sym 108324 $abc$40840$n3787_1
.sym 108325 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 108327 $abc$40840$n3709_1
.sym 108328 $abc$40840$n3787_1
.sym 108329 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 108331 $abc$40840$n3709_1
.sym 108332 $abc$40840$n3787_1
.sym 108333 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 108335 basesoc_timer0_load_storage[26]
.sym 108336 $abc$40840$n6208_1
.sym 108337 basesoc_timer0_en_storage
.sym 108339 basesoc_timer0_load_storage[15]
.sym 108340 $abc$40840$n6186_1
.sym 108341 basesoc_timer0_en_storage
.sym 108343 $abc$40840$n3709_1
.sym 108344 $abc$40840$n3787_1
.sym 108345 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 108347 basesoc_timer0_load_storage[28]
.sym 108348 $abc$40840$n6212_1
.sym 108349 basesoc_timer0_en_storage
.sym 108351 basesoc_timer0_load_storage[14]
.sym 108352 $abc$40840$n6184_1
.sym 108353 basesoc_timer0_en_storage
.sym 108355 basesoc_timer0_load_storage[30]
.sym 108356 $abc$40840$n6216_1
.sym 108357 basesoc_timer0_en_storage
.sym 108360 basesoc_uart_rx_fifo_level0[0]
.sym 108365 basesoc_uart_rx_fifo_level0[1]
.sym 108369 basesoc_uart_rx_fifo_level0[2]
.sym 108370 $auto$alumacc.cc:474:replace_alu$4045.C[2]
.sym 108373 basesoc_uart_rx_fifo_level0[3]
.sym 108374 $auto$alumacc.cc:474:replace_alu$4045.C[3]
.sym 108377 basesoc_uart_rx_fifo_level0[4]
.sym 108378 $auto$alumacc.cc:474:replace_alu$4045.C[4]
.sym 108379 basesoc_timer0_reload_storage[15]
.sym 108380 $abc$40840$n6881
.sym 108381 basesoc_timer0_eventmanager_status_w
.sym 108383 basesoc_dat_w[4]
.sym 108387 basesoc_timer0_reload_storage[8]
.sym 108388 $abc$40840$n6860
.sym 108389 basesoc_timer0_eventmanager_status_w
.sym 108391 $abc$40840$n3709_1
.sym 108392 basesoc_adr[3]
.sym 108395 basesoc_timer0_value[28]
.sym 108396 basesoc_timer0_value[29]
.sym 108397 basesoc_timer0_value[30]
.sym 108398 basesoc_timer0_value[31]
.sym 108399 basesoc_timer0_reload_storage[30]
.sym 108400 $abc$40840$n6926
.sym 108401 basesoc_timer0_eventmanager_status_w
.sym 108403 basesoc_dat_w[4]
.sym 108407 basesoc_timer0_reload_storage[26]
.sym 108408 $abc$40840$n6914
.sym 108409 basesoc_timer0_eventmanager_status_w
.sym 108411 $abc$40840$n3831
.sym 108412 $abc$40840$n3812
.sym 108413 sys_rst
.sym 108415 basesoc_timer0_reload_storage[11]
.sym 108416 $abc$40840$n6869
.sym 108417 basesoc_timer0_eventmanager_status_w
.sym 108419 basesoc_timer0_reload_storage[28]
.sym 108420 $abc$40840$n6920
.sym 108421 basesoc_timer0_eventmanager_status_w
.sym 108423 basesoc_uart_phy_rx_reg[3]
.sym 108427 basesoc_uart_phy_rx_reg[6]
.sym 108431 sys_rst
.sym 108432 $abc$40840$n6651
.sym 108435 basesoc_uart_phy_rx_reg[2]
.sym 108443 basesoc_uart_phy_rx_reg[1]
.sym 108447 basesoc_uart_phy_rx_reg[7]
.sym 108451 VexRiscv.memory_MulDivIterativePlugin_div_result[7]
.sym 108452 $abc$40840$n4265
.sym 108453 VexRiscv.memory_arbitration_isValid
.sym 108454 VexRiscv.execute_to_memory_IS_DIV
.sym 108455 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 108456 $abc$40840$n4281
.sym 108457 $abc$40840$n3647_1
.sym 108459 $abc$40840$n3708
.sym 108460 basesoc_timer0_load_storage[31]
.sym 108461 basesoc_timer0_reload_storage[31]
.sym 108462 $abc$40840$n3725
.sym 108463 basesoc_timer0_reload_storage[31]
.sym 108464 $abc$40840$n6929
.sym 108465 basesoc_timer0_eventmanager_status_w
.sym 108467 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 108468 $abc$40840$n4266_1
.sym 108469 $abc$40840$n3647_1
.sym 108471 basesoc_timer0_load_storage[31]
.sym 108472 $abc$40840$n6218_1
.sym 108473 basesoc_timer0_en_storage
.sym 108475 VexRiscv.memory_MulDivIterativePlugin_div_result[12]
.sym 108476 $abc$40840$n4280_1
.sym 108477 VexRiscv.memory_arbitration_isValid
.sym 108478 VexRiscv.execute_to_memory_IS_DIV
.sym 108479 basesoc_we
.sym 108480 $abc$40840$n3708
.sym 108481 $abc$40840$n3711
.sym 108482 sys_rst
.sym 108483 VexRiscv.memory_MulDivIterativePlugin_div_result[11]
.sym 108484 $abc$40840$n4277
.sym 108485 VexRiscv.memory_arbitration_isValid
.sym 108486 VexRiscv.execute_to_memory_IS_DIV
.sym 108487 VexRiscv._zz_35_[29]
.sym 108491 VexRiscv._zz_35_[18]
.sym 108495 VexRiscv._zz_198_
.sym 108496 VexRiscv._zz_199_[22]
.sym 108499 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 108500 $abc$40840$n4299
.sym 108501 $abc$40840$n3647_1
.sym 108503 VexRiscv.memory_MulDivIterativePlugin_div_result[18]
.sym 108504 $abc$40840$n4298_1
.sym 108505 VexRiscv.memory_arbitration_isValid
.sym 108506 VexRiscv.execute_to_memory_IS_DIV
.sym 108507 $abc$40840$n148
.sym 108511 basesoc_adr[3]
.sym 108512 basesoc_adr[2]
.sym 108513 $abc$40840$n3731
.sym 108515 VexRiscv._zz_35_[5]
.sym 108519 basesoc_ctrl_reset_reset_r
.sym 108523 VexRiscv._zz_288_[4]
.sym 108524 VexRiscv._zz_151_[4]
.sym 108525 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 108527 VexRiscv._zz_198_
.sym 108528 VexRiscv._zz_199_[9]
.sym 108531 $abc$40840$n3858
.sym 108532 $abc$40840$n3862
.sym 108533 $abc$40840$n146
.sym 108534 $abc$40840$n148
.sym 108535 VexRiscv._zz_35_[5]
.sym 108536 $abc$40840$n4469_1
.sym 108537 $abc$40840$n4378
.sym 108539 VexRiscv._zz_35_[18]
.sym 108540 $abc$40840$n4700_1
.sym 108541 $abc$40840$n4378
.sym 108543 VexRiscv._zz_35_[8]
.sym 108544 $abc$40840$n4527_1
.sym 108545 $abc$40840$n4378
.sym 108547 $abc$40840$n150
.sym 108551 VexRiscv._zz_198_
.sym 108552 VexRiscv._zz_199_[20]
.sym 108555 VexRiscv._zz_36_[20]
.sym 108556 $abc$40840$n4731_1
.sym 108557 $abc$40840$n4379_1
.sym 108559 $abc$40840$n154
.sym 108563 $abc$40840$n150
.sym 108564 $abc$40840$n152
.sym 108565 $abc$40840$n154
.sym 108566 $abc$40840$n156
.sym 108567 VexRiscv._zz_36_[20]
.sym 108568 $abc$40840$n5017
.sym 108569 $abc$40840$n4939
.sym 108571 VexRiscv._zz_198_
.sym 108572 VexRiscv._zz_199_[18]
.sym 108575 VexRiscv._zz_35_[12]
.sym 108576 $abc$40840$n4610_1
.sym 108577 $abc$40840$n4378
.sym 108579 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[4]
.sym 108580 $abc$40840$n4347
.sym 108583 $abc$40840$n4609_1
.sym 108584 VexRiscv._zz_36_[12]
.sym 108585 $abc$40840$n4379_1
.sym 108587 VexRiscv._zz_35_[8]
.sym 108588 $abc$40840$n4970
.sym 108589 $abc$40840$n4938_1
.sym 108591 VexRiscv._zz_198_
.sym 108592 VexRiscv._zz_199_[6]
.sym 108595 $abc$40840$n4742_1
.sym 108596 $abc$40840$n6745_1
.sym 108597 $abc$40840$n4744_1
.sym 108598 $abc$40840$n3926
.sym 108599 VexRiscv._zz_198_
.sym 108600 VexRiscv._zz_199_[28]
.sym 108603 $abc$40840$n4201
.sym 108604 VexRiscv._zz_49_[0]
.sym 108605 VexRiscv._zz_49_[1]
.sym 108606 VexRiscv._zz_151_[22]
.sym 108607 $abc$40840$n4571_1
.sym 108608 $abc$40840$n4574_1
.sym 108609 $abc$40840$n4569_1
.sym 108610 $abc$40840$n3932
.sym 108611 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 108612 $abc$40840$n4347
.sym 108615 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 108616 VexRiscv._zz_151_[15]
.sym 108617 VexRiscv.execute_LightShifterPlugin_isActive
.sym 108619 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 108620 VexRiscv._zz_151_[23]
.sym 108621 VexRiscv.execute_LightShifterPlugin_isActive
.sym 108623 VexRiscv._zz_36_[10]
.sym 108627 $abc$40840$n4576_1
.sym 108628 $abc$40840$n4568_1
.sym 108629 $abc$40840$n3926
.sym 108631 $abc$40840$n4138
.sym 108632 $abc$40840$n4573_1
.sym 108633 $abc$40840$n4408_1
.sym 108634 $abc$40840$n4345
.sym 108635 VexRiscv._zz_197_
.sym 108636 VexRiscv.decode_to_execute_RS2[14]
.sym 108639 VexRiscv._zz_36_[20]
.sym 108643 $abc$40840$n4459_1
.sym 108644 $abc$40840$n4138
.sym 108645 VexRiscv._zz_151_[10]
.sym 108647 $abc$40840$n4906
.sym 108648 $abc$40840$n6775_1
.sym 108649 $abc$40840$n3926
.sym 108651 VexRiscv._zz_197_
.sym 108652 VexRiscv.decode_to_execute_RS2[21]
.sym 108655 VexRiscv._zz_197_
.sym 108656 VexRiscv.decode_to_execute_RS2[20]
.sym 108659 VexRiscv._zz_35_[7]
.sym 108660 $abc$40840$n4966_1
.sym 108661 $abc$40840$n4938_1
.sym 108663 VexRiscv._zz_35_[7]
.sym 108664 $abc$40840$n4506
.sym 108665 $abc$40840$n4378
.sym 108667 VexRiscv._zz_36_[30]
.sym 108671 VexRiscv._zz_170_[1]
.sym 108672 VexRiscv._zz_197_
.sym 108673 $abc$40840$n4068
.sym 108674 VexRiscv._zz_198_
.sym 108675 basesoc_we
.sym 108676 $abc$40840$n3711
.sym 108677 $abc$40840$n3730_1
.sym 108678 sys_rst
.sym 108679 $abc$40840$n4178
.sym 108680 VexRiscv._zz_292_
.sym 108683 VexRiscv.decode_to_execute_RS2[22]
.sym 108684 VexRiscv.decode_to_execute_RS2[23]
.sym 108685 VexRiscv.decode_to_execute_RS2[24]
.sym 108686 VexRiscv.decode_to_execute_RS2[25]
.sym 108687 $abc$40840$n3909
.sym 108688 $abc$40840$n3710
.sym 108689 csrbankarray_csrbank2_dat0_w[6]
.sym 108691 VexRiscv.decode_to_execute_RS2[14]
.sym 108692 VexRiscv.decode_to_execute_RS2[15]
.sym 108693 VexRiscv.decode_to_execute_RS2[16]
.sym 108694 VexRiscv.decode_to_execute_RS2[17]
.sym 108695 VexRiscv.decode_to_execute_RS2[26]
.sym 108696 VexRiscv.decode_to_execute_RS2[27]
.sym 108697 VexRiscv.decode_to_execute_RS2[28]
.sym 108698 VexRiscv.decode_to_execute_RS2[29]
.sym 108699 $abc$40840$n4178
.sym 108700 VexRiscv._zz_49_[0]
.sym 108701 VexRiscv._zz_49_[1]
.sym 108702 VexRiscv._zz_151_[20]
.sym 108703 VexRiscv._zz_197_
.sym 108704 VexRiscv.decode_to_execute_RS2[28]
.sym 108707 $abc$40840$n4069
.sym 108708 $abc$40840$n4077
.sym 108709 $abc$40840$n4078
.sym 108710 $abc$40840$n4079
.sym 108711 waittimer1_count[1]
.sym 108712 user_btn1
.sym 108715 VexRiscv.decode_to_execute_RS2[28]
.sym 108716 VexRiscv._zz_152_
.sym 108717 VexRiscv._zz_42_[0]
.sym 108718 VexRiscv._zz_42_[1]
.sym 108719 VexRiscv._zz_199_[26]
.sym 108720 VexRiscv._zz_286_[6]
.sym 108721 VexRiscv._zz_44_[1]
.sym 108722 VexRiscv._zz_44_[0]
.sym 108723 VexRiscv._zz_41_[28]
.sym 108724 $abc$40840$n3935
.sym 108725 $abc$40840$n4096
.sym 108727 $abc$40840$n4144
.sym 108728 $abc$40840$n4157
.sym 108729 $abc$40840$n4172
.sym 108730 $abc$40840$n4189
.sym 108731 VexRiscv._zz_41_[20]
.sym 108732 $abc$40840$n3935
.sym 108733 $abc$40840$n4179
.sym 108735 VexRiscv.decode_to_execute_RS2[20]
.sym 108736 VexRiscv._zz_152_
.sym 108737 VexRiscv._zz_42_[0]
.sym 108738 VexRiscv._zz_42_[1]
.sym 108739 $abc$40840$n4187
.sym 108740 VexRiscv._zz_292_
.sym 108743 $abc$40840$n4459_1
.sym 108744 $abc$40840$n4161
.sym 108745 VexRiscv._zz_151_[27]
.sym 108747 VexRiscv._zz_41_[7]
.sym 108748 $abc$40840$n3935
.sym 108749 $abc$40840$n4188
.sym 108751 $abc$40840$n4126
.sym 108752 VexRiscv._zz_49_[0]
.sym 108753 VexRiscv._zz_49_[1]
.sym 108754 VexRiscv._zz_151_[13]
.sym 108755 VexRiscv._zz_41_[6]
.sym 108756 $abc$40840$n3935
.sym 108757 $abc$40840$n4184
.sym 108759 VexRiscv._zz_36_[13]
.sym 108763 VexRiscv._zz_129_[6]
.sym 108764 VexRiscv._zz_286_[6]
.sym 108765 VexRiscv._zz_42_[0]
.sym 108766 VexRiscv._zz_42_[1]
.sym 108767 $abc$40840$n4161
.sym 108768 $abc$40840$n4853_1
.sym 108769 $abc$40840$n4408_1
.sym 108770 $abc$40840$n4345
.sym 108771 VexRiscv._zz_199_[18]
.sym 108772 VexRiscv._zz_285_[3]
.sym 108773 VexRiscv._zz_44_[1]
.sym 108774 VexRiscv._zz_44_[0]
.sym 108775 $abc$40840$n4626_1
.sym 108776 $abc$40840$n6727_1
.sym 108777 $abc$40840$n4628_1
.sym 108778 $abc$40840$n3926
.sym 108779 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 108783 VexRiscv._zz_129_[7]
.sym 108784 VexRiscv._zz_286_[7]
.sym 108785 VexRiscv._zz_42_[0]
.sym 108786 VexRiscv._zz_42_[1]
.sym 108787 $abc$40840$n4345
.sym 108788 $abc$40840$n6726_1
.sym 108789 $abc$40840$n3932
.sym 108790 $abc$40840$n4624_1
.sym 108791 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 108795 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 108796 $abc$40840$n4347
.sym 108799 $abc$40840$n4456_1
.sym 108800 $abc$40840$n4460_1
.sym 108801 $abc$40840$n4454_1
.sym 108802 $abc$40840$n3932
.sym 108803 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 108804 VexRiscv._zz_151_[20]
.sym 108805 VexRiscv.execute_LightShifterPlugin_isActive
.sym 108807 VexRiscv._zz_41_[19]
.sym 108811 VexRiscv._zz_36_[4]
.sym 108815 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 108816 VexRiscv._zz_151_[4]
.sym 108817 VexRiscv.execute_LightShifterPlugin_isActive
.sym 108819 $abc$40840$n4462_1
.sym 108820 $abc$40840$n4453_1
.sym 108821 $abc$40840$n3926
.sym 108823 VexRiscv._zz_199_[22]
.sym 108824 VexRiscv._zz_286_[2]
.sym 108825 VexRiscv._zz_44_[1]
.sym 108826 VexRiscv._zz_44_[0]
.sym 108827 VexRiscv._zz_36_[21]
.sym 108831 VexRiscv._zz_199_[19]
.sym 108832 VexRiscv._zz_285_[4]
.sym 108833 VexRiscv._zz_44_[1]
.sym 108834 VexRiscv._zz_44_[0]
.sym 108835 VexRiscv._zz_41_[22]
.sym 108839 waittimer1_count[0]
.sym 108840 eventmanager_status_w[1]
.sym 108841 sys_rst
.sym 108842 user_btn1
.sym 108843 sys_rst
.sym 108844 $abc$40840$n6778
.sym 108845 user_btn1
.sym 108851 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 108852 VexRiscv._zz_151_[28]
.sym 108853 VexRiscv.execute_LightShifterPlugin_isActive
.sym 108855 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 108856 VexRiscv._zz_151_[30]
.sym 108857 VexRiscv.execute_LightShifterPlugin_isActive
.sym 108863 sys_rst
.sym 108864 $abc$40840$n6780
.sym 108865 user_btn1
.sym 108867 $abc$40840$n4889_1
.sym 108868 $abc$40840$n4857_1
.sym 108869 $abc$40840$n4361_1
.sym 108871 $abc$40840$n3869
.sym 108872 $abc$40840$n3873_1
.sym 108873 $abc$40840$n160
.sym 108874 $abc$40840$n162
.sym 108875 VexRiscv._zz_41_[22]
.sym 108876 VexRiscv._zz_199_[22]
.sym 108877 $abc$40840$n4212
.sym 108879 VexRiscv._zz_41_[9]
.sym 108880 VexRiscv._zz_199_[9]
.sym 108881 $abc$40840$n4212
.sym 108883 $abc$40840$n160
.sym 108887 $abc$40840$n162
.sym 108891 VexRiscv.CsrPlugin_mtvec_base[9]
.sym 108892 VexRiscv.CsrPlugin_mepc[11]
.sym 108893 $abc$40840$n5070_1
.sym 108894 $abc$40840$n5067_1
.sym 108895 VexRiscv.DBusSimplePlugin_redoBranch_payload[22]
.sym 108899 VexRiscv._zz_41_[18]
.sym 108900 VexRiscv._zz_199_[18]
.sym 108901 $abc$40840$n4212
.sym 108903 $abc$40840$n5381_1
.sym 108904 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 108905 $abc$40840$n5337_1
.sym 108907 $abc$40840$n164
.sym 108911 $abc$40840$n164
.sym 108912 $abc$40840$n166
.sym 108913 $abc$40840$n168
.sym 108914 $abc$40840$n170
.sym 108915 VexRiscv.CsrPlugin_mepc[22]
.sym 108916 VexRiscv.lastStagePc[22]
.sym 108917 $abc$40840$n2653
.sym 108919 $abc$40840$n168
.sym 108923 $abc$40840$n5371_1
.sym 108924 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 108925 $abc$40840$n5337_1
.sym 108927 $abc$40840$n170
.sym 108931 $abc$40840$n5373_1
.sym 108932 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 108933 $abc$40840$n5337_1
.sym 108935 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[16]
.sym 108939 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[8]
.sym 108943 $abc$40840$n5226_1
.sym 108944 VexRiscv._zz_286_[6]
.sym 108947 VexRiscv._zz_41_[6]
.sym 108948 VexRiscv._zz_199_[6]
.sym 108949 $abc$40840$n4212
.sym 108951 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[5]
.sym 108955 basesoc_uart_tx_fifo_do_read
.sym 108956 basesoc_uart_tx_fifo_consume[0]
.sym 108957 sys_rst
.sym 108959 VexRiscv._zz_41_[19]
.sym 108960 VexRiscv._zz_199_[19]
.sym 108961 $abc$40840$n4212
.sym 108963 VexRiscv._zz_41_[20]
.sym 108964 VexRiscv._zz_199_[20]
.sym 108965 $abc$40840$n4212
.sym 108967 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 108968 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 108969 VexRiscv._zz_190_
.sym 108970 $abc$40840$n235
.sym 108971 basesoc_uart_phy_rx_reg[3]
.sym 108975 basesoc_uart_phy_rx_reg[4]
.sym 108979 VexRiscv.CsrPlugin_mtval[29]
.sym 108980 $abc$40840$n4466_1
.sym 108981 $abc$40840$n4891_1
.sym 108983 $abc$40840$n5226_1
.sym 108984 VexRiscv._zz_286_[9]
.sym 108987 $abc$40840$n4890
.sym 108988 VexRiscv._zz_170_[0]
.sym 108989 VexRiscv._zz_170_[1]
.sym 108990 VexRiscv._zz_151_[29]
.sym 108991 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 108992 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 108993 $abc$40840$n235
.sym 108994 VexRiscv._zz_192_
.sym 108995 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 108996 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 108997 VexRiscv._zz_190_
.sym 108998 $abc$40840$n235
.sym 108999 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 109000 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 109001 $abc$40840$n235
.sym 109002 VexRiscv._zz_192_
.sym 109003 $abc$40840$n3920
.sym 109004 $abc$40840$n3925
.sym 109005 $abc$40840$n4980
.sym 109007 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 109008 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 109009 $abc$40840$n235
.sym 109010 VexRiscv._zz_192_
.sym 109011 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 109012 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 109013 $abc$40840$n235
.sym 109014 VexRiscv._zz_192_
.sym 109015 VexRiscv.DBusSimplePlugin_redoBranch_payload[16]
.sym 109019 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 109020 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 109021 $abc$40840$n235
.sym 109022 VexRiscv._zz_192_
.sym 109023 $abc$40840$n4672
.sym 109024 VexRiscv._zz_170_[0]
.sym 109025 VexRiscv._zz_170_[1]
.sym 109026 VexRiscv._zz_151_[16]
.sym 109027 VexRiscv.DBusSimplePlugin_redoBranch_payload[15]
.sym 109031 $abc$40840$n4521_1
.sym 109032 VexRiscv._zz_170_[0]
.sym 109033 VexRiscv._zz_170_[1]
.sym 109034 VexRiscv._zz_151_[7]
.sym 109035 VexRiscv._zz_41_[9]
.sym 109039 VexRiscv._zz_41_[28]
.sym 109040 VexRiscv._zz_199_[28]
.sym 109041 $abc$40840$n4212
.sym 109043 VexRiscv._zz_41_[28]
.sym 109055 VexRiscv._zz_41_[16]
.sym 109059 VexRiscv.CsrPlugin_mepc[15]
.sym 109060 VexRiscv.lastStagePc[15]
.sym 109061 $abc$40840$n2653
.sym 109071 $abc$40840$n5469_1
.sym 109072 $abc$40840$n5470_1
.sym 109075 $abc$40840$n5445_1
.sym 109076 $abc$40840$n5446_1
.sym 109079 $abc$40840$n5442_1
.sym 109080 $abc$40840$n5443_1
.sym 109083 $abc$40840$n5421_1
.sym 109084 $abc$40840$n5422_1
.sym 109087 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 109088 $abc$40840$n4523
.sym 109089 $abc$40840$n3928
.sym 109090 VexRiscv.CsrPlugin_mie_MTIE
.sym 109091 VexRiscv.CsrPlugin_mtval[7]
.sym 109092 $abc$40840$n4466_1
.sym 109093 $abc$40840$n4522_1
.sym 109094 $abc$40840$n4524_1
.sym 109107 $abc$40840$n5321_1
.sym 109108 VexRiscv._zz_335_
.sym 109109 $abc$40840$n5322_1
.sym 109115 $abc$40840$n2653
.sym 109116 VexRiscv.CsrPlugin_mstatus_MIE
.sym 109117 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 109118 $abc$40840$n5070_1
.sym 109159 $abc$40840$n2490
.sym 109163 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 109164 $abc$40840$n6345_1
.sym 109165 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 109166 $abc$40840$n6100_1
.sym 109171 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 109172 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 109173 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 109175 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 109176 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 109177 $abc$40840$n6348_1
.sym 109178 $abc$40840$n6100_1
.sym 109183 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 109184 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 109185 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 109203 rst1
.sym 109207 $abc$40840$n3855
.sym 109208 $abc$40840$n3731
.sym 109209 basesoc_we
.sym 109211 $PACKER_GND_NET
.sym 109219 basesoc_dat_w[2]
.sym 109220 $abc$40840$n3864
.sym 109221 sys_rst
.sym 109222 $abc$40840$n2490
.sym 109227 basesoc_dat_w[2]
.sym 109243 eventmanager_pending_w[1]
.sym 109244 $abc$40840$n3731
.sym 109245 $abc$40840$n6093
.sym 109255 basesoc_timer0_load_storage[20]
.sym 109256 $abc$40840$n6196_1
.sym 109257 basesoc_timer0_en_storage
.sym 109259 basesoc_timer0_reload_storage[9]
.sym 109260 $abc$40840$n6863
.sym 109261 basesoc_timer0_eventmanager_status_w
.sym 109263 basesoc_timer0_reload_storage[20]
.sym 109264 $abc$40840$n6896
.sym 109265 basesoc_timer0_eventmanager_status_w
.sym 109267 basesoc_timer0_reload_storage[4]
.sym 109268 $abc$40840$n6848
.sym 109269 basesoc_timer0_eventmanager_status_w
.sym 109271 basesoc_timer0_load_storage[12]
.sym 109272 $abc$40840$n6180_1
.sym 109273 basesoc_timer0_en_storage
.sym 109275 basesoc_timer0_reload_storage[12]
.sym 109276 $abc$40840$n6872
.sym 109277 basesoc_timer0_eventmanager_status_w
.sym 109279 eventmanager_status_w[1]
.sym 109280 $abc$40840$n3734
.sym 109281 $abc$40840$n6092_1
.sym 109282 $abc$40840$n3855
.sym 109283 basesoc_timer0_load_storage[4]
.sym 109284 $abc$40840$n6164_1
.sym 109285 basesoc_timer0_en_storage
.sym 109288 basesoc_timer0_value[0]
.sym 109292 basesoc_timer0_value[1]
.sym 109293 $PACKER_VCC_NET
.sym 109296 basesoc_timer0_value[2]
.sym 109297 $PACKER_VCC_NET
.sym 109298 $auto$alumacc.cc:474:replace_alu$4030.C[2]
.sym 109300 basesoc_timer0_value[3]
.sym 109301 $PACKER_VCC_NET
.sym 109302 $auto$alumacc.cc:474:replace_alu$4030.C[3]
.sym 109304 basesoc_timer0_value[4]
.sym 109305 $PACKER_VCC_NET
.sym 109306 $auto$alumacc.cc:474:replace_alu$4030.C[4]
.sym 109308 basesoc_timer0_value[5]
.sym 109309 $PACKER_VCC_NET
.sym 109310 $auto$alumacc.cc:474:replace_alu$4030.C[5]
.sym 109312 basesoc_timer0_value[6]
.sym 109313 $PACKER_VCC_NET
.sym 109314 $auto$alumacc.cc:474:replace_alu$4030.C[6]
.sym 109316 basesoc_timer0_value[7]
.sym 109317 $PACKER_VCC_NET
.sym 109318 $auto$alumacc.cc:474:replace_alu$4030.C[7]
.sym 109320 basesoc_timer0_value[8]
.sym 109321 $PACKER_VCC_NET
.sym 109322 $auto$alumacc.cc:474:replace_alu$4030.C[8]
.sym 109324 basesoc_timer0_value[9]
.sym 109325 $PACKER_VCC_NET
.sym 109326 $auto$alumacc.cc:474:replace_alu$4030.C[9]
.sym 109328 basesoc_timer0_value[10]
.sym 109329 $PACKER_VCC_NET
.sym 109330 $auto$alumacc.cc:474:replace_alu$4030.C[10]
.sym 109332 basesoc_timer0_value[11]
.sym 109333 $PACKER_VCC_NET
.sym 109334 $auto$alumacc.cc:474:replace_alu$4030.C[11]
.sym 109336 basesoc_timer0_value[12]
.sym 109337 $PACKER_VCC_NET
.sym 109338 $auto$alumacc.cc:474:replace_alu$4030.C[12]
.sym 109340 basesoc_timer0_value[13]
.sym 109341 $PACKER_VCC_NET
.sym 109342 $auto$alumacc.cc:474:replace_alu$4030.C[13]
.sym 109344 basesoc_timer0_value[14]
.sym 109345 $PACKER_VCC_NET
.sym 109346 $auto$alumacc.cc:474:replace_alu$4030.C[14]
.sym 109348 basesoc_timer0_value[15]
.sym 109349 $PACKER_VCC_NET
.sym 109350 $auto$alumacc.cc:474:replace_alu$4030.C[15]
.sym 109352 basesoc_timer0_value[16]
.sym 109353 $PACKER_VCC_NET
.sym 109354 $auto$alumacc.cc:474:replace_alu$4030.C[16]
.sym 109356 basesoc_timer0_value[17]
.sym 109357 $PACKER_VCC_NET
.sym 109358 $auto$alumacc.cc:474:replace_alu$4030.C[17]
.sym 109360 basesoc_timer0_value[18]
.sym 109361 $PACKER_VCC_NET
.sym 109362 $auto$alumacc.cc:474:replace_alu$4030.C[18]
.sym 109364 basesoc_timer0_value[19]
.sym 109365 $PACKER_VCC_NET
.sym 109366 $auto$alumacc.cc:474:replace_alu$4030.C[19]
.sym 109368 basesoc_timer0_value[20]
.sym 109369 $PACKER_VCC_NET
.sym 109370 $auto$alumacc.cc:474:replace_alu$4030.C[20]
.sym 109372 basesoc_timer0_value[21]
.sym 109373 $PACKER_VCC_NET
.sym 109374 $auto$alumacc.cc:474:replace_alu$4030.C[21]
.sym 109376 basesoc_timer0_value[22]
.sym 109377 $PACKER_VCC_NET
.sym 109378 $auto$alumacc.cc:474:replace_alu$4030.C[22]
.sym 109380 basesoc_timer0_value[23]
.sym 109381 $PACKER_VCC_NET
.sym 109382 $auto$alumacc.cc:474:replace_alu$4030.C[23]
.sym 109384 basesoc_timer0_value[24]
.sym 109385 $PACKER_VCC_NET
.sym 109386 $auto$alumacc.cc:474:replace_alu$4030.C[24]
.sym 109388 basesoc_timer0_value[25]
.sym 109389 $PACKER_VCC_NET
.sym 109390 $auto$alumacc.cc:474:replace_alu$4030.C[25]
.sym 109392 basesoc_timer0_value[26]
.sym 109393 $PACKER_VCC_NET
.sym 109394 $auto$alumacc.cc:474:replace_alu$4030.C[26]
.sym 109396 basesoc_timer0_value[27]
.sym 109397 $PACKER_VCC_NET
.sym 109398 $auto$alumacc.cc:474:replace_alu$4030.C[27]
.sym 109400 basesoc_timer0_value[28]
.sym 109401 $PACKER_VCC_NET
.sym 109402 $auto$alumacc.cc:474:replace_alu$4030.C[28]
.sym 109404 basesoc_timer0_value[29]
.sym 109405 $PACKER_VCC_NET
.sym 109406 $auto$alumacc.cc:474:replace_alu$4030.C[29]
.sym 109408 basesoc_timer0_value[30]
.sym 109409 $PACKER_VCC_NET
.sym 109410 $auto$alumacc.cc:474:replace_alu$4030.C[30]
.sym 109412 basesoc_timer0_value[31]
.sym 109413 $PACKER_VCC_NET
.sym 109414 $auto$alumacc.cc:474:replace_alu$4030.C[31]
.sym 109415 VexRiscv._zz_316_[7]
.sym 109416 VexRiscv._zz_194_[8]
.sym 109417 $abc$40840$n4245
.sym 109419 basesoc_timer0_reload_storage[27]
.sym 109420 $abc$40840$n6917
.sym 109421 basesoc_timer0_eventmanager_status_w
.sym 109423 basesoc_timer0_load_storage[27]
.sym 109424 $abc$40840$n6210_1
.sym 109425 basesoc_timer0_en_storage
.sym 109427 basesoc_timer0_reload_storage[23]
.sym 109428 $abc$40840$n6905
.sym 109429 basesoc_timer0_eventmanager_status_w
.sym 109431 basesoc_timer0_load_storage[16]
.sym 109432 $abc$40840$n6188_1
.sym 109433 basesoc_timer0_en_storage
.sym 109435 basesoc_timer0_load_storage[23]
.sym 109436 $abc$40840$n6202_1
.sym 109437 basesoc_timer0_en_storage
.sym 109439 VexRiscv._zz_316_[12]
.sym 109440 VexRiscv._zz_194_[13]
.sym 109441 $abc$40840$n4245
.sym 109443 basesoc_timer0_reload_storage[16]
.sym 109444 $abc$40840$n6884
.sym 109445 basesoc_timer0_eventmanager_status_w
.sym 109447 VexRiscv._zz_316_[18]
.sym 109448 VexRiscv._zz_194_[19]
.sym 109449 $abc$40840$n4245
.sym 109451 VexRiscv._zz_316_[22]
.sym 109452 VexRiscv._zz_194_[23]
.sym 109453 $abc$40840$n4245
.sym 109455 basesoc_timer0_value[16]
.sym 109459 basesoc_timer0_value[28]
.sym 109463 basesoc_adr[3]
.sym 109464 $abc$40840$n3734
.sym 109465 basesoc_adr[2]
.sym 109467 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 109468 $abc$40840$n4311
.sym 109469 $abc$40840$n3647_1
.sym 109471 basesoc_timer0_value[9]
.sym 109475 VexRiscv.memory_MulDivIterativePlugin_div_result[22]
.sym 109476 $abc$40840$n4310_1
.sym 109477 VexRiscv.memory_arbitration_isValid
.sym 109478 VexRiscv.execute_to_memory_IS_DIV
.sym 109479 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 109480 $abc$40840$n4329
.sym 109481 $abc$40840$n3647_1
.sym 109483 VexRiscv._zz_198_
.sym 109484 VexRiscv._zz_199_[30]
.sym 109487 sys_rst
.sym 109488 $abc$40840$n6813
.sym 109489 user_btn0
.sym 109491 VexRiscv._zz_316_[29]
.sym 109492 VexRiscv._zz_194_[30]
.sym 109493 $abc$40840$n4245
.sym 109495 VexRiscv.memory_MulDivIterativePlugin_div_result[29]
.sym 109496 $abc$40840$n4331_1
.sym 109497 VexRiscv.memory_arbitration_isValid
.sym 109498 VexRiscv.execute_to_memory_IS_DIV
.sym 109499 VexRiscv._zz_316_[28]
.sym 109500 VexRiscv._zz_194_[29]
.sym 109501 $abc$40840$n4245
.sym 109503 $abc$40840$n4378
.sym 109504 VexRiscv._zz_35_[20]
.sym 109505 $abc$40840$n4732_1
.sym 109507 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 109508 $abc$40840$n4332
.sym 109509 $abc$40840$n3647_1
.sym 109511 VexRiscv._zz_198_
.sym 109512 VexRiscv._zz_199_[8]
.sym 109515 VexRiscv._zz_198_
.sym 109516 VexRiscv._zz_199_[27]
.sym 109519 $abc$40840$n156
.sym 109523 VexRiscv._zz_288_[10]
.sym 109524 VexRiscv._zz_151_[10]
.sym 109525 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 109527 $abc$40840$n4938_1
.sym 109528 VexRiscv._zz_35_[20]
.sym 109529 $abc$40840$n5018_1
.sym 109531 VexRiscv._zz_198_
.sym 109532 VexRiscv._zz_199_[13]
.sym 109535 $abc$40840$n5001
.sym 109536 VexRiscv._zz_36_[16]
.sym 109537 $abc$40840$n4939
.sym 109539 VexRiscv._zz_36_[16]
.sym 109540 $abc$40840$n4664
.sym 109541 $abc$40840$n4379_1
.sym 109543 $abc$40840$n4153
.sym 109544 VexRiscv._zz_49_[0]
.sym 109545 VexRiscv._zz_49_[1]
.sym 109546 VexRiscv._zz_151_[16]
.sym 109547 $abc$40840$n4672
.sym 109548 $abc$40840$n6736_1
.sym 109549 $abc$40840$n3926
.sym 109551 basesoc_vexriscv_ibus_adr[14]
.sym 109552 basesoc_vexriscv_dbus_adr[14]
.sym 109553 grant
.sym 109555 $abc$40840$n4345
.sym 109556 $abc$40840$n6744
.sym 109557 $abc$40840$n3932
.sym 109558 $abc$40840$n4740_1
.sym 109559 VexRiscv._zz_197_
.sym 109560 VexRiscv._zz_129_[4]
.sym 109563 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 109567 VexRiscv._zz_36_[16]
.sym 109571 $abc$40840$n4677
.sym 109572 $abc$40840$n6735_1
.sym 109573 $abc$40840$n3932
.sym 109575 VexRiscv._zz_197_
.sym 109576 VexRiscv.decode_to_execute_RS2[13]
.sym 109579 VexRiscv._zz_36_[10]
.sym 109580 $abc$40840$n4562_1
.sym 109581 $abc$40840$n4379_1
.sym 109583 $abc$40840$n5057
.sym 109584 VexRiscv._zz_36_[30]
.sym 109585 $abc$40840$n4939
.sym 109587 VexRiscv._zz_36_[30]
.sym 109588 $abc$40840$n4893_1
.sym 109589 $abc$40840$n4379_1
.sym 109591 $abc$40840$n4977_1
.sym 109592 VexRiscv._zz_36_[10]
.sym 109593 $abc$40840$n4939
.sym 109595 VexRiscv._zz_197_
.sym 109596 VexRiscv.decode_to_execute_RS2[12]
.sym 109599 VexRiscv._zz_135_[9]
.sym 109603 VexRiscv._zz_197_
.sym 109604 VexRiscv.decode_to_execute_RS2[8]
.sym 109607 $abc$40840$n4807_1
.sym 109608 $abc$40840$n4775_1
.sym 109609 $abc$40840$n4361_1
.sym 109610 $abc$40840$n3932
.sym 109611 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 109612 VexRiscv._zz_151_[25]
.sym 109613 VexRiscv.execute_LightShifterPlugin_isActive
.sym 109615 $abc$40840$n4840_1
.sym 109616 $abc$40840$n4807_1
.sym 109617 $abc$40840$n4361_1
.sym 109619 VexRiscv._zz_197_
.sym 109620 VexRiscv.decode_to_execute_RS2[16]
.sym 109623 basesoc_dat_w[6]
.sym 109627 $abc$40840$n4905_1
.sym 109628 $abc$40840$n4873_1
.sym 109629 $abc$40840$n4361_1
.sym 109631 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 109632 VexRiscv._zz_151_[27]
.sym 109633 VexRiscv.execute_LightShifterPlugin_isActive
.sym 109635 $abc$40840$n6774_1
.sym 109636 $abc$40840$n6773_1
.sym 109637 $abc$40840$n3932
.sym 109639 $abc$40840$n233
.sym 109640 $abc$40840$n4932
.sym 109643 $abc$40840$n4095
.sym 109644 VexRiscv._zz_292_
.sym 109647 $abc$40840$n4197
.sym 109648 $abc$40840$n4201
.sym 109649 VexRiscv._zz_151_[22]
.sym 109650 $abc$40840$n4190
.sym 109651 $abc$40840$n4459_1
.sym 109652 $abc$40840$n4191
.sym 109653 VexRiscv._zz_151_[26]
.sym 109656 VexRiscv._zz_311_
.sym 109657 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 109659 $abc$40840$n4191
.sym 109660 $abc$40840$n4193
.sym 109661 VexRiscv._zz_151_[21]
.sym 109662 VexRiscv._zz_151_[26]
.sym 109663 $abc$40840$n4191
.sym 109664 $abc$40840$n4836
.sym 109665 $abc$40840$n4408_1
.sym 109666 $abc$40840$n4345
.sym 109667 $abc$40840$n4198
.sym 109668 VexRiscv._zz_151_[15]
.sym 109671 VexRiscv.decode_to_execute_RS2[16]
.sym 109672 VexRiscv._zz_152_
.sym 109673 VexRiscv._zz_42_[0]
.sym 109674 VexRiscv._zz_42_[1]
.sym 109675 $abc$40840$n96
.sym 109676 $abc$40840$n3725
.sym 109677 $abc$40840$n3834
.sym 109678 basesoc_ctrl_bus_errors[3]
.sym 109679 $abc$40840$n4159
.sym 109680 $abc$40840$n4161
.sym 109681 VexRiscv._zz_151_[27]
.sym 109682 VexRiscv._zz_151_[23]
.sym 109683 VexRiscv._zz_41_[16]
.sym 109684 $abc$40840$n3935
.sym 109685 $abc$40840$n4154
.sym 109687 $abc$40840$n4158
.sym 109688 $abc$40840$n4165
.sym 109691 $abc$40840$n6060_1
.sym 109692 $abc$40840$n6056_1
.sym 109693 $abc$40840$n3711
.sym 109695 $abc$40840$n4166
.sym 109696 $abc$40840$n4168
.sym 109697 VexRiscv._zz_151_[18]
.sym 109698 VexRiscv._zz_151_[29]
.sym 109699 $abc$40840$n4161
.sym 109700 VexRiscv._zz_292_
.sym 109703 $abc$40840$n4087
.sym 109704 $abc$40840$n4113
.sym 109705 $abc$40840$n4143
.sym 109706 VexRiscv._zz_170_[2]
.sym 109707 $abc$40840$n4989_1
.sym 109708 VexRiscv._zz_36_[13]
.sym 109709 $abc$40840$n4939
.sym 109711 VexRiscv._zz_36_[13]
.sym 109712 $abc$40840$n4615_1
.sym 109713 $abc$40840$n4379_1
.sym 109715 $abc$40840$n4114
.sym 109716 $abc$40840$n4129
.sym 109717 $abc$40840$n4136
.sym 109719 $abc$40840$n4126
.sym 109720 VexRiscv._zz_151_[13]
.sym 109723 $abc$40840$n4115
.sym 109724 $abc$40840$n4117
.sym 109725 $abc$40840$n4121
.sym 109726 $abc$40840$n4125
.sym 109727 VexRiscv._zz_151_[8]
.sym 109728 $abc$40840$n4123
.sym 109731 VexRiscv._zz_151_[10]
.sym 109732 $abc$40840$n4140
.sym 109733 VexRiscv._zz_151_[25]
.sym 109734 $abc$40840$n4138
.sym 109735 VexRiscv._zz_36_[4]
.sym 109736 $abc$40840$n4445_1
.sym 109737 $abc$40840$n4379_1
.sym 109739 $abc$40840$n4953_1
.sym 109740 VexRiscv._zz_36_[4]
.sym 109741 $abc$40840$n4939
.sym 109743 VexRiscv._zz_199_[4]
.sym 109744 VexRiscv._zz_285_[4]
.sym 109745 VexRiscv._zz_44_[1]
.sym 109746 VexRiscv._zz_44_[0]
.sym 109747 $abc$40840$n4851_1
.sym 109748 $abc$40840$n4854_1
.sym 109749 $abc$40840$n4856_1
.sym 109750 $abc$40840$n3932
.sym 109751 VexRiscv._zz_288_[13]
.sym 109752 VexRiscv._zz_151_[13]
.sym 109753 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 109755 VexRiscv._zz_199_[13]
.sym 109756 VexRiscv._zz_170_[1]
.sym 109757 VexRiscv._zz_44_[1]
.sym 109758 VexRiscv._zz_44_[0]
.sym 109759 $abc$40840$n4198
.sym 109760 VexRiscv._zz_49_[0]
.sym 109761 VexRiscv._zz_49_[1]
.sym 109762 VexRiscv._zz_151_[15]
.sym 109763 VexRiscv._zz_36_[27]
.sym 109764 $abc$40840$n5045
.sym 109765 $abc$40840$n4939
.sym 109767 VexRiscv._zz_199_[30]
.sym 109768 VexRiscv._zz_286_[10]
.sym 109769 VexRiscv._zz_44_[1]
.sym 109770 VexRiscv._zz_44_[0]
.sym 109771 $abc$40840$n4193
.sym 109772 VexRiscv._zz_49_[0]
.sym 109773 VexRiscv._zz_49_[1]
.sym 109774 VexRiscv._zz_151_[21]
.sym 109775 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 109776 VexRiscv._zz_151_[22]
.sym 109777 VexRiscv.execute_LightShifterPlugin_isActive
.sym 109779 VexRiscv._zz_199_[27]
.sym 109780 VexRiscv._zz_286_[7]
.sym 109781 VexRiscv._zz_44_[1]
.sym 109782 VexRiscv._zz_44_[0]
.sym 109783 $abc$40840$n4758_1
.sym 109784 $abc$40840$n6748_1
.sym 109785 $abc$40840$n4760_1
.sym 109786 $abc$40840$n3926
.sym 109787 VexRiscv._zz_36_[27]
.sym 109791 $abc$40840$n4759_1
.sym 109792 $abc$40840$n4727_1
.sym 109793 $abc$40840$n4361_1
.sym 109794 $abc$40840$n3932
.sym 109795 $abc$40840$n4858_1
.sym 109796 $abc$40840$n4850_1
.sym 109797 $abc$40840$n3926
.sym 109799 VexRiscv._zz_41_[11]
.sym 109800 VexRiscv._zz_199_[11]
.sym 109801 $abc$40840$n4212
.sym 109803 VexRiscv._zz_41_[30]
.sym 109807 $abc$40840$n4857_1
.sym 109808 $abc$40840$n4821_1
.sym 109809 $abc$40840$n4361_1
.sym 109811 VexRiscv._zz_41_[11]
.sym 109815 eventmanager_status_w[1]
.sym 109816 sys_rst
.sym 109817 user_btn1
.sym 109819 VexRiscv._zz_41_[13]
.sym 109820 VexRiscv._zz_199_[13]
.sym 109821 $abc$40840$n4212
.sym 109823 VexRiscv._zz_41_[27]
.sym 109824 VexRiscv._zz_199_[27]
.sym 109825 $abc$40840$n4212
.sym 109827 VexRiscv._zz_41_[27]
.sym 109832 waittimer1_count[0]
.sym 109836 waittimer1_count[1]
.sym 109837 $PACKER_VCC_NET
.sym 109840 waittimer1_count[2]
.sym 109841 $PACKER_VCC_NET
.sym 109842 $auto$alumacc.cc:474:replace_alu$4036.C[2]
.sym 109844 waittimer1_count[3]
.sym 109845 $PACKER_VCC_NET
.sym 109846 $auto$alumacc.cc:474:replace_alu$4036.C[3]
.sym 109848 waittimer1_count[4]
.sym 109849 $PACKER_VCC_NET
.sym 109850 $auto$alumacc.cc:474:replace_alu$4036.C[4]
.sym 109852 waittimer1_count[5]
.sym 109853 $PACKER_VCC_NET
.sym 109854 $auto$alumacc.cc:474:replace_alu$4036.C[5]
.sym 109856 waittimer1_count[6]
.sym 109857 $PACKER_VCC_NET
.sym 109858 $auto$alumacc.cc:474:replace_alu$4036.C[6]
.sym 109860 waittimer1_count[7]
.sym 109861 $PACKER_VCC_NET
.sym 109862 $auto$alumacc.cc:474:replace_alu$4036.C[7]
.sym 109864 waittimer1_count[8]
.sym 109865 $PACKER_VCC_NET
.sym 109866 $auto$alumacc.cc:474:replace_alu$4036.C[8]
.sym 109868 waittimer1_count[9]
.sym 109869 $PACKER_VCC_NET
.sym 109870 $auto$alumacc.cc:474:replace_alu$4036.C[9]
.sym 109872 waittimer1_count[10]
.sym 109873 $PACKER_VCC_NET
.sym 109874 $auto$alumacc.cc:474:replace_alu$4036.C[10]
.sym 109876 waittimer1_count[11]
.sym 109877 $PACKER_VCC_NET
.sym 109878 $auto$alumacc.cc:474:replace_alu$4036.C[11]
.sym 109880 waittimer1_count[12]
.sym 109881 $PACKER_VCC_NET
.sym 109882 $auto$alumacc.cc:474:replace_alu$4036.C[12]
.sym 109884 waittimer1_count[13]
.sym 109885 $PACKER_VCC_NET
.sym 109886 $auto$alumacc.cc:474:replace_alu$4036.C[13]
.sym 109888 waittimer1_count[14]
.sym 109889 $PACKER_VCC_NET
.sym 109890 $auto$alumacc.cc:474:replace_alu$4036.C[14]
.sym 109892 waittimer1_count[15]
.sym 109893 $PACKER_VCC_NET
.sym 109894 $auto$alumacc.cc:474:replace_alu$4036.C[15]
.sym 109896 waittimer1_count[16]
.sym 109897 $PACKER_VCC_NET
.sym 109898 $auto$alumacc.cc:474:replace_alu$4036.C[16]
.sym 109899 $abc$40840$n172
.sym 109903 basesoc_dat_w[7]
.sym 109907 VexRiscv._zz_41_[8]
.sym 109908 VexRiscv._zz_199_[8]
.sym 109909 $abc$40840$n4212
.sym 109911 $abc$40840$n5226_1
.sym 109912 VexRiscv._zz_286_[5]
.sym 109915 basesoc_dat_w[3]
.sym 109919 $abc$40840$n5226_1
.sym 109920 VexRiscv._zz_286_[7]
.sym 109923 basesoc_dat_w[1]
.sym 109927 $abc$40840$n4212
.sym 109928 VexRiscv._zz_286_[0]
.sym 109931 VexRiscv._zz_41_[16]
.sym 109932 VexRiscv._zz_199_[16]
.sym 109933 $abc$40840$n4212
.sym 109935 $abc$40840$n5226_1
.sym 109936 VexRiscv._zz_286_[10]
.sym 109939 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 109943 $abc$40840$n5243
.sym 109944 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 109945 VexRiscv._zz_152_
.sym 109946 $abc$40840$n4212
.sym 109947 $abc$40840$n4212
.sym 109948 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 109951 VexRiscv._zz_170_[2]
.sym 109952 VexRiscv._zz_152_
.sym 109953 VexRiscv._zz_32_[1]
.sym 109955 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 109959 $abc$40840$n5226_1
.sym 109960 VexRiscv._zz_152_
.sym 109963 VexRiscv._zz_285_[4]
.sym 109964 VexRiscv._zz_152_
.sym 109965 VexRiscv._zz_32_[1]
.sym 109967 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[22]
.sym 109971 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[28]
.sym 109975 $abc$40840$n5251
.sym 109976 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 109977 VexRiscv._zz_152_
.sym 109978 $abc$40840$n4212
.sym 109979 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[23]
.sym 109983 $abc$40840$n5253_1
.sym 109984 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 109985 VexRiscv._zz_152_
.sym 109986 $abc$40840$n4212
.sym 109987 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[9]
.sym 109991 basesoc_timer0_eventmanager_storage
.sym 109992 basesoc_timer0_eventmanager_pending_w
.sym 109995 VexRiscv._zz_41_[30]
.sym 109996 VexRiscv._zz_199_[30]
.sym 109997 $abc$40840$n4212
.sym 109999 $abc$40840$n4576_1
.sym 110000 VexRiscv._zz_170_[0]
.sym 110001 VexRiscv._zz_170_[1]
.sym 110002 VexRiscv._zz_151_[10]
.sym 110003 VexRiscv.CsrPlugin_mtval[10]
.sym 110004 $abc$40840$n4466_1
.sym 110005 $abc$40840$n4577_1
.sym 110007 $abc$40840$n5369_1
.sym 110008 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 110009 $abc$40840$n5337_1
.sym 110011 $abc$40840$n5363_1
.sym 110012 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 110013 $abc$40840$n5337_1
.sym 110015 $abc$40840$n5343_1
.sym 110016 VexRiscv._zz_335_
.sym 110017 $abc$40840$n5337_1
.sym 110019 VexRiscv.CsrPlugin_mepc[16]
.sym 110020 VexRiscv.lastStagePc[16]
.sym 110021 $abc$40840$n2653
.sym 110027 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 110031 VexRiscv._zz_200_[1]
.sym 110032 VexRiscv.externalInterruptArray_regNext[1]
.sym 110035 VexRiscv.CsrPlugin_mepc[1]
.sym 110036 VexRiscv.lastStagePc[1]
.sym 110037 $abc$40840$n2653
.sym 110039 VexRiscv.CsrPlugin_mepc[6]
.sym 110040 VexRiscv.lastStagePc[6]
.sym 110041 $abc$40840$n2653
.sym 110043 VexRiscv.CsrPlugin_mepc[3]
.sym 110044 VexRiscv.lastStagePc[3]
.sym 110045 $abc$40840$n2653
.sym 110047 VexRiscv.CsrPlugin_mepc[10]
.sym 110048 $abc$40840$n4464
.sym 110049 $abc$40840$n3920
.sym 110050 VexRiscv._zz_200_[10]
.sym 110055 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]
.sym 110059 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]
.sym 110067 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]
.sym 110079 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]
.sym 110083 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]
.sym 110099 $PACKER_GND_NET
.sym 110119 basesoc_adr[12]
.sym 110120 basesoc_adr[11]
.sym 110127 basesoc_adr[11]
.sym 110128 $abc$40840$n3760_1
.sym 110129 basesoc_adr[12]
.sym 110131 array_muxed0[12]
.sym 110135 array_muxed0[11]
.sym 110143 basesoc_adr[11]
.sym 110144 basesoc_adr[12]
.sym 110151 $abc$40840$n3712_1
.sym 110152 $abc$40840$n3760_1
.sym 110155 basesoc_adr[13]
.sym 110156 basesoc_adr[10]
.sym 110157 basesoc_adr[9]
.sym 110158 $abc$40840$n3759
.sym 110159 basesoc_adr[13]
.sym 110160 basesoc_adr[9]
.sym 110161 basesoc_adr[10]
.sym 110163 basesoc_adr[13]
.sym 110164 basesoc_adr[9]
.sym 110165 $abc$40840$n3712_1
.sym 110166 basesoc_adr[10]
.sym 110167 $abc$40840$n7
.sym 110171 $abc$40840$n3
.sym 110175 basesoc_adr[13]
.sym 110176 basesoc_adr[10]
.sym 110177 basesoc_adr[9]
.sym 110178 $abc$40840$n3712_1
.sym 110179 $abc$40840$n13
.sym 110183 eventmanager_pending_w[2]
.sym 110184 $abc$40840$n3731
.sym 110185 $abc$40840$n6096_1
.sym 110187 VexRiscv._zz_193_[11]
.sym 110188 VexRiscv._zz_321_[0]
.sym 110191 basesoc_dat_w[2]
.sym 110195 csrbankarray_csrbank0_leds_out0_w[2]
.sym 110196 csrbankarray_csrbank0_buttons_ev_enable0_w[2]
.sym 110197 basesoc_adr[1]
.sym 110198 basesoc_adr[0]
.sym 110199 basesoc_dat_w[1]
.sym 110203 VexRiscv._zz_193_[6]
.sym 110204 VexRiscv._zz_321_[0]
.sym 110207 VexRiscv._zz_193_[4]
.sym 110208 VexRiscv._zz_321_[0]
.sym 110211 csrbankarray_csrbank0_leds_out0_w[1]
.sym 110212 csrbankarray_csrbank0_buttons_ev_enable0_w[1]
.sym 110213 basesoc_adr[1]
.sym 110214 basesoc_adr[0]
.sym 110216 VexRiscv._zz_316_[0]
.sym 110217 VexRiscv._zz_314_[0]
.sym 110220 VexRiscv._zz_316_[1]
.sym 110221 VexRiscv._zz_314_[1]
.sym 110222 $auto$alumacc.cc:474:replace_alu$4048.C[1]
.sym 110224 VexRiscv._zz_316_[2]
.sym 110225 VexRiscv._zz_314_[2]
.sym 110226 $auto$alumacc.cc:474:replace_alu$4048.C[2]
.sym 110228 VexRiscv._zz_316_[3]
.sym 110229 VexRiscv._zz_314_[3]
.sym 110230 $auto$alumacc.cc:474:replace_alu$4048.C[3]
.sym 110232 VexRiscv._zz_316_[4]
.sym 110233 VexRiscv._zz_314_[4]
.sym 110234 $auto$alumacc.cc:474:replace_alu$4048.C[4]
.sym 110236 VexRiscv._zz_316_[5]
.sym 110237 VexRiscv._zz_314_[5]
.sym 110238 $auto$alumacc.cc:474:replace_alu$4048.C[5]
.sym 110240 VexRiscv._zz_316_[6]
.sym 110241 VexRiscv._zz_314_[6]
.sym 110242 $auto$alumacc.cc:474:replace_alu$4048.C[6]
.sym 110244 VexRiscv._zz_316_[7]
.sym 110245 VexRiscv._zz_314_[7]
.sym 110246 $auto$alumacc.cc:474:replace_alu$4048.C[7]
.sym 110248 VexRiscv._zz_316_[8]
.sym 110249 VexRiscv._zz_314_[8]
.sym 110250 $auto$alumacc.cc:474:replace_alu$4048.C[8]
.sym 110252 VexRiscv._zz_316_[9]
.sym 110253 VexRiscv._zz_314_[9]
.sym 110254 $auto$alumacc.cc:474:replace_alu$4048.C[9]
.sym 110256 VexRiscv._zz_316_[10]
.sym 110257 VexRiscv._zz_314_[10]
.sym 110258 $auto$alumacc.cc:474:replace_alu$4048.C[10]
.sym 110260 VexRiscv._zz_316_[11]
.sym 110261 VexRiscv._zz_314_[11]
.sym 110262 $auto$alumacc.cc:474:replace_alu$4048.C[11]
.sym 110264 VexRiscv._zz_316_[12]
.sym 110265 VexRiscv._zz_314_[12]
.sym 110266 $auto$alumacc.cc:474:replace_alu$4048.C[12]
.sym 110268 VexRiscv._zz_316_[13]
.sym 110269 VexRiscv._zz_314_[13]
.sym 110270 $auto$alumacc.cc:474:replace_alu$4048.C[13]
.sym 110272 VexRiscv._zz_316_[14]
.sym 110273 VexRiscv._zz_314_[14]
.sym 110274 $auto$alumacc.cc:474:replace_alu$4048.C[14]
.sym 110276 VexRiscv._zz_316_[15]
.sym 110277 VexRiscv._zz_314_[15]
.sym 110278 $auto$alumacc.cc:474:replace_alu$4048.C[15]
.sym 110280 VexRiscv._zz_316_[16]
.sym 110281 VexRiscv._zz_314_[16]
.sym 110282 $auto$alumacc.cc:474:replace_alu$4048.C[16]
.sym 110284 VexRiscv._zz_316_[17]
.sym 110285 VexRiscv._zz_314_[17]
.sym 110286 $auto$alumacc.cc:474:replace_alu$4048.C[17]
.sym 110288 VexRiscv._zz_316_[18]
.sym 110289 VexRiscv._zz_314_[18]
.sym 110290 $auto$alumacc.cc:474:replace_alu$4048.C[18]
.sym 110292 VexRiscv._zz_316_[19]
.sym 110293 VexRiscv._zz_314_[19]
.sym 110294 $auto$alumacc.cc:474:replace_alu$4048.C[19]
.sym 110296 VexRiscv._zz_316_[20]
.sym 110297 VexRiscv._zz_314_[20]
.sym 110298 $auto$alumacc.cc:474:replace_alu$4048.C[20]
.sym 110300 VexRiscv._zz_316_[21]
.sym 110301 VexRiscv._zz_314_[21]
.sym 110302 $auto$alumacc.cc:474:replace_alu$4048.C[21]
.sym 110304 VexRiscv._zz_316_[22]
.sym 110305 VexRiscv._zz_314_[22]
.sym 110306 $auto$alumacc.cc:474:replace_alu$4048.C[22]
.sym 110308 VexRiscv._zz_316_[23]
.sym 110309 VexRiscv._zz_314_[23]
.sym 110310 $auto$alumacc.cc:474:replace_alu$4048.C[23]
.sym 110312 VexRiscv._zz_316_[24]
.sym 110313 VexRiscv._zz_314_[24]
.sym 110314 $auto$alumacc.cc:474:replace_alu$4048.C[24]
.sym 110316 VexRiscv._zz_316_[25]
.sym 110317 VexRiscv._zz_314_[25]
.sym 110318 $auto$alumacc.cc:474:replace_alu$4048.C[25]
.sym 110320 VexRiscv._zz_316_[26]
.sym 110321 VexRiscv._zz_314_[26]
.sym 110322 $auto$alumacc.cc:474:replace_alu$4048.C[26]
.sym 110324 VexRiscv._zz_316_[27]
.sym 110325 VexRiscv._zz_314_[27]
.sym 110326 $auto$alumacc.cc:474:replace_alu$4048.C[27]
.sym 110328 VexRiscv._zz_316_[28]
.sym 110329 VexRiscv._zz_314_[28]
.sym 110330 $auto$alumacc.cc:474:replace_alu$4048.C[28]
.sym 110332 VexRiscv._zz_316_[29]
.sym 110333 VexRiscv._zz_314_[29]
.sym 110334 $auto$alumacc.cc:474:replace_alu$4048.C[29]
.sym 110336 VexRiscv._zz_316_[30]
.sym 110337 VexRiscv._zz_314_[30]
.sym 110338 $auto$alumacc.cc:474:replace_alu$4048.C[30]
.sym 110340 VexRiscv._zz_316_[31]
.sym 110341 VexRiscv._zz_314_[31]
.sym 110342 $auto$alumacc.cc:474:replace_alu$4048.C[31]
.sym 110344 VexRiscv._zz_316_[32]
.sym 110345 VexRiscv._zz_314_[32]
.sym 110346 $auto$alumacc.cc:474:replace_alu$4048.C[32]
.sym 110348 VexRiscv._zz_316_[32]
.sym 110349 VexRiscv._zz_314_[32]
.sym 110350 $auto$alumacc.cc:474:replace_alu$4048.C[33]
.sym 110351 VexRiscv._zz_316_[21]
.sym 110352 VexRiscv._zz_194_[22]
.sym 110353 $abc$40840$n4245
.sym 110355 VexRiscv._zz_193_[31]
.sym 110356 VexRiscv._zz_321_[0]
.sym 110359 VexRiscv._zz_193_[26]
.sym 110360 VexRiscv._zz_321_[0]
.sym 110363 VexRiscv._zz_193_[25]
.sym 110364 VexRiscv._zz_321_[0]
.sym 110367 VexRiscv._zz_193_[28]
.sym 110368 VexRiscv._zz_321_[0]
.sym 110371 VexRiscv._zz_193_[24]
.sym 110372 VexRiscv._zz_321_[0]
.sym 110375 VexRiscv._zz_194_[12]
.sym 110376 VexRiscv._zz_193_[11]
.sym 110377 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 110378 VexRiscv._zz_328_
.sym 110379 VexRiscv._zz_316_[5]
.sym 110380 VexRiscv._zz_194_[6]
.sym 110381 $abc$40840$n4245
.sym 110383 VexRiscv._zz_193_[20]
.sym 110384 VexRiscv._zz_321_[0]
.sym 110387 VexRiscv._zz_79_[12]
.sym 110391 VexRiscv._zz_316_[6]
.sym 110392 VexRiscv._zz_194_[7]
.sym 110393 $abc$40840$n4245
.sym 110395 VexRiscv._zz_198_
.sym 110396 VexRiscv._zz_199_[3]
.sym 110399 VexRiscv._zz_321_[0]
.sym 110400 VexRiscv.memory_MulDivIterativePlugin_rs1[32]
.sym 110403 VexRiscv._zz_316_[11]
.sym 110404 VexRiscv._zz_194_[12]
.sym 110405 $abc$40840$n4245
.sym 110407 VexRiscv._zz_193_[20]
.sym 110408 $abc$40840$n5442
.sym 110409 $abc$40840$n233
.sym 110411 VexRiscv._zz_193_[27]
.sym 110412 VexRiscv._zz_321_[0]
.sym 110415 VexRiscv._zz_198_
.sym 110416 VexRiscv._zz_199_[23]
.sym 110419 VexRiscv._zz_193_[30]
.sym 110420 VexRiscv._zz_321_[0]
.sym 110423 VexRiscv._zz_193_[27]
.sym 110424 $abc$40840$n5463
.sym 110425 $abc$40840$n233
.sym 110427 VexRiscv._zz_316_[17]
.sym 110428 VexRiscv._zz_194_[18]
.sym 110429 $abc$40840$n4245
.sym 110431 VexRiscv._zz_198_
.sym 110432 VexRiscv._zz_199_[16]
.sym 110435 VexRiscv._zz_193_[29]
.sym 110436 VexRiscv._zz_321_[0]
.sym 110439 VexRiscv._zz_193_[25]
.sym 110440 $abc$40840$n5457
.sym 110441 $abc$40840$n233
.sym 110443 VexRiscv._zz_193_[24]
.sym 110444 $abc$40840$n5454
.sym 110445 $abc$40840$n233
.sym 110447 VexRiscv._zz_194_[26]
.sym 110448 VexRiscv._zz_193_[25]
.sym 110449 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 110450 VexRiscv._zz_328_
.sym 110451 VexRiscv._zz_193_[29]
.sym 110452 $abc$40840$n5469
.sym 110453 $abc$40840$n233
.sym 110455 VexRiscv._zz_193_[26]
.sym 110456 $abc$40840$n5460
.sym 110457 $abc$40840$n233
.sym 110459 VexRiscv._zz_193_[28]
.sym 110460 $abc$40840$n5466
.sym 110461 $abc$40840$n233
.sym 110463 VexRiscv._zz_194_[30]
.sym 110464 VexRiscv._zz_193_[29]
.sym 110465 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 110466 VexRiscv._zz_328_
.sym 110467 VexRiscv._zz_193_[30]
.sym 110468 $abc$40840$n5472
.sym 110469 $abc$40840$n233
.sym 110471 VexRiscv._zz_316_[20]
.sym 110472 VexRiscv._zz_194_[21]
.sym 110473 $abc$40840$n4245
.sym 110475 VexRiscv._zz_198_
.sym 110476 VexRiscv._zz_199_[31]
.sym 110479 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 110480 $abc$40840$n4305
.sym 110481 $abc$40840$n3647_1
.sym 110483 VexRiscv._zz_198_
.sym 110484 VexRiscv._zz_199_[26]
.sym 110487 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 110488 $abc$40840$n4284_1
.sym 110489 $abc$40840$n3647_1
.sym 110491 basesoc_dat_w[3]
.sym 110495 basesoc_dat_w[4]
.sym 110499 VexRiscv._zz_316_[13]
.sym 110500 VexRiscv._zz_194_[14]
.sym 110501 $abc$40840$n4245
.sym 110503 $abc$40840$n4636_1
.sym 110504 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 110505 VexRiscv._zz_47_[0]
.sym 110506 VexRiscv._zz_47_[1]
.sym 110507 $abc$40840$n4106
.sym 110508 VexRiscv._zz_49_[0]
.sym 110509 VexRiscv._zz_49_[1]
.sym 110510 VexRiscv._zz_151_[14]
.sym 110511 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 110512 $abc$40840$n4347
.sym 110515 $abc$40840$n4676
.sym 110516 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 110517 VexRiscv._zz_47_[0]
.sym 110518 VexRiscv._zz_47_[1]
.sym 110519 VexRiscv._zz_198_
.sym 110520 VexRiscv._zz_199_[14]
.sym 110523 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 110524 $abc$40840$n4296
.sym 110525 $abc$40840$n3647_1
.sym 110527 VexRiscv._zz_198_
.sym 110528 VexRiscv._zz_199_[21]
.sym 110531 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 110535 VexRiscv._zz_198_
.sym 110536 VexRiscv._zz_199_[4]
.sym 110539 VexRiscv._zz_198_
.sym 110540 VexRiscv._zz_199_[17]
.sym 110543 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 110547 $abc$40840$n4347
.sym 110548 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 110549 $abc$40840$n6772_1
.sym 110550 $abc$40840$n4345
.sym 110551 $abc$40840$n4637
.sym 110552 $abc$40840$n6729
.sym 110553 $abc$40840$n3932
.sym 110555 VexRiscv._zz_198_
.sym 110556 VexRiscv._zz_199_[10]
.sym 110559 VexRiscv._zz_198_
.sym 110560 VexRiscv._zz_199_[5]
.sym 110563 $abc$40840$n4130
.sym 110564 VexRiscv._zz_49_[0]
.sym 110565 VexRiscv._zz_49_[1]
.sym 110566 VexRiscv._zz_151_[30]
.sym 110567 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[26]
.sym 110568 $abc$40840$n4347
.sym 110571 $abc$40840$n4632_1
.sym 110572 $abc$40840$n6730_1
.sym 110573 $abc$40840$n3926
.sym 110575 VexRiscv._zz_197_
.sym 110576 VexRiscv.decode_to_execute_RS2[17]
.sym 110579 $abc$40840$n4834
.sym 110580 $abc$40840$n4837
.sym 110581 $abc$40840$n4839
.sym 110582 $abc$40840$n3932
.sym 110583 VexRiscv._zz_197_
.sym 110584 VexRiscv.decode_to_execute_RS2[22]
.sym 110587 VexRiscv._zz_36_[14]
.sym 110591 VexRiscv._zz_198_
.sym 110592 VexRiscv._zz_199_[29]
.sym 110595 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 110596 $abc$40840$n4308
.sym 110597 $abc$40840$n3647_1
.sym 110599 $abc$40840$n4166
.sym 110600 VexRiscv._zz_292_
.sym 110603 VexRiscv._zz_199_[16]
.sym 110604 VexRiscv._zz_285_[1]
.sym 110605 VexRiscv._zz_44_[1]
.sym 110606 VexRiscv._zz_44_[0]
.sym 110607 basesoc_dat_w[3]
.sym 110611 $abc$40840$n4168
.sym 110612 VexRiscv._zz_292_
.sym 110615 VexRiscv.decode_to_execute_RS2[30]
.sym 110616 VexRiscv.decode_to_execute_RS2[31]
.sym 110617 VexRiscv._zz_170_[1]
.sym 110618 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 110619 $abc$40840$n4191
.sym 110620 VexRiscv._zz_292_
.sym 110623 VexRiscv._zz_199_[17]
.sym 110624 VexRiscv._zz_285_[2]
.sym 110625 VexRiscv._zz_44_[1]
.sym 110626 VexRiscv._zz_44_[0]
.sym 110627 $abc$40840$n4146
.sym 110628 VexRiscv._zz_292_
.sym 110631 VexRiscv._zz_41_[26]
.sym 110632 $abc$40840$n3935
.sym 110633 $abc$40840$n4192
.sym 110635 VexRiscv._zz_41_[12]
.sym 110636 $abc$40840$n3935
.sym 110637 $abc$40840$n4149
.sym 110639 VexRiscv._zz_41_[18]
.sym 110640 $abc$40840$n3935
.sym 110641 $abc$40840$n4169
.sym 110643 $abc$40840$n4126
.sym 110644 VexRiscv._zz_292_
.sym 110647 basesoc_ctrl_storage[19]
.sym 110648 $abc$40840$n3730_1
.sym 110649 $abc$40840$n6057_1
.sym 110650 $abc$40840$n6059_1
.sym 110651 VexRiscv._zz_41_[29]
.sym 110652 $abc$40840$n3935
.sym 110653 $abc$40840$n4167
.sym 110655 VexRiscv._zz_41_[10]
.sym 110656 $abc$40840$n3935
.sym 110657 $abc$40840$n4139
.sym 110659 VexRiscv._zz_41_[17]
.sym 110660 $abc$40840$n3935
.sym 110661 $abc$40840$n4147
.sym 110663 VexRiscv._zz_41_[22]
.sym 110664 $abc$40840$n3935
.sym 110665 $abc$40840$n4202
.sym 110667 VexRiscv.decode_to_execute_RS2[13]
.sym 110668 VexRiscv._zz_152_
.sym 110669 VexRiscv._zz_42_[0]
.sym 110670 VexRiscv._zz_42_[1]
.sym 110671 $abc$40840$n4130
.sym 110672 $abc$40840$n4132
.sym 110673 VexRiscv._zz_151_[24]
.sym 110674 VexRiscv._zz_151_[30]
.sym 110675 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[27]
.sym 110676 $abc$40840$n4347
.sym 110679 VexRiscv._zz_36_[15]
.sym 110683 VexRiscv._zz_41_[13]
.sym 110684 $abc$40840$n3935
.sym 110685 $abc$40840$n4127
.sym 110687 VexRiscv._zz_41_[27]
.sym 110688 $abc$40840$n3935
.sym 110689 $abc$40840$n4162
.sym 110691 VexRiscv._zz_41_[11]
.sym 110692 $abc$40840$n3935
.sym 110693 $abc$40840$n4104
.sym 110695 VexRiscv._zz_41_[19]
.sym 110696 $abc$40840$n3935
.sym 110697 $abc$40840$n4111
.sym 110699 $abc$40840$n4652
.sym 110700 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 110701 VexRiscv._zz_47_[0]
.sym 110702 VexRiscv._zz_47_[1]
.sym 110703 VexRiscv._zz_36_[21]
.sym 110704 $abc$40840$n5021_1
.sym 110705 $abc$40840$n4939
.sym 110707 VexRiscv._zz_41_[21]
.sym 110708 $abc$40840$n3935
.sym 110709 $abc$40840$n4194
.sym 110711 $abc$40840$n4653
.sym 110712 $abc$40840$n6732_1
.sym 110713 $abc$40840$n3932
.sym 110715 VexRiscv._zz_36_[27]
.sym 110716 $abc$40840$n4844_1
.sym 110717 $abc$40840$n4379_1
.sym 110719 VexRiscv._zz_41_[8]
.sym 110720 $abc$40840$n3935
.sym 110721 $abc$40840$n4124
.sym 110723 VexRiscv._zz_36_[21]
.sym 110724 $abc$40840$n4747_1
.sym 110725 $abc$40840$n4379_1
.sym 110727 $abc$40840$n4791_1
.sym 110728 $abc$40840$n4759_1
.sym 110729 $abc$40840$n4361_1
.sym 110731 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 110735 VexRiscv._zz_41_[5]
.sym 110736 VexRiscv._zz_199_[5]
.sym 110737 $abc$40840$n4212
.sym 110739 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 110743 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 110747 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 110748 VexRiscv._zz_151_[24]
.sym 110749 VexRiscv.execute_LightShifterPlugin_isActive
.sym 110751 $abc$40840$n4345
.sym 110752 $abc$40840$n6747_1
.sym 110753 $abc$40840$n3932
.sym 110754 $abc$40840$n4756_1
.sym 110755 VexRiscv._zz_199_[14]
.sym 110756 VexRiscv._zz_170_[2]
.sym 110757 VexRiscv._zz_44_[1]
.sym 110758 VexRiscv._zz_44_[0]
.sym 110759 $abc$40840$n4821_1
.sym 110760 $abc$40840$n4791_1
.sym 110761 $abc$40840$n4361_1
.sym 110763 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 110764 VexRiscv._zz_151_[26]
.sym 110765 VexRiscv.execute_LightShifterPlugin_isActive
.sym 110767 VexRiscv._zz_41_[23]
.sym 110768 VexRiscv._zz_199_[23]
.sym 110769 $abc$40840$n4212
.sym 110771 VexRiscv._zz_41_[29]
.sym 110772 VexRiscv._zz_199_[29]
.sym 110773 $abc$40840$n4212
.sym 110775 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 110779 VexRiscv._zz_41_[21]
.sym 110780 VexRiscv._zz_199_[21]
.sym 110781 $abc$40840$n4212
.sym 110783 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 110787 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 110791 user_btn1
.sym 110792 $abc$40840$n6770
.sym 110795 user_btn1
.sym 110796 $abc$40840$n6772
.sym 110799 $abc$40840$n3870
.sym 110800 $abc$40840$n3871_1
.sym 110801 $abc$40840$n3872_1
.sym 110803 waittimer1_count[3]
.sym 110804 waittimer1_count[4]
.sym 110805 waittimer1_count[5]
.sym 110806 waittimer1_count[8]
.sym 110807 waittimer1_count[0]
.sym 110808 waittimer1_count[1]
.sym 110809 waittimer1_count[2]
.sym 110810 $abc$40840$n172
.sym 110811 VexRiscv._zz_41_[17]
.sym 110812 VexRiscv._zz_199_[17]
.sym 110813 $abc$40840$n4212
.sym 110815 user_btn1
.sym 110816 $abc$40840$n6776
.sym 110819 user_btn1
.sym 110820 $abc$40840$n6774
.sym 110823 sys_rst
.sym 110824 $abc$40840$n6796
.sym 110825 user_btn1
.sym 110827 sys_rst
.sym 110828 $abc$40840$n6798
.sym 110829 user_btn1
.sym 110831 VexRiscv._zz_41_[26]
.sym 110832 VexRiscv._zz_199_[26]
.sym 110833 $abc$40840$n4212
.sym 110835 VexRiscv._zz_41_[10]
.sym 110836 VexRiscv._zz_199_[10]
.sym 110837 $abc$40840$n4212
.sym 110839 sys_rst
.sym 110840 $abc$40840$n6786
.sym 110841 user_btn1
.sym 110843 $abc$40840$n166
.sym 110847 sys_rst
.sym 110848 $abc$40840$n6794
.sym 110849 user_btn1
.sym 110851 sys_rst
.sym 110852 $abc$40840$n6790
.sym 110853 user_btn1
.sym 110856 VexRiscv.execute_BranchPlugin_branch_src2[0]
.sym 110857 VexRiscv.execute_BranchPlugin_branch_src1[0]
.sym 110860 VexRiscv.execute_BranchPlugin_branch_src2[1]
.sym 110861 VexRiscv.execute_BranchPlugin_branch_src1[1]
.sym 110862 $auto$alumacc.cc:474:replace_alu$4060.C[1]
.sym 110864 VexRiscv.execute_BranchPlugin_branch_src2[2]
.sym 110865 VexRiscv.execute_BranchPlugin_branch_src1[2]
.sym 110866 $auto$alumacc.cc:474:replace_alu$4060.C[2]
.sym 110868 VexRiscv.execute_BranchPlugin_branch_src2[3]
.sym 110869 VexRiscv.execute_BranchPlugin_branch_src1[3]
.sym 110870 $auto$alumacc.cc:474:replace_alu$4060.C[3]
.sym 110872 VexRiscv.execute_BranchPlugin_branch_src2[4]
.sym 110873 VexRiscv.execute_BranchPlugin_branch_src1[4]
.sym 110874 $auto$alumacc.cc:474:replace_alu$4060.C[4]
.sym 110876 VexRiscv.execute_BranchPlugin_branch_src2[5]
.sym 110877 VexRiscv.execute_BranchPlugin_branch_src1[5]
.sym 110878 $auto$alumacc.cc:474:replace_alu$4060.C[5]
.sym 110880 VexRiscv.execute_BranchPlugin_branch_src2[6]
.sym 110881 VexRiscv.execute_BranchPlugin_branch_src1[6]
.sym 110882 $auto$alumacc.cc:474:replace_alu$4060.C[6]
.sym 110884 VexRiscv.execute_BranchPlugin_branch_src2[7]
.sym 110885 VexRiscv.execute_BranchPlugin_branch_src1[7]
.sym 110886 $auto$alumacc.cc:474:replace_alu$4060.C[7]
.sym 110888 VexRiscv.execute_BranchPlugin_branch_src2[8]
.sym 110889 VexRiscv.execute_BranchPlugin_branch_src1[8]
.sym 110890 $auto$alumacc.cc:474:replace_alu$4060.C[8]
.sym 110892 VexRiscv.execute_BranchPlugin_branch_src2[9]
.sym 110893 VexRiscv.execute_BranchPlugin_branch_src1[9]
.sym 110894 $auto$alumacc.cc:474:replace_alu$4060.C[9]
.sym 110896 VexRiscv.execute_BranchPlugin_branch_src2[10]
.sym 110897 VexRiscv.execute_BranchPlugin_branch_src1[10]
.sym 110898 $auto$alumacc.cc:474:replace_alu$4060.C[10]
.sym 110900 VexRiscv.execute_BranchPlugin_branch_src2[11]
.sym 110901 VexRiscv.execute_BranchPlugin_branch_src1[11]
.sym 110902 $auto$alumacc.cc:474:replace_alu$4060.C[11]
.sym 110904 VexRiscv.execute_BranchPlugin_branch_src2[12]
.sym 110905 VexRiscv.execute_BranchPlugin_branch_src1[12]
.sym 110906 $auto$alumacc.cc:474:replace_alu$4060.C[12]
.sym 110908 VexRiscv.execute_BranchPlugin_branch_src2[13]
.sym 110909 VexRiscv.execute_BranchPlugin_branch_src1[13]
.sym 110910 $auto$alumacc.cc:474:replace_alu$4060.C[13]
.sym 110912 VexRiscv.execute_BranchPlugin_branch_src2[14]
.sym 110913 VexRiscv.execute_BranchPlugin_branch_src1[14]
.sym 110914 $auto$alumacc.cc:474:replace_alu$4060.C[14]
.sym 110916 VexRiscv.execute_BranchPlugin_branch_src2[15]
.sym 110917 VexRiscv.execute_BranchPlugin_branch_src1[15]
.sym 110918 $auto$alumacc.cc:474:replace_alu$4060.C[15]
.sym 110920 VexRiscv.execute_BranchPlugin_branch_src2[16]
.sym 110921 VexRiscv.execute_BranchPlugin_branch_src1[16]
.sym 110922 $auto$alumacc.cc:474:replace_alu$4060.C[16]
.sym 110924 VexRiscv.execute_BranchPlugin_branch_src2[17]
.sym 110925 VexRiscv.execute_BranchPlugin_branch_src1[17]
.sym 110926 $auto$alumacc.cc:474:replace_alu$4060.C[17]
.sym 110928 VexRiscv.execute_BranchPlugin_branch_src2[18]
.sym 110929 VexRiscv.execute_BranchPlugin_branch_src1[18]
.sym 110930 $auto$alumacc.cc:474:replace_alu$4060.C[18]
.sym 110932 VexRiscv.execute_BranchPlugin_branch_src2[19]
.sym 110933 VexRiscv.execute_BranchPlugin_branch_src1[19]
.sym 110934 $auto$alumacc.cc:474:replace_alu$4060.C[19]
.sym 110936 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 110937 VexRiscv.execute_BranchPlugin_branch_src1[20]
.sym 110938 $auto$alumacc.cc:474:replace_alu$4060.C[20]
.sym 110940 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 110941 VexRiscv.execute_BranchPlugin_branch_src1[21]
.sym 110942 $auto$alumacc.cc:474:replace_alu$4060.C[21]
.sym 110944 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 110945 VexRiscv.execute_BranchPlugin_branch_src1[22]
.sym 110946 $auto$alumacc.cc:474:replace_alu$4060.C[22]
.sym 110948 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 110949 VexRiscv.execute_BranchPlugin_branch_src1[23]
.sym 110950 $auto$alumacc.cc:474:replace_alu$4060.C[23]
.sym 110952 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 110953 VexRiscv.execute_BranchPlugin_branch_src1[24]
.sym 110954 $auto$alumacc.cc:474:replace_alu$4060.C[24]
.sym 110956 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 110957 VexRiscv.execute_BranchPlugin_branch_src1[25]
.sym 110958 $auto$alumacc.cc:474:replace_alu$4060.C[25]
.sym 110960 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 110961 VexRiscv.execute_BranchPlugin_branch_src1[26]
.sym 110962 $auto$alumacc.cc:474:replace_alu$4060.C[26]
.sym 110964 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 110965 VexRiscv.execute_BranchPlugin_branch_src1[27]
.sym 110966 $auto$alumacc.cc:474:replace_alu$4060.C[27]
.sym 110968 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 110969 VexRiscv.execute_BranchPlugin_branch_src1[28]
.sym 110970 $auto$alumacc.cc:474:replace_alu$4060.C[28]
.sym 110972 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 110973 VexRiscv.execute_BranchPlugin_branch_src1[29]
.sym 110974 $auto$alumacc.cc:474:replace_alu$4060.C[29]
.sym 110976 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 110977 VexRiscv.execute_BranchPlugin_branch_src1[30]
.sym 110978 $auto$alumacc.cc:474:replace_alu$4060.C[30]
.sym 110980 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 110981 VexRiscv.execute_BranchPlugin_branch_src1[31]
.sym 110982 $auto$alumacc.cc:474:replace_alu$4060.C[31]
.sym 110983 $abc$40840$n5241_1
.sym 110984 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 110985 VexRiscv._zz_152_
.sym 110986 $abc$40840$n4212
.sym 110987 $abc$40840$n5249
.sym 110988 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 110989 VexRiscv._zz_152_
.sym 110990 $abc$40840$n4212
.sym 110991 VexRiscv.DBusSimplePlugin_redoBranch_payload[3]
.sym 110995 VexRiscv._zz_285_[2]
.sym 110996 VexRiscv._zz_152_
.sym 110997 VexRiscv._zz_32_[1]
.sym 110999 VexRiscv._zz_170_[1]
.sym 111000 VexRiscv._zz_152_
.sym 111001 VexRiscv._zz_32_[1]
.sym 111003 VexRiscv.DBusSimplePlugin_redoBranch_payload[29]
.sym 111007 $abc$40840$n5239
.sym 111008 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 111009 VexRiscv._zz_152_
.sym 111010 $abc$40840$n4212
.sym 111011 VexRiscv._zz_170_[0]
.sym 111012 VexRiscv._zz_152_
.sym 111013 VexRiscv._zz_32_[1]
.sym 111015 VexRiscv._zz_41_[31]
.sym 111019 VexRiscv._zz_41_[6]
.sym 111027 VexRiscv._zz_286_[8]
.sym 111031 VexRiscv._zz_41_[3]
.sym 111035 VexRiscv.CsrPlugin_mtval[4]
.sym 111036 $abc$40840$n4466_1
.sym 111037 $abc$40840$n4463_1
.sym 111039 VexRiscv._zz_41_[23]
.sym 111043 VexRiscv._zz_41_[0]
.sym 111047 VexRiscv.DBusSimplePlugin_redoBranch_payload[1]
.sym 111051 VexRiscv.DBusSimplePlugin_redoBranch_payload[6]
.sym 111063 VexRiscv.DBusSimplePlugin_redoBranch_payload[23]
.sym 111075 VexRiscv.DBusSimplePlugin_redoBranch_payload[31]
.sym 111079 $abc$40840$n7
.sym 111083 sys_rst
.sym 111084 basesoc_ctrl_reset_reset_r
.sym 111107 $abc$40840$n5
.sym 111111 basesoc_adr[13]
.sym 111112 basesoc_adr[9]
.sym 111113 $abc$40840$n3759
.sym 111114 basesoc_adr[10]
.sym 111115 array_muxed0[10]
.sym 111119 $abc$40840$n3759
.sym 111120 $abc$40840$n3760_1
.sym 111123 basesoc_adr[13]
.sym 111124 $abc$40840$n3759
.sym 111125 basesoc_adr[9]
.sym 111126 basesoc_adr[10]
.sym 111127 eventmanager_status_w[2]
.sym 111128 eventsourceprocess2_old_trigger
.sym 111131 eventmanager_status_w[2]
.sym 111135 array_muxed0[13]
.sym 111139 array_muxed0[9]
.sym 111143 basesoc_ctrl_reset_reset_r
.sym 111147 basesoc_adr[4]
.sym 111148 basesoc_adr[2]
.sym 111149 basesoc_adr[3]
.sym 111150 $abc$40840$n3731
.sym 111151 basesoc_timer0_load_storage[28]
.sym 111152 $abc$40840$n3820
.sym 111153 $abc$40840$n5988
.sym 111154 $abc$40840$n5987
.sym 111155 $abc$40840$n5939
.sym 111156 basesoc_timer0_value_status[28]
.sym 111159 basesoc_vexriscv_dbus_adr[2]
.sym 111160 basesoc_vexriscv_ibus_adr[2]
.sym 111161 grant
.sym 111163 basesoc_we
.sym 111164 $abc$40840$n3758
.sym 111165 $abc$40840$n3731
.sym 111166 sys_rst
.sym 111167 basesoc_we
.sym 111168 $abc$40840$n3892_1
.sym 111169 $abc$40840$n3731
.sym 111170 sys_rst
.sym 111171 basesoc_vexriscv_dbus_adr[1]
.sym 111172 basesoc_vexriscv_ibus_adr[1]
.sym 111173 grant
.sym 111175 VexRiscv._zz_193_[3]
.sym 111176 VexRiscv._zz_321_[0]
.sym 111179 VexRiscv._zz_193_[0]
.sym 111180 VexRiscv._zz_321_[0]
.sym 111183 VexRiscv._zz_193_[1]
.sym 111184 VexRiscv._zz_321_[0]
.sym 111187 VexRiscv._zz_193_[2]
.sym 111188 VexRiscv._zz_321_[0]
.sym 111191 basesoc_timer0_value[24]
.sym 111195 VexRiscv._zz_193_[7]
.sym 111196 VexRiscv._zz_321_[0]
.sym 111200 VexRiscv._zz_316_[0]
.sym 111201 VexRiscv._zz_314_[0]
.sym 111203 VexRiscv._zz_193_[5]
.sym 111204 VexRiscv._zz_321_[0]
.sym 111208 basesoc_uart_rx_fifo_level0[0]
.sym 111212 basesoc_uart_rx_fifo_level0[1]
.sym 111213 $PACKER_VCC_NET
.sym 111216 basesoc_uart_rx_fifo_level0[2]
.sym 111217 $PACKER_VCC_NET
.sym 111218 $auto$alumacc.cc:474:replace_alu$4027.C[2]
.sym 111220 basesoc_uart_rx_fifo_level0[3]
.sym 111221 $PACKER_VCC_NET
.sym 111222 $auto$alumacc.cc:474:replace_alu$4027.C[3]
.sym 111224 basesoc_uart_rx_fifo_level0[4]
.sym 111225 $PACKER_VCC_NET
.sym 111226 $auto$alumacc.cc:474:replace_alu$4027.C[4]
.sym 111227 basesoc_timer0_value[27]
.sym 111231 VexRiscv._zz_193_[9]
.sym 111232 VexRiscv._zz_321_[0]
.sym 111235 VexRiscv._zz_193_[15]
.sym 111236 VexRiscv._zz_321_[0]
.sym 111239 VexRiscv._zz_193_[21]
.sym 111240 VexRiscv._zz_321_[0]
.sym 111243 $abc$40840$n7006
.sym 111244 $abc$40840$n7007
.sym 111245 basesoc_uart_rx_fifo_wrport_we
.sym 111247 $abc$40840$n233
.sym 111248 VexRiscv._zz_311_
.sym 111251 $abc$40840$n7000
.sym 111252 $abc$40840$n7001
.sym 111253 basesoc_uart_rx_fifo_wrport_we
.sym 111256 basesoc_uart_rx_fifo_level0[0]
.sym 111258 $PACKER_VCC_NET
.sym 111259 $abc$40840$n6997
.sym 111260 $abc$40840$n6998
.sym 111261 basesoc_uart_rx_fifo_wrport_we
.sym 111263 sys_rst
.sym 111264 basesoc_uart_rx_fifo_do_read
.sym 111265 basesoc_uart_rx_fifo_wrport_we
.sym 111267 $abc$40840$n7003
.sym 111268 $abc$40840$n7004
.sym 111269 basesoc_uart_rx_fifo_wrport_we
.sym 111271 VexRiscv._zz_193_[6]
.sym 111272 $abc$40840$n5400
.sym 111273 $abc$40840$n233
.sym 111275 VexRiscv._zz_193_[5]
.sym 111276 $abc$40840$n5397
.sym 111277 $abc$40840$n233
.sym 111279 VexRiscv._zz_193_[1]
.sym 111280 $abc$40840$n5385
.sym 111281 $abc$40840$n233
.sym 111283 VexRiscv._zz_193_[2]
.sym 111284 $abc$40840$n5388
.sym 111285 $abc$40840$n233
.sym 111287 VexRiscv._zz_193_[4]
.sym 111288 $abc$40840$n5394
.sym 111289 $abc$40840$n233
.sym 111291 VexRiscv._zz_193_[3]
.sym 111292 $abc$40840$n5391
.sym 111293 $abc$40840$n233
.sym 111295 basesoc_timer0_value[24]
.sym 111296 basesoc_timer0_value[25]
.sym 111297 basesoc_timer0_value[26]
.sym 111298 basesoc_timer0_value[27]
.sym 111299 VexRiscv._zz_193_[0]
.sym 111300 $abc$40840$n5382
.sym 111301 $abc$40840$n233
.sym 111304 VexRiscv._zz_198_
.sym 111305 $abc$40840$n5734
.sym 111309 $abc$40840$n5736
.sym 111310 $auto$alumacc.cc:474:replace_alu$4072.C[1]
.sym 111313 $abc$40840$n5738
.sym 111314 $auto$alumacc.cc:474:replace_alu$4072.C[2]
.sym 111317 $abc$40840$n5740
.sym 111318 $auto$alumacc.cc:474:replace_alu$4072.C[3]
.sym 111321 $abc$40840$n5742
.sym 111322 $auto$alumacc.cc:474:replace_alu$4072.C[4]
.sym 111325 $abc$40840$n5744
.sym 111326 $auto$alumacc.cc:474:replace_alu$4072.C[5]
.sym 111329 $abc$40840$n5746
.sym 111330 $auto$alumacc.cc:474:replace_alu$4072.C[6]
.sym 111333 $abc$40840$n5748
.sym 111334 $auto$alumacc.cc:474:replace_alu$4072.C[7]
.sym 111337 $abc$40840$n5750
.sym 111338 $auto$alumacc.cc:474:replace_alu$4072.C[8]
.sym 111341 $abc$40840$n5752
.sym 111342 $auto$alumacc.cc:474:replace_alu$4072.C[9]
.sym 111345 $abc$40840$n5754
.sym 111346 $auto$alumacc.cc:474:replace_alu$4072.C[10]
.sym 111349 $abc$40840$n5756
.sym 111350 $auto$alumacc.cc:474:replace_alu$4072.C[11]
.sym 111353 $abc$40840$n5758
.sym 111354 $auto$alumacc.cc:474:replace_alu$4072.C[12]
.sym 111357 $abc$40840$n5760
.sym 111358 $auto$alumacc.cc:474:replace_alu$4072.C[13]
.sym 111361 $abc$40840$n5762
.sym 111362 $auto$alumacc.cc:474:replace_alu$4072.C[14]
.sym 111365 $abc$40840$n5764
.sym 111366 $auto$alumacc.cc:474:replace_alu$4072.C[15]
.sym 111369 $abc$40840$n5766
.sym 111370 $auto$alumacc.cc:474:replace_alu$4072.C[16]
.sym 111373 $abc$40840$n5768
.sym 111374 $auto$alumacc.cc:474:replace_alu$4072.C[17]
.sym 111377 $abc$40840$n5770
.sym 111378 $auto$alumacc.cc:474:replace_alu$4072.C[18]
.sym 111381 $abc$40840$n5772
.sym 111382 $auto$alumacc.cc:474:replace_alu$4072.C[19]
.sym 111385 $abc$40840$n5774
.sym 111386 $auto$alumacc.cc:474:replace_alu$4072.C[20]
.sym 111389 $abc$40840$n5776
.sym 111390 $auto$alumacc.cc:474:replace_alu$4072.C[21]
.sym 111393 $abc$40840$n5778
.sym 111394 $auto$alumacc.cc:474:replace_alu$4072.C[22]
.sym 111397 $abc$40840$n5780
.sym 111398 $auto$alumacc.cc:474:replace_alu$4072.C[23]
.sym 111401 $abc$40840$n5782
.sym 111402 $auto$alumacc.cc:474:replace_alu$4072.C[24]
.sym 111405 $abc$40840$n5784
.sym 111406 $auto$alumacc.cc:474:replace_alu$4072.C[25]
.sym 111409 $abc$40840$n5786
.sym 111410 $auto$alumacc.cc:474:replace_alu$4072.C[26]
.sym 111413 $abc$40840$n5788
.sym 111414 $auto$alumacc.cc:474:replace_alu$4072.C[27]
.sym 111417 $abc$40840$n5790
.sym 111418 $auto$alumacc.cc:474:replace_alu$4072.C[28]
.sym 111421 $abc$40840$n5792
.sym 111422 $auto$alumacc.cc:474:replace_alu$4072.C[29]
.sym 111425 $abc$40840$n5794
.sym 111426 $auto$alumacc.cc:474:replace_alu$4072.C[30]
.sym 111429 $abc$40840$n5796
.sym 111430 $auto$alumacc.cc:474:replace_alu$4072.C[31]
.sym 111433 $abc$40840$n5798
.sym 111434 $auto$alumacc.cc:474:replace_alu$4072.C[32]
.sym 111435 VexRiscv._zz_198_
.sym 111436 VexRiscv._zz_199_[15]
.sym 111439 VexRiscv._zz_198_
.sym 111440 VexRiscv._zz_199_[24]
.sym 111443 $abc$40840$n4183
.sym 111444 VexRiscv._zz_292_
.sym 111447 VexRiscv._zz_316_[0]
.sym 111448 VexRiscv._zz_194_[1]
.sym 111449 $abc$40840$n4245
.sym 111451 VexRiscv._zz_170_[1]
.sym 111455 VexRiscv._zz_288_[14]
.sym 111456 VexRiscv._zz_151_[14]
.sym 111457 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 111459 VexRiscv._zz_198_
.sym 111460 VexRiscv._zz_199_[25]
.sym 111463 $abc$40840$n4103
.sym 111464 VexRiscv._zz_292_
.sym 111467 $abc$40840$n4123
.sym 111468 VexRiscv._zz_292_
.sym 111471 $abc$40840$n4106
.sym 111472 VexRiscv._zz_292_
.sym 111475 VexRiscv._zz_288_[20]
.sym 111476 VexRiscv._zz_151_[20]
.sym 111477 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 111479 basesoc_dat_w[6]
.sym 111483 $abc$40840$n4201
.sym 111484 VexRiscv._zz_292_
.sym 111487 VexRiscv._zz_288_[16]
.sym 111488 VexRiscv._zz_151_[16]
.sym 111489 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 111491 $abc$40840$n4138
.sym 111492 VexRiscv._zz_292_
.sym 111495 $abc$40840$n4198
.sym 111496 VexRiscv._zz_292_
.sym 111499 $abc$40840$n4193
.sym 111500 VexRiscv._zz_292_
.sym 111503 VexRiscv._zz_288_[30]
.sym 111504 VexRiscv._zz_151_[30]
.sym 111505 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 111507 VexRiscv._zz_288_[15]
.sym 111508 VexRiscv._zz_151_[15]
.sym 111509 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 111511 $abc$40840$n4130
.sym 111512 VexRiscv._zz_292_
.sym 111515 VexRiscv._zz_288_[28]
.sym 111516 VexRiscv._zz_151_[28]
.sym 111517 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 111519 $abc$40840$n4110
.sym 111520 VexRiscv._zz_292_
.sym 111523 VexRiscv._zz_288_[26]
.sym 111524 VexRiscv._zz_151_[26]
.sym 111525 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 111527 VexRiscv._zz_198_
.sym 111528 VexRiscv._zz_199_[2]
.sym 111531 VexRiscv._zz_197_
.sym 111532 VexRiscv.decode_to_execute_RS2[18]
.sym 111535 VexRiscv._zz_197_
.sym 111536 VexRiscv.decode_to_execute_IS_MUL
.sym 111539 VexRiscv.decode_to_execute_IS_DIV
.sym 111540 VexRiscv.decode_to_execute_IS_RS1_SIGNED
.sym 111541 VexRiscv._zz_199_[31]
.sym 111542 $abc$40840$n4081
.sym 111543 VexRiscv.decode_to_execute_IS_DIV
.sym 111544 VexRiscv.decode_to_execute_IS_RS1_SIGNED
.sym 111545 VexRiscv._zz_199_[31]
.sym 111546 $abc$40840$n4081
.sym 111547 VexRiscv._zz_288_[27]
.sym 111548 VexRiscv._zz_151_[27]
.sym 111549 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 111551 VexRiscv._zz_198_
.sym 111552 VexRiscv._zz_199_[1]
.sym 111555 VexRiscv.decode_to_execute_IS_MUL
.sym 111559 VexRiscv._zz_197_
.sym 111560 VexRiscv.decode_to_execute_RS2[30]
.sym 111563 VexRiscv._zz_197_
.sym 111564 VexRiscv.decode_to_execute_RS2[29]
.sym 111567 $abc$40840$n3686
.sym 111568 $abc$40840$n4053
.sym 111571 $abc$40840$n4993
.sym 111572 VexRiscv._zz_36_[14]
.sym 111573 $abc$40840$n4939
.sym 111575 $abc$40840$n4641
.sym 111576 VexRiscv._zz_36_[14]
.sym 111577 $abc$40840$n4379_1
.sym 111579 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 111583 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 111584 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 111585 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 111586 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 111587 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 111588 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 111589 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 111590 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 111591 VexRiscv.decode_to_execute_RS2[17]
.sym 111592 VexRiscv._zz_152_
.sym 111593 VexRiscv._zz_42_[0]
.sym 111594 VexRiscv._zz_42_[1]
.sym 111595 VexRiscv.decode_to_execute_RS2[14]
.sym 111596 VexRiscv._zz_152_
.sym 111597 VexRiscv._zz_42_[0]
.sym 111598 VexRiscv._zz_42_[1]
.sym 111599 VexRiscv.decode_to_execute_RS2[26]
.sym 111600 VexRiscv._zz_152_
.sym 111601 VexRiscv._zz_42_[0]
.sym 111602 VexRiscv._zz_42_[1]
.sym 111603 VexRiscv.decode_to_execute_RS2[29]
.sym 111604 VexRiscv._zz_152_
.sym 111605 VexRiscv._zz_42_[0]
.sym 111606 VexRiscv._zz_42_[1]
.sym 111607 VexRiscv.decode_to_execute_RS2[11]
.sym 111608 VexRiscv._zz_152_
.sym 111609 VexRiscv._zz_42_[0]
.sym 111610 VexRiscv._zz_42_[1]
.sym 111611 VexRiscv.decode_to_execute_RS2[12]
.sym 111612 VexRiscv._zz_152_
.sym 111613 VexRiscv._zz_42_[0]
.sym 111614 VexRiscv._zz_42_[1]
.sym 111615 VexRiscv.decode_to_execute_RS2[10]
.sym 111616 VexRiscv._zz_286_[10]
.sym 111617 VexRiscv._zz_42_[0]
.sym 111618 VexRiscv._zz_42_[1]
.sym 111619 VexRiscv.decode_to_execute_RS2[18]
.sym 111620 VexRiscv._zz_152_
.sym 111621 VexRiscv._zz_42_[0]
.sym 111622 VexRiscv._zz_42_[1]
.sym 111623 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 111627 VexRiscv._zz_41_[30]
.sym 111628 $abc$40840$n3935
.sym 111629 $abc$40840$n4131
.sym 111631 VexRiscv._zz_42_[0]
.sym 111632 VexRiscv._zz_42_[1]
.sym 111635 VexRiscv.decode_to_execute_RS2[30]
.sym 111636 VexRiscv._zz_152_
.sym 111637 VexRiscv._zz_42_[0]
.sym 111638 VexRiscv._zz_42_[1]
.sym 111639 VexRiscv.decode_to_execute_RS2[27]
.sym 111640 VexRiscv._zz_152_
.sym 111641 VexRiscv._zz_42_[0]
.sym 111642 VexRiscv._zz_42_[1]
.sym 111643 VexRiscv._zz_41_[5]
.sym 111644 $abc$40840$n3935
.sym 111645 $abc$40840$n4176
.sym 111647 VexRiscv._zz_41_[14]
.sym 111648 $abc$40840$n3935
.sym 111649 $abc$40840$n4107
.sym 111651 VexRiscv.decode_to_execute_RS2[22]
.sym 111652 VexRiscv._zz_152_
.sym 111653 VexRiscv._zz_42_[0]
.sym 111654 VexRiscv._zz_42_[1]
.sym 111655 VexRiscv.decode_to_execute_RS2[15]
.sym 111656 VexRiscv._zz_152_
.sym 111657 VexRiscv._zz_42_[0]
.sym 111658 VexRiscv._zz_42_[1]
.sym 111659 VexRiscv._zz_41_[15]
.sym 111660 $abc$40840$n3935
.sym 111661 $abc$40840$n4199
.sym 111663 $abc$40840$n4648
.sym 111664 $abc$40840$n6733
.sym 111665 $abc$40840$n3926
.sym 111667 VexRiscv.decode_to_execute_RS2[8]
.sym 111668 VexRiscv._zz_286_[8]
.sym 111669 VexRiscv._zz_42_[0]
.sym 111670 VexRiscv._zz_42_[1]
.sym 111671 VexRiscv.decode_to_execute_RS2[21]
.sym 111672 VexRiscv._zz_152_
.sym 111673 VexRiscv._zz_42_[0]
.sym 111674 VexRiscv._zz_42_[1]
.sym 111675 basesoc_dat_w[7]
.sym 111679 VexRiscv._zz_129_[5]
.sym 111680 VexRiscv._zz_286_[5]
.sym 111681 VexRiscv._zz_42_[0]
.sym 111682 VexRiscv._zz_42_[1]
.sym 111683 VexRiscv.decode_to_execute_RS2[19]
.sym 111684 VexRiscv._zz_152_
.sym 111685 VexRiscv._zz_42_[0]
.sym 111686 VexRiscv._zz_42_[1]
.sym 111687 $abc$40840$n4819_1
.sym 111688 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 111689 VexRiscv._zz_47_[0]
.sym 111690 VexRiscv._zz_47_[1]
.sym 111691 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 111695 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 111699 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 111700 $abc$40840$n4347
.sym 111703 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 111707 $abc$40840$n4949_1
.sym 111708 VexRiscv._zz_36_[3]
.sym 111709 $abc$40840$n4939
.sym 111711 $abc$40840$n4140
.sym 111712 VexRiscv._zz_49_[0]
.sym 111713 VexRiscv._zz_49_[1]
.sym 111714 VexRiscv._zz_151_[25]
.sym 111715 VexRiscv._zz_199_[24]
.sym 111716 VexRiscv._zz_286_[4]
.sym 111717 VexRiscv._zz_44_[1]
.sym 111718 VexRiscv._zz_44_[0]
.sym 111719 VexRiscv._zz_199_[31]
.sym 111720 VexRiscv._zz_152_
.sym 111721 VexRiscv._zz_44_[1]
.sym 111722 VexRiscv._zz_44_[0]
.sym 111723 $abc$40840$n4422
.sym 111724 $abc$40840$n6704
.sym 111725 $abc$40840$n3926
.sym 111727 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 111728 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 111729 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 111730 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 111731 sys_rst
.sym 111732 $abc$40840$n6825
.sym 111733 user_btn0
.sym 111735 VexRiscv._zz_199_[3]
.sym 111736 VexRiscv._zz_285_[3]
.sym 111737 VexRiscv._zz_44_[1]
.sym 111738 VexRiscv._zz_44_[0]
.sym 111739 VexRiscv._zz_199_[23]
.sym 111740 VexRiscv._zz_286_[3]
.sym 111741 VexRiscv._zz_44_[1]
.sym 111742 VexRiscv._zz_44_[0]
.sym 111743 VexRiscv._zz_199_[25]
.sym 111744 VexRiscv._zz_286_[5]
.sym 111745 VexRiscv._zz_44_[1]
.sym 111746 VexRiscv._zz_44_[0]
.sym 111747 $abc$40840$n4820
.sym 111748 $abc$40840$n6759_1
.sym 111749 $abc$40840$n3932
.sym 111751 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 111752 VexRiscv._zz_151_[31]
.sym 111753 VexRiscv.execute_LightShifterPlugin_isActive
.sym 111755 VexRiscv._zz_41_[29]
.sym 111759 VexRiscv._zz_41_[24]
.sym 111760 VexRiscv._zz_199_[24]
.sym 111761 $abc$40840$n4212
.sym 111763 $abc$40840$n6702_1
.sym 111764 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 111765 VexRiscv._zz_47_[0]
.sym 111766 VexRiscv._zz_47_[1]
.sym 111767 $abc$40840$n4435_1
.sym 111768 $abc$40840$n4391_1
.sym 111769 $abc$40840$n4361_1
.sym 111771 VexRiscv._zz_288_[3]
.sym 111772 VexRiscv._zz_151_[3]
.sym 111773 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 111775 $abc$40840$n4434
.sym 111776 $abc$40840$n6824_1
.sym 111777 $abc$40840$n3932
.sym 111779 $abc$40840$n6657_1
.sym 111780 VexRiscv._zz_49_[0]
.sym 111781 VexRiscv._zz_49_[1]
.sym 111782 VexRiscv._zz_151_[3]
.sym 111783 user_btn1
.sym 111784 $abc$40840$n6766
.sym 111787 VexRiscv._zz_41_[3]
.sym 111788 VexRiscv._zz_199_[3]
.sym 111789 $abc$40840$n4212
.sym 111791 user_btn1
.sym 111792 $abc$40840$n6788
.sym 111795 waittimer1_count[9]
.sym 111796 waittimer1_count[11]
.sym 111797 waittimer1_count[13]
.sym 111800 waittimer1_count[0]
.sym 111802 $PACKER_VCC_NET
.sym 111803 user_btn1
.sym 111804 $abc$40840$n6784
.sym 111807 VexRiscv._zz_41_[4]
.sym 111808 VexRiscv._zz_199_[4]
.sym 111809 $abc$40840$n4212
.sym 111811 basesoc_vexriscv_ibus_adr[11]
.sym 111812 basesoc_vexriscv_dbus_adr[11]
.sym 111813 grant
.sym 111815 VexRiscv._zz_41_[15]
.sym 111816 VexRiscv._zz_199_[15]
.sym 111817 $abc$40840$n4212
.sym 111819 VexRiscv._zz_321_[7]
.sym 111820 $abc$40840$n5305
.sym 111821 $abc$40840$n233
.sym 111823 VexRiscv._zz_287_[4]
.sym 111824 VexRiscv._zz_286_[4]
.sym 111825 $abc$40840$n5226_1
.sym 111826 VexRiscv._zz_32_[1]
.sym 111827 VexRiscv._zz_321_[19]
.sym 111828 $abc$40840$n5341
.sym 111829 $abc$40840$n233
.sym 111831 VexRiscv._zz_287_[2]
.sym 111832 VexRiscv._zz_286_[2]
.sym 111833 $abc$40840$n5226_1
.sym 111834 VexRiscv._zz_32_[1]
.sym 111835 VexRiscv._zz_321_[9]
.sym 111836 $abc$40840$n5311
.sym 111837 $abc$40840$n233
.sym 111839 VexRiscv._zz_287_[3]
.sym 111840 VexRiscv._zz_286_[3]
.sym 111841 $abc$40840$n5226_1
.sym 111842 VexRiscv._zz_32_[1]
.sym 111843 VexRiscv._zz_41_[0]
.sym 111844 VexRiscv._zz_199_[0]
.sym 111845 $abc$40840$n4212
.sym 111847 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 111851 $abc$40840$n5226_1
.sym 111852 VexRiscv._zz_286_[8]
.sym 111855 $abc$40840$n5245
.sym 111856 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 111857 VexRiscv._zz_152_
.sym 111858 $abc$40840$n4212
.sym 111859 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 111863 VexRiscv._zz_129_[2]
.sym 111867 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 111871 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 111875 VexRiscv._zz_41_[14]
.sym 111876 VexRiscv._zz_199_[14]
.sym 111877 $abc$40840$n4212
.sym 111879 $abc$40840$n4207
.sym 111880 VexRiscv._zz_170_[0]
.sym 111881 VexRiscv._zz_170_[1]
.sym 111882 VexRiscv._zz_32_[0]
.sym 111883 $abc$40840$n4207
.sym 111884 VexRiscv._zz_32_[0]
.sym 111885 $abc$40840$n6670_1
.sym 111886 $abc$40840$n6671_1
.sym 111887 VexRiscv._zz_285_[3]
.sym 111888 VexRiscv._zz_152_
.sym 111889 VexRiscv._zz_32_[1]
.sym 111891 VexRiscv._zz_32_[0]
.sym 111892 VexRiscv._zz_199_[1]
.sym 111893 VexRiscv._zz_286_[1]
.sym 111895 basesoc_dat_w[1]
.sym 111899 VexRiscv._zz_152_
.sym 111900 $abc$40840$n6783_1
.sym 111901 VexRiscv._zz_32_[0]
.sym 111902 VexRiscv._zz_32_[1]
.sym 111903 $abc$40840$n5247_1
.sym 111904 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 111905 VexRiscv._zz_152_
.sym 111906 $abc$40840$n4212
.sym 111907 VexRiscv._zz_285_[1]
.sym 111908 VexRiscv._zz_152_
.sym 111909 VexRiscv._zz_32_[1]
.sym 111911 $abc$40840$n6667_1
.sym 111912 VexRiscv._zz_32_[1]
.sym 111913 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 111915 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 111916 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 111917 $abc$40840$n235
.sym 111918 VexRiscv._zz_192_
.sym 111919 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 111920 $abc$40840$n4212
.sym 111921 $abc$40840$n5224
.sym 111923 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 111924 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 111925 $abc$40840$n235
.sym 111926 VexRiscv._zz_192_
.sym 111927 VexRiscv._zz_287_[1]
.sym 111928 VexRiscv._zz_32_[1]
.sym 111929 $abc$40840$n6672
.sym 111930 $abc$40840$n6668_1
.sym 111931 VexRiscv._zz_41_[31]
.sym 111932 VexRiscv._zz_199_[31]
.sym 111933 $abc$40840$n4212
.sym 111935 VexRiscv._zz_36_[31]
.sym 111939 VexRiscv._zz_286_[1]
.sym 111940 VexRiscv._zz_287_[1]
.sym 111941 VexRiscv._zz_32_[1]
.sym 111943 VexRiscv._zz_335_
.sym 111944 $abc$40840$n3925
.sym 111947 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 111948 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 111949 VexRiscv._zz_190_
.sym 111950 $abc$40840$n235
.sym 111951 $abc$40840$n4632_1
.sym 111952 VexRiscv._zz_170_[0]
.sym 111953 VexRiscv._zz_170_[1]
.sym 111954 VexRiscv._zz_151_[14]
.sym 111955 $abc$40840$n4462_1
.sym 111956 VexRiscv._zz_170_[0]
.sym 111957 VexRiscv._zz_170_[1]
.sym 111958 VexRiscv._zz_151_[4]
.sym 111959 $abc$40840$n4921_1
.sym 111960 VexRiscv._zz_170_[0]
.sym 111961 VexRiscv._zz_170_[1]
.sym 111962 VexRiscv._zz_151_[31]
.sym 111963 $abc$40840$n4648
.sym 111964 VexRiscv._zz_170_[0]
.sym 111965 VexRiscv._zz_170_[1]
.sym 111966 VexRiscv._zz_151_[15]
.sym 111967 $abc$40840$n4523
.sym 111968 VexRiscv.CsrPlugin_mstatus_MIE
.sym 111969 VexRiscv.CsrPlugin_mip_MSIP
.sym 111970 $abc$40840$n297
.sym 111971 $abc$40840$n4858_1
.sym 111972 VexRiscv._zz_170_[0]
.sym 111973 VexRiscv._zz_170_[1]
.sym 111974 VexRiscv._zz_151_[27]
.sym 111975 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 111979 VexRiscv.CsrPlugin_mepc[4]
.sym 111980 $abc$40840$n4464
.sym 111981 $abc$40840$n3920
.sym 111982 VexRiscv._zz_200_[4]
.sym 111983 VexRiscv.CsrPlugin_mepc[27]
.sym 111984 VexRiscv.lastStagePc[27]
.sym 111985 $abc$40840$n2653
.sym 111987 VexRiscv.CsrPlugin_mtval[27]
.sym 111988 $abc$40840$n4466_1
.sym 111989 $abc$40840$n4859_1
.sym 111991 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 111995 VexRiscv.CsrPlugin_mepc[29]
.sym 111996 VexRiscv.lastStagePc[29]
.sym 111997 $abc$40840$n2653
.sym 111999 VexRiscv.CsrPlugin_mepc[27]
.sym 112000 $abc$40840$n4464
.sym 112001 $abc$40840$n3920
.sym 112002 VexRiscv._zz_200_[27]
.sym 112003 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 112011 $abc$40840$n5391_1
.sym 112012 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 112013 $abc$40840$n5337_1
.sym 112015 $abc$40840$n5395_1
.sym 112016 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 112017 $abc$40840$n5337_1
.sym 112027 $abc$40840$n5399_1
.sym 112028 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 112029 $abc$40840$n5337_1
.sym 112031 VexRiscv.CsrPlugin_mepc[31]
.sym 112032 VexRiscv.lastStagePc[31]
.sym 112033 $abc$40840$n2653
.sym 112040 VexRiscv._zz_311_
.sym 112041 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 112045 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[1]
.sym 112046 $auto$alumacc.cc:474:replace_alu$4063.C[1]
.sym 112049 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[2]
.sym 112050 $auto$alumacc.cc:474:replace_alu$4063.C[2]
.sym 112053 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[3]
.sym 112054 $auto$alumacc.cc:474:replace_alu$4063.C[3]
.sym 112057 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[4]
.sym 112058 $auto$alumacc.cc:474:replace_alu$4063.C[4]
.sym 112061 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[5]
.sym 112062 $auto$alumacc.cc:474:replace_alu$4063.C[5]
.sym 112063 $abc$40840$n233
.sym 112064 $abc$40840$n4942
.sym 112067 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[2]
.sym 112068 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[3]
.sym 112069 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[4]
.sym 112070 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[5]
.sym 112071 spiflash_bus_dat_r[26]
.sym 112075 spiflash_bus_dat_r[27]
.sym 112083 spiflash_miso1
.sym 112099 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 112100 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[1]
.sym 112101 $abc$40840$n3648_1
.sym 112102 $abc$40840$n3647_1
.sym 112103 $abc$40840$n6832
.sym 112104 $abc$40840$n5932
.sym 112105 $abc$40840$n6829_1
.sym 112106 $abc$40840$n3813
.sym 112107 $abc$40840$n3813
.sym 112108 basesoc_we
.sym 112111 basesoc_timer0_reload_storage[4]
.sym 112112 $abc$40840$n3822
.sym 112113 $abc$40840$n3814
.sym 112114 basesoc_timer0_load_storage[4]
.sym 112115 $abc$40840$n3818
.sym 112116 basesoc_timer0_load_storage[16]
.sym 112117 $abc$40840$n3833
.sym 112118 basesoc_timer0_en_storage
.sym 112119 basesoc_adr[3]
.sym 112120 basesoc_adr[2]
.sym 112121 $abc$40840$n3731
.sym 112122 basesoc_timer0_eventmanager_status_w
.sym 112123 $abc$40840$n5986
.sym 112124 $abc$40840$n5980
.sym 112125 $abc$40840$n3813
.sym 112127 eventmanager_status_w[2]
.sym 112128 $abc$40840$n3734
.sym 112129 $abc$40840$n6095
.sym 112130 $abc$40840$n3855
.sym 112131 basesoc_timer0_reload_storage[16]
.sym 112132 $abc$40840$n3829
.sym 112133 $abc$40840$n6831_1
.sym 112134 basesoc_adr[4]
.sym 112135 $abc$40840$n6828_1
.sym 112136 $abc$40840$n5938
.sym 112137 $abc$40840$n5944
.sym 112139 basesoc_timer0_reload_storage[6]
.sym 112140 $abc$40840$n3822
.sym 112141 $abc$40840$n3816
.sym 112142 basesoc_timer0_load_storage[14]
.sym 112143 basesoc_timer0_load_storage[30]
.sym 112144 $abc$40840$n3820
.sym 112145 $abc$40840$n6003
.sym 112147 basesoc_vexriscv_ibus_adr[1]
.sym 112151 basesoc_timer0_reload_storage[20]
.sym 112152 $abc$40840$n3828
.sym 112153 $abc$40840$n5982
.sym 112155 $abc$40840$n3818
.sym 112156 basesoc_timer0_load_storage[20]
.sym 112157 $abc$40840$n3816
.sym 112158 basesoc_timer0_load_storage[12]
.sym 112159 csrbankarray_interface2_bank_bus_dat_r[4]
.sym 112160 csrbankarray_interface4_bank_bus_dat_r[4]
.sym 112161 csrbankarray_interface5_bank_bus_dat_r[4]
.sym 112162 csrbankarray_interface6_bank_bus_dat_r[4]
.sym 112163 $abc$40840$n5939
.sym 112164 basesoc_timer0_value_status[24]
.sym 112165 $abc$40840$n3825
.sym 112166 basesoc_timer0_reload_storage[8]
.sym 112167 $abc$40840$n3818
.sym 112168 basesoc_timer0_load_storage[23]
.sym 112169 $abc$40840$n3816
.sym 112170 basesoc_timer0_load_storage[15]
.sym 112171 basesoc_timer0_value_status[27]
.sym 112172 $abc$40840$n5939
.sym 112173 $abc$40840$n5975
.sym 112174 $abc$40840$n5978
.sym 112175 VexRiscv._zz_193_[8]
.sym 112176 VexRiscv._zz_321_[0]
.sym 112179 VexRiscv._zz_193_[10]
.sym 112180 VexRiscv._zz_321_[0]
.sym 112183 VexRiscv._zz_193_[14]
.sym 112184 VexRiscv._zz_321_[0]
.sym 112187 VexRiscv._zz_193_[9]
.sym 112188 $abc$40840$n5409
.sym 112189 $abc$40840$n233
.sym 112191 VexRiscv._zz_193_[12]
.sym 112192 VexRiscv._zz_321_[0]
.sym 112195 VexRiscv._zz_193_[10]
.sym 112196 $abc$40840$n5412
.sym 112197 $abc$40840$n233
.sym 112199 basesoc_timer0_load_storage[3]
.sym 112200 $abc$40840$n6162_1
.sym 112201 basesoc_timer0_en_storage
.sym 112203 VexRiscv._zz_193_[18]
.sym 112204 VexRiscv._zz_321_[0]
.sym 112207 basesoc_timer0_reload_storage[3]
.sym 112208 $abc$40840$n6845
.sym 112209 basesoc_timer0_eventmanager_status_w
.sym 112211 basesoc_timer0_load_storage[11]
.sym 112212 $abc$40840$n3816
.sym 112213 $abc$40840$n5976
.sym 112214 $abc$40840$n5977
.sym 112215 $abc$40840$n3814
.sym 112216 basesoc_timer0_load_storage[3]
.sym 112219 VexRiscv._zz_193_[23]
.sym 112220 VexRiscv._zz_321_[0]
.sym 112223 VexRiscv._zz_193_[17]
.sym 112224 VexRiscv._zz_321_[0]
.sym 112227 $abc$40840$n3831
.sym 112228 basesoc_timer0_reload_storage[27]
.sym 112229 $abc$40840$n3828
.sym 112230 basesoc_timer0_reload_storage[19]
.sym 112231 basesoc_timer0_value[20]
.sym 112232 basesoc_timer0_value[21]
.sym 112233 basesoc_timer0_value[22]
.sym 112234 basesoc_timer0_value[23]
.sym 112235 VexRiscv._zz_193_[16]
.sym 112236 VexRiscv._zz_321_[0]
.sym 112239 VexRiscv._zz_193_[22]
.sym 112240 VexRiscv._zz_321_[0]
.sym 112243 VexRiscv._zz_193_[19]
.sym 112244 VexRiscv._zz_321_[0]
.sym 112247 $abc$40840$n3840
.sym 112248 $abc$40840$n3841
.sym 112249 $abc$40840$n3842
.sym 112250 $abc$40840$n3843
.sym 112251 VexRiscv._zz_193_[13]
.sym 112252 VexRiscv._zz_321_[0]
.sym 112255 basesoc_timer0_value[16]
.sym 112256 basesoc_timer0_value[17]
.sym 112257 basesoc_timer0_value[18]
.sym 112258 basesoc_timer0_value[19]
.sym 112259 basesoc_timer0_reload_storage[19]
.sym 112260 $abc$40840$n6893
.sym 112261 basesoc_timer0_eventmanager_status_w
.sym 112263 VexRiscv._zz_193_[11]
.sym 112264 $abc$40840$n5415
.sym 112265 $abc$40840$n233
.sym 112267 VexRiscv._zz_193_[8]
.sym 112268 $abc$40840$n5406
.sym 112269 $abc$40840$n233
.sym 112271 VexRiscv._zz_193_[12]
.sym 112272 $abc$40840$n5418
.sym 112273 $abc$40840$n233
.sym 112276 VexRiscv._zz_198_
.sym 112277 $abc$40840$n5734
.sym 112279 VexRiscv._zz_193_[13]
.sym 112280 $abc$40840$n5421
.sym 112281 $abc$40840$n233
.sym 112283 VexRiscv._zz_193_[7]
.sym 112284 $abc$40840$n5403
.sym 112285 $abc$40840$n233
.sym 112287 VexRiscv._zz_198_
.sym 112288 VexRiscv._zz_199_[0]
.sym 112291 VexRiscv._zz_193_[14]
.sym 112292 $abc$40840$n5424
.sym 112293 $abc$40840$n233
.sym 112295 VexRiscv._zz_193_[23]
.sym 112296 $abc$40840$n5451
.sym 112297 $abc$40840$n233
.sym 112299 VexRiscv._zz_193_[17]
.sym 112300 $abc$40840$n5433
.sym 112301 $abc$40840$n233
.sym 112303 VexRiscv._zz_193_[15]
.sym 112304 $abc$40840$n5427
.sym 112305 $abc$40840$n233
.sym 112307 VexRiscv._zz_193_[19]
.sym 112308 $abc$40840$n5439
.sym 112309 $abc$40840$n233
.sym 112311 VexRiscv._zz_193_[16]
.sym 112312 $abc$40840$n5430
.sym 112313 $abc$40840$n233
.sym 112315 VexRiscv._zz_193_[18]
.sym 112316 $abc$40840$n5436
.sym 112317 $abc$40840$n233
.sym 112319 VexRiscv._zz_193_[22]
.sym 112320 $abc$40840$n5448
.sym 112321 $abc$40840$n233
.sym 112323 VexRiscv._zz_193_[21]
.sym 112324 $abc$40840$n5445
.sym 112325 $abc$40840$n233
.sym 112327 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 112331 $abc$40840$n146
.sym 112335 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[27]
.sym 112339 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 112340 $abc$40840$n4302
.sym 112341 $abc$40840$n3647_1
.sym 112343 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 112347 VexRiscv._zz_316_[19]
.sym 112348 VexRiscv._zz_194_[20]
.sym 112349 $abc$40840$n4245
.sym 112351 VexRiscv._zz_316_[30]
.sym 112352 VexRiscv._zz_194_[31]
.sym 112353 $abc$40840$n4245
.sym 112355 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 112356 $abc$40840$n4335
.sym 112357 $abc$40840$n3647_1
.sym 112360 VexRiscv._zz_151_[0]
.sym 112364 VexRiscv._zz_292_
.sym 112365 VexRiscv._zz_291_[0]
.sym 112368 VexRiscv._zz_291_[1]
.sym 112369 VexRiscv._zz_151_[1]
.sym 112370 $auto$maccmap.cc:240:synth$8626.C[1]
.sym 112372 VexRiscv._zz_291_[2]
.sym 112373 VexRiscv._zz_151_[2]
.sym 112374 $auto$maccmap.cc:240:synth$8626.C[2]
.sym 112376 VexRiscv._zz_291_[3]
.sym 112377 VexRiscv._zz_151_[3]
.sym 112378 $auto$maccmap.cc:240:synth$8626.C[3]
.sym 112380 VexRiscv._zz_291_[4]
.sym 112381 VexRiscv._zz_151_[4]
.sym 112382 $auto$maccmap.cc:240:synth$8626.C[4]
.sym 112384 VexRiscv._zz_291_[5]
.sym 112385 VexRiscv._zz_151_[5]
.sym 112386 $auto$maccmap.cc:240:synth$8626.C[5]
.sym 112388 VexRiscv._zz_291_[6]
.sym 112389 VexRiscv._zz_151_[6]
.sym 112390 $auto$maccmap.cc:240:synth$8626.C[6]
.sym 112392 VexRiscv._zz_291_[7]
.sym 112393 VexRiscv._zz_151_[7]
.sym 112394 $auto$maccmap.cc:240:synth$8626.C[7]
.sym 112396 VexRiscv._zz_291_[8]
.sym 112397 VexRiscv._zz_151_[8]
.sym 112398 $auto$maccmap.cc:240:synth$8626.C[8]
.sym 112400 VexRiscv._zz_291_[9]
.sym 112401 VexRiscv._zz_151_[9]
.sym 112402 $auto$maccmap.cc:240:synth$8626.C[9]
.sym 112404 VexRiscv._zz_291_[10]
.sym 112405 VexRiscv._zz_151_[10]
.sym 112406 $auto$maccmap.cc:240:synth$8626.C[10]
.sym 112408 VexRiscv._zz_291_[11]
.sym 112409 VexRiscv._zz_151_[11]
.sym 112410 $auto$maccmap.cc:240:synth$8626.C[11]
.sym 112412 VexRiscv._zz_291_[12]
.sym 112413 VexRiscv._zz_151_[12]
.sym 112414 $auto$maccmap.cc:240:synth$8626.C[12]
.sym 112416 VexRiscv._zz_291_[13]
.sym 112417 VexRiscv._zz_151_[13]
.sym 112418 $auto$maccmap.cc:240:synth$8626.C[13]
.sym 112420 VexRiscv._zz_291_[14]
.sym 112421 VexRiscv._zz_151_[14]
.sym 112422 $auto$maccmap.cc:240:synth$8626.C[14]
.sym 112424 VexRiscv._zz_291_[15]
.sym 112425 VexRiscv._zz_151_[15]
.sym 112426 $auto$maccmap.cc:240:synth$8626.C[15]
.sym 112428 VexRiscv._zz_291_[16]
.sym 112429 VexRiscv._zz_151_[16]
.sym 112430 $auto$maccmap.cc:240:synth$8626.C[16]
.sym 112432 VexRiscv._zz_291_[17]
.sym 112433 VexRiscv._zz_151_[17]
.sym 112434 $auto$maccmap.cc:240:synth$8626.C[17]
.sym 112436 VexRiscv._zz_291_[18]
.sym 112437 VexRiscv._zz_151_[18]
.sym 112438 $auto$maccmap.cc:240:synth$8626.C[18]
.sym 112440 VexRiscv._zz_291_[19]
.sym 112441 VexRiscv._zz_151_[19]
.sym 112442 $auto$maccmap.cc:240:synth$8626.C[19]
.sym 112444 VexRiscv._zz_291_[20]
.sym 112445 VexRiscv._zz_151_[20]
.sym 112446 $auto$maccmap.cc:240:synth$8626.C[20]
.sym 112448 VexRiscv._zz_291_[21]
.sym 112449 VexRiscv._zz_151_[21]
.sym 112450 $auto$maccmap.cc:240:synth$8626.C[21]
.sym 112452 VexRiscv._zz_291_[22]
.sym 112453 VexRiscv._zz_151_[22]
.sym 112454 $auto$maccmap.cc:240:synth$8626.C[22]
.sym 112456 VexRiscv._zz_291_[23]
.sym 112457 VexRiscv._zz_151_[23]
.sym 112458 $auto$maccmap.cc:240:synth$8626.C[23]
.sym 112460 VexRiscv._zz_291_[24]
.sym 112461 VexRiscv._zz_151_[24]
.sym 112462 $auto$maccmap.cc:240:synth$8626.C[24]
.sym 112464 VexRiscv._zz_291_[25]
.sym 112465 VexRiscv._zz_151_[25]
.sym 112466 $auto$maccmap.cc:240:synth$8626.C[25]
.sym 112468 VexRiscv._zz_291_[26]
.sym 112469 VexRiscv._zz_151_[26]
.sym 112470 $auto$maccmap.cc:240:synth$8626.C[26]
.sym 112472 VexRiscv._zz_291_[27]
.sym 112473 VexRiscv._zz_151_[27]
.sym 112474 $auto$maccmap.cc:240:synth$8626.C[27]
.sym 112476 VexRiscv._zz_291_[28]
.sym 112477 VexRiscv._zz_151_[28]
.sym 112478 $auto$maccmap.cc:240:synth$8626.C[28]
.sym 112480 VexRiscv._zz_291_[29]
.sym 112481 VexRiscv._zz_151_[29]
.sym 112482 $auto$maccmap.cc:240:synth$8626.C[29]
.sym 112484 VexRiscv._zz_291_[30]
.sym 112485 VexRiscv._zz_151_[30]
.sym 112486 $auto$maccmap.cc:240:synth$8626.C[30]
.sym 112488 VexRiscv._zz_291_[31]
.sym 112489 VexRiscv._zz_151_[31]
.sym 112490 $auto$maccmap.cc:240:synth$8626.C[31]
.sym 112491 $abc$40840$n4132
.sym 112492 VexRiscv._zz_292_
.sym 112495 VexRiscv.memory_arbitration_isValid
.sym 112496 VexRiscv.execute_to_memory_IS_MUL
.sym 112499 VexRiscv._zz_135_[21]
.sym 112503 $abc$40840$n6655
.sym 112504 VexRiscv._zz_292_
.sym 112507 $abc$40840$n4140
.sym 112508 VexRiscv._zz_292_
.sym 112511 $abc$40840$n4159
.sym 112512 VexRiscv._zz_292_
.sym 112515 $abc$40840$n4159
.sym 112516 VexRiscv._zz_49_[0]
.sym 112517 VexRiscv._zz_49_[1]
.sym 112518 VexRiscv._zz_151_[23]
.sym 112519 VexRiscv.decode_to_execute_RS2[31]
.sym 112520 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 112523 $abc$40840$n6653
.sym 112524 VexRiscv._zz_292_
.sym 112527 VexRiscv._zz_199_[1]
.sym 112528 VexRiscv._zz_285_[1]
.sym 112529 VexRiscv._zz_44_[1]
.sym 112530 VexRiscv._zz_44_[0]
.sym 112531 $abc$40840$n4392_1
.sym 112532 VexRiscv._zz_36_[1]
.sym 112533 $abc$40840$n4379_1
.sym 112536 VexRiscv._zz_292_
.sym 112537 VexRiscv._zz_291_[0]
.sym 112538 VexRiscv._zz_151_[0]
.sym 112539 $abc$40840$n4941
.sym 112540 VexRiscv._zz_36_[1]
.sym 112541 $abc$40840$n4939
.sym 112543 VexRiscv._zz_288_[0]
.sym 112544 VexRiscv._zz_151_[0]
.sym 112545 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 112547 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 112548 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 112551 VexRiscv.decode_to_execute_RS2[24]
.sym 112552 VexRiscv._zz_152_
.sym 112553 VexRiscv._zz_42_[0]
.sym 112554 VexRiscv._zz_42_[1]
.sym 112555 VexRiscv.dBus_cmd_payload_wr
.sym 112559 $abc$40840$n4175
.sym 112560 VexRiscv._zz_292_
.sym 112563 VexRiscv._zz_41_[23]
.sym 112564 $abc$40840$n3935
.sym 112565 $abc$40840$n4160
.sym 112567 VexRiscv.decode_to_execute_RS2[23]
.sym 112568 VexRiscv._zz_152_
.sym 112569 VexRiscv._zz_42_[0]
.sym 112570 VexRiscv._zz_42_[1]
.sym 112571 VexRiscv._zz_285_[2]
.sym 112572 VexRiscv._zz_199_[2]
.sym 112573 VexRiscv._zz_44_[0]
.sym 112574 VexRiscv._zz_44_[1]
.sym 112575 VexRiscv._zz_199_[0]
.sym 112576 VexRiscv._zz_285_[0]
.sym 112577 VexRiscv._zz_44_[1]
.sym 112578 VexRiscv._zz_44_[0]
.sym 112579 VexRiscv._zz_199_[15]
.sym 112580 VexRiscv._zz_285_[0]
.sym 112581 VexRiscv._zz_44_[1]
.sym 112582 VexRiscv._zz_44_[0]
.sym 112583 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 112584 $abc$40840$n3686
.sym 112585 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 112587 VexRiscv._zz_41_[24]
.sym 112588 $abc$40840$n3935
.sym 112589 $abc$40840$n4133
.sym 112591 $abc$40840$n4118
.sym 112592 VexRiscv._zz_292_
.sym 112595 VexRiscv._zz_135_[22]
.sym 112599 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 112603 $abc$40840$n4657
.sym 112604 VexRiscv._zz_36_[15]
.sym 112605 $abc$40840$n4379_1
.sym 112607 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 112611 $abc$40840$n4997
.sym 112612 VexRiscv._zz_36_[15]
.sym 112613 $abc$40840$n4939
.sym 112615 VexRiscv._zz_286_[3]
.sym 112616 VexRiscv._zz_41_[3]
.sym 112617 VexRiscv._zz_42_[0]
.sym 112618 VexRiscv._zz_42_[1]
.sym 112619 VexRiscv.decode_to_execute_RS2[25]
.sym 112620 VexRiscv._zz_152_
.sym 112621 VexRiscv._zz_42_[0]
.sym 112622 VexRiscv._zz_42_[1]
.sym 112623 VexRiscv._zz_288_[25]
.sym 112624 VexRiscv._zz_151_[25]
.sym 112625 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 112627 VexRiscv.decode_to_execute_RS2[31]
.sym 112628 VexRiscv._zz_152_
.sym 112629 VexRiscv._zz_42_[0]
.sym 112630 VexRiscv._zz_42_[1]
.sym 112631 VexRiscv._zz_286_[2]
.sym 112632 VexRiscv._zz_41_[2]
.sym 112633 VexRiscv._zz_42_[0]
.sym 112634 VexRiscv._zz_42_[1]
.sym 112635 VexRiscv._zz_41_[31]
.sym 112636 $abc$40840$n3935
.sym 112637 $abc$40840$n4119
.sym 112639 VexRiscv._zz_41_[25]
.sym 112640 $abc$40840$n3935
.sym 112641 $abc$40840$n4141
.sym 112643 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 112647 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 112651 VexRiscv._zz_288_[21]
.sym 112652 VexRiscv._zz_151_[21]
.sym 112653 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 112655 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 112659 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 112663 VexRiscv._zz_36_[25]
.sym 112664 $abc$40840$n4811_1
.sym 112665 $abc$40840$n4379_1
.sym 112667 $abc$40840$n4436_1
.sym 112668 VexRiscv._zz_36_[3]
.sym 112669 $abc$40840$n4379_1
.sym 112671 VexRiscv._zz_135_[22]
.sym 112672 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 112673 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 112674 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 112675 VexRiscv._zz_36_[25]
.sym 112676 $abc$40840$n5037_1
.sym 112677 $abc$40840$n4939
.sym 112679 $abc$40840$n4824
.sym 112680 $abc$40840$n6760
.sym 112681 $abc$40840$n3926
.sym 112683 $abc$40840$n4382_1
.sym 112684 $abc$40840$n6692
.sym 112685 $abc$40840$n3926
.sym 112687 VexRiscv._zz_36_[3]
.sym 112691 VexRiscv._zz_36_[25]
.sym 112695 VexRiscv._zz_287_[4]
.sym 112699 VexRiscv._zz_36_[1]
.sym 112703 VexRiscv._zz_41_[24]
.sym 112707 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 112708 VexRiscv._zz_151_[3]
.sym 112709 VexRiscv.execute_LightShifterPlugin_isActive
.sym 112711 VexRiscv._zz_129_[0]
.sym 112712 VexRiscv._zz_287_[0]
.sym 112713 VexRiscv._zz_42_[0]
.sym 112714 $abc$40840$n6652
.sym 112715 VexRiscv._zz_286_[0]
.sym 112716 VexRiscv._zz_41_[0]
.sym 112717 VexRiscv._zz_42_[0]
.sym 112718 VexRiscv._zz_42_[1]
.sym 112719 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 112720 VexRiscv._zz_151_[2]
.sym 112721 VexRiscv.execute_LightShifterPlugin_isActive
.sym 112723 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 112727 $abc$40840$n4118
.sym 112728 VexRiscv._zz_151_[31]
.sym 112731 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 112735 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 112739 VexRiscv._zz_49_[0]
.sym 112740 $abc$40840$n4117
.sym 112741 VexRiscv._zz_49_[1]
.sym 112742 $abc$40840$n4345
.sym 112743 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 112747 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 112751 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 112755 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 112759 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 112763 $abc$40840$n4925_1
.sym 112764 VexRiscv._zz_36_[0]
.sym 112765 $abc$40840$n4939
.sym 112767 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 112771 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 112772 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 112773 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 112774 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 112775 VexRiscv._zz_41_[2]
.sym 112776 VexRiscv._zz_199_[2]
.sym 112777 $abc$40840$n4212
.sym 112779 $abc$40840$n4208
.sym 112780 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 112781 VexRiscv._zz_47_[1]
.sym 112782 VexRiscv._zz_47_[0]
.sym 112783 VexRiscv._zz_41_[1]
.sym 112784 VexRiscv._zz_199_[1]
.sym 112785 $abc$40840$n4212
.sym 112791 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 112795 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 112796 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 112797 VexRiscv._zz_190_
.sym 112798 $abc$40840$n235
.sym 112799 VexRiscv._zz_41_[25]
.sym 112800 VexRiscv._zz_199_[25]
.sym 112801 $abc$40840$n4212
.sym 112803 VexRiscv._zz_288_[31]
.sym 112804 VexRiscv._zz_151_[31]
.sym 112805 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 112807 VexRiscv._zz_41_[1]
.sym 112811 $abc$40840$n4209
.sym 112812 $abc$40840$n4347
.sym 112815 VexRiscv._zz_285_[0]
.sym 112816 VexRiscv._zz_152_
.sym 112817 VexRiscv._zz_32_[1]
.sym 112819 $abc$40840$n4118
.sym 112820 VexRiscv._zz_151_[31]
.sym 112821 $abc$40840$n4209
.sym 112822 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED
.sym 112823 VexRiscv._zz_170_[1]
.sym 112824 $abc$40840$n4208
.sym 112825 VexRiscv._zz_170_[0]
.sym 112826 VexRiscv._zz_170_[2]
.sym 112827 VexRiscv._zz_36_[0]
.sym 112831 $abc$40840$n4905_1
.sym 112832 $abc$40840$n4889_1
.sym 112833 VexRiscv._zz_37_[1]
.sym 112834 VexRiscv._zz_37_[0]
.sym 112835 VexRiscv._zz_151_[31]
.sym 112836 $abc$40840$n4118
.sym 112837 $abc$40840$n4917_1
.sym 112839 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 112840 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 112841 VexRiscv._zz_190_
.sym 112842 $abc$40840$n235
.sym 112843 VexRiscv.CsrPlugin_mtval[16]
.sym 112844 $abc$40840$n4358_1
.sym 112845 $abc$40840$n4673
.sym 112847 VexRiscv.CsrPlugin_hadException
.sym 112851 $abc$40840$n4919_1
.sym 112852 $abc$40840$n4916
.sym 112853 $abc$40840$n4920
.sym 112854 $abc$40840$n3932
.sym 112855 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 112856 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 112857 VexRiscv._zz_190_
.sym 112858 $abc$40840$n235
.sym 112859 VexRiscv._zz_287_[0]
.sym 112860 VexRiscv._zz_286_[0]
.sym 112861 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 112862 VexRiscv._zz_32_[1]
.sym 112863 VexRiscv._zz_32_[0]
.sym 112864 VexRiscv._zz_32_[1]
.sym 112867 VexRiscv.CsrPlugin_mtvec_base[11]
.sym 112868 VexRiscv.CsrPlugin_mepc[13]
.sym 112869 $abc$40840$n5070_1
.sym 112870 $abc$40840$n5067_1
.sym 112871 VexRiscv.CsrPlugin_mepc[16]
.sym 112872 $abc$40840$n4357
.sym 112873 $abc$40840$n4350
.sym 112874 VexRiscv._zz_200_[16]
.sym 112875 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 112879 VexRiscv.CsrPlugin_mtvec_base[14]
.sym 112880 VexRiscv.CsrPlugin_mepc[16]
.sym 112881 $abc$40840$n5070_1
.sym 112882 $abc$40840$n5067_1
.sym 112883 $abc$40840$n4422
.sym 112884 VexRiscv._zz_170_[0]
.sym 112885 VexRiscv._zz_170_[1]
.sym 112886 VexRiscv._zz_151_[3]
.sym 112887 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 112891 $abc$40840$n4921_1
.sym 112892 $abc$40840$n4915_1
.sym 112893 $abc$40840$n3926
.sym 112895 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 112899 VexRiscv.CsrPlugin_mtvec_base[25]
.sym 112900 VexRiscv.CsrPlugin_mepc[27]
.sym 112901 $abc$40840$n5070_1
.sym 112902 $abc$40840$n5067_1
.sym 112903 VexRiscv.CsrPlugin_mepc[15]
.sym 112904 $abc$40840$n4357
.sym 112905 $abc$40840$n4649
.sym 112907 VexRiscv._zz_200_[25]
.sym 112908 $abc$40840$n4350
.sym 112909 $abc$40840$n4825_1
.sym 112911 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 112915 $abc$40840$n4358_1
.sym 112916 VexRiscv.CsrPlugin_mtval[1]
.sym 112917 $abc$40840$n4351
.sym 112918 $abc$40840$n3665_1
.sym 112919 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 112923 $abc$40840$n4824
.sym 112924 VexRiscv._zz_170_[0]
.sym 112925 VexRiscv._zz_170_[1]
.sym 112926 VexRiscv._zz_151_[25]
.sym 112927 VexRiscv._zz_200_[31]
.sym 112928 $abc$40840$n4350
.sym 112929 $abc$40840$n4922
.sym 112931 VexRiscv.CsrPlugin_mepc[1]
.sym 112932 $abc$40840$n4357
.sym 112933 $abc$40840$n4383
.sym 112934 $abc$40840$n4384
.sym 112935 $abc$40840$n5357_1
.sym 112936 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 112937 $abc$40840$n5337_1
.sym 112939 serial_rx
.sym 112943 $abc$40840$n5345_1
.sym 112944 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 112945 $abc$40840$n5337_1
.sym 112947 VexRiscv.CsrPlugin_mtval[14]
.sym 112948 $abc$40840$n4358_1
.sym 112949 $abc$40840$n4633_1
.sym 112951 VexRiscv.CsrPlugin_mepc[14]
.sym 112952 $abc$40840$n4357
.sym 112953 $abc$40840$n4350
.sym 112954 VexRiscv._zz_200_[14]
.sym 112955 $abc$40840$n4358_1
.sym 112956 VexRiscv.CsrPlugin_mtval[15]
.sym 112957 $abc$40840$n4350
.sym 112958 VexRiscv._zz_200_[15]
.sym 112959 $abc$40840$n4425
.sym 112960 $abc$40840$n4426_1
.sym 112963 $abc$40840$n5365_1
.sym 112964 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 112965 $abc$40840$n5337_1
.sym 112967 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 112983 VexRiscv.DBusSimplePlugin_redoBranch_payload[0]
.sym 113003 $abc$40840$n233
.sym 113004 $abc$40840$n4938
.sym 113007 $abc$40840$n233
.sym 113008 $abc$40840$n4934
.sym 113011 basesoc_vexriscv_dbus_cyc
.sym 113015 $abc$40840$n233
.sym 113016 $abc$40840$n4936
.sym 113023 $abc$40840$n233
.sym 113024 $abc$40840$n4940
.sym 113035 user_btn_n
.sym 113055 waittimer2_count[1]
.sym 113056 user_btn2
.sym 113059 waittimer2_count[0]
.sym 113060 eventmanager_status_w[2]
.sym 113061 sys_rst
.sym 113062 user_btn2
.sym 113063 basesoc_timer0_reload_storage[14]
.sym 113064 $abc$40840$n3825
.sym 113065 $abc$40840$n3814
.sym 113066 basesoc_timer0_load_storage[6]
.sym 113067 spiflash_bus_dat_r[16]
.sym 113068 slave_sel_r[1]
.sym 113069 $abc$40840$n6494
.sym 113071 spiflash_bus_dat_r[19]
.sym 113072 slave_sel_r[1]
.sym 113073 $abc$40840$n6500
.sym 113075 $abc$40840$n3283
.sym 113076 basesoc_vexriscv_ibus_adr[0]
.sym 113077 $abc$40840$n4980
.sym 113079 slave_sel_r[1]
.sym 113080 spiflash_bus_dat_r[28]
.sym 113081 $abc$40840$n6518
.sym 113083 spiflash_bus_dat_r[17]
.sym 113084 slave_sel_r[1]
.sym 113085 $abc$40840$n6496
.sym 113087 $abc$40840$n3825
.sym 113088 $abc$40840$n3812
.sym 113089 sys_rst
.sym 113091 $abc$40840$n3814
.sym 113092 $abc$40840$n3812
.sym 113093 sys_rst
.sym 113095 basesoc_timer0_value[12]
.sym 113099 basesoc_timer0_value[30]
.sym 113103 $abc$40840$n5939
.sym 113104 basesoc_timer0_value_status[30]
.sym 113105 $abc$40840$n5947
.sym 113106 basesoc_timer0_value_status[22]
.sym 113107 basesoc_timer0_value[4]
.sym 113111 $abc$40840$n5948
.sym 113112 basesoc_timer0_value_status[12]
.sym 113113 $abc$40840$n3825
.sym 113114 basesoc_timer0_reload_storage[12]
.sym 113115 $abc$40840$n5949
.sym 113116 basesoc_timer0_value_status[4]
.sym 113119 basesoc_timer0_reload_storage[30]
.sym 113120 $abc$40840$n3831
.sym 113121 $abc$40840$n6001
.sym 113122 $abc$40840$n6000
.sym 113123 $abc$40840$n5985
.sym 113124 $abc$40840$n5983
.sym 113125 $abc$40840$n5984
.sym 113126 $abc$40840$n5981
.sym 113127 basesoc_timer0_reload_storage[11]
.sym 113128 $abc$40840$n3825
.sym 113129 $abc$40840$n5973
.sym 113130 $abc$40840$n5972
.sym 113131 basesoc_adr[4]
.sym 113132 $abc$40840$n3733_1
.sym 113135 basesoc_adr[4]
.sym 113136 $abc$40840$n3730_1
.sym 113139 $abc$40840$n5947
.sym 113140 basesoc_timer0_value_status[20]
.sym 113141 $abc$40840$n3831
.sym 113142 basesoc_timer0_reload_storage[28]
.sym 113143 basesoc_timer0_value[29]
.sym 113147 basesoc_timer0_load_storage[19]
.sym 113148 $abc$40840$n3818
.sym 113149 $abc$40840$n3820
.sym 113150 basesoc_timer0_load_storage[27]
.sym 113151 basesoc_timer0_value[4]
.sym 113152 basesoc_timer0_value[5]
.sym 113153 basesoc_timer0_value[6]
.sym 113154 basesoc_timer0_value[7]
.sym 113155 basesoc_timer0_value[22]
.sym 113159 $abc$40840$n3845
.sym 113160 $abc$40840$n3846
.sym 113161 $abc$40840$n3847
.sym 113162 $abc$40840$n3848
.sym 113163 basesoc_dat_w[6]
.sym 113167 basesoc_dat_w[5]
.sym 113171 basesoc_timer0_reload_storage[21]
.sym 113172 $abc$40840$n6899
.sym 113173 basesoc_timer0_eventmanager_status_w
.sym 113175 basesoc_timer0_value[0]
.sym 113176 basesoc_timer0_value[1]
.sym 113177 basesoc_timer0_value[2]
.sym 113178 basesoc_timer0_value[3]
.sym 113179 basesoc_timer0_reload_storage[22]
.sym 113180 $abc$40840$n6902
.sym 113181 basesoc_timer0_eventmanager_status_w
.sym 113183 basesoc_timer0_value[12]
.sym 113184 basesoc_timer0_value[13]
.sym 113185 basesoc_timer0_value[14]
.sym 113186 basesoc_timer0_value[15]
.sym 113187 basesoc_timer0_value[8]
.sym 113188 basesoc_timer0_value[9]
.sym 113189 basesoc_timer0_value[10]
.sym 113190 basesoc_timer0_value[11]
.sym 113191 VexRiscv._zz_35_[11]
.sym 113195 VexRiscv._zz_316_[14]
.sym 113196 VexRiscv._zz_194_[15]
.sym 113197 $abc$40840$n4245
.sym 113199 VexRiscv._zz_316_[1]
.sym 113200 VexRiscv._zz_194_[2]
.sym 113201 $abc$40840$n4245
.sym 113203 basesoc_vexriscv_dbus_we
.sym 113204 grant
.sym 113207 VexRiscv._zz_194_[6]
.sym 113208 VexRiscv._zz_193_[5]
.sym 113209 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 113210 VexRiscv._zz_328_
.sym 113211 basesoc_timer0_reload_storage[17]
.sym 113212 $abc$40840$n6887
.sym 113213 basesoc_timer0_eventmanager_status_w
.sym 113215 VexRiscv._zz_194_[2]
.sym 113216 VexRiscv._zz_193_[1]
.sym 113217 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 113218 VexRiscv._zz_328_
.sym 113219 $abc$40840$n3839
.sym 113220 $abc$40840$n3844
.sym 113223 VexRiscv._zz_194_[7]
.sym 113224 VexRiscv._zz_193_[6]
.sym 113225 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 113226 VexRiscv._zz_328_
.sym 113227 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 113228 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 113231 VexRiscv._zz_194_[14]
.sym 113232 VexRiscv._zz_193_[13]
.sym 113233 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 113234 VexRiscv._zz_328_
.sym 113235 VexRiscv._zz_194_[9]
.sym 113236 VexRiscv._zz_193_[8]
.sym 113237 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 113238 VexRiscv._zz_328_
.sym 113239 VexRiscv._zz_194_[13]
.sym 113240 VexRiscv._zz_193_[12]
.sym 113241 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 113242 VexRiscv._zz_328_
.sym 113243 VexRiscv._zz_316_[8]
.sym 113244 VexRiscv._zz_194_[9]
.sym 113245 $abc$40840$n4245
.sym 113247 VexRiscv._zz_195_[32]
.sym 113248 $abc$40840$n5380
.sym 113249 $abc$40840$n233
.sym 113251 VexRiscv._zz_194_[1]
.sym 113252 VexRiscv._zz_193_[0]
.sym 113253 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 113254 VexRiscv._zz_328_
.sym 113255 VexRiscv._zz_316_[15]
.sym 113256 VexRiscv._zz_194_[16]
.sym 113257 $abc$40840$n4245
.sym 113259 $abc$40840$n3645
.sym 113260 $abc$40840$n3649_1
.sym 113261 VexRiscv._zz_311_
.sym 113262 VexRiscv._zz_319_
.sym 113263 user_btn0
.sym 113264 $abc$40840$n6809
.sym 113267 VexRiscv.memory_MulDivIterativePlugin_div_result[8]
.sym 113268 $abc$40840$n4268_1
.sym 113269 VexRiscv.memory_arbitration_isValid
.sym 113270 VexRiscv.execute_to_memory_IS_DIV
.sym 113271 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 113272 $abc$40840$n4269
.sym 113273 $abc$40840$n3647_1
.sym 113275 VexRiscv._zz_194_[23]
.sym 113276 VexRiscv._zz_193_[22]
.sym 113277 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 113278 VexRiscv._zz_328_
.sym 113279 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 113280 $abc$40840$n4287_1
.sym 113281 $abc$40840$n3647_1
.sym 113283 user_btn0
.sym 113284 $abc$40840$n6807
.sym 113288 waittimer0_count[0]
.sym 113292 waittimer0_count[1]
.sym 113293 $PACKER_VCC_NET
.sym 113296 waittimer0_count[2]
.sym 113297 $PACKER_VCC_NET
.sym 113298 $auto$alumacc.cc:474:replace_alu$4033.C[2]
.sym 113300 waittimer0_count[3]
.sym 113301 $PACKER_VCC_NET
.sym 113302 $auto$alumacc.cc:474:replace_alu$4033.C[3]
.sym 113304 waittimer0_count[4]
.sym 113305 $PACKER_VCC_NET
.sym 113306 $auto$alumacc.cc:474:replace_alu$4033.C[4]
.sym 113308 waittimer0_count[5]
.sym 113309 $PACKER_VCC_NET
.sym 113310 $auto$alumacc.cc:474:replace_alu$4033.C[5]
.sym 113312 waittimer0_count[6]
.sym 113313 $PACKER_VCC_NET
.sym 113314 $auto$alumacc.cc:474:replace_alu$4033.C[6]
.sym 113316 waittimer0_count[7]
.sym 113317 $PACKER_VCC_NET
.sym 113318 $auto$alumacc.cc:474:replace_alu$4033.C[7]
.sym 113320 waittimer0_count[8]
.sym 113321 $PACKER_VCC_NET
.sym 113322 $auto$alumacc.cc:474:replace_alu$4033.C[8]
.sym 113324 waittimer0_count[9]
.sym 113325 $PACKER_VCC_NET
.sym 113326 $auto$alumacc.cc:474:replace_alu$4033.C[9]
.sym 113328 waittimer0_count[10]
.sym 113329 $PACKER_VCC_NET
.sym 113330 $auto$alumacc.cc:474:replace_alu$4033.C[10]
.sym 113332 waittimer0_count[11]
.sym 113333 $PACKER_VCC_NET
.sym 113334 $auto$alumacc.cc:474:replace_alu$4033.C[11]
.sym 113336 waittimer0_count[12]
.sym 113337 $PACKER_VCC_NET
.sym 113338 $auto$alumacc.cc:474:replace_alu$4033.C[12]
.sym 113340 waittimer0_count[13]
.sym 113341 $PACKER_VCC_NET
.sym 113342 $auto$alumacc.cc:474:replace_alu$4033.C[13]
.sym 113344 waittimer0_count[14]
.sym 113345 $PACKER_VCC_NET
.sym 113346 $auto$alumacc.cc:474:replace_alu$4033.C[14]
.sym 113348 waittimer0_count[15]
.sym 113349 $PACKER_VCC_NET
.sym 113350 $auto$alumacc.cc:474:replace_alu$4033.C[15]
.sym 113352 waittimer0_count[16]
.sym 113353 $PACKER_VCC_NET
.sym 113354 $auto$alumacc.cc:474:replace_alu$4033.C[16]
.sym 113355 $abc$40840$n152
.sym 113359 VexRiscv._zz_288_[1]
.sym 113360 VexRiscv._zz_151_[1]
.sym 113361 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 113363 basesoc_dat_w[3]
.sym 113367 VexRiscv.memory_MulDivIterativePlugin_div_result[20]
.sym 113368 $abc$40840$n4304_1
.sym 113369 VexRiscv.memory_arbitration_isValid
.sym 113370 VexRiscv.execute_to_memory_IS_DIV
.sym 113371 $abc$40840$n6651_1
.sym 113372 VexRiscv._zz_292_
.sym 113375 $abc$40840$n6649
.sym 113376 VexRiscv._zz_292_
.sym 113379 VexRiscv._zz_288_[2]
.sym 113380 VexRiscv._zz_151_[2]
.sym 113381 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 113383 VexRiscv._zz_197_
.sym 113384 VexRiscv._zz_129_[1]
.sym 113388 basesoc_uart_tx_fifo_level0[0]
.sym 113390 $PACKER_VCC_NET
.sym 113391 VexRiscv._zz_197_
.sym 113392 VexRiscv._zz_129_[2]
.sym 113395 $abc$40840$n4148
.sym 113396 VexRiscv._zz_292_
.sym 113399 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 113400 $abc$40840$n4290
.sym 113401 $abc$40840$n3647_1
.sym 113403 VexRiscv._zz_197_
.sym 113404 VexRiscv._zz_129_[6]
.sym 113407 $abc$40840$n7009
.sym 113408 $abc$40840$n7010
.sym 113409 basesoc_uart_tx_fifo_wrport_we
.sym 113412 $PACKER_VCC_NET
.sym 113413 basesoc_uart_tx_fifo_level0[0]
.sym 113415 basesoc_dat_w[4]
.sym 113419 VexRiscv._zz_288_[23]
.sym 113420 VexRiscv._zz_151_[23]
.sym 113421 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 113423 VexRiscv._zz_288_[24]
.sym 113424 VexRiscv._zz_151_[24]
.sym 113425 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 113427 basesoc_ctrl_reset_reset_r
.sym 113431 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 113432 $abc$40840$n4347
.sym 113435 $abc$40840$n4153
.sym 113436 VexRiscv._zz_292_
.sym 113439 $abc$40840$n4789_1
.sym 113440 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 113441 VexRiscv._zz_47_[0]
.sym 113442 VexRiscv._zz_47_[1]
.sym 113443 VexRiscv._zz_197_
.sym 113444 VexRiscv.decode_to_execute_RS2[11]
.sym 113447 VexRiscv._zz_197_
.sym 113448 VexRiscv._zz_129_[0]
.sym 113451 $abc$40840$n4345
.sym 113452 $abc$40840$n6756
.sym 113453 $abc$40840$n3932
.sym 113454 $abc$40840$n4804
.sym 113456 VexRiscv._zz_328_
.sym 113457 $abc$40840$n6144
.sym 113459 VexRiscv._zz_197_
.sym 113460 VexRiscv.decode_to_execute_RS2[23]
.sym 113463 basesoc_ctrl_bus_errors[0]
.sym 113464 $abc$40840$n3834
.sym 113465 $abc$40840$n6037_1
.sym 113467 VexRiscv._zz_197_
.sym 113468 VexRiscv.decode_to_execute_RS2[19]
.sym 113471 $abc$40840$n4132
.sym 113472 VexRiscv._zz_49_[0]
.sym 113473 VexRiscv._zz_49_[1]
.sym 113474 VexRiscv._zz_151_[24]
.sym 113476 VexRiscv._zz_197_
.sym 113477 $abc$40840$n5670
.sym 113479 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 113480 $abc$40840$n4244_1
.sym 113481 $abc$40840$n3647_1
.sym 113483 VexRiscv.memory_MulDivIterativePlugin_div_result[0]
.sym 113484 $abc$40840$n4243
.sym 113485 VexRiscv.memory_arbitration_isValid
.sym 113486 VexRiscv.execute_to_memory_IS_DIV
.sym 113487 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 113488 VexRiscv.decode_to_execute_RS2[31]
.sym 113491 VexRiscv._zz_197_
.sym 113492 VexRiscv.decode_to_execute_RS2[25]
.sym 113495 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 113496 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 113497 VexRiscv._zz_170_[0]
.sym 113498 VexRiscv._zz_170_[1]
.sym 113499 VexRiscv._zz_197_
.sym 113500 VexRiscv.decode_to_execute_RS2[24]
.sym 113503 VexRiscv._zz_197_
.sym 113504 VexRiscv.decode_to_execute_RS2[27]
.sym 113507 VexRiscv._zz_35_[0]
.sym 113511 VexRiscv._zz_321_[1]
.sym 113512 $abc$40840$n5287
.sym 113513 $abc$40840$n233
.sym 113515 VexRiscv._zz_129_[1]
.sym 113516 VexRiscv._zz_287_[1]
.sym 113517 VexRiscv._zz_42_[0]
.sym 113518 $abc$40840$n6650
.sym 113519 VexRiscv._zz_321_[8]
.sym 113520 $abc$40840$n5308
.sym 113521 $abc$40840$n233
.sym 113523 $abc$40840$n6651_1
.sym 113524 $abc$40840$n6653
.sym 113525 VexRiscv._zz_151_[0]
.sym 113526 VexRiscv._zz_151_[1]
.sym 113527 VexRiscv._zz_35_[0]
.sym 113528 $abc$40840$n4926
.sym 113529 $abc$40840$n4938_1
.sym 113531 $abc$40840$n3615
.sym 113532 basesoc_vexriscv_dbus_we
.sym 113533 basesoc_vexriscv_dbus_cyc
.sym 113534 grant
.sym 113535 VexRiscv._zz_35_[0]
.sym 113536 $abc$40840$n4363
.sym 113537 $abc$40840$n4378
.sym 113539 VexRiscv._zz_321_[20]
.sym 113540 $abc$40840$n5344
.sym 113541 $abc$40840$n233
.sym 113543 $abc$40840$n7
.sym 113547 $abc$40840$n3
.sym 113551 $abc$40840$n6657_1
.sym 113552 VexRiscv._zz_292_
.sym 113555 $abc$40840$n9
.sym 113559 $abc$40840$n6649
.sym 113560 VexRiscv._zz_151_[2]
.sym 113563 VexRiscv._zz_286_[1]
.sym 113564 VexRiscv._zz_41_[1]
.sym 113565 VexRiscv._zz_42_[0]
.sym 113566 VexRiscv._zz_42_[1]
.sym 113567 $abc$40840$n6649
.sym 113568 $abc$40840$n6651_1
.sym 113569 $abc$40840$n6653
.sym 113570 $abc$40840$n6655
.sym 113571 $abc$40840$n3649_1
.sym 113572 $abc$40840$n3645
.sym 113573 VexRiscv._zz_311_
.sym 113574 VexRiscv._zz_319_
.sym 113575 VexRiscv._zz_129_[4]
.sym 113576 VexRiscv._zz_287_[4]
.sym 113577 VexRiscv._zz_42_[0]
.sym 113578 $abc$40840$n6654_1
.sym 113579 VexRiscv._zz_129_[2]
.sym 113580 VexRiscv._zz_287_[2]
.sym 113581 VexRiscv._zz_42_[0]
.sym 113582 $abc$40840$n6648
.sym 113583 $abc$40840$n6649
.sym 113584 VexRiscv._zz_49_[0]
.sym 113585 VexRiscv._zz_49_[1]
.sym 113586 VexRiscv._zz_151_[2]
.sym 113587 VexRiscv._zz_286_[4]
.sym 113588 VexRiscv._zz_41_[4]
.sym 113589 VexRiscv._zz_42_[0]
.sym 113590 VexRiscv._zz_42_[1]
.sym 113591 $abc$40840$n5579
.sym 113592 $abc$40840$n5578
.sym 113593 VexRiscv._zz_319_
.sym 113595 $abc$40840$n6696
.sym 113596 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 113597 VexRiscv._zz_47_[0]
.sym 113598 VexRiscv._zz_47_[1]
.sym 113599 $abc$40840$n6657_1
.sym 113600 $abc$40840$n3933
.sym 113601 $abc$40840$n3950
.sym 113603 VexRiscv._zz_129_[3]
.sym 113604 VexRiscv._zz_287_[3]
.sym 113605 VexRiscv._zz_42_[0]
.sym 113606 $abc$40840$n6656
.sym 113607 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 113611 $abc$40840$n6651_1
.sym 113612 VexRiscv._zz_49_[0]
.sym 113613 VexRiscv._zz_49_[1]
.sym 113614 VexRiscv._zz_151_[1]
.sym 113615 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 113619 VexRiscv._zz_321_[0]
.sym 113623 VexRiscv._zz_194_[7]
.sym 113624 VexRiscv._zz_194_[8]
.sym 113625 VexRiscv._zz_311_
.sym 113627 VexRiscv._zz_321_[7]
.sym 113631 $abc$40840$n4387
.sym 113632 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 113633 VexRiscv._zz_47_[0]
.sym 113634 VexRiscv._zz_47_[1]
.sym 113635 $abc$40840$n4411_1
.sym 113636 $abc$40840$n6823_1
.sym 113637 $abc$40840$n3932
.sym 113639 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 113643 $abc$40840$n6691_1
.sym 113644 $abc$40840$n6690_1
.sym 113645 $abc$40840$n3932
.sym 113647 VexRiscv._zz_194_[1]
.sym 113648 VexRiscv._zz_194_[2]
.sym 113649 VexRiscv._zz_311_
.sym 113651 VexRiscv._zz_194_[21]
.sym 113652 VexRiscv._zz_194_[22]
.sym 113653 VexRiscv._zz_311_
.sym 113655 VexRiscv._zz_321_[8]
.sym 113659 VexRiscv._zz_194_[6]
.sym 113660 VexRiscv._zz_194_[7]
.sym 113661 VexRiscv._zz_311_
.sym 113663 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 113664 VexRiscv._zz_151_[1]
.sym 113665 VexRiscv.execute_LightShifterPlugin_isActive
.sym 113667 $abc$40840$n4412_1
.sym 113668 $abc$40840$n4360
.sym 113669 $abc$40840$n4361_1
.sym 113671 VexRiscv.CsrPlugin_mtvec_base[19]
.sym 113672 VexRiscv.CsrPlugin_mepc[21]
.sym 113673 $abc$40840$n5070_1
.sym 113674 $abc$40840$n5067_1
.sym 113675 $abc$40840$n4344
.sym 113676 $abc$40840$n4345
.sym 113679 VexRiscv._zz_151_[2]
.sym 113680 VexRiscv._zz_151_[0]
.sym 113681 VexRiscv.execute_LightShifterPlugin_isActive
.sym 113682 $abc$40840$n6689_1
.sym 113683 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 113687 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 113691 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 113692 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 113693 VexRiscv.execute_LightShifterPlugin_isActive
.sym 113694 $abc$40840$n4361_1
.sym 113695 VexRiscv._zz_321_[19]
.sym 113699 $abc$40840$n6653
.sym 113700 VexRiscv._zz_49_[0]
.sym 113701 VexRiscv._zz_49_[1]
.sym 113702 VexRiscv._zz_151_[0]
.sym 113703 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 113707 $abc$40840$n4360
.sym 113708 $abc$40840$n4361_1
.sym 113709 $abc$40840$n4343_1
.sym 113710 $abc$40840$n3932
.sym 113711 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 113715 VexRiscv.CsrPlugin_mtvec_base[13]
.sym 113716 VexRiscv.CsrPlugin_mepc[15]
.sym 113717 $abc$40840$n5070_1
.sym 113718 $abc$40840$n5067_1
.sym 113719 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 113723 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 113727 $abc$40840$n4362
.sym 113728 VexRiscv._zz_36_[0]
.sym 113729 $abc$40840$n4379_1
.sym 113731 $abc$40840$n3686
.sym 113732 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 113733 $abc$40840$n4215
.sym 113735 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 113739 $abc$40840$n4348
.sym 113740 $abc$40840$n6685_1
.sym 113741 $abc$40840$n3926
.sym 113743 VexRiscv.CsrPlugin_mtvec_base[16]
.sym 113744 VexRiscv.CsrPlugin_mepc[18]
.sym 113745 $abc$40840$n5070_1
.sym 113746 $abc$40840$n5067_1
.sym 113747 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 113748 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 113749 $abc$40840$n235
.sym 113750 VexRiscv._zz_192_
.sym 113751 VexRiscv.CsrPlugin_mtvec_base[20]
.sym 113752 VexRiscv.CsrPlugin_mepc[22]
.sym 113753 $abc$40840$n5070_1
.sym 113754 $abc$40840$n5067_1
.sym 113755 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 113756 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 113757 $abc$40840$n235
.sym 113758 VexRiscv._zz_192_
.sym 113759 $abc$40840$n6683_1
.sym 113760 $abc$40840$n3932
.sym 113761 $abc$40840$n6684_1
.sym 113763 $abc$40840$n3689
.sym 113764 VexRiscv._zz_135_[21]
.sym 113767 VexRiscv._zz_37_[1]
.sym 113768 VexRiscv._zz_37_[0]
.sym 113769 VexRiscv.execute_arbitration_isValid
.sym 113771 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]
.sym 113775 $abc$40840$n4721_1
.sym 113776 VexRiscv._zz_170_[0]
.sym 113777 VexRiscv._zz_170_[1]
.sym 113778 VexRiscv._zz_151_[19]
.sym 113779 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]
.sym 113783 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 113784 $abc$40840$n5071
.sym 113785 $abc$40840$n5115_1
.sym 113786 $abc$40840$n5116
.sym 113787 VexRiscv._zz_37_[1]
.sym 113788 VexRiscv._zz_37_[0]
.sym 113791 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 113792 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 113793 $abc$40840$n235
.sym 113794 VexRiscv._zz_192_
.sym 113795 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 113796 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 113797 $abc$40840$n235
.sym 113798 VexRiscv._zz_192_
.sym 113799 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 113803 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 113804 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 113805 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 113806 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 113807 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 113811 VexRiscv._zz_10_[0]
.sym 113815 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 113816 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 113817 $abc$40840$n3699
.sym 113819 VexRiscv.CsrPlugin_mtval[19]
.sym 113820 $abc$40840$n4358_1
.sym 113821 $abc$40840$n4722_1
.sym 113823 $abc$40840$n5061_1
.sym 113824 VexRiscv._zz_36_[31]
.sym 113825 $abc$40840$n4939
.sym 113827 VexRiscv._zz_36_[31]
.sym 113828 $abc$40840$n4909_1
.sym 113829 $abc$40840$n4379_1
.sym 113831 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 113835 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 113836 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 113837 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 113839 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 113843 VexRiscv._zz_335_
.sym 113847 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 113851 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 113852 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 113853 $abc$40840$n235
.sym 113854 VexRiscv._zz_192_
.sym 113855 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 113859 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 113863 VexRiscv._zz_286_[1]
.sym 113864 VexRiscv._zz_286_[0]
.sym 113865 $abc$40840$n4354
.sym 113867 VexRiscv._zz_41_[4]
.sym 113871 VexRiscv._zz_41_[5]
.sym 113875 VexRiscv._zz_286_[10]
.sym 113876 $abc$40840$n4351
.sym 113879 VexRiscv.CsrPlugin_mepc[3]
.sym 113880 $abc$40840$n4357
.sym 113881 $abc$40840$n4423
.sym 113882 $abc$40840$n4424
.sym 113883 VexRiscv._zz_41_[2]
.sym 113887 $abc$40840$n4354
.sym 113888 VexRiscv._zz_286_[0]
.sym 113889 VexRiscv._zz_286_[1]
.sym 113891 VexRiscv._zz_41_[14]
.sym 113895 $abc$40840$n4357
.sym 113896 VexRiscv.CsrPlugin_mepc[0]
.sym 113897 $abc$40840$n4351
.sym 113898 $abc$40840$n3664_1
.sym 113899 VexRiscv.CsrPlugin_mtval[3]
.sym 113900 $abc$40840$n4358_1
.sym 113901 $abc$40840$n4353
.sym 113902 VexRiscv.CsrPlugin_mcause_exceptionCode[3]
.sym 113903 VexRiscv._zz_286_[0]
.sym 113904 $abc$40840$n4354
.sym 113905 VexRiscv._zz_286_[1]
.sym 113907 user_btn1
.sym 113908 $abc$40840$n6792
.sym 113911 VexRiscv.CsrPlugin_mcause_interrupt
.sym 113912 $abc$40840$n4353
.sym 113913 $abc$40840$n4923_1
.sym 113915 user_btn1
.sym 113916 $abc$40840$n6782
.sym 113919 VexRiscv.CsrPlugin_mtval[0]
.sym 113920 $abc$40840$n4358_1
.sym 113921 $abc$40840$n4349_1
.sym 113922 $abc$40840$n4355_1
.sym 113923 $abc$40840$n4353
.sym 113924 VexRiscv.CsrPlugin_mcause_exceptionCode[1]
.sym 113925 $abc$40840$n4350
.sym 113926 VexRiscv._zz_200_[1]
.sym 113939 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 113940 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]
.sym 113941 VexRiscv.CsrPlugin_hadException
.sym 113947 VexRiscv.CsrPlugin_interrupt_code[1]
.sym 113948 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]
.sym 113949 VexRiscv.CsrPlugin_hadException
.sym 113959 waittimer2_count[3]
.sym 113960 waittimer2_count[4]
.sym 113961 waittimer2_count[5]
.sym 113962 waittimer2_count[8]
.sym 113963 user_btn2
.sym 113964 $abc$40840$n6741
.sym 113967 $abc$40840$n176
.sym 113971 user_btn2
.sym 113972 $abc$40840$n6739
.sym 113975 user_btn2
.sym 113976 $abc$40840$n6735
.sym 113979 $abc$40840$n180
.sym 113983 user_btn2
.sym 113984 $abc$40840$n6737
.sym 113987 $abc$40840$n174
.sym 113991 $abc$40840$n184
.sym 113995 $abc$40840$n3879_1
.sym 113996 $abc$40840$n3883_1
.sym 113997 $abc$40840$n174
.sym 113998 $abc$40840$n176
.sym 113999 sys_rst
.sym 114000 $abc$40840$n6745
.sym 114001 user_btn2
.sym 114003 $abc$40840$n178
.sym 114004 $abc$40840$n180
.sym 114005 $abc$40840$n182
.sym 114006 $abc$40840$n184
.sym 114007 sys_rst
.sym 114008 $abc$40840$n6761
.sym 114009 user_btn2
.sym 114011 sys_rst
.sym 114012 $abc$40840$n6751
.sym 114013 user_btn2
.sym 114015 sys_rst
.sym 114016 $abc$40840$n6743
.sym 114017 user_btn2
.sym 114019 sys_rst
.sym 114020 $abc$40840$n6755
.sym 114021 user_btn2
.sym 114023 $abc$40840$n3880_1
.sym 114024 $abc$40840$n3881_1
.sym 114025 $abc$40840$n3882_1
.sym 114027 $abc$40840$n6426
.sym 114028 csrbankarray_interface1_bank_bus_dat_r[0]
.sym 114029 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 114030 csrbankarray_interface5_bank_bus_dat_r[0]
.sym 114031 eventmanager_status_w[2]
.sym 114032 sys_rst
.sym 114033 user_btn2
.sym 114035 basesoc_adr[3]
.sym 114036 basesoc_adr[2]
.sym 114037 $abc$40840$n3728
.sym 114039 $abc$40840$n3904
.sym 114040 spiflash_bus_dat_r[16]
.sym 114043 spiflash_bus_dat_r[19]
.sym 114044 array_muxed0[2]
.sym 114045 $abc$40840$n3904
.sym 114047 $abc$40840$n3904
.sym 114048 spiflash_bus_dat_r[31]
.sym 114051 basesoc_adr[4]
.sym 114052 $abc$40840$n3727_1
.sym 114055 basesoc_timer0_load_storage[21]
.sym 114056 $abc$40840$n6198_1
.sym 114057 basesoc_timer0_en_storage
.sym 114059 basesoc_timer0_load_storage[6]
.sym 114060 $abc$40840$n6168_1
.sym 114061 basesoc_timer0_en_storage
.sym 114063 $abc$40840$n5999
.sym 114064 $abc$40840$n6002
.sym 114065 $abc$40840$n6004
.sym 114066 $abc$40840$n3813
.sym 114067 basesoc_timer0_reload_storage[9]
.sym 114068 $abc$40840$n3825
.sym 114069 $abc$40840$n3818
.sym 114070 basesoc_timer0_load_storage[17]
.sym 114071 $abc$40840$n5949
.sym 114072 basesoc_timer0_value_status[5]
.sym 114073 $abc$40840$n3818
.sym 114074 basesoc_timer0_load_storage[21]
.sym 114075 basesoc_timer0_reload_storage[6]
.sym 114076 $abc$40840$n6854
.sym 114077 basesoc_timer0_eventmanager_status_w
.sym 114079 $abc$40840$n3816
.sym 114080 $abc$40840$n3812
.sym 114081 sys_rst
.sym 114083 $abc$40840$n6036_1
.sym 114084 $abc$40840$n6038_1
.sym 114085 $abc$40840$n6041_1
.sym 114086 $abc$40840$n3711
.sym 114087 basesoc_timer0_reload_storage[22]
.sym 114088 $abc$40840$n3828
.sym 114089 $abc$40840$n3818
.sym 114090 basesoc_timer0_load_storage[22]
.sym 114091 basesoc_timer0_load_storage[13]
.sym 114092 $abc$40840$n3816
.sym 114093 $abc$40840$n5992
.sym 114094 $abc$40840$n5993
.sym 114095 $abc$40840$n5974
.sym 114096 $abc$40840$n5971
.sym 114097 $abc$40840$n3813
.sym 114099 basesoc_timer0_reload_storage[13]
.sym 114100 $abc$40840$n3825
.sym 114101 $abc$40840$n3814
.sym 114102 basesoc_timer0_load_storage[5]
.sym 114103 basesoc_timer0_load_storage[13]
.sym 114104 $abc$40840$n6182_1
.sym 114105 basesoc_timer0_en_storage
.sym 114107 basesoc_timer0_load_storage[9]
.sym 114108 $abc$40840$n6174_1
.sym 114109 basesoc_timer0_en_storage
.sym 114111 basesoc_timer0_value_status[29]
.sym 114112 $abc$40840$n5939
.sym 114113 $abc$40840$n5991
.sym 114114 $abc$40840$n5994
.sym 114115 basesoc_timer0_load_storage[22]
.sym 114116 $abc$40840$n6200_1
.sym 114117 basesoc_timer0_en_storage
.sym 114119 $abc$40840$n3828
.sym 114120 $abc$40840$n3812
.sym 114121 sys_rst
.sym 114123 basesoc_timer0_value_status[9]
.sym 114124 $abc$40840$n5948
.sym 114125 $abc$40840$n5959
.sym 114126 $abc$40840$n5958
.sym 114127 basesoc_dat_w[5]
.sym 114131 $abc$40840$n5947
.sym 114132 basesoc_timer0_value_status[17]
.sym 114135 $abc$40840$n3828
.sym 114136 basesoc_timer0_reload_storage[23]
.sym 114137 $abc$40840$n3825
.sym 114138 basesoc_timer0_reload_storage[15]
.sym 114139 basesoc_dat_w[7]
.sym 114143 basesoc_timer0_reload_storage[13]
.sym 114144 $abc$40840$n6875
.sym 114145 basesoc_timer0_eventmanager_status_w
.sym 114147 basesoc_timer0_reload_storage[17]
.sym 114148 $abc$40840$n3828
.sym 114149 $abc$40840$n3814
.sym 114150 basesoc_timer0_load_storage[1]
.sym 114151 basesoc_dat_w[7]
.sym 114155 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 114156 $abc$40840$n4323
.sym 114157 $abc$40840$n3647_1
.sym 114159 VexRiscv._zz_316_[26]
.sym 114160 VexRiscv._zz_194_[27]
.sym 114161 $abc$40840$n4245
.sym 114163 VexRiscv._zz_316_[10]
.sym 114164 VexRiscv._zz_194_[11]
.sym 114165 $abc$40840$n4245
.sym 114167 VexRiscv._zz_316_[2]
.sym 114168 VexRiscv._zz_194_[3]
.sym 114169 $abc$40840$n4245
.sym 114171 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 114172 $abc$40840$n4248_1
.sym 114173 $abc$40840$n3647_1
.sym 114175 VexRiscv._zz_194_[11]
.sym 114176 VexRiscv._zz_193_[10]
.sym 114177 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 114178 VexRiscv._zz_328_
.sym 114179 VexRiscv._zz_194_[3]
.sym 114180 VexRiscv._zz_193_[2]
.sym 114181 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 114182 VexRiscv._zz_328_
.sym 114183 VexRiscv._zz_194_[10]
.sym 114184 VexRiscv._zz_193_[9]
.sym 114185 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 114186 VexRiscv._zz_328_
.sym 114187 VexRiscv._zz_316_[23]
.sym 114188 VexRiscv._zz_194_[24]
.sym 114189 $abc$40840$n4245
.sym 114191 VexRiscv.memory_MulDivIterativePlugin_div_result[10]
.sym 114192 $abc$40840$n4274_1
.sym 114193 VexRiscv.memory_arbitration_isValid
.sym 114194 VexRiscv.execute_to_memory_IS_DIV
.sym 114195 VexRiscv._zz_194_[15]
.sym 114196 VexRiscv._zz_193_[14]
.sym 114197 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 114198 VexRiscv._zz_328_
.sym 114199 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 114200 $abc$40840$n4275
.sym 114201 $abc$40840$n3647_1
.sym 114203 VexRiscv._zz_316_[9]
.sym 114204 VexRiscv._zz_194_[10]
.sym 114205 $abc$40840$n4245
.sym 114207 VexRiscv._zz_194_[8]
.sym 114208 VexRiscv._zz_193_[7]
.sym 114209 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 114210 VexRiscv._zz_328_
.sym 114211 $abc$40840$n3727_1
.sym 114212 basesoc_ctrl_storage[15]
.sym 114213 $abc$40840$n3725
.sym 114214 basesoc_ctrl_storage[7]
.sym 114215 VexRiscv._zz_194_[17]
.sym 114216 VexRiscv._zz_193_[16]
.sym 114217 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 114218 VexRiscv._zz_328_
.sym 114219 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 114220 $abc$40840$n4272_1
.sym 114221 $abc$40840$n3647_1
.sym 114223 VexRiscv.memory_MulDivIterativePlugin_div_result[9]
.sym 114224 $abc$40840$n4271
.sym 114225 VexRiscv.memory_arbitration_isValid
.sym 114226 VexRiscv.execute_to_memory_IS_DIV
.sym 114227 $abc$40840$n5
.sym 114231 VexRiscv._zz_194_[16]
.sym 114232 VexRiscv._zz_193_[15]
.sym 114233 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 114234 VexRiscv._zz_328_
.sym 114235 VexRiscv._zz_194_[18]
.sym 114236 VexRiscv._zz_193_[17]
.sym 114237 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 114238 VexRiscv._zz_328_
.sym 114239 VexRiscv.memory_MulDivIterativePlugin_div_result[14]
.sym 114240 $abc$40840$n4286
.sym 114241 VexRiscv.memory_arbitration_isValid
.sym 114242 VexRiscv.execute_to_memory_IS_DIV
.sym 114243 VexRiscv._zz_194_[19]
.sym 114244 VexRiscv._zz_193_[18]
.sym 114245 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 114246 VexRiscv._zz_328_
.sym 114247 VexRiscv._zz_35_[22]
.sym 114248 $abc$40840$n5026
.sym 114249 $abc$40840$n4938_1
.sym 114251 VexRiscv._zz_194_[21]
.sym 114252 VexRiscv._zz_193_[20]
.sym 114253 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 114254 VexRiscv._zz_328_
.sym 114255 waittimer0_count[3]
.sym 114256 waittimer0_count[4]
.sym 114257 waittimer0_count[5]
.sym 114258 waittimer0_count[8]
.sym 114259 VexRiscv._zz_194_[22]
.sym 114260 VexRiscv._zz_193_[21]
.sym 114261 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 114262 VexRiscv._zz_328_
.sym 114263 VexRiscv._zz_321_[6]
.sym 114264 $abc$40840$n5302
.sym 114265 $abc$40840$n233
.sym 114267 VexRiscv._zz_194_[20]
.sym 114268 VexRiscv._zz_193_[19]
.sym 114269 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 114270 VexRiscv._zz_328_
.sym 114271 VexRiscv._zz_321_[21]
.sym 114272 $abc$40840$n5347
.sym 114273 $abc$40840$n233
.sym 114275 VexRiscv._zz_194_[24]
.sym 114276 VexRiscv._zz_193_[23]
.sym 114277 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 114278 VexRiscv._zz_328_
.sym 114279 VexRiscv._zz_194_[27]
.sym 114280 VexRiscv._zz_193_[26]
.sym 114281 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 114282 VexRiscv._zz_328_
.sym 114283 VexRiscv._zz_194_[28]
.sym 114284 VexRiscv._zz_193_[27]
.sym 114285 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 114286 VexRiscv._zz_328_
.sym 114287 $abc$40840$n3859
.sym 114288 $abc$40840$n3860
.sym 114289 $abc$40840$n3861
.sym 114291 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]
.sym 114295 VexRiscv._zz_194_[29]
.sym 114296 VexRiscv._zz_193_[28]
.sym 114297 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 114298 VexRiscv._zz_328_
.sym 114299 VexRiscv._zz_194_[31]
.sym 114300 VexRiscv._zz_193_[30]
.sym 114301 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 114302 VexRiscv._zz_328_
.sym 114303 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]
.sym 114307 waittimer0_count[9]
.sym 114308 waittimer0_count[11]
.sym 114309 waittimer0_count[13]
.sym 114311 user_btn0
.sym 114312 $abc$40840$n6817
.sym 114315 user_btn0
.sym 114316 $abc$40840$n6805
.sym 114319 $abc$40840$n158
.sym 114323 user_btn0
.sym 114324 $abc$40840$n6819
.sym 114327 user_btn0
.sym 114328 $abc$40840$n6811
.sym 114331 user_btn0
.sym 114332 $abc$40840$n6827
.sym 114335 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 114336 $abc$40840$n4314
.sym 114337 $abc$40840$n3647_1
.sym 114339 waittimer0_count[0]
.sym 114340 waittimer0_count[1]
.sym 114341 waittimer0_count[2]
.sym 114342 $abc$40840$n158
.sym 114344 VexRiscv._zz_197_
.sym 114345 $abc$40840$n5670
.sym 114349 $abc$40840$n5672
.sym 114350 $auto$alumacc.cc:474:replace_alu$4075.C[1]
.sym 114353 $abc$40840$n5674
.sym 114354 $auto$alumacc.cc:474:replace_alu$4075.C[2]
.sym 114357 $abc$40840$n5676
.sym 114358 $auto$alumacc.cc:474:replace_alu$4075.C[3]
.sym 114361 $abc$40840$n5678
.sym 114362 $auto$alumacc.cc:474:replace_alu$4075.C[4]
.sym 114365 $abc$40840$n5680
.sym 114366 $auto$alumacc.cc:474:replace_alu$4075.C[5]
.sym 114369 $abc$40840$n5682
.sym 114370 $auto$alumacc.cc:474:replace_alu$4075.C[6]
.sym 114373 $abc$40840$n5684
.sym 114374 $auto$alumacc.cc:474:replace_alu$4075.C[7]
.sym 114377 $abc$40840$n5686
.sym 114378 $auto$alumacc.cc:474:replace_alu$4075.C[8]
.sym 114381 $abc$40840$n5688
.sym 114382 $auto$alumacc.cc:474:replace_alu$4075.C[9]
.sym 114385 $abc$40840$n5690
.sym 114386 $auto$alumacc.cc:474:replace_alu$4075.C[10]
.sym 114389 $abc$40840$n5692
.sym 114390 $auto$alumacc.cc:474:replace_alu$4075.C[11]
.sym 114393 $abc$40840$n5694
.sym 114394 $auto$alumacc.cc:474:replace_alu$4075.C[12]
.sym 114397 $abc$40840$n5696
.sym 114398 $auto$alumacc.cc:474:replace_alu$4075.C[13]
.sym 114401 $abc$40840$n5698
.sym 114402 $auto$alumacc.cc:474:replace_alu$4075.C[14]
.sym 114405 $abc$40840$n5700
.sym 114406 $auto$alumacc.cc:474:replace_alu$4075.C[15]
.sym 114409 $abc$40840$n5702
.sym 114410 $auto$alumacc.cc:474:replace_alu$4075.C[16]
.sym 114413 $abc$40840$n5704
.sym 114414 $auto$alumacc.cc:474:replace_alu$4075.C[17]
.sym 114417 $abc$40840$n5706
.sym 114418 $auto$alumacc.cc:474:replace_alu$4075.C[18]
.sym 114421 $abc$40840$n5708
.sym 114422 $auto$alumacc.cc:474:replace_alu$4075.C[19]
.sym 114425 $abc$40840$n5710
.sym 114426 $auto$alumacc.cc:474:replace_alu$4075.C[20]
.sym 114429 $abc$40840$n5712
.sym 114430 $auto$alumacc.cc:474:replace_alu$4075.C[21]
.sym 114433 $abc$40840$n5714
.sym 114434 $auto$alumacc.cc:474:replace_alu$4075.C[22]
.sym 114437 $abc$40840$n5716
.sym 114438 $auto$alumacc.cc:474:replace_alu$4075.C[23]
.sym 114441 $abc$40840$n5718
.sym 114442 $auto$alumacc.cc:474:replace_alu$4075.C[24]
.sym 114445 $abc$40840$n5720
.sym 114446 $auto$alumacc.cc:474:replace_alu$4075.C[25]
.sym 114449 $abc$40840$n5722
.sym 114450 $auto$alumacc.cc:474:replace_alu$4075.C[26]
.sym 114453 $abc$40840$n5724
.sym 114454 $auto$alumacc.cc:474:replace_alu$4075.C[27]
.sym 114457 $abc$40840$n5726
.sym 114458 $auto$alumacc.cc:474:replace_alu$4075.C[28]
.sym 114461 $abc$40840$n5728
.sym 114462 $auto$alumacc.cc:474:replace_alu$4075.C[29]
.sym 114465 $abc$40840$n5730
.sym 114466 $auto$alumacc.cc:474:replace_alu$4075.C[30]
.sym 114469 $abc$40840$n5732
.sym 114470 $auto$alumacc.cc:474:replace_alu$4075.C[31]
.sym 114471 VexRiscv._zz_321_[14]
.sym 114472 $abc$40840$n5326
.sym 114473 $abc$40840$n233
.sym 114475 VexRiscv._zz_321_[29]
.sym 114476 $abc$40840$n5371
.sym 114477 $abc$40840$n233
.sym 114479 VexRiscv._zz_321_[13]
.sym 114480 $abc$40840$n5323
.sym 114481 $abc$40840$n233
.sym 114483 VexRiscv._zz_321_[16]
.sym 114484 $abc$40840$n5332
.sym 114485 $abc$40840$n233
.sym 114487 VexRiscv._zz_321_[15]
.sym 114488 $abc$40840$n5329
.sym 114489 $abc$40840$n233
.sym 114491 VexRiscv._zz_321_[30]
.sym 114492 $abc$40840$n5374
.sym 114493 $abc$40840$n233
.sym 114495 VexRiscv._zz_321_[31]
.sym 114496 $abc$40840$n5377
.sym 114497 $abc$40840$n233
.sym 114499 VexRiscv._zz_35_[31]
.sym 114500 $abc$40840$n4910
.sym 114501 $abc$40840$n4378
.sym 114503 VexRiscv._zz_321_[17]
.sym 114504 $abc$40840$n5335
.sym 114505 $abc$40840$n233
.sym 114507 VexRiscv._zz_321_[5]
.sym 114508 $abc$40840$n5299
.sym 114509 $abc$40840$n233
.sym 114511 VexRiscv._zz_321_[12]
.sym 114512 $abc$40840$n5320
.sym 114513 $abc$40840$n233
.sym 114515 VexRiscv._zz_321_[11]
.sym 114516 $abc$40840$n5317
.sym 114517 $abc$40840$n233
.sym 114519 VexRiscv._zz_321_[4]
.sym 114520 $abc$40840$n5296
.sym 114521 $abc$40840$n233
.sym 114523 VexRiscv._zz_321_[10]
.sym 114524 $abc$40840$n5314
.sym 114525 $abc$40840$n233
.sym 114527 VexRiscv._zz_321_[3]
.sym 114528 $abc$40840$n5293
.sym 114529 $abc$40840$n233
.sym 114531 VexRiscv._zz_321_[18]
.sym 114532 $abc$40840$n5338
.sym 114533 $abc$40840$n233
.sym 114535 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 114539 VexRiscv._zz_321_[3]
.sym 114543 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 114547 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 114551 $abc$40840$n4401_1
.sym 114552 $abc$40840$n6698
.sym 114553 $abc$40840$n3926
.sym 114555 VexRiscv._zz_35_[31]
.sym 114556 $abc$40840$n5062
.sym 114557 $abc$40840$n4938_1
.sym 114559 VexRiscv._zz_321_[11]
.sym 114563 $abc$40840$n4413_1
.sym 114564 VexRiscv._zz_36_[2]
.sym 114565 $abc$40840$n4379_1
.sym 114567 VexRiscv._zz_195_[6]
.sym 114568 VexRiscv._zz_194_[6]
.sym 114569 VexRiscv._zz_195_[32]
.sym 114571 sys_rst
.sym 114572 $abc$40840$n6833
.sym 114573 user_btn0
.sym 114575 VexRiscv._zz_321_[5]
.sym 114579 VexRiscv._zz_321_[15]
.sym 114583 sys_rst
.sym 114584 $abc$40840$n6831
.sym 114585 user_btn0
.sym 114587 VexRiscv._zz_195_[0]
.sym 114588 VexRiscv._zz_193_[31]
.sym 114589 VexRiscv._zz_195_[32]
.sym 114592 VexRiscv._zz_193_[31]
.sym 114593 $abc$40840$n7850
.sym 114594 $PACKER_VCC_NET
.sym 114595 VexRiscv._zz_321_[14]
.sym 114599 $abc$40840$n5576
.sym 114600 $abc$40840$n5575
.sym 114601 VexRiscv._zz_319_
.sym 114603 $abc$40840$n5621
.sym 114604 $abc$40840$n5620_1
.sym 114605 VexRiscv._zz_319_
.sym 114607 $abc$40840$n5606_1
.sym 114608 $abc$40840$n5605
.sym 114609 VexRiscv._zz_319_
.sym 114611 $abc$40840$n5642_1
.sym 114612 $abc$40840$n5641
.sym 114613 VexRiscv._zz_319_
.sym 114615 $abc$40840$n5651
.sym 114616 $abc$40840$n5650_1
.sym 114617 VexRiscv._zz_319_
.sym 114619 VexRiscv._zz_194_[16]
.sym 114620 VexRiscv._zz_194_[17]
.sym 114621 VexRiscv._zz_311_
.sym 114623 VexRiscv._zz_321_[10]
.sym 114627 $abc$40840$n5561
.sym 114628 $abc$40840$n5560
.sym 114629 VexRiscv._zz_319_
.sym 114631 VexRiscv._zz_321_[18]
.sym 114635 $abc$40840$n5122_1
.sym 114636 $abc$40840$n5123
.sym 114637 $abc$40840$n4463
.sym 114638 $abc$40840$n4034_1
.sym 114639 VexRiscv._zz_321_[9]
.sym 114643 VexRiscv._zz_321_[17]
.sym 114647 VexRiscv._zz_194_[31]
.sym 114648 VexRiscv._zz_194_[32]
.sym 114649 VexRiscv._zz_311_
.sym 114651 VexRiscv._zz_194_[28]
.sym 114652 VexRiscv._zz_194_[29]
.sym 114653 VexRiscv._zz_311_
.sym 114655 $abc$40840$n5146
.sym 114656 $abc$40840$n5147
.sym 114657 $abc$40840$n4481
.sym 114658 $abc$40840$n4034_1
.sym 114659 VexRiscv._zz_321_[16]
.sym 114664 basesoc_uart_tx_fifo_consume[0]
.sym 114669 basesoc_uart_tx_fifo_consume[1]
.sym 114673 basesoc_uart_tx_fifo_consume[2]
.sym 114674 $auto$alumacc.cc:474:replace_alu$4087.C[2]
.sym 114677 basesoc_uart_tx_fifo_consume[3]
.sym 114678 $auto$alumacc.cc:474:replace_alu$4087.C[3]
.sym 114679 VexRiscv._zz_321_[6]
.sym 114684 $PACKER_VCC_NET
.sym 114685 basesoc_uart_tx_fifo_consume[0]
.sym 114687 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 114688 $abc$40840$n5071
.sym 114689 $abc$40840$n5124_1
.sym 114691 VexRiscv._zz_321_[31]
.sym 114695 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 114696 $abc$40840$n5071
.sym 114697 $abc$40840$n5112_1
.sym 114699 $abc$40840$n5150
.sym 114700 $abc$40840$n5151
.sym 114701 $abc$40840$n4484
.sym 114702 $abc$40840$n4034_1
.sym 114703 $abc$40840$n4457
.sym 114704 $abc$40840$n5114
.sym 114705 $abc$40840$n4034_1
.sym 114707 $abc$40840$n5134
.sym 114708 $abc$40840$n5135
.sym 114709 $abc$40840$n4472
.sym 114710 $abc$40840$n4034_1
.sym 114711 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 114712 $abc$40840$n5071
.sym 114713 $abc$40840$n5152
.sym 114715 $abc$40840$n5166_1
.sym 114716 $abc$40840$n5167_1
.sym 114717 $abc$40840$n4496
.sym 114718 $abc$40840$n4034_1
.sym 114719 $abc$40840$n5110
.sym 114720 $abc$40840$n5111
.sym 114721 $abc$40840$n4454
.sym 114722 $abc$40840$n4034_1
.sym 114723 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 114724 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 114725 $abc$40840$n235
.sym 114726 VexRiscv._zz_192_
.sym 114727 VexRiscv.CsrPlugin_mtvec_base[15]
.sym 114728 VexRiscv.CsrPlugin_mepc[17]
.sym 114729 $abc$40840$n5070_1
.sym 114730 $abc$40840$n5067_1
.sym 114731 VexRiscv._zz_334_
.sym 114735 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 114736 $abc$40840$n5071
.sym 114737 $abc$40840$n5168_1
.sym 114739 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 114740 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 114741 $abc$40840$n235
.sym 114742 VexRiscv._zz_192_
.sym 114743 VexRiscv._zz_335_
.sym 114747 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 114748 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 114749 VexRiscv._zz_190_
.sym 114750 $abc$40840$n235
.sym 114751 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 114752 $abc$40840$n5071
.sym 114753 $abc$40840$n5136
.sym 114755 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 114756 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 114757 VexRiscv._zz_190_
.sym 114758 $abc$40840$n235
.sym 114759 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 114763 $abc$40840$n3689
.sym 114764 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 114765 $abc$40840$n3692
.sym 114766 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 114767 $abc$40840$n3694_1
.sym 114768 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 114769 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 114771 $abc$40840$n3662_1
.sym 114772 $abc$40840$n3926
.sym 114773 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE
.sym 114775 VexRiscv._zz_10_[1]
.sym 114779 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 114780 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 114781 VexRiscv._zz_190_
.sym 114782 $abc$40840$n235
.sym 114783 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 114784 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 114785 VexRiscv._zz_190_
.sym 114786 $abc$40840$n235
.sym 114787 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 114788 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 114789 $abc$40840$n3972
.sym 114791 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 114792 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 114793 VexRiscv._zz_190_
.sym 114794 $abc$40840$n235
.sym 114795 $abc$40840$n5418_1
.sym 114796 $abc$40840$n5419_1
.sym 114799 $abc$40840$n5472_1
.sym 114800 $abc$40840$n5473_1
.sym 114803 $abc$40840$n5424_1
.sym 114804 $abc$40840$n5425_1
.sym 114807 $abc$40840$n5448_1
.sym 114808 $abc$40840$n5449_1
.sym 114811 VexRiscv.CsrPlugin_mepc[19]
.sym 114812 $abc$40840$n4357
.sym 114813 $abc$40840$n4350
.sym 114814 VexRiscv._zz_200_[19]
.sym 114815 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 114816 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 114817 $abc$40840$n235
.sym 114818 VexRiscv._zz_192_
.sym 114819 $abc$40840$n5460_1
.sym 114820 $abc$40840$n5461_1
.sym 114823 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 114827 $abc$40840$n4358_1
.sym 114828 VexRiscv.CsrPlugin_mtval[25]
.sym 114829 $abc$40840$n4357
.sym 114830 VexRiscv.CsrPlugin_mepc[25]
.sym 114831 VexRiscv.CsrPlugin_mie_MSIE
.sym 114832 $abc$40840$n3928
.sym 114833 $abc$40840$n4350
.sym 114834 VexRiscv._zz_200_[3]
.sym 114835 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 114839 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 114840 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 114841 VexRiscv._zz_190_
.sym 114842 $abc$40840$n235
.sym 114843 VexRiscv.CsrPlugin_mtvec_base[29]
.sym 114844 VexRiscv.CsrPlugin_mepc[31]
.sym 114845 $abc$40840$n5070_1
.sym 114846 $abc$40840$n5067_1
.sym 114847 $abc$40840$n4348
.sym 114848 VexRiscv._zz_170_[0]
.sym 114849 VexRiscv._zz_170_[1]
.sym 114850 VexRiscv._zz_151_[0]
.sym 114851 VexRiscv.CsrPlugin_mip_MSIP
.sym 114852 VexRiscv.CsrPlugin_mie_MSIE
.sym 114853 VexRiscv._zz_188_
.sym 114854 VexRiscv.CsrPlugin_mstatus_MIE
.sym 114855 $abc$40840$n4358_1
.sym 114856 VexRiscv.CsrPlugin_mtval[31]
.sym 114857 $abc$40840$n4357
.sym 114858 VexRiscv.CsrPlugin_mepc[31]
.sym 114859 $abc$40840$n4358_1
.sym 114860 VexRiscv.CsrPlugin_mtval[23]
.sym 114861 $abc$40840$n4350
.sym 114862 VexRiscv._zz_200_[23]
.sym 114863 $abc$40840$n4358_1
.sym 114864 VexRiscv.CsrPlugin_mtval[2]
.sym 114865 $abc$40840$n4357
.sym 114866 VexRiscv.CsrPlugin_mepc[2]
.sym 114867 VexRiscv.CsrPlugin_mcause_exceptionCode[2]
.sym 114868 $abc$40840$n4353
.sym 114869 $abc$40840$n4402_1
.sym 114871 VexRiscv._zz_200_[2]
.sym 114872 $abc$40840$n4350
.sym 114873 $abc$40840$n4403_1
.sym 114875 $abc$40840$n5412_1
.sym 114876 $abc$40840$n5413_1
.sym 114883 $abc$40840$n4353
.sym 114884 VexRiscv.CsrPlugin_mcause_exceptionCode[0]
.sym 114885 $abc$40840$n4350
.sym 114886 VexRiscv._zz_200_[0]
.sym 114915 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]
.sym 114920 waittimer2_count[0]
.sym 114924 waittimer2_count[1]
.sym 114925 $PACKER_VCC_NET
.sym 114928 waittimer2_count[2]
.sym 114929 $PACKER_VCC_NET
.sym 114930 $auto$alumacc.cc:474:replace_alu$4039.C[2]
.sym 114932 waittimer2_count[3]
.sym 114933 $PACKER_VCC_NET
.sym 114934 $auto$alumacc.cc:474:replace_alu$4039.C[3]
.sym 114936 waittimer2_count[4]
.sym 114937 $PACKER_VCC_NET
.sym 114938 $auto$alumacc.cc:474:replace_alu$4039.C[4]
.sym 114940 waittimer2_count[5]
.sym 114941 $PACKER_VCC_NET
.sym 114942 $auto$alumacc.cc:474:replace_alu$4039.C[5]
.sym 114944 waittimer2_count[6]
.sym 114945 $PACKER_VCC_NET
.sym 114946 $auto$alumacc.cc:474:replace_alu$4039.C[6]
.sym 114948 waittimer2_count[7]
.sym 114949 $PACKER_VCC_NET
.sym 114950 $auto$alumacc.cc:474:replace_alu$4039.C[7]
.sym 114952 waittimer2_count[8]
.sym 114953 $PACKER_VCC_NET
.sym 114954 $auto$alumacc.cc:474:replace_alu$4039.C[8]
.sym 114956 waittimer2_count[9]
.sym 114957 $PACKER_VCC_NET
.sym 114958 $auto$alumacc.cc:474:replace_alu$4039.C[9]
.sym 114960 waittimer2_count[10]
.sym 114961 $PACKER_VCC_NET
.sym 114962 $auto$alumacc.cc:474:replace_alu$4039.C[10]
.sym 114964 waittimer2_count[11]
.sym 114965 $PACKER_VCC_NET
.sym 114966 $auto$alumacc.cc:474:replace_alu$4039.C[11]
.sym 114968 waittimer2_count[12]
.sym 114969 $PACKER_VCC_NET
.sym 114970 $auto$alumacc.cc:474:replace_alu$4039.C[12]
.sym 114972 waittimer2_count[13]
.sym 114973 $PACKER_VCC_NET
.sym 114974 $auto$alumacc.cc:474:replace_alu$4039.C[13]
.sym 114976 waittimer2_count[14]
.sym 114977 $PACKER_VCC_NET
.sym 114978 $auto$alumacc.cc:474:replace_alu$4039.C[14]
.sym 114980 waittimer2_count[15]
.sym 114981 $PACKER_VCC_NET
.sym 114982 $auto$alumacc.cc:474:replace_alu$4039.C[15]
.sym 114984 waittimer2_count[16]
.sym 114985 $PACKER_VCC_NET
.sym 114986 $auto$alumacc.cc:474:replace_alu$4039.C[16]
.sym 114987 waittimer2_count[9]
.sym 114988 waittimer2_count[11]
.sym 114989 waittimer2_count[13]
.sym 114991 $abc$40840$n182
.sym 114995 sys_rst
.sym 114996 $abc$40840$n6759
.sym 114997 user_btn2
.sym 114999 sys_rst
.sym 115000 $abc$40840$n6763
.sym 115001 user_btn2
.sym 115003 $abc$40840$n186
.sym 115008 waittimer2_count[0]
.sym 115010 $PACKER_VCC_NET
.sym 115011 waittimer2_count[0]
.sym 115012 waittimer2_count[1]
.sym 115013 waittimer2_count[2]
.sym 115014 $abc$40840$n186
.sym 115015 user_btn2
.sym 115016 $abc$40840$n6749
.sym 115019 user_btn2
.sym 115020 $abc$40840$n6747
.sym 115023 sys_rst
.sym 115024 basesoc_dat_w[5]
.sym 115027 user_btn2
.sym 115028 $abc$40840$n6731
.sym 115031 user_btn2
.sym 115032 $abc$40840$n6753
.sym 115035 basesoc_ctrl_bus_errors[24]
.sym 115036 $abc$40840$n3829
.sym 115037 $abc$40840$n3725
.sym 115038 basesoc_ctrl_storage[0]
.sym 115039 basesoc_timer0_value_status[14]
.sym 115040 $abc$40840$n5948
.sym 115041 $abc$40840$n6006
.sym 115042 $abc$40840$n6005
.sym 115043 user_btn2
.sym 115044 $abc$40840$n6757
.sym 115047 $abc$40840$n6804_1
.sym 115048 $abc$40840$n6011
.sym 115049 $abc$40840$n6012
.sym 115050 $abc$40840$n6015
.sym 115051 $abc$40840$n5995
.sym 115052 $abc$40840$n5990
.sym 115053 $abc$40840$n3813
.sym 115055 basesoc_timer0_load_storage[18]
.sym 115056 $abc$40840$n6192_1
.sym 115057 basesoc_timer0_en_storage
.sym 115059 basesoc_adr[4]
.sym 115060 $abc$40840$n6803
.sym 115061 $abc$40840$n6805_1
.sym 115062 $abc$40840$n3813
.sym 115063 basesoc_timer0_reload_storage[5]
.sym 115064 $abc$40840$n3822
.sym 115065 $abc$40840$n5996
.sym 115067 csrbankarray_interface0_bank_bus_dat_r[1]
.sym 115068 csrbankarray_interface3_bank_bus_dat_r[1]
.sym 115069 csrbankarray_interface4_bank_bus_dat_r[1]
.sym 115070 csrbankarray_interface6_bank_bus_dat_r[1]
.sym 115071 $abc$40840$n3814
.sym 115072 basesoc_timer0_load_storage[7]
.sym 115073 $abc$40840$n6016
.sym 115074 $abc$40840$n6013
.sym 115075 $abc$40840$n6797
.sym 115076 $abc$40840$n5954
.sym 115077 $abc$40840$n5957
.sym 115078 $abc$40840$n3813
.sym 115079 basesoc_timer0_value_status[13]
.sym 115080 $abc$40840$n5948
.sym 115081 $abc$40840$n5947
.sym 115082 basesoc_timer0_value_status[21]
.sym 115083 basesoc_timer0_reload_storage[18]
.sym 115084 $abc$40840$n6890
.sym 115085 basesoc_timer0_eventmanager_status_w
.sym 115087 basesoc_timer0_value[23]
.sym 115091 basesoc_timer0_value[21]
.sym 115095 basesoc_timer0_value[18]
.sym 115099 $abc$40840$n5947
.sym 115100 basesoc_timer0_value_status[23]
.sym 115103 basesoc_timer0_reload_storage[21]
.sym 115104 $abc$40840$n3828
.sym 115105 $abc$40840$n5997
.sym 115107 basesoc_adr[4]
.sym 115108 $abc$40840$n3829
.sym 115111 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 115112 $abc$40840$n4251
.sym 115113 $abc$40840$n3647_1
.sym 115115 VexRiscv._zz_194_[5]
.sym 115116 VexRiscv._zz_193_[4]
.sym 115117 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 115118 VexRiscv._zz_328_
.sym 115119 VexRiscv._zz_194_[4]
.sym 115120 VexRiscv._zz_193_[3]
.sym 115121 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 115122 VexRiscv._zz_328_
.sym 115123 VexRiscv._zz_79_[22]
.sym 115127 VexRiscv.memory_MulDivIterativePlugin_div_result[1]
.sym 115128 $abc$40840$n4247
.sym 115129 VexRiscv.memory_arbitration_isValid
.sym 115130 VexRiscv.execute_to_memory_IS_DIV
.sym 115131 csrbankarray_interface1_bank_bus_dat_r[1]
.sym 115132 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 115133 csrbankarray_interface5_bank_bus_dat_r[1]
.sym 115134 $abc$40840$n6431
.sym 115135 VexRiscv.memory_MulDivIterativePlugin_div_result[26]
.sym 115136 $abc$40840$n4322_1
.sym 115137 VexRiscv.memory_arbitration_isValid
.sym 115138 VexRiscv.execute_to_memory_IS_DIV
.sym 115139 VexRiscv._zz_79_[5]
.sym 115144 VexRiscv._zz_328_
.sym 115145 $abc$40840$n6144
.sym 115149 $abc$40840$n6146
.sym 115150 $auto$alumacc.cc:474:replace_alu$4051.C[1]
.sym 115153 $abc$40840$n6148
.sym 115154 $auto$alumacc.cc:474:replace_alu$4051.C[2]
.sym 115157 $abc$40840$n6150
.sym 115158 $auto$alumacc.cc:474:replace_alu$4051.C[3]
.sym 115161 $abc$40840$n6152
.sym 115162 $auto$alumacc.cc:474:replace_alu$4051.C[4]
.sym 115165 $abc$40840$n6154
.sym 115166 $auto$alumacc.cc:474:replace_alu$4051.C[5]
.sym 115169 $abc$40840$n6156
.sym 115170 $auto$alumacc.cc:474:replace_alu$4051.C[6]
.sym 115173 $abc$40840$n6158
.sym 115174 $auto$alumacc.cc:474:replace_alu$4051.C[7]
.sym 115177 $abc$40840$n6160
.sym 115178 $auto$alumacc.cc:474:replace_alu$4051.C[8]
.sym 115181 $abc$40840$n6162
.sym 115182 $auto$alumacc.cc:474:replace_alu$4051.C[9]
.sym 115185 $abc$40840$n6164
.sym 115186 $auto$alumacc.cc:474:replace_alu$4051.C[10]
.sym 115189 $abc$40840$n6166
.sym 115190 $auto$alumacc.cc:474:replace_alu$4051.C[11]
.sym 115193 $abc$40840$n6168
.sym 115194 $auto$alumacc.cc:474:replace_alu$4051.C[12]
.sym 115197 $abc$40840$n6170
.sym 115198 $auto$alumacc.cc:474:replace_alu$4051.C[13]
.sym 115201 $abc$40840$n6172
.sym 115202 $auto$alumacc.cc:474:replace_alu$4051.C[14]
.sym 115205 $abc$40840$n6174
.sym 115206 $auto$alumacc.cc:474:replace_alu$4051.C[15]
.sym 115209 $abc$40840$n6176
.sym 115210 $auto$alumacc.cc:474:replace_alu$4051.C[16]
.sym 115213 $abc$40840$n6178
.sym 115214 $auto$alumacc.cc:474:replace_alu$4051.C[17]
.sym 115217 $abc$40840$n6180
.sym 115218 $auto$alumacc.cc:474:replace_alu$4051.C[18]
.sym 115221 $abc$40840$n6182
.sym 115222 $auto$alumacc.cc:474:replace_alu$4051.C[19]
.sym 115225 $abc$40840$n6184
.sym 115226 $auto$alumacc.cc:474:replace_alu$4051.C[20]
.sym 115229 $abc$40840$n6186
.sym 115230 $auto$alumacc.cc:474:replace_alu$4051.C[21]
.sym 115233 $abc$40840$n6188
.sym 115234 $auto$alumacc.cc:474:replace_alu$4051.C[22]
.sym 115237 $abc$40840$n6190
.sym 115238 $auto$alumacc.cc:474:replace_alu$4051.C[23]
.sym 115241 $abc$40840$n6192
.sym 115242 $auto$alumacc.cc:474:replace_alu$4051.C[24]
.sym 115245 $abc$40840$n6194
.sym 115246 $auto$alumacc.cc:474:replace_alu$4051.C[25]
.sym 115249 $abc$40840$n6196
.sym 115250 $auto$alumacc.cc:474:replace_alu$4051.C[26]
.sym 115253 $abc$40840$n6198
.sym 115254 $auto$alumacc.cc:474:replace_alu$4051.C[27]
.sym 115257 $abc$40840$n6200
.sym 115258 $auto$alumacc.cc:474:replace_alu$4051.C[28]
.sym 115261 $abc$40840$n6202
.sym 115262 $auto$alumacc.cc:474:replace_alu$4051.C[29]
.sym 115265 $abc$40840$n6204
.sym 115266 $auto$alumacc.cc:474:replace_alu$4051.C[30]
.sym 115269 $abc$40840$n6206
.sym 115270 $auto$alumacc.cc:474:replace_alu$4051.C[31]
.sym 115271 VexRiscv._zz_79_[21]
.sym 115275 VexRiscv._zz_79_[16]
.sym 115279 VexRiscv.memory_MulDivIterativePlugin_div_result[23]
.sym 115280 $abc$40840$n4313_1
.sym 115281 VexRiscv.memory_arbitration_isValid
.sym 115282 VexRiscv.execute_to_memory_IS_DIV
.sym 115283 VexRiscv._zz_194_[25]
.sym 115284 VexRiscv._zz_193_[24]
.sym 115285 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 115286 VexRiscv._zz_328_
.sym 115287 VexRiscv._zz_79_[31]
.sym 115291 VexRiscv._zz_79_[11]
.sym 115295 VexRiscv._zz_194_[32]
.sym 115296 VexRiscv._zz_193_[31]
.sym 115297 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 115298 VexRiscv._zz_328_
.sym 115299 VexRiscv.memory_MulDivIterativePlugin_div_result[13]
.sym 115300 $abc$40840$n4283
.sym 115301 VexRiscv.memory_arbitration_isValid
.sym 115302 VexRiscv.execute_to_memory_IS_DIV
.sym 115303 basesoc_dat_w[1]
.sym 115307 VexRiscv._zz_316_[31]
.sym 115308 VexRiscv._zz_194_[32]
.sym 115309 $abc$40840$n4245
.sym 115311 basesoc_vexriscv_ibus_adr[15]
.sym 115312 basesoc_vexriscv_dbus_adr[15]
.sym 115313 grant
.sym 115315 VexRiscv.memory_MulDivIterativePlugin_div_result[17]
.sym 115316 $abc$40840$n4295
.sym 115317 VexRiscv.memory_arbitration_isValid
.sym 115318 VexRiscv.execute_to_memory_IS_DIV
.sym 115319 VexRiscv.memory_MulDivIterativePlugin_div_result[15]
.sym 115320 $abc$40840$n4289
.sym 115321 VexRiscv.memory_arbitration_isValid
.sym 115322 VexRiscv.execute_to_memory_IS_DIV
.sym 115323 VexRiscv._zz_197_
.sym 115324 VexRiscv._zz_129_[7]
.sym 115327 VexRiscv._zz_197_
.sym 115328 VexRiscv._zz_129_[3]
.sym 115331 VexRiscv._zz_197_
.sym 115332 VexRiscv._zz_129_[5]
.sym 115335 basesoc_uart_phy_tx_busy
.sym 115336 $abc$40840$n7152
.sym 115339 basesoc_uart_phy_tx_busy
.sym 115340 $abc$40840$n7188
.sym 115343 basesoc_uart_phy_tx_busy
.sym 115344 $abc$40840$n7186
.sym 115347 basesoc_uart_phy_tx_busy
.sym 115348 $abc$40840$n7182
.sym 115351 basesoc_uart_phy_tx_busy
.sym 115352 $abc$40840$n7192
.sym 115355 VexRiscv._zz_316_[25]
.sym 115356 VexRiscv._zz_194_[26]
.sym 115357 $abc$40840$n4245
.sym 115359 VexRiscv._zz_316_[27]
.sym 115360 VexRiscv._zz_194_[28]
.sym 115361 $abc$40840$n4245
.sym 115363 basesoc_uart_phy_tx_busy
.sym 115364 $abc$40840$n7190
.sym 115367 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 115371 $abc$40840$n4806
.sym 115372 $abc$40840$n6757_1
.sym 115373 $abc$40840$n4808
.sym 115374 $abc$40840$n3926
.sym 115375 $abc$40840$n4841
.sym 115376 $abc$40840$n4833
.sym 115377 $abc$40840$n3926
.sym 115379 VexRiscv.dBus_cmd_payload_wr
.sym 115383 VexRiscv._zz_36_[2]
.sym 115387 VexRiscv._zz_36_[26]
.sym 115391 VexRiscv._zz_36_[24]
.sym 115395 VexRiscv._zz_197_
.sym 115396 VexRiscv.decode_to_execute_RS2[15]
.sym 115399 VexRiscv.memory_MulDivIterativePlugin_div_result[31]
.sym 115400 $abc$40840$n4337_1
.sym 115401 VexRiscv.memory_arbitration_isValid
.sym 115402 VexRiscv.execute_to_memory_IS_DIV
.sym 115403 VexRiscv._zz_197_
.sym 115404 VexRiscv.decode_to_execute_RS2[26]
.sym 115407 VexRiscv._zz_321_[23]
.sym 115408 $abc$40840$n5353
.sym 115409 $abc$40840$n233
.sym 115411 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 115412 $abc$40840$n4338
.sym 115413 $abc$40840$n3647_1
.sym 115415 VexRiscv._zz_321_[22]
.sym 115416 $abc$40840$n5350
.sym 115417 $abc$40840$n233
.sym 115419 VexRiscv._zz_321_[24]
.sym 115420 $abc$40840$n5356
.sym 115421 $abc$40840$n233
.sym 115423 VexRiscv._zz_321_[26]
.sym 115424 $abc$40840$n5362
.sym 115425 $abc$40840$n233
.sym 115427 VexRiscv._zz_321_[25]
.sym 115428 $abc$40840$n5359
.sym 115429 $abc$40840$n233
.sym 115432 basesoc_ctrl_bus_errors[0]
.sym 115437 basesoc_ctrl_bus_errors[1]
.sym 115441 basesoc_ctrl_bus_errors[2]
.sym 115442 $auto$alumacc.cc:474:replace_alu$4006.C[2]
.sym 115445 basesoc_ctrl_bus_errors[3]
.sym 115446 $auto$alumacc.cc:474:replace_alu$4006.C[3]
.sym 115449 basesoc_ctrl_bus_errors[4]
.sym 115450 $auto$alumacc.cc:474:replace_alu$4006.C[4]
.sym 115453 basesoc_ctrl_bus_errors[5]
.sym 115454 $auto$alumacc.cc:474:replace_alu$4006.C[5]
.sym 115457 basesoc_ctrl_bus_errors[6]
.sym 115458 $auto$alumacc.cc:474:replace_alu$4006.C[6]
.sym 115461 basesoc_ctrl_bus_errors[7]
.sym 115462 $auto$alumacc.cc:474:replace_alu$4006.C[7]
.sym 115465 basesoc_ctrl_bus_errors[8]
.sym 115466 $auto$alumacc.cc:474:replace_alu$4006.C[8]
.sym 115469 basesoc_ctrl_bus_errors[9]
.sym 115470 $auto$alumacc.cc:474:replace_alu$4006.C[9]
.sym 115473 basesoc_ctrl_bus_errors[10]
.sym 115474 $auto$alumacc.cc:474:replace_alu$4006.C[10]
.sym 115477 basesoc_ctrl_bus_errors[11]
.sym 115478 $auto$alumacc.cc:474:replace_alu$4006.C[11]
.sym 115481 basesoc_ctrl_bus_errors[12]
.sym 115482 $auto$alumacc.cc:474:replace_alu$4006.C[12]
.sym 115485 basesoc_ctrl_bus_errors[13]
.sym 115486 $auto$alumacc.cc:474:replace_alu$4006.C[13]
.sym 115489 basesoc_ctrl_bus_errors[14]
.sym 115490 $auto$alumacc.cc:474:replace_alu$4006.C[14]
.sym 115493 basesoc_ctrl_bus_errors[15]
.sym 115494 $auto$alumacc.cc:474:replace_alu$4006.C[15]
.sym 115497 basesoc_ctrl_bus_errors[16]
.sym 115498 $auto$alumacc.cc:474:replace_alu$4006.C[16]
.sym 115501 basesoc_ctrl_bus_errors[17]
.sym 115502 $auto$alumacc.cc:474:replace_alu$4006.C[17]
.sym 115505 basesoc_ctrl_bus_errors[18]
.sym 115506 $auto$alumacc.cc:474:replace_alu$4006.C[18]
.sym 115509 basesoc_ctrl_bus_errors[19]
.sym 115510 $auto$alumacc.cc:474:replace_alu$4006.C[19]
.sym 115513 basesoc_ctrl_bus_errors[20]
.sym 115514 $auto$alumacc.cc:474:replace_alu$4006.C[20]
.sym 115517 basesoc_ctrl_bus_errors[21]
.sym 115518 $auto$alumacc.cc:474:replace_alu$4006.C[21]
.sym 115521 basesoc_ctrl_bus_errors[22]
.sym 115522 $auto$alumacc.cc:474:replace_alu$4006.C[22]
.sym 115525 basesoc_ctrl_bus_errors[23]
.sym 115526 $auto$alumacc.cc:474:replace_alu$4006.C[23]
.sym 115529 basesoc_ctrl_bus_errors[24]
.sym 115530 $auto$alumacc.cc:474:replace_alu$4006.C[24]
.sym 115533 basesoc_ctrl_bus_errors[25]
.sym 115534 $auto$alumacc.cc:474:replace_alu$4006.C[25]
.sym 115537 basesoc_ctrl_bus_errors[26]
.sym 115538 $auto$alumacc.cc:474:replace_alu$4006.C[26]
.sym 115541 basesoc_ctrl_bus_errors[27]
.sym 115542 $auto$alumacc.cc:474:replace_alu$4006.C[27]
.sym 115545 basesoc_ctrl_bus_errors[28]
.sym 115546 $auto$alumacc.cc:474:replace_alu$4006.C[28]
.sym 115549 basesoc_ctrl_bus_errors[29]
.sym 115550 $auto$alumacc.cc:474:replace_alu$4006.C[29]
.sym 115553 basesoc_ctrl_bus_errors[30]
.sym 115554 $auto$alumacc.cc:474:replace_alu$4006.C[30]
.sym 115557 basesoc_ctrl_bus_errors[31]
.sym 115558 $auto$alumacc.cc:474:replace_alu$4006.C[31]
.sym 115559 VexRiscv._zz_321_[24]
.sym 115563 VexRiscv._zz_321_[13]
.sym 115567 VexRiscv._zz_321_[21]
.sym 115571 VexRiscv._zz_195_[5]
.sym 115572 VexRiscv._zz_194_[5]
.sym 115573 VexRiscv._zz_195_[32]
.sym 115575 VexRiscv._zz_321_[1]
.sym 115579 basesoc_dat_w[2]
.sym 115583 VexRiscv._zz_321_[25]
.sym 115587 VexRiscv._zz_195_[15]
.sym 115588 VexRiscv._zz_194_[15]
.sym 115589 VexRiscv._zz_195_[32]
.sym 115591 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 115595 $abc$40840$n5106_1
.sym 115596 $abc$40840$n5107
.sym 115597 $abc$40840$n4451
.sym 115598 $abc$40840$n4034_1
.sym 115599 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 115603 $abc$40840$n5142
.sym 115604 $abc$40840$n5143
.sym 115605 $abc$40840$n4478
.sym 115606 $abc$40840$n4034_1
.sym 115607 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 115611 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 115615 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 115619 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 115623 $PACKER_GND_NET
.sym 115627 VexRiscv._zz_321_[23]
.sym 115631 VexRiscv._zz_195_[27]
.sym 115632 VexRiscv._zz_194_[27]
.sym 115633 VexRiscv._zz_195_[32]
.sym 115635 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 115636 $abc$40840$n4991
.sym 115637 VexRiscv.IBusCachedPlugin_fetchPc_booted
.sym 115638 $abc$40840$n4980
.sym 115639 VexRiscv._zz_321_[30]
.sym 115643 $PACKER_GND_NET
.sym 115647 VexRiscv._zz_321_[29]
.sym 115651 VexRiscv._zz_195_[30]
.sym 115652 VexRiscv._zz_194_[30]
.sym 115653 VexRiscv._zz_195_[32]
.sym 115655 $abc$40840$n5126
.sym 115656 $abc$40840$n5127
.sym 115657 $abc$40840$n4466
.sym 115658 $abc$40840$n4034_1
.sym 115659 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 115663 $abc$40840$n5170_1
.sym 115664 $abc$40840$n5171_1
.sym 115665 $abc$40840$n4499
.sym 115666 $abc$40840$n4034_1
.sym 115667 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 115671 $abc$40840$n5130
.sym 115672 $abc$40840$n5131
.sym 115673 $abc$40840$n4469
.sym 115674 $abc$40840$n4034_1
.sym 115675 $abc$40840$n4508
.sym 115676 $abc$40840$n5182_1
.sym 115677 $abc$40840$n4034_1
.sym 115679 $abc$40840$n5174_1
.sym 115680 $abc$40840$n5175_1
.sym 115681 $abc$40840$n4502
.sym 115682 $abc$40840$n4034_1
.sym 115683 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 115687 VexRiscv._zz_321_[28]
.sym 115688 $abc$40840$n5368
.sym 115689 $abc$40840$n233
.sym 115691 VexRiscv._zz_321_[27]
.sym 115692 $abc$40840$n5365
.sym 115693 $abc$40840$n233
.sym 115695 VexRiscv._zz_321_[27]
.sym 115699 VexRiscv._zz_321_[26]
.sym 115703 VexRiscv._zz_321_[28]
.sym 115707 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 115708 $abc$40840$n5071
.sym 115709 $abc$40840$n5183_1
.sym 115710 $abc$40840$n5184_1
.sym 115711 VexRiscv._zz_321_[2]
.sym 115712 $abc$40840$n5290
.sym 115713 $abc$40840$n233
.sym 115715 VexRiscv._zz_321_[2]
.sym 115719 $abc$40840$n3690
.sym 115720 VexRiscv._zz_135_[3]
.sym 115723 $PACKER_VCC_NET
.sym 115727 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 115728 $abc$40840$n3686
.sym 115729 $abc$40840$n3687
.sym 115730 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 115731 VexRiscv.CsrPlugin_mtvec_base[28]
.sym 115732 VexRiscv.CsrPlugin_mepc[30]
.sym 115733 $abc$40840$n5070_1
.sym 115734 $abc$40840$n5067_1
.sym 115735 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 115736 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 115739 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 115740 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 115743 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 115744 $abc$40840$n3691_1
.sym 115745 $abc$40840$n3687
.sym 115746 $abc$40840$n3690
.sym 115747 VexRiscv._zz_188_
.sym 115751 $abc$40840$n3704
.sym 115752 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 115753 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 115754 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 115755 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 115756 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 115757 VexRiscv._zz_190_
.sym 115758 $abc$40840$n235
.sym 115759 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 115760 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 115763 VexRiscv.CsrPlugin_mepc[19]
.sym 115764 VexRiscv.lastStagePc[19]
.sym 115765 $abc$40840$n2653
.sym 115767 $abc$40840$n3690
.sym 115768 $abc$40840$n3691_1
.sym 115769 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 115771 basesoc_timer0_value[14]
.sym 115775 basesoc_timer0_value[1]
.sym 115779 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 115780 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 115783 $abc$40840$n4401_1
.sym 115784 VexRiscv._zz_170_[0]
.sym 115785 VexRiscv._zz_170_[1]
.sym 115786 VexRiscv._zz_151_[2]
.sym 115792 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 115795 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[17]
.sym 115799 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 115800 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 115801 VexRiscv._zz_190_
.sym 115802 $abc$40840$n235
.sym 115803 VexRiscv.CsrPlugin_mepc[23]
.sym 115804 $abc$40840$n4357
.sym 115805 $abc$40840$n4786
.sym 115807 $abc$40840$n233
.sym 115811 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[13]
.sym 115815 VexRiscv.CsrPlugin_mepc[0]
.sym 115816 VexRiscv.lastStagePc[0]
.sym 115817 $abc$40840$n2653
.sym 115819 VexRiscv.execute_to_memory_INSTRUCTION[28]
.sym 115823 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 115824 VexRiscv.CsrPlugin_mstatus_MIE
.sym 115825 $abc$40840$n2653
.sym 115827 $abc$40840$n5070_1
.sym 115828 $abc$40840$n5324_1
.sym 115829 VexRiscv._zz_334_
.sym 115830 $abc$40840$n5322_1
.sym 115831 VexRiscv.CsrPlugin_mepc[23]
.sym 115832 VexRiscv.lastStagePc[23]
.sym 115833 $abc$40840$n2653
.sym 115839 VexRiscv._zz_35_[31]
.sym 115843 VexRiscv.CsrPlugin_mepc[14]
.sym 115844 VexRiscv.lastStagePc[14]
.sym 115845 $abc$40840$n2653
.sym 115871 VexRiscv._zz_129_[5]
.sym 115879 $abc$40840$n13
.sym 115895 $abc$40840$n3
.sym 115923 $abc$40840$n178
.sym 115939 slave_sel_r[1]
.sym 115940 spiflash_bus_dat_r[27]
.sym 115941 $abc$40840$n6516
.sym 115943 csrbankarray_interface0_bank_bus_dat_r[2]
.sym 115944 csrbankarray_interface3_bank_bus_dat_r[2]
.sym 115945 csrbankarray_interface4_bank_bus_dat_r[2]
.sym 115946 csrbankarray_interface6_bank_bus_dat_r[2]
.sym 115947 $abc$40840$n4419
.sym 115948 $abc$40840$n4860
.sym 115949 $abc$40840$n4287
.sym 115950 csrbankarray_sel_r
.sym 115951 sys_rst
.sym 115952 basesoc_dat_w[1]
.sym 115955 $abc$40840$n4419
.sym 115956 $abc$40840$n4860
.sym 115957 $abc$40840$n4287
.sym 115958 csrbankarray_sel_r
.sym 115959 $abc$40840$n6434
.sym 115960 $abc$40840$n6435
.sym 115961 $abc$40840$n6436
.sym 115963 $abc$40840$n3892_1
.sym 115964 $abc$40840$n3710
.sym 115965 csrbankarray_csrbank3_bitbang0_w[2]
.sym 115967 $abc$40840$n6432
.sym 115968 $abc$40840$n6430
.sym 115971 $abc$40840$n4419
.sym 115972 $abc$40840$n4287
.sym 115973 $abc$40840$n4860
.sym 115974 csrbankarray_sel_r
.sym 115975 $abc$40840$n4287
.sym 115976 $abc$40840$n4419
.sym 115977 $abc$40840$n4860
.sym 115978 csrbankarray_sel_r
.sym 115979 basesoc_adr[4]
.sym 115980 $abc$40840$n3826
.sym 115983 basesoc_ctrl_storage[8]
.sym 115984 $abc$40840$n3727_1
.sym 115985 $abc$40840$n6039_1
.sym 115986 $abc$40840$n6040_1
.sym 115987 csrbankarray_interface4_bank_bus_dat_r[6]
.sym 115988 csrbankarray_interface5_bank_bus_dat_r[6]
.sym 115989 csrbankarray_interface6_bank_bus_dat_r[6]
.sym 115991 basesoc_adr[3]
.sym 115992 $abc$40840$n3731
.sym 115993 basesoc_adr[2]
.sym 115995 $abc$40840$n3826
.sym 115996 basesoc_ctrl_bus_errors[16]
.sym 115999 basesoc_timer0_value[5]
.sym 116003 basesoc_timer0_value[0]
.sym 116007 csrbankarray_interface4_bank_bus_dat_r[7]
.sym 116008 csrbankarray_interface5_bank_bus_dat_r[7]
.sym 116009 csrbankarray_interface6_bank_bus_dat_r[7]
.sym 116011 $abc$40840$n6799
.sym 116012 basesoc_adr[4]
.sym 116013 $abc$40840$n5965
.sym 116014 $abc$40840$n5968
.sym 116015 basesoc_adr[4]
.sym 116016 basesoc_adr[2]
.sym 116017 basesoc_adr[3]
.sym 116018 $abc$40840$n3728
.sym 116019 $abc$40840$n6801_1
.sym 116020 $abc$40840$n6800_1
.sym 116021 $abc$40840$n5966
.sym 116022 $abc$40840$n3813
.sym 116023 $abc$40840$n3823
.sym 116024 basesoc_ctrl_bus_errors[8]
.sym 116027 $abc$40840$n3892_1
.sym 116028 $abc$40840$n3710
.sym 116029 csrbankarray_csrbank3_bitbang0_w[1]
.sym 116031 $abc$40840$n6447_1
.sym 116032 csrbankarray_interface1_bank_bus_dat_r[6]
.sym 116033 csrbankarray_interface2_bank_bus_dat_r[6]
.sym 116034 $abc$40840$n6448_1
.sym 116035 $abc$40840$n3708
.sym 116036 basesoc_timer0_load_storage[26]
.sym 116037 basesoc_timer0_load_storage[2]
.sym 116038 $abc$40840$n3727_1
.sym 116039 basesoc_timer0_value_status[26]
.sym 116040 $abc$40840$n5939
.sym 116041 basesoc_timer0_reload_storage[26]
.sym 116042 $abc$40840$n3831
.sym 116043 basesoc_timer0_value_status[0]
.sym 116044 $abc$40840$n5949
.sym 116045 $abc$40840$n5945
.sym 116046 $abc$40840$n5946
.sym 116047 $abc$40840$n5947
.sym 116048 basesoc_timer0_value_status[19]
.sym 116049 $abc$40840$n3822
.sym 116050 basesoc_timer0_reload_storage[3]
.sym 116051 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0]
.sym 116055 basesoc_timer0_value_status[8]
.sym 116056 $abc$40840$n5948
.sym 116057 $abc$40840$n5947
.sym 116058 basesoc_timer0_value_status[16]
.sym 116059 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1]
.sym 116063 $abc$40840$n3828
.sym 116064 basesoc_timer0_reload_storage[18]
.sym 116065 $abc$40840$n3822
.sym 116066 basesoc_timer0_reload_storage[2]
.sym 116067 basesoc_timer0_value_status[18]
.sym 116068 $abc$40840$n5947
.sym 116069 $abc$40840$n5967
.sym 116071 VexRiscv._zz_35_[12]
.sym 116075 VexRiscv.memory_MulDivIterativePlugin_div_result[2]
.sym 116076 $abc$40840$n4250_1
.sym 116077 VexRiscv.memory_arbitration_isValid
.sym 116078 VexRiscv.execute_to_memory_IS_DIV
.sym 116079 VexRiscv._zz_316_[3]
.sym 116080 VexRiscv._zz_194_[4]
.sym 116081 $abc$40840$n4245
.sym 116087 VexRiscv._zz_316_[4]
.sym 116088 VexRiscv._zz_194_[5]
.sym 116089 $abc$40840$n4245
.sym 116091 VexRiscv._zz_194_[5]
.sym 116092 VexRiscv._zz_194_[6]
.sym 116093 VexRiscv._zz_311_
.sym 116095 VexRiscv.memory_MulDivIterativePlugin_div_result[4]
.sym 116096 $abc$40840$n4256_1
.sym 116097 VexRiscv.memory_arbitration_isValid
.sym 116098 VexRiscv.execute_to_memory_IS_DIV
.sym 116099 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 116100 $abc$40840$n4257
.sym 116101 $abc$40840$n3647_1
.sym 116103 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 116107 VexRiscv.memory_MulDivIterativePlugin_div_result[3]
.sym 116108 $abc$40840$n4253
.sym 116109 VexRiscv.memory_arbitration_isValid
.sym 116110 VexRiscv.execute_to_memory_IS_DIV
.sym 116111 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 116112 $abc$40840$n4254_1
.sym 116113 $abc$40840$n3647_1
.sym 116115 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 116119 VexRiscv._zz_195_[13]
.sym 116120 VexRiscv._zz_194_[13]
.sym 116121 VexRiscv._zz_195_[32]
.sym 116123 VexRiscv._zz_35_[10]
.sym 116127 VexRiscv._zz_35_[7]
.sym 116131 VexRiscv._zz_195_[4]
.sym 116132 VexRiscv._zz_194_[4]
.sym 116133 VexRiscv._zz_195_[32]
.sym 116135 VexRiscv._zz_35_[20]
.sym 116139 VexRiscv._zz_316_[24]
.sym 116140 VexRiscv._zz_194_[25]
.sym 116141 $abc$40840$n4245
.sym 116143 $abc$40840$n5024
.sym 116147 VexRiscv._zz_35_[24]
.sym 116151 VexRiscv._zz_35_[30]
.sym 116155 VexRiscv._zz_316_[16]
.sym 116156 VexRiscv._zz_194_[17]
.sym 116157 $abc$40840$n4245
.sym 116159 VexRiscv._zz_35_[15]
.sym 116163 $abc$40840$n5024
.sym 116167 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 116168 $abc$40840$n4317
.sym 116169 $abc$40840$n3647_1
.sym 116171 VexRiscv.memory_MulDivIterativePlugin_div_result[16]
.sym 116172 $abc$40840$n4292
.sym 116173 VexRiscv.memory_arbitration_isValid
.sym 116174 VexRiscv.execute_to_memory_IS_DIV
.sym 116175 $abc$40840$n4378
.sym 116176 VexRiscv._zz_35_[24]
.sym 116177 $abc$40840$n4796
.sym 116179 VexRiscv.memory_MulDivIterativePlugin_div_result[19]
.sym 116180 $abc$40840$n4301_1
.sym 116181 VexRiscv.memory_arbitration_isValid
.sym 116182 VexRiscv.execute_to_memory_IS_DIV
.sym 116183 VexRiscv.memory_MulDivIterativePlugin_div_result[30]
.sym 116184 $abc$40840$n4334_1
.sym 116185 VexRiscv.memory_arbitration_isValid
.sym 116186 VexRiscv.execute_to_memory_IS_DIV
.sym 116187 basesoc_uart_tx_fifo_level0[1]
.sym 116191 sys_rst
.sym 116192 basesoc_uart_tx_fifo_wrport_we
.sym 116193 basesoc_uart_tx_fifo_level0[0]
.sym 116194 basesoc_uart_tx_fifo_do_read
.sym 116195 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 116196 $abc$40840$n4293
.sym 116197 $abc$40840$n3647_1
.sym 116199 basesoc_uart_phy_tx_busy
.sym 116200 $abc$40840$n7160
.sym 116203 VexRiscv.memory_MulDivIterativePlugin_div_result[28]
.sym 116204 $abc$40840$n4328_1
.sym 116205 VexRiscv.memory_arbitration_isValid
.sym 116206 VexRiscv.execute_to_memory_IS_DIV
.sym 116207 basesoc_uart_phy_tx_busy
.sym 116208 $abc$40840$n7162
.sym 116211 basesoc_uart_phy_tx_busy
.sym 116212 $abc$40840$n7150
.sym 116215 VexRiscv.memory_MulDivIterativePlugin_div_result[24]
.sym 116216 $abc$40840$n4316_1
.sym 116217 VexRiscv.memory_arbitration_isValid
.sym 116218 VexRiscv.execute_to_memory_IS_DIV
.sym 116219 $abc$40840$n3710
.sym 116220 $abc$40840$n6807_1
.sym 116221 $abc$40840$n6050_1
.sym 116222 $abc$40840$n3711
.sym 116223 basesoc_ctrl_storage[2]
.sym 116224 basesoc_ctrl_bus_errors[2]
.sym 116225 basesoc_adr[3]
.sym 116226 basesoc_adr[2]
.sym 116227 basesoc_uart_phy_tx_busy
.sym 116228 $abc$40840$n7156
.sym 116231 VexRiscv._zz_160_
.sym 116235 VexRiscv.CsrPlugin_exception
.sym 116239 VexRiscv._zz_35_[23]
.sym 116243 VexRiscv._zz_195_[9]
.sym 116244 VexRiscv._zz_194_[9]
.sym 116245 VexRiscv._zz_195_[32]
.sym 116247 VexRiscv._zz_194_[32]
.sym 116248 VexRiscv._zz_313_[0]
.sym 116249 VexRiscv._zz_311_
.sym 116251 VexRiscv._zz_35_[9]
.sym 116252 $abc$40840$n4546_1
.sym 116253 $abc$40840$n4378
.sym 116255 VexRiscv._zz_35_[8]
.sym 116259 VexRiscv._zz_35_[24]
.sym 116260 $abc$40840$n5034_1
.sym 116261 $abc$40840$n4938_1
.sym 116263 basesoc_uart_phy_tx_busy
.sym 116264 $abc$40840$n7166
.sym 116267 basesoc_uart_phy_rx_busy
.sym 116268 $abc$40840$n7065
.sym 116271 basesoc_uart_phy_tx_busy
.sym 116272 $abc$40840$n7178
.sym 116275 basesoc_uart_phy_tx_busy
.sym 116276 $abc$40840$n7172
.sym 116279 basesoc_uart_phy_tx_busy
.sym 116280 $abc$40840$n7168
.sym 116283 basesoc_uart_phy_tx_busy
.sym 116284 $abc$40840$n7174
.sym 116287 basesoc_uart_phy_tx_busy
.sym 116288 $abc$40840$n7170
.sym 116291 basesoc_uart_phy_tx_busy
.sym 116292 $abc$40840$n7176
.sym 116295 VexRiscv._zz_36_[26]
.sym 116296 $abc$40840$n5041
.sym 116297 $abc$40840$n4939
.sym 116299 VexRiscv._zz_135_[9]
.sym 116300 VexRiscv._zz_135_[24]
.sym 116303 VexRiscv._zz_36_[24]
.sym 116304 $abc$40840$n4795_1
.sym 116305 $abc$40840$n4379_1
.sym 116307 VexRiscv._zz_36_[26]
.sym 116308 $abc$40840$n4827_1
.sym 116309 $abc$40840$n4379_1
.sym 116311 VexRiscv._zz_35_[10]
.sym 116312 $abc$40840$n4978_1
.sym 116313 $abc$40840$n4938_1
.sym 116315 VexRiscv._zz_36_[24]
.sym 116316 $abc$40840$n5033
.sym 116317 $abc$40840$n4939
.sym 116319 $abc$40840$n3730_1
.sym 116320 basesoc_ctrl_storage[17]
.sym 116321 $abc$40840$n102
.sym 116322 $abc$40840$n3727_1
.sym 116323 VexRiscv._zz_35_[10]
.sym 116324 $abc$40840$n4563_1
.sym 116325 $abc$40840$n4378
.sym 116327 basesoc_ctrl_bus_errors[1]
.sym 116328 $abc$40840$n3834
.sym 116329 $abc$40840$n6047_1
.sym 116330 $abc$40840$n6044
.sym 116331 VexRiscv._zz_195_[31]
.sym 116332 VexRiscv._zz_194_[31]
.sym 116333 VexRiscv._zz_195_[32]
.sym 116335 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 116336 $abc$40840$n4320
.sym 116337 $abc$40840$n3647_1
.sym 116339 $abc$40840$n5654_1
.sym 116340 $abc$40840$n5653
.sym 116341 VexRiscv._zz_319_
.sym 116343 basesoc_ctrl_storage[1]
.sym 116344 $abc$40840$n3725
.sym 116345 $abc$40840$n6045_1
.sym 116346 $abc$40840$n6046_1
.sym 116347 $abc$40840$n3823
.sym 116348 basesoc_ctrl_bus_errors[9]
.sym 116349 $abc$40840$n118
.sym 116350 $abc$40840$n3733_1
.sym 116351 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 116352 $abc$40840$n4326
.sym 116353 $abc$40840$n3647_1
.sym 116355 VexRiscv.memory_MulDivIterativePlugin_div_result[27]
.sym 116356 $abc$40840$n4325_1
.sym 116357 VexRiscv.memory_arbitration_isValid
.sym 116358 VexRiscv.execute_to_memory_IS_DIV
.sym 116359 VexRiscv._zz_321_[22]
.sym 116363 VexRiscv._zz_35_[17]
.sym 116367 VexRiscv._zz_35_[3]
.sym 116371 VexRiscv._zz_35_[19]
.sym 116375 VexRiscv._zz_35_[27]
.sym 116379 $abc$40840$n4378
.sym 116380 VexRiscv._zz_35_[27]
.sym 116381 $abc$40840$n4845
.sym 116383 $abc$40840$n4938_1
.sym 116384 VexRiscv._zz_35_[27]
.sym 116385 $abc$40840$n5046_1
.sym 116387 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 116391 VexRiscv._zz_321_[20]
.sym 116395 VexRiscv._zz_194_[18]
.sym 116396 VexRiscv._zz_194_[19]
.sym 116397 VexRiscv._zz_311_
.sym 116399 basesoc_ctrl_bus_errors[0]
.sym 116400 basesoc_ctrl_bus_errors[1]
.sym 116401 basesoc_ctrl_bus_errors[2]
.sym 116402 basesoc_ctrl_bus_errors[3]
.sym 116403 basesoc_ctrl_bus_errors[27]
.sym 116404 $abc$40840$n3829
.sym 116405 $abc$40840$n3727_1
.sym 116406 basesoc_ctrl_storage[11]
.sym 116407 basesoc_ctrl_bus_errors[4]
.sym 116408 basesoc_ctrl_bus_errors[5]
.sym 116409 basesoc_ctrl_bus_errors[6]
.sym 116410 basesoc_ctrl_bus_errors[7]
.sym 116411 VexRiscv._zz_195_[17]
.sym 116412 VexRiscv._zz_194_[17]
.sym 116413 VexRiscv._zz_195_[32]
.sym 116415 basesoc_ctrl_bus_errors[7]
.sym 116416 $abc$40840$n3834
.sym 116417 $abc$40840$n6086_1
.sym 116419 $abc$40840$n5612_1
.sym 116420 $abc$40840$n5611
.sym 116421 VexRiscv._zz_319_
.sym 116423 $abc$40840$n3743
.sym 116424 $abc$40840$n3744
.sym 116425 $abc$40840$n3745_1
.sym 116426 $abc$40840$n3746
.sym 116427 $abc$40840$n3826
.sym 116428 basesoc_ctrl_bus_errors[18]
.sym 116429 $abc$40840$n114
.sym 116430 $abc$40840$n3730_1
.sym 116431 basesoc_ctrl_bus_errors[8]
.sym 116432 basesoc_ctrl_bus_errors[9]
.sym 116433 basesoc_ctrl_bus_errors[10]
.sym 116434 basesoc_ctrl_bus_errors[11]
.sym 116435 $abc$40840$n5582
.sym 116436 $abc$40840$n5581
.sym 116437 VexRiscv._zz_319_
.sym 116439 basesoc_ctrl_bus_errors[10]
.sym 116440 $abc$40840$n3823
.sym 116441 $abc$40840$n6051_1
.sym 116442 $abc$40840$n6053_1
.sym 116443 VexRiscv._zz_321_[12]
.sym 116447 basesoc_ctrl_bus_errors[26]
.sym 116448 $abc$40840$n3829
.sym 116449 $abc$40840$n6052_1
.sym 116451 basesoc_ctrl_bus_errors[12]
.sym 116452 basesoc_ctrl_bus_errors[13]
.sym 116453 basesoc_ctrl_bus_errors[14]
.sym 116454 basesoc_ctrl_bus_errors[15]
.sym 116455 basesoc_ctrl_bus_errors[24]
.sym 116456 basesoc_ctrl_bus_errors[25]
.sym 116457 basesoc_ctrl_bus_errors[26]
.sym 116458 basesoc_ctrl_bus_errors[27]
.sym 116459 VexRiscv._zz_321_[4]
.sym 116463 $abc$40840$n3738
.sym 116464 $abc$40840$n3739_1
.sym 116465 $abc$40840$n3740
.sym 116466 $abc$40840$n3741
.sym 116467 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 116468 $abc$40840$n5407_1
.sym 116469 $abc$40840$n5406_1
.sym 116470 VexRiscv._zz_192_
.sym 116471 basesoc_ctrl_bus_errors[16]
.sym 116472 basesoc_ctrl_bus_errors[17]
.sym 116473 basesoc_ctrl_bus_errors[18]
.sym 116474 basesoc_ctrl_bus_errors[19]
.sym 116475 VexRiscv._zz_195_[7]
.sym 116476 VexRiscv._zz_194_[7]
.sym 116477 VexRiscv._zz_195_[32]
.sym 116479 $abc$40840$n3829
.sym 116480 basesoc_ctrl_bus_errors[25]
.sym 116481 $abc$40840$n3826
.sym 116482 basesoc_ctrl_bus_errors[17]
.sym 116483 $abc$40840$n3737
.sym 116484 $abc$40840$n3742_1
.sym 116485 $abc$40840$n231
.sym 116486 sys_rst
.sym 116488 VexRiscv._zz_193_[31]
.sym 116489 $abc$40840$n7850
.sym 116492 VexRiscv._zz_194_[1]
.sym 116493 $abc$40840$n7851
.sym 116494 $auto$alumacc.cc:474:replace_alu$4105.C[1]
.sym 116496 VexRiscv._zz_194_[2]
.sym 116497 $abc$40840$n7852
.sym 116498 $auto$alumacc.cc:474:replace_alu$4105.C[2]
.sym 116500 VexRiscv._zz_194_[3]
.sym 116501 $abc$40840$n7853
.sym 116502 $auto$alumacc.cc:474:replace_alu$4105.C[3]
.sym 116504 VexRiscv._zz_194_[4]
.sym 116505 $abc$40840$n7854
.sym 116506 $auto$alumacc.cc:474:replace_alu$4105.C[4]
.sym 116508 VexRiscv._zz_194_[5]
.sym 116509 $abc$40840$n7855
.sym 116510 $auto$alumacc.cc:474:replace_alu$4105.C[5]
.sym 116512 VexRiscv._zz_194_[6]
.sym 116513 $abc$40840$n7856
.sym 116514 $auto$alumacc.cc:474:replace_alu$4105.C[6]
.sym 116516 VexRiscv._zz_194_[7]
.sym 116517 $abc$40840$n7857
.sym 116518 $auto$alumacc.cc:474:replace_alu$4105.C[7]
.sym 116520 VexRiscv._zz_194_[8]
.sym 116521 $abc$40840$n7858
.sym 116522 $auto$alumacc.cc:474:replace_alu$4105.C[8]
.sym 116524 VexRiscv._zz_194_[9]
.sym 116525 $abc$40840$n7859
.sym 116526 $auto$alumacc.cc:474:replace_alu$4105.C[9]
.sym 116528 VexRiscv._zz_194_[10]
.sym 116529 $abc$40840$n7860
.sym 116530 $auto$alumacc.cc:474:replace_alu$4105.C[10]
.sym 116532 VexRiscv._zz_194_[11]
.sym 116533 $abc$40840$n7861
.sym 116534 $auto$alumacc.cc:474:replace_alu$4105.C[11]
.sym 116536 VexRiscv._zz_194_[12]
.sym 116537 $abc$40840$n7862
.sym 116538 $auto$alumacc.cc:474:replace_alu$4105.C[12]
.sym 116540 VexRiscv._zz_194_[13]
.sym 116541 $abc$40840$n7863
.sym 116542 $auto$alumacc.cc:474:replace_alu$4105.C[13]
.sym 116544 VexRiscv._zz_194_[14]
.sym 116545 $abc$40840$n7864
.sym 116546 $auto$alumacc.cc:474:replace_alu$4105.C[14]
.sym 116548 VexRiscv._zz_194_[15]
.sym 116549 $abc$40840$n7865
.sym 116550 $auto$alumacc.cc:474:replace_alu$4105.C[15]
.sym 116552 VexRiscv._zz_194_[16]
.sym 116553 $abc$40840$n7866
.sym 116554 $auto$alumacc.cc:474:replace_alu$4105.C[16]
.sym 116556 VexRiscv._zz_194_[17]
.sym 116557 $abc$40840$n7867
.sym 116558 $auto$alumacc.cc:474:replace_alu$4105.C[17]
.sym 116560 VexRiscv._zz_194_[18]
.sym 116561 $abc$40840$n7868
.sym 116562 $auto$alumacc.cc:474:replace_alu$4105.C[18]
.sym 116564 VexRiscv._zz_194_[19]
.sym 116565 $abc$40840$n7869
.sym 116566 $auto$alumacc.cc:474:replace_alu$4105.C[19]
.sym 116568 VexRiscv._zz_194_[20]
.sym 116569 $abc$40840$n7870
.sym 116570 $auto$alumacc.cc:474:replace_alu$4105.C[20]
.sym 116572 VexRiscv._zz_194_[21]
.sym 116573 $abc$40840$n7871
.sym 116574 $auto$alumacc.cc:474:replace_alu$4105.C[21]
.sym 116576 VexRiscv._zz_194_[22]
.sym 116577 $abc$40840$n7872
.sym 116578 $auto$alumacc.cc:474:replace_alu$4105.C[22]
.sym 116580 VexRiscv._zz_194_[23]
.sym 116581 $abc$40840$n7873
.sym 116582 $auto$alumacc.cc:474:replace_alu$4105.C[23]
.sym 116584 VexRiscv._zz_194_[24]
.sym 116585 $abc$40840$n7874
.sym 116586 $auto$alumacc.cc:474:replace_alu$4105.C[24]
.sym 116588 VexRiscv._zz_194_[25]
.sym 116589 $abc$40840$n7875
.sym 116590 $auto$alumacc.cc:474:replace_alu$4105.C[25]
.sym 116592 VexRiscv._zz_194_[26]
.sym 116593 $abc$40840$n7876
.sym 116594 $auto$alumacc.cc:474:replace_alu$4105.C[26]
.sym 116596 VexRiscv._zz_194_[27]
.sym 116597 $abc$40840$n7877
.sym 116598 $auto$alumacc.cc:474:replace_alu$4105.C[27]
.sym 116600 VexRiscv._zz_194_[28]
.sym 116601 $abc$40840$n7878
.sym 116602 $auto$alumacc.cc:474:replace_alu$4105.C[28]
.sym 116604 VexRiscv._zz_194_[29]
.sym 116605 $abc$40840$n7879
.sym 116606 $auto$alumacc.cc:474:replace_alu$4105.C[29]
.sym 116608 VexRiscv._zz_194_[30]
.sym 116609 $abc$40840$n7880
.sym 116610 $auto$alumacc.cc:474:replace_alu$4105.C[30]
.sym 116612 VexRiscv._zz_194_[31]
.sym 116613 $abc$40840$n7881
.sym 116614 $auto$alumacc.cc:474:replace_alu$4105.C[31]
.sym 116616 VexRiscv._zz_194_[32]
.sym 116617 $PACKER_VCC_NET
.sym 116618 $auto$alumacc.cc:474:replace_alu$4105.C[32]
.sym 116619 $abc$40840$n5162_1
.sym 116620 $abc$40840$n5163_1
.sym 116621 $abc$40840$n4493
.sym 116622 $abc$40840$n4034_1
.sym 116623 $abc$40840$n4460
.sym 116624 $abc$40840$n5118_1
.sym 116625 $abc$40840$n4034_1
.sym 116627 $abc$40840$n4475
.sym 116628 $abc$40840$n5138
.sym 116629 $abc$40840$n4034_1
.sym 116631 $abc$40840$n5186_1
.sym 116632 $abc$40840$n5187_1
.sym 116633 $abc$40840$n4511
.sym 116634 $abc$40840$n4034_1
.sym 116635 $abc$40840$n4490
.sym 116636 $abc$40840$n5158_1
.sym 116637 $abc$40840$n4034_1
.sym 116639 $abc$40840$n5178_1
.sym 116640 $abc$40840$n5179_1
.sym 116641 $abc$40840$n4505
.sym 116642 $abc$40840$n4034_1
.sym 116643 $abc$40840$n5154
.sym 116644 $abc$40840$n5155
.sym 116645 $abc$40840$n4487
.sym 116646 $abc$40840$n4034_1
.sym 116647 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 116648 $abc$40840$n5071
.sym 116649 $abc$40840$n5128
.sym 116651 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 116652 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 116653 $abc$40840$n235
.sym 116654 VexRiscv._zz_192_
.sym 116655 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 116656 $abc$40840$n5071
.sym 116657 $abc$40840$n5132
.sym 116659 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 116660 $abc$40840$n5071
.sym 116661 $abc$40840$n5139
.sym 116662 $abc$40840$n5140
.sym 116663 VexRiscv._zz_195_[29]
.sym 116664 VexRiscv._zz_194_[29]
.sym 116665 VexRiscv._zz_195_[32]
.sym 116667 basesoc_uart_phy_rx_reg[4]
.sym 116671 basesoc_uart_phy_rx_reg[5]
.sym 116675 VexRiscv._zz_195_[1]
.sym 116676 VexRiscv._zz_194_[1]
.sym 116677 VexRiscv._zz_195_[32]
.sym 116679 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 116683 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 116684 $abc$40840$n5071
.sym 116685 $abc$40840$n5119
.sym 116686 $abc$40840$n5120
.sym 116687 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 116688 $abc$40840$n5071
.sym 116689 $abc$40840$n5159_1
.sym 116690 $abc$40840$n5160_1
.sym 116691 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 116695 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 116699 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 116703 VexRiscv.CsrPlugin_mtvec_base[17]
.sym 116704 VexRiscv.CsrPlugin_mepc[19]
.sym 116705 $abc$40840$n5070_1
.sym 116706 $abc$40840$n5067_1
.sym 116707 VexRiscv.CsrPlugin_mtvec_base[22]
.sym 116708 VexRiscv.CsrPlugin_mepc[24]
.sym 116709 $abc$40840$n5070_1
.sym 116710 $abc$40840$n5067_1
.sym 116711 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 116715 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 116719 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 116723 VexRiscv.CsrPlugin_mtvec_base[12]
.sym 116724 VexRiscv.CsrPlugin_mepc[14]
.sym 116725 $abc$40840$n5070_1
.sym 116726 $abc$40840$n5067_1
.sym 116727 VexRiscv.CsrPlugin_mtvec_base[27]
.sym 116728 VexRiscv.CsrPlugin_mepc[29]
.sym 116729 $abc$40840$n5070_1
.sym 116730 $abc$40840$n5067_1
.sym 116731 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 116735 VexRiscv._zz_334_
.sym 116739 VexRiscv.CsrPlugin_mtvec_base[21]
.sym 116740 VexRiscv.CsrPlugin_mepc[23]
.sym 116741 $abc$40840$n5070_1
.sym 116742 $abc$40840$n5067_1
.sym 116743 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 116747 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[0]
.sym 116751 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 116755 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 116759 VexRiscv.CsrPlugin_mtvec_base[23]
.sym 116760 VexRiscv.CsrPlugin_mepc[25]
.sym 116761 $abc$40840$n5070_1
.sym 116762 $abc$40840$n5067_1
.sym 116763 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 116767 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 116771 $abc$40840$n4785_1
.sym 116772 VexRiscv._zz_170_[0]
.sym 116773 VexRiscv._zz_170_[1]
.sym 116774 VexRiscv._zz_151_[23]
.sym 116775 $abc$40840$n5341_1
.sym 116776 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 116777 $abc$40840$n5337_1
.sym 116779 $abc$40840$n5383_1
.sym 116780 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 116781 $abc$40840$n5337_1
.sym 116783 VexRiscv.CsrPlugin_mepc[2]
.sym 116784 VexRiscv.lastStagePc[2]
.sym 116785 $abc$40840$n2653
.sym 116787 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 116788 VexRiscv._zz_319_
.sym 116789 $abc$40840$n4039
.sym 116791 $abc$40840$n5336_1
.sym 116792 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 116793 $abc$40840$n5337_1
.sym 116795 regs0
.sym 116799 $abc$40840$n4980
.sym 116803 $abc$40840$n5387_1
.sym 116804 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 116805 $abc$40840$n5337_1
.sym 116807 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[1]
.sym 116808 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[2]
.sym 116809 $abc$40840$n4040_1
.sym 116811 $abc$40840$n233
.sym 116812 $abc$40840$n5298_1
.sym 116813 $abc$40840$n4961
.sym 116816 VexRiscv._zz_319_
.sym 116817 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 116819 $abc$40840$n233
.sym 116820 $abc$40840$n5298_1
.sym 116821 $abc$40840$n4951
.sym 116823 $abc$40840$n233
.sym 116824 $abc$40840$n5298_1
.sym 116825 $abc$40840$n4955
.sym 116827 $abc$40840$n233
.sym 116828 $abc$40840$n5298_1
.sym 116829 $abc$40840$n4953
.sym 116859 spiflash_miso
.sym 116871 spiflash_bus_dat_r[21]
.sym 116872 slave_sel_r[1]
.sym 116873 $abc$40840$n6504
.sym 116879 $abc$40840$n130
.sym 116883 $abc$40840$n6019
.sym 116884 csrbankarray_csrbank3_bitbang0_w[1]
.sym 116885 $abc$40840$n3731
.sym 116886 csrbankarray_csrbank3_bitbang_en0_w
.sym 116887 sys_rst
.sym 116888 spiflash_i
.sym 116891 slave_sel_r[1]
.sym 116892 spiflash_bus_dat_r[24]
.sym 116893 $abc$40840$n6510
.sym 116895 $abc$40840$n3734
.sym 116896 spiflash_miso
.sym 116899 $abc$40840$n122
.sym 116903 $abc$40840$n4419
.sym 116904 $abc$40840$n4287
.sym 116905 $abc$40840$n4860
.sym 116906 csrbankarray_sel_r
.sym 116907 spiflash_i
.sym 116911 $abc$40840$n5896_1
.sym 116912 $abc$40840$n5895_1
.sym 116913 $abc$40840$n3758
.sym 116915 $abc$40840$n6427
.sym 116916 $abc$40840$n6425
.sym 116917 $abc$40840$n6428
.sym 116919 basesoc_uart_phy_storage[26]
.sym 116920 $abc$40840$n130
.sym 116921 basesoc_adr[0]
.sym 116922 basesoc_adr[1]
.sym 116923 $abc$40840$n136
.sym 116924 $abc$40840$n122
.sym 116925 basesoc_adr[1]
.sym 116926 basesoc_adr[0]
.sym 116927 $abc$40840$n3710
.sym 116928 csrbankarray_csrbank3_bitbang0_w[0]
.sym 116929 $abc$40840$n6018
.sym 116930 $abc$40840$n3892_1
.sym 116931 csrbankarray_interface0_bank_bus_dat_r[0]
.sym 116932 csrbankarray_interface3_bank_bus_dat_r[0]
.sym 116933 csrbankarray_interface4_bank_bus_dat_r[0]
.sym 116934 csrbankarray_interface6_bank_bus_dat_r[0]
.sym 116935 $abc$40840$n128
.sym 116939 $abc$40840$n6440
.sym 116940 $abc$40840$n6438
.sym 116943 $abc$40840$n4287
.sym 116944 $abc$40840$n4419
.sym 116945 $abc$40840$n4860
.sym 116946 csrbankarray_sel_r
.sym 116947 basesoc_uart_phy_storage[0]
.sym 116948 $abc$40840$n134
.sym 116949 basesoc_adr[1]
.sym 116950 basesoc_adr[0]
.sym 116951 $abc$40840$n5890_1
.sym 116952 $abc$40840$n5889_1
.sym 116953 $abc$40840$n3758
.sym 116955 $abc$40840$n134
.sym 116959 basesoc_uart_phy_storage[24]
.sym 116960 $abc$40840$n128
.sym 116961 basesoc_adr[0]
.sym 116962 basesoc_adr[1]
.sym 116963 $abc$40840$n4419
.sym 116964 $abc$40840$n4287
.sym 116965 $abc$40840$n4860
.sym 116966 csrbankarray_sel_r
.sym 116967 basesoc_timer0_reload_storage[7]
.sym 116968 $abc$40840$n6857
.sym 116969 basesoc_timer0_eventmanager_status_w
.sym 116971 $abc$40840$n6440
.sym 116972 csrbankarray_interface1_bank_bus_dat_r[5]
.sym 116973 csrbankarray_interface2_bank_bus_dat_r[5]
.sym 116974 csrbankarray_interface5_bank_bus_dat_r[5]
.sym 116975 csrbankarray_interface1_bank_bus_dat_r[7]
.sym 116976 csrbankarray_interface2_bank_bus_dat_r[7]
.sym 116977 $abc$40840$n6526
.sym 116979 $abc$40840$n6427
.sym 116980 csrbankarray_interface4_bank_bus_dat_r[5]
.sym 116981 csrbankarray_interface6_bank_bus_dat_r[5]
.sym 116982 $abc$40840$n6445
.sym 116983 basesoc_adr[4]
.sym 116984 $abc$40840$n3823
.sym 116987 basesoc_timer0_load_storage[7]
.sym 116988 $abc$40840$n6170_1
.sym 116989 basesoc_timer0_en_storage
.sym 116991 csrbankarray_interface4_bank_bus_dat_r[3]
.sym 116992 csrbankarray_interface5_bank_bus_dat_r[3]
.sym 116993 csrbankarray_interface6_bank_bus_dat_r[3]
.sym 116994 $abc$40840$n6439
.sym 116995 $abc$40840$n3896_1
.sym 116996 $abc$40840$n3900_1
.sym 116999 basesoc_timer0_load_storage[17]
.sym 117000 $abc$40840$n6190_1
.sym 117001 basesoc_timer0_en_storage
.sym 117003 $abc$40840$n5899_1
.sym 117004 $abc$40840$n5898_1
.sym 117005 $abc$40840$n3758
.sym 117007 $abc$40840$n5902_1
.sym 117008 $abc$40840$n5901_1
.sym 117009 $abc$40840$n3758
.sym 117011 basesoc_uart_phy_storage[23]
.sym 117012 basesoc_uart_phy_storage[7]
.sym 117013 basesoc_adr[1]
.sym 117014 basesoc_adr[0]
.sym 117015 basesoc_uart_phy_storage[5]
.sym 117016 $abc$40840$n142
.sym 117017 basesoc_adr[1]
.sym 117018 basesoc_adr[0]
.sym 117019 $abc$40840$n5911_1
.sym 117020 $abc$40840$n5910_1
.sym 117021 $abc$40840$n3758
.sym 117023 $abc$40840$n5905_1
.sym 117024 $abc$40840$n5904_1
.sym 117025 $abc$40840$n3758
.sym 117027 basesoc_uart_phy_storage[29]
.sym 117028 $abc$40840$n132
.sym 117029 basesoc_adr[0]
.sym 117030 basesoc_adr[1]
.sym 117031 $abc$40840$n142
.sym 117035 $abc$40840$n132
.sym 117039 basesoc_uart_phy_storage[31]
.sym 117040 basesoc_uart_phy_storage[15]
.sym 117041 basesoc_adr[0]
.sym 117042 basesoc_adr[1]
.sym 117043 $abc$40840$n5600
.sym 117044 $abc$40840$n5599
.sym 117045 VexRiscv._zz_319_
.sym 117047 basesoc_uart_phy_storage[28]
.sym 117048 basesoc_uart_phy_storage[12]
.sym 117049 basesoc_adr[0]
.sym 117050 basesoc_adr[1]
.sym 117051 VexRiscv._zz_194_[14]
.sym 117052 VexRiscv._zz_194_[15]
.sym 117053 VexRiscv._zz_311_
.sym 117055 $abc$40840$n5573
.sym 117056 $abc$40840$n5572
.sym 117057 VexRiscv._zz_319_
.sym 117059 basesoc_ctrl_storage[29]
.sym 117060 $abc$40840$n3734
.sym 117061 basesoc_ctrl_storage[13]
.sym 117062 $abc$40840$n3728
.sym 117063 VexRiscv._zz_194_[19]
.sym 117064 VexRiscv._zz_194_[20]
.sym 117065 VexRiscv._zz_311_
.sym 117067 $abc$40840$n5627
.sym 117068 $abc$40840$n5626_1
.sym 117069 VexRiscv._zz_319_
.sym 117071 $abc$40840$n5603
.sym 117072 $abc$40840$n5602
.sym 117073 VexRiscv._zz_319_
.sym 117075 $abc$40840$n5567
.sym 117076 $abc$40840$n5566
.sym 117077 VexRiscv._zz_319_
.sym 117079 VexRiscv._zz_194_[22]
.sym 117080 VexRiscv._zz_194_[23]
.sym 117081 VexRiscv._zz_311_
.sym 117083 basesoc_timer0_reload_storage[25]
.sym 117084 $abc$40840$n6911
.sym 117085 basesoc_timer0_eventmanager_status_w
.sym 117087 $abc$40840$n5624_1
.sym 117088 $abc$40840$n5623
.sym 117089 VexRiscv._zz_319_
.sym 117091 $abc$40840$n5615
.sym 117092 $abc$40840$n5614_1
.sym 117093 VexRiscv._zz_319_
.sym 117095 $abc$40840$n6043
.sym 117096 $abc$40840$n3711
.sym 117099 basesoc_uart_phy_tx_busy
.sym 117100 $abc$40840$n7134
.sym 117103 $abc$40840$n3615
.sym 117104 grant
.sym 117105 $abc$40840$n5334_1
.sym 117106 basesoc_vexriscv_dbus_cyc
.sym 117107 VexRiscv._zz_194_[15]
.sym 117108 VexRiscv._zz_194_[16]
.sym 117109 VexRiscv._zz_311_
.sym 117111 basesoc_timer0_load_storage[25]
.sym 117112 $abc$40840$n6206_1
.sym 117113 basesoc_timer0_en_storage
.sym 117115 VexRiscv._zz_195_[14]
.sym 117116 VexRiscv._zz_194_[14]
.sym 117117 VexRiscv._zz_195_[32]
.sym 117119 VexRiscv._zz_195_[18]
.sym 117120 VexRiscv._zz_194_[18]
.sym 117121 VexRiscv._zz_195_[32]
.sym 117123 basesoc_timer0_load_storage[19]
.sym 117124 $abc$40840$n6194_1
.sym 117125 basesoc_timer0_en_storage
.sym 117127 basesoc_uart_phy_tx_busy
.sym 117128 $abc$40840$n7154
.sym 117131 basesoc_uart_phy_tx_busy
.sym 117132 $abc$40840$n7180
.sym 117135 basesoc_uart_phy_tx_busy
.sym 117136 $abc$40840$n7144
.sym 117139 basesoc_uart_phy_tx_busy
.sym 117140 $abc$40840$n7136
.sym 117143 basesoc_uart_phy_tx_busy
.sym 117144 $abc$40840$n7138
.sym 117147 basesoc_uart_phy_tx_busy
.sym 117148 $abc$40840$n7146
.sym 117151 basesoc_uart_phy_tx_busy
.sym 117152 $abc$40840$n7140
.sym 117155 basesoc_uart_phy_tx_busy
.sym 117156 $abc$40840$n7158
.sym 117160 basesoc_uart_phy_storage[0]
.sym 117161 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 117164 basesoc_uart_phy_storage[1]
.sym 117165 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 117166 $auto$alumacc.cc:474:replace_alu$4015.C[1]
.sym 117168 basesoc_uart_phy_storage[2]
.sym 117169 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 117170 $auto$alumacc.cc:474:replace_alu$4015.C[2]
.sym 117172 basesoc_uart_phy_storage[3]
.sym 117173 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 117174 $auto$alumacc.cc:474:replace_alu$4015.C[3]
.sym 117176 basesoc_uart_phy_storage[4]
.sym 117177 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 117178 $auto$alumacc.cc:474:replace_alu$4015.C[4]
.sym 117180 basesoc_uart_phy_storage[5]
.sym 117181 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 117182 $auto$alumacc.cc:474:replace_alu$4015.C[5]
.sym 117184 basesoc_uart_phy_storage[6]
.sym 117185 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 117186 $auto$alumacc.cc:474:replace_alu$4015.C[6]
.sym 117188 basesoc_uart_phy_storage[7]
.sym 117189 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 117190 $auto$alumacc.cc:474:replace_alu$4015.C[7]
.sym 117192 basesoc_uart_phy_storage[8]
.sym 117193 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 117194 $auto$alumacc.cc:474:replace_alu$4015.C[8]
.sym 117196 basesoc_uart_phy_storage[9]
.sym 117197 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 117198 $auto$alumacc.cc:474:replace_alu$4015.C[9]
.sym 117200 basesoc_uart_phy_storage[10]
.sym 117201 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 117202 $auto$alumacc.cc:474:replace_alu$4015.C[10]
.sym 117204 basesoc_uart_phy_storage[11]
.sym 117205 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 117206 $auto$alumacc.cc:474:replace_alu$4015.C[11]
.sym 117208 basesoc_uart_phy_storage[12]
.sym 117209 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 117210 $auto$alumacc.cc:474:replace_alu$4015.C[12]
.sym 117212 basesoc_uart_phy_storage[13]
.sym 117213 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 117214 $auto$alumacc.cc:474:replace_alu$4015.C[13]
.sym 117216 basesoc_uart_phy_storage[14]
.sym 117217 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 117218 $auto$alumacc.cc:474:replace_alu$4015.C[14]
.sym 117220 basesoc_uart_phy_storage[15]
.sym 117221 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 117222 $auto$alumacc.cc:474:replace_alu$4015.C[15]
.sym 117224 basesoc_uart_phy_storage[16]
.sym 117225 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 117226 $auto$alumacc.cc:474:replace_alu$4015.C[16]
.sym 117228 basesoc_uart_phy_storage[17]
.sym 117229 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 117230 $auto$alumacc.cc:474:replace_alu$4015.C[17]
.sym 117232 basesoc_uart_phy_storage[18]
.sym 117233 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 117234 $auto$alumacc.cc:474:replace_alu$4015.C[18]
.sym 117236 basesoc_uart_phy_storage[19]
.sym 117237 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 117238 $auto$alumacc.cc:474:replace_alu$4015.C[19]
.sym 117240 basesoc_uart_phy_storage[20]
.sym 117241 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 117242 $auto$alumacc.cc:474:replace_alu$4015.C[20]
.sym 117244 basesoc_uart_phy_storage[21]
.sym 117245 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 117246 $auto$alumacc.cc:474:replace_alu$4015.C[21]
.sym 117248 basesoc_uart_phy_storage[22]
.sym 117249 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 117250 $auto$alumacc.cc:474:replace_alu$4015.C[22]
.sym 117252 basesoc_uart_phy_storage[23]
.sym 117253 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 117254 $auto$alumacc.cc:474:replace_alu$4015.C[23]
.sym 117256 basesoc_uart_phy_storage[24]
.sym 117257 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 117258 $auto$alumacc.cc:474:replace_alu$4015.C[24]
.sym 117260 basesoc_uart_phy_storage[25]
.sym 117261 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 117262 $auto$alumacc.cc:474:replace_alu$4015.C[25]
.sym 117264 basesoc_uart_phy_storage[26]
.sym 117265 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 117266 $auto$alumacc.cc:474:replace_alu$4015.C[26]
.sym 117268 basesoc_uart_phy_storage[27]
.sym 117269 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 117270 $auto$alumacc.cc:474:replace_alu$4015.C[27]
.sym 117272 basesoc_uart_phy_storage[28]
.sym 117273 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 117274 $auto$alumacc.cc:474:replace_alu$4015.C[28]
.sym 117276 basesoc_uart_phy_storage[29]
.sym 117277 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 117278 $auto$alumacc.cc:474:replace_alu$4015.C[29]
.sym 117280 basesoc_uart_phy_storage[30]
.sym 117281 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 117282 $auto$alumacc.cc:474:replace_alu$4015.C[30]
.sym 117284 basesoc_uart_phy_storage[31]
.sym 117285 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 117286 $auto$alumacc.cc:474:replace_alu$4015.C[31]
.sym 117290 $auto$alumacc.cc:474:replace_alu$4015.C[32]
.sym 117291 VexRiscv._zz_35_[3]
.sym 117292 $abc$40840$n4950
.sym 117293 $abc$40840$n4938_1
.sym 117295 VexRiscv._zz_35_[3]
.sym 117296 $abc$40840$n4437
.sym 117297 $abc$40840$n4378
.sym 117299 VexRiscv.memory_MulDivIterativePlugin_div_result[25]
.sym 117300 $abc$40840$n4319_1
.sym 117301 VexRiscv.memory_arbitration_isValid
.sym 117302 VexRiscv.execute_to_memory_IS_DIV
.sym 117303 VexRiscv._zz_90_
.sym 117307 $abc$40840$n3730_1
.sym 117308 basesoc_ctrl_storage[22]
.sym 117309 $abc$40840$n110
.sym 117310 $abc$40840$n3727_1
.sym 117311 VexRiscv.memory_MulDivIterativePlugin_div_result[21]
.sym 117312 $abc$40840$n4307_1
.sym 117313 VexRiscv.memory_arbitration_isValid
.sym 117314 VexRiscv.execute_to_memory_IS_DIV
.sym 117315 VexRiscv._zz_41_[21]
.sym 117319 $abc$40840$n233
.sym 117320 $abc$40840$n3951
.sym 117321 $abc$40840$n3995
.sym 117323 basesoc_uart_phy_tx_busy
.sym 117324 $abc$40840$n7194
.sym 117327 VexRiscv._zz_90_
.sym 117328 VexRiscv.execute_arbitration_isValid
.sym 117329 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 117331 $abc$40840$n3892_1
.sym 117332 $abc$40840$n3710
.sym 117333 csrbankarray_csrbank3_bitbang0_w[3]
.sym 117335 basesoc_uart_phy_rx_busy
.sym 117336 $abc$40840$n7093
.sym 117339 basesoc_uart_phy_rx_busy
.sym 117340 $abc$40840$n7091
.sym 117343 basesoc_ctrl_bus_errors[21]
.sym 117344 $abc$40840$n3731
.sym 117345 $abc$40840$n6809_1
.sym 117346 basesoc_adr[2]
.sym 117347 basesoc_uart_phy_tx_busy
.sym 117348 $abc$40840$n7184
.sym 117351 basesoc_ctrl_bus_errors[13]
.sym 117352 $abc$40840$n3823
.sym 117353 basesoc_adr[3]
.sym 117354 $abc$40840$n6810_1
.sym 117355 csrbankarray_interface0_bank_bus_dat_r[3]
.sym 117356 csrbankarray_interface1_bank_bus_dat_r[3]
.sym 117357 csrbankarray_interface2_bank_bus_dat_r[3]
.sym 117358 csrbankarray_interface3_bank_bus_dat_r[3]
.sym 117359 $abc$40840$n3829
.sym 117360 basesoc_ctrl_bus_errors[28]
.sym 117361 $abc$40840$n3834
.sym 117362 basesoc_ctrl_bus_errors[4]
.sym 117363 $abc$40840$n100
.sym 117364 $abc$40840$n3725
.sym 117365 $abc$40840$n3834
.sym 117366 basesoc_ctrl_bus_errors[5]
.sym 117367 VexRiscv._zz_195_[2]
.sym 117368 VexRiscv._zz_194_[2]
.sym 117369 VexRiscv._zz_195_[32]
.sym 117371 basesoc_ctrl_bus_errors[6]
.sym 117372 $abc$40840$n104
.sym 117373 basesoc_adr[2]
.sym 117374 basesoc_adr[3]
.sym 117375 $abc$40840$n3710
.sym 117376 $abc$40840$n6813_1
.sym 117377 $abc$40840$n6076_1
.sym 117378 $abc$40840$n3711
.sym 117379 $abc$40840$n6811_1
.sym 117380 $abc$40840$n6072_1
.sym 117381 $abc$40840$n6073_1
.sym 117382 $abc$40840$n3711
.sym 117383 basesoc_ctrl_bus_errors[11]
.sym 117384 $abc$40840$n3823
.sym 117385 $abc$40840$n6058_1
.sym 117387 $abc$40840$n4991
.sym 117388 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_2
.sym 117391 basesoc_ctrl_bus_errors[22]
.sym 117392 $abc$40840$n3826
.sym 117393 $abc$40840$n6077_1
.sym 117394 $abc$40840$n6079
.sym 117395 $abc$40840$n3823
.sym 117396 basesoc_ctrl_bus_errors[12]
.sym 117397 $abc$40840$n116
.sym 117398 $abc$40840$n3730_1
.sym 117399 $abc$40840$n233
.sym 117400 $abc$40840$n4991
.sym 117401 $abc$40840$n4980
.sym 117403 VexRiscv._zz_195_[8]
.sym 117404 VexRiscv._zz_194_[8]
.sym 117405 VexRiscv._zz_195_[32]
.sym 117407 $abc$40840$n3829
.sym 117408 basesoc_ctrl_bus_errors[29]
.sym 117409 $abc$40840$n112
.sym 117410 $abc$40840$n3730_1
.sym 117411 VexRiscv._zz_194_[8]
.sym 117412 VexRiscv._zz_194_[9]
.sym 117413 VexRiscv._zz_311_
.sym 117415 basesoc_ctrl_bus_errors[20]
.sym 117416 basesoc_ctrl_bus_errors[21]
.sym 117417 basesoc_ctrl_bus_errors[22]
.sym 117418 basesoc_ctrl_bus_errors[23]
.sym 117419 VexRiscv._zz_195_[22]
.sym 117420 VexRiscv._zz_194_[22]
.sym 117421 VexRiscv._zz_195_[32]
.sym 117423 basesoc_ctrl_bus_errors[31]
.sym 117424 $abc$40840$n3829
.sym 117425 $abc$40840$n3730_1
.sym 117426 basesoc_ctrl_storage[23]
.sym 117427 basesoc_ctrl_bus_errors[28]
.sym 117428 basesoc_ctrl_bus_errors[29]
.sym 117429 basesoc_ctrl_bus_errors[30]
.sym 117430 basesoc_ctrl_bus_errors[31]
.sym 117431 $abc$40840$n4991
.sym 117435 basesoc_ctrl_bus_errors[30]
.sym 117436 $abc$40840$n3829
.sym 117437 $abc$40840$n6078_1
.sym 117439 basesoc_ctrl_bus_errors[19]
.sym 117440 $abc$40840$n3826
.sym 117441 $abc$40840$n3733_1
.sym 117442 basesoc_ctrl_storage[27]
.sym 117443 VexRiscv._zz_195_[21]
.sym 117444 VexRiscv._zz_194_[21]
.sym 117445 VexRiscv._zz_195_[32]
.sym 117448 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 117449 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 117453 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 117454 $auto$alumacc.cc:474:replace_alu$4054.C[3]
.sym 117457 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 117458 $auto$alumacc.cc:474:replace_alu$4054.C[4]
.sym 117461 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 117462 $auto$alumacc.cc:474:replace_alu$4054.C[5]
.sym 117465 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 117466 $auto$alumacc.cc:474:replace_alu$4054.C[6]
.sym 117469 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 117470 $auto$alumacc.cc:474:replace_alu$4054.C[7]
.sym 117473 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 117474 $auto$alumacc.cc:474:replace_alu$4054.C[8]
.sym 117477 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 117478 $auto$alumacc.cc:474:replace_alu$4054.C[9]
.sym 117481 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 117482 $auto$alumacc.cc:474:replace_alu$4054.C[10]
.sym 117485 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 117486 $auto$alumacc.cc:474:replace_alu$4054.C[11]
.sym 117489 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 117490 $auto$alumacc.cc:474:replace_alu$4054.C[12]
.sym 117493 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 117494 $auto$alumacc.cc:474:replace_alu$4054.C[13]
.sym 117497 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 117498 $auto$alumacc.cc:474:replace_alu$4054.C[14]
.sym 117501 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 117502 $auto$alumacc.cc:474:replace_alu$4054.C[15]
.sym 117505 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 117506 $auto$alumacc.cc:474:replace_alu$4054.C[16]
.sym 117509 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 117510 $auto$alumacc.cc:474:replace_alu$4054.C[17]
.sym 117513 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 117514 $auto$alumacc.cc:474:replace_alu$4054.C[18]
.sym 117517 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 117518 $auto$alumacc.cc:474:replace_alu$4054.C[19]
.sym 117521 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 117522 $auto$alumacc.cc:474:replace_alu$4054.C[20]
.sym 117525 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 117526 $auto$alumacc.cc:474:replace_alu$4054.C[21]
.sym 117529 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 117530 $auto$alumacc.cc:474:replace_alu$4054.C[22]
.sym 117533 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 117534 $auto$alumacc.cc:474:replace_alu$4054.C[23]
.sym 117537 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 117538 $auto$alumacc.cc:474:replace_alu$4054.C[24]
.sym 117541 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 117542 $auto$alumacc.cc:474:replace_alu$4054.C[25]
.sym 117545 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 117546 $auto$alumacc.cc:474:replace_alu$4054.C[26]
.sym 117549 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 117550 $auto$alumacc.cc:474:replace_alu$4054.C[27]
.sym 117553 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 117554 $auto$alumacc.cc:474:replace_alu$4054.C[28]
.sym 117557 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 117558 $auto$alumacc.cc:474:replace_alu$4054.C[29]
.sym 117561 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 117562 $auto$alumacc.cc:474:replace_alu$4054.C[30]
.sym 117565 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 117566 $auto$alumacc.cc:474:replace_alu$4054.C[31]
.sym 117567 basesoc_adr[2]
.sym 117571 VexRiscv._zz_195_[19]
.sym 117572 VexRiscv._zz_194_[19]
.sym 117573 VexRiscv._zz_195_[32]
.sym 117575 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 117576 $abc$40840$n5071
.sym 117577 $abc$40840$n5156_1
.sym 117579 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 117583 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 117584 $abc$40840$n5069
.sym 117585 $abc$40840$n5068
.sym 117586 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[19]
.sym 117587 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 117588 $abc$40840$n5069
.sym 117589 $abc$40840$n5068
.sym 117590 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[23]
.sym 117591 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 117592 $abc$40840$n5071
.sym 117593 $abc$40840$n5176_1
.sym 117595 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 117596 $abc$40840$n5071
.sym 117597 $abc$40840$n5180_1
.sym 117599 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 117603 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 117604 $abc$40840$n5071
.sym 117605 $abc$40840$n5164_1
.sym 117607 VexRiscv._zz_79_[0]
.sym 117611 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 117612 $abc$40840$n5071
.sym 117613 $abc$40840$n5188
.sym 117615 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 117616 $abc$40840$n5069
.sym 117617 $abc$40840$n5068
.sym 117618 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[13]
.sym 117619 VexRiscv._zz_79_[4]
.sym 117623 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 117624 $abc$40840$n5069
.sym 117625 $abc$40840$n5068
.sym 117626 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[17]
.sym 117627 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 117628 $abc$40840$n5069
.sym 117629 $abc$40840$n5068
.sym 117630 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[26]
.sym 117631 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 117632 $abc$40840$n5069
.sym 117633 $abc$40840$n5068
.sym 117634 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[16]
.sym 117635 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 117636 $abc$40840$n5071
.sym 117637 $abc$40840$n5148
.sym 117639 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 117640 $abc$40840$n5071
.sym 117641 $abc$40840$n5172_1
.sym 117643 basesoc_uart_tx_fifo_wrport_we
.sym 117644 basesoc_uart_tx_fifo_produce[0]
.sym 117645 sys_rst
.sym 117647 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 117648 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 117649 VexRiscv._zz_190_
.sym 117650 $abc$40840$n235
.sym 117651 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 117652 $abc$40840$n5069
.sym 117653 $abc$40840$n5068
.sym 117654 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[24]
.sym 117655 basesoc_uart_tx_fifo_produce[1]
.sym 117659 VexRiscv.CsrPlugin_mtvec_base[7]
.sym 117660 VexRiscv.CsrPlugin_mepc[9]
.sym 117661 $abc$40840$n5070_1
.sym 117662 $abc$40840$n5067_1
.sym 117663 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 117664 $abc$40840$n5069
.sym 117665 $abc$40840$n5068
.sym 117666 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[14]
.sym 117667 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 117668 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 117669 $abc$40840$n5069
.sym 117670 $abc$40840$n5068
.sym 117671 VexRiscv.CsrPlugin_mtvec_base[1]
.sym 117672 VexRiscv.CsrPlugin_mepc[3]
.sym 117673 $abc$40840$n5070_1
.sym 117674 $abc$40840$n5067_1
.sym 117675 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 117676 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 117677 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 117678 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 117679 basesoc_dat_w[2]
.sym 117683 VexRiscv.CsrPlugin_mtvec_base[2]
.sym 117684 VexRiscv.CsrPlugin_mepc[4]
.sym 117685 $abc$40840$n5070_1
.sym 117686 $abc$40840$n5067_1
.sym 117687 VexRiscv.CsrPlugin_mtvec_base[4]
.sym 117688 VexRiscv.CsrPlugin_mepc[6]
.sym 117689 $abc$40840$n5070_1
.sym 117690 $abc$40840$n5067_1
.sym 117691 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 117692 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 117693 $abc$40840$n235
.sym 117694 VexRiscv._zz_192_
.sym 117695 VexRiscv.memory_arbitration_isValid
.sym 117696 VexRiscv.execute_to_memory_BRANCH_DO
.sym 117699 VexRiscv.lastStageIsFiring
.sym 117700 VexRiscv._zz_29_
.sym 117701 VexRiscv._zz_236_[1]
.sym 117702 VexRiscv._zz_236_[0]
.sym 117707 $abc$40840$n5648_1
.sym 117708 $abc$40840$n5647
.sym 117709 VexRiscv._zz_319_
.sym 117711 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 117712 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 117713 $abc$40840$n235
.sym 117714 VexRiscv._zz_192_
.sym 117715 VexRiscv._zz_194_[20]
.sym 117716 VexRiscv._zz_194_[21]
.sym 117717 VexRiscv._zz_311_
.sym 117719 VexRiscv._zz_194_[2]
.sym 117720 VexRiscv._zz_194_[3]
.sym 117721 VexRiscv._zz_311_
.sym 117723 $abc$40840$n5618_1
.sym 117724 $abc$40840$n5617
.sym 117725 VexRiscv._zz_319_
.sym 117727 VexRiscv._zz_194_[30]
.sym 117728 VexRiscv._zz_194_[31]
.sym 117729 VexRiscv._zz_311_
.sym 117731 $abc$40840$n5564
.sym 117732 $abc$40840$n5563
.sym 117733 VexRiscv._zz_319_
.sym 117735 $abc$40840$n4039
.sym 117736 VexRiscv._zz_319_
.sym 117737 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 117743 VexRiscv.DBusSimplePlugin_redoBranch_payload[4]
.sym 117747 VexRiscv.CsrPlugin_mepc[25]
.sym 117748 VexRiscv.lastStagePc[25]
.sym 117749 $abc$40840$n2653
.sym 117751 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 117752 $abc$40840$n4039
.sym 117753 $abc$40840$n233
.sym 117755 VexRiscv.CsrPlugin_mepc[10]
.sym 117756 VexRiscv.lastStagePc[10]
.sym 117757 $abc$40840$n2653
.sym 117759 VexRiscv.CsrPlugin_mepc[4]
.sym 117760 VexRiscv.lastStagePc[4]
.sym 117761 $abc$40840$n2653
.sym 117763 VexRiscv.DBusSimplePlugin_redoBranch_payload[14]
.sym 117768 VexRiscv._zz_319_
.sym 117769 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 117773 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[1]
.sym 117774 $auto$alumacc.cc:474:replace_alu$4066.C[1]
.sym 117777 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[2]
.sym 117778 $auto$alumacc.cc:474:replace_alu$4066.C[2]
.sym 117781 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[3]
.sym 117782 $auto$alumacc.cc:474:replace_alu$4066.C[3]
.sym 117785 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[4]
.sym 117786 $auto$alumacc.cc:474:replace_alu$4066.C[4]
.sym 117789 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[5]
.sym 117790 $auto$alumacc.cc:474:replace_alu$4066.C[5]
.sym 117791 $abc$40840$n233
.sym 117792 $abc$40840$n5298_1
.sym 117793 $abc$40840$n4959
.sym 117795 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[3]
.sym 117796 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[4]
.sym 117797 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[5]
.sym 117827 spiflash_bus_dat_r[24]
.sym 117835 basesoc_dat_w[4]
.sym 117839 basesoc_dat_w[6]
.sym 117843 sys_rst
.sym 117844 spiflash_i
.sym 117855 basesoc_we
.sym 117856 $abc$40840$n3758
.sym 117857 $abc$40840$n3734
.sym 117858 sys_rst
.sym 117859 csrbankarray_csrbank3_bitbang0_w[1]
.sym 117860 spiflash_clk1
.sym 117861 csrbankarray_csrbank3_bitbang_en0_w
.sym 117863 spiflash_bus_dat_r[31]
.sym 117864 slave_sel_r[1]
.sym 117865 $abc$40840$n6524
.sym 117867 $abc$40840$n2514
.sym 117868 $abc$40840$n3904
.sym 117871 slave_sel_r[1]
.sym 117872 spiflash_bus_dat_r[29]
.sym 117873 $abc$40840$n6520
.sym 117875 slave_sel_r[1]
.sym 117876 spiflash_bus_dat_r[26]
.sym 117877 $abc$40840$n6514
.sym 117879 slave_sel_r[1]
.sym 117880 spiflash_bus_dat_r[25]
.sym 117881 $abc$40840$n6512
.sym 117883 spiflash_bus_dat_r[22]
.sym 117884 slave_sel_r[1]
.sym 117885 $abc$40840$n6506
.sym 117887 spiflash_bus_dat_r[20]
.sym 117888 slave_sel_r[1]
.sym 117889 $abc$40840$n6502
.sym 117891 basesoc_we
.sym 117892 $abc$40840$n3758
.sym 117893 $abc$40840$n3728
.sym 117894 sys_rst
.sym 117895 basesoc_we
.sym 117896 $abc$40840$n3711
.sym 117897 $abc$40840$n3727_1
.sym 117898 sys_rst
.sym 117899 array_muxed1[7]
.sym 117903 slave_sel[2]
.sym 117907 slave_sel[1]
.sym 117911 spiflash_i
.sym 117915 $abc$40840$n3855
.sym 117916 $abc$40840$n3710
.sym 117917 csrbankarray_csrbank0_leds_out0_w[4]
.sym 117919 $abc$40840$n6442
.sym 117920 csrbankarray_interface0_bank_bus_dat_r[4]
.sym 117921 csrbankarray_interface1_bank_bus_dat_r[4]
.sym 117922 $abc$40840$n6443
.sym 117923 basesoc_adr[4]
.sym 117924 $abc$40840$n3710
.sym 117925 basesoc_adr[3]
.sym 117926 basesoc_adr[2]
.sym 117927 $abc$40840$n3895_1
.sym 117928 spiflash_bus_dat_r[5]
.sym 117929 $abc$40840$n4059
.sym 117930 $abc$40840$n3904
.sym 117931 basesoc_timer0_load_storage[18]
.sym 117932 $abc$40840$n3818
.sym 117933 $abc$40840$n5969
.sym 117935 basesoc_adr[3]
.sym 117936 $abc$40840$n3728
.sym 117937 basesoc_adr[2]
.sym 117939 $abc$40840$n5948
.sym 117940 basesoc_timer0_value_status[15]
.sym 117941 $abc$40840$n3822
.sym 117942 basesoc_timer0_reload_storage[7]
.sym 117943 $abc$40840$n3612_1
.sym 117944 slave_sel[1]
.sym 117945 spiflash_i
.sym 117947 $abc$40840$n3895_1
.sym 117948 spiflash_bus_dat_r[6]
.sym 117949 $abc$40840$n4063
.sym 117950 $abc$40840$n3904
.sym 117951 $abc$40840$n3822
.sym 117952 $abc$40840$n3812
.sym 117953 sys_rst
.sym 117955 basesoc_adr[4]
.sym 117956 $abc$40840$n3734
.sym 117957 basesoc_adr[3]
.sym 117958 basesoc_adr[2]
.sym 117959 $abc$40840$n3727_1
.sym 117960 basesoc_timer0_load_storage[0]
.sym 117961 basesoc_timer0_reload_storage[0]
.sym 117962 $abc$40840$n3823
.sym 117963 basesoc_timer0_reload_storage[1]
.sym 117964 $abc$40840$n3822
.sym 117965 $abc$40840$n3816
.sym 117966 basesoc_timer0_load_storage[9]
.sym 117967 basesoc_timer0_reload_storage[10]
.sym 117968 $abc$40840$n3825
.sym 117969 $abc$40840$n3816
.sym 117970 basesoc_timer0_load_storage[10]
.sym 117971 basesoc_timer0_value_status[1]
.sym 117972 $abc$40840$n5949
.sym 117973 $abc$40840$n5939
.sym 117974 basesoc_timer0_value_status[25]
.sym 117975 $abc$40840$n3851
.sym 117976 basesoc_timer0_eventmanager_pending_w
.sym 117979 $abc$40840$n6796_1
.sym 117980 basesoc_adr[4]
.sym 117981 $abc$40840$n5955
.sym 117982 $abc$40840$n5956
.sym 117983 basesoc_adr[4]
.sym 117984 $abc$40840$n3728
.sym 117985 basesoc_adr[3]
.sym 117986 basesoc_adr[2]
.sym 117987 basesoc_dat_w[7]
.sym 117991 basesoc_adr[4]
.sym 117992 basesoc_adr[2]
.sym 117993 basesoc_adr[3]
.sym 117994 $abc$40840$n3734
.sym 117995 VexRiscv._zz_35_[22]
.sym 117999 VexRiscv._zz_35_[4]
.sym 118003 VexRiscv._zz_35_[26]
.sym 118007 VexRiscv._zz_35_[16]
.sym 118011 $abc$40840$n3812
.sym 118012 $abc$40840$n3836
.sym 118013 sys_rst
.sym 118015 VexRiscv._zz_35_[28]
.sym 118019 $abc$40840$n3283
.sym 118023 VexRiscv._zz_194_[23]
.sym 118024 VexRiscv._zz_194_[24]
.sym 118025 VexRiscv._zz_311_
.sym 118027 $abc$40840$n3708
.sym 118028 basesoc_timer0_load_storage[25]
.sym 118029 basesoc_timer0_reload_storage[25]
.sym 118030 $abc$40840$n3725
.sym 118031 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]
.sym 118035 basesoc_uart_phy_storage[19]
.sym 118036 basesoc_uart_phy_storage[3]
.sym 118037 basesoc_adr[1]
.sym 118038 basesoc_adr[0]
.sym 118039 VexRiscv._zz_194_[3]
.sym 118040 VexRiscv._zz_194_[4]
.sym 118041 VexRiscv._zz_311_
.sym 118043 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]
.sym 118047 $abc$40840$n124
.sym 118051 VexRiscv._zz_194_[10]
.sym 118052 VexRiscv._zz_194_[11]
.sym 118053 VexRiscv._zz_311_
.sym 118055 VexRiscv._zz_79_[16]
.sym 118056 $abc$40840$n4374
.sym 118059 VexRiscv._zz_79_[16]
.sym 118060 $abc$40840$n6779
.sym 118063 VexRiscv._zz_215_[16]
.sym 118064 VexRiscv._zz_163_[16]
.sym 118065 $abc$40840$n4374
.sym 118066 $abc$40840$n4365
.sym 118068 basesoc_uart_phy_storage[0]
.sym 118069 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 118071 basesoc_uart_phy_tx_busy
.sym 118072 $abc$40840$n7132
.sym 118075 basesoc_uart_phy_rx_busy
.sym 118076 $abc$40840$n6727
.sym 118079 basesoc_uart_phy_rx_busy
.sym 118080 $abc$40840$n7043
.sym 118083 $abc$40840$n4665
.sym 118084 $abc$40840$n4670
.sym 118085 VexRiscv._zz_35_[16]
.sym 118086 $abc$40840$n4378
.sym 118087 $abc$40840$n5027
.sym 118088 VexRiscv._zz_79_[22]
.sym 118089 $abc$40840$n6779
.sym 118091 VexRiscv._zz_214_[16]
.sym 118092 VexRiscv._zz_163_[16]
.sym 118093 $abc$40840$n6779
.sym 118094 $abc$40840$n6782_1
.sym 118095 basesoc_uart_phy_storage[27]
.sym 118096 basesoc_uart_phy_storage[11]
.sym 118097 basesoc_adr[0]
.sym 118098 basesoc_adr[1]
.sym 118099 $abc$40840$n4767_1
.sym 118100 VexRiscv._zz_79_[22]
.sym 118101 $abc$40840$n4378
.sym 118102 $abc$40840$n4374
.sym 118103 VexRiscv._zz_215_[22]
.sym 118104 VexRiscv._zz_163_[22]
.sym 118105 $abc$40840$n4365
.sym 118107 $abc$40840$n5003
.sym 118108 $abc$40840$n5002_1
.sym 118109 VexRiscv._zz_35_[16]
.sym 118110 $abc$40840$n4938_1
.sym 118111 $abc$40840$n5588
.sym 118112 $abc$40840$n5587
.sym 118113 VexRiscv._zz_319_
.sym 118115 VexRiscv._zz_214_[22]
.sym 118116 VexRiscv._zz_163_[22]
.sym 118117 $abc$40840$n6782_1
.sym 118119 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 118123 $abc$40840$n4959_1
.sym 118124 VexRiscv._zz_79_[5]
.sym 118125 $abc$40840$n6779
.sym 118127 $abc$40840$n5063
.sym 118128 VexRiscv._zz_79_[31]
.sym 118129 $abc$40840$n6779
.sym 118131 $abc$40840$n4913_1
.sym 118132 VexRiscv._zz_79_[31]
.sym 118133 $abc$40840$n4374
.sym 118135 VexRiscv._zz_214_[31]
.sym 118136 VexRiscv._zz_163_[31]
.sym 118137 $abc$40840$n6782_1
.sym 118139 VexRiscv._zz_215_[31]
.sym 118140 VexRiscv._zz_163_[31]
.sym 118141 $abc$40840$n4365
.sym 118143 VexRiscv._zz_79_[5]
.sym 118144 $abc$40840$n4470
.sym 118145 $abc$40840$n4374
.sym 118147 $abc$40840$n2240
.sym 118148 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 118152 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 118153 basesoc_uart_phy_storage[0]
.sym 118156 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 118157 basesoc_uart_phy_storage[1]
.sym 118158 $auto$alumacc.cc:474:replace_alu$4093.C[1]
.sym 118160 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 118161 basesoc_uart_phy_storage[2]
.sym 118162 $auto$alumacc.cc:474:replace_alu$4093.C[2]
.sym 118164 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 118165 basesoc_uart_phy_storage[3]
.sym 118166 $auto$alumacc.cc:474:replace_alu$4093.C[3]
.sym 118168 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 118169 basesoc_uart_phy_storage[4]
.sym 118170 $auto$alumacc.cc:474:replace_alu$4093.C[4]
.sym 118172 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 118173 basesoc_uart_phy_storage[5]
.sym 118174 $auto$alumacc.cc:474:replace_alu$4093.C[5]
.sym 118176 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 118177 basesoc_uart_phy_storage[6]
.sym 118178 $auto$alumacc.cc:474:replace_alu$4093.C[6]
.sym 118180 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 118181 basesoc_uart_phy_storage[7]
.sym 118182 $auto$alumacc.cc:474:replace_alu$4093.C[7]
.sym 118184 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 118185 basesoc_uart_phy_storage[8]
.sym 118186 $auto$alumacc.cc:474:replace_alu$4093.C[8]
.sym 118188 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 118189 basesoc_uart_phy_storage[9]
.sym 118190 $auto$alumacc.cc:474:replace_alu$4093.C[9]
.sym 118192 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 118193 basesoc_uart_phy_storage[10]
.sym 118194 $auto$alumacc.cc:474:replace_alu$4093.C[10]
.sym 118196 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 118197 basesoc_uart_phy_storage[11]
.sym 118198 $auto$alumacc.cc:474:replace_alu$4093.C[11]
.sym 118200 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 118201 basesoc_uart_phy_storage[12]
.sym 118202 $auto$alumacc.cc:474:replace_alu$4093.C[12]
.sym 118204 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 118205 basesoc_uart_phy_storage[13]
.sym 118206 $auto$alumacc.cc:474:replace_alu$4093.C[13]
.sym 118208 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 118209 basesoc_uart_phy_storage[14]
.sym 118210 $auto$alumacc.cc:474:replace_alu$4093.C[14]
.sym 118212 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 118213 basesoc_uart_phy_storage[15]
.sym 118214 $auto$alumacc.cc:474:replace_alu$4093.C[15]
.sym 118216 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 118217 basesoc_uart_phy_storage[16]
.sym 118218 $auto$alumacc.cc:474:replace_alu$4093.C[16]
.sym 118220 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 118221 basesoc_uart_phy_storage[17]
.sym 118222 $auto$alumacc.cc:474:replace_alu$4093.C[17]
.sym 118224 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 118225 basesoc_uart_phy_storage[18]
.sym 118226 $auto$alumacc.cc:474:replace_alu$4093.C[18]
.sym 118228 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 118229 basesoc_uart_phy_storage[19]
.sym 118230 $auto$alumacc.cc:474:replace_alu$4093.C[19]
.sym 118232 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 118233 basesoc_uart_phy_storage[20]
.sym 118234 $auto$alumacc.cc:474:replace_alu$4093.C[20]
.sym 118236 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 118237 basesoc_uart_phy_storage[21]
.sym 118238 $auto$alumacc.cc:474:replace_alu$4093.C[21]
.sym 118240 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 118241 basesoc_uart_phy_storage[22]
.sym 118242 $auto$alumacc.cc:474:replace_alu$4093.C[22]
.sym 118244 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 118245 basesoc_uart_phy_storage[23]
.sym 118246 $auto$alumacc.cc:474:replace_alu$4093.C[23]
.sym 118248 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 118249 basesoc_uart_phy_storage[24]
.sym 118250 $auto$alumacc.cc:474:replace_alu$4093.C[24]
.sym 118252 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 118253 basesoc_uart_phy_storage[25]
.sym 118254 $auto$alumacc.cc:474:replace_alu$4093.C[25]
.sym 118256 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 118257 basesoc_uart_phy_storage[26]
.sym 118258 $auto$alumacc.cc:474:replace_alu$4093.C[26]
.sym 118260 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 118261 basesoc_uart_phy_storage[27]
.sym 118262 $auto$alumacc.cc:474:replace_alu$4093.C[27]
.sym 118264 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 118265 basesoc_uart_phy_storage[28]
.sym 118266 $auto$alumacc.cc:474:replace_alu$4093.C[28]
.sym 118268 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 118269 basesoc_uart_phy_storage[29]
.sym 118270 $auto$alumacc.cc:474:replace_alu$4093.C[29]
.sym 118272 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 118273 basesoc_uart_phy_storage[30]
.sym 118274 $auto$alumacc.cc:474:replace_alu$4093.C[30]
.sym 118276 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 118277 basesoc_uart_phy_storage[31]
.sym 118278 $auto$alumacc.cc:474:replace_alu$4093.C[31]
.sym 118282 $auto$alumacc.cc:474:replace_alu$4093.C[32]
.sym 118283 spiflash_bus_dat_r[28]
.sym 118287 $abc$40840$n6063_1
.sym 118288 $abc$40840$n6065_1
.sym 118289 $abc$40840$n6066_1
.sym 118291 $abc$40840$n120
.sym 118292 $abc$40840$n3733_1
.sym 118293 $abc$40840$n6064_1
.sym 118295 spiflash_bus_dat_r[30]
.sym 118299 $abc$40840$n3826
.sym 118300 basesoc_ctrl_bus_errors[20]
.sym 118301 $abc$40840$n108
.sym 118302 $abc$40840$n3727_1
.sym 118303 basesoc_we
.sym 118304 $abc$40840$n3711
.sym 118305 $abc$40840$n3733_1
.sym 118306 sys_rst
.sym 118307 VexRiscv._zz_195_[25]
.sym 118308 VexRiscv._zz_194_[25]
.sym 118309 VexRiscv._zz_195_[32]
.sym 118311 basesoc_uart_phy_rx_busy
.sym 118312 $abc$40840$n7081
.sym 118315 $abc$40840$n98
.sym 118316 $abc$40840$n3725
.sym 118317 $abc$40840$n6062_1
.sym 118318 $abc$40840$n3711
.sym 118319 $abc$40840$n3662_1
.sym 118320 $abc$40840$n3926
.sym 118321 VexRiscv.dBus_cmd_halfPipe_regs_ready
.sym 118322 $abc$40840$n3995
.sym 118323 basesoc_uart_phy_rx_busy
.sym 118324 $abc$40840$n7079
.sym 118327 VexRiscv._zz_35_[4]
.sym 118328 $abc$40840$n4446
.sym 118329 $abc$40840$n4378
.sym 118331 VexRiscv._zz_194_[4]
.sym 118332 VexRiscv._zz_194_[5]
.sym 118333 VexRiscv._zz_311_
.sym 118335 $abc$40840$n3855
.sym 118336 $abc$40840$n3710
.sym 118337 csrbankarray_csrbank0_leds_out0_w[3]
.sym 118339 VexRiscv._zz_35_[4]
.sym 118340 $abc$40840$n4954
.sym 118341 $abc$40840$n4938_1
.sym 118343 $abc$40840$n3733_1
.sym 118344 basesoc_ctrl_storage[26]
.sym 118345 $abc$40840$n106
.sym 118346 $abc$40840$n3727_1
.sym 118347 VexRiscv._zz_194_[13]
.sym 118348 VexRiscv._zz_194_[14]
.sym 118349 VexRiscv._zz_311_
.sym 118351 VexRiscv._zz_194_[17]
.sym 118352 VexRiscv._zz_194_[18]
.sym 118353 VexRiscv._zz_311_
.sym 118355 VexRiscv._zz_195_[16]
.sym 118356 VexRiscv._zz_194_[16]
.sym 118357 VexRiscv._zz_195_[32]
.sym 118359 VexRiscv._zz_194_[29]
.sym 118360 VexRiscv._zz_194_[30]
.sym 118361 VexRiscv._zz_311_
.sym 118363 $abc$40840$n2592
.sym 118364 $abc$40840$n4991
.sym 118365 $abc$40840$n4980
.sym 118367 VexRiscv._zz_195_[3]
.sym 118368 VexRiscv._zz_194_[3]
.sym 118369 VexRiscv._zz_195_[32]
.sym 118371 $abc$40840$n4991
.sym 118372 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 118375 basesoc_ctrl_bus_errors[15]
.sym 118376 $abc$40840$n3823
.sym 118377 $abc$40840$n6084_1
.sym 118379 basesoc_ctrl_bus_errors[14]
.sym 118380 $abc$40840$n3823
.sym 118381 $abc$40840$n3733_1
.sym 118382 basesoc_ctrl_storage[30]
.sym 118383 $abc$40840$n3993
.sym 118384 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 118385 $abc$40840$n3955
.sym 118387 basesoc_ctrl_bus_errors[23]
.sym 118388 $abc$40840$n3826
.sym 118389 $abc$40840$n6083
.sym 118390 $abc$40840$n6085
.sym 118391 $abc$40840$n4991
.sym 118392 $abc$40840$n4980
.sym 118395 $abc$40840$n5308_1
.sym 118396 $abc$40840$n5310_1
.sym 118397 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 118398 $abc$40840$n5311_1
.sym 118399 $abc$40840$n3733_1
.sym 118400 basesoc_ctrl_storage[31]
.sym 118403 VexRiscv._zz_195_[28]
.sym 118404 VexRiscv._zz_194_[28]
.sym 118405 VexRiscv._zz_195_[32]
.sym 118407 $abc$40840$n5308_1
.sym 118408 $abc$40840$n5310_1
.sym 118409 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 118410 $abc$40840$n5311_1
.sym 118411 $abc$40840$n3612_1
.sym 118412 $abc$40840$n3615
.sym 118415 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 118419 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 118420 $abc$40840$n4034_1
.sym 118421 $abc$40840$n4980
.sym 118423 VexRiscv.IBusCachedPlugin_injector_decodeRemoved
.sym 118424 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 118425 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 118426 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 118427 $abc$40840$n4991
.sym 118428 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 118431 $abc$40840$n4991
.sym 118432 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0
.sym 118435 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 118436 $abc$40840$n4991
.sym 118437 $abc$40840$n4980
.sym 118439 VexRiscv.memory_arbitration_isValid
.sym 118440 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 118441 VexRiscv.execute_to_memory_ALIGNEMENT_FAULT
.sym 118443 $abc$40840$n6087
.sym 118444 $abc$40840$n6082_1
.sym 118445 $abc$40840$n3711
.sym 118447 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 118448 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 118449 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 118450 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 118451 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 118452 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 118453 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 118455 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 118456 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 118457 $abc$40840$n235
.sym 118458 VexRiscv._zz_192_
.sym 118459 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 118460 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 118461 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending
.sym 118463 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 118464 VexRiscv.memory_arbitration_isValid
.sym 118465 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 118467 basesoc_uart_phy_rx_busy
.sym 118468 $abc$40840$n7095
.sym 118471 VexRiscv._zz_195_[20]
.sym 118472 VexRiscv._zz_194_[20]
.sym 118473 VexRiscv._zz_195_[32]
.sym 118475 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 118476 $abc$40840$n5071
.sym 118477 $abc$40840$n5108
.sym 118479 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 118480 $abc$40840$n5069
.sym 118481 $abc$40840$n5068
.sym 118482 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[11]
.sym 118483 $abc$40840$n233
.sym 118484 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 118485 $abc$40840$n4980
.sym 118486 $abc$40840$n235
.sym 118487 $abc$40840$n2592
.sym 118488 $abc$40840$n3951
.sym 118489 VexRiscv.execute_arbitration_isValid
.sym 118491 VexRiscv.CsrPlugin_mtvec_base[3]
.sym 118492 VexRiscv.CsrPlugin_mepc[5]
.sym 118493 $abc$40840$n5070_1
.sym 118494 $abc$40840$n5067_1
.sym 118495 VexRiscv._zz_195_[23]
.sym 118496 VexRiscv._zz_194_[23]
.sym 118497 VexRiscv._zz_195_[32]
.sym 118499 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 118500 $abc$40840$n5069
.sym 118501 $abc$40840$n5068
.sym 118502 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[12]
.sym 118503 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[21]
.sym 118507 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 118508 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 118509 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 118511 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 118512 $abc$40840$n5071
.sym 118513 $abc$40840$n5144
.sym 118515 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[20]
.sym 118519 $abc$40840$n3720
.sym 118520 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 118521 $abc$40840$n4980
.sym 118523 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[15]
.sym 118527 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[10]
.sym 118531 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 118532 $abc$40840$n5071
.sym 118533 $abc$40840$n5066
.sym 118534 $abc$40840$n5072
.sym 118535 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 118536 $abc$40840$n5069
.sym 118537 $abc$40840$n5068
.sym 118538 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[28]
.sym 118539 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 118540 $abc$40840$n5069
.sym 118541 $abc$40840$n5068
.sym 118542 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[25]
.sym 118543 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 118544 $abc$40840$n5069
.sym 118545 $abc$40840$n5068
.sym 118546 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[2]
.sym 118547 $abc$40840$n5068
.sym 118548 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 118549 $abc$40840$n5069
.sym 118550 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 118551 spiflash_bus_dat_r[29]
.sym 118555 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 118556 $abc$40840$n5069
.sym 118557 $abc$40840$n5068
.sym 118558 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[20]
.sym 118559 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 118560 $abc$40840$n5069
.sym 118561 $abc$40840$n5068
.sym 118562 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[29]
.sym 118563 spiflash_bus_dat_r[25]
.sym 118567 VexRiscv._zz_255_[4]
.sym 118568 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 118571 VexRiscv._zz_255_[3]
.sym 118572 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 118575 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 118579 VexRiscv.CsrPlugin_mtvec_base[6]
.sym 118580 VexRiscv.CsrPlugin_mepc[8]
.sym 118581 $abc$40840$n5070_1
.sym 118582 $abc$40840$n5067_1
.sym 118583 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 118584 $abc$40840$n5069
.sym 118585 $abc$40840$n5068
.sym 118586 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[21]
.sym 118587 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 118591 $abc$40840$n6819_1
.sym 118592 $abc$40840$n6821_1
.sym 118593 $abc$40840$n4218
.sym 118594 $abc$40840$n6817_1
.sym 118595 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 118600 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 118604 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 118605 $PACKER_VCC_NET
.sym 118608 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 118609 $PACKER_VCC_NET
.sym 118610 $auto$alumacc.cc:474:replace_alu$4096.C[3]
.sym 118612 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 118613 $PACKER_VCC_NET
.sym 118614 $auto$alumacc.cc:474:replace_alu$4096.C[4]
.sym 118615 VexRiscv._zz_29_
.sym 118616 VexRiscv.lastStageIsFiring
.sym 118617 VexRiscv.CsrPlugin_hadException
.sym 118618 $abc$40840$n3660_1
.sym 118619 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 118620 $abc$40840$n5069
.sym 118621 $abc$40840$n5068
.sym 118622 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[27]
.sym 118623 $abc$40840$n3355
.sym 118627 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 118628 $abc$40840$n5069
.sym 118629 $abc$40840$n5068
.sym 118630 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[31]
.sym 118631 VexRiscv.memory_MulDivIterativePlugin_div_done
.sym 118632 VexRiscv.memory_arbitration_isValid
.sym 118633 VexRiscv.execute_to_memory_IS_DIV
.sym 118635 VexRiscv.CsrPlugin_mtvec_base[0]
.sym 118636 VexRiscv.CsrPlugin_mepc[2]
.sym 118637 $abc$40840$n5070_1
.sym 118638 $abc$40840$n5067_1
.sym 118639 VexRiscv.CsrPlugin_mtvec_base[8]
.sym 118640 VexRiscv.CsrPlugin_mepc[10]
.sym 118641 $abc$40840$n5070_1
.sym 118642 $abc$40840$n5067_1
.sym 118643 VexRiscv.CsrPlugin_mtvec_base[5]
.sym 118644 VexRiscv.CsrPlugin_mepc[7]
.sym 118645 $abc$40840$n5070_1
.sym 118646 $abc$40840$n5067_1
.sym 118647 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 118648 VexRiscv._zz_203_
.sym 118649 $abc$40840$n4980
.sym 118651 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 118655 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 118656 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 118657 VexRiscv._zz_190_
.sym 118658 $abc$40840$n235
.sym 118659 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 118660 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 118661 VexRiscv._zz_192_
.sym 118671 basesoc_dat_w[6]
.sym 118683 basesoc_dat_w[3]
.sym 118687 basesoc_dat_w[7]
.sym 118691 basesoc_dat_w[2]
.sym 118699 VexRiscv.execute_arbitration_isStuckByOthers
.sym 118751 array_muxed1[5]
.sym 118755 basesoc_uart_phy_rx_busy
.sym 118756 $abc$40840$n7073
.sym 118759 basesoc_dat_w[7]
.sym 118795 spiflash_bus_dat_r[22]
.sym 118796 array_muxed0[5]
.sym 118797 $abc$40840$n3904
.sym 118799 csrbankarray_csrbank3_bitbang0_w[2]
.sym 118800 $abc$40840$n188
.sym 118801 csrbankarray_csrbank3_bitbang_en0_w
.sym 118803 spiflash_bus_dat_r[21]
.sym 118804 array_muxed0[4]
.sym 118805 $abc$40840$n3904
.sym 118811 $abc$40840$n3895_1
.sym 118812 spiflash_bus_dat_r[1]
.sym 118813 $abc$40840$n4065
.sym 118814 $abc$40840$n3904
.sym 118819 spiflash_bus_dat_r[20]
.sym 118820 array_muxed0[3]
.sym 118821 $abc$40840$n3904
.sym 118823 VexRiscv._zz_129_[4]
.sym 118827 VexRiscv._zz_129_[7]
.sym 118839 VexRiscv._zz_129_[0]
.sym 118843 VexRiscv.decode_to_execute_RS2[31]
.sym 118844 VexRiscv._zz_170_[1]
.sym 118845 $abc$40840$n5878_1
.sym 118847 VexRiscv.decode_to_execute_RS2[15]
.sym 118848 VexRiscv._zz_129_[7]
.sym 118849 VexRiscv._zz_170_[1]
.sym 118850 VexRiscv._zz_170_[0]
.sym 118851 VexRiscv._zz_129_[7]
.sym 118852 VexRiscv.decode_to_execute_RS2[15]
.sym 118853 VexRiscv._zz_170_[0]
.sym 118854 VexRiscv._zz_170_[1]
.sym 118855 basesoc_dat_w[5]
.sym 118867 $abc$40840$n5949
.sym 118868 basesoc_timer0_value_status[6]
.sym 118879 basesoc_dat_w[7]
.sym 118887 $abc$40840$n5
.sym 118891 $abc$40840$n7
.sym 118899 basesoc_timer0_reload_storage[5]
.sym 118900 $abc$40840$n6851
.sym 118901 basesoc_timer0_eventmanager_status_w
.sym 118903 $abc$40840$n3818
.sym 118904 $abc$40840$n3812
.sym 118905 sys_rst
.sym 118907 $abc$40840$n9
.sym 118911 $abc$40840$n5949
.sym 118912 basesoc_timer0_value_status[2]
.sym 118913 $abc$40840$n5948
.sym 118914 basesoc_timer0_value_status[10]
.sym 118915 $abc$40840$n11
.sym 118923 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 118927 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[26]
.sym 118931 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 118935 basesoc_vexriscv_ibus_adr[10]
.sym 118936 basesoc_vexriscv_dbus_adr[10]
.sym 118937 grant
.sym 118939 basesoc_timer0_reload_storage[2]
.sym 118940 $abc$40840$n6842
.sym 118941 basesoc_timer0_eventmanager_status_w
.sym 118947 basesoc_timer0_reload_storage[10]
.sym 118948 $abc$40840$n6866
.sym 118949 basesoc_timer0_eventmanager_status_w
.sym 118951 $abc$40840$n5893_1
.sym 118952 $abc$40840$n5892_1
.sym 118953 $abc$40840$n3758
.sym 118955 basesoc_we
.sym 118956 $abc$40840$n3758
.sym 118957 $abc$40840$n3710
.sym 118958 sys_rst
.sym 118959 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 118960 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 118961 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 118962 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 118963 $abc$40840$n6710_1
.sym 118964 $abc$40840$n4474_1
.sym 118965 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[5]
.sym 118966 $abc$40840$n4373_1
.sym 118967 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 118968 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 118969 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 118970 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 118971 basesoc_vexriscv_ibus_adr[21]
.sym 118972 basesoc_vexriscv_dbus_adr[21]
.sym 118973 grant
.sym 118975 basesoc_timer0_load_storage[10]
.sym 118976 $abc$40840$n6176_1
.sym 118977 basesoc_timer0_en_storage
.sym 118979 basesoc_ctrl_reset_reset_r
.sym 118980 $abc$40840$n3812
.sym 118981 $abc$40840$n3851
.sym 118982 sys_rst
.sym 118983 VexRiscv._zz_253_[1]
.sym 118984 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 118987 $abc$40840$n3783_1
.sym 118988 basesoc_uart_tx_fifo_level0[4]
.sym 118991 $abc$40840$n5
.sym 118995 $abc$40840$n144
.sym 118999 $abc$40840$n4669
.sym 119000 $abc$40840$n4667
.sym 119001 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[16]
.sym 119002 $abc$40840$n4373_1
.sym 119003 basesoc_uart_phy_storage[9]
.sym 119004 $abc$40840$n144
.sym 119005 basesoc_adr[0]
.sym 119006 basesoc_adr[1]
.sym 119007 VexRiscv._zz_253_[1]
.sym 119008 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 119011 basesoc_uart_phy_storage[17]
.sym 119012 $abc$40840$n124
.sym 119013 basesoc_adr[1]
.sym 119014 basesoc_adr[0]
.sym 119016 basesoc_uart_tx_fifo_level0[0]
.sym 119021 basesoc_uart_tx_fifo_level0[1]
.sym 119025 basesoc_uart_tx_fifo_level0[2]
.sym 119026 $auto$alumacc.cc:474:replace_alu$4084.C[2]
.sym 119029 basesoc_uart_tx_fifo_level0[3]
.sym 119030 $auto$alumacc.cc:474:replace_alu$4084.C[3]
.sym 119033 basesoc_uart_tx_fifo_level0[4]
.sym 119034 $auto$alumacc.cc:474:replace_alu$4084.C[4]
.sym 119035 $abc$40840$n4734_1
.sym 119036 $abc$40840$n4667
.sym 119037 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[20]
.sym 119038 $abc$40840$n4373_1
.sym 119039 $abc$40840$n7015
.sym 119040 $abc$40840$n7016
.sym 119041 basesoc_uart_tx_fifo_wrport_we
.sym 119043 $abc$40840$n4766_1
.sym 119044 $abc$40840$n4667
.sym 119045 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[22]
.sym 119046 $abc$40840$n4373_1
.sym 119047 basesoc_uart_tx_fifo_level0[0]
.sym 119048 basesoc_uart_tx_fifo_level0[1]
.sym 119049 basesoc_uart_tx_fifo_level0[2]
.sym 119050 basesoc_uart_tx_fifo_level0[3]
.sym 119051 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 119052 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 119053 $abc$40840$n3993
.sym 119055 basesoc_dat_w[7]
.sym 119059 basesoc_dat_w[1]
.sym 119063 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 119064 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 119065 $abc$40840$n3993
.sym 119067 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 119068 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 119069 $abc$40840$n3993
.sym 119071 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 119072 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 119073 $abc$40840$n3993
.sym 119075 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 119076 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 119077 $abc$40840$n3993
.sym 119079 basesoc_uart_phy_tx_busy
.sym 119080 $abc$40840$n7142
.sym 119083 $abc$40840$n4912
.sym 119084 $abc$40840$n4667
.sym 119085 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31]
.sym 119086 $abc$40840$n4373_1
.sym 119087 basesoc_uart_phy_rx_busy
.sym 119088 $abc$40840$n7039
.sym 119091 VexRiscv._zz_253_[1]
.sym 119092 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 119095 VexRiscv._zz_215_[5]
.sym 119096 VexRiscv._zz_163_[5]
.sym 119097 $abc$40840$n4365
.sym 119099 $abc$40840$n4983_1
.sym 119100 VexRiscv._zz_79_[11]
.sym 119101 $abc$40840$n6779
.sym 119103 basesoc_uart_phy_rx_busy
.sym 119104 $abc$40840$n7045
.sym 119107 VexRiscv._zz_214_[5]
.sym 119108 VexRiscv._zz_163_[5]
.sym 119109 $abc$40840$n6782_1
.sym 119111 basesoc_uart_phy_rx_busy
.sym 119112 $abc$40840$n7041
.sym 119115 basesoc_uart_phy_rx_busy
.sym 119116 $abc$40840$n7049
.sym 119119 basesoc_uart_phy_rx_busy
.sym 119120 $abc$40840$n7067
.sym 119123 basesoc_uart_phy_tx_busy
.sym 119124 $abc$40840$n7148
.sym 119127 basesoc_uart_phy_rx_busy
.sym 119128 $abc$40840$n7051
.sym 119131 basesoc_uart_phy_rx_busy
.sym 119132 $abc$40840$n7063
.sym 119135 basesoc_uart_phy_rx_busy
.sym 119136 $abc$40840$n7047
.sym 119139 basesoc_uart_phy_rx_busy
.sym 119140 $abc$40840$n7059
.sym 119143 basesoc_dat_w[1]
.sym 119147 basesoc_vexriscv_ibus_adr[20]
.sym 119148 basesoc_vexriscv_dbus_adr[20]
.sym 119149 grant
.sym 119151 VexRiscv._zz_79_[11]
.sym 119152 $abc$40840$n4594_1
.sym 119153 $abc$40840$n4374
.sym 119155 $abc$40840$n136
.sym 119159 VexRiscv._zz_214_[11]
.sym 119160 VexRiscv._zz_163_[11]
.sym 119161 $abc$40840$n6782_1
.sym 119163 basesoc_dat_w[2]
.sym 119167 $abc$40840$n7847
.sym 119171 VexRiscv._zz_215_[11]
.sym 119172 VexRiscv._zz_163_[11]
.sym 119173 $abc$40840$n4365
.sym 119175 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 119176 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 119177 $abc$40840$n3993
.sym 119179 basesoc_dat_w[7]
.sym 119183 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 119184 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 119185 $abc$40840$n3993
.sym 119187 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 119188 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 119189 $abc$40840$n3993
.sym 119191 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 119192 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 119193 $abc$40840$n3993
.sym 119195 basesoc_dat_w[1]
.sym 119199 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 119200 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 119201 $abc$40840$n3993
.sym 119203 sys_rst
.sym 119204 basesoc_uart_tx_fifo_wrport_we
.sym 119205 basesoc_uart_tx_fifo_do_read
.sym 119208 basesoc_uart_tx_fifo_level0[0]
.sym 119212 basesoc_uart_tx_fifo_level0[1]
.sym 119213 $PACKER_VCC_NET
.sym 119216 basesoc_uart_tx_fifo_level0[2]
.sym 119217 $PACKER_VCC_NET
.sym 119218 $auto$alumacc.cc:474:replace_alu$4024.C[2]
.sym 119220 basesoc_uart_tx_fifo_level0[3]
.sym 119221 $PACKER_VCC_NET
.sym 119222 $auto$alumacc.cc:474:replace_alu$4024.C[3]
.sym 119224 basesoc_uart_tx_fifo_level0[4]
.sym 119225 $PACKER_VCC_NET
.sym 119226 $auto$alumacc.cc:474:replace_alu$4024.C[4]
.sym 119227 $abc$40840$n7018
.sym 119228 $abc$40840$n7019
.sym 119229 basesoc_uart_tx_fifo_wrport_we
.sym 119231 basesoc_we
.sym 119232 $abc$40840$n3892_1
.sym 119233 $abc$40840$n3710
.sym 119234 sys_rst
.sym 119235 $abc$40840$n7012
.sym 119236 $abc$40840$n7013
.sym 119237 basesoc_uart_tx_fifo_wrport_we
.sym 119239 basesoc_uart_phy_rx_busy
.sym 119240 $abc$40840$n7087
.sym 119243 basesoc_uart_phy_rx_busy
.sym 119244 $abc$40840$n7071
.sym 119247 basesoc_uart_phy_rx_busy
.sym 119248 $abc$40840$n7089
.sym 119251 basesoc_uart_phy_rx_busy
.sym 119252 $abc$40840$n7069
.sym 119255 basesoc_uart_phy_rx_busy
.sym 119256 $abc$40840$n7075
.sym 119259 basesoc_uart_phy_rx_busy
.sym 119260 $abc$40840$n7083
.sym 119263 $abc$40840$n7099
.sym 119264 basesoc_uart_phy_rx_busy
.sym 119267 basesoc_uart_phy_rx_busy
.sym 119268 $abc$40840$n7085
.sym 119271 $abc$40840$n5570
.sym 119272 $abc$40840$n5569
.sym 119273 VexRiscv._zz_319_
.sym 119275 basesoc_we
.sym 119276 $abc$40840$n3855
.sym 119277 $abc$40840$n3710
.sym 119278 sys_rst
.sym 119279 $abc$40840$n4955_1
.sym 119280 VexRiscv._zz_79_[4]
.sym 119281 $abc$40840$n6779
.sym 119283 VexRiscv._zz_214_[4]
.sym 119284 VexRiscv._zz_163_[4]
.sym 119285 $abc$40840$n6782_1
.sym 119287 $abc$40840$n5585
.sym 119288 $abc$40840$n5584
.sym 119289 VexRiscv._zz_319_
.sym 119291 VexRiscv._zz_194_[9]
.sym 119292 VexRiscv._zz_194_[10]
.sym 119293 VexRiscv._zz_311_
.sym 119295 VexRiscv._zz_215_[4]
.sym 119296 VexRiscv._zz_163_[4]
.sym 119297 $abc$40840$n4365
.sym 119299 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 119300 VexRiscv._zz_203_
.sym 119301 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 119302 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 119303 $abc$40840$n3997
.sym 119304 $abc$40840$n3994
.sym 119305 $abc$40840$n233
.sym 119307 $abc$40840$n5609
.sym 119308 $abc$40840$n5608_1
.sym 119309 VexRiscv._zz_319_
.sym 119311 $abc$40840$n5633
.sym 119312 $abc$40840$n5632_1
.sym 119313 VexRiscv._zz_319_
.sym 119315 $abc$40840$n5645
.sym 119316 $abc$40840$n5644_1
.sym 119317 VexRiscv._zz_319_
.sym 119319 $abc$40840$n5597
.sym 119320 $abc$40840$n5596
.sym 119321 VexRiscv._zz_319_
.sym 119323 VexRiscv._zz_194_[11]
.sym 119324 VexRiscv._zz_194_[12]
.sym 119325 VexRiscv._zz_311_
.sym 119327 $abc$40840$n3997
.sym 119328 $abc$40840$n3994
.sym 119329 $abc$40840$n233
.sym 119330 $abc$40840$n4003
.sym 119331 $abc$40840$n5591
.sym 119332 $abc$40840$n5590
.sym 119333 VexRiscv._zz_319_
.sym 119335 $abc$40840$n2592
.sym 119336 $abc$40840$n3951
.sym 119337 $abc$40840$n4980
.sym 119339 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 119340 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 119341 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 119342 $abc$40840$n3993
.sym 119343 $abc$40840$n2642
.sym 119344 $abc$40840$n3993
.sym 119345 $abc$40840$n3952
.sym 119346 $abc$40840$n3681
.sym 119347 VexRiscv._zz_195_[10]
.sym 119348 VexRiscv._zz_194_[10]
.sym 119349 VexRiscv._zz_195_[32]
.sym 119351 VexRiscv._zz_195_[24]
.sym 119352 VexRiscv._zz_194_[24]
.sym 119353 VexRiscv._zz_195_[32]
.sym 119355 $abc$40840$n2642
.sym 119356 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 119357 $abc$40840$n3952
.sym 119359 $abc$40840$n3998
.sym 119360 $abc$40840$n3932
.sym 119363 $abc$40840$n3952
.sym 119364 $abc$40840$n235
.sym 119368 basesoc_uart_tx_fifo_produce[0]
.sym 119373 basesoc_uart_tx_fifo_produce[1]
.sym 119377 basesoc_uart_tx_fifo_produce[2]
.sym 119378 $auto$alumacc.cc:474:replace_alu$4090.C[2]
.sym 119381 basesoc_uart_tx_fifo_produce[3]
.sym 119382 $auto$alumacc.cc:474:replace_alu$4090.C[3]
.sym 119383 $abc$40840$n3951
.sym 119384 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 119387 basesoc_uart_tx_fifo_wrport_we
.sym 119388 sys_rst
.sym 119391 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 119392 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 119396 $PACKER_VCC_NET
.sym 119397 basesoc_uart_tx_fifo_produce[0]
.sym 119399 VexRiscv._zz_195_[26]
.sym 119400 VexRiscv._zz_194_[26]
.sym 119401 VexRiscv._zz_195_[32]
.sym 119403 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 119404 VexRiscv._zz_192_
.sym 119407 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 119408 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 119409 $abc$40840$n3952
.sym 119414 VexRiscv._zz_203_
.sym 119415 VexRiscv._zz_195_[11]
.sym 119416 VexRiscv._zz_194_[11]
.sym 119417 VexRiscv._zz_195_[32]
.sym 119419 VexRiscv._zz_195_[12]
.sym 119420 VexRiscv._zz_194_[12]
.sym 119421 VexRiscv._zz_195_[32]
.sym 119423 VexRiscv._zz_190_
.sym 119424 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 119425 $abc$40840$n5404_1
.sym 119426 $abc$40840$n235
.sym 119427 $abc$40840$n5475_1
.sym 119428 $abc$40840$n5476
.sym 119431 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 119435 $abc$40840$n5082_1
.sym 119436 $abc$40840$n5083
.sym 119437 $abc$40840$n4433
.sym 119438 $abc$40840$n4034_1
.sym 119439 $abc$40840$n5078
.sym 119440 $abc$40840$n5079_1
.sym 119441 $abc$40840$n4430
.sym 119442 $abc$40840$n4034_1
.sym 119443 $abc$40840$n5065
.sym 119444 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 119445 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 119446 $abc$40840$n4034_1
.sym 119447 $abc$40840$n5074
.sym 119448 $abc$40840$n5075
.sym 119449 $abc$40840$n4427
.sym 119450 $abc$40840$n4034_1
.sym 119451 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 119455 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 119459 $abc$40840$n5098
.sym 119460 $abc$40840$n5099
.sym 119461 $abc$40840$n4445
.sym 119462 $abc$40840$n4034_1
.sym 119463 basesoc_vexriscv_ibus_adr[19]
.sym 119464 basesoc_vexriscv_dbus_adr[19]
.sym 119465 grant
.sym 119467 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 119468 $abc$40840$n5071
.sym 119469 $abc$40840$n5076_1
.sym 119471 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 119472 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 119473 $abc$40840$n235
.sym 119474 VexRiscv._zz_192_
.sym 119475 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 119476 $abc$40840$n5071
.sym 119477 $abc$40840$n5080
.sym 119479 basesoc_dat_w[3]
.sym 119483 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 119484 $abc$40840$n5071
.sym 119485 $abc$40840$n5084
.sym 119487 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 119488 $abc$40840$n5071
.sym 119489 $abc$40840$n5100_1
.sym 119491 basesoc_dat_w[1]
.sym 119495 $abc$40840$n5094_1
.sym 119496 $abc$40840$n5095
.sym 119497 $abc$40840$n4442
.sym 119498 $abc$40840$n4034_1
.sym 119499 $abc$40840$n5086
.sym 119500 $abc$40840$n5087
.sym 119501 $abc$40840$n4436
.sym 119502 $abc$40840$n4034_1
.sym 119503 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 119504 $abc$40840$n5069
.sym 119505 $abc$40840$n5068
.sym 119506 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[5]
.sym 119507 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 119508 $abc$40840$n5069
.sym 119509 $abc$40840$n5068
.sym 119510 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[3]
.sym 119511 basesoc_dat_w[4]
.sym 119515 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 119516 $abc$40840$n5069
.sym 119517 $abc$40840$n5068
.sym 119518 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[4]
.sym 119519 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 119520 $abc$40840$n5069
.sym 119521 $abc$40840$n5068
.sym 119522 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[9]
.sym 119523 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 119524 $abc$40840$n5069
.sym 119525 $abc$40840$n5068
.sym 119526 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[10]
.sym 119527 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 119528 $abc$40840$n5071
.sym 119529 $abc$40840$n5092
.sym 119531 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 119532 $abc$40840$n5071
.sym 119533 $abc$40840$n5096
.sym 119535 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 119536 $abc$40840$n5069
.sym 119537 $abc$40840$n5068
.sym 119538 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[7]
.sym 119539 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 119540 $abc$40840$n5071
.sym 119541 $abc$40840$n5088_1
.sym 119543 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 119544 $abc$40840$n5069
.sym 119545 $abc$40840$n5068
.sym 119546 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[18]
.sym 119547 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 119548 $abc$40840$n5071
.sym 119549 $abc$40840$n5104
.sym 119551 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 119552 $abc$40840$n233
.sym 119553 $abc$40840$n235
.sym 119554 VexRiscv.memory_arbitration_isValid
.sym 119555 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 119556 $abc$40840$n5069
.sym 119557 $abc$40840$n5068
.sym 119558 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[8]
.sym 119559 VexRiscv._zz_17_
.sym 119563 VexRiscv._zz_122_
.sym 119564 $abc$40840$n3355
.sym 119565 $abc$40840$n3681
.sym 119567 $abc$40840$n5090
.sym 119568 $abc$40840$n5091_1
.sym 119569 $abc$40840$n4439
.sym 119570 $abc$40840$n4034_1
.sym 119571 VexRiscv.decode_to_execute_IS_DIV
.sym 119575 VexRiscv._zz_17_
.sym 119576 VexRiscv.execute_arbitration_isValid
.sym 119577 $abc$40840$n4026_1
.sym 119579 $abc$40840$n5102
.sym 119580 $abc$40840$n5103_1
.sym 119581 $abc$40840$n4448
.sym 119582 $abc$40840$n4034_1
.sym 119583 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 119584 $abc$40840$n5069
.sym 119585 $abc$40840$n5068
.sym 119586 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[6]
.sym 119587 VexRiscv.lastStageIsFiring
.sym 119588 VexRiscv._zz_29_
.sym 119589 VexRiscv.memory_arbitration_isValid
.sym 119590 VexRiscv._zz_15_
.sym 119591 VexRiscv.IBusCachedPlugin_cache._zz_10_[20]
.sym 119592 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 119593 VexRiscv.IBusCachedPlugin_cache._zz_10_[21]
.sym 119594 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 119595 VexRiscv._zz_15_
.sym 119599 sys_rst
.sym 119600 basesoc_dat_w[4]
.sym 119603 $abc$40840$n7848
.sym 119607 $abc$40840$n4219
.sym 119608 $abc$40840$n4223_1
.sym 119609 $abc$40840$n4224
.sym 119611 VexRiscv.IBusCachedPlugin_cache._zz_10_[6]
.sym 119612 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 119613 VexRiscv.IBusCachedPlugin_cache._zz_10_[22]
.sym 119614 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 119615 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 119619 $abc$40840$n5375_1
.sym 119620 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 119621 $abc$40840$n5337_1
.sym 119624 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 119629 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 119633 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 119634 $auto$alumacc.cc:474:replace_alu$4111.C[2]
.sym 119635 VexRiscv.execute_arbitration_isValid
.sym 119636 VexRiscv.decode_to_execute_IS_CSR
.sym 119643 VexRiscv._zz_203_
.sym 119644 $abc$40840$n4980
.sym 119648 $PACKER_VCC_NET
.sym 119649 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 119659 $abc$40840$n3684
.sym 119660 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 119661 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 119663 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 119675 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 119683 $abc$40840$n3684
.sym 119684 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 119685 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 119687 $abc$40840$n4980
.sym 119699 VexRiscv._zz_35_[21]
.sym 119720 basesoc_vexriscv_ibus_adr[0]
.sym 119725 basesoc_vexriscv_ibus_adr[1]
.sym 119729 basesoc_vexriscv_ibus_adr[2]
.sym 119730 $auto$alumacc.cc:474:replace_alu$4069.C[2]
.sym 119744 $PACKER_VCC_NET
.sym 119745 basesoc_vexriscv_ibus_adr[0]
.sym 119751 spiflash_bus_dat_r[18]
.sym 119752 slave_sel_r[1]
.sym 119753 $abc$40840$n6498
.sym 119759 slave_sel_r[1]
.sym 119760 spiflash_bus_dat_r[30]
.sym 119761 $abc$40840$n6522
.sym 119779 spiflash_bus_dat_r[23]
.sym 119780 slave_sel_r[1]
.sym 119781 $abc$40840$n6508
.sym 119787 $abc$40840$n6452_1
.sym 119788 $abc$40840$n6100_1
.sym 119791 basesoc_dat_w[2]
.sym 119795 basesoc_ctrl_reset_reset_r
.sym 119803 $abc$40840$n3283
.sym 119804 $abc$40840$n4980
.sym 119815 basesoc_timer0_load_storage[5]
.sym 119816 $abc$40840$n6166_1
.sym 119817 basesoc_timer0_en_storage
.sym 119819 $abc$40840$n3612_1
.sym 119820 slave_sel[2]
.sym 119823 basesoc_vexriscv_dbus_cyc
.sym 119824 $abc$40840$n3613
.sym 119825 grant
.sym 119827 $abc$40840$n3614_1
.sym 119828 basesoc_vexriscv_ibus_adr[0]
.sym 119829 basesoc_vexriscv_ibus_adr[1]
.sym 119830 basesoc_vexriscv_ibus_adr[2]
.sym 119835 $abc$40840$n3613
.sym 119836 basesoc_vexriscv_dbus_cyc
.sym 119837 grant
.sym 119839 $abc$40840$n3615
.sym 119840 $abc$40840$n3613
.sym 119841 grant
.sym 119843 $abc$40840$n5908_1
.sym 119844 $abc$40840$n5907_1
.sym 119845 $abc$40840$n3758
.sym 119847 basesoc_timer0_value[7]
.sym 119851 basesoc_timer0_value_status[7]
.sym 119852 $abc$40840$n5949
.sym 119853 $abc$40840$n5939
.sym 119854 basesoc_timer0_value_status[31]
.sym 119855 basesoc_timer0_value[15]
.sym 119859 basesoc_timer0_value[31]
.sym 119863 basesoc_timer0_value[20]
.sym 119867 basesoc_timer0_value[10]
.sym 119871 basesoc_timer0_value[2]
.sym 119875 basesoc_timer0_value[6]
.sym 119879 basesoc_timer0_value[13]
.sym 119883 basesoc_timer0_value[17]
.sym 119887 basesoc_timer0_value[11]
.sym 119891 basesoc_timer0_value[25]
.sym 119895 $abc$40840$n5949
.sym 119896 basesoc_timer0_value_status[3]
.sym 119897 $abc$40840$n5948
.sym 119898 basesoc_timer0_value_status[11]
.sym 119899 basesoc_timer0_value[3]
.sym 119903 basesoc_timer0_value[26]
.sym 119907 basesoc_timer0_value[8]
.sym 119911 $abc$40840$n3756
.sym 119912 $abc$40840$n4063
.sym 119913 $abc$40840$n4064
.sym 119914 $abc$40840$n4065
.sym 119915 $abc$40840$n3751_1
.sym 119916 $abc$40840$n3898_1
.sym 119917 $abc$40840$n3899_1
.sym 119919 $abc$40840$n4058_1
.sym 119920 $abc$40840$n4059
.sym 119921 $abc$40840$n4060_1
.sym 119922 $abc$40840$n4061
.sym 119923 $abc$40840$n2871
.sym 119927 $abc$40840$n3750
.sym 119928 $abc$40840$n3753
.sym 119929 $abc$40840$n3755
.sym 119931 $abc$40840$n6708_1
.sym 119932 $abc$40840$n4451_1
.sym 119933 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[4]
.sym 119934 $abc$40840$n4373_1
.sym 119935 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 119936 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 119937 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 119938 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 119939 $abc$40840$n3750
.sym 119940 $abc$40840$n3898_1
.sym 119941 $abc$40840$n4057
.sym 119942 $abc$40840$n4062_1
.sym 119943 basesoc_vexriscv_ibus_adr[27]
.sym 119944 basesoc_vexriscv_dbus_adr[27]
.sym 119945 grant
.sym 119946 $abc$40840$n3756
.sym 119947 basesoc_vexriscv_ibus_adr[18]
.sym 119948 basesoc_vexriscv_dbus_adr[18]
.sym 119949 grant
.sym 119951 basesoc_vexriscv_ibus_adr[23]
.sym 119952 basesoc_vexriscv_dbus_adr[23]
.sym 119953 grant
.sym 119954 $abc$40840$n3756
.sym 119955 basesoc_dat_w[6]
.sym 119959 basesoc_vexriscv_ibus_adr[23]
.sym 119960 basesoc_vexriscv_dbus_adr[23]
.sym 119961 grant
.sym 119962 $abc$40840$n3753
.sym 119963 basesoc_vexriscv_ibus_adr[27]
.sym 119964 basesoc_vexriscv_dbus_adr[27]
.sym 119965 $abc$40840$n3751_1
.sym 119966 grant
.sym 119967 basesoc_uart_phy_storage[30]
.sym 119968 basesoc_uart_phy_storage[14]
.sym 119969 basesoc_adr[0]
.sym 119970 basesoc_adr[1]
.sym 119971 basesoc_vexriscv_dbus_adr[24]
.sym 119972 basesoc_vexriscv_dbus_adr[25]
.sym 119973 $abc$40840$n3754_1
.sym 119974 grant
.sym 119975 basesoc_dat_w[5]
.sym 119979 basesoc_ctrl_reset_reset_r
.sym 119983 basesoc_dat_w[4]
.sym 119987 $abc$40840$n6712_1
.sym 119988 $abc$40840$n4493_1
.sym 119989 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[6]
.sym 119990 $abc$40840$n4373_1
.sym 119991 basesoc_uart_phy_storage[4]
.sym 119992 $abc$40840$n138
.sym 119993 basesoc_adr[1]
.sym 119994 basesoc_adr[0]
.sym 119995 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 119996 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 119997 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 119998 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 119999 $abc$40840$n140
.sym 120000 $abc$40840$n126
.sym 120001 basesoc_adr[1]
.sym 120002 basesoc_adr[0]
.sym 120003 VexRiscv._zz_253_[1]
.sym 120004 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 120007 $abc$40840$n6338
.sym 120011 VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent
.sym 120012 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 120015 $abc$40840$n4735_1
.sym 120016 VexRiscv._zz_79_[20]
.sym 120017 $abc$40840$n4378
.sym 120018 $abc$40840$n4374
.sym 120019 $abc$40840$n3615
.sym 120020 grant
.sym 120021 $abc$40840$n3614_1
.sym 120022 $abc$40840$n2240
.sym 120023 $abc$40840$n4703_1
.sym 120024 VexRiscv._zz_79_[18]
.sym 120025 $abc$40840$n4374
.sym 120027 VexRiscv._zz_215_[20]
.sym 120028 VexRiscv._zz_163_[20]
.sym 120029 $abc$40840$n4365
.sym 120031 VexRiscv._zz_215_[18]
.sym 120032 VexRiscv._zz_163_[18]
.sym 120033 $abc$40840$n4365
.sym 120035 $abc$40840$n4980
.sym 120036 $abc$40840$n6338
.sym 120039 $abc$40840$n5055_1
.sym 120040 $abc$40840$n5054
.sym 120041 VexRiscv._zz_35_[29]
.sym 120042 $abc$40840$n4938_1
.sym 120043 VexRiscv._zz_79_[12]
.sym 120044 $abc$40840$n4611_1
.sym 120045 $abc$40840$n4374
.sym 120047 $abc$40840$n4878
.sym 120048 $abc$40840$n4881_1
.sym 120049 VexRiscv._zz_35_[29]
.sym 120050 $abc$40840$n4378
.sym 120051 $abc$40840$n5636_1
.sym 120052 $abc$40840$n5635
.sym 120053 VexRiscv._zz_319_
.sym 120055 VexRiscv._zz_214_[29]
.sym 120056 VexRiscv._zz_163_[29]
.sym 120057 $abc$40840$n6779
.sym 120058 $abc$40840$n6782_1
.sym 120059 VexRiscv._zz_215_[12]
.sym 120060 VexRiscv._zz_163_[12]
.sym 120061 $abc$40840$n4365
.sym 120063 VexRiscv._zz_215_[29]
.sym 120064 VexRiscv._zz_163_[29]
.sym 120065 $abc$40840$n4374
.sym 120066 $abc$40840$n4365
.sym 120067 VexRiscv._zz_194_[26]
.sym 120068 VexRiscv._zz_194_[27]
.sym 120069 VexRiscv._zz_311_
.sym 120072 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 120073 basesoc_uart_phy_storage[0]
.sym 120075 $abc$40840$n5019
.sym 120076 VexRiscv._zz_79_[20]
.sym 120077 $abc$40840$n4938_1
.sym 120078 $abc$40840$n6779
.sym 120079 VexRiscv._zz_215_[21]
.sym 120080 VexRiscv._zz_163_[21]
.sym 120081 $abc$40840$n4374
.sym 120082 $abc$40840$n4365
.sym 120083 VexRiscv._zz_214_[20]
.sym 120084 VexRiscv._zz_163_[20]
.sym 120085 $abc$40840$n6782_1
.sym 120087 basesoc_timer0_eventmanager_status_w
.sym 120091 VexRiscv._zz_214_[12]
.sym 120092 VexRiscv._zz_163_[12]
.sym 120093 $abc$40840$n6782_1
.sym 120095 $abc$40840$n4987_1
.sym 120096 VexRiscv._zz_79_[12]
.sym 120097 $abc$40840$n6779
.sym 120099 basesoc_uart_phy_rx_busy
.sym 120100 $abc$40840$n7037
.sym 120103 basesoc_uart_phy_rx_busy
.sym 120104 $abc$40840$n7055
.sym 120107 basesoc_uart_phy_rx_busy
.sym 120108 $abc$40840$n7057
.sym 120111 VexRiscv._zz_214_[21]
.sym 120112 VexRiscv._zz_163_[21]
.sym 120113 $abc$40840$n6779
.sym 120114 $abc$40840$n6782_1
.sym 120115 basesoc_vexriscv_ibus_adr[17]
.sym 120116 basesoc_vexriscv_dbus_adr[17]
.sym 120117 grant
.sym 120119 basesoc_uart_phy_tx_busy
.sym 120120 $abc$40840$n7164
.sym 120123 basesoc_uart_phy_rx_busy
.sym 120124 $abc$40840$n7061
.sym 120127 basesoc_uart_phy_rx_busy
.sym 120128 $abc$40840$n7053
.sym 120131 $abc$40840$n140
.sym 120135 basesoc_vexriscv_ibus_adr[26]
.sym 120136 basesoc_vexriscv_dbus_adr[26]
.sym 120137 $abc$40840$n3752
.sym 120138 grant
.sym 120139 $abc$40840$n4979_1
.sym 120140 VexRiscv._zz_79_[10]
.sym 120141 $abc$40840$n6779
.sym 120143 VexRiscv._zz_79_[10]
.sym 120144 $abc$40840$n4564_1
.sym 120145 $abc$40840$n4374
.sym 120147 basesoc_vexriscv_ibus_adr[16]
.sym 120148 basesoc_vexriscv_dbus_adr[16]
.sym 120149 grant
.sym 120151 basesoc_vexriscv_ibus_adr[28]
.sym 120152 basesoc_vexriscv_dbus_adr[28]
.sym 120153 grant
.sym 120155 VexRiscv._zz_214_[10]
.sym 120156 VexRiscv._zz_163_[10]
.sym 120157 $abc$40840$n6782_1
.sym 120159 VexRiscv._zz_215_[10]
.sym 120160 VexRiscv._zz_163_[10]
.sym 120161 $abc$40840$n4365
.sym 120163 basesoc_timer0_value[19]
.sym 120167 basesoc_uart_phy_tx_busy
.sym 120168 $abc$40840$n7035
.sym 120171 VexRiscv._zz_215_[27]
.sym 120172 VexRiscv._zz_163_[27]
.sym 120173 $abc$40840$n4365
.sym 120175 $abc$40840$n138
.sym 120179 VexRiscv._zz_214_[27]
.sym 120180 VexRiscv._zz_163_[27]
.sym 120181 $abc$40840$n6782_1
.sym 120183 VexRiscv._zz_215_[3]
.sym 120184 VexRiscv._zz_163_[3]
.sym 120185 $abc$40840$n4365
.sym 120187 basesoc_uart_phy_rx_busy
.sym 120188 $abc$40840$n7077
.sym 120191 basesoc_uart_phy_rx_busy
.sym 120192 $abc$40840$n7097
.sym 120195 VexRiscv._zz_79_[3]
.sym 120196 $abc$40840$n4438_1
.sym 120197 $abc$40840$n4374
.sym 120199 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 120200 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 120201 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 120202 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 120203 VexRiscv._zz_79_[19]
.sym 120207 $abc$40840$n4848_1
.sym 120208 VexRiscv._zz_79_[27]
.sym 120209 $abc$40840$n4378
.sym 120210 $abc$40840$n4374
.sym 120211 $abc$40840$n5047
.sym 120212 VexRiscv._zz_79_[27]
.sym 120213 $abc$40840$n4938_1
.sym 120214 $abc$40840$n6779
.sym 120215 $abc$40840$n6687_1
.sym 120216 $abc$40840$n4372
.sym 120217 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[0]
.sym 120218 $abc$40840$n4373_1
.sym 120219 VexRiscv._zz_215_[19]
.sym 120220 VexRiscv._zz_163_[19]
.sym 120221 $abc$40840$n4374
.sym 120222 $abc$40840$n4365
.sym 120223 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 120224 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 120225 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 120226 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 120227 VexRiscv._zz_214_[19]
.sym 120228 VexRiscv._zz_163_[19]
.sym 120229 $abc$40840$n6779
.sym 120230 $abc$40840$n6782_1
.sym 120231 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[18]
.sym 120235 $abc$40840$n5015
.sym 120236 $abc$40840$n5014
.sym 120237 VexRiscv._zz_35_[19]
.sym 120238 $abc$40840$n4938_1
.sym 120239 $abc$40840$n4932_1
.sym 120240 VexRiscv._zz_79_[0]
.sym 120241 $abc$40840$n6779
.sym 120243 VexRiscv._zz_215_[0]
.sym 120244 VexRiscv._zz_163_[0]
.sym 120245 $abc$40840$n4365
.sym 120247 VexRiscv._zz_79_[4]
.sym 120248 $abc$40840$n4447_1
.sym 120249 $abc$40840$n4374
.sym 120251 $abc$40840$n4716_1
.sym 120252 $abc$40840$n4719_1
.sym 120253 VexRiscv._zz_35_[19]
.sym 120254 $abc$40840$n4378
.sym 120255 VexRiscv._zz_79_[0]
.sym 120256 $abc$40840$n4364_1
.sym 120257 $abc$40840$n4374
.sym 120259 VexRiscv._zz_214_[0]
.sym 120260 VexRiscv._zz_163_[0]
.sym 120261 $abc$40840$n6782_1
.sym 120263 VexRiscv._zz_79_[21]
.sym 120264 $abc$40840$n6779
.sym 120267 $abc$40840$n5023_1
.sym 120268 $abc$40840$n5022_1
.sym 120269 VexRiscv._zz_35_[21]
.sym 120270 $abc$40840$n4938_1
.sym 120271 $abc$40840$n4748_1
.sym 120272 $abc$40840$n4751_1
.sym 120273 VexRiscv._zz_35_[21]
.sym 120274 $abc$40840$n4378
.sym 120275 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 120279 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 120280 basesoc_vexriscv_ibus_adr[7]
.sym 120281 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 120283 VexRiscv._zz_194_[25]
.sym 120284 VexRiscv._zz_194_[26]
.sym 120285 VexRiscv._zz_311_
.sym 120287 sys_rst
.sym 120288 basesoc_dat_w[2]
.sym 120291 $abc$40840$n4945_1
.sym 120292 VexRiscv._zz_36_[2]
.sym 120293 $abc$40840$n4939
.sym 120295 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 120299 basesoc_vexriscv_ibus_adr[3]
.sym 120300 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 120301 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 120303 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 120307 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 120308 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 120309 VexRiscv._zz_190_
.sym 120310 $abc$40840$n235
.sym 120311 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 120315 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 120319 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 120323 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 120327 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 120331 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 120335 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 120339 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 120340 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 120341 VexRiscv._zz_190_
.sym 120342 $abc$40840$n235
.sym 120343 VexRiscv._zz_135_[3]
.sym 120347 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 120348 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 120349 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 120351 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 120355 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 120359 $abc$40840$n11
.sym 120363 $abc$40840$n9
.sym 120367 $abc$40840$n7
.sym 120371 VexRiscv._zz_194_[24]
.sym 120372 VexRiscv._zz_194_[25]
.sym 120373 VexRiscv._zz_311_
.sym 120375 VexRiscv._zz_194_[12]
.sym 120376 VexRiscv._zz_194_[13]
.sym 120377 VexRiscv._zz_311_
.sym 120379 VexRiscv._zz_194_[27]
.sym 120380 VexRiscv._zz_194_[28]
.sym 120381 VexRiscv._zz_311_
.sym 120383 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 120384 VexRiscv._zz_287_[0]
.sym 120385 VexRiscv._zz_287_[1]
.sym 120386 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 120387 VexRiscv.memory_arbitration_isValid
.sym 120388 VexRiscv.lastStageIsFiring
.sym 120391 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[26]
.sym 120395 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[25]
.sym 120399 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[27]
.sym 120403 basesoc_vexriscv_ibus_adr[24]
.sym 120404 basesoc_vexriscv_ibus_adr[25]
.sym 120407 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[12]
.sym 120411 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[6]
.sym 120415 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[19]
.sym 120419 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 120420 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 120421 VexRiscv._zz_190_
.sym 120422 $abc$40840$n235
.sym 120423 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]
.sym 120427 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]
.sym 120431 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]
.sym 120435 $abc$40840$n6338
.sym 120436 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 120439 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 120440 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 120441 VexRiscv._zz_190_
.sym 120442 $abc$40840$n235
.sym 120443 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]
.sym 120447 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 120448 $abc$40840$n5069
.sym 120449 $abc$40840$n5068
.sym 120450 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[15]
.sym 120451 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]
.sym 120455 VexRiscv._zz_41_[15]
.sym 120459 $PACKER_GND_NET
.sym 120463 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 120464 $abc$40840$n5069
.sym 120465 $abc$40840$n5068
.sym 120466 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[22]
.sym 120467 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[0]
.sym 120468 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 120469 $abc$40840$n235
.sym 120470 VexRiscv._zz_192_
.sym 120471 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 120475 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 120476 $abc$40840$n5069
.sym 120477 $abc$40840$n5068
.sym 120478 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[30]
.sym 120479 VexRiscv._zz_41_[8]
.sym 120483 VexRiscv._zz_41_[20]
.sym 120487 $abc$40840$n9
.sym 120491 VexRiscv.IBusCachedPlugin_cache._zz_10_[5]
.sym 120492 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 120493 VexRiscv.IBusCachedPlugin_cache._zz_10_[15]
.sym 120494 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 120495 VexRiscv.IBusCachedPlugin_cache._zz_10_[12]
.sym 120496 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 120497 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 120498 VexRiscv.IBusCachedPlugin_cache._zz_10_[9]
.sym 120499 VexRiscv.IBusCachedPlugin_cache._zz_10_[14]
.sym 120500 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 120501 VexRiscv.IBusCachedPlugin_cache._zz_10_[13]
.sym 120502 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 120503 $abc$40840$n3
.sym 120507 $abc$40840$n4231_1
.sym 120508 $abc$40840$n4237_1
.sym 120509 $abc$40840$n6673_1
.sym 120510 $abc$40840$n6680_1
.sym 120511 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 120512 VexRiscv.IBusCachedPlugin_cache._zz_10_[12]
.sym 120513 VexRiscv.IBusCachedPlugin_cache._zz_10_[2]
.sym 120514 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 120515 $abc$40840$n11
.sym 120519 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 120520 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 120521 VexRiscv.IBusCachedPlugin_cache._zz_10_[10]
.sym 120522 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 120523 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 120524 VexRiscv.IBusCachedPlugin_cache._zz_10_[10]
.sym 120525 VexRiscv.IBusCachedPlugin_cache._zz_10_[9]
.sym 120526 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 120527 VexRiscv.IBusCachedPlugin_cache._zz_10_[16]
.sym 120528 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 120529 VexRiscv.IBusCachedPlugin_cache._zz_10_[7]
.sym 120530 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 120531 VexRiscv.IBusCachedPlugin_cache._zz_10_[4]
.sym 120532 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 120533 VexRiscv.IBusCachedPlugin_cache._zz_10_[18]
.sym 120534 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 120535 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 120536 VexRiscv.IBusCachedPlugin_cache._zz_10_[16]
.sym 120537 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 120538 VexRiscv.IBusCachedPlugin_cache._zz_10_[14]
.sym 120539 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 120540 VexRiscv._zz_10_[1]
.sym 120541 VexRiscv._zz_10_[0]
.sym 120543 $PACKER_GND_NET
.sym 120547 $abc$40840$n6820_1
.sym 120548 $abc$40840$n4228
.sym 120549 $abc$40840$n6677_1
.sym 120550 $abc$40840$n6815_1
.sym 120551 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 120555 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 120556 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 120557 VexRiscv.IBusCachedPlugin_cache._zz_10_[0]
.sym 120559 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 120560 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 120561 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 120563 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 120564 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 120565 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 120566 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 120567 VexRiscv.IBusCachedPlugin_cache._zz_10_[11]
.sym 120568 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 120569 VexRiscv.IBusCachedPlugin_cache._zz_10_[19]
.sym 120570 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 120571 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 120575 VexRiscv.IBusCachedPlugin_cache._zz_10_[3]
.sym 120576 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 120577 $abc$40840$n4220
.sym 120578 $abc$40840$n4222
.sym 120579 VexRiscv.IBusCachedPlugin_cache._zz_10_[8]
.sym 120580 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 120581 $abc$40840$n4221
.sym 120583 $abc$40840$n2301
.sym 120584 $abc$40840$n7105
.sym 120587 $abc$40840$n2301
.sym 120588 $abc$40840$n7101
.sym 120592 $PACKER_VCC_NET
.sym 120593 basesoc_uart_phy_tx_bitcount[0]
.sym 120595 basesoc_uart_phy_tx_reg[0]
.sym 120596 $abc$40840$n3768
.sym 120597 $abc$40840$n2301
.sym 120599 $abc$40840$n3768
.sym 120600 basesoc_uart_phy_tx_busy
.sym 120601 basesoc_uart_phy_uart_clk_txen
.sym 120602 $abc$40840$n3765
.sym 120603 basesoc_uart_phy_tx_busy
.sym 120604 basesoc_uart_phy_uart_clk_txen
.sym 120605 $abc$40840$n3765
.sym 120611 $abc$40840$n2301
.sym 120612 $abc$40840$n7107
.sym 120615 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 120619 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 120627 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 120639 VexRiscv._zz_335_
.sym 120647 basesoc_dat_w[4]
.sym 120651 basesoc_dat_w[2]
.sym 120663 basesoc_dat_w[3]
.sym 120667 basesoc_dat_w[1]
.sym 120671 basesoc_ctrl_reset_reset_r
.sym 120679 $abc$40840$n5880_1
.sym 120680 array_muxed1[4]
.sym 120683 array_muxed1[4]
.sym 120699 $abc$40840$n5880_1
.sym 120700 array_muxed1[4]
.sym 120711 spiflash_bus_dat_r[18]
.sym 120712 array_muxed0[1]
.sym 120713 $abc$40840$n3904
.sym 120719 spiflash_bus_dat_r[17]
.sym 120720 array_muxed0[0]
.sym 120721 $abc$40840$n3904
.sym 120727 $abc$40840$n3895_1
.sym 120728 spiflash_bus_dat_r[0]
.sym 120729 $abc$40840$n4058_1
.sym 120730 $abc$40840$n3904
.sym 120731 spiflash_bus_dat_r[23]
.sym 120732 array_muxed0[6]
.sym 120733 $abc$40840$n3904
.sym 120735 $abc$40840$n3895_1
.sym 120736 spiflash_bus_dat_r[2]
.sym 120737 $abc$40840$n4061
.sym 120738 $abc$40840$n3904
.sym 120739 spiflash_bus_dat_r[8]
.sym 120740 array_muxed0[7]
.sym 120741 $abc$40840$n3904
.sym 120743 $abc$40840$n6457_1
.sym 120744 $abc$40840$n6458_1
.sym 120747 basesoc_bus_wishbone_dat_r[2]
.sym 120748 slave_sel_r[0]
.sym 120749 spiflash_bus_dat_r[2]
.sym 120750 slave_sel_r[1]
.sym 120751 spiflash_bus_dat_r[8]
.sym 120752 slave_sel_r[1]
.sym 120753 $abc$40840$n6478_1
.sym 120755 basesoc_bus_wishbone_dat_r[1]
.sym 120756 slave_sel_r[0]
.sym 120757 spiflash_bus_dat_r[1]
.sym 120758 slave_sel_r[1]
.sym 120759 basesoc_bus_wishbone_dat_r[0]
.sym 120760 slave_sel_r[0]
.sym 120761 spiflash_bus_dat_r[0]
.sym 120762 slave_sel_r[1]
.sym 120763 $abc$40840$n6454_1
.sym 120764 $abc$40840$n6455_1
.sym 120767 spiflash_bus_dat_r[7]
.sym 120768 csrbankarray_csrbank3_bitbang0_w[0]
.sym 120769 csrbankarray_csrbank3_bitbang_en0_w
.sym 120771 $abc$40840$n6460_1
.sym 120772 $abc$40840$n6461_1
.sym 120779 basesoc_bus_wishbone_dat_r[3]
.sym 120780 slave_sel_r[0]
.sym 120781 spiflash_bus_dat_r[3]
.sym 120782 slave_sel_r[1]
.sym 120783 basesoc_ctrl_reset_reset_r
.sym 120787 basesoc_bus_wishbone_dat_r[4]
.sym 120788 slave_sel_r[0]
.sym 120789 spiflash_bus_dat_r[4]
.sym 120790 slave_sel_r[1]
.sym 120791 basesoc_dat_w[3]
.sym 120802 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 120807 basesoc_dat_w[5]
.sym 120811 basesoc_ctrl_reset_reset_r
.sym 120815 basesoc_dat_w[2]
.sym 120819 basesoc_bus_wishbone_dat_r[7]
.sym 120820 slave_sel_r[0]
.sym 120821 spiflash_bus_dat_r[7]
.sym 120822 slave_sel_r[1]
.sym 120823 basesoc_bus_wishbone_dat_r[5]
.sym 120824 slave_sel_r[0]
.sym 120825 spiflash_bus_dat_r[5]
.sym 120826 slave_sel_r[1]
.sym 120827 basesoc_bus_wishbone_dat_r[6]
.sym 120828 slave_sel_r[0]
.sym 120829 spiflash_bus_dat_r[6]
.sym 120830 slave_sel_r[1]
.sym 120831 basesoc_dat_w[6]
.sym 120835 basesoc_dat_w[7]
.sym 120839 sys_rst
.sym 120840 basesoc_dat_w[6]
.sym 120843 basesoc_timer0_load_storage[2]
.sym 120844 $abc$40840$n6160_1
.sym 120845 basesoc_timer0_en_storage
.sym 120847 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 120848 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 120849 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 120850 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 120851 basesoc_timer0_load_storage[0]
.sym 120852 $abc$40840$n6156_1
.sym 120853 basesoc_timer0_en_storage
.sym 120855 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 120856 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 120857 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 120858 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 120859 slave_sel[0]
.sym 120863 basesoc_timer0_reload_storage[0]
.sym 120864 $abc$40840$n6836
.sym 120865 basesoc_timer0_eventmanager_status_w
.sym 120868 basesoc_timer0_value[0]
.sym 120870 $PACKER_VCC_NET
.sym 120871 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 120872 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 120873 $abc$40840$n4531_1
.sym 120874 $abc$40840$n4441_1
.sym 120875 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 120876 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 120877 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 120878 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 120879 $abc$40840$n4613_1
.sym 120880 $abc$40840$n4530_1
.sym 120881 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[12]
.sym 120882 $abc$40840$n4373_1
.sym 120883 $abc$40840$n4596_1
.sym 120884 $abc$40840$n4530_1
.sym 120885 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[11]
.sym 120886 $abc$40840$n4373_1
.sym 120887 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 120888 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 120889 $abc$40840$n4531_1
.sym 120890 $abc$40840$n4441_1
.sym 120891 basesoc_dat_w[5]
.sym 120895 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 120896 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 120897 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 120898 $abc$40840$n6717
.sym 120899 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 120900 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 120901 $abc$40840$n4531_1
.sym 120902 $abc$40840$n4441_1
.sym 120903 $abc$40840$n4566_1
.sym 120904 $abc$40840$n4530_1
.sym 120905 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10]
.sym 120906 $abc$40840$n4373_1
.sym 120907 $abc$40840$n4864
.sym 120908 $abc$40840$n4667
.sym 120909 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[28]
.sym 120910 $abc$40840$n4373_1
.sym 120911 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 120912 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 120913 $abc$40840$n4531_1
.sym 120914 $abc$40840$n4441_1
.sym 120915 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[7]
.sym 120916 $abc$40840$n6718_1
.sym 120917 $abc$40840$n4373_1
.sym 120919 spram_bus_ack
.sym 120920 basesoc_bus_wishbone_ack
.sym 120921 spiflash_bus_ack
.sym 120923 spram_bus_ack
.sym 120924 $abc$40840$n6452_1
.sym 120927 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 120928 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 120929 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 120930 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 120931 VexRiscv._zz_253_[1]
.sym 120932 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 120935 VexRiscv._zz_253_[1]
.sym 120936 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 120939 $abc$40840$n4896
.sym 120940 $abc$40840$n4667
.sym 120941 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[30]
.sym 120942 $abc$40840$n4373_1
.sym 120943 VexRiscv._zz_79_[28]
.sym 120944 $abc$40840$n4374
.sym 120947 $abc$40840$n4378
.sym 120948 VexRiscv._zz_35_[26]
.sym 120949 $abc$40840$n4828
.sym 120951 $abc$40840$n4532
.sym 120952 $abc$40840$n4530_1
.sym 120953 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[8]
.sym 120954 $abc$40840$n4373_1
.sym 120955 VexRiscv._zz_253_[1]
.sym 120956 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 120959 $abc$40840$n11
.sym 120963 $abc$40840$n4702_1
.sym 120964 $abc$40840$n4667
.sym 120965 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[18]
.sym 120966 $abc$40840$n4373_1
.sym 120967 VexRiscv._zz_215_[28]
.sym 120968 VexRiscv._zz_163_[28]
.sym 120969 $abc$40840$n4374
.sym 120970 $abc$40840$n4365
.sym 120971 basesoc_uart_phy_sink_ready
.sym 120972 basesoc_uart_phy_sink_valid
.sym 120973 basesoc_uart_tx_fifo_level0[4]
.sym 120974 $abc$40840$n3783_1
.sym 120975 basesoc_uart_phy_sink_ready
.sym 120976 basesoc_uart_phy_tx_busy
.sym 120977 basesoc_uart_phy_sink_valid
.sym 120979 VexRiscv.decode_to_execute_RS2[23]
.sym 120980 VexRiscv._zz_129_[7]
.sym 120981 VexRiscv._zz_170_[1]
.sym 120983 $abc$40840$n4862
.sym 120984 $abc$40840$n4865
.sym 120985 VexRiscv._zz_35_[28]
.sym 120986 $abc$40840$n4378
.sym 120987 VexRiscv._zz_129_[3]
.sym 120988 VexRiscv.decode_to_execute_RS2[11]
.sym 120989 VexRiscv._zz_170_[0]
.sym 120990 VexRiscv._zz_170_[1]
.sym 120991 VexRiscv._zz_79_[30]
.sym 120992 $abc$40840$n4374
.sym 120995 VexRiscv._zz_35_[26]
.sym 120996 $abc$40840$n5042
.sym 120997 $abc$40840$n4938_1
.sym 120999 VexRiscv._zz_79_[29]
.sym 121000 $abc$40840$n6779
.sym 121003 VexRiscv._zz_215_[30]
.sym 121004 VexRiscv._zz_163_[30]
.sym 121005 $abc$40840$n4374
.sym 121006 $abc$40840$n4365
.sym 121007 VexRiscv._zz_79_[29]
.sym 121008 $abc$40840$n4374
.sym 121011 $abc$40840$n126
.sym 121015 VexRiscv._zz_215_[8]
.sym 121016 VexRiscv._zz_163_[8]
.sym 121017 $abc$40840$n4365
.sym 121019 $abc$40840$n4894
.sym 121020 $abc$40840$n4897_1
.sym 121021 VexRiscv._zz_35_[30]
.sym 121022 $abc$40840$n4378
.sym 121023 VexRiscv._zz_79_[8]
.sym 121024 $abc$40840$n4528_1
.sym 121025 $abc$40840$n4374
.sym 121027 $abc$40840$n2301
.sym 121031 VexRiscv._zz_79_[28]
.sym 121032 $abc$40840$n6779
.sym 121035 VexRiscv._zz_214_[28]
.sym 121036 VexRiscv._zz_163_[28]
.sym 121037 $abc$40840$n6779
.sym 121038 $abc$40840$n6782_1
.sym 121039 VexRiscv._zz_214_[18]
.sym 121040 VexRiscv._zz_163_[18]
.sym 121041 $abc$40840$n6782_1
.sym 121043 VexRiscv.DBusSimplePlugin_redoBranch_payload[21]
.sym 121047 $abc$40840$n5051
.sym 121048 $abc$40840$n5050
.sym 121049 VexRiscv._zz_35_[28]
.sym 121050 $abc$40840$n4938_1
.sym 121051 VexRiscv.DBusSimplePlugin_redoBranch_payload[24]
.sym 121055 basesoc_timer0_eventmanager_status_w
.sym 121056 basesoc_timer0_zero_old_trigger
.sym 121059 $abc$40840$n5011_1
.sym 121060 VexRiscv._zz_79_[18]
.sym 121061 $abc$40840$n6779
.sym 121063 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 121067 basesoc_vexriscv_ibus_adr[12]
.sym 121068 basesoc_vexriscv_dbus_adr[12]
.sym 121069 grant
.sym 121071 basesoc_vexriscv_ibus_adr[22]
.sym 121072 basesoc_vexriscv_dbus_adr[22]
.sym 121073 grant
.sym 121075 VexRiscv._zz_35_[9]
.sym 121076 $abc$40840$n4974
.sym 121077 $abc$40840$n4938_1
.sym 121079 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 121083 VexRiscv._zz_79_[30]
.sym 121084 $abc$40840$n6779
.sym 121087 $abc$40840$n5059
.sym 121088 $abc$40840$n5058_1
.sym 121089 VexRiscv._zz_35_[30]
.sym 121090 $abc$40840$n4938_1
.sym 121091 VexRiscv._zz_214_[30]
.sym 121092 VexRiscv._zz_163_[30]
.sym 121093 $abc$40840$n6779
.sym 121094 $abc$40840$n6782_1
.sym 121095 VexRiscv._zz_79_[2]
.sym 121099 VexRiscv._zz_79_[17]
.sym 121103 $abc$40840$n4971
.sym 121104 VexRiscv._zz_79_[8]
.sym 121105 $abc$40840$n6779
.sym 121107 VexRiscv._zz_214_[8]
.sym 121108 VexRiscv._zz_163_[8]
.sym 121109 $abc$40840$n6782_1
.sym 121111 VexRiscv._zz_79_[10]
.sym 121115 VexRiscv._zz_79_[27]
.sym 121119 VexRiscv._zz_79_[3]
.sym 121123 $abc$40840$n4790
.sym 121124 $abc$40840$n6753_1
.sym 121125 $abc$40840$n3932
.sym 121127 $PACKER_VCC_NET
.sym 121131 VexRiscv._zz_215_[17]
.sym 121132 VexRiscv._zz_163_[17]
.sym 121133 $abc$40840$n4374
.sym 121134 $abc$40840$n4365
.sym 121135 VexRiscv._zz_214_[17]
.sym 121136 VexRiscv._zz_163_[17]
.sym 121137 $abc$40840$n6779
.sym 121138 $abc$40840$n6782_1
.sym 121139 $abc$40840$n6706_1
.sym 121140 $abc$40840$n4442_1
.sym 121141 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[3]
.sym 121142 $abc$40840$n4373_1
.sym 121143 $abc$40840$n4951_1
.sym 121144 VexRiscv._zz_79_[3]
.sym 121145 $abc$40840$n6779
.sym 121147 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 121148 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 121149 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 121150 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 121151 $PACKER_VCC_NET
.sym 121155 VexRiscv._zz_214_[3]
.sym 121156 VexRiscv._zz_163_[3]
.sym 121157 $abc$40840$n6782_1
.sym 121159 $abc$40840$n5007
.sym 121160 $abc$40840$n5006
.sym 121161 VexRiscv._zz_35_[17]
.sym 121162 $abc$40840$n4938_1
.sym 121163 VexRiscv._zz_79_[17]
.sym 121164 $abc$40840$n6779
.sym 121167 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 121171 VexRiscv._zz_253_[1]
.sym 121172 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 121175 VexRiscv._zz_135_[24]
.sym 121179 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 121183 $abc$40840$n4847
.sym 121184 $abc$40840$n4667
.sym 121185 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[27]
.sym 121186 $abc$40840$n4373_1
.sym 121187 $abc$40840$n4683
.sym 121188 $abc$40840$n4686
.sym 121189 VexRiscv._zz_35_[17]
.sym 121190 $abc$40840$n4378
.sym 121191 VexRiscv._zz_79_[19]
.sym 121192 $abc$40840$n6779
.sym 121195 $abc$40840$n2450
.sym 121196 $abc$40840$n3850
.sym 121199 $abc$40840$n4718_1
.sym 121200 $abc$40840$n4667
.sym 121201 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[19]
.sym 121202 $abc$40840$n4373_1
.sym 121203 $abc$40840$n4750_1
.sym 121204 $abc$40840$n4667
.sym 121205 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[21]
.sym 121206 $abc$40840$n4373_1
.sym 121207 VexRiscv._zz_253_[1]
.sym 121208 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 121211 $abc$40840$n2450
.sym 121215 VexRiscv._zz_79_[19]
.sym 121216 $abc$40840$n4374
.sym 121219 VexRiscv._zz_253_[1]
.sym 121220 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 121223 basesoc_adr[1]
.sym 121227 VexRiscv.reset
.sym 121231 VexRiscv._zz_160_
.sym 121232 VexRiscv._zz_149_
.sym 121235 VexRiscv.lastStageIsFiring
.sym 121236 VexRiscv.memory_to_writeBack_MEMORY_ENABLE
.sym 121239 VexRiscv._zz_79_[21]
.sym 121240 $abc$40840$n4374
.sym 121243 VexRiscv.CsrPlugin_interrupt_targetPrivilege[1]
.sym 121244 $abc$40840$n3660_1
.sym 121245 VexRiscv.CsrPlugin_interrupt_targetPrivilege[0]
.sym 121246 VexRiscv.CsrPlugin_hadException
.sym 121247 basesoc_adr[0]
.sym 121251 $abc$40840$n5347_1
.sym 121252 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 121253 $abc$40840$n5337_1
.sym 121255 VexRiscv.CsrPlugin_mepc[5]
.sym 121256 VexRiscv.lastStagePc[5]
.sym 121257 $abc$40840$n2653
.sym 121259 sys_rst
.sym 121260 basesoc_uart_tx_fifo_do_read
.sym 121263 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 121267 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 121271 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 121275 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 121276 basesoc_vexriscv_ibus_adr[4]
.sym 121277 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 121279 VexRiscv.CsrPlugin_exception
.sym 121283 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.sym 121284 basesoc_vexriscv_ibus_adr[8]
.sym 121285 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 121287 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 121288 VexRiscv._zz_287_[0]
.sym 121289 VexRiscv._zz_287_[4]
.sym 121290 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 121291 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 121292 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 121293 $abc$40840$n3661_1
.sym 121294 $abc$40840$n3662_1
.sym 121295 VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE
.sym 121296 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 121297 VexRiscv.execute_arbitration_isValid
.sym 121299 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 121300 VexRiscv._zz_287_[3]
.sym 121301 VexRiscv._zz_287_[1]
.sym 121302 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 121303 $abc$40840$n3720
.sym 121304 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 121305 $abc$40840$n5312_1
.sym 121306 $abc$40840$n235
.sym 121307 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 121308 VexRiscv.CsrPlugin_exception
.sym 121309 $abc$40840$n5313_1
.sym 121310 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 121311 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 121312 VexRiscv._zz_287_[2]
.sym 121313 $abc$40840$n4022_1
.sym 121314 $abc$40840$n4023
.sym 121315 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 121319 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 121320 VexRiscv._zz_287_[2]
.sym 121321 $abc$40840$n4010_1
.sym 121322 $abc$40840$n4011
.sym 121323 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 121327 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 121328 VexRiscv._zz_287_[3]
.sym 121329 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 121330 VexRiscv._zz_287_[4]
.sym 121331 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 121335 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 121339 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 121343 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 121347 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 121351 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 121355 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 121359 VexRiscv.IBusCachedPlugin_cache._zz_10_[1]
.sym 121363 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 121367 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 121371 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 121372 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 121373 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 121374 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 121375 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 121379 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 121383 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 121384 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 121385 $abc$40840$n235
.sym 121386 VexRiscv._zz_192_
.sym 121387 basesoc_dat_w[2]
.sym 121391 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 121392 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 121393 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 121394 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 121395 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 121396 basesoc_vexriscv_ibus_adr[6]
.sym 121397 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 121399 basesoc_dat_w[1]
.sym 121403 $abc$40840$n3681
.sym 121404 $abc$40840$n3696
.sym 121405 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 121407 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 121408 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending
.sym 121409 VexRiscv.IBusCachedPlugin_fetchPc_booted
.sym 121410 VexRiscv.IBusCachedPlugin_cache._zz_3_
.sym 121411 $abc$40840$n6654
.sym 121412 $abc$40840$n3765
.sym 121415 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 121419 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[28]
.sym 121423 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 121427 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 121431 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 121435 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[26]
.sym 121439 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[30]
.sym 121443 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 121447 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 121448 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 121451 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[13]
.sym 121455 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 121459 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[31]
.sym 121463 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[12]
.sym 121467 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[14]
.sym 121471 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 121472 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 121473 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 121475 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 121479 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[5]
.sym 121483 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 121484 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 121487 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[3]
.sym 121491 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 121495 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[4]
.sym 121499 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[2]
.sym 121503 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 121507 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[6]
.sym 121511 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 121515 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 121519 sys_rst
.sym 121520 $abc$40840$n2301
.sym 121527 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[0]
.sym 121531 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 121532 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 121533 VexRiscv._zz_190_
.sym 121534 $abc$40840$n235
.sym 121535 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 121539 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 121544 basesoc_uart_phy_tx_bitcount[0]
.sym 121549 basesoc_uart_phy_tx_bitcount[1]
.sym 121553 basesoc_uart_phy_tx_bitcount[2]
.sym 121554 $auto$alumacc.cc:474:replace_alu$4012.C[2]
.sym 121557 basesoc_uart_phy_tx_bitcount[3]
.sym 121558 $auto$alumacc.cc:474:replace_alu$4012.C[3]
.sym 121559 basesoc_uart_phy_tx_bitcount[1]
.sym 121560 basesoc_uart_phy_tx_bitcount[2]
.sym 121561 basesoc_uart_phy_tx_bitcount[3]
.sym 121563 VexRiscv._zz_41_[10]
.sym 121567 basesoc_uart_phy_uart_clk_txen
.sym 121568 basesoc_uart_phy_tx_bitcount[0]
.sym 121569 basesoc_uart_phy_tx_busy
.sym 121570 $abc$40840$n3765
.sym 121571 $abc$40840$n3768
.sym 121572 basesoc_uart_phy_tx_bitcount[0]
.sym 121573 basesoc_uart_phy_tx_busy
.sym 121574 basesoc_uart_phy_uart_clk_txen
.sym 121587 VexRiscv.CsrPlugin_interrupt_code[2]
.sym 121588 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]
.sym 121589 VexRiscv.CsrPlugin_hadException
.sym 121591 VexRiscv.CsrPlugin_interrupt_code[0]
.sym 121592 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]
.sym 121593 VexRiscv.CsrPlugin_hadException
.sym 121611 $PACKER_VCC_NET
.sym 121627 $PACKER_GND_NET
.sym 121639 $abc$40840$n5880_1
.sym 121640 array_muxed1[10]
.sym 121643 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 121644 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 121645 $abc$40840$n6100_1
.sym 121646 $abc$40840$n5880_1
.sym 121647 $abc$40840$n5880_1
.sym 121648 array_muxed1[10]
.sym 121651 $abc$40840$n6348_1
.sym 121652 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 121653 $abc$40840$n6100_1
.sym 121654 $abc$40840$n5880_1
.sym 121655 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 121656 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 121657 $abc$40840$n6100_1
.sym 121658 $abc$40840$n5880_1
.sym 121659 $abc$40840$n5880_1
.sym 121660 array_muxed1[14]
.sym 121663 $abc$40840$n6348_1
.sym 121664 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 121665 $abc$40840$n6100_1
.sym 121666 $abc$40840$n5880_1
.sym 121667 $abc$40840$n5880_1
.sym 121668 array_muxed1[14]
.sym 121699 array_muxed1[0]
.sym 121703 basesoc_dat_w[1]
.sym 121707 basesoc_ctrl_reset_reset_r
.sym 121735 $abc$40840$n3895_1
.sym 121736 spiflash_bus_dat_r[3]
.sym 121737 $abc$40840$n4064
.sym 121738 $abc$40840$n3904
.sym 121747 $abc$40840$n3895_1
.sym 121748 spiflash_bus_dat_r[4]
.sym 121749 $abc$40840$n4060_1
.sym 121750 $abc$40840$n3904
.sym 121751 $abc$40840$n3895_1
.sym 121752 spiflash_bus_dat_r[15]
.sym 121753 $abc$40840$n5880_1
.sym 121754 $abc$40840$n3904
.sym 121755 spiflash_bus_dat_r[14]
.sym 121756 array_muxed0[13]
.sym 121757 $abc$40840$n3904
.sym 121767 $abc$40840$n6466_1
.sym 121768 $abc$40840$n6467_1
.sym 121775 $abc$40840$n6475_1
.sym 121776 $abc$40840$n6476_1
.sym 121783 $abc$40840$n6469_1
.sym 121784 $abc$40840$n6470_1
.sym 121787 $abc$40840$n6463_1
.sym 121788 $abc$40840$n6464_1
.sym 121791 spiflash_bus_dat_r[15]
.sym 121792 slave_sel_r[1]
.sym 121793 $abc$40840$n6492
.sym 121795 $abc$40840$n6472_1
.sym 121796 $abc$40840$n6473_1
.sym 121799 sys_rst
.sym 121800 basesoc_timer0_value[0]
.sym 121801 basesoc_timer0_en_storage
.sym 121807 sys_rst
.sym 121808 basesoc_counter[1]
.sym 121811 basesoc_timer0_reload_storage[1]
.sym 121812 basesoc_timer0_value[1]
.sym 121813 basesoc_timer0_eventmanager_status_w
.sym 121823 basesoc_timer0_load_storage[1]
.sym 121824 $abc$40840$n6158_1
.sym 121825 basesoc_timer0_en_storage
.sym 121827 $abc$40840$n3612_1
.sym 121828 slave_sel[0]
.sym 121829 $abc$40840$n2275
.sym 121830 basesoc_counter[0]
.sym 121831 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 121832 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 121833 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 121834 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 121835 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 121836 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 121837 $abc$40840$n4441_1
.sym 121839 basesoc_counter[0]
.sym 121840 basesoc_counter[1]
.sym 121843 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 121844 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 121847 $abc$40840$n6694
.sym 121848 $abc$40840$n4398_1
.sym 121849 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[1]
.sym 121850 $abc$40840$n4373_1
.sym 121851 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 121852 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 121853 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 121854 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 121855 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 121856 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 121857 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 121858 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 121859 $abc$40840$n6700
.sym 121860 $abc$40840$n4419_1
.sym 121861 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[2]
.sym 121862 $abc$40840$n4373_1
.sym 121863 $abc$40840$n4662
.sym 121864 $abc$40840$n4531_1
.sym 121867 VexRiscv._zz_253_[0]
.sym 121868 VexRiscv._zz_253_[1]
.sym 121871 $abc$40840$n4662
.sym 121872 VexRiscv._zz_253_[1]
.sym 121873 VexRiscv._zz_50_[14]
.sym 121874 VexRiscv._zz_253_[0]
.sym 121875 $abc$40840$n6718_1
.sym 121876 VexRiscv._zz_50_[14]
.sym 121877 $abc$40840$n4531_1
.sym 121879 VexRiscv._zz_253_[1]
.sym 121880 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 121883 basesoc_dat_w[2]
.sym 121887 basesoc_ctrl_reset_reset_r
.sym 121891 basesoc_dat_w[6]
.sym 121895 $abc$40840$n4830
.sym 121896 $abc$40840$n4667
.sym 121897 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[26]
.sym 121898 $abc$40840$n4373_1
.sym 121899 $abc$40840$n6654
.sym 121903 $abc$40840$n4530_1
.sym 121904 $abc$40840$n4668
.sym 121907 $abc$40840$n4661
.sym 121908 $abc$40840$n4530_1
.sym 121909 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[15]
.sym 121910 $abc$40840$n4373_1
.sym 121911 VexRiscv._zz_215_[26]
.sym 121912 VexRiscv._zz_163_[26]
.sym 121913 $abc$40840$n4365
.sym 121915 $abc$40840$n4831
.sym 121916 VexRiscv._zz_79_[26]
.sym 121917 $abc$40840$n4378
.sym 121918 $abc$40840$n4374
.sym 121919 $abc$40840$n4798
.sym 121920 $abc$40840$n4667
.sym 121921 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[24]
.sym 121922 $abc$40840$n4373_1
.sym 121923 VexRiscv._zz_253_[1]
.sym 121924 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 121927 $abc$40840$n5043_1
.sym 121928 VexRiscv._zz_79_[26]
.sym 121929 $abc$40840$n6779
.sym 121931 VexRiscv._zz_79_[8]
.sym 121935 VexRiscv._zz_79_[18]
.sym 121939 VexRiscv._zz_79_[20]
.sym 121943 $abc$40840$n4880
.sym 121944 $abc$40840$n4667
.sym 121945 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[29]
.sym 121946 $abc$40840$n4373_1
.sym 121947 VexRiscv._zz_79_[28]
.sym 121951 VexRiscv._zz_79_[29]
.sym 121955 VexRiscv._zz_79_[30]
.sym 121959 $abc$40840$n4963_1
.sym 121960 VexRiscv._zz_79_[6]
.sym 121961 $abc$40840$n6779
.sym 121963 $abc$40840$n4375
.sym 121964 $abc$40840$n4376_1
.sym 121965 $abc$40840$n4377
.sym 121967 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[29]
.sym 121971 VexRiscv._zz_214_[6]
.sym 121972 VexRiscv._zz_163_[6]
.sym 121973 $abc$40840$n6782_1
.sym 121975 VexRiscv._zz_215_[23]
.sym 121976 VexRiscv._zz_163_[23]
.sym 121977 $abc$40840$n4374
.sym 121978 $abc$40840$n4365
.sym 121979 VexRiscv._zz_214_[26]
.sym 121980 VexRiscv._zz_163_[26]
.sym 121981 $abc$40840$n6782_1
.sym 121983 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 121984 VexRiscv._zz_50_[9]
.sym 121985 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 121986 VexRiscv._zz_50_[11]
.sym 121987 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 121988 VexRiscv._zz_50_[10]
.sym 121989 VexRiscv._zz_50_[8]
.sym 121990 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 121991 $abc$40840$n5035
.sym 121992 VexRiscv._zz_79_[24]
.sym 121993 $abc$40840$n6779
.sym 121995 VexRiscv._zz_215_[15]
.sym 121996 VexRiscv._zz_163_[15]
.sym 121997 $abc$40840$n4365
.sym 121999 VexRiscv._zz_215_[9]
.sym 122000 VexRiscv._zz_163_[9]
.sym 122001 $abc$40840$n4365
.sym 122003 $abc$40840$n4780_1
.sym 122004 $abc$40840$n4783_1
.sym 122005 VexRiscv._zz_35_[23]
.sym 122006 $abc$40840$n4378
.sym 122007 VexRiscv._zz_79_[9]
.sym 122011 VexRiscv._zz_79_[9]
.sym 122012 $abc$40840$n4547_1
.sym 122013 $abc$40840$n4374
.sym 122015 VexRiscv._zz_79_[7]
.sym 122019 VexRiscv._zz_79_[23]
.sym 122020 $abc$40840$n4374
.sym 122023 VexRiscv._zz_79_[15]
.sym 122024 $abc$40840$n4659
.sym 122025 $abc$40840$n4374
.sym 122027 $abc$40840$n4975
.sym 122028 VexRiscv._zz_79_[9]
.sym 122029 $abc$40840$n6779
.sym 122031 $abc$40840$n5029
.sym 122032 VexRiscv._zz_36_[23]
.sym 122033 $abc$40840$n4939
.sym 122035 VexRiscv._zz_214_[9]
.sym 122036 VexRiscv._zz_163_[9]
.sym 122037 $abc$40840$n6782_1
.sym 122039 VexRiscv._zz_214_[23]
.sym 122040 VexRiscv._zz_163_[23]
.sym 122041 $abc$40840$n6779
.sym 122042 $abc$40840$n6782_1
.sym 122043 $abc$40840$n5031_1
.sym 122044 $abc$40840$n5030
.sym 122045 VexRiscv._zz_35_[23]
.sym 122046 $abc$40840$n4938_1
.sym 122047 VexRiscv._zz_36_[23]
.sym 122048 $abc$40840$n4779_1
.sym 122049 $abc$40840$n4379_1
.sym 122051 VexRiscv._zz_79_[23]
.sym 122052 $abc$40840$n6779
.sym 122055 $abc$40840$n6777_1
.sym 122056 $abc$40840$n6778_1
.sym 122057 $abc$40840$n4929_1
.sym 122059 VexRiscv._zz_215_[7]
.sym 122060 VexRiscv._zz_163_[7]
.sym 122061 $abc$40840$n4365
.sym 122063 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 122064 VexRiscv._zz_50_[8]
.sym 122065 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 122066 VexRiscv._zz_50_[9]
.sym 122067 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[7]
.sym 122071 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 122072 VexRiscv._zz_50_[10]
.sym 122073 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 122074 VexRiscv._zz_50_[11]
.sym 122075 $abc$40840$n4785_1
.sym 122076 $abc$40840$n6754_1
.sym 122077 $abc$40840$n3926
.sym 122079 VexRiscv._zz_35_[15]
.sym 122080 $abc$40840$n4658
.sym 122081 $abc$40840$n4378
.sym 122083 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[14]
.sym 122087 VexRiscv._zz_214_[2]
.sym 122088 VexRiscv._zz_163_[2]
.sym 122089 $abc$40840$n6782_1
.sym 122091 VexRiscv._zz_79_[7]
.sym 122092 $abc$40840$n4507_1
.sym 122093 $abc$40840$n4374
.sym 122096 $PACKER_VCC_NET
.sym 122097 basesoc_ctrl_bus_errors[0]
.sym 122099 VexRiscv._zz_214_[15]
.sym 122100 VexRiscv._zz_163_[15]
.sym 122101 $abc$40840$n6782_1
.sym 122103 $abc$40840$n4967_1
.sym 122104 VexRiscv._zz_79_[7]
.sym 122105 $abc$40840$n6779
.sym 122107 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 122108 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 122109 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 122110 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 122111 $abc$40840$n4999
.sym 122112 VexRiscv._zz_79_[15]
.sym 122113 $abc$40840$n6779
.sym 122115 VexRiscv._zz_214_[7]
.sym 122116 VexRiscv._zz_163_[7]
.sym 122117 $abc$40840$n6782_1
.sym 122119 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 122120 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 122121 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 122123 VexRiscv._zz_35_[15]
.sym 122124 $abc$40840$n4998_1
.sym 122125 $abc$40840$n4938_1
.sym 122127 $abc$40840$n4685
.sym 122128 $abc$40840$n4667
.sym 122129 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[17]
.sym 122130 $abc$40840$n4373_1
.sym 122131 $abc$40840$n4947_1
.sym 122132 VexRiscv._zz_79_[2]
.sym 122133 $abc$40840$n6779
.sym 122135 VexRiscv._zz_253_[1]
.sym 122136 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 122139 basesoc_ctrl_reset_reset_r
.sym 122143 VexRiscv._zz_79_[17]
.sym 122144 $abc$40840$n4374
.sym 122147 basesoc_dat_w[3]
.sym 122151 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 122152 basesoc_vexriscv_ibus_adr[5]
.sym 122153 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 122155 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 122159 VexRiscv._zz_35_[2]
.sym 122160 $abc$40840$n4946_1
.sym 122161 $abc$40840$n4938_1
.sym 122163 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 122171 VexRiscv._zz_35_[2]
.sym 122172 $abc$40840$n4414_1
.sym 122173 $abc$40840$n4378
.sym 122179 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 122183 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[30]
.sym 122187 $abc$40840$n233
.sym 122188 $abc$40840$n3932
.sym 122191 basesoc_ctrl_bus_errors[0]
.sym 122192 sys_rst
.sym 122193 $abc$40840$n2271
.sym 122195 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[11]
.sym 122199 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[31]
.sym 122203 $abc$40840$n4017
.sym 122204 VexRiscv.memory_arbitration_isValid
.sym 122205 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 122206 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 122207 VexRiscv.CsrPlugin_exceptionPendings_0
.sym 122208 $abc$40840$n2642
.sym 122209 $abc$40840$n3951
.sym 122211 $abc$40840$n4006_1
.sym 122212 VexRiscv.memory_arbitration_isValid
.sym 122213 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 122214 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 122215 VexRiscv.CsrPlugin_exception
.sym 122216 VexRiscv.execute_arbitration_isValid
.sym 122217 VexRiscv.CsrPlugin_interrupt_valid
.sym 122218 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_4
.sym 122219 VexRiscv.execute_LightShifterPlugin_amplitudeReg[4]
.sym 122220 $abc$40840$n6655
.sym 122221 VexRiscv.execute_LightShifterPlugin_isActive
.sym 122223 VexRiscv.execute_LightShifterPlugin_amplitudeReg[1]
.sym 122224 $abc$40840$n6651_1
.sym 122225 VexRiscv.execute_LightShifterPlugin_isActive
.sym 122227 $abc$40840$n3998
.sym 122228 $abc$40840$n3951
.sym 122231 VexRiscv.execute_LightShifterPlugin_amplitudeReg[3]
.sym 122232 $abc$40840$n6657_1
.sym 122233 VexRiscv.execute_LightShifterPlugin_isActive
.sym 122235 VexRiscv.execute_LightShifterPlugin_amplitudeReg[2]
.sym 122236 $abc$40840$n6649
.sym 122237 VexRiscv.execute_LightShifterPlugin_isActive
.sym 122239 $abc$40840$n2658
.sym 122240 $abc$40840$n3951
.sym 122241 $abc$40840$n4980
.sym 122243 VexRiscv.execute_LightShifterPlugin_amplitude[3]
.sym 122244 VexRiscv.execute_LightShifterPlugin_amplitude[2]
.sym 122245 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 122246 VexRiscv.execute_LightShifterPlugin_amplitude[4]
.sym 122247 $abc$40840$n4021
.sym 122248 $abc$40840$n4013
.sym 122251 $abc$40840$n4009
.sym 122252 VexRiscv.execute_arbitration_isValid
.sym 122253 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 122254 VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE
.sym 122255 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 122256 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 122257 VexRiscv.memory_arbitration_isValid
.sym 122259 $abc$40840$n4017
.sym 122260 $abc$40840$n4012_1
.sym 122263 VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE
.sym 122267 VexRiscv._zz_170_[2]
.sym 122271 $abc$40840$n4004_1
.sym 122272 $abc$40840$n4015
.sym 122273 $abc$40840$n3681
.sym 122274 $abc$40840$n4025
.sym 122275 $abc$40840$n4021
.sym 122276 VexRiscv.execute_arbitration_isValid
.sym 122277 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 122278 VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE
.sym 122279 $abc$40840$n5630_1
.sym 122280 $abc$40840$n5629
.sym 122281 VexRiscv._zz_319_
.sym 122283 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 122284 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 122285 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 122286 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 122287 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 122288 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 122289 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 122290 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 122291 $abc$40840$n4009
.sym 122292 $abc$40840$n4013
.sym 122293 $abc$40840$n4006_1
.sym 122294 $abc$40840$n4012_1
.sym 122295 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 122296 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 122297 $abc$40840$n4014_1
.sym 122298 $abc$40840$n4005
.sym 122299 $abc$40840$n5639
.sym 122300 $abc$40840$n5638_1
.sym 122301 VexRiscv._zz_319_
.sym 122303 $abc$40840$n5594
.sym 122304 $abc$40840$n5593
.sym 122305 VexRiscv._zz_319_
.sym 122307 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 122308 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 122309 $abc$40840$n4018_1
.sym 122310 $abc$40840$n4019
.sym 122311 VexRiscv._zz_287_[0]
.sym 122315 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 122316 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 122317 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 122318 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 122319 VexRiscv._zz_287_[2]
.sym 122323 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 122324 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 122325 $abc$40840$n4007
.sym 122326 $abc$40840$n4008_1
.sym 122327 VexRiscv._zz_287_[3]
.sym 122331 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 122332 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 122333 $abc$40840$n3970
.sym 122334 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 122335 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 122336 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 122337 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 122338 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 122339 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 122340 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 122341 $abc$40840$n3677_1
.sym 122343 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 122344 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 122345 VexRiscv._zz_190_
.sym 122346 $abc$40840$n235
.sym 122347 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[8]
.sym 122351 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[1]
.sym 122355 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 122359 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[25]
.sym 122363 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 122364 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 122365 $abc$40840$n3677_1
.sym 122367 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 122371 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 122372 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 122373 VexRiscv._zz_190_
.sym 122374 $abc$40840$n235
.sym 122375 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 122376 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 122377 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 122378 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 122379 $abc$40840$n5451_1
.sym 122380 $abc$40840$n5452_1
.sym 122383 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 122384 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 122385 $abc$40840$n3677_1
.sym 122387 $abc$40840$n5430_1
.sym 122388 $abc$40840$n5431_1
.sym 122391 $abc$40840$n5427_1
.sym 122392 $abc$40840$n5428_1
.sym 122395 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 122396 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 122397 VexRiscv._zz_190_
.sym 122398 $abc$40840$n235
.sym 122399 VexRiscv._zz_192_
.sym 122400 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 122401 $abc$40840$n3990
.sym 122403 $abc$40840$n5487_1
.sym 122404 $abc$40840$n5488
.sym 122407 $abc$40840$n3960
.sym 122408 $abc$40840$n3978
.sym 122409 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 122410 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 122411 basesoc_ctrl_bus_errors[1]
.sym 122415 $abc$40840$n3684
.sym 122416 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 122417 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 122418 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 122419 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 122420 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 122421 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 122422 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 122423 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 122424 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 122425 $abc$40840$n3960
.sym 122426 $abc$40840$n3967
.sym 122427 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 122428 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 122429 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 122430 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 122431 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 122432 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 122433 $abc$40840$n3960
.sym 122434 $abc$40840$n3961
.sym 122435 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 122436 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 122437 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 122438 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 122439 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 122440 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 122441 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 122442 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 122443 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 122444 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 122445 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 122447 $abc$40840$n3959
.sym 122448 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 122449 $abc$40840$n3964
.sym 122450 $abc$40840$n6661
.sym 122451 $abc$40840$n3684
.sym 122452 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 122453 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 122454 $abc$40840$n3964
.sym 122455 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 122456 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 122457 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 122458 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 122459 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 122460 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 122461 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 122463 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 122464 $abc$40840$n3966
.sym 122465 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 122466 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 122467 basesoc_uart_phy_rx
.sym 122471 $abc$40840$n6663_1
.sym 122472 $abc$40840$n3992
.sym 122473 $abc$40840$n6659_1
.sym 122474 $abc$40840$n3990
.sym 122475 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 122476 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 122477 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 122478 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 122479 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 122480 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 122481 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 122482 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 122483 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 122484 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 122485 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 122486 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 122487 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 122488 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 122489 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 122491 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 122492 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 122493 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 122494 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 122495 VexRiscv._zz_287_[1]
.sym 122499 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 122500 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 122501 $abc$40840$n3684
.sym 122502 $abc$40840$n3987
.sym 122503 VexRiscv._zz_190_
.sym 122504 $abc$40840$n235
.sym 122511 $abc$40840$n5493_1
.sym 122512 $abc$40840$n5494
.sym 122515 $abc$40840$n5481_1
.sym 122516 $abc$40840$n5482
.sym 122519 $abc$40840$n3990
.sym 122520 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 122521 $abc$40840$n5402_1
.sym 122523 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 122524 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 122525 VexRiscv._zz_190_
.sym 122526 $abc$40840$n235
.sym 122531 $abc$40840$n5409_1
.sym 122532 $abc$40840$n5410_1
.sym 122539 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 122543 VexRiscv.DBusSimplePlugin_redoBranch_payload[8]
.sym 122555 VexRiscv.DBusSimplePlugin_redoBranch_payload[5]
.sym 122559 VexRiscv.DBusSimplePlugin_redoBranch_payload[25]
.sym 122575 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]
.sym 122595 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]
.sym 122599 $abc$40840$n5880_1
.sym 122600 array_muxed1[2]
.sym 122603 spram_dataout10[10]
.sym 122604 spram_dataout00[10]
.sym 122605 $abc$40840$n5880_1
.sym 122606 slave_sel_r[2]
.sym 122607 spram_dataout10[4]
.sym 122608 spram_dataout00[4]
.sym 122609 $abc$40840$n5880_1
.sym 122610 slave_sel_r[2]
.sym 122611 $abc$40840$n5880_1
.sym 122612 array_muxed1[9]
.sym 122615 spram_dataout10[8]
.sym 122616 spram_dataout00[8]
.sym 122617 $abc$40840$n5880_1
.sym 122618 slave_sel_r[2]
.sym 122619 $abc$40840$n5880_1
.sym 122620 array_muxed1[2]
.sym 122623 $abc$40840$n5880_1
.sym 122624 array_muxed1[9]
.sym 122627 spram_dataout10[7]
.sym 122628 spram_dataout00[7]
.sym 122629 $abc$40840$n5880_1
.sym 122630 slave_sel_r[2]
.sym 122631 $abc$40840$n5880_1
.sym 122632 array_muxed1[1]
.sym 122635 $abc$40840$n5880_1
.sym 122636 array_muxed1[15]
.sym 122639 $abc$40840$n5880_1
.sym 122640 array_muxed1[0]
.sym 122643 $abc$40840$n5880_1
.sym 122644 array_muxed1[0]
.sym 122647 $abc$40840$n5880_1
.sym 122648 array_muxed1[1]
.sym 122651 $abc$40840$n5880_1
.sym 122652 array_muxed1[15]
.sym 122655 $abc$40840$n5880_1
.sym 122656 array_muxed1[6]
.sym 122659 $abc$40840$n5880_1
.sym 122660 array_muxed1[6]
.sym 122679 spiflash_bus_dat_r[9]
.sym 122680 slave_sel_r[1]
.sym 122681 $abc$40840$n6480_1
.sym 122695 spiflash_bus_dat_r[13]
.sym 122696 array_muxed0[12]
.sym 122697 $abc$40840$n3904
.sym 122699 spiflash_bus_dat_r[9]
.sym 122700 array_muxed0[8]
.sym 122701 $abc$40840$n3904
.sym 122703 spiflash_bus_dat_r[11]
.sym 122704 array_muxed0[10]
.sym 122705 $abc$40840$n3904
.sym 122707 spiflash_bus_dat_r[12]
.sym 122708 array_muxed0[11]
.sym 122709 $abc$40840$n3904
.sym 122719 spiflash_bus_dat_r[10]
.sym 122720 array_muxed0[9]
.sym 122721 $abc$40840$n3904
.sym 122735 spiflash_bus_dat_r[11]
.sym 122736 slave_sel_r[1]
.sym 122737 $abc$40840$n6484_1
.sym 122739 spiflash_bus_dat_r[14]
.sym 122740 slave_sel_r[1]
.sym 122741 $abc$40840$n6490_1
.sym 122743 spiflash_bus_dat_r[10]
.sym 122744 slave_sel_r[1]
.sym 122745 $abc$40840$n6482_1
.sym 122747 spiflash_bus_dat_r[12]
.sym 122748 slave_sel_r[1]
.sym 122749 $abc$40840$n6486_1
.sym 122751 spiflash_bus_dat_r[13]
.sym 122752 slave_sel_r[1]
.sym 122753 $abc$40840$n6488_1
.sym 122763 basesoc_counter[0]
.sym 122764 basesoc_counter[1]
.sym 122783 basesoc_counter[0]
.sym 122811 array_muxed1[2]
.sym 122819 basesoc_counter[1]
.sym 122820 basesoc_counter[0]
.sym 122821 $abc$40840$n6100_1
.sym 122823 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 122824 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 122825 $abc$40840$n4531_1
.sym 122826 $abc$40840$n4441_1
.sym 122827 basesoc_dat_w[7]
.sym 122843 basesoc_dat_w[3]
.sym 122847 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 122848 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 122849 $abc$40840$n4531_1
.sym 122850 $abc$40840$n4441_1
.sym 122851 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 122852 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 122853 $abc$40840$n4531_1
.sym 122854 $abc$40840$n4441_1
.sym 122855 basesoc_uart_phy_rx
.sym 122856 basesoc_uart_phy_rx_r
.sym 122857 basesoc_uart_phy_uart_clk_rxen
.sym 122858 basesoc_uart_phy_rx_busy
.sym 122859 basesoc_uart_phy_rx
.sym 122863 basesoc_uart_phy_rx_busy
.sym 122864 $abc$40840$n3776_1
.sym 122865 basesoc_uart_phy_uart_clk_rxen
.sym 122866 sys_rst
.sym 122867 basesoc_uart_phy_rx
.sym 122868 $abc$40840$n3774
.sym 122869 $abc$40840$n3777_1
.sym 122870 basesoc_uart_phy_uart_clk_rxen
.sym 122871 $abc$40840$n3774
.sym 122872 $abc$40840$n3777_1
.sym 122875 basesoc_uart_phy_rx
.sym 122876 basesoc_uart_phy_rx_r
.sym 122877 $abc$40840$n6228_1
.sym 122878 basesoc_uart_phy_rx_busy
.sym 122879 $abc$40840$n3774
.sym 122880 basesoc_uart_phy_rx
.sym 122881 basesoc_uart_phy_uart_clk_rxen
.sym 122882 basesoc_uart_phy_rx_busy
.sym 122883 $abc$40840$n4619_1
.sym 122884 $abc$40840$n4530_1
.sym 122885 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[13]
.sym 122886 $abc$40840$n4373_1
.sym 122887 VexRiscv._zz_79_[23]
.sym 122891 VexRiscv._zz_79_[26]
.sym 122895 VexRiscv._zz_253_[1]
.sym 122896 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 122899 VexRiscv._zz_215_[24]
.sym 122900 VexRiscv._zz_163_[24]
.sym 122901 $abc$40840$n4365
.sym 122903 $abc$40840$n2372
.sym 122904 basesoc_uart_phy_sink_ready
.sym 122907 VexRiscv._zz_79_[24]
.sym 122911 VexRiscv._zz_79_[6]
.sym 122915 $abc$40840$n4799_1
.sym 122916 VexRiscv._zz_79_[24]
.sym 122917 $abc$40840$n4378
.sym 122918 $abc$40840$n4374
.sym 122919 VexRiscv._zz_79_[6]
.sym 122920 $abc$40840$n4489_1
.sym 122921 $abc$40840$n4374
.sym 122923 VexRiscv._zz_79_[1]
.sym 122924 $abc$40840$n4394_1
.sym 122925 $abc$40840$n4374
.sym 122927 VexRiscv._zz_35_[9]
.sym 122931 VexRiscv._zz_215_[6]
.sym 122932 VexRiscv._zz_163_[6]
.sym 122933 $abc$40840$n4365
.sym 122935 VexRiscv._zz_35_[13]
.sym 122939 VexRiscv._zz_215_[1]
.sym 122940 VexRiscv._zz_163_[1]
.sym 122941 $abc$40840$n4365
.sym 122943 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 122944 VexRiscv._zz_50_[7]
.sym 122945 VexRiscv._zz_160_
.sym 122947 $abc$40840$n4549_1
.sym 122948 $abc$40840$n4530_1
.sym 122949 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[9]
.sym 122950 $abc$40840$n4373_1
.sym 122951 $abc$40840$n4782_1
.sym 122952 $abc$40840$n4667
.sym 122953 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[23]
.sym 122954 $abc$40840$n4373_1
.sym 122955 VexRiscv._zz_215_[13]
.sym 122956 VexRiscv._zz_163_[13]
.sym 122957 $abc$40840$n4365
.sym 122959 VexRiscv._zz_79_[13]
.sym 122960 $abc$40840$n4617_1
.sym 122961 $abc$40840$n4374
.sym 122963 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[24]
.sym 122967 VexRiscv._zz_214_[24]
.sym 122968 VexRiscv._zz_163_[24]
.sym 122969 $abc$40840$n6782_1
.sym 122971 VexRiscv._zz_253_[1]
.sym 122972 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 122975 VexRiscv._zz_35_[1]
.sym 122976 $abc$40840$n4393_1
.sym 122977 $abc$40840$n4378
.sym 122979 VexRiscv._zz_35_[13]
.sym 122980 $abc$40840$n4616_1
.sym 122981 $abc$40840$n4378
.sym 122983 $abc$40840$n4366
.sym 122984 $abc$40840$n4368
.sym 122987 VexRiscv._zz_214_[1]
.sym 122988 VexRiscv._zz_163_[1]
.sym 122989 $abc$40840$n6782_1
.sym 122991 VexRiscv._zz_36_[23]
.sym 122995 VexRiscv._zz_35_[13]
.sym 122996 $abc$40840$n4990_1
.sym 122997 $abc$40840$n4938_1
.sym 122999 $abc$40840$n4991_1
.sym 123000 VexRiscv._zz_79_[13]
.sym 123001 $abc$40840$n6779
.sym 123003 VexRiscv._zz_215_[25]
.sym 123004 VexRiscv._zz_163_[25]
.sym 123005 $abc$40840$n4365
.sym 123007 VexRiscv._zz_214_[13]
.sym 123008 VexRiscv._zz_163_[13]
.sym 123009 $abc$40840$n6782_1
.sym 123011 VexRiscv._zz_214_[25]
.sym 123012 VexRiscv._zz_163_[25]
.sym 123013 $abc$40840$n6782_1
.sym 123015 VexRiscv._zz_35_[1]
.sym 123016 $abc$40840$n4942_1
.sym 123017 $abc$40840$n4938_1
.sym 123019 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 123020 VexRiscv._zz_162_[3]
.sym 123021 VexRiscv._zz_162_[1]
.sym 123022 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 123023 VexRiscv._zz_79_[14]
.sym 123024 $abc$40840$n4643
.sym 123025 $abc$40840$n4374
.sym 123027 $abc$40840$n6780_1
.sym 123028 $abc$40840$n6781
.sym 123029 $abc$40840$n4935
.sym 123031 VexRiscv._zz_215_[14]
.sym 123032 VexRiscv._zz_163_[14]
.sym 123033 $abc$40840$n4365
.sym 123035 $abc$40840$n4943
.sym 123036 VexRiscv._zz_79_[1]
.sym 123037 $abc$40840$n6779
.sym 123039 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 123040 VexRiscv._zz_50_[7]
.sym 123041 VexRiscv._zz_160_
.sym 123043 $abc$40840$n9
.sym 123047 VexRiscv._zz_35_[14]
.sym 123048 $abc$40840$n4642
.sym 123049 $abc$40840$n4378
.sym 123051 $abc$40840$n4995_1
.sym 123052 VexRiscv._zz_79_[14]
.sym 123053 $abc$40840$n6779
.sym 123055 VexRiscv._zz_215_[2]
.sym 123056 VexRiscv._zz_163_[2]
.sym 123057 $abc$40840$n4365
.sym 123059 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 123063 $abc$40840$n5039
.sym 123064 VexRiscv._zz_79_[25]
.sym 123065 $abc$40840$n4938_1
.sym 123066 $abc$40840$n6779
.sym 123067 $abc$40840$n4815_1
.sym 123068 VexRiscv._zz_79_[25]
.sym 123069 $abc$40840$n4374
.sym 123071 VexRiscv._zz_253_[1]
.sym 123072 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 123075 VexRiscv._zz_214_[14]
.sym 123076 VexRiscv._zz_163_[14]
.sym 123077 $abc$40840$n6782_1
.sym 123083 $abc$40840$n4938_1
.sym 123084 VexRiscv._zz_35_[25]
.sym 123085 $abc$40840$n5038
.sym 123087 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 123088 $abc$40840$n6339
.sym 123091 VexRiscv._zz_79_[2]
.sym 123092 $abc$40840$n4415_1
.sym 123093 $abc$40840$n4374
.sym 123095 VexRiscv._zz_35_[25]
.sym 123096 $abc$40840$n4812
.sym 123097 $abc$40840$n4378
.sym 123103 VexRiscv._zz_35_[14]
.sym 123104 $abc$40840$n4994
.sym 123105 $abc$40840$n4938_1
.sym 123111 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 123123 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 123131 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 123135 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 123139 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 123151 $abc$40840$n4991
.sym 123152 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_3
.sym 123159 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 123160 $abc$40840$n235
.sym 123161 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 123162 $abc$40840$n233
.sym 123163 $abc$40840$n233
.sym 123164 $abc$40840$n5298_1
.sym 123165 $abc$40840$n4957
.sym 123167 $abc$40840$n3993
.sym 123168 $abc$40840$n5308_1
.sym 123171 $abc$40840$n2641
.sym 123176 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 123180 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 123181 $PACKER_VCC_NET
.sym 123184 VexRiscv.execute_LightShifterPlugin_amplitude[2]
.sym 123185 $PACKER_VCC_NET
.sym 123186 $auto$alumacc.cc:474:replace_alu$4108.C[2]
.sym 123188 VexRiscv.execute_LightShifterPlugin_amplitude[3]
.sym 123189 $PACKER_VCC_NET
.sym 123190 $auto$alumacc.cc:474:replace_alu$4108.C[3]
.sym 123192 VexRiscv.execute_LightShifterPlugin_amplitude[4]
.sym 123193 $PACKER_VCC_NET
.sym 123194 $auto$alumacc.cc:474:replace_alu$4108.C[4]
.sym 123196 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 123198 $PACKER_VCC_NET
.sym 123199 VexRiscv.execute_LightShifterPlugin_amplitudeReg[0]
.sym 123200 $abc$40840$n6653
.sym 123201 VexRiscv.execute_LightShifterPlugin_isActive
.sym 123203 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 123204 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 123207 $abc$40840$n235
.sym 123211 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 123212 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 123213 $abc$40840$n3677_1
.sym 123215 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 123216 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 123217 VexRiscv._zz_135_[22]
.sym 123219 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 123220 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 123221 $abc$40840$n3677_1
.sym 123223 $abc$40840$n4020_1
.sym 123224 $abc$40840$n4016_1
.sym 123225 $abc$40840$n4024_1
.sym 123226 VexRiscv.CsrPlugin_interrupt_valid
.sym 123227 VexRiscv._zz_190_
.sym 123231 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 123232 $abc$40840$n235
.sym 123233 $abc$40840$n233
.sym 123234 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 123235 VexRiscv._zz_122_
.sym 123236 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 123240 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 123241 VexRiscv._zz_122_
.sym 123244 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 123245 $abc$40840$n6066
.sym 123246 $auto$alumacc.cc:474:replace_alu$4057.C[2]
.sym 123248 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 123249 $abc$40840$n6067
.sym 123250 $auto$alumacc.cc:474:replace_alu$4057.C[3]
.sym 123252 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 123253 $abc$40840$n6068
.sym 123254 $auto$alumacc.cc:474:replace_alu$4057.C[4]
.sym 123256 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 123257 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 123258 $auto$alumacc.cc:474:replace_alu$4057.C[5]
.sym 123260 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 123261 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 123262 $auto$alumacc.cc:474:replace_alu$4057.C[6]
.sym 123264 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 123265 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 123266 $auto$alumacc.cc:474:replace_alu$4057.C[7]
.sym 123268 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 123269 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 123270 $auto$alumacc.cc:474:replace_alu$4057.C[8]
.sym 123272 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 123273 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 123274 $auto$alumacc.cc:474:replace_alu$4057.C[9]
.sym 123276 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 123277 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 123278 $auto$alumacc.cc:474:replace_alu$4057.C[10]
.sym 123280 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 123281 $abc$40840$n6069
.sym 123282 $auto$alumacc.cc:474:replace_alu$4057.C[11]
.sym 123284 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 123285 $abc$40840$n6070
.sym 123286 $auto$alumacc.cc:474:replace_alu$4057.C[12]
.sym 123288 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 123289 $abc$40840$n6071
.sym 123290 $auto$alumacc.cc:474:replace_alu$4057.C[13]
.sym 123292 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 123293 $abc$40840$n6072
.sym 123294 $auto$alumacc.cc:474:replace_alu$4057.C[14]
.sym 123296 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 123297 $abc$40840$n6073
.sym 123298 $auto$alumacc.cc:474:replace_alu$4057.C[15]
.sym 123300 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 123301 $abc$40840$n6074
.sym 123302 $auto$alumacc.cc:474:replace_alu$4057.C[16]
.sym 123304 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 123305 $abc$40840$n6075
.sym 123306 $auto$alumacc.cc:474:replace_alu$4057.C[17]
.sym 123308 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 123309 $abc$40840$n6076
.sym 123310 $auto$alumacc.cc:474:replace_alu$4057.C[18]
.sym 123312 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 123313 $abc$40840$n6077
.sym 123314 $auto$alumacc.cc:474:replace_alu$4057.C[19]
.sym 123316 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 123317 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 123318 $auto$alumacc.cc:474:replace_alu$4057.C[20]
.sym 123320 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 123321 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 123322 $auto$alumacc.cc:474:replace_alu$4057.C[21]
.sym 123324 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 123325 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 123326 $auto$alumacc.cc:474:replace_alu$4057.C[22]
.sym 123328 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 123329 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 123330 $auto$alumacc.cc:474:replace_alu$4057.C[23]
.sym 123332 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 123333 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 123334 $auto$alumacc.cc:474:replace_alu$4057.C[24]
.sym 123336 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 123337 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 123338 $auto$alumacc.cc:474:replace_alu$4057.C[25]
.sym 123340 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 123341 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 123342 $auto$alumacc.cc:474:replace_alu$4057.C[26]
.sym 123344 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 123345 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 123346 $auto$alumacc.cc:474:replace_alu$4057.C[27]
.sym 123348 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 123349 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 123350 $auto$alumacc.cc:474:replace_alu$4057.C[28]
.sym 123352 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 123353 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 123354 $auto$alumacc.cc:474:replace_alu$4057.C[29]
.sym 123356 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 123357 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 123358 $auto$alumacc.cc:474:replace_alu$4057.C[30]
.sym 123360 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 123361 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 123362 $auto$alumacc.cc:474:replace_alu$4057.C[31]
.sym 123363 basesoc_dat_w[1]
.sym 123367 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 123368 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 123369 VexRiscv._zz_190_
.sym 123370 $abc$40840$n235
.sym 123371 $abc$40840$n3684
.sym 123372 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 123373 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 123374 $abc$40840$n3702
.sym 123375 VexRiscv.lastStageIsFiring
.sym 123376 VexRiscv._zz_51_
.sym 123379 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 123380 VexRiscv._zz_135_[22]
.sym 123381 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 123383 $abc$40840$n229
.sym 123384 $abc$40840$n3969
.sym 123385 $abc$40840$n3971
.sym 123386 $abc$40840$n3973
.sym 123387 $abc$40840$n3972
.sym 123388 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 123391 $abc$40840$n3974
.sym 123392 $abc$40840$n3975
.sym 123395 VexRiscv.CsrPlugin_mepc[8]
.sym 123396 VexRiscv.lastStagePc[8]
.sym 123397 $abc$40840$n2653
.sym 123403 $abc$40840$n6665_1
.sym 123404 $abc$40840$n6664_1
.sym 123405 $abc$40840$n3980
.sym 123411 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[1]
.sym 123419 $abc$40840$n3965
.sym 123420 $abc$40840$n3968
.sym 123421 $abc$40840$n6662_1
.sym 123422 $abc$40840$n6666_1
.sym 123423 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 123431 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 123432 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 123433 VexRiscv._zz_190_
.sym 123434 $abc$40840$n235
.sym 123435 basesoc_dat_w[7]
.sym 123443 basesoc_ctrl_reset_reset_r
.sym 123447 $abc$40840$n3984
.sym 123448 $abc$40840$n3980
.sym 123449 $abc$40840$n3986
.sym 123450 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 123451 $abc$40840$n3985
.sym 123452 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 123455 $abc$40840$n3985
.sym 123456 $abc$40840$n6658
.sym 123457 $abc$40840$n3983
.sym 123458 $abc$40840$n3681
.sym 123459 basesoc_dat_w[2]
.sym 123471 $abc$40840$n2301
.sym 123472 basesoc_uart_phy_tx_bitcount[1]
.sym 123507 VexRiscv._zz_192_
.sym 123527 VexRiscv._zz_41_[25]
.sym 123559 spram_dataout10[5]
.sym 123560 spram_dataout00[5]
.sym 123561 $abc$40840$n5880_1
.sym 123562 slave_sel_r[2]
.sym 123563 spram_dataout10[2]
.sym 123564 spram_dataout00[2]
.sym 123565 $abc$40840$n5880_1
.sym 123566 slave_sel_r[2]
.sym 123567 spram_dataout10[0]
.sym 123568 spram_dataout00[0]
.sym 123569 $abc$40840$n5880_1
.sym 123570 slave_sel_r[2]
.sym 123571 spram_dataout10[6]
.sym 123572 spram_dataout00[6]
.sym 123573 $abc$40840$n5880_1
.sym 123574 slave_sel_r[2]
.sym 123575 spram_dataout10[14]
.sym 123576 spram_dataout00[14]
.sym 123577 $abc$40840$n5880_1
.sym 123578 slave_sel_r[2]
.sym 123579 spram_dataout10[15]
.sym 123580 spram_dataout00[15]
.sym 123581 $abc$40840$n5880_1
.sym 123582 slave_sel_r[2]
.sym 123583 spram_dataout10[12]
.sym 123584 spram_dataout00[12]
.sym 123585 $abc$40840$n5880_1
.sym 123586 slave_sel_r[2]
.sym 123587 spram_dataout10[11]
.sym 123588 spram_dataout00[11]
.sym 123589 $abc$40840$n5880_1
.sym 123590 slave_sel_r[2]
.sym 123591 spram_dataout10[3]
.sym 123592 spram_dataout00[3]
.sym 123593 $abc$40840$n5880_1
.sym 123594 slave_sel_r[2]
.sym 123595 $abc$40840$n5880_1
.sym 123596 array_muxed1[3]
.sym 123599 spram_dataout10[13]
.sym 123600 spram_dataout00[13]
.sym 123601 $abc$40840$n5880_1
.sym 123602 slave_sel_r[2]
.sym 123603 spram_dataout10[9]
.sym 123604 spram_dataout00[9]
.sym 123605 $abc$40840$n5880_1
.sym 123606 slave_sel_r[2]
.sym 123607 spram_dataout10[1]
.sym 123608 spram_dataout00[1]
.sym 123609 $abc$40840$n5880_1
.sym 123610 slave_sel_r[2]
.sym 123611 $abc$40840$n5880_1
.sym 123612 array_muxed1[5]
.sym 123615 $abc$40840$n5880_1
.sym 123616 array_muxed1[5]
.sym 123619 $abc$40840$n5880_1
.sym 123620 array_muxed1[3]
.sym 123623 $abc$40840$n5880_1
.sym 123624 array_muxed1[7]
.sym 123627 $abc$40840$n5880_1
.sym 123628 array_muxed1[13]
.sym 123631 $abc$40840$n5880_1
.sym 123632 array_muxed1[12]
.sym 123635 $abc$40840$n5880_1
.sym 123636 array_muxed1[12]
.sym 123639 $abc$40840$n5880_1
.sym 123640 array_muxed1[11]
.sym 123643 $abc$40840$n5880_1
.sym 123644 array_muxed1[7]
.sym 123647 $abc$40840$n5880_1
.sym 123648 array_muxed1[13]
.sym 123651 $abc$40840$n5880_1
.sym 123652 array_muxed1[11]
.sym 123679 $abc$40840$n5880_1
.sym 123680 array_muxed1[8]
.sym 123683 $abc$40840$n5880_1
.sym 123684 array_muxed1[8]
.sym 123703 basesoc_dat_w[3]
.sym 123719 basesoc_dat_w[1]
.sym 123755 VexRiscv._zz_35_[1]
.sym 123775 VexRiscv._zz_35_[2]
.sym 123779 VexRiscv.execute_to_memory_INSTRUCTION[14]
.sym 123784 basesoc_uart_phy_rx_bitcount[0]
.sym 123789 basesoc_uart_phy_rx_bitcount[1]
.sym 123793 basesoc_uart_phy_rx_bitcount[2]
.sym 123794 $auto$alumacc.cc:474:replace_alu$4018.C[2]
.sym 123797 basesoc_uart_phy_rx_bitcount[3]
.sym 123798 $auto$alumacc.cc:474:replace_alu$4018.C[3]
.sym 123799 basesoc_uart_phy_rx_busy
.sym 123800 $abc$40840$n7030
.sym 123807 basesoc_uart_phy_rx_busy
.sym 123808 $abc$40840$n7026
.sym 123812 $PACKER_VCC_NET
.sym 123813 basesoc_uart_phy_rx_bitcount[0]
.sym 123815 basesoc_uart_phy_rx_bitcount[1]
.sym 123816 basesoc_uart_phy_rx_bitcount[2]
.sym 123817 basesoc_uart_phy_rx_bitcount[0]
.sym 123818 basesoc_uart_phy_rx_bitcount[3]
.sym 123831 basesoc_uart_phy_rx_bitcount[0]
.sym 123832 basesoc_uart_phy_rx_bitcount[1]
.sym 123833 basesoc_uart_phy_rx_bitcount[2]
.sym 123834 basesoc_uart_phy_rx_bitcount[3]
.sym 123835 basesoc_uart_phy_rx_bitcount[0]
.sym 123836 basesoc_uart_phy_rx_busy
.sym 123837 $abc$40840$n3779_1
.sym 123838 sys_rst
.sym 123839 basesoc_uart_phy_rx_bitcount[1]
.sym 123840 basesoc_uart_phy_rx_busy
.sym 123843 sys_rst
.sym 123844 $abc$40840$n3779_1
.sym 123855 basesoc_uart_tx_fifo_do_read
.sym 123879 $abc$40840$n4645
.sym 123880 $abc$40840$n4530_1
.sym 123881 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[14]
.sym 123882 $abc$40840$n4373_1
.sym 123887 basesoc_dat_w[6]
.sym 123891 basesoc_dat_w[5]
.sym 123919 VexRiscv._zz_79_[1]
.sym 123923 VexRiscv._zz_79_[15]
.sym 123935 VexRiscv._zz_79_[13]
.sym 123943 VexRiscv._zz_79_[25]
.sym 123947 VexRiscv._zz_50_[7]
.sym 123955 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 123956 VexRiscv._zz_162_[0]
.sym 123957 VexRiscv._zz_161_
.sym 123958 $abc$40840$n4367_1
.sym 123967 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 123968 VexRiscv._zz_162_[0]
.sym 123969 VexRiscv._zz_161_
.sym 123975 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 123976 VexRiscv._zz_162_[2]
.sym 123977 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 123978 VexRiscv._zz_162_[4]
.sym 123979 VexRiscv._zz_79_[14]
.sym 123983 VexRiscv._zz_50_[9]
.sym 123987 VexRiscv._zz_50_[10]
.sym 123991 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 123992 VexRiscv._zz_162_[3]
.sym 123993 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 123994 VexRiscv._zz_162_[4]
.sym 123995 VexRiscv._zz_50_[11]
.sym 123999 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 124000 VexRiscv._zz_162_[1]
.sym 124001 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 124002 VexRiscv._zz_162_[2]
.sym 124003 VexRiscv._zz_50_[8]
.sym 124011 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 124015 VexRiscv._zz_35_[25]
.sym 124023 $abc$40840$n4814
.sym 124024 $abc$40840$n4667
.sym 124025 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[25]
.sym 124026 $abc$40840$n4373_1
.sym 124040 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 124045 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 124049 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 124050 $auto$alumacc.cc:474:replace_alu$4114.C[2]
.sym 124053 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 124054 $auto$alumacc.cc:474:replace_alu$4114.C[3]
.sym 124057 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 124058 $auto$alumacc.cc:474:replace_alu$4114.C[4]
.sym 124061 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.sym 124062 $auto$alumacc.cc:474:replace_alu$4114.C[5]
.sym 124065 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 124066 $auto$alumacc.cc:474:replace_alu$4114.C[6]
.sym 124068 $PACKER_VCC_NET
.sym 124069 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 124071 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 124072 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 124079 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 124099 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 124100 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 124101 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 124135 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 124139 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[9]
.sym 124143 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 124147 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[29]
.sym 124151 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 124155 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 124159 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 124163 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 124171 basesoc_dat_w[5]
.sym 124179 basesoc_dat_w[3]
.sym 124199 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 124200 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 124201 $abc$40840$n3677_1
.sym 124207 $abc$40840$n5310_1
.sym 124208 $abc$40840$n2592
.sym 124209 $abc$40840$n5332_1
.sym 124211 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 124212 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 124213 $abc$40840$n3677_1
.sym 124223 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 124224 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 124225 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 124227 $abc$40840$n5308_1
.sym 124228 $abc$40840$n3993
.sym 124229 $abc$40840$n2592
.sym 124230 $abc$40840$n5310_1
.sym 124231 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 124235 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 124239 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 124240 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 124241 $abc$40840$n3677_1
.sym 124243 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 124244 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 124245 $abc$40840$n3677_1
.sym 124247 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 124248 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 124249 $abc$40840$n3642
.sym 124251 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[10]
.sym 124255 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[11]
.sym 124259 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 124260 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 124261 $abc$40840$n3677_1
.sym 124263 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[27]
.sym 124267 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[7]
.sym 124271 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 124272 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 124273 $abc$40840$n3677_1
.sym 124275 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 124279 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 124283 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 124284 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 124287 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 124288 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 124289 $abc$40840$n3677_1
.sym 124291 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 124292 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 124293 $abc$40840$n3677_1
.sym 124300 count[0]
.sym 124302 $PACKER_VCC_NET
.sym 124303 $abc$40840$n3611
.sym 124304 $abc$40840$n6659
.sym 124315 $abc$40840$n3611
.sym 124316 $abc$40840$n6689
.sym 124331 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 124335 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 124347 $abc$40840$n5353_1
.sym 124348 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 124349 $abc$40840$n5337_1
.sym 124367 VexRiscv._zz_35_[14]
.sym 124399 basesoc_dat_w[2]
.sym 124403 basesoc_dat_w[3]
.sym 124419 basesoc_ctrl_reset_reset_r
.sym 124451 basesoc_uart_phy_rx_busy
.sym 124452 $abc$40840$n7032
