ARM GAS  /tmp/cc8s3xaR.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f1xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	HAL_MspInit:
  25              	.LFB65:
  26              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f1xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f1xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f1xx_hal_msp.c ****   *
  17:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f1xx_hal_msp.c ****   */
  19:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f1xx_hal_msp.c **** 
  21:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f1xx_hal_msp.c **** 
  25:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f1xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_adc1;
  27:Core/Src/stm32f1xx_hal_msp.c **** 
  28:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f1xx_hal_msp.c **** 
  31:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/cc8s3xaR.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f1xx_hal_msp.c **** 
  36:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f1xx_hal_msp.c **** 
  38:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f1xx_hal_msp.c **** 
  41:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f1xx_hal_msp.c **** 
  43:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f1xx_hal_msp.c **** 
  46:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f1xx_hal_msp.c **** 
  48:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f1xx_hal_msp.c **** 
  51:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f1xx_hal_msp.c **** 
  53:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f1xx_hal_msp.c **** 
  56:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f1xx_hal_msp.c **** 
  58:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f1xx_hal_msp.c **** 
  60:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f1xx_hal_msp.c **** /**
  62:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f1xx_hal_msp.c ****   */
  64:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 65 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 83B0     		sub	sp, sp, #12
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 16
  66:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f1xx_hal_msp.c **** 
  68:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f1xx_hal_msp.c **** 
  70:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  38              		.loc 1 70 3 view .LVU1
  39              	.LBB2:
  40              		.loc 1 70 3 view .LVU2
  41              		.loc 1 70 3 view .LVU3
  42 0004 114B     		ldr	r3, .L3
  43 0006 9A69     		ldr	r2, [r3, #24]
  44 0008 42F00102 		orr	r2, r2, #1
  45 000c 9A61     		str	r2, [r3, #24]
ARM GAS  /tmp/cc8s3xaR.s 			page 3


  46              		.loc 1 70 3 view .LVU4
  47 000e 9A69     		ldr	r2, [r3, #24]
  48 0010 02F00102 		and	r2, r2, #1
  49 0014 0092     		str	r2, [sp]
  50              		.loc 1 70 3 view .LVU5
  51 0016 009A     		ldr	r2, [sp]
  52              	.LBE2:
  53              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  54              		.loc 1 71 3 view .LVU7
  55              	.LBB3:
  56              		.loc 1 71 3 view .LVU8
  57              		.loc 1 71 3 view .LVU9
  58 0018 DA69     		ldr	r2, [r3, #28]
  59 001a 42F08052 		orr	r2, r2, #268435456
  60 001e DA61     		str	r2, [r3, #28]
  61              		.loc 1 71 3 view .LVU10
  62 0020 DB69     		ldr	r3, [r3, #28]
  63 0022 03F08053 		and	r3, r3, #268435456
  64 0026 0193     		str	r3, [sp, #4]
  65              		.loc 1 71 3 view .LVU11
  66 0028 019B     		ldr	r3, [sp, #4]
  67              	.LBE3:
  68              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f1xx_hal_msp.c **** 
  73:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f1xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  75:Core/Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
  69              		.loc 1 75 3 view .LVU13
  70 002a 0022     		movs	r2, #0
  71 002c 0F21     		movs	r1, #15
  72 002e 6FF00100 		mvn	r0, #1
  73 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  74              	.LVL0:
  76:Core/Src/stm32f1xx_hal_msp.c **** 
  77:Core/Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  78:Core/Src/stm32f1xx_hal_msp.c ****   */
  79:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  75              		.loc 1 79 3 view .LVU14
  76              	.LBB4:
  77              		.loc 1 79 3 view .LVU15
  78 0036 064A     		ldr	r2, .L3+4
  79 0038 5368     		ldr	r3, [r2, #4]
  80              	.LVL1:
  81              		.loc 1 79 3 view .LVU16
  82 003a 23F0E063 		bic	r3, r3, #117440512
  83              	.LVL2:
  84              		.loc 1 79 3 view .LVU17
  85 003e 43F00073 		orr	r3, r3, #33554432
  86              	.LVL3:
  87              		.loc 1 79 3 view .LVU18
  88 0042 5360     		str	r3, [r2, #4]
  89              	.LBE4:
  90              		.loc 1 79 3 view .LVU19
  80:Core/Src/stm32f1xx_hal_msp.c **** 
  81:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  82:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/cc8s3xaR.s 			page 4


  83:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  84:Core/Src/stm32f1xx_hal_msp.c **** }
  91              		.loc 1 84 1 is_stmt 0 view .LVU20
  92 0044 03B0     		add	sp, sp, #12
  93              	.LCFI2:
  94              		.cfi_def_cfa_offset 4
  95              		@ sp needed
  96 0046 5DF804FB 		ldr	pc, [sp], #4
  97              	.L4:
  98 004a 00BF     		.align	2
  99              	.L3:
 100 004c 00100240 		.word	1073876992
 101 0050 00000140 		.word	1073807360
 102              		.cfi_endproc
 103              	.LFE65:
 105              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
 106              		.align	1
 107              		.global	HAL_ADC_MspInit
 108              		.syntax unified
 109              		.thumb
 110              		.thumb_func
 112              	HAL_ADC_MspInit:
 113              	.LVL4:
 114              	.LFB66:
  85:Core/Src/stm32f1xx_hal_msp.c **** 
  86:Core/Src/stm32f1xx_hal_msp.c **** /**
  87:Core/Src/stm32f1xx_hal_msp.c **** * @brief ADC MSP Initialization
  88:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  89:Core/Src/stm32f1xx_hal_msp.c **** * @param hadc: ADC handle pointer
  90:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
  91:Core/Src/stm32f1xx_hal_msp.c **** */
  92:Core/Src/stm32f1xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  93:Core/Src/stm32f1xx_hal_msp.c **** {
 115              		.loc 1 93 1 is_stmt 1 view -0
 116              		.cfi_startproc
 117              		@ args = 0, pretend = 0, frame = 24
 118              		@ frame_needed = 0, uses_anonymous_args = 0
 119              		.loc 1 93 1 is_stmt 0 view .LVU22
 120 0000 10B5     		push	{r4, lr}
 121              	.LCFI3:
 122              		.cfi_def_cfa_offset 8
 123              		.cfi_offset 4, -8
 124              		.cfi_offset 14, -4
 125 0002 86B0     		sub	sp, sp, #24
 126              	.LCFI4:
 127              		.cfi_def_cfa_offset 32
  94:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 128              		.loc 1 94 3 is_stmt 1 view .LVU23
 129              		.loc 1 94 20 is_stmt 0 view .LVU24
 130 0004 0023     		movs	r3, #0
 131 0006 0293     		str	r3, [sp, #8]
 132 0008 0393     		str	r3, [sp, #12]
 133 000a 0493     		str	r3, [sp, #16]
 134 000c 0593     		str	r3, [sp, #20]
  95:Core/Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 135              		.loc 1 95 3 is_stmt 1 view .LVU25
 136              		.loc 1 95 10 is_stmt 0 view .LVU26
ARM GAS  /tmp/cc8s3xaR.s 			page 5


 137 000e 0268     		ldr	r2, [r0]
 138              		.loc 1 95 5 view .LVU27
 139 0010 1E4B     		ldr	r3, .L11
 140 0012 9A42     		cmp	r2, r3
 141 0014 01D0     		beq	.L9
 142              	.LVL5:
 143              	.L5:
  96:Core/Src/stm32f1xx_hal_msp.c ****   {
  97:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  98:Core/Src/stm32f1xx_hal_msp.c **** 
  99:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
 100:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 101:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
 102:Core/Src/stm32f1xx_hal_msp.c **** 
 103:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 104:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 105:Core/Src/stm32f1xx_hal_msp.c ****     PC0     ------> ADC1_IN10
 106:Core/Src/stm32f1xx_hal_msp.c ****     PC1     ------> ADC1_IN11
 107:Core/Src/stm32f1xx_hal_msp.c ****     PC2     ------> ADC1_IN12
 108:Core/Src/stm32f1xx_hal_msp.c ****     */
 109:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 110:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 111:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 112:Core/Src/stm32f1xx_hal_msp.c **** 
 113:Core/Src/stm32f1xx_hal_msp.c ****     /* ADC1 DMA Init */
 114:Core/Src/stm32f1xx_hal_msp.c ****     /* ADC1 Init */
 115:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Instance = DMA1_Channel1;
 116:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 117:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 118:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 119:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 120:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 121:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 122:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 123:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 124:Core/Src/stm32f1xx_hal_msp.c ****     {
 125:Core/Src/stm32f1xx_hal_msp.c ****       Error_Handler();
 126:Core/Src/stm32f1xx_hal_msp.c ****     }
 127:Core/Src/stm32f1xx_hal_msp.c **** 
 128:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 129:Core/Src/stm32f1xx_hal_msp.c **** 
 130:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 131:Core/Src/stm32f1xx_hal_msp.c **** 
 132:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 133:Core/Src/stm32f1xx_hal_msp.c ****   }
 134:Core/Src/stm32f1xx_hal_msp.c **** 
 135:Core/Src/stm32f1xx_hal_msp.c **** }
 144              		.loc 1 135 1 view .LVU28
 145 0016 06B0     		add	sp, sp, #24
 146              	.LCFI5:
 147              		.cfi_remember_state
 148              		.cfi_def_cfa_offset 8
 149              		@ sp needed
 150 0018 10BD     		pop	{r4, pc}
 151              	.LVL6:
 152              	.L9:
 153              	.LCFI6:
ARM GAS  /tmp/cc8s3xaR.s 			page 6


 154              		.cfi_restore_state
 155              		.loc 1 135 1 view .LVU29
 156 001a 0446     		mov	r4, r0
 101:Core/Src/stm32f1xx_hal_msp.c **** 
 157              		.loc 1 101 5 is_stmt 1 view .LVU30
 158              	.LBB5:
 101:Core/Src/stm32f1xx_hal_msp.c **** 
 159              		.loc 1 101 5 view .LVU31
 101:Core/Src/stm32f1xx_hal_msp.c **** 
 160              		.loc 1 101 5 view .LVU32
 161 001c 03F56C43 		add	r3, r3, #60416
 162 0020 9A69     		ldr	r2, [r3, #24]
 163 0022 42F40072 		orr	r2, r2, #512
 164 0026 9A61     		str	r2, [r3, #24]
 101:Core/Src/stm32f1xx_hal_msp.c **** 
 165              		.loc 1 101 5 view .LVU33
 166 0028 9A69     		ldr	r2, [r3, #24]
 167 002a 02F40072 		and	r2, r2, #512
 168 002e 0092     		str	r2, [sp]
 101:Core/Src/stm32f1xx_hal_msp.c **** 
 169              		.loc 1 101 5 view .LVU34
 170 0030 009A     		ldr	r2, [sp]
 171              	.LBE5:
 101:Core/Src/stm32f1xx_hal_msp.c **** 
 172              		.loc 1 101 5 view .LVU35
 103:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 173              		.loc 1 103 5 view .LVU36
 174              	.LBB6:
 103:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 175              		.loc 1 103 5 view .LVU37
 103:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 176              		.loc 1 103 5 view .LVU38
 177 0032 9A69     		ldr	r2, [r3, #24]
 178 0034 42F01002 		orr	r2, r2, #16
 179 0038 9A61     		str	r2, [r3, #24]
 103:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 180              		.loc 1 103 5 view .LVU39
 181 003a 9B69     		ldr	r3, [r3, #24]
 182 003c 03F01003 		and	r3, r3, #16
 183 0040 0193     		str	r3, [sp, #4]
 103:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 184              		.loc 1 103 5 view .LVU40
 185 0042 019B     		ldr	r3, [sp, #4]
 186              	.LBE6:
 103:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 187              		.loc 1 103 5 view .LVU41
 109:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 188              		.loc 1 109 5 view .LVU42
 109:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 189              		.loc 1 109 25 is_stmt 0 view .LVU43
 190 0044 0723     		movs	r3, #7
 191 0046 0293     		str	r3, [sp, #8]
 110:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 192              		.loc 1 110 5 is_stmt 1 view .LVU44
 110:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 193              		.loc 1 110 26 is_stmt 0 view .LVU45
 194 0048 0323     		movs	r3, #3
ARM GAS  /tmp/cc8s3xaR.s 			page 7


 195 004a 0393     		str	r3, [sp, #12]
 111:Core/Src/stm32f1xx_hal_msp.c **** 
 196              		.loc 1 111 5 is_stmt 1 view .LVU46
 197 004c 02A9     		add	r1, sp, #8
 198 004e 1048     		ldr	r0, .L11+4
 199              	.LVL7:
 111:Core/Src/stm32f1xx_hal_msp.c **** 
 200              		.loc 1 111 5 is_stmt 0 view .LVU47
 201 0050 FFF7FEFF 		bl	HAL_GPIO_Init
 202              	.LVL8:
 115:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 203              		.loc 1 115 5 is_stmt 1 view .LVU48
 115:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 204              		.loc 1 115 24 is_stmt 0 view .LVU49
 205 0054 0F48     		ldr	r0, .L11+8
 206 0056 104B     		ldr	r3, .L11+12
 207 0058 0360     		str	r3, [r0]
 116:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 208              		.loc 1 116 5 is_stmt 1 view .LVU50
 116:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 209              		.loc 1 116 30 is_stmt 0 view .LVU51
 210 005a 0023     		movs	r3, #0
 211 005c 4360     		str	r3, [r0, #4]
 117:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 212              		.loc 1 117 5 is_stmt 1 view .LVU52
 117:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 213              		.loc 1 117 30 is_stmt 0 view .LVU53
 214 005e 8360     		str	r3, [r0, #8]
 118:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 215              		.loc 1 118 5 is_stmt 1 view .LVU54
 118:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 216              		.loc 1 118 27 is_stmt 0 view .LVU55
 217 0060 8022     		movs	r2, #128
 218 0062 C260     		str	r2, [r0, #12]
 119:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 219              		.loc 1 119 5 is_stmt 1 view .LVU56
 119:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 220              		.loc 1 119 40 is_stmt 0 view .LVU57
 221 0064 4FF48072 		mov	r2, #256
 222 0068 0261     		str	r2, [r0, #16]
 120:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 223              		.loc 1 120 5 is_stmt 1 view .LVU58
 120:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 224              		.loc 1 120 37 is_stmt 0 view .LVU59
 225 006a 4FF48062 		mov	r2, #1024
 226 006e 4261     		str	r2, [r0, #20]
 121:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 227              		.loc 1 121 5 is_stmt 1 view .LVU60
 121:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 228              		.loc 1 121 25 is_stmt 0 view .LVU61
 229 0070 2022     		movs	r2, #32
 230 0072 8261     		str	r2, [r0, #24]
 122:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 231              		.loc 1 122 5 is_stmt 1 view .LVU62
 122:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 232              		.loc 1 122 29 is_stmt 0 view .LVU63
 233 0074 C361     		str	r3, [r0, #28]
ARM GAS  /tmp/cc8s3xaR.s 			page 8


 123:Core/Src/stm32f1xx_hal_msp.c ****     {
 234              		.loc 1 123 5 is_stmt 1 view .LVU64
 123:Core/Src/stm32f1xx_hal_msp.c ****     {
 235              		.loc 1 123 9 is_stmt 0 view .LVU65
 236 0076 FFF7FEFF 		bl	HAL_DMA_Init
 237              	.LVL9:
 123:Core/Src/stm32f1xx_hal_msp.c ****     {
 238              		.loc 1 123 8 view .LVU66
 239 007a 18B9     		cbnz	r0, .L10
 240              	.L7:
 128:Core/Src/stm32f1xx_hal_msp.c **** 
 241              		.loc 1 128 5 is_stmt 1 view .LVU67
 128:Core/Src/stm32f1xx_hal_msp.c **** 
 242              		.loc 1 128 5 view .LVU68
 243 007c 054B     		ldr	r3, .L11+8
 244 007e 2362     		str	r3, [r4, #32]
 128:Core/Src/stm32f1xx_hal_msp.c **** 
 245              		.loc 1 128 5 view .LVU69
 246 0080 5C62     		str	r4, [r3, #36]
 128:Core/Src/stm32f1xx_hal_msp.c **** 
 247              		.loc 1 128 5 view .LVU70
 248              		.loc 1 135 1 is_stmt 0 view .LVU71
 249 0082 C8E7     		b	.L5
 250              	.L10:
 125:Core/Src/stm32f1xx_hal_msp.c ****     }
 251              		.loc 1 125 7 is_stmt 1 view .LVU72
 252 0084 FFF7FEFF 		bl	Error_Handler
 253              	.LVL10:
 254 0088 F8E7     		b	.L7
 255              	.L12:
 256 008a 00BF     		.align	2
 257              	.L11:
 258 008c 00240140 		.word	1073816576
 259 0090 00100140 		.word	1073811456
 260 0094 00000000 		.word	hdma_adc1
 261 0098 08000240 		.word	1073872904
 262              		.cfi_endproc
 263              	.LFE66:
 265              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 266              		.align	1
 267              		.global	HAL_ADC_MspDeInit
 268              		.syntax unified
 269              		.thumb
 270              		.thumb_func
 272              	HAL_ADC_MspDeInit:
 273              	.LVL11:
 274              	.LFB67:
 136:Core/Src/stm32f1xx_hal_msp.c **** 
 137:Core/Src/stm32f1xx_hal_msp.c **** /**
 138:Core/Src/stm32f1xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 139:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 140:Core/Src/stm32f1xx_hal_msp.c **** * @param hadc: ADC handle pointer
 141:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 142:Core/Src/stm32f1xx_hal_msp.c **** */
 143:Core/Src/stm32f1xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 144:Core/Src/stm32f1xx_hal_msp.c **** {
 275              		.loc 1 144 1 view -0
ARM GAS  /tmp/cc8s3xaR.s 			page 9


 276              		.cfi_startproc
 277              		@ args = 0, pretend = 0, frame = 0
 278              		@ frame_needed = 0, uses_anonymous_args = 0
 145:Core/Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 279              		.loc 1 145 3 view .LVU74
 280              		.loc 1 145 10 is_stmt 0 view .LVU75
 281 0000 0268     		ldr	r2, [r0]
 282              		.loc 1 145 5 view .LVU76
 283 0002 094B     		ldr	r3, .L20
 284 0004 9A42     		cmp	r2, r3
 285 0006 00D0     		beq	.L19
 286 0008 7047     		bx	lr
 287              	.L19:
 144:Core/Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 288              		.loc 1 144 1 view .LVU77
 289 000a 10B5     		push	{r4, lr}
 290              	.LCFI7:
 291              		.cfi_def_cfa_offset 8
 292              		.cfi_offset 4, -8
 293              		.cfi_offset 14, -4
 294 000c 0446     		mov	r4, r0
 146:Core/Src/stm32f1xx_hal_msp.c ****   {
 147:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 148:Core/Src/stm32f1xx_hal_msp.c **** 
 149:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 150:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 151:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 295              		.loc 1 151 5 is_stmt 1 view .LVU78
 296 000e 074A     		ldr	r2, .L20+4
 297 0010 9369     		ldr	r3, [r2, #24]
 298 0012 23F40073 		bic	r3, r3, #512
 299 0016 9361     		str	r3, [r2, #24]
 152:Core/Src/stm32f1xx_hal_msp.c **** 
 153:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 154:Core/Src/stm32f1xx_hal_msp.c ****     PC0     ------> ADC1_IN10
 155:Core/Src/stm32f1xx_hal_msp.c ****     PC1     ------> ADC1_IN11
 156:Core/Src/stm32f1xx_hal_msp.c ****     PC2     ------> ADC1_IN12
 157:Core/Src/stm32f1xx_hal_msp.c ****     */
 158:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2);
 300              		.loc 1 158 5 view .LVU79
 301 0018 0721     		movs	r1, #7
 302 001a 0548     		ldr	r0, .L20+8
 303              	.LVL12:
 304              		.loc 1 158 5 is_stmt 0 view .LVU80
 305 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 306              	.LVL13:
 159:Core/Src/stm32f1xx_hal_msp.c **** 
 160:Core/Src/stm32f1xx_hal_msp.c ****     /* ADC1 DMA DeInit */
 161:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(hadc->DMA_Handle);
 307              		.loc 1 161 5 is_stmt 1 view .LVU81
 308 0020 206A     		ldr	r0, [r4, #32]
 309 0022 FFF7FEFF 		bl	HAL_DMA_DeInit
 310              	.LVL14:
 162:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 163:Core/Src/stm32f1xx_hal_msp.c **** 
 164:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 165:Core/Src/stm32f1xx_hal_msp.c ****   }
ARM GAS  /tmp/cc8s3xaR.s 			page 10


 166:Core/Src/stm32f1xx_hal_msp.c **** 
 167:Core/Src/stm32f1xx_hal_msp.c **** }
 311              		.loc 1 167 1 is_stmt 0 view .LVU82
 312 0026 10BD     		pop	{r4, pc}
 313              	.LVL15:
 314              	.L21:
 315              		.loc 1 167 1 view .LVU83
 316              		.align	2
 317              	.L20:
 318 0028 00240140 		.word	1073816576
 319 002c 00100240 		.word	1073876992
 320 0030 00100140 		.word	1073811456
 321              		.cfi_endproc
 322              	.LFE67:
 324              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
 325              		.align	1
 326              		.global	HAL_I2C_MspInit
 327              		.syntax unified
 328              		.thumb
 329              		.thumb_func
 331              	HAL_I2C_MspInit:
 332              	.LVL16:
 333              	.LFB68:
 168:Core/Src/stm32f1xx_hal_msp.c **** 
 169:Core/Src/stm32f1xx_hal_msp.c **** /**
 170:Core/Src/stm32f1xx_hal_msp.c **** * @brief I2C MSP Initialization
 171:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 172:Core/Src/stm32f1xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 173:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 174:Core/Src/stm32f1xx_hal_msp.c **** */
 175:Core/Src/stm32f1xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
 176:Core/Src/stm32f1xx_hal_msp.c **** {
 334              		.loc 1 176 1 is_stmt 1 view -0
 335              		.cfi_startproc
 336              		@ args = 0, pretend = 0, frame = 24
 337              		@ frame_needed = 0, uses_anonymous_args = 0
 338              		.loc 1 176 1 is_stmt 0 view .LVU85
 339 0000 10B5     		push	{r4, lr}
 340              	.LCFI8:
 341              		.cfi_def_cfa_offset 8
 342              		.cfi_offset 4, -8
 343              		.cfi_offset 14, -4
 344 0002 86B0     		sub	sp, sp, #24
 345              	.LCFI9:
 346              		.cfi_def_cfa_offset 32
 177:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 347              		.loc 1 177 3 is_stmt 1 view .LVU86
 348              		.loc 1 177 20 is_stmt 0 view .LVU87
 349 0004 0023     		movs	r3, #0
 350 0006 0293     		str	r3, [sp, #8]
 351 0008 0393     		str	r3, [sp, #12]
 352 000a 0493     		str	r3, [sp, #16]
 353 000c 0593     		str	r3, [sp, #20]
 178:Core/Src/stm32f1xx_hal_msp.c ****   if(hi2c->Instance==I2C2)
 354              		.loc 1 178 3 is_stmt 1 view .LVU88
 355              		.loc 1 178 10 is_stmt 0 view .LVU89
 356 000e 0268     		ldr	r2, [r0]
ARM GAS  /tmp/cc8s3xaR.s 			page 11


 357              		.loc 1 178 5 view .LVU90
 358 0010 114B     		ldr	r3, .L26
 359 0012 9A42     		cmp	r2, r3
 360 0014 01D0     		beq	.L25
 361              	.LVL17:
 362              	.L22:
 179:Core/Src/stm32f1xx_hal_msp.c ****   {
 180:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 0 */
 181:Core/Src/stm32f1xx_hal_msp.c **** 
 182:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C2_MspInit 0 */
 183:Core/Src/stm32f1xx_hal_msp.c **** 
 184:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 185:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 186:Core/Src/stm32f1xx_hal_msp.c ****     PB10     ------> I2C2_SCL
 187:Core/Src/stm32f1xx_hal_msp.c ****     PB11     ------> I2C2_SDA
 188:Core/Src/stm32f1xx_hal_msp.c ****     */
 189:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = I2C2_SCL_Pin|I2C2_SDA_Pin;
 190:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 191:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 192:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 193:Core/Src/stm32f1xx_hal_msp.c **** 
 194:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 195:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_I2C2_CLK_ENABLE();
 196:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 197:Core/Src/stm32f1xx_hal_msp.c **** 
 198:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C2_MspInit 1 */
 199:Core/Src/stm32f1xx_hal_msp.c ****   }
 200:Core/Src/stm32f1xx_hal_msp.c **** 
 201:Core/Src/stm32f1xx_hal_msp.c **** }
 363              		.loc 1 201 1 view .LVU91
 364 0016 06B0     		add	sp, sp, #24
 365              	.LCFI10:
 366              		.cfi_remember_state
 367              		.cfi_def_cfa_offset 8
 368              		@ sp needed
 369 0018 10BD     		pop	{r4, pc}
 370              	.LVL18:
 371              	.L25:
 372              	.LCFI11:
 373              		.cfi_restore_state
 184:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 374              		.loc 1 184 5 is_stmt 1 view .LVU92
 375              	.LBB7:
 184:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 376              		.loc 1 184 5 view .LVU93
 184:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 377              		.loc 1 184 5 view .LVU94
 378 001a 104C     		ldr	r4, .L26+4
 379 001c A369     		ldr	r3, [r4, #24]
 380 001e 43F00803 		orr	r3, r3, #8
 381 0022 A361     		str	r3, [r4, #24]
 184:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 382              		.loc 1 184 5 view .LVU95
 383 0024 A369     		ldr	r3, [r4, #24]
 384 0026 03F00803 		and	r3, r3, #8
 385 002a 0093     		str	r3, [sp]
 184:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C2 GPIO Configuration
ARM GAS  /tmp/cc8s3xaR.s 			page 12


 386              		.loc 1 184 5 view .LVU96
 387 002c 009B     		ldr	r3, [sp]
 388              	.LBE7:
 184:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 389              		.loc 1 184 5 view .LVU97
 189:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 390              		.loc 1 189 5 view .LVU98
 189:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 391              		.loc 1 189 25 is_stmt 0 view .LVU99
 392 002e 4FF44063 		mov	r3, #3072
 393 0032 0293     		str	r3, [sp, #8]
 190:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 394              		.loc 1 190 5 is_stmt 1 view .LVU100
 190:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 395              		.loc 1 190 26 is_stmt 0 view .LVU101
 396 0034 1223     		movs	r3, #18
 397 0036 0393     		str	r3, [sp, #12]
 191:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 398              		.loc 1 191 5 is_stmt 1 view .LVU102
 191:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 399              		.loc 1 191 27 is_stmt 0 view .LVU103
 400 0038 0323     		movs	r3, #3
 401 003a 0593     		str	r3, [sp, #20]
 192:Core/Src/stm32f1xx_hal_msp.c **** 
 402              		.loc 1 192 5 is_stmt 1 view .LVU104
 403 003c 02A9     		add	r1, sp, #8
 404 003e 0848     		ldr	r0, .L26+8
 405              	.LVL19:
 192:Core/Src/stm32f1xx_hal_msp.c **** 
 406              		.loc 1 192 5 is_stmt 0 view .LVU105
 407 0040 FFF7FEFF 		bl	HAL_GPIO_Init
 408              	.LVL20:
 195:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 409              		.loc 1 195 5 is_stmt 1 view .LVU106
 410              	.LBB8:
 195:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 411              		.loc 1 195 5 view .LVU107
 195:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 412              		.loc 1 195 5 view .LVU108
 413 0044 E369     		ldr	r3, [r4, #28]
 414 0046 43F48003 		orr	r3, r3, #4194304
 415 004a E361     		str	r3, [r4, #28]
 195:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 416              		.loc 1 195 5 view .LVU109
 417 004c E369     		ldr	r3, [r4, #28]
 418 004e 03F48003 		and	r3, r3, #4194304
 419 0052 0193     		str	r3, [sp, #4]
 195:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 420              		.loc 1 195 5 view .LVU110
 421 0054 019B     		ldr	r3, [sp, #4]
 422              	.LBE8:
 195:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 423              		.loc 1 195 5 view .LVU111
 424              		.loc 1 201 1 is_stmt 0 view .LVU112
 425 0056 DEE7     		b	.L22
 426              	.L27:
 427              		.align	2
ARM GAS  /tmp/cc8s3xaR.s 			page 13


 428              	.L26:
 429 0058 00580040 		.word	1073764352
 430 005c 00100240 		.word	1073876992
 431 0060 000C0140 		.word	1073810432
 432              		.cfi_endproc
 433              	.LFE68:
 435              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 436              		.align	1
 437              		.global	HAL_I2C_MspDeInit
 438              		.syntax unified
 439              		.thumb
 440              		.thumb_func
 442              	HAL_I2C_MspDeInit:
 443              	.LVL21:
 444              	.LFB69:
 202:Core/Src/stm32f1xx_hal_msp.c **** 
 203:Core/Src/stm32f1xx_hal_msp.c **** /**
 204:Core/Src/stm32f1xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 205:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 206:Core/Src/stm32f1xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 207:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 208:Core/Src/stm32f1xx_hal_msp.c **** */
 209:Core/Src/stm32f1xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 210:Core/Src/stm32f1xx_hal_msp.c **** {
 445              		.loc 1 210 1 is_stmt 1 view -0
 446              		.cfi_startproc
 447              		@ args = 0, pretend = 0, frame = 0
 448              		@ frame_needed = 0, uses_anonymous_args = 0
 211:Core/Src/stm32f1xx_hal_msp.c ****   if(hi2c->Instance==I2C2)
 449              		.loc 1 211 3 view .LVU114
 450              		.loc 1 211 10 is_stmt 0 view .LVU115
 451 0000 0268     		ldr	r2, [r0]
 452              		.loc 1 211 5 view .LVU116
 453 0002 0B4B     		ldr	r3, .L35
 454 0004 9A42     		cmp	r2, r3
 455 0006 00D0     		beq	.L34
 456 0008 7047     		bx	lr
 457              	.L34:
 210:Core/Src/stm32f1xx_hal_msp.c ****   if(hi2c->Instance==I2C2)
 458              		.loc 1 210 1 view .LVU117
 459 000a 10B5     		push	{r4, lr}
 460              	.LCFI12:
 461              		.cfi_def_cfa_offset 8
 462              		.cfi_offset 4, -8
 463              		.cfi_offset 14, -4
 212:Core/Src/stm32f1xx_hal_msp.c ****   {
 213:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspDeInit 0 */
 214:Core/Src/stm32f1xx_hal_msp.c **** 
 215:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C2_MspDeInit 0 */
 216:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 217:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_I2C2_CLK_DISABLE();
 464              		.loc 1 217 5 is_stmt 1 view .LVU118
 465 000c 094A     		ldr	r2, .L35+4
 466 000e D369     		ldr	r3, [r2, #28]
 467 0010 23F48003 		bic	r3, r3, #4194304
 468 0014 D361     		str	r3, [r2, #28]
 218:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/cc8s3xaR.s 			page 14


 219:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 220:Core/Src/stm32f1xx_hal_msp.c ****     PB10     ------> I2C2_SCL
 221:Core/Src/stm32f1xx_hal_msp.c ****     PB11     ------> I2C2_SDA
 222:Core/Src/stm32f1xx_hal_msp.c ****     */
 223:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(I2C2_SCL_GPIO_Port, I2C2_SCL_Pin);
 469              		.loc 1 223 5 view .LVU119
 470 0016 084C     		ldr	r4, .L35+8
 471 0018 4FF48061 		mov	r1, #1024
 472 001c 2046     		mov	r0, r4
 473              	.LVL22:
 474              		.loc 1 223 5 is_stmt 0 view .LVU120
 475 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 476              	.LVL23:
 224:Core/Src/stm32f1xx_hal_msp.c **** 
 225:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(I2C2_SDA_GPIO_Port, I2C2_SDA_Pin);
 477              		.loc 1 225 5 is_stmt 1 view .LVU121
 478 0022 4FF40061 		mov	r1, #2048
 479 0026 2046     		mov	r0, r4
 480 0028 FFF7FEFF 		bl	HAL_GPIO_DeInit
 481              	.LVL24:
 226:Core/Src/stm32f1xx_hal_msp.c **** 
 227:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspDeInit 1 */
 228:Core/Src/stm32f1xx_hal_msp.c **** 
 229:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C2_MspDeInit 1 */
 230:Core/Src/stm32f1xx_hal_msp.c ****   }
 231:Core/Src/stm32f1xx_hal_msp.c **** 
 232:Core/Src/stm32f1xx_hal_msp.c **** }
 482              		.loc 1 232 1 is_stmt 0 view .LVU122
 483 002c 10BD     		pop	{r4, pc}
 484              	.L36:
 485 002e 00BF     		.align	2
 486              	.L35:
 487 0030 00580040 		.word	1073764352
 488 0034 00100240 		.word	1073876992
 489 0038 000C0140 		.word	1073810432
 490              		.cfi_endproc
 491              	.LFE69:
 493              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 494              		.align	1
 495              		.global	HAL_TIM_Base_MspInit
 496              		.syntax unified
 497              		.thumb
 498              		.thumb_func
 500              	HAL_TIM_Base_MspInit:
 501              	.LVL25:
 502              	.LFB70:
 233:Core/Src/stm32f1xx_hal_msp.c **** 
 234:Core/Src/stm32f1xx_hal_msp.c **** /**
 235:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 236:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 237:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 238:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 239:Core/Src/stm32f1xx_hal_msp.c **** */
 240:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 241:Core/Src/stm32f1xx_hal_msp.c **** {
 503              		.loc 1 241 1 is_stmt 1 view -0
 504              		.cfi_startproc
ARM GAS  /tmp/cc8s3xaR.s 			page 15


 505              		@ args = 0, pretend = 0, frame = 8
 506              		@ frame_needed = 0, uses_anonymous_args = 0
 507              		.loc 1 241 1 is_stmt 0 view .LVU124
 508 0000 00B5     		push	{lr}
 509              	.LCFI13:
 510              		.cfi_def_cfa_offset 4
 511              		.cfi_offset 14, -4
 512 0002 83B0     		sub	sp, sp, #12
 513              	.LCFI14:
 514              		.cfi_def_cfa_offset 16
 242:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 515              		.loc 1 242 3 is_stmt 1 view .LVU125
 516              		.loc 1 242 15 is_stmt 0 view .LVU126
 517 0004 0368     		ldr	r3, [r0]
 518              		.loc 1 242 5 view .LVU127
 519 0006 B3F1804F 		cmp	r3, #1073741824
 520 000a 05D0     		beq	.L41
 243:Core/Src/stm32f1xx_hal_msp.c ****   {
 244:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 245:Core/Src/stm32f1xx_hal_msp.c **** 
 246:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 247:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 248:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 249:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 250:Core/Src/stm32f1xx_hal_msp.c **** 
 251:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 252:Core/Src/stm32f1xx_hal_msp.c ****   }
 253:Core/Src/stm32f1xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 521              		.loc 1 253 8 is_stmt 1 view .LVU128
 522              		.loc 1 253 10 is_stmt 0 view .LVU129
 523 000c 124A     		ldr	r2, .L43
 524 000e 9342     		cmp	r3, r2
 525 0010 0ED0     		beq	.L42
 526              	.LVL26:
 527              	.L37:
 254:Core/Src/stm32f1xx_hal_msp.c ****   {
 255:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 256:Core/Src/stm32f1xx_hal_msp.c **** 
 257:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 258:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 259:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 260:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM3 interrupt Init */
 261:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM3_IRQn, 6, 0);
 262:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 263:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 264:Core/Src/stm32f1xx_hal_msp.c **** 
 265:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 266:Core/Src/stm32f1xx_hal_msp.c ****   }
 267:Core/Src/stm32f1xx_hal_msp.c **** 
 268:Core/Src/stm32f1xx_hal_msp.c **** }
 528              		.loc 1 268 1 view .LVU130
 529 0012 03B0     		add	sp, sp, #12
 530              	.LCFI15:
 531              		.cfi_remember_state
 532              		.cfi_def_cfa_offset 4
 533              		@ sp needed
 534 0014 5DF804FB 		ldr	pc, [sp], #4
ARM GAS  /tmp/cc8s3xaR.s 			page 16


 535              	.LVL27:
 536              	.L41:
 537              	.LCFI16:
 538              		.cfi_restore_state
 248:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 539              		.loc 1 248 5 is_stmt 1 view .LVU131
 540              	.LBB9:
 248:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 541              		.loc 1 248 5 view .LVU132
 248:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 542              		.loc 1 248 5 view .LVU133
 543 0018 03F50433 		add	r3, r3, #135168
 544 001c DA69     		ldr	r2, [r3, #28]
 545 001e 42F00102 		orr	r2, r2, #1
 546 0022 DA61     		str	r2, [r3, #28]
 248:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 547              		.loc 1 248 5 view .LVU134
 548 0024 DB69     		ldr	r3, [r3, #28]
 549 0026 03F00103 		and	r3, r3, #1
 550 002a 0093     		str	r3, [sp]
 248:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 551              		.loc 1 248 5 view .LVU135
 552 002c 009B     		ldr	r3, [sp]
 553              	.LBE9:
 248:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 554              		.loc 1 248 5 view .LVU136
 555 002e F0E7     		b	.L37
 556              	.L42:
 259:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM3 interrupt Init */
 557              		.loc 1 259 5 view .LVU137
 558              	.LBB10:
 259:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM3 interrupt Init */
 559              		.loc 1 259 5 view .LVU138
 259:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM3 interrupt Init */
 560              		.loc 1 259 5 view .LVU139
 561 0030 0A4B     		ldr	r3, .L43+4
 562 0032 DA69     		ldr	r2, [r3, #28]
 563 0034 42F00202 		orr	r2, r2, #2
 564 0038 DA61     		str	r2, [r3, #28]
 259:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM3 interrupt Init */
 565              		.loc 1 259 5 view .LVU140
 566 003a DB69     		ldr	r3, [r3, #28]
 567 003c 03F00203 		and	r3, r3, #2
 568 0040 0193     		str	r3, [sp, #4]
 259:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM3 interrupt Init */
 569              		.loc 1 259 5 view .LVU141
 570 0042 019B     		ldr	r3, [sp, #4]
 571              	.LBE10:
 259:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM3 interrupt Init */
 572              		.loc 1 259 5 view .LVU142
 261:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 573              		.loc 1 261 5 view .LVU143
 574 0044 0022     		movs	r2, #0
 575 0046 0621     		movs	r1, #6
 576 0048 1D20     		movs	r0, #29
 577              	.LVL28:
 261:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
ARM GAS  /tmp/cc8s3xaR.s 			page 17


 578              		.loc 1 261 5 is_stmt 0 view .LVU144
 579 004a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 580              	.LVL29:
 262:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 581              		.loc 1 262 5 is_stmt 1 view .LVU145
 582 004e 1D20     		movs	r0, #29
 583 0050 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 584              	.LVL30:
 585              		.loc 1 268 1 is_stmt 0 view .LVU146
 586 0054 DDE7     		b	.L37
 587              	.L44:
 588 0056 00BF     		.align	2
 589              	.L43:
 590 0058 00040040 		.word	1073742848
 591 005c 00100240 		.word	1073876992
 592              		.cfi_endproc
 593              	.LFE70:
 595              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 596              		.align	1
 597              		.global	HAL_TIM_Base_MspDeInit
 598              		.syntax unified
 599              		.thumb
 600              		.thumb_func
 602              	HAL_TIM_Base_MspDeInit:
 603              	.LVL31:
 604              	.LFB71:
 269:Core/Src/stm32f1xx_hal_msp.c **** 
 270:Core/Src/stm32f1xx_hal_msp.c **** /**
 271:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 272:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 273:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 274:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 275:Core/Src/stm32f1xx_hal_msp.c **** */
 276:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 277:Core/Src/stm32f1xx_hal_msp.c **** {
 605              		.loc 1 277 1 is_stmt 1 view -0
 606              		.cfi_startproc
 607              		@ args = 0, pretend = 0, frame = 0
 608              		@ frame_needed = 0, uses_anonymous_args = 0
 609              		.loc 1 277 1 is_stmt 0 view .LVU148
 610 0000 08B5     		push	{r3, lr}
 611              	.LCFI17:
 612              		.cfi_def_cfa_offset 8
 613              		.cfi_offset 3, -8
 614              		.cfi_offset 14, -4
 278:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 615              		.loc 1 278 3 is_stmt 1 view .LVU149
 616              		.loc 1 278 15 is_stmt 0 view .LVU150
 617 0002 0368     		ldr	r3, [r0]
 618              		.loc 1 278 5 view .LVU151
 619 0004 B3F1804F 		cmp	r3, #1073741824
 620 0008 03D0     		beq	.L49
 279:Core/Src/stm32f1xx_hal_msp.c ****   {
 280:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 281:Core/Src/stm32f1xx_hal_msp.c **** 
 282:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 283:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
ARM GAS  /tmp/cc8s3xaR.s 			page 18


 284:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 285:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 286:Core/Src/stm32f1xx_hal_msp.c **** 
 287:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 288:Core/Src/stm32f1xx_hal_msp.c ****   }
 289:Core/Src/stm32f1xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 621              		.loc 1 289 8 is_stmt 1 view .LVU152
 622              		.loc 1 289 10 is_stmt 0 view .LVU153
 623 000a 0A4A     		ldr	r2, .L51
 624 000c 9342     		cmp	r3, r2
 625 000e 06D0     		beq	.L50
 626              	.LVL32:
 627              	.L45:
 290:Core/Src/stm32f1xx_hal_msp.c ****   {
 291:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 292:Core/Src/stm32f1xx_hal_msp.c **** 
 293:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 294:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 295:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 296:Core/Src/stm32f1xx_hal_msp.c **** 
 297:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM3 interrupt DeInit */
 298:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM3_IRQn);
 299:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 300:Core/Src/stm32f1xx_hal_msp.c **** 
 301:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 302:Core/Src/stm32f1xx_hal_msp.c ****   }
 303:Core/Src/stm32f1xx_hal_msp.c **** 
 304:Core/Src/stm32f1xx_hal_msp.c **** }
 628              		.loc 1 304 1 view .LVU154
 629 0010 08BD     		pop	{r3, pc}
 630              	.LVL33:
 631              	.L49:
 284:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 632              		.loc 1 284 5 is_stmt 1 view .LVU155
 633 0012 094A     		ldr	r2, .L51+4
 634 0014 D369     		ldr	r3, [r2, #28]
 635 0016 23F00103 		bic	r3, r3, #1
 636 001a D361     		str	r3, [r2, #28]
 637 001c F8E7     		b	.L45
 638              	.L50:
 295:Core/Src/stm32f1xx_hal_msp.c **** 
 639              		.loc 1 295 5 view .LVU156
 640 001e 02F50332 		add	r2, r2, #134144
 641 0022 D369     		ldr	r3, [r2, #28]
 642 0024 23F00203 		bic	r3, r3, #2
 643 0028 D361     		str	r3, [r2, #28]
 298:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 644              		.loc 1 298 5 view .LVU157
 645 002a 1D20     		movs	r0, #29
 646              	.LVL34:
 298:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 647              		.loc 1 298 5 is_stmt 0 view .LVU158
 648 002c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 649              	.LVL35:
 650              		.loc 1 304 1 view .LVU159
 651 0030 EEE7     		b	.L45
 652              	.L52:
ARM GAS  /tmp/cc8s3xaR.s 			page 19


 653 0032 00BF     		.align	2
 654              	.L51:
 655 0034 00040040 		.word	1073742848
 656 0038 00100240 		.word	1073876992
 657              		.cfi_endproc
 658              	.LFE71:
 660              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 661              		.align	1
 662              		.global	HAL_UART_MspInit
 663              		.syntax unified
 664              		.thumb
 665              		.thumb_func
 667              	HAL_UART_MspInit:
 668              	.LVL36:
 669              	.LFB72:
 305:Core/Src/stm32f1xx_hal_msp.c **** 
 306:Core/Src/stm32f1xx_hal_msp.c **** /**
 307:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP Initialization
 308:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 309:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 310:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 311:Core/Src/stm32f1xx_hal_msp.c **** */
 312:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 313:Core/Src/stm32f1xx_hal_msp.c **** {
 670              		.loc 1 313 1 is_stmt 1 view -0
 671              		.cfi_startproc
 672              		@ args = 0, pretend = 0, frame = 40
 673              		@ frame_needed = 0, uses_anonymous_args = 0
 674              		.loc 1 313 1 is_stmt 0 view .LVU161
 675 0000 10B5     		push	{r4, lr}
 676              	.LCFI18:
 677              		.cfi_def_cfa_offset 8
 678              		.cfi_offset 4, -8
 679              		.cfi_offset 14, -4
 680 0002 8AB0     		sub	sp, sp, #40
 681              	.LCFI19:
 682              		.cfi_def_cfa_offset 48
 314:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 683              		.loc 1 314 3 is_stmt 1 view .LVU162
 684              		.loc 1 314 20 is_stmt 0 view .LVU163
 685 0004 0023     		movs	r3, #0
 686 0006 0693     		str	r3, [sp, #24]
 687 0008 0793     		str	r3, [sp, #28]
 688 000a 0893     		str	r3, [sp, #32]
 689 000c 0993     		str	r3, [sp, #36]
 315:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 690              		.loc 1 315 3 is_stmt 1 view .LVU164
 691              		.loc 1 315 11 is_stmt 0 view .LVU165
 692 000e 0368     		ldr	r3, [r0]
 693              		.loc 1 315 5 view .LVU166
 694 0010 464A     		ldr	r2, .L61
 695 0012 9342     		cmp	r3, r2
 696 0014 07D0     		beq	.L58
 316:Core/Src/stm32f1xx_hal_msp.c ****   {
 317:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 318:Core/Src/stm32f1xx_hal_msp.c **** 
 319:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
ARM GAS  /tmp/cc8s3xaR.s 			page 20


 320:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 321:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 322:Core/Src/stm32f1xx_hal_msp.c **** 
 323:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 324:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 325:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 326:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 327:Core/Src/stm32f1xx_hal_msp.c ****     */
 328:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = USART1_Co2_Sensor_Tx_Pin;
 329:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 330:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 331:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(USART1_Co2_Sensor_Tx_GPIO_Port, &GPIO_InitStruct);
 332:Core/Src/stm32f1xx_hal_msp.c **** 
 333:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = USART1_Co2_SenSor_Rx_Pin;
 334:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 335:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 336:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(USART1_Co2_SenSor_Rx_GPIO_Port, &GPIO_InitStruct);
 337:Core/Src/stm32f1xx_hal_msp.c **** 
 338:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 339:Core/Src/stm32f1xx_hal_msp.c **** 
 340:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 341:Core/Src/stm32f1xx_hal_msp.c ****   }
 342:Core/Src/stm32f1xx_hal_msp.c ****   else if(huart->Instance==USART2)
 697              		.loc 1 342 8 is_stmt 1 view .LVU167
 698              		.loc 1 342 10 is_stmt 0 view .LVU168
 699 0016 464A     		ldr	r2, .L61+4
 700 0018 9342     		cmp	r3, r2
 701 001a 2ED0     		beq	.L59
 343:Core/Src/stm32f1xx_hal_msp.c ****   {
 344:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 345:Core/Src/stm32f1xx_hal_msp.c **** 
 346:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 347:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 348:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 349:Core/Src/stm32f1xx_hal_msp.c **** 
 350:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 351:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 352:Core/Src/stm32f1xx_hal_msp.c ****     PA2     ------> USART2_TX
 353:Core/Src/stm32f1xx_hal_msp.c ****     PA3     ------> USART2_RX
 354:Core/Src/stm32f1xx_hal_msp.c ****     */
 355:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = USART2_Dust_Sensor_Tx_Pin;
 356:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 357:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 358:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(USART2_Dust_Sensor_Tx_GPIO_Port, &GPIO_InitStruct);
 359:Core/Src/stm32f1xx_hal_msp.c **** 
 360:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = USART2_Dust_Sensor_Rx_Pin;
 361:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 362:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 363:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(USART2_Dust_Sensor_Rx_GPIO_Port, &GPIO_InitStruct);
 364:Core/Src/stm32f1xx_hal_msp.c **** 
 365:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 366:Core/Src/stm32f1xx_hal_msp.c **** 
 367:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 368:Core/Src/stm32f1xx_hal_msp.c ****   }
 369:Core/Src/stm32f1xx_hal_msp.c ****   else if(huart->Instance==USART3)
 702              		.loc 1 369 8 is_stmt 1 view .LVU169
 703              		.loc 1 369 10 is_stmt 0 view .LVU170
ARM GAS  /tmp/cc8s3xaR.s 			page 21


 704 001c 454A     		ldr	r2, .L61+8
 705 001e 9342     		cmp	r3, r2
 706 0020 53D0     		beq	.L60
 707              	.LVL37:
 708              	.L53:
 370:Core/Src/stm32f1xx_hal_msp.c ****   {
 371:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 0 */
 372:Core/Src/stm32f1xx_hal_msp.c **** 
 373:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 0 */
 374:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 375:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_ENABLE();
 376:Core/Src/stm32f1xx_hal_msp.c **** 
 377:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 378:Core/Src/stm32f1xx_hal_msp.c ****     /**USART3 GPIO Configuration
 379:Core/Src/stm32f1xx_hal_msp.c ****     PD8     ------> USART3_TX
 380:Core/Src/stm32f1xx_hal_msp.c ****     PD9     ------> USART3_RX
 381:Core/Src/stm32f1xx_hal_msp.c ****     */
 382:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = UART3_TX_Debug_Pin;
 383:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 384:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 385:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(UART3_TX_Debug_GPIO_Port, &GPIO_InitStruct);
 386:Core/Src/stm32f1xx_hal_msp.c **** 
 387:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = UART3_RX_Debug_Pin;
 388:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 389:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 390:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(UART3_RX_Debug_GPIO_Port, &GPIO_InitStruct);
 391:Core/Src/stm32f1xx_hal_msp.c **** 
 392:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_AFIO_REMAP_USART3_ENABLE();
 393:Core/Src/stm32f1xx_hal_msp.c **** 
 394:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 1 */
 395:Core/Src/stm32f1xx_hal_msp.c **** 
 396:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 1 */
 397:Core/Src/stm32f1xx_hal_msp.c ****   }
 398:Core/Src/stm32f1xx_hal_msp.c **** 
 399:Core/Src/stm32f1xx_hal_msp.c **** }
 709              		.loc 1 399 1 view .LVU171
 710 0022 0AB0     		add	sp, sp, #40
 711              	.LCFI20:
 712              		.cfi_remember_state
 713              		.cfi_def_cfa_offset 8
 714              		@ sp needed
 715 0024 10BD     		pop	{r4, pc}
 716              	.LVL38:
 717              	.L58:
 718              	.LCFI21:
 719              		.cfi_restore_state
 321:Core/Src/stm32f1xx_hal_msp.c **** 
 720              		.loc 1 321 5 is_stmt 1 view .LVU172
 721              	.LBB11:
 321:Core/Src/stm32f1xx_hal_msp.c **** 
 722              		.loc 1 321 5 view .LVU173
 321:Core/Src/stm32f1xx_hal_msp.c **** 
 723              		.loc 1 321 5 view .LVU174
 724 0026 444B     		ldr	r3, .L61+12
 725 0028 9A69     		ldr	r2, [r3, #24]
 726 002a 42F48042 		orr	r2, r2, #16384
 727 002e 9A61     		str	r2, [r3, #24]
ARM GAS  /tmp/cc8s3xaR.s 			page 22


 321:Core/Src/stm32f1xx_hal_msp.c **** 
 728              		.loc 1 321 5 view .LVU175
 729 0030 9A69     		ldr	r2, [r3, #24]
 730 0032 02F48042 		and	r2, r2, #16384
 731 0036 0092     		str	r2, [sp]
 321:Core/Src/stm32f1xx_hal_msp.c **** 
 732              		.loc 1 321 5 view .LVU176
 733 0038 009A     		ldr	r2, [sp]
 734              	.LBE11:
 321:Core/Src/stm32f1xx_hal_msp.c **** 
 735              		.loc 1 321 5 view .LVU177
 323:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 736              		.loc 1 323 5 view .LVU178
 737              	.LBB12:
 323:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 738              		.loc 1 323 5 view .LVU179
 323:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 739              		.loc 1 323 5 view .LVU180
 740 003a 9A69     		ldr	r2, [r3, #24]
 741 003c 42F00402 		orr	r2, r2, #4
 742 0040 9A61     		str	r2, [r3, #24]
 323:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 743              		.loc 1 323 5 view .LVU181
 744 0042 9B69     		ldr	r3, [r3, #24]
 745 0044 03F00403 		and	r3, r3, #4
 746 0048 0193     		str	r3, [sp, #4]
 323:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 747              		.loc 1 323 5 view .LVU182
 748 004a 019B     		ldr	r3, [sp, #4]
 749              	.LBE12:
 323:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 750              		.loc 1 323 5 view .LVU183
 328:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 751              		.loc 1 328 5 view .LVU184
 328:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 752              		.loc 1 328 25 is_stmt 0 view .LVU185
 753 004c 4FF40073 		mov	r3, #512
 754 0050 0693     		str	r3, [sp, #24]
 329:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 755              		.loc 1 329 5 is_stmt 1 view .LVU186
 329:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 756              		.loc 1 329 26 is_stmt 0 view .LVU187
 757 0052 0223     		movs	r3, #2
 758 0054 0793     		str	r3, [sp, #28]
 330:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(USART1_Co2_Sensor_Tx_GPIO_Port, &GPIO_InitStruct);
 759              		.loc 1 330 5 is_stmt 1 view .LVU188
 330:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(USART1_Co2_Sensor_Tx_GPIO_Port, &GPIO_InitStruct);
 760              		.loc 1 330 27 is_stmt 0 view .LVU189
 761 0056 0323     		movs	r3, #3
 762 0058 0993     		str	r3, [sp, #36]
 331:Core/Src/stm32f1xx_hal_msp.c **** 
 763              		.loc 1 331 5 is_stmt 1 view .LVU190
 764 005a 384C     		ldr	r4, .L61+16
 765 005c 06A9     		add	r1, sp, #24
 766 005e 2046     		mov	r0, r4
 767              	.LVL39:
 331:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/cc8s3xaR.s 			page 23


 768              		.loc 1 331 5 is_stmt 0 view .LVU191
 769 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 770              	.LVL40:
 333:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 771              		.loc 1 333 5 is_stmt 1 view .LVU192
 333:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 772              		.loc 1 333 25 is_stmt 0 view .LVU193
 773 0064 4FF48063 		mov	r3, #1024
 774 0068 0693     		str	r3, [sp, #24]
 334:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 775              		.loc 1 334 5 is_stmt 1 view .LVU194
 334:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 776              		.loc 1 334 26 is_stmt 0 view .LVU195
 777 006a 0023     		movs	r3, #0
 778 006c 0793     		str	r3, [sp, #28]
 335:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(USART1_Co2_SenSor_Rx_GPIO_Port, &GPIO_InitStruct);
 779              		.loc 1 335 5 is_stmt 1 view .LVU196
 335:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(USART1_Co2_SenSor_Rx_GPIO_Port, &GPIO_InitStruct);
 780              		.loc 1 335 26 is_stmt 0 view .LVU197
 781 006e 0893     		str	r3, [sp, #32]
 336:Core/Src/stm32f1xx_hal_msp.c **** 
 782              		.loc 1 336 5 is_stmt 1 view .LVU198
 783 0070 06A9     		add	r1, sp, #24
 784 0072 2046     		mov	r0, r4
 785 0074 FFF7FEFF 		bl	HAL_GPIO_Init
 786              	.LVL41:
 787 0078 D3E7     		b	.L53
 788              	.LVL42:
 789              	.L59:
 348:Core/Src/stm32f1xx_hal_msp.c **** 
 790              		.loc 1 348 5 view .LVU199
 791              	.LBB13:
 348:Core/Src/stm32f1xx_hal_msp.c **** 
 792              		.loc 1 348 5 view .LVU200
 348:Core/Src/stm32f1xx_hal_msp.c **** 
 793              		.loc 1 348 5 view .LVU201
 794 007a 2F4B     		ldr	r3, .L61+12
 795 007c DA69     		ldr	r2, [r3, #28]
 796 007e 42F40032 		orr	r2, r2, #131072
 797 0082 DA61     		str	r2, [r3, #28]
 348:Core/Src/stm32f1xx_hal_msp.c **** 
 798              		.loc 1 348 5 view .LVU202
 799 0084 DA69     		ldr	r2, [r3, #28]
 800 0086 02F40032 		and	r2, r2, #131072
 801 008a 0292     		str	r2, [sp, #8]
 348:Core/Src/stm32f1xx_hal_msp.c **** 
 802              		.loc 1 348 5 view .LVU203
 803 008c 029A     		ldr	r2, [sp, #8]
 804              	.LBE13:
 348:Core/Src/stm32f1xx_hal_msp.c **** 
 805              		.loc 1 348 5 view .LVU204
 350:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 806              		.loc 1 350 5 view .LVU205
 807              	.LBB14:
 350:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 808              		.loc 1 350 5 view .LVU206
 350:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
ARM GAS  /tmp/cc8s3xaR.s 			page 24


 809              		.loc 1 350 5 view .LVU207
 810 008e 9A69     		ldr	r2, [r3, #24]
 811 0090 42F00402 		orr	r2, r2, #4
 812 0094 9A61     		str	r2, [r3, #24]
 350:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 813              		.loc 1 350 5 view .LVU208
 814 0096 9B69     		ldr	r3, [r3, #24]
 815 0098 03F00403 		and	r3, r3, #4
 816 009c 0393     		str	r3, [sp, #12]
 350:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 817              		.loc 1 350 5 view .LVU209
 818 009e 039B     		ldr	r3, [sp, #12]
 819              	.LBE14:
 350:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 820              		.loc 1 350 5 view .LVU210
 355:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 821              		.loc 1 355 5 view .LVU211
 355:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 822              		.loc 1 355 25 is_stmt 0 view .LVU212
 823 00a0 0423     		movs	r3, #4
 824 00a2 0693     		str	r3, [sp, #24]
 356:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 825              		.loc 1 356 5 is_stmt 1 view .LVU213
 356:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 826              		.loc 1 356 26 is_stmt 0 view .LVU214
 827 00a4 0223     		movs	r3, #2
 828 00a6 0793     		str	r3, [sp, #28]
 357:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(USART2_Dust_Sensor_Tx_GPIO_Port, &GPIO_InitStruct);
 829              		.loc 1 357 5 is_stmt 1 view .LVU215
 357:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(USART2_Dust_Sensor_Tx_GPIO_Port, &GPIO_InitStruct);
 830              		.loc 1 357 27 is_stmt 0 view .LVU216
 831 00a8 0323     		movs	r3, #3
 832 00aa 0993     		str	r3, [sp, #36]
 358:Core/Src/stm32f1xx_hal_msp.c **** 
 833              		.loc 1 358 5 is_stmt 1 view .LVU217
 834 00ac 234C     		ldr	r4, .L61+16
 835 00ae 06A9     		add	r1, sp, #24
 836 00b0 2046     		mov	r0, r4
 837              	.LVL43:
 358:Core/Src/stm32f1xx_hal_msp.c **** 
 838              		.loc 1 358 5 is_stmt 0 view .LVU218
 839 00b2 FFF7FEFF 		bl	HAL_GPIO_Init
 840              	.LVL44:
 360:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 841              		.loc 1 360 5 is_stmt 1 view .LVU219
 360:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 842              		.loc 1 360 25 is_stmt 0 view .LVU220
 843 00b6 0823     		movs	r3, #8
 844 00b8 0693     		str	r3, [sp, #24]
 361:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 845              		.loc 1 361 5 is_stmt 1 view .LVU221
 361:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 846              		.loc 1 361 26 is_stmt 0 view .LVU222
 847 00ba 0023     		movs	r3, #0
 848 00bc 0793     		str	r3, [sp, #28]
 362:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(USART2_Dust_Sensor_Rx_GPIO_Port, &GPIO_InitStruct);
 849              		.loc 1 362 5 is_stmt 1 view .LVU223
ARM GAS  /tmp/cc8s3xaR.s 			page 25


 362:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(USART2_Dust_Sensor_Rx_GPIO_Port, &GPIO_InitStruct);
 850              		.loc 1 362 26 is_stmt 0 view .LVU224
 851 00be 0893     		str	r3, [sp, #32]
 363:Core/Src/stm32f1xx_hal_msp.c **** 
 852              		.loc 1 363 5 is_stmt 1 view .LVU225
 853 00c0 06A9     		add	r1, sp, #24
 854 00c2 2046     		mov	r0, r4
 855 00c4 FFF7FEFF 		bl	HAL_GPIO_Init
 856              	.LVL45:
 857 00c8 ABE7     		b	.L53
 858              	.LVL46:
 859              	.L60:
 375:Core/Src/stm32f1xx_hal_msp.c **** 
 860              		.loc 1 375 5 view .LVU226
 861              	.LBB15:
 375:Core/Src/stm32f1xx_hal_msp.c **** 
 862              		.loc 1 375 5 view .LVU227
 375:Core/Src/stm32f1xx_hal_msp.c **** 
 863              		.loc 1 375 5 view .LVU228
 864 00ca 1B4B     		ldr	r3, .L61+12
 865 00cc DA69     		ldr	r2, [r3, #28]
 866 00ce 42F48022 		orr	r2, r2, #262144
 867 00d2 DA61     		str	r2, [r3, #28]
 375:Core/Src/stm32f1xx_hal_msp.c **** 
 868              		.loc 1 375 5 view .LVU229
 869 00d4 DA69     		ldr	r2, [r3, #28]
 870 00d6 02F48022 		and	r2, r2, #262144
 871 00da 0492     		str	r2, [sp, #16]
 375:Core/Src/stm32f1xx_hal_msp.c **** 
 872              		.loc 1 375 5 view .LVU230
 873 00dc 049A     		ldr	r2, [sp, #16]
 874              	.LBE15:
 375:Core/Src/stm32f1xx_hal_msp.c **** 
 875              		.loc 1 375 5 view .LVU231
 377:Core/Src/stm32f1xx_hal_msp.c ****     /**USART3 GPIO Configuration
 876              		.loc 1 377 5 view .LVU232
 877              	.LBB16:
 377:Core/Src/stm32f1xx_hal_msp.c ****     /**USART3 GPIO Configuration
 878              		.loc 1 377 5 view .LVU233
 377:Core/Src/stm32f1xx_hal_msp.c ****     /**USART3 GPIO Configuration
 879              		.loc 1 377 5 view .LVU234
 880 00de 9A69     		ldr	r2, [r3, #24]
 881 00e0 42F02002 		orr	r2, r2, #32
 882 00e4 9A61     		str	r2, [r3, #24]
 377:Core/Src/stm32f1xx_hal_msp.c ****     /**USART3 GPIO Configuration
 883              		.loc 1 377 5 view .LVU235
 884 00e6 9B69     		ldr	r3, [r3, #24]
 885 00e8 03F02003 		and	r3, r3, #32
 886 00ec 0593     		str	r3, [sp, #20]
 377:Core/Src/stm32f1xx_hal_msp.c ****     /**USART3 GPIO Configuration
 887              		.loc 1 377 5 view .LVU236
 888 00ee 059B     		ldr	r3, [sp, #20]
 889              	.LBE16:
 377:Core/Src/stm32f1xx_hal_msp.c ****     /**USART3 GPIO Configuration
 890              		.loc 1 377 5 view .LVU237
 382:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 891              		.loc 1 382 5 view .LVU238
ARM GAS  /tmp/cc8s3xaR.s 			page 26


 382:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 892              		.loc 1 382 25 is_stmt 0 view .LVU239
 893 00f0 4FF48073 		mov	r3, #256
 894 00f4 0693     		str	r3, [sp, #24]
 383:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 895              		.loc 1 383 5 is_stmt 1 view .LVU240
 383:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 896              		.loc 1 383 26 is_stmt 0 view .LVU241
 897 00f6 0223     		movs	r3, #2
 898 00f8 0793     		str	r3, [sp, #28]
 384:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(UART3_TX_Debug_GPIO_Port, &GPIO_InitStruct);
 899              		.loc 1 384 5 is_stmt 1 view .LVU242
 384:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(UART3_TX_Debug_GPIO_Port, &GPIO_InitStruct);
 900              		.loc 1 384 27 is_stmt 0 view .LVU243
 901 00fa 0323     		movs	r3, #3
 902 00fc 0993     		str	r3, [sp, #36]
 385:Core/Src/stm32f1xx_hal_msp.c **** 
 903              		.loc 1 385 5 is_stmt 1 view .LVU244
 904 00fe 104C     		ldr	r4, .L61+20
 905 0100 06A9     		add	r1, sp, #24
 906 0102 2046     		mov	r0, r4
 907              	.LVL47:
 385:Core/Src/stm32f1xx_hal_msp.c **** 
 908              		.loc 1 385 5 is_stmt 0 view .LVU245
 909 0104 FFF7FEFF 		bl	HAL_GPIO_Init
 910              	.LVL48:
 387:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 911              		.loc 1 387 5 is_stmt 1 view .LVU246
 387:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 912              		.loc 1 387 25 is_stmt 0 view .LVU247
 913 0108 4FF40073 		mov	r3, #512
 914 010c 0693     		str	r3, [sp, #24]
 388:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 915              		.loc 1 388 5 is_stmt 1 view .LVU248
 388:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 916              		.loc 1 388 26 is_stmt 0 view .LVU249
 917 010e 0023     		movs	r3, #0
 918 0110 0793     		str	r3, [sp, #28]
 389:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(UART3_RX_Debug_GPIO_Port, &GPIO_InitStruct);
 919              		.loc 1 389 5 is_stmt 1 view .LVU250
 389:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(UART3_RX_Debug_GPIO_Port, &GPIO_InitStruct);
 920              		.loc 1 389 26 is_stmt 0 view .LVU251
 921 0112 0893     		str	r3, [sp, #32]
 390:Core/Src/stm32f1xx_hal_msp.c **** 
 922              		.loc 1 390 5 is_stmt 1 view .LVU252
 923 0114 06A9     		add	r1, sp, #24
 924 0116 2046     		mov	r0, r4
 925 0118 FFF7FEFF 		bl	HAL_GPIO_Init
 926              	.LVL49:
 392:Core/Src/stm32f1xx_hal_msp.c **** 
 927              		.loc 1 392 5 view .LVU253
 928              	.LBB17:
 392:Core/Src/stm32f1xx_hal_msp.c **** 
 929              		.loc 1 392 5 view .LVU254
 930 011c 094A     		ldr	r2, .L61+24
 931 011e 5368     		ldr	r3, [r2, #4]
 932              	.LVL50:
ARM GAS  /tmp/cc8s3xaR.s 			page 27


 392:Core/Src/stm32f1xx_hal_msp.c **** 
 933              		.loc 1 392 5 view .LVU255
 392:Core/Src/stm32f1xx_hal_msp.c **** 
 934              		.loc 1 392 5 view .LVU256
 392:Core/Src/stm32f1xx_hal_msp.c **** 
 935              		.loc 1 392 5 view .LVU257
 936 0120 43F0E063 		orr	r3, r3, #117440512
 937              	.LVL51:
 392:Core/Src/stm32f1xx_hal_msp.c **** 
 938              		.loc 1 392 5 is_stmt 0 view .LVU258
 939 0124 43F03003 		orr	r3, r3, #48
 940              	.LVL52:
 392:Core/Src/stm32f1xx_hal_msp.c **** 
 941              		.loc 1 392 5 is_stmt 1 view .LVU259
 942 0128 5360     		str	r3, [r2, #4]
 943              	.LBE17:
 392:Core/Src/stm32f1xx_hal_msp.c **** 
 944              		.loc 1 392 5 view .LVU260
 945              		.loc 1 399 1 is_stmt 0 view .LVU261
 946 012a 7AE7     		b	.L53
 947              	.L62:
 948              		.align	2
 949              	.L61:
 950 012c 00380140 		.word	1073821696
 951 0130 00440040 		.word	1073759232
 952 0134 00480040 		.word	1073760256
 953 0138 00100240 		.word	1073876992
 954 013c 00080140 		.word	1073809408
 955 0140 00140140 		.word	1073812480
 956 0144 00000140 		.word	1073807360
 957              		.cfi_endproc
 958              	.LFE72:
 960              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 961              		.align	1
 962              		.global	HAL_UART_MspDeInit
 963              		.syntax unified
 964              		.thumb
 965              		.thumb_func
 967              	HAL_UART_MspDeInit:
 968              	.LVL53:
 969              	.LFB73:
 400:Core/Src/stm32f1xx_hal_msp.c **** 
 401:Core/Src/stm32f1xx_hal_msp.c **** /**
 402:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP De-Initialization
 403:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 404:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 405:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 406:Core/Src/stm32f1xx_hal_msp.c **** */
 407:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 408:Core/Src/stm32f1xx_hal_msp.c **** {
 970              		.loc 1 408 1 is_stmt 1 view -0
 971              		.cfi_startproc
 972              		@ args = 0, pretend = 0, frame = 0
 973              		@ frame_needed = 0, uses_anonymous_args = 0
 974              		.loc 1 408 1 is_stmt 0 view .LVU263
 975 0000 08B5     		push	{r3, lr}
 976              	.LCFI22:
ARM GAS  /tmp/cc8s3xaR.s 			page 28


 977              		.cfi_def_cfa_offset 8
 978              		.cfi_offset 3, -8
 979              		.cfi_offset 14, -4
 409:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 980              		.loc 1 409 3 is_stmt 1 view .LVU264
 981              		.loc 1 409 11 is_stmt 0 view .LVU265
 982 0002 0368     		ldr	r3, [r0]
 983              		.loc 1 409 5 view .LVU266
 984 0004 164A     		ldr	r2, .L71
 985 0006 9342     		cmp	r3, r2
 986 0008 06D0     		beq	.L68
 410:Core/Src/stm32f1xx_hal_msp.c ****   {
 411:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 412:Core/Src/stm32f1xx_hal_msp.c **** 
 413:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 414:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 415:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 416:Core/Src/stm32f1xx_hal_msp.c **** 
 417:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 418:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 419:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 420:Core/Src/stm32f1xx_hal_msp.c ****     */
 421:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, USART1_Co2_Sensor_Tx_Pin|USART1_Co2_SenSor_Rx_Pin);
 422:Core/Src/stm32f1xx_hal_msp.c **** 
 423:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 424:Core/Src/stm32f1xx_hal_msp.c **** 
 425:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 426:Core/Src/stm32f1xx_hal_msp.c ****   }
 427:Core/Src/stm32f1xx_hal_msp.c ****   else if(huart->Instance==USART2)
 987              		.loc 1 427 8 is_stmt 1 view .LVU267
 988              		.loc 1 427 10 is_stmt 0 view .LVU268
 989 000a 164A     		ldr	r2, .L71+4
 990 000c 9342     		cmp	r3, r2
 991 000e 0FD0     		beq	.L69
 428:Core/Src/stm32f1xx_hal_msp.c ****   {
 429:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 430:Core/Src/stm32f1xx_hal_msp.c **** 
 431:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 432:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 433:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 434:Core/Src/stm32f1xx_hal_msp.c **** 
 435:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 436:Core/Src/stm32f1xx_hal_msp.c ****     PA2     ------> USART2_TX
 437:Core/Src/stm32f1xx_hal_msp.c ****     PA3     ------> USART2_RX
 438:Core/Src/stm32f1xx_hal_msp.c ****     */
 439:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, USART2_Dust_Sensor_Tx_Pin|USART2_Dust_Sensor_Rx_Pin);
 440:Core/Src/stm32f1xx_hal_msp.c **** 
 441:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 442:Core/Src/stm32f1xx_hal_msp.c **** 
 443:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 444:Core/Src/stm32f1xx_hal_msp.c ****   }
 445:Core/Src/stm32f1xx_hal_msp.c ****   else if(huart->Instance==USART3)
 992              		.loc 1 445 8 is_stmt 1 view .LVU269
 993              		.loc 1 445 10 is_stmt 0 view .LVU270
 994 0010 154A     		ldr	r2, .L71+8
 995 0012 9342     		cmp	r3, r2
 996 0014 17D0     		beq	.L70
ARM GAS  /tmp/cc8s3xaR.s 			page 29


 997              	.LVL54:
 998              	.L63:
 446:Core/Src/stm32f1xx_hal_msp.c ****   {
 447:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 0 */
 448:Core/Src/stm32f1xx_hal_msp.c **** 
 449:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 0 */
 450:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 451:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_DISABLE();
 452:Core/Src/stm32f1xx_hal_msp.c **** 
 453:Core/Src/stm32f1xx_hal_msp.c ****     /**USART3 GPIO Configuration
 454:Core/Src/stm32f1xx_hal_msp.c ****     PD8     ------> USART3_TX
 455:Core/Src/stm32f1xx_hal_msp.c ****     PD9     ------> USART3_RX
 456:Core/Src/stm32f1xx_hal_msp.c ****     */
 457:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOD, UART3_TX_Debug_Pin|UART3_RX_Debug_Pin);
 458:Core/Src/stm32f1xx_hal_msp.c **** 
 459:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 1 */
 460:Core/Src/stm32f1xx_hal_msp.c **** 
 461:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 1 */
 462:Core/Src/stm32f1xx_hal_msp.c ****   }
 463:Core/Src/stm32f1xx_hal_msp.c **** 
 464:Core/Src/stm32f1xx_hal_msp.c **** }
 999              		.loc 1 464 1 view .LVU271
 1000 0016 08BD     		pop	{r3, pc}
 1001              	.LVL55:
 1002              	.L68:
 415:Core/Src/stm32f1xx_hal_msp.c **** 
 1003              		.loc 1 415 5 is_stmt 1 view .LVU272
 1004 0018 02F55842 		add	r2, r2, #55296
 1005 001c 9369     		ldr	r3, [r2, #24]
 1006 001e 23F48043 		bic	r3, r3, #16384
 1007 0022 9361     		str	r3, [r2, #24]
 421:Core/Src/stm32f1xx_hal_msp.c **** 
 1008              		.loc 1 421 5 view .LVU273
 1009 0024 4FF4C061 		mov	r1, #1536
 1010 0028 1048     		ldr	r0, .L71+12
 1011              	.LVL56:
 421:Core/Src/stm32f1xx_hal_msp.c **** 
 1012              		.loc 1 421 5 is_stmt 0 view .LVU274
 1013 002a FFF7FEFF 		bl	HAL_GPIO_DeInit
 1014              	.LVL57:
 1015 002e F2E7     		b	.L63
 1016              	.LVL58:
 1017              	.L69:
 433:Core/Src/stm32f1xx_hal_msp.c **** 
 1018              		.loc 1 433 5 is_stmt 1 view .LVU275
 1019 0030 02F5E632 		add	r2, r2, #117760
 1020 0034 D369     		ldr	r3, [r2, #28]
 1021 0036 23F40033 		bic	r3, r3, #131072
 1022 003a D361     		str	r3, [r2, #28]
 439:Core/Src/stm32f1xx_hal_msp.c **** 
 1023              		.loc 1 439 5 view .LVU276
 1024 003c 0C21     		movs	r1, #12
 1025 003e 0B48     		ldr	r0, .L71+12
 1026              	.LVL59:
 439:Core/Src/stm32f1xx_hal_msp.c **** 
 1027              		.loc 1 439 5 is_stmt 0 view .LVU277
 1028 0040 FFF7FEFF 		bl	HAL_GPIO_DeInit
ARM GAS  /tmp/cc8s3xaR.s 			page 30


 1029              	.LVL60:
 1030 0044 E7E7     		b	.L63
 1031              	.LVL61:
 1032              	.L70:
 451:Core/Src/stm32f1xx_hal_msp.c **** 
 1033              		.loc 1 451 5 is_stmt 1 view .LVU278
 1034 0046 02F5E432 		add	r2, r2, #116736
 1035 004a D369     		ldr	r3, [r2, #28]
 1036 004c 23F48023 		bic	r3, r3, #262144
 1037 0050 D361     		str	r3, [r2, #28]
 457:Core/Src/stm32f1xx_hal_msp.c **** 
 1038              		.loc 1 457 5 view .LVU279
 1039 0052 4FF44071 		mov	r1, #768
 1040 0056 0648     		ldr	r0, .L71+16
 1041              	.LVL62:
 457:Core/Src/stm32f1xx_hal_msp.c **** 
 1042              		.loc 1 457 5 is_stmt 0 view .LVU280
 1043 0058 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1044              	.LVL63:
 1045              		.loc 1 464 1 view .LVU281
 1046 005c DBE7     		b	.L63
 1047              	.L72:
 1048 005e 00BF     		.align	2
 1049              	.L71:
 1050 0060 00380140 		.word	1073821696
 1051 0064 00440040 		.word	1073759232
 1052 0068 00480040 		.word	1073760256
 1053 006c 00080140 		.word	1073809408
 1054 0070 00140140 		.word	1073812480
 1055              		.cfi_endproc
 1056              	.LFE73:
 1058              		.text
 1059              	.Letext0:
 1060              		.file 2 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 1061              		.file 3 "/media/son/Data/Embedded_Systems/Document/Tool/Arm_GNU_Toolchain/gcc-arm-11.2-2022.02-x86
 1062              		.file 4 "/media/son/Data/Embedded_Systems/Document/Tool/Arm_GNU_Toolchain/gcc-arm-11.2-2022.02-x86
 1063              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 1064              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 1065              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 1066              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 1067              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_adc.h"
 1068              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_i2c.h"
 1069              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 1070              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 1071              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 1072              		.file 14 "Core/Inc/main.h"
ARM GAS  /tmp/cc8s3xaR.s 			page 31


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_msp.c
     /tmp/cc8s3xaR.s:18     .text.HAL_MspInit:0000000000000000 $t
     /tmp/cc8s3xaR.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/cc8s3xaR.s:100    .text.HAL_MspInit:000000000000004c $d
     /tmp/cc8s3xaR.s:106    .text.HAL_ADC_MspInit:0000000000000000 $t
     /tmp/cc8s3xaR.s:112    .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
     /tmp/cc8s3xaR.s:258    .text.HAL_ADC_MspInit:000000000000008c $d
     /tmp/cc8s3xaR.s:266    .text.HAL_ADC_MspDeInit:0000000000000000 $t
     /tmp/cc8s3xaR.s:272    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
     /tmp/cc8s3xaR.s:318    .text.HAL_ADC_MspDeInit:0000000000000028 $d
     /tmp/cc8s3xaR.s:325    .text.HAL_I2C_MspInit:0000000000000000 $t
     /tmp/cc8s3xaR.s:331    .text.HAL_I2C_MspInit:0000000000000000 HAL_I2C_MspInit
     /tmp/cc8s3xaR.s:429    .text.HAL_I2C_MspInit:0000000000000058 $d
     /tmp/cc8s3xaR.s:436    .text.HAL_I2C_MspDeInit:0000000000000000 $t
     /tmp/cc8s3xaR.s:442    .text.HAL_I2C_MspDeInit:0000000000000000 HAL_I2C_MspDeInit
     /tmp/cc8s3xaR.s:487    .text.HAL_I2C_MspDeInit:0000000000000030 $d
     /tmp/cc8s3xaR.s:494    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/cc8s3xaR.s:500    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/cc8s3xaR.s:590    .text.HAL_TIM_Base_MspInit:0000000000000058 $d
     /tmp/cc8s3xaR.s:596    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/cc8s3xaR.s:602    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/cc8s3xaR.s:655    .text.HAL_TIM_Base_MspDeInit:0000000000000034 $d
     /tmp/cc8s3xaR.s:661    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/cc8s3xaR.s:667    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/cc8s3xaR.s:950    .text.HAL_UART_MspInit:000000000000012c $d
     /tmp/cc8s3xaR.s:961    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/cc8s3xaR.s:967    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/cc8s3xaR.s:1050   .text.HAL_UART_MspDeInit:0000000000000060 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_GPIO_Init
HAL_DMA_Init
Error_Handler
hdma_adc1
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
