# verilog-tutorials

* **hello** -> A simple hello world in Verilog [Link](http://www.referencedesigner.com/tutorials/verilog/verilog_02.php)
* **comparator** -> A 1 bit comparator with test bench [Link](http://www.referencedesigner.com/tutorials/verilog/verilog_03.php)
* **2-bit-comparator** -> 2 bits comparator with vectors [Link](http://www.referencedesigner.com/tutorials/verilog/verilog_08.php)
* **gate_level_modeling** -> 1 bit comparator using primitives gates [Link](http://www.referencedesigner.com/tutorials/verilog/verilog_10.php)
* **comparator_bitwise** -> A 1 bit comparator using the bitwise operators [Link](http://www.referencedesigner.com/tutorials/verilog/verilog_12.php)
* **udp** -> Using user defined primitives and tables [Link](http://www.referencedesigner.com/tutorials/verilog/verilog_11.php)
* **adder** -> A 2 bit adder with carry out, carry in and result [Link](http://www.referencedesigner.com/tutorials/verilog/verilog_14.php)
* **multiplexer** -> 2 to 1 and 4 to 2 multiplexer [Link](http://www.referencedesigner.com/tutorials/verilog/verilog_15.php)
* **always** -> Use of always block [Link](http://www.referencedesigner.com/tutorials/verilog/verilog_16.php)
* **if-statement** -> Use of an if statement [Link](http://www.referencedesigner.com/tutorials/verilog/verilog_17.php)
* **case-statement** -> Use of case statement together with if [Link](http://www.referencedesigner.com/tutorials/verilog/verilog_18.php)
* **sequential_circuits** -> Doing flip-flops; [Link](http://www.referencedesigner.com/tutorials/verilog/verilog_31.php)
* **shift_register** -> Simple shift register [Link](http://www.referencedesigner.com/tutorials/verilog/verilog_32.php)
* **binary_counter** -> A counter of 4 bits [Link](http://www.referencedesigner.com/tutorials/verilog/verilog_33.php)

> Thanks for [http://www.referencedesigner.com/](http://www.referencedesigner.com/) for the tutorials

* **24_bit_counter** -> Show 4 MSB of a 24 bit counter using the internal 12Mhz FPGA clock [Link](https://github.com/Obijuan/open-fpga-verilog-tutorial/wiki/Chapter-4%3A-26-bit-counter)
* **Prescaler** -> Taking the 12Mhz clock of the Icestick and reduce it's speed to turn on and off a LED. [Link](https://github.com/Obijuan/open-fpga-verilog-tutorial/wiki/Chapter-5%3A-N-bit-prescaler)
* **Multiple Prescalers** -> Using the previuos example, reuse the same module one for each led to prescale 4 different periods. [Link](https://github.com/Obijuan/open-fpga-verilog-tutorial/wiki/Cap%C3%ADtulo-6%3A-Multiples-prescalers)
* **4 bit counter** -> An improved counter using the previous 22 bit prescaler [Link](https://github.com/Obijuan/open-fpga-verilog-tutorial/wiki/Cap%C3%ADtulo-7%3A-Contador-de-4-bits-con-prescaler)
* **4 bit register** -> Maintains the state of 4 register to turn lights on and off [Link](https://github.com/Obijuan/open-fpga-verilog-tutorial/wiki/Cap%C3%ADtulo-8%3A-registro-de-4-bits)
* **Initializer** [Link](https://github.com/Obijuan/open-fpga-verilog-tutorial/wiki/Cap%C3%ADtulo-9%3A-Inicializador)


> Thank to [Obijuan](https://github.com/Obijuan) for his tutorials of Verilog and FPGA's. [Link](https://github.com/Obijuan/open-fpga-verilog-tutorial)
