Startpoint: _19491_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _19459_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.80    0.80   clock network delay (propagated)
                  0.04    0.00    0.80 ^ _19491_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.02    0.20    1.00 ^ _19491_/Q (sky130_fd_sc_hd__dfxtp_4)
     3    0.00                           CPU_src2_value_a3[9] (net)
                  0.02    0.00    1.00 ^ _19459_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.00   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.92    0.92   clock network delay (propagated)
                          0.00    0.92   clock reconvergence pessimism
                                  0.92 ^ _19459_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.01    0.90   library hold time
                                  0.90   data required time
-----------------------------------------------------------------------------
                                  0.90   data required time
                                 -1.00   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)


