#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Nov  9 21:40:27 2023
# Process ID: 7524
# Current directory: D:/_Code/verilog/interface_lab/PWM_w_Int_v1_0
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20248 D:\_Code\verilog\interface_lab\PWM_w_Int_v1_0\edit_PWM_w_Int_v1_0.xpr
# Log file: D:/_Code/verilog/interface_lab/PWM_w_Int_v1_0/vivado.log
# Journal file: D:/_Code/verilog/interface_lab/PWM_w_Int_v1_0\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/_Code/verilog/interface_lab/PWM_w_Int_v1_0/edit_PWM_w_Int_v1_0.xpr
INFO: [Project 1-313] Project file moved from 'D:/_Code/verilog/interface_lab/ip_repo' since last save.
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/_Code/verilog/interface_lab/PWM_w_Int_v1_0/PWM_w_Int_1.0/hdl/PWM_w_Int_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/_Code/verilog/interface_lab/PWM_w_Int_v1_0/PWM_w_Int_1.0/hdl/PWM_w_Int_v1_0.v:]
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/_Code/verilog/interface_lab/ip_repo/PWM_w_Int_1.0/hdl/PWM_w_Int_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/_Code/verilog/interface_lab/ip_repo/PWM_w_Int_1.0/hdl/PWM_w_Int_v1_0.v:]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/_Code/verilog/interface_lab/PWM_w_Int_v1_0'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/_Code/verilog/interface_lab/PWM_w_Int_v1_0/PWM_w_Int_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/_Download/vivado/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
ipx::infer_core -vendor xilinx.com -library user -taxonomy /UserIP D:/_Code/verilog/interface_lab/PWM_w_Int_v1_0
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/_Code/verilog/interface_lab/PWM_w_Int_v1_0/edit_PWM_w_Int_v1_0.sim/sim_1/behav/xsim/glbl.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/_Code/verilog/interface_lab/PWM_w_Int_v1_0/PWM_Controller_Int.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/_Code/verilog/interface_lab/PWM_w_Int_v1_0/PWM_w_Int_1.0/example_designs/bfm_design/PWM_w_Int_v1_0_tb.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/_Code/verilog/interface_lab/PWM_w_Int_v1_0/PWM_w_Int_1.0/hdl/PWM_w_Int_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/_Code/verilog/interface_lab/PWM_w_Int_v1_0/PWM_w_Int_1.0/hdl/PWM_w_Int_v1_0_S00_AXI.v:]
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
CRITICAL WARNING: [HDL 9-3342] cannot open include file 'PWM_w_Int_v1_0_tb_include.svh' [d:/_Code/verilog/interface_lab/PWM_w_Int_v1_0\PWM_w_Int_1.0/example_designs/bfm_design/PWM_w_Int_v1_0_tb.sv:3]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'BD_WRAPPER' [d:/_Code/verilog/interface_lab/PWM_w_Int_v1_0\PWM_w_Int_1.0/example_designs/bfm_design/PWM_w_Int_v1_0_tb.sv:109]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'BD_INST_NAME' [d:/_Code/verilog/interface_lab/PWM_w_Int_v1_0\PWM_w_Int_1.0/example_designs/bfm_design/PWM_w_Int_v1_0_tb.sv:115]
CRITICAL WARNING: [HDL 9-806] Syntax error near ".". [d:/_Code/verilog/interface_lab/PWM_w_Int_v1_0\PWM_w_Int_1.0/example_designs/bfm_design/PWM_w_Int_v1_0_tb.sv:115]
CRITICAL WARNING: [HDL 9-3342] cannot open include file 'PWM_w_Int_v1_0_tb_include.svh' [d:/_Code/verilog/interface_lab/PWM_w_Int_v1_0/PWM_w_Int_1.0/example_designs/bfm_design/PWM_w_Int_v1_0_tb.sv:3]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'BD_WRAPPER' [d:/_Code/verilog/interface_lab/PWM_w_Int_v1_0/PWM_w_Int_1.0/example_designs/bfm_design/PWM_w_Int_v1_0_tb.sv:109]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'BD_INST_NAME' [d:/_Code/verilog/interface_lab/PWM_w_Int_v1_0/PWM_w_Int_1.0/example_designs/bfm_design/PWM_w_Int_v1_0_tb.sv:115]
CRITICAL WARNING: [HDL 9-806] Syntax error near ".". [d:/_Code/verilog/interface_lab/PWM_w_Int_v1_0/PWM_w_Int_1.0/example_designs/bfm_design/PWM_w_Int_v1_0_tb.sv:115]
ERROR: [IP_Flow 19-259] [HDL Parser] Failed analyze operation while parsing HDL.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file 'PWM_w_Int_1.0/example_designs/bfm_design/PWM_w_Int_v1_0_tb.sv'.
WARNING: [IP_Flow 19-378] There are no ports found from top-level file 'd:/_Code/verilog/interface_lab/PWM_w_Int_v1_0/PWM_w_Int_1.0/example_designs/bfm_design/PWM_w_Int_v1_0_tb.sv'.
ERROR: [Common 17-39] 'ipx::infer_core' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  9 21:43:36 2023...
