###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ee215lnx10.ecn.purdue.edu)
#  Generated on:      Wed Mar  9 17:46:01 2016
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Removal Check with Pin I0/LD/CTRL/\curr_state_reg[0] /CLK 
Endpoint:   I0/LD/CTRL/\curr_state_reg[0] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.895
+ Removal                       0.475
+ Phase Shift                   0.000
= Required Time                 1.371
  Arrival Time                  1.491
  Slack Time                    0.120
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.980 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.632 | 0.346 |   1.446 |    1.326 | 
     | I0/LD/CTRL/\curr_state_reg[0] | R ^            | DFFSR  | 0.718 | 0.045 |   1.491 |    1.371 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.220 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.361 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.671 | 
     | nclk__L2_I7                   | A v -> Y ^     | INVX8  | 0.333 | 0.315 |   0.866 |    0.986 | 
     | I0/LD/CTRL/\curr_state_reg[0] | CLK ^          | DFFSR  | 0.349 | 0.029 |   0.895 |    1.015 | 
     +----------------------------------------------------------------------------------------------+ 
Path 2: MET Removal Check with Pin I0/LD/CTRL/\curr_state_reg[3] /CLK 
Endpoint:   I0/LD/CTRL/\curr_state_reg[3] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.896
+ Removal                       0.475
+ Phase Shift                   0.000
= Required Time                 1.371
  Arrival Time                  1.491
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.979 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.632 | 0.346 |   1.446 |    1.325 | 
     | I0/LD/CTRL/\curr_state_reg[3] | R ^            | DFFSR  | 0.717 | 0.045 |   1.491 |    1.371 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.221 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.361 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.672 | 
     | nclk__L2_I7                   | A v -> Y ^     | INVX8  | 0.333 | 0.315 |   0.866 |    0.987 | 
     | I0/LD/CTRL/\curr_state_reg[3] | CLK ^          | DFFSR  | 0.349 | 0.029 |   0.896 |    1.016 | 
     +----------------------------------------------------------------------------------------------+ 
Path 3: MET Removal Check with Pin I0/LD/T_SR_0/\curr_val_reg[0] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[0] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.895
+ Removal                       0.483
+ Phase Shift                   0.000
= Required Time                 1.377
  Arrival Time                  1.521
  Slack Time                    0.143
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.957 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.632 | 0.346 |   1.446 |    1.303 | 
     | I0/LD/T_SR_0/\curr_val_reg[0] | R ^            | DFFSR  | 0.764 | 0.075 |   1.521 |    1.377 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.243 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.384 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.695 | 
     | nclk__L2_I7                   | A v -> Y ^     | INVX8  | 0.333 | 0.315 |   0.866 |    1.010 | 
     | I0/LD/T_SR_0/\curr_val_reg[0] | CLK ^          | DFFSR  | 0.349 | 0.028 |   0.895 |    1.038 | 
     +----------------------------------------------------------------------------------------------+ 
Path 4: MET Removal Check with Pin I0/LD/T_SR_1/\curr_val_reg[0] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[0] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.894
+ Removal                       0.485
+ Phase Shift                   0.000
= Required Time                 1.379
  Arrival Time                  1.530
  Slack Time                    0.151
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.949 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.632 | 0.346 |   1.446 |    1.295 | 
     | I0/LD/T_SR_1/\curr_val_reg[0] | R ^            | DFFSR  | 0.777 | 0.084 |   1.530 |    1.379 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.251 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.391 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.702 | 
     | nclk__L2_I7                   | A v -> Y ^     | INVX8  | 0.333 | 0.315 |   0.866 |    1.017 | 
     | I0/LD/T_SR_1/\curr_val_reg[0] | CLK ^          | DFFSR  | 0.349 | 0.028 |   0.894 |    1.045 | 
     +----------------------------------------------------------------------------------------------+ 
Path 5: MET Removal Check with Pin I0/LD/T_SR_0/\curr_val_reg[1] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[1] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.893
+ Removal                       0.486
+ Phase Shift                   0.000
= Required Time                 1.379
  Arrival Time                  1.535
  Slack Time                    0.156
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.944 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.632 | 0.346 |   1.446 |    1.290 | 
     | I0/LD/T_SR_0/\curr_val_reg[1] | R ^            | DFFSR  | 0.783 | 0.089 |   1.535 |    1.379 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.256 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.396 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.707 | 
     | nclk__L2_I7                   | A v -> Y ^     | INVX8  | 0.333 | 0.315 |   0.866 |    1.022 | 
     | I0/LD/T_SR_0/\curr_val_reg[1] | CLK ^          | DFFSR  | 0.349 | 0.027 |   0.893 |    1.049 | 
     +----------------------------------------------------------------------------------------------+ 
Path 6: MET Removal Check with Pin I0/LD/T_SR_0/\curr_val_reg[7] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[7] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.894
+ Removal                       0.486
+ Phase Shift                   0.000
= Required Time                 1.380
  Arrival Time                  1.543
  Slack Time                    0.163
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.938 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.632 | 0.346 |   1.446 |    1.283 | 
     | I0/LD/T_SR_0/\curr_val_reg[7] | R ^            | DFFSR  | 0.785 | 0.097 |   1.543 |    1.380 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.263 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.403 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.714 | 
     | nclk__L2_I7                   | A v -> Y ^     | INVX8  | 0.333 | 0.315 |   0.866 |    1.029 | 
     | I0/LD/T_SR_0/\curr_val_reg[7] | CLK ^          | DFFSR  | 0.349 | 0.027 |   0.894 |    1.056 | 
     +----------------------------------------------------------------------------------------------+ 
Path 7: MET Removal Check with Pin I0/LD/T_SR_0/\curr_val_reg[2] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[2] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.891
+ Removal                       0.493
+ Phase Shift                   0.000
= Required Time                 1.384
  Arrival Time                  1.572
  Slack Time                    0.188
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.912 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.632 | 0.346 |   1.446 |    1.258 | 
     | I0/LD/T_SR_0/\curr_val_reg[2] | R ^            | DFFSR  | 0.823 | 0.126 |   1.572 |    1.384 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.288 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.429 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.739 | 
     | nclk__L2_I7                   | A v -> Y ^     | INVX8  | 0.333 | 0.315 |   0.866 |    1.054 | 
     | I0/LD/T_SR_0/\curr_val_reg[2] | CLK ^          | DFFSR  | 0.348 | 0.025 |   0.891 |    1.079 | 
     +----------------------------------------------------------------------------------------------+ 
Path 8: MET Removal Check with Pin I0/LD/T_SR_1/\curr_val_reg[5] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[5] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.868
+ Removal                       0.484
+ Phase Shift                   0.000
= Required Time                 1.352
  Arrival Time                  1.550
  Slack Time                    0.198
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.902 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.632 | 0.346 |   1.446 |    1.248 | 
     | I0/LD/T_SR_1/\curr_val_reg[5] | R ^            | DFFSR  | 0.788 | 0.104 |   1.550 |    1.352 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.298 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.439 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.749 | 
     | nclk__L2_I3                   | A v -> Y ^     | INVX8  | 0.318 | 0.307 |   0.859 |    1.057 | 
     | I0/LD/T_SR_1/\curr_val_reg[5] | CLK ^          | DFFSR  | 0.327 | 0.009 |   0.868 |    1.066 | 
     +----------------------------------------------------------------------------------------------+ 
Path 9: MET Removal Check with Pin I0/LD/T_SR_1/\curr_val_reg[4] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[4] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.881
+ Removal                       0.486
+ Phase Shift                   0.000
= Required Time                 1.366
  Arrival Time                  1.566
  Slack Time                    0.200
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.900 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.632 | 0.346 |   1.446 |    1.246 | 
     | I0/LD/T_SR_1/\curr_val_reg[4] | R ^            | DFFSR  | 0.793 | 0.120 |   1.566 |    1.366 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.300 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.441 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.752 | 
     | nclk__L2_I3                   | A v -> Y ^     | INVX8  | 0.318 | 0.307 |   0.859 |    1.059 | 
     | I0/LD/T_SR_1/\curr_val_reg[4] | CLK ^          | DFFSR  | 0.333 | 0.022 |   0.880 |    1.081 | 
     +----------------------------------------------------------------------------------------------+ 
Path 10: MET Removal Check with Pin I0/LD/T_SR_1/\curr_val_reg[2] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[2] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.883
+ Removal                       0.486
+ Phase Shift                   0.000
= Required Time                 1.369
  Arrival Time                  1.569
  Slack Time                    0.201
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.899 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.632 | 0.346 |   1.446 |    1.245 | 
     | I0/LD/T_SR_1/\curr_val_reg[2] | R ^            | DFFSR  | 0.793 | 0.123 |   1.569 |    1.369 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.301 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.441 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.752 | 
     | nclk__L2_I3                   | A v -> Y ^     | INVX8  | 0.318 | 0.307 |   0.859 |    1.059 | 
     | I0/LD/T_SR_1/\curr_val_reg[2] | CLK ^          | DFFSR  | 0.334 | 0.024 |   0.883 |    1.083 | 
     +----------------------------------------------------------------------------------------------+ 
Path 11: MET Removal Check with Pin I0/LD/T_SR_1/\curr_val_reg[6] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[6] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.874
+ Removal                       0.485
+ Phase Shift                   0.000
= Required Time                 1.360
  Arrival Time                  1.561
  Slack Time                    0.201
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.899 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.632 | 0.346 |   1.446 |    1.245 | 
     | I0/LD/T_SR_1/\curr_val_reg[6] | R ^            | DFFSR  | 0.791 | 0.115 |   1.561 |    1.360 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.301 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.442 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.753 | 
     | nclk__L2_I3                   | A v -> Y ^     | INVX8  | 0.318 | 0.307 |   0.859 |    1.060 | 
     | I0/LD/T_SR_1/\curr_val_reg[6] | CLK ^          | DFFSR  | 0.331 | 0.016 |   0.874 |    1.076 | 
     +----------------------------------------------------------------------------------------------+ 
Path 12: MET Removal Check with Pin I0/LD/CTRL/\curr_state_reg[1] /CLK 
Endpoint:   I0/LD/CTRL/\curr_state_reg[1] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.883
+ Removal                       0.486
+ Phase Shift                   0.000
= Required Time                 1.369
  Arrival Time                  1.574
  Slack Time                    0.205
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.895 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.632 | 0.346 |   1.446 |    1.241 | 
     | I0/LD/CTRL/\curr_state_reg[1] | R ^            | DFFSR  | 0.794 | 0.128 |   1.574 |    1.369 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.305 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.446 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.757 | 
     | nclk__L2_I3                   | A v -> Y ^     | INVX8  | 0.318 | 0.307 |   0.859 |    1.064 | 
     | I0/LD/CTRL/\curr_state_reg[1] | CLK ^          | DFFSR  | 0.334 | 0.025 |   0.883 |    1.088 | 
     +----------------------------------------------------------------------------------------------+ 
Path 13: MET Removal Check with Pin I0/LD/T_SR_1/\curr_val_reg[1] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[1] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.883
+ Removal                       0.486
+ Phase Shift                   0.000
= Required Time                 1.369
  Arrival Time                  1.575
  Slack Time                    0.206
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.894 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.632 | 0.346 |   1.446 |    1.240 | 
     | I0/LD/T_SR_1/\curr_val_reg[1] | R ^            | DFFSR  | 0.794 | 0.129 |   1.575 |    1.369 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.306 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.446 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.757 | 
     | nclk__L2_I3                   | A v -> Y ^     | INVX8  | 0.318 | 0.307 |   0.859 |    1.064 | 
     | I0/LD/T_SR_1/\curr_val_reg[1] | CLK ^          | DFFSR  | 0.334 | 0.025 |   0.883 |    1.089 | 
     +----------------------------------------------------------------------------------------------+ 
Path 14: MET Removal Check with Pin I0/LD/TIM/\clk_cnt_reg[0] /CLK 
Endpoint:   I0/LD/TIM/\clk_cnt_reg[0] /R (^) checked with  leading edge of 'clk'
Beginpoint: n_rst                        (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.885
+ Removal                       0.486
+ Phase Shift                   0.000
= Required Time                 1.371
  Arrival Time                  1.577
  Slack Time                    0.206
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | n_rst ^        |        | 0.161 |       |   1.100 |    0.894 | 
     | U8                        | YPAD ^ -> DI ^ | PADINC | 0.632 | 0.346 |   1.446 |    1.240 | 
     | I0/LD/TIM/\clk_cnt_reg[0] | R ^            | DFFSR  | 0.794 | 0.131 |   1.577 |    1.371 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.161 |       |   0.100 |    0.306 | 
     | U7                        | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.447 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.757 | 
     | nclk__L2_I3               | A v -> Y ^     | INVX8  | 0.318 | 0.307 |   0.859 |    1.065 | 
     | I0/LD/TIM/\clk_cnt_reg[0] | CLK ^          | DFFSR  | 0.334 | 0.026 |   0.885 |    1.091 | 
     +------------------------------------------------------------------------------------------+ 
Path 15: MET Removal Check with Pin I0/LD/T_SR_1/\curr_val_reg[7] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[7] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.887
+ Removal                       0.486
+ Phase Shift                   0.000
= Required Time                 1.373
  Arrival Time                  1.579
  Slack Time                    0.206
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.894 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.632 | 0.346 |   1.446 |    1.240 | 
     | I0/LD/T_SR_1/\curr_val_reg[7] | R ^            | DFFSR  | 0.794 | 0.133 |   1.579 |    1.373 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.306 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.446 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.757 | 
     | nclk__L2_I3                   | A v -> Y ^     | INVX8  | 0.318 | 0.307 |   0.859 |    1.064 | 
     | I0/LD/T_SR_1/\curr_val_reg[7] | CLK ^          | DFFSR  | 0.335 | 0.028 |   0.887 |    1.093 | 
     +----------------------------------------------------------------------------------------------+ 
Path 16: MET Removal Check with Pin I0/LD/CTRL/\bit_cnt_reg[1] /CLK 
Endpoint:   I0/LD/CTRL/\bit_cnt_reg[1] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                         (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.887
+ Removal                       0.486
+ Phase Shift                   0.000
= Required Time                 1.373
  Arrival Time                  1.580
  Slack Time                    0.206
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                            |                |        |       |       |  Time   |   Time   | 
     |----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.894 | 
     | U8                         | YPAD ^ -> DI ^ | PADINC | 0.632 | 0.346 |   1.446 |    1.240 | 
     | I0/LD/CTRL/\bit_cnt_reg[1] | R ^            | DFFSR  | 0.794 | 0.134 |   1.580 |    1.373 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                            |                |        |       |       |  Time   |   Time   | 
     |----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                            | clk ^          |        | 0.161 |       |   0.100 |    0.306 | 
     | U7                         | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.447 | 
     | nclk__L1_I0                | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.758 | 
     | nclk__L2_I3                | A v -> Y ^     | INVX8  | 0.318 | 0.307 |   0.859 |    1.065 | 
     | I0/LD/CTRL/\bit_cnt_reg[1] | CLK ^          | DFFSR  | 0.335 | 0.029 |   0.887 |    1.094 | 
     +-------------------------------------------------------------------------------------------+ 
Path 17: MET Removal Check with Pin I0/LD/TIM/\clk_cnt_reg[2] /CLK 
Endpoint:   I0/LD/TIM/\clk_cnt_reg[2] /R (^) checked with  leading edge of 'clk'
Beginpoint: n_rst                        (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.887
+ Removal                       0.486
+ Phase Shift                   0.000
= Required Time                 1.373
  Arrival Time                  1.580
  Slack Time                    0.206
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | n_rst ^        |        | 0.161 |       |   1.100 |    0.894 | 
     | U8                        | YPAD ^ -> DI ^ | PADINC | 0.632 | 0.346 |   1.446 |    1.240 | 
     | I0/LD/TIM/\clk_cnt_reg[2] | R ^            | DFFSR  | 0.794 | 0.134 |   1.580 |    1.373 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.161 |       |   0.100 |    0.306 | 
     | U7                        | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.447 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.758 | 
     | nclk__L2_I3               | A v -> Y ^     | INVX8  | 0.318 | 0.307 |   0.859 |    1.065 | 
     | I0/LD/TIM/\clk_cnt_reg[2] | CLK ^          | DFFSR  | 0.335 | 0.029 |   0.887 |    1.094 | 
     +------------------------------------------------------------------------------------------+ 
Path 18: MET Removal Check with Pin I0/LD/CTRL/\bit_cnt_reg[0] /CLK 
Endpoint:   I0/LD/CTRL/\bit_cnt_reg[0] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                         (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.886
+ Removal                       0.486
+ Phase Shift                   0.000
= Required Time                 1.372
  Arrival Time                  1.579
  Slack Time                    0.207
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                            |                |        |       |       |  Time   |   Time   | 
     |----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.893 | 
     | U8                         | YPAD ^ -> DI ^ | PADINC | 0.632 | 0.346 |   1.446 |    1.239 | 
     | I0/LD/CTRL/\bit_cnt_reg[0] | R ^            | DFFSR  | 0.794 | 0.133 |   1.579 |    1.372 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                            |                |        |       |       |  Time   |   Time   | 
     |----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                            | clk ^          |        | 0.161 |       |   0.100 |    0.307 | 
     | U7                         | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.447 | 
     | nclk__L1_I0                | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.758 | 
     | nclk__L2_I3                | A v -> Y ^     | INVX8  | 0.318 | 0.307 |   0.859 |    1.065 | 
     | I0/LD/CTRL/\bit_cnt_reg[0] | CLK ^          | DFFSR  | 0.335 | 0.027 |   0.886 |    1.093 | 
     +-------------------------------------------------------------------------------------------+ 
Path 19: MET Removal Check with Pin I0/LD/TIM/\clk_cnt_reg[1] /CLK 
Endpoint:   I0/LD/TIM/\clk_cnt_reg[1] /R (^) checked with  leading edge of 'clk'
Beginpoint: n_rst                        (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.886
+ Removal                       0.486
+ Phase Shift                   0.000
= Required Time                 1.372
  Arrival Time                  1.579
  Slack Time                    0.207
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | n_rst ^        |        | 0.161 |       |   1.100 |    0.893 | 
     | U8                        | YPAD ^ -> DI ^ | PADINC | 0.632 | 0.346 |   1.446 |    1.239 | 
     | I0/LD/TIM/\clk_cnt_reg[1] | R ^            | DFFSR  | 0.794 | 0.133 |   1.579 |    1.372 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.161 |       |   0.100 |    0.307 | 
     | U7                        | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.447 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.758 | 
     | nclk__L2_I3               | A v -> Y ^     | INVX8  | 0.318 | 0.307 |   0.859 |    1.065 | 
     | I0/LD/TIM/\clk_cnt_reg[1] | CLK ^          | DFFSR  | 0.335 | 0.027 |   0.886 |    1.092 | 
     +------------------------------------------------------------------------------------------+ 
Path 20: MET Removal Check with Pin I0/LD/CTRL/\curr_state_reg[2] /CLK 
Endpoint:   I0/LD/CTRL/\curr_state_reg[2] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.884
+ Removal                       0.486
+ Phase Shift                   0.000
= Required Time                 1.370
  Arrival Time                  1.577
  Slack Time                    0.207
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.893 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.632 | 0.346 |   1.446 |    1.239 | 
     | I0/LD/CTRL/\curr_state_reg[2] | R ^            | DFFSR  | 0.794 | 0.131 |   1.577 |    1.370 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.307 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.447 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.758 | 
     | nclk__L2_I3                   | A v -> Y ^     | INVX8  | 0.318 | 0.307 |   0.859 |    1.065 | 
     | I0/LD/CTRL/\curr_state_reg[2] | CLK ^          | DFFSR  | 0.334 | 0.026 |   0.884 |    1.091 | 
     +----------------------------------------------------------------------------------------------+ 
Path 21: MET Removal Check with Pin I0/LD/CTRL/\bit_cnt_reg[2] /CLK 
Endpoint:   I0/LD/CTRL/\bit_cnt_reg[2] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                         (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.887
+ Removal                       0.486
+ Phase Shift                   0.000
= Required Time                 1.374
  Arrival Time                  1.580
  Slack Time                    0.207
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                            |                |        |       |       |  Time   |   Time   | 
     |----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.893 | 
     | U8                         | YPAD ^ -> DI ^ | PADINC | 0.632 | 0.346 |   1.446 |    1.239 | 
     | I0/LD/CTRL/\bit_cnt_reg[2] | R ^            | DFFSR  | 0.794 | 0.134 |   1.580 |    1.374 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                            |                |        |       |       |  Time   |   Time   | 
     |----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                            | clk ^          |        | 0.161 |       |   0.100 |    0.307 | 
     | U7                         | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.447 | 
     | nclk__L1_I0                | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.758 | 
     | nclk__L2_I3                | A v -> Y ^     | INVX8  | 0.318 | 0.307 |   0.859 |    1.065 | 
     | I0/LD/CTRL/\bit_cnt_reg[2] | CLK ^          | DFFSR  | 0.335 | 0.029 |   0.887 |    1.094 | 
     +-------------------------------------------------------------------------------------------+ 
Path 22: MET Removal Check with Pin I0/LD/TIM/\curr_state_reg[1] /CLK 
Endpoint:   I0/LD/TIM/\curr_state_reg[1] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.885
+ Removal                       0.486
+ Phase Shift                   0.000
= Required Time                 1.371
  Arrival Time                  1.578
  Slack Time                    0.207
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                              |                |        |       |       |  Time   |   Time   | 
     |------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                              | n_rst ^        |        | 0.161 |       |   1.100 |    0.893 | 
     | U8                           | YPAD ^ -> DI ^ | PADINC | 0.632 | 0.346 |   1.446 |    1.239 | 
     | I0/LD/TIM/\curr_state_reg[1] | R ^            | DFFSR  | 0.794 | 0.132 |   1.578 |    1.371 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                              |                |        |       |       |  Time   |   Time   | 
     |------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                              | clk ^          |        | 0.161 |       |   0.100 |    0.307 | 
     | U7                           | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.447 | 
     | nclk__L1_I0                  | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.758 | 
     | nclk__L2_I3                  | A v -> Y ^     | INVX8  | 0.318 | 0.307 |   0.859 |    1.065 | 
     | I0/LD/TIM/\curr_state_reg[1] | CLK ^          | DFFSR  | 0.334 | 0.026 |   0.885 |    1.092 | 
     +---------------------------------------------------------------------------------------------+ 
Path 23: MET Removal Check with Pin I0/LD/TIM/\curr_state_reg[0] /CLK 
Endpoint:   I0/LD/TIM/\curr_state_reg[0] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.884
+ Removal                       0.486
+ Phase Shift                   0.000
= Required Time                 1.371
  Arrival Time                  1.577
  Slack Time                    0.207
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                              |                |        |       |       |  Time   |   Time   | 
     |------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                              | n_rst ^        |        | 0.161 |       |   1.100 |    0.893 | 
     | U8                           | YPAD ^ -> DI ^ | PADINC | 0.632 | 0.346 |   1.446 |    1.239 | 
     | I0/LD/TIM/\curr_state_reg[0] | R ^            | DFFSR  | 0.794 | 0.131 |   1.577 |    1.371 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                              |                |        |       |       |  Time   |   Time   | 
     |------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                              | clk ^          |        | 0.161 |       |   0.100 |    0.307 | 
     | U7                           | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.447 | 
     | nclk__L1_I0                  | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.758 | 
     | nclk__L2_I3                  | A v -> Y ^     | INVX8  | 0.318 | 0.307 |   0.859 |    1.065 | 
     | I0/LD/TIM/\curr_state_reg[0] | CLK ^          | DFFSR  | 0.334 | 0.026 |   0.884 |    1.091 | 
     +---------------------------------------------------------------------------------------------+ 
Path 24: MET Removal Check with Pin I0/LD/T_SR_1/\curr_val_reg[3] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[3] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.885
+ Removal                       0.486
+ Phase Shift                   0.000
= Required Time                 1.371
  Arrival Time                  1.578
  Slack Time                    0.207
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.893 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.632 | 0.346 |   1.446 |    1.239 | 
     | I0/LD/T_SR_1/\curr_val_reg[3] | R ^            | DFFSR  | 0.794 | 0.132 |   1.578 |    1.371 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.307 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.448 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.758 | 
     | nclk__L2_I3                   | A v -> Y ^     | INVX8  | 0.318 | 0.307 |   0.859 |    1.066 | 
     | I0/LD/T_SR_1/\curr_val_reg[3] | CLK ^          | DFFSR  | 0.334 | 0.026 |   0.885 |    1.092 | 
     +----------------------------------------------------------------------------------------------+ 
Path 25: MET Removal Check with Pin I0/LD/T_SR_0/\curr_val_reg[4] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[4] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.890
+ Removal                       0.496
+ Phase Shift                   0.000
= Required Time                 1.385
  Arrival Time                  1.597
  Slack Time                    0.212
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.888 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.632 | 0.346 |   1.446 |    1.234 | 
     | I0/LD/T_SR_0/\curr_val_reg[4] | R ^            | DFFSR  | 0.843 | 0.151 |   1.597 |    1.385 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.312 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.453 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.763 | 
     | nclk__L2_I7                   | A v -> Y ^     | INVX8  | 0.333 | 0.315 |   0.866 |    1.078 | 
     | I0/LD/T_SR_0/\curr_val_reg[4] | CLK ^          | DFFSR  | 0.348 | 0.023 |   0.890 |    1.102 | 
     +----------------------------------------------------------------------------------------------+ 
Path 26: MET Removal Check with Pin I0/LD/T_SR_0/\curr_val_reg[5] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[5] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.888
+ Removal                       0.496
+ Phase Shift                   0.000
= Required Time                 1.384
  Arrival Time                  1.601
  Slack Time                    0.216
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.884 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.632 | 0.346 |   1.446 |    1.230 | 
     | I0/LD/T_SR_0/\curr_val_reg[5] | R ^            | DFFSR  | 0.845 | 0.155 |   1.601 |    1.384 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.316 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.457 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.768 | 
     | nclk__L2_I7                   | A v -> Y ^     | INVX8  | 0.333 | 0.315 |   0.866 |    1.083 | 
     | I0/LD/T_SR_0/\curr_val_reg[5] | CLK ^          | DFFSR  | 0.348 | 0.022 |   0.888 |    1.105 | 
     +----------------------------------------------------------------------------------------------+ 
Path 27: MET Removal Check with Pin I0/LD/T_SR_0/\curr_val_reg[6] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[6] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.889
+ Removal                       0.496
+ Phase Shift                   0.000
= Required Time                 1.385
  Arrival Time                  1.601
  Slack Time                    0.216
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.884 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.632 | 0.346 |   1.446 |    1.230 | 
     | I0/LD/T_SR_0/\curr_val_reg[6] | R ^            | DFFSR  | 0.845 | 0.155 |   1.601 |    1.385 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.316 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.457 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.768 | 
     | nclk__L2_I7                   | A v -> Y ^     | INVX8  | 0.333 | 0.315 |   0.866 |    1.083 | 
     | I0/LD/T_SR_0/\curr_val_reg[6] | CLK ^          | DFFSR  | 0.348 | 0.022 |   0.889 |    1.105 | 
     +----------------------------------------------------------------------------------------------+ 
Path 28: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                       (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.886
+ Removal                       0.497
+ Phase Shift                   0.000
= Required Time                 1.383
  Arrival Time                  1.616
  Slack Time                    0.233
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | n_rst ^        |        | 0.161 |       |   1.100 |    0.867 | 
     | U8                                        | YPAD ^ -> DI ^ | PADINC | 0.632 | 0.346 |   1.446 |    1.213 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg | R ^            | DFFSR  | 0.852 | 0.170 |   1.616 |    1.383 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | clk ^          |        | 0.161 |       |   0.100 |    0.333 | 
     | U7                                        | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.473 | 
     | nclk__L1_I0                               | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.784 | 
     | nclk__L2_I7                               | A v -> Y ^     | INVX8  | 0.333 | 0.315 |   0.866 |    1.099 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg | CLK ^          | DFFSR  | 0.347 | 0.020 |   0.886 |    1.119 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 29: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[0] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.885
+ Removal                       0.498
+ Phase Shift                   0.000
= Required Time                 1.383
  Arrival Time                  1.647
  Slack Time                    0.264
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | n_rst ^        |        | 0.161 |       |   1.100 |    0.836 | 
     | U8                                      | YPAD ^ -> DI ^ | PADINC | 0.632 | 0.346 |   1.446 |    1.182 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[0] | R ^            | DFFSR  | 0.859 | 0.201 |   1.647 |    1.383 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.161 |       |   0.100 |    0.364 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.505 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.816 | 
     | nclk__L2_I7                             | A v -> Y ^     | INVX8  | 0.333 | 0.315 |   0.866 |    1.131 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[0] | CLK ^          | DFFSR  | 0.347 | 0.019 |   0.885 |    1.149 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 30: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.884
+ Removal                       0.498
+ Phase Shift                   0.000
= Required Time                 1.382
  Arrival Time                  1.660
  Slack Time                    0.278
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.822 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.632 | 0.346 |   1.446 |    1.168 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] | R ^            | DFFSR  | 0.858 | 0.214 |   1.660 |    1.382 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.378 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.519 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.830 | 
     | nclk__L2_I7                                | A v -> Y ^     | INVX8  | 0.333 | 0.315 |   0.866 |    1.145 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] | CLK ^          | DFFSR  | 0.346 | 0.018 |   0.884 |    1.163 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 31: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_
reg[0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[0] /R (^) checked with 
leading edge of 'clk'
Beginpoint: n_rst                                              (^) triggered by 
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.888
+ Removal                       0.498
+ Phase Shift                   0.000
= Required Time                 1.386
  Arrival Time                  1.664
  Slack Time                    0.278
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | n_rst ^        |        | 0.161 |       |   1.100 |    0.822 | 
     | U8                                              | YPAD ^ -> DI ^ | PADINC | 0.632 | 0.346 |   1.446 |    1.168 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[0] | R ^            | DFFSR  | 0.858 | 0.218 |   1.664 |    1.386 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | clk ^          |        | 0.161 |       |   0.100 |    0.378 | 
     | U7                                              | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.519 | 
     | nclk__L1_I0                                     | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.830 | 
     | nclk__L2_I7                                     | A v -> Y ^     | INVX8  | 0.333 | 0.315 |   0.866 |    1.145 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[0] | CLK ^          | DFFSR  | 0.347 | 0.021 |   0.888 |    1.166 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.884
+ Removal                       0.498
+ Phase Shift                   0.000
= Required Time                 1.382
  Arrival Time                  1.662
  Slack Time                    0.280
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.820 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.632 | 0.346 |   1.446 |    1.166 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] | R ^            | DFFSR  | 0.857 | 0.216 |   1.662 |    1.382 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.380 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.521 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.832 | 
     | nclk__L2_I7                                | A v -> Y ^     | INVX8  | 0.333 | 0.315 |   0.866 |    1.147 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] | CLK ^          | DFFSR  | 0.346 | 0.018 |   0.884 |    1.164 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 33: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_
reg[0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.884
+ Removal                       0.498
+ Phase Shift                   0.000
= Required Time                 1.382
  Arrival Time                  1.663
  Slack Time                    0.281
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.819 | 
     | U8                                            | YPAD ^ -> DI ^ | PADINC | 0.632 | 0.346 |   1.446 |    1.165 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[0] | R ^            | DFFSR  | 0.858 | 0.217 |   1.663 |    1.382 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |    0.381 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.521 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.832 | 
     | nclk__L2_I7                                   | A v -> Y ^     | INVX8  | 0.333 | 0.315 |   0.866 |    1.147 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[0] | CLK ^          | DFFSR  | 0.346 | 0.018 |   0.884 |    1.165 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Removal Check with Pin I0/LD/T_SR_0/\curr_val_reg[3] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[3] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.884
+ Removal                       0.498
+ Phase Shift                   0.000
= Required Time                 1.382
  Arrival Time                  1.663
  Slack Time                    0.281
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.819 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.632 | 0.346 |   1.446 |    1.165 | 
     | I0/LD/T_SR_0/\curr_val_reg[3] | R ^            | DFFSR  | 0.858 | 0.217 |   1.663 |    1.382 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.381 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.522 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.832 | 
     | nclk__L2_I7                   | A v -> Y ^     | INVX8  | 0.333 | 0.315 |   0.866 |    1.147 | 
     | I0/LD/T_SR_0/\curr_val_reg[3] | CLK ^          | DFFSR  | 0.346 | 0.018 |   0.884 |    1.165 | 
     +----------------------------------------------------------------------------------------------+ 
Path 35: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.885
+ Removal                       0.498
+ Phase Shift                   0.000
= Required Time                 1.383
  Arrival Time                  1.671
  Slack Time                    0.288
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.812 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.632 | 0.346 |   1.446 |    1.158 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] | R ^            | DFFSR  | 0.858 | 0.225 |   1.671 |    1.383 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.388 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.528 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.839 | 
     | nclk__L2_I7                                | A v -> Y ^     | INVX8  | 0.333 | 0.315 |   0.866 |    1.154 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] | CLK ^          | DFFSR  | 0.347 | 0.019 |   0.885 |    1.173 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 36: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_
reg[1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.875
+ Removal                       0.497
+ Phase Shift                   0.000
= Required Time                 1.373
  Arrival Time                  1.663
  Slack Time                    0.290
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.810 | 
     | U8                                            | YPAD ^ -> DI ^ | PADINC | 0.632 | 0.346 |   1.446 |    1.156 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[1] | R ^            | DFFSR  | 0.857 | 0.217 |   1.663 |    1.373 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |    0.390 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.531 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.842 | 
     | nclk__L2_I7                                   | A v -> Y ^     | INVX8  | 0.333 | 0.315 |   0.866 |    1.157 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[1] | CLK ^          | DFFSR  | 0.341 | 0.009 |   0.875 |    1.165 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.874
+ Removal                       0.496
+ Phase Shift                   0.000
= Required Time                 1.371
  Arrival Time                  1.663
  Slack Time                    0.292
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.808 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.632 | 0.346 |   1.446 |    1.154 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] | R ^            | DFFSR  | 0.857 | 0.217 |   1.663 |    1.371 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.392 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.532 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.843 | 
     | nclk__L2_I5                                | A v -> Y ^     | INVX8  | 0.319 | 0.302 |   0.854 |    1.146 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] | CLK ^          | DFFSR  | 0.334 | 0.021 |   0.874 |    1.166 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 38: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.886
+ Removal                       0.499
+ Phase Shift                   0.000
= Required Time                 1.386
  Arrival Time                  1.685
  Slack Time                    0.299
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.801 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.632 | 0.346 |   1.446 |    1.147 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] | R ^            | DFFSR  | 0.867 | 0.239 |   1.685 |    1.386 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.399 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.540 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.851 | 
     | nclk__L2_I7                                | A v -> Y ^     | INVX8  | 0.333 | 0.315 |   0.866 |    1.166 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] | CLK ^          | DFFSR  | 0.347 | 0.020 |   0.886 |    1.186 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 39: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_
reg[0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.887
+ Removal                       0.499
+ Phase Shift                   0.000
= Required Time                 1.386
  Arrival Time                  1.686
  Slack Time                    0.299
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.801 | 
     | U8                                            | YPAD ^ -> DI ^ | PADINC | 0.632 | 0.346 |   1.446 |    1.147 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[0] | R ^            | DFFSR  | 0.867 | 0.240 |   1.686 |    1.386 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |    0.399 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.540 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.851 | 
     | nclk__L2_I7                                   | A v -> Y ^     | INVX8  | 0.333 | 0.315 |   0.866 |    1.166 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[0] | CLK ^          | DFFSR  | 0.347 | 0.020 |   0.887 |    1.186 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[1] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.861
+ Removal                       0.494
+ Phase Shift                   0.000
= Required Time                 1.355
  Arrival Time                  1.663
  Slack Time                    0.308
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | n_rst ^        |        | 0.161 |       |   1.100 |    0.792 | 
     | U8                                      | YPAD ^ -> DI ^ | PADINC | 0.632 | 0.346 |   1.446 |    1.138 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[1] | R ^            | DFFSR  | 0.857 | 0.217 |   1.663 |    1.355 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.161 |       |   0.100 |    0.408 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.549 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.860 | 
     | nclk__L2_I6                             | A v -> Y ^     | INVX8  | 0.306 | 0.303 |   0.854 |    1.163 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[1] | CLK ^          | DFFSR  | 0.311 | 0.006 |   0.861 |    1.169 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 41: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[2] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.886
+ Removal                       0.499
+ Phase Shift                   0.000
= Required Time                 1.385
  Arrival Time                  1.700
  Slack Time                    0.315
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | n_rst ^        |        | 0.161 |       |   1.100 |    0.785 | 
     | U8                                      | YPAD ^ -> DI ^ | PADINC | 0.632 | 0.346 |   1.446 |    1.131 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[2] | R ^            | DFFSR  | 0.874 | 0.254 |   1.700 |    1.385 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.161 |       |   0.100 |    0.415 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.556 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.866 | 
     | nclk__L2_I5                             | A v -> Y ^     | INVX8  | 0.319 | 0.302 |   0.854 |    1.169 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[2] | CLK ^          | DFFSR  | 0.336 | 0.032 |   0.886 |    1.201 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 42: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.886
+ Removal                       0.500
+ Phase Shift                   0.000
= Required Time                 1.385
  Arrival Time                  1.705
  Slack Time                    0.320
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.780 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.632 | 0.346 |   1.446 |    1.126 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] | R ^            | DFFSR  | 0.875 | 0.259 |   1.705 |    1.385 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.420 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.561 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.871 | 
     | nclk__L2_I5                                | A v -> Y ^     | INVX8  | 0.319 | 0.302 |   0.854 |    1.174 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] | CLK ^          | DFFSR  | 0.336 | 0.032 |   0.886 |    1.206 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 43: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.885
+ Removal                       0.500
+ Phase Shift                   0.000
= Required Time                 1.385
  Arrival Time                  1.708
  Slack Time                    0.323
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.777 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.632 | 0.346 |   1.446 |    1.123 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] | R ^            | DFFSR  | 0.876 | 0.262 |   1.708 |    1.385 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.423 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.564 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.875 | 
     | nclk__L2_I5                                | A v -> Y ^     | INVX8  | 0.319 | 0.302 |   0.854 |    1.177 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] | CLK ^          | DFFSR  | 0.336 | 0.032 |   0.885 |    1.209 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 44: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.888
+ Removal                       0.500
+ Phase Shift                   0.000
= Required Time                 1.388
  Arrival Time                  1.717
  Slack Time                    0.330
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.770 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.632 | 0.346 |   1.446 |    1.116 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] | R ^            | DFFSR  | 0.877 | 0.271 |   1.717 |    1.388 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.430 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.570 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.881 | 
     | nclk__L2_I5                                | A v -> Y ^     | INVX8  | 0.319 | 0.302 |   0.854 |    1.183 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] | CLK ^          | DFFSR  | 0.336 | 0.034 |   0.888 |    1.217 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 45: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_
reg[1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[1] /R (^) checked with 
leading edge of 'clk'
Beginpoint: n_rst                                              (^) triggered by 
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.888
+ Removal                       0.501
+ Phase Shift                   0.000
= Required Time                 1.389
  Arrival Time                  1.719
  Slack Time                    0.330
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | n_rst ^        |        | 0.161 |       |   1.100 |    0.770 | 
     | U8                                              | YPAD ^ -> DI ^ | PADINC | 0.632 | 0.346 |   1.446 |    1.116 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[1] | R ^            | DFFSR  | 0.877 | 0.273 |   1.719 |    1.389 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | clk ^          |        | 0.161 |       |   0.100 |    0.430 | 
     | U7                                              | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.570 | 
     | nclk__L1_I0                                     | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.881 | 
     | nclk__L2_I7                                     | A v -> Y ^     | INVX8  | 0.333 | 0.315 |   0.866 |    1.196 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[1] | CLK ^          | DFFSR  | 0.347 | 0.022 |   0.888 |    1.218 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.885
+ Removal                       0.500
+ Phase Shift                   0.000
= Required Time                 1.385
  Arrival Time                  1.714
  Slack Time                    0.330
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.770 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.632 | 0.346 |   1.446 |    1.116 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] | R ^            | DFFSR  | 0.877 | 0.268 |   1.714 |    1.385 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.430 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.570 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.881 | 
     | nclk__L2_I5                                | A v -> Y ^     | INVX8  | 0.319 | 0.302 |   0.854 |    1.183 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] | CLK ^          | DFFSR  | 0.336 | 0.031 |   0.885 |    1.214 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 47: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_
reg[3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[3] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.888
+ Removal                       0.500
+ Phase Shift                   0.000
= Required Time                 1.388
  Arrival Time                  1.718
  Slack Time                    0.330
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.770 | 
     | U8                                            | YPAD ^ -> DI ^ | PADINC | 0.632 | 0.346 |   1.446 |    1.116 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[3] | R ^            | DFFSR  | 0.877 | 0.272 |   1.718 |    1.388 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |    0.430 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.571 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.882 | 
     | nclk__L2_I5                                   | A v -> Y ^     | INVX8  | 0.319 | 0.302 |   0.854 |    1.184 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[3] | CLK ^          | DFFSR  | 0.336 | 0.034 |   0.888 |    1.218 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_
reg[3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[3] /R (^) checked with 
leading edge of 'clk'
Beginpoint: n_rst                                              (^) triggered by 
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.888
+ Removal                       0.500
+ Phase Shift                   0.000
= Required Time                 1.388
  Arrival Time                  1.718
  Slack Time                    0.330
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | n_rst ^        |        | 0.161 |       |   1.100 |    0.770 | 
     | U8                                              | YPAD ^ -> DI ^ | PADINC | 0.632 | 0.346 |   1.446 |    1.116 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[3] | R ^            | DFFSR  | 0.877 | 0.272 |   1.718 |    1.388 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | clk ^          |        | 0.161 |       |   0.100 |    0.430 | 
     | U7                                              | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.571 | 
     | nclk__L1_I0                                     | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.882 | 
     | nclk__L2_I5                                     | A v -> Y ^     | INVX8  | 0.319 | 0.302 |   0.854 |    1.184 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[3] | CLK ^          | DFFSR  | 0.336 | 0.034 |   0.888 |    1.218 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.885
+ Removal                       0.500
+ Phase Shift                   0.000
= Required Time                 1.385
  Arrival Time                  1.716
  Slack Time                    0.331
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.769 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.632 | 0.346 |   1.446 |    1.115 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] | R ^            | DFFSR  | 0.877 | 0.270 |   1.716 |    1.385 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.431 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.571 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.882 | 
     | nclk__L2_I5                                | A v -> Y ^     | INVX8  | 0.319 | 0.302 |   0.854 |    1.185 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] | CLK ^          | DFFSR  | 0.336 | 0.031 |   0.885 |    1.216 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 50: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[3] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[3] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.886
+ Removal                       0.500
+ Phase Shift                   0.000
= Required Time                 1.386
  Arrival Time                  1.717
  Slack Time                    0.331
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.769 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.632 | 0.346 |   1.446 |    1.115 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[3] | R ^            | DFFSR  | 0.877 | 0.271 |   1.717 |    1.386 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.431 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.572 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.883 | 
     | nclk__L2_I5                                | A v -> Y ^     | INVX8  | 0.319 | 0.302 |   0.854 |    1.185 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[3] | CLK ^          | DFFSR  | 0.336 | 0.032 |   0.886 |    1.217 | 
     +-----------------------------------------------------------------------------------------------------------+ 

