{"Source Block": ["oh/elink/dv/dut_elink.v@352:362@HdlStmAssign", "     if(!nreset)\n       wait_counter[7:0] <= 'b0;   \n     else\n       wait_counter[7:0] <= wait_counter+1'b1;\n      \n   assign elink1_rxwr_wait       = (|wait_counter[4:0]);//(|wait_counter[3:0]);//1'b0;\n   \nendmodule // dv_elink\n// Local Variables:\n// verilog-library-directories:(\".\" \"../hdl\" \"../../emesh/dv\" \"../../emesh/hdl\")\n// End:\n"], "Clone Blocks": [["oh/emesh/dv/ememory.v@183:193", "     if(!nreset)\n       wait_counter[7:0] <= 'b0;   \n     else\n       wait_counter[7:0] <= wait_counter+1'b1;\n      \n   assign wait_random      = (|wait_counter[4:0]);//(|wait_counter[3:0]);//1'b0;\n\n   assign wait_all = (wait_random | wait_in);\n   \n   \nendmodule // emesh_memory\n"], ["oh/elink/dv/dut_axi_elink.v@567:577", "     if(!nreset)\n       wait_counter[7:0] <= 'b0;   \n     else\n       wait_counter[7:0] <= wait_counter+1'b1;\n      \n   assign elink1_rxwr_wait       = (|wait_counter[4:0]);//(|wait_counter[3:0]);//1'b0;\n   \n        \nendmodule // dv_elink\n// Local Variables:\n// verilog-library-directories:(\".\" \"../hdl\" \"../../emesh/dv\" \"../../emesh/hdl\" \"../../memory/hdl\")\n"]], "Diff Content": {"Delete": [[357, "   assign elink1_rxwr_wait       = (|wait_counter[4:0]);//(|wait_counter[3:0]);//1'b0;\n"]], "Add": []}}