===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 21.3800 seconds

  ----Wall Time----  ----Name----
    3.9039 ( 18.3%)  FIR Parser
    8.4571 ( 39.6%)  'firrtl.circuit' Pipeline
    1.2893 (  6.0%)    'firrtl.module' Pipeline
    1.2893 (  6.0%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0947 (  0.4%)    InferWidths
    0.6818 (  3.2%)    LowerFIRRTLTypes
    5.3033 ( 24.8%)    'firrtl.module' Pipeline
    0.8564 (  4.0%)      ExpandWhens
    4.4469 ( 20.8%)      SimpleCanonicalizer
    1.0399 (  4.9%)    IMConstProp
    0.0305 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    0.0480 (  0.2%)    'firrtl.module' Pipeline
    0.0480 (  0.2%)      CheckWidths
    2.2767 ( 10.6%)  LowerFIRRTLToHW
    0.0000 (  0.0%)  HWMemSimImpl
    3.8966 ( 18.2%)  'hw.module' Pipeline
    0.0826 (  0.4%)    HWCleanup
    1.0523 (  4.9%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.7617 ( 12.9%)    SimpleCanonicalizer
    0.3080 (  1.4%)  HWLegalizeNames
    0.7848 (  3.7%)  'hw.module' Pipeline
    0.7848 (  3.7%)    PrettifyVerilog
    1.7511 (  8.2%)  Output
    0.0017 (  0.0%)  Rest
   21.3800 (100.0%)  Total

{
  totalTime: 21.409,
  maxMemory: 597975040
}
