# do micro_branch_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /opt/altera/19.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/xenomai/Desktop/LSDP13/Fase4/src/Datapath.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:21 on Jun 03,2020
# vcom -reportprogress 300 -93 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Datapath
# -- Compiling architecture Behavioral of Datapath
# ** Error: (vcom-11) Could not find work.pc.
# ** Error (suppressible): /home/xenomai/Desktop/LSDP13/Fase4/src/Datapath.vhd(73): (vcom-1195) Cannot find expanded name "work.Pc".
# ** Error: /home/xenomai/Desktop/LSDP13/Fase4/src/Datapath.vhd(73): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.imemory.
# ** Error (suppressible): /home/xenomai/Desktop/LSDP13/Fase4/src/Datapath.vhd(84): (vcom-1195) Cannot find expanded name "work.IMemory".
# ** Error: /home/xenomai/Desktop/LSDP13/Fase4/src/Datapath.vhd(84): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.signextend.
# ** Error (suppressible): /home/xenomai/Desktop/LSDP13/Fase4/src/Datapath.vhd(92): (vcom-1195) Cannot find expanded name "work.SignExtend".
# ** Error: /home/xenomai/Desktop/LSDP13/Fase4/src/Datapath.vhd(92): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mux2_1.
# ** Error (suppressible): /home/xenomai/Desktop/LSDP13/Fase4/src/Datapath.vhd(99): (vcom-1195) Cannot find expanded name "work.Mux2_1".
# ** Error: /home/xenomai/Desktop/LSDP13/Fase4/src/Datapath.vhd(99): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.registers.
# ** Error (suppressible): /home/xenomai/Desktop/LSDP13/Fase4/src/Datapath.vhd(109): (vcom-1195) Cannot find expanded name "work.Registers".
# ** Error: /home/xenomai/Desktop/LSDP13/Fase4/src/Datapath.vhd(109): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mux2_1.
# ** Error (suppressible): /home/xenomai/Desktop/LSDP13/Fase4/src/Datapath.vhd(125): (vcom-1195) Cannot find expanded name "work.Mux2_1".
# ** Error: /home/xenomai/Desktop/LSDP13/Fase4/src/Datapath.vhd(125): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mux2_1.
# ** Error (suppressible): /home/xenomai/Desktop/LSDP13/Fase4/src/Datapath.vhd(134): (vcom-1195) Cannot find expanded name "work.Mux2_1".
# ** Error: /home/xenomai/Desktop/LSDP13/Fase4/src/Datapath.vhd(134): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.alu.
# ** Error (suppressible): /home/xenomai/Desktop/LSDP13/Fase4/src/Datapath.vhd(142): (vcom-1195) Cannot find expanded name "work.Alu".
# ** Error: /home/xenomai/Desktop/LSDP13/Fase4/src/Datapath.vhd(142): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mux2_1.
# ** Error (suppressible): /home/xenomai/Desktop/LSDP13/Fase4/src/Datapath.vhd(155): (vcom-1195) Cannot find expanded name "work.Mux2_1".
# ** Error: /home/xenomai/Desktop/LSDP13/Fase4/src/Datapath.vhd(155): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.dmemory.
# ** Error (suppressible): /home/xenomai/Desktop/LSDP13/Fase4/src/Datapath.vhd(166): (vcom-1195) Cannot find expanded name "work.DMemory".
# ** Error: /home/xenomai/Desktop/LSDP13/Fase4/src/Datapath.vhd(166): Unknown expanded name.
# ** Error: /home/xenomai/Desktop/LSDP13/Fase4/src/Datapath.vhd(176): VHDL Compiler exiting
# End time: 12:32:21 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 31, Warnings: 0
# ** Error: /opt/altera/19.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./micro_branch_run_msim_rtl_vhdl.do line 8
# /opt/altera/19.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -93 -work work {/home/xenomai/Desktop/LSDP13/Fase4/src/Datapath.vhd}"
vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Alu.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:30 on Jun 03,2020
# vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Alu.vhd 
vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Alu.vhd
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Alu
# -- Compiling architecture Behavioral of Alu
# End time: 12:32:30 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:30 on Jun 03,2020
# vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Alu.vhd
# -- Compiling entity Alu
# -- Compiling architecture Behavioral of Alu
# End time: 12:32:30 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:30 on Jun 03,2020
# vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Alu.vhd
# -- Compiling entity Alu
# -- Compiling architecture Behavioral of Alu
# End time: 12:32:30 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:30 on Jun 03,2020
# vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Alu.vhd
# -- Compiling entity Alu
# -- Compiling architecture Behavioral of Alu
# End time: 12:32:31 on Jun 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:31 on Jun 03,2020
# vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Alu
vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Alu.vhd
# -- Compiling architecture Behavioral of Alu
# End time: 12:32:31 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:31 on Jun 03,2020
# vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Alu
# -- Compiling architecture Behavioral of Alu
# End time: 12:32:31 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/ControlUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:31 on Jun 03,2020
# vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/ControlUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ControlUnit
# -- Compiling architecture Behavioral of ControlUnit
# End time: 12:32:31 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Datapath.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:31 on Jun 03,2020
# vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Datapath
# -- Compiling architecture Behavioral of Datapath
# ** Error: (vcom-11) Could not find work.pc.
# ** Error (suppressible): /home/xenomai/Desktop/LSDP13/Fase4/src/Datapath.vhd(73): (vcom-1195) Cannot find expanded name "work.Pc".
# ** Error: /home/xenomai/Desktop/LSDP13/Fase4/src/Datapath.vhd(73): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.imemory.
# ** Error (suppressible): /home/xenomai/Desktop/LSDP13/Fase4/src/Datapath.vhd(84): (vcom-1195) Cannot find expanded name "work.IMemory".
# ** Error: /home/xenomai/Desktop/LSDP13/Fase4/src/Datapath.vhd(84): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.signextend.
# ** Error (suppressible): /home/xenomai/Desktop/LSDP13/Fase4/src/Datapath.vhd(92): (vcom-1195) Cannot find expanded name "work.SignExtend".
# ** Error: /home/xenomai/Desktop/LSDP13/Fase4/src/Datapath.vhd(92): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mux2_1.
# ** Error (suppressible): /home/xenomai/Desktop/LSDP13/Fase4/src/Datapath.vhd(99): (vcom-1195) Cannot find expanded name "work.Mux2_1".
# ** Error: /home/xenomai/Desktop/LSDP13/Fase4/src/Datapath.vhd(99): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.registers.
# ** Error (suppressible): /home/xenomai/Desktop/LSDP13/Fase4/src/Datapath.vhd(109): (vcom-1195) Cannot find expanded name "work.Registers".
# ** Error: /home/xenomai/Desktop/LSDP13/Fase4/src/Datapath.vhd(109): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mux2_1.
# ** Error (suppressible): /home/xenomai/Desktop/LSDP13/Fase4/src/Datapath.vhd(125): (vcom-1195) Cannot find expanded name "work.Mux2_1".
# ** Error: /home/xenomai/Desktop/LSDP13/Fase4/src/Datapath.vhd(125): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mux2_1.
# ** Error (suppressible): /home/xenomai/Desktop/LSDP13/Fase4/src/Datapath.vhd(134): (vcom-1195) Cannot find expanded name "work.Mux2_1".
# ** Error: /home/xenomai/Desktop/LSDP13/Fase4/src/Datapath.vhd(134): Unknown expanded name.
# -- Loading entity Alu
# ** Error: (vcom-11) Could not find work.mux2_1.
# ** Error (suppressible): /home/xenomai/Desktop/LSDP13/Fase4/src/Datapath.vhd(155): (vcom-1195) Cannot find expanded name "work.Mux2_1".
# ** Error: /home/xenomai/Desktop/LSDP13/Fase4/src/Datapath.vhd(155): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.dmemory.
# ** Error (suppressible): /home/xenomai/Desktop/LSDP13/Fase4/src/Datapath.vhd(166): (vcom-1195) Cannot find expanded name "work.DMemory".
# ** Error: /home/xenomai/Desktop/LSDP13/Fase4/src/Datapath.vhd(166): Unknown expanded name.
# ** Error: /home/xenomai/Desktop/LSDP13/Fase4/src/Datapath.vhd(176): VHDL Compiler exiting
# End time: 12:32:31 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 28, Warnings: 0
vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/DMemory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:31 on Jun 03,2020
# vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/DMemory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DMemory
# -- Compiling architecture Behavioral of DMemory
# End time: 12:32:31 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/IMemory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:31 on Jun 03,2020
# vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/IMemory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMemory
# -- Compiling architecture Behavioral of IMemory
# End time: 12:32:32 on Jun 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Interconnect_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:32 on Jun 03,2020
# vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Interconnect_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Interconnect_tb
# -- Compiling architecture Stimulus of Interconnect_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity Datapath
# -- Loading entity ControlUnit
# End time: 12:32:32 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Mux2_1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:32 on Jun 03,2020
# vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Mux2_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Mux2_1
# -- Compiling architecture Behavioral of Mux2_1
# End time: 12:32:32 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/SignExtend.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:32 on Jun 03,2020
# vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/SignExtend.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity SignExtend
# -- Compiling architecture Behavioral of SignExtend
# End time: 12:32:32 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Registers.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:32 on Jun 03,2020
# vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Registers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Registers
# -- Compiling architecture Behavioral of Registers
# End time: 12:32:32 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Pc.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:32 on Jun 03,2020
# vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Pc
# -- Compiling architecture Behavioral of Pc
# End time: 12:32:32 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/ControlUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:32 on Jun 03,2020
# vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/ControlUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ControlUnit
# -- Compiling architecture Behavioral of ControlUnit
# End time: 12:32:32 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Datapath.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:32 on Jun 03,2020
# vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Datapath
# -- Compiling architecture Behavioral of Datapath
# -- Loading entity Pc
# -- Loading entity IMemory
# -- Loading entity SignExtend
# -- Loading entity Mux2_1
# -- Loading entity Registers
# -- Loading entity Alu
# -- Loading entity DMemory
# End time: 12:32:33 on Jun 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/DMemory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:33 on Jun 03,2020
# vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/DMemory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DMemory
# -- Compiling architecture Behavioral of DMemory
# End time: 12:32:33 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/IMemory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:33 on Jun 03,2020
# vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/IMemory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMemory
# -- Compiling architecture Behavioral of IMemory
# End time: 12:32:33 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Interconnect_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:33 on Jun 03,2020
# vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Interconnect_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Interconnect_tb
# -- Compiling architecture Stimulus of Interconnect_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity Datapath
# -- Loading entity ControlUnit
# End time: 12:32:33 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Mux2_1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:33 on Jun 03,2020
# vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Mux2_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Mux2_1
# -- Compiling architecture Behavioral of Mux2_1
# End time: 12:32:33 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/SignExtend.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:33 on Jun 03,2020
# vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/SignExtend.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity SignExtend
# -- Compiling architecture Behavioral of SignExtend
# End time: 12:32:33 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Registers.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:33 on Jun 03,2020
# vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Registers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Registers
# -- Compiling architecture Behavioral of Registers
# End time: 12:32:34 on Jun 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Pc.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:34 on Jun 03,2020
# vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Pc
# -- Compiling architecture Behavioral of Pc
# End time: 12:32:34 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/ControlUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:34 on Jun 03,2020
# vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/ControlUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ControlUnit
# -- Compiling architecture Behavioral of ControlUnit
# End time: 12:32:34 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Datapath.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:34 on Jun 03,2020
# vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Datapath
# -- Compiling architecture Behavioral of Datapath
# -- Loading entity Pc
# -- Loading entity IMemory
# -- Loading entity SignExtend
# -- Loading entity Mux2_1
# -- Loading entity Registers
# -- Loading entity Alu
# -- Loading entity DMemory
# End time: 12:32:34 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/DMemory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:34 on Jun 03,2020
# vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/DMemory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DMemory
# -- Compiling architecture Behavioral of DMemory
# End time: 12:32:35 on Jun 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/IMemory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:35 on Jun 03,2020
# vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/IMemory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMemory
# -- Compiling architecture Behavioral of IMemory
# End time: 12:32:35 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Interconnect_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:35 on Jun 03,2020
# vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Interconnect_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Interconnect_tb
# -- Compiling architecture Stimulus of Interconnect_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity Datapath
# -- Loading entity ControlUnit
# End time: 12:32:35 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Mux2_1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:35 on Jun 03,2020
# vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Mux2_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Mux2_1
# -- Compiling architecture Behavioral of Mux2_1
# End time: 12:32:35 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/SignExtend.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:35 on Jun 03,2020
# vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/SignExtend.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity SignExtend
# -- Compiling architecture Behavioral of SignExtend
# End time: 12:32:35 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Registers.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:35 on Jun 03,2020
# vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Registers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Registers
# -- Compiling architecture Behavioral of Registers
# End time: 12:32:36 on Jun 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Pc.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:36 on Jun 03,2020
# vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Pc
# -- Compiling architecture Behavioral of Pc
# End time: 12:32:36 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/ControlUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:36 on Jun 03,2020
# vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/ControlUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ControlUnit
# -- Compiling architecture Behavioral of ControlUnit
# End time: 12:32:36 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Datapath.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:36 on Jun 03,2020
# vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Datapath
# -- Compiling architecture Behavioral of Datapath
# -- Loading entity Pc
# -- Loading entity IMemory
# -- Loading entity SignExtend
# -- Loading entity Mux2_1
# -- Loading entity Registers
# -- Loading entity Alu
# -- Loading entity DMemory
# End time: 12:32:36 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/DMemory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:36 on Jun 03,2020
# vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/DMemory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DMemory
# -- Compiling architecture Behavioral of DMemory
# End time: 12:32:37 on Jun 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/IMemory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:37 on Jun 03,2020
# vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/IMemory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMemory
# -- Compiling architecture Behavioral of IMemory
# End time: 12:32:37 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Interconnect_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:37 on Jun 03,2020
# vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Interconnect_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Interconnect_tb
# -- Compiling architecture Stimulus of Interconnect_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity Datapath
# -- Loading entity ControlUnit
# End time: 12:32:37 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Mux2_1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:37 on Jun 03,2020
# vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Mux2_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Mux2_1
# -- Compiling architecture Behavioral of Mux2_1
# End time: 12:32:37 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/SignExtend.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:37 on Jun 03,2020
# vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/SignExtend.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity SignExtend
# -- Compiling architecture Behavioral of SignExtend
# End time: 12:32:37 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Registers.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:37 on Jun 03,2020
# vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Registers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Registers
# -- Compiling architecture Behavioral of Registers
# End time: 12:32:38 on Jun 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Pc.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:38 on Jun 03,2020
# vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Pc
# -- Compiling architecture Behavioral of Pc
# End time: 12:32:38 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/ControlUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:38 on Jun 03,2020
# vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/ControlUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ControlUnit
# -- Compiling architecture Behavioral of ControlUnit
# End time: 12:32:38 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Datapath.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:38 on Jun 03,2020
# vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Datapath
# -- Compiling architecture Behavioral of Datapath
# -- Loading entity Pc
# -- Loading entity IMemory
# -- Loading entity SignExtend
# -- Loading entity Mux2_1
# -- Loading entity Registers
# -- Loading entity Alu
# -- Loading entity DMemory
# End time: 12:32:38 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/DMemory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:38 on Jun 03,2020
# vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/DMemory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DMemory
# -- Compiling architecture Behavioral of DMemory
# End time: 12:32:38 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/IMemory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:38 on Jun 03,2020
# vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/IMemory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMemory
# -- Compiling architecture Behavioral of IMemory
# End time: 12:32:38 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Interconnect_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:39 on Jun 03,2020
# vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Interconnect_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Interconnect_tb
# -- Compiling architecture Stimulus of Interconnect_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity Datapath
# -- Loading entity ControlUnit
# End time: 12:32:39 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Mux2_1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:39 on Jun 03,2020
# vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Mux2_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Mux2_1
# -- Compiling architecture Behavioral of Mux2_1
# End time: 12:32:39 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/SignExtend.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:39 on Jun 03,2020
# vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/SignExtend.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity SignExtend
# -- Compiling architecture Behavioral of SignExtend
# End time: 12:32:39 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Registers.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:39 on Jun 03,2020
# vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Registers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Registers
# -- Compiling architecture Behavioral of Registers
# End time: 12:32:39 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Pc.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:39 on Jun 03,2020
# vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Pc
# -- Compiling architecture Behavioral of Pc
# End time: 12:32:39 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/ControlUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:39 on Jun 03,2020
# vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/ControlUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ControlUnit
# -- Compiling architecture Behavioral of ControlUnit
# End time: 12:32:40 on Jun 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Datapath.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:40 on Jun 03,2020
# vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Datapath
# -- Compiling architecture Behavioral of Datapath
# -- Loading entity Pc
# -- Loading entity IMemory
# -- Loading entity SignExtend
# -- Loading entity Mux2_1
# -- Loading entity Registers
# -- Loading entity Alu
# -- Loading entity DMemory
# End time: 12:32:40 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/DMemory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:40 on Jun 03,2020
# vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/DMemory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DMemory
# -- Compiling architecture Behavioral of DMemory
# End time: 12:32:40 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/IMemory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:40 on Jun 03,2020
# vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/IMemory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMemory
# -- Compiling architecture Behavioral of IMemory
# End time: 12:32:40 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Interconnect_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:45 on Jun 03,2020
# vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Interconnect_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Interconnect_tb
# -- Compiling architecture Stimulus of Interconnect_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity Datapath
# -- Loading entity ControlUnit
# End time: 12:32:45 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Mux2_1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:45 on Jun 03,2020
# vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Mux2_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Mux2_1
# -- Compiling architecture Behavioral of Mux2_1
# End time: 12:32:45 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/SignExtend.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:46 on Jun 03,2020
# vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/SignExtend.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity SignExtend
# -- Compiling architecture Behavioral of SignExtend
# End time: 12:32:46 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Registers.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:46 on Jun 03,2020
# vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Registers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Registers
# -- Compiling architecture Behavioral of Registers
# End time: 12:32:46 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Pc.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:46 on Jun 03,2020
# vcom -reportprogress 300 -work work /home/xenomai/Desktop/LSDP13/Fase4/src/Pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Pc
# -- Compiling architecture Behavioral of Pc
# End time: 12:32:46 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.interconnect_tb
# vsim work.interconnect_tb 
# Start time: 12:32:52 on Jun 03,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.interconnect_tb(stimulus)
# Loading work.datapath(behavioral)
# Loading work.pc(behavioral)
# Loading work.imemory(behavioral)
# Loading work.signextend(behavioral)
# Loading work.mux2_1(behavioral)
# Loading work.registers(behavioral)
# Loading work.alu(behavioral)
# Loading work.dmemory(behavioral)
# Loading work.controlunit(behavioral)
add wave -position end sim:/interconnect_tb/Datapath/*
add wave -position end sim:/interconnect_tb/ControlUnit/*
add wave -position 30 sim:/interconnect_tb/ControlUnit
# (vish-4014) No objects found matching '/interconnect_tb/ControlUnit'.
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /interconnect_tb/Datapath/data_memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /interconnect_tb/Datapath/registers
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /interconnect_tb/Datapath/registers
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /interconnect_tb/Datapath/alu
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# WARNING: No extended dataflow license exists
add wave -position 17  -format Logic -height 19
# Missing signal name or pattern.
# FATAL ERROR: Unable to read lock file necessary for use of uncounted nodelocked license. Exiting.
# End time: 12:37:52 on Jun 03,2020, Elapsed time: 0:05:00
# Errors: 0, Warnings: 4, Suppressed Warnings: 8
