
Circuit 1 cell sky130_fd_pr__nfet_01v8 and Circuit 2 cell sky130_fd_pr__nfet_01v8 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__nfet_01v8         |Circuit 2: sky130_fd_pr__nfet_01v8         
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__nfet_01v8 and sky130_fd_pr__nfet_01v8 are equivalent.

Circuit 1 cell sky130_fd_pr__pfet_01v8 and Circuit 2 cell sky130_fd_pr__pfet_01v8 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pfet_01v8         |Circuit 2: sky130_fd_pr__pfet_01v8         
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pfet_01v8 and sky130_fd_pr__pfet_01v8 are equivalent.

Circuit 1 cell sky130_fd_pr__nfet_01v8_lvt and Circuit 2 cell sky130_fd_pr__nfet_01v8_lvt are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8_lvt is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8_lvt is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__nfet_01v8_lvt     |Circuit 2: sky130_fd_pr__nfet_01v8_lvt     
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__nfet_01v8_lvt and sky130_fd_pr__nfet_01v8_lvt are equivalent.

Circuit 1 cell sky130_fd_pr__pfet_01v8_lvt and Circuit 2 cell sky130_fd_pr__pfet_01v8_lvt are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8_lvt is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8_lvt is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pfet_01v8_lvt     |Circuit 2: sky130_fd_pr__pfet_01v8_lvt     
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pfet_01v8_lvt and sky130_fd_pr__pfet_01v8_lvt are equivalent.
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_BXYDM4 in circuit inv (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_7PK3FC in circuit inv (0)(1 instance)

Subcircuit summary:
Circuit 1: inv                             |Circuit 2: inv                             
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (1)                |sky130_fd_pr__nfet_01v8 (1)                
sky130_fd_pr__pfet_01v8 (1)                |sky130_fd_pr__pfet_01v8 (1)                
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: inv                             |Circuit 2: inv                             
-------------------------------------------|-------------------------------------------
vout                                       |vout                                       
vin                                        |vin                                        
vss                                        |vss                                        
vdd                                        |vdd                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes inv and inv are equivalent.
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_7P3MHC in circuit nor (0)(2 instances)

Subcircuit summary:
Circuit 1: nor                             |Circuit 2: nor                             
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8 (2)                |sky130_fd_pr__pfet_01v8 (2)                
sky130_fd_pr__nfet_01v8 (2)                |sky130_fd_pr__nfet_01v8 (2)                
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: nor                             |Circuit 2: nor                             
-------------------------------------------|-------------------------------------------
vss                                        |vss                                        
OUT                                        |OUT                                        
vdd                                        |vdd                                        
IN_A                                       |IN_A                                       
IN_B                                       |IN_B                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes nor and nor are equivalent.
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_7P3MHC in circuit nand (0)(2 instances)

Subcircuit summary:
Circuit 1: nand                            |Circuit 2: nand                            
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8 (2)                |sky130_fd_pr__pfet_01v8 (2)                
sky130_fd_pr__nfet_01v8 (2)                |sky130_fd_pr__nfet_01v8 (2)                
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: nand                            |Circuit 2: nand                            
-------------------------------------------|-------------------------------------------
vss                                        |vss                                        
OUT                                        |OUT                                        
vdd                                        |vdd                                        
IN_A                                       |IN_A                                       
IN_B                                       |IN_B                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes nand and nand are equivalent.

Circuit 1 cell sky130_fd_pr__res_xhigh_po_1p41 and Circuit 2 cell sky130_fd_pr__res_xhigh_po_1p41 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__res_xhigh_po_1p41 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__res_xhigh_po_1p41 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__res_xhigh_po_1p41 |Circuit 2: sky130_fd_pr__res_xhigh_po_1p41 
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__res_xhigh_po_1p41 and sky130_fd_pr__res_xhigh_po_1p41 are equivalent.

Subcircuit summary:
Circuit 1: sr_latch_rb                     |Circuit 2: sr_latch_rb                     
-------------------------------------------|-------------------------------------------
inv (1)                                    |inv (1)                                    
nor (2)                                    |nor (2)                                    
nand (1)                                   |nand (1)                                   
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 9                          |Number of nets: 9                          
---------------------------------------------------------------------------------------
Netlists match uniquely with port errors.

Subcircuit pins:
Circuit 1: sr_latch_rb                     |Circuit 2: sr_latch_rb                     
-------------------------------------------|-------------------------------------------
IN_S                                       |IN_S                                       
IN_R_N                                     |IN_R_N                                     
IN_R                                       |IN_R                                       
vdd                                        |vdd                                        
vss                                        |vss                                        
OUT_Q                                      |OUT_Q                                      
X_NOR_TOP/OUT                              |(no matching pin)                          
inv_0/vout                                 |(no matching pin)                          
inv_0/vout                                 |(no matching pin)                          
X_NOR_TOP/OUT                              |(no matching pin)                          
---------------------------------------------------------------------------------------
Cell pin lists for sr_latch_rb and sr_latch_rb altered to match.
Device classes sr_latch_rb and sr_latch_rb are equivalent.
  Flattening non-matched subcircuits sr_latch_rb sr_latch_rb
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_lvt_MMMA4V in circuit comp_p (0)(4 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_lvt_5VNMZ8 in circuit comp_p (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_lvt_AHMAL2 in circuit comp_p (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_lvt_GUWLND in circuit comp_p (0)(1 instance)

Class comp_p (0):  Merged 6 parallel devices.
Subcircuit summary:
Circuit 1: comp_p                          |Circuit 2: comp_p                          
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8_lvt (6)            |sky130_fd_pr__nfet_01v8_lvt (6)            
sky130_fd_pr__pfet_01v8_lvt (11->5)        |sky130_fd_pr__pfet_01v8_lvt (11->5)        
Number of devices: 11                      |Number of devices: 11                      
Number of nets: 10                         |Number of nets: 10                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: comp_p                          |Circuit 2: comp_p                          
-------------------------------------------|-------------------------------------------
vinp                                       |vinp                                       
vinn                                       |vinn                                       
vbias_p                                    |vbias_p                                    
vout                                       |vout                                       
vdd                                        |vdd                                        
vss                                        |vss                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes comp_p and comp_p are equivalent.
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_lvt_NVJ7JE in circuit timer_core (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_1p41_5KDBRF in circuit timer_core (0)(7 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_lvt_MMMA4V in circuit timer_core (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_lvt_GUWLND in circuit timer_core (0)(1 instance)

Class timer_core (0):  Merged 4 parallel devices.
Class timer_core (0):  Merged 3 series devices.
Class timer_core (1):  Merged 3 series devices.
Subcircuit summary:
Circuit 1: timer_core                      |Circuit 2: timer_core                      
-------------------------------------------|-------------------------------------------
inv (8)                                    |inv (8)                                    
nor (2)                                    |nor (2)                                    
nand (1)                                   |nand (1)                                   
comp_p (2)                                 |comp_p (2)                                 
sky130_fd_pr__nfet_01v8_lvt (6->2)         |sky130_fd_pr__nfet_01v8_lvt (6->2)         
sky130_fd_pr__res_xhigh_po_1p41 (7->4)     |sky130_fd_pr__res_xhigh_po_1p41 (7->4)     
sky130_fd_pr__pfet_01v8_lvt (1)            |sky130_fd_pr__pfet_01v8_lvt (1)            
Number of devices: 20                      |Number of devices: 20                      
Number of nets: 19                         |Number of nets: 19                         
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match with 2 symmetries.

Subcircuit pins:
Circuit 1: timer_core                      |Circuit 2: timer_core                      
-------------------------------------------|-------------------------------------------
V_DISCH_O                                  |V_DISCH_O                                  
V_TRIG_B_I                                 |V_TRIG_B_I                                 
V_THRESH_I                                 |V_THRESH_I                                 
DI_RESET_N                                 |DI_RESET_N                                 
DO_OUT                                     |DO_OUT                                     
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes timer_core and timer_core are equivalent.

Cell tt_um_vaf_555_timer (0) disconnected node: clk
Cell tt_um_vaf_555_timer (0) disconnected node: ena
Cell tt_um_vaf_555_timer (0) disconnected node: rst_n
Cell tt_um_vaf_555_timer (0) disconnected node: ua[3]
Cell tt_um_vaf_555_timer (0) disconnected node: ua[4]
Cell tt_um_vaf_555_timer (0) disconnected node: ua[5]
Cell tt_um_vaf_555_timer (0) disconnected node: ua[6]
Cell tt_um_vaf_555_timer (0) disconnected node: ua[7]
Cell tt_um_vaf_555_timer (0) disconnected node: ui_in[1]
Cell tt_um_vaf_555_timer (0) disconnected node: ui_in[2]
Cell tt_um_vaf_555_timer (0) disconnected node: ui_in[3]
Cell tt_um_vaf_555_timer (0) disconnected node: ui_in[4]
Cell tt_um_vaf_555_timer (0) disconnected node: ui_in[5]
Cell tt_um_vaf_555_timer (0) disconnected node: ui_in[6]
Cell tt_um_vaf_555_timer (0) disconnected node: ui_in[7]
Cell tt_um_vaf_555_timer (0) disconnected node: uio_in[0]
Cell tt_um_vaf_555_timer (0) disconnected node: uio_in[1]
Cell tt_um_vaf_555_timer (0) disconnected node: uio_in[2]
Cell tt_um_vaf_555_timer (0) disconnected node: uio_in[3]
Cell tt_um_vaf_555_timer (0) disconnected node: uio_in[4]
Cell tt_um_vaf_555_timer (0) disconnected node: uio_in[5]
Cell tt_um_vaf_555_timer (0) disconnected node: uio_in[6]
Cell tt_um_vaf_555_timer (0) disconnected node: uio_in[7]
Cell tt_um_vaf_555_timer (0) disconnected node: uio_oe[0]
Cell tt_um_vaf_555_timer (0) disconnected node: uio_oe[1]
Cell tt_um_vaf_555_timer (0) disconnected node: uio_oe[2]
Cell tt_um_vaf_555_timer (0) disconnected node: uio_oe[3]
Cell tt_um_vaf_555_timer (0) disconnected node: uio_oe[4]
Cell tt_um_vaf_555_timer (0) disconnected node: uio_oe[5]
Cell tt_um_vaf_555_timer (0) disconnected node: uio_oe[6]
Cell tt_um_vaf_555_timer (0) disconnected node: uio_oe[7]
Cell tt_um_vaf_555_timer (0) disconnected node: uio_out[0]
Cell tt_um_vaf_555_timer (0) disconnected node: uio_out[1]
Cell tt_um_vaf_555_timer (0) disconnected node: uio_out[2]
Cell tt_um_vaf_555_timer (0) disconnected node: uio_out[3]
Cell tt_um_vaf_555_timer (0) disconnected node: uio_out[4]
Cell tt_um_vaf_555_timer (0) disconnected node: uio_out[5]
Cell tt_um_vaf_555_timer (0) disconnected node: uio_out[6]
Cell tt_um_vaf_555_timer (0) disconnected node: uio_out[7]
Cell tt_um_vaf_555_timer (0) disconnected node: uo_out[1]
Cell tt_um_vaf_555_timer (0) disconnected node: uo_out[2]
Cell tt_um_vaf_555_timer (0) disconnected node: uo_out[3]
Cell tt_um_vaf_555_timer (0) disconnected node: uo_out[4]
Cell tt_um_vaf_555_timer (0) disconnected node: uo_out[5]
Cell tt_um_vaf_555_timer (0) disconnected node: uo_out[6]
Cell tt_um_vaf_555_timer (0) disconnected node: uo_out[7]
Cell tt_um_vaf_555_timer (1) disconnected node: clk
Cell tt_um_vaf_555_timer (1) disconnected node: ena
Cell tt_um_vaf_555_timer (1) disconnected node: rst_n
Cell tt_um_vaf_555_timer (1) disconnected node: ua[3]
Cell tt_um_vaf_555_timer (1) disconnected node: ua[4]
Cell tt_um_vaf_555_timer (1) disconnected node: ua[5]
Cell tt_um_vaf_555_timer (1) disconnected node: ua[6]
Cell tt_um_vaf_555_timer (1) disconnected node: ua[7]
Cell tt_um_vaf_555_timer (1) disconnected node: ui_in[1]
Cell tt_um_vaf_555_timer (1) disconnected node: ui_in[2]
Cell tt_um_vaf_555_timer (1) disconnected node: ui_in[3]
Cell tt_um_vaf_555_timer (1) disconnected node: ui_in[4]
Cell tt_um_vaf_555_timer (1) disconnected node: ui_in[5]
Cell tt_um_vaf_555_timer (1) disconnected node: ui_in[6]
Cell tt_um_vaf_555_timer (1) disconnected node: ui_in[7]
Cell tt_um_vaf_555_timer (1) disconnected node: uio_in[0]
Cell tt_um_vaf_555_timer (1) disconnected node: uio_in[1]
Cell tt_um_vaf_555_timer (1) disconnected node: uio_in[2]
Cell tt_um_vaf_555_timer (1) disconnected node: uio_in[3]
Cell tt_um_vaf_555_timer (1) disconnected node: uio_in[4]
Cell tt_um_vaf_555_timer (1) disconnected node: uio_in[5]
Cell tt_um_vaf_555_timer (1) disconnected node: uio_in[6]
Cell tt_um_vaf_555_timer (1) disconnected node: uio_in[7]
Cell tt_um_vaf_555_timer (1) disconnected node: uio_oe[0]
Cell tt_um_vaf_555_timer (1) disconnected node: uio_oe[1]
Cell tt_um_vaf_555_timer (1) disconnected node: uio_oe[2]
Cell tt_um_vaf_555_timer (1) disconnected node: uio_oe[3]
Cell tt_um_vaf_555_timer (1) disconnected node: uio_oe[4]
Cell tt_um_vaf_555_timer (1) disconnected node: uio_oe[5]
Cell tt_um_vaf_555_timer (1) disconnected node: uio_oe[6]
Cell tt_um_vaf_555_timer (1) disconnected node: uio_oe[7]
Cell tt_um_vaf_555_timer (1) disconnected node: uio_out[0]
Cell tt_um_vaf_555_timer (1) disconnected node: uio_out[1]
Cell tt_um_vaf_555_timer (1) disconnected node: uio_out[2]
Cell tt_um_vaf_555_timer (1) disconnected node: uio_out[3]
Cell tt_um_vaf_555_timer (1) disconnected node: uio_out[4]
Cell tt_um_vaf_555_timer (1) disconnected node: uio_out[5]
Cell tt_um_vaf_555_timer (1) disconnected node: uio_out[6]
Cell tt_um_vaf_555_timer (1) disconnected node: uio_out[7]
Cell tt_um_vaf_555_timer (1) disconnected node: uo_out[1]
Cell tt_um_vaf_555_timer (1) disconnected node: uo_out[2]
Cell tt_um_vaf_555_timer (1) disconnected node: uo_out[3]
Cell tt_um_vaf_555_timer (1) disconnected node: uo_out[4]
Cell tt_um_vaf_555_timer (1) disconnected node: uo_out[5]
Cell tt_um_vaf_555_timer (1) disconnected node: uo_out[6]
Cell tt_um_vaf_555_timer (1) disconnected node: uo_out[7]
Subcircuit summary:
Circuit 1: tt_um_vaf_555_timer             |Circuit 2: tt_um_vaf_555_timer             
-------------------------------------------|-------------------------------------------
timer_core (1)                             |timer_core (1)                             
Number of devices: 1                       |Number of devices: 1                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: tt_um_vaf_555_timer             |Circuit 2: tt_um_vaf_555_timer             
-------------------------------------------|-------------------------------------------
ua[0]                                      |ua[0]                                      
ua[1]                                      |ua[1]                                      
ui_in[0]                                   |ui_in[0]                                   
uo_out[0]                                  |uo_out[0]                                  
ua[2]                                      |ua[2]                                      
VPWR                                       |VPWR                                       
VGND                                       |VGND                                       
clk                                        |clk                                        
ena                                        |ena                                        
rst_n                                      |rst_n                                      
ua[3]                                      |ua[3]                                      
ua[4]                                      |ua[4]                                      
ua[5]                                      |ua[5]                                      
ua[6]                                      |ua[6]                                      
ua[7]                                      |ua[7]                                      
ui_in[1]                                   |ui_in[1]                                   
ui_in[2]                                   |ui_in[2]                                   
ui_in[3]                                   |ui_in[3]                                   
ui_in[4]                                   |ui_in[4]                                   
ui_in[5]                                   |ui_in[5]                                   
ui_in[6]                                   |ui_in[6]                                   
ui_in[7]                                   |ui_in[7]                                   
uio_in[0]                                  |uio_in[0]                                  
uio_in[1]                                  |uio_in[1]                                  
uio_in[2]                                  |uio_in[2]                                  
uio_in[3]                                  |uio_in[3]                                  
uio_in[4]                                  |uio_in[4]                                  
uio_in[5]                                  |uio_in[5]                                  
uio_in[6]                                  |uio_in[6]                                  
uio_in[7]                                  |uio_in[7]                                  
uio_oe[0]                                  |uio_oe[0]                                  
uio_oe[1]                                  |uio_oe[1]                                  
uio_oe[2]                                  |uio_oe[2]                                  
uio_oe[3]                                  |uio_oe[3]                                  
uio_oe[4]                                  |uio_oe[4]                                  
uio_oe[5]                                  |uio_oe[5]                                  
uio_oe[6]                                  |uio_oe[6]                                  
uio_oe[7]                                  |uio_oe[7]                                  
uio_out[0]                                 |uio_out[0]                                 
uio_out[1]                                 |uio_out[1]                                 
uio_out[2]                                 |uio_out[2]                                 
uio_out[3]                                 |uio_out[3]                                 
uio_out[4]                                 |uio_out[4]                                 
uio_out[5]                                 |uio_out[5]                                 
uio_out[6]                                 |uio_out[6]                                 
uio_out[7]                                 |uio_out[7]                                 
uo_out[1]                                  |uo_out[1]                                  
uo_out[2]                                  |uo_out[2]                                  
uo_out[3]                                  |uo_out[3]                                  
uo_out[4]                                  |uo_out[4]                                  
uo_out[5]                                  |uo_out[5]                                  
uo_out[6]                                  |uo_out[6]                                  
uo_out[7]                                  |uo_out[7]                                  
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes tt_um_vaf_555_timer and tt_um_vaf_555_timer are equivalent.

Final result: Circuits match uniquely.
.
