{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 29 21:04:24 2020 " "Info: Processing started: Tue Sep 29 21:04:24 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off muxk -c muxk --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off muxk -c muxk --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "muxk.bdf" "" { Schematic "D:/1---Work/working space/quartus/muxk/muxk.bdf" { { 88 0 168 104 "clk" "" } } } } { "d:/1---apps/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/1---apps/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register fenpin:inst\|qout\[1\] register fenpin:inst\|qout\[23\] 246.49 MHz 4.057 ns Internal " "Info: Clock \"clk\" has Internal fmax of 246.49 MHz between source register \"fenpin:inst\|qout\[1\]\" and destination register \"fenpin:inst\|qout\[23\]\" (period= 4.057 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.798 ns + Longest register register " "Info: + Longest register to register delay is 3.798 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fenpin:inst\|qout\[1\] 1 REG LCFF_X33_Y6_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y6_N11; Fanout = 2; REG Node = 'fenpin:inst\|qout\[1\]'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fenpin:inst|qout[1] } "NODE_NAME" } } { "fenpin.v" "" { Text "D:/1---Work/working space/quartus/muxk/fenpin.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.621 ns) 1.081 ns fenpin:inst\|qout\[1\]~24 2 COMB LCCOMB_X33_Y6_N10 2 " "Info: 2: + IC(0.460 ns) + CELL(0.621 ns) = 1.081 ns; Loc. = LCCOMB_X33_Y6_N10; Fanout = 2; COMB Node = 'fenpin:inst\|qout\[1\]~24'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.081 ns" { fenpin:inst|qout[1] fenpin:inst|qout[1]~24 } "NODE_NAME" } } { "fenpin.v" "" { Text "D:/1---Work/working space/quartus/muxk/fenpin.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.167 ns fenpin:inst\|qout\[2\]~26 3 COMB LCCOMB_X33_Y6_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.167 ns; Loc. = LCCOMB_X33_Y6_N12; Fanout = 2; COMB Node = 'fenpin:inst\|qout\[2\]~26'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { fenpin:inst|qout[1]~24 fenpin:inst|qout[2]~26 } "NODE_NAME" } } { "fenpin.v" "" { Text "D:/1---Work/working space/quartus/muxk/fenpin.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 1.357 ns fenpin:inst\|qout\[3\]~28 4 COMB LCCOMB_X33_Y6_N14 2 " "Info: 4: + IC(0.000 ns) + CELL(0.190 ns) = 1.357 ns; Loc. = LCCOMB_X33_Y6_N14; Fanout = 2; COMB Node = 'fenpin:inst\|qout\[3\]~28'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.190 ns" { fenpin:inst|qout[2]~26 fenpin:inst|qout[3]~28 } "NODE_NAME" } } { "fenpin.v" "" { Text "D:/1---Work/working space/quartus/muxk/fenpin.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.443 ns fenpin:inst\|qout\[4\]~30 5 COMB LCCOMB_X33_Y6_N16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.443 ns; Loc. = LCCOMB_X33_Y6_N16; Fanout = 2; COMB Node = 'fenpin:inst\|qout\[4\]~30'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { fenpin:inst|qout[3]~28 fenpin:inst|qout[4]~30 } "NODE_NAME" } } { "fenpin.v" "" { Text "D:/1---Work/working space/quartus/muxk/fenpin.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.529 ns fenpin:inst\|qout\[5\]~32 6 COMB LCCOMB_X33_Y6_N18 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.529 ns; Loc. = LCCOMB_X33_Y6_N18; Fanout = 2; COMB Node = 'fenpin:inst\|qout\[5\]~32'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { fenpin:inst|qout[4]~30 fenpin:inst|qout[5]~32 } "NODE_NAME" } } { "fenpin.v" "" { Text "D:/1---Work/working space/quartus/muxk/fenpin.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.615 ns fenpin:inst\|qout\[6\]~34 7 COMB LCCOMB_X33_Y6_N20 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.615 ns; Loc. = LCCOMB_X33_Y6_N20; Fanout = 2; COMB Node = 'fenpin:inst\|qout\[6\]~34'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { fenpin:inst|qout[5]~32 fenpin:inst|qout[6]~34 } "NODE_NAME" } } { "fenpin.v" "" { Text "D:/1---Work/working space/quartus/muxk/fenpin.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.701 ns fenpin:inst\|qout\[7\]~36 8 COMB LCCOMB_X33_Y6_N22 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 1.701 ns; Loc. = LCCOMB_X33_Y6_N22; Fanout = 2; COMB Node = 'fenpin:inst\|qout\[7\]~36'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { fenpin:inst|qout[6]~34 fenpin:inst|qout[7]~36 } "NODE_NAME" } } { "fenpin.v" "" { Text "D:/1---Work/working space/quartus/muxk/fenpin.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.787 ns fenpin:inst\|qout\[8\]~38 9 COMB LCCOMB_X33_Y6_N24 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 1.787 ns; Loc. = LCCOMB_X33_Y6_N24; Fanout = 2; COMB Node = 'fenpin:inst\|qout\[8\]~38'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { fenpin:inst|qout[7]~36 fenpin:inst|qout[8]~38 } "NODE_NAME" } } { "fenpin.v" "" { Text "D:/1---Work/working space/quartus/muxk/fenpin.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.873 ns fenpin:inst\|qout\[9\]~40 10 COMB LCCOMB_X33_Y6_N26 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 1.873 ns; Loc. = LCCOMB_X33_Y6_N26; Fanout = 2; COMB Node = 'fenpin:inst\|qout\[9\]~40'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { fenpin:inst|qout[8]~38 fenpin:inst|qout[9]~40 } "NODE_NAME" } } { "fenpin.v" "" { Text "D:/1---Work/working space/quartus/muxk/fenpin.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.959 ns fenpin:inst\|qout\[10\]~42 11 COMB LCCOMB_X33_Y6_N28 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 1.959 ns; Loc. = LCCOMB_X33_Y6_N28; Fanout = 2; COMB Node = 'fenpin:inst\|qout\[10\]~42'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { fenpin:inst|qout[9]~40 fenpin:inst|qout[10]~42 } "NODE_NAME" } } { "fenpin.v" "" { Text "D:/1---Work/working space/quartus/muxk/fenpin.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 2.134 ns fenpin:inst\|qout\[11\]~44 12 COMB LCCOMB_X33_Y6_N30 2 " "Info: 12: + IC(0.000 ns) + CELL(0.175 ns) = 2.134 ns; Loc. = LCCOMB_X33_Y6_N30; Fanout = 2; COMB Node = 'fenpin:inst\|qout\[11\]~44'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.175 ns" { fenpin:inst|qout[10]~42 fenpin:inst|qout[11]~44 } "NODE_NAME" } } { "fenpin.v" "" { Text "D:/1---Work/working space/quartus/muxk/fenpin.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.220 ns fenpin:inst\|qout\[12\]~46 13 COMB LCCOMB_X33_Y5_N0 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 2.220 ns; Loc. = LCCOMB_X33_Y5_N0; Fanout = 2; COMB Node = 'fenpin:inst\|qout\[12\]~46'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { fenpin:inst|qout[11]~44 fenpin:inst|qout[12]~46 } "NODE_NAME" } } { "fenpin.v" "" { Text "D:/1---Work/working space/quartus/muxk/fenpin.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.306 ns fenpin:inst\|qout\[13\]~48 14 COMB LCCOMB_X33_Y5_N2 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 2.306 ns; Loc. = LCCOMB_X33_Y5_N2; Fanout = 2; COMB Node = 'fenpin:inst\|qout\[13\]~48'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { fenpin:inst|qout[12]~46 fenpin:inst|qout[13]~48 } "NODE_NAME" } } { "fenpin.v" "" { Text "D:/1---Work/working space/quartus/muxk/fenpin.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.392 ns fenpin:inst\|qout\[14\]~50 15 COMB LCCOMB_X33_Y5_N4 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 2.392 ns; Loc. = LCCOMB_X33_Y5_N4; Fanout = 2; COMB Node = 'fenpin:inst\|qout\[14\]~50'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { fenpin:inst|qout[13]~48 fenpin:inst|qout[14]~50 } "NODE_NAME" } } { "fenpin.v" "" { Text "D:/1---Work/working space/quartus/muxk/fenpin.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.478 ns fenpin:inst\|qout\[15\]~52 16 COMB LCCOMB_X33_Y5_N6 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 2.478 ns; Loc. = LCCOMB_X33_Y5_N6; Fanout = 2; COMB Node = 'fenpin:inst\|qout\[15\]~52'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { fenpin:inst|qout[14]~50 fenpin:inst|qout[15]~52 } "NODE_NAME" } } { "fenpin.v" "" { Text "D:/1---Work/working space/quartus/muxk/fenpin.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.564 ns fenpin:inst\|qout\[16\]~54 17 COMB LCCOMB_X33_Y5_N8 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 2.564 ns; Loc. = LCCOMB_X33_Y5_N8; Fanout = 2; COMB Node = 'fenpin:inst\|qout\[16\]~54'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { fenpin:inst|qout[15]~52 fenpin:inst|qout[16]~54 } "NODE_NAME" } } { "fenpin.v" "" { Text "D:/1---Work/working space/quartus/muxk/fenpin.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.650 ns fenpin:inst\|qout\[17\]~56 18 COMB LCCOMB_X33_Y5_N10 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 2.650 ns; Loc. = LCCOMB_X33_Y5_N10; Fanout = 2; COMB Node = 'fenpin:inst\|qout\[17\]~56'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { fenpin:inst|qout[16]~54 fenpin:inst|qout[17]~56 } "NODE_NAME" } } { "fenpin.v" "" { Text "D:/1---Work/working space/quartus/muxk/fenpin.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.736 ns fenpin:inst\|qout\[18\]~58 19 COMB LCCOMB_X33_Y5_N12 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 2.736 ns; Loc. = LCCOMB_X33_Y5_N12; Fanout = 2; COMB Node = 'fenpin:inst\|qout\[18\]~58'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { fenpin:inst|qout[17]~56 fenpin:inst|qout[18]~58 } "NODE_NAME" } } { "fenpin.v" "" { Text "D:/1---Work/working space/quartus/muxk/fenpin.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 2.926 ns fenpin:inst\|qout\[19\]~60 20 COMB LCCOMB_X33_Y5_N14 2 " "Info: 20: + IC(0.000 ns) + CELL(0.190 ns) = 2.926 ns; Loc. = LCCOMB_X33_Y5_N14; Fanout = 2; COMB Node = 'fenpin:inst\|qout\[19\]~60'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.190 ns" { fenpin:inst|qout[18]~58 fenpin:inst|qout[19]~60 } "NODE_NAME" } } { "fenpin.v" "" { Text "D:/1---Work/working space/quartus/muxk/fenpin.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.012 ns fenpin:inst\|qout\[20\]~62 21 COMB LCCOMB_X33_Y5_N16 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 3.012 ns; Loc. = LCCOMB_X33_Y5_N16; Fanout = 2; COMB Node = 'fenpin:inst\|qout\[20\]~62'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { fenpin:inst|qout[19]~60 fenpin:inst|qout[20]~62 } "NODE_NAME" } } { "fenpin.v" "" { Text "D:/1---Work/working space/quartus/muxk/fenpin.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.098 ns fenpin:inst\|qout\[21\]~64 22 COMB LCCOMB_X33_Y5_N18 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 3.098 ns; Loc. = LCCOMB_X33_Y5_N18; Fanout = 2; COMB Node = 'fenpin:inst\|qout\[21\]~64'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { fenpin:inst|qout[20]~62 fenpin:inst|qout[21]~64 } "NODE_NAME" } } { "fenpin.v" "" { Text "D:/1---Work/working space/quartus/muxk/fenpin.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.184 ns fenpin:inst\|qout\[22\]~66 23 COMB LCCOMB_X33_Y5_N20 1 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 3.184 ns; Loc. = LCCOMB_X33_Y5_N20; Fanout = 1; COMB Node = 'fenpin:inst\|qout\[22\]~66'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { fenpin:inst|qout[21]~64 fenpin:inst|qout[22]~66 } "NODE_NAME" } } { "fenpin.v" "" { Text "D:/1---Work/working space/quartus/muxk/fenpin.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 3.690 ns fenpin:inst\|qout\[23\]~67 24 COMB LCCOMB_X33_Y5_N22 1 " "Info: 24: + IC(0.000 ns) + CELL(0.506 ns) = 3.690 ns; Loc. = LCCOMB_X33_Y5_N22; Fanout = 1; COMB Node = 'fenpin:inst\|qout\[23\]~67'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.506 ns" { fenpin:inst|qout[22]~66 fenpin:inst|qout[23]~67 } "NODE_NAME" } } { "fenpin.v" "" { Text "D:/1---Work/working space/quartus/muxk/fenpin.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.798 ns fenpin:inst\|qout\[23\] 25 REG LCFF_X33_Y5_N23 2 " "Info: 25: + IC(0.000 ns) + CELL(0.108 ns) = 3.798 ns; Loc. = LCFF_X33_Y5_N23; Fanout = 2; REG Node = 'fenpin:inst\|qout\[23\]'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.108 ns" { fenpin:inst|qout[23]~67 fenpin:inst|qout[23] } "NODE_NAME" } } { "fenpin.v" "" { Text "D:/1---Work/working space/quartus/muxk/fenpin.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.338 ns ( 87.89 % ) " "Info: Total cell delay = 3.338 ns ( 87.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.460 ns ( 12.11 % ) " "Info: Total interconnect delay = 0.460 ns ( 12.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.798 ns" { fenpin:inst|qout[1] fenpin:inst|qout[1]~24 fenpin:inst|qout[2]~26 fenpin:inst|qout[3]~28 fenpin:inst|qout[4]~30 fenpin:inst|qout[5]~32 fenpin:inst|qout[6]~34 fenpin:inst|qout[7]~36 fenpin:inst|qout[8]~38 fenpin:inst|qout[9]~40 fenpin:inst|qout[10]~42 fenpin:inst|qout[11]~44 fenpin:inst|qout[12]~46 fenpin:inst|qout[13]~48 fenpin:inst|qout[14]~50 fenpin:inst|qout[15]~52 fenpin:inst|qout[16]~54 fenpin:inst|qout[17]~56 fenpin:inst|qout[18]~58 fenpin:inst|qout[19]~60 fenpin:inst|qout[20]~62 fenpin:inst|qout[21]~64 fenpin:inst|qout[22]~66 fenpin:inst|qout[23]~67 fenpin:inst|qout[23] } "NODE_NAME" } } { "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "3.798 ns" { fenpin:inst|qout[1] {} fenpin:inst|qout[1]~24 {} fenpin:inst|qout[2]~26 {} fenpin:inst|qout[3]~28 {} fenpin:inst|qout[4]~30 {} fenpin:inst|qout[5]~32 {} fenpin:inst|qout[6]~34 {} fenpin:inst|qout[7]~36 {} fenpin:inst|qout[8]~38 {} fenpin:inst|qout[9]~40 {} fenpin:inst|qout[10]~42 {} fenpin:inst|qout[11]~44 {} fenpin:inst|qout[12]~46 {} fenpin:inst|qout[13]~48 {} fenpin:inst|qout[14]~50 {} fenpin:inst|qout[15]~52 {} fenpin:inst|qout[16]~54 {} fenpin:inst|qout[17]~56 {} fenpin:inst|qout[18]~58 {} fenpin:inst|qout[19]~60 {} fenpin:inst|qout[20]~62 {} fenpin:inst|qout[21]~64 {} fenpin:inst|qout[22]~66 {} fenpin:inst|qout[23]~67 {} fenpin:inst|qout[23] {} } { 0.000ns 0.460ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.621ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.005 ns - Smallest " "Info: - Smallest clock skew is 0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.867 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "muxk.bdf" "" { Schematic "D:/1---Work/working space/quartus/muxk/muxk.bdf" { { 88 0 168 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'clk~clkctrl'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "muxk.bdf" "" { Schematic "D:/1---Work/working space/quartus/muxk/muxk.bdf" { { 88 0 168 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.666 ns) 2.867 ns fenpin:inst\|qout\[23\] 3 REG LCFF_X33_Y5_N23 2 " "Info: 3: + IC(0.922 ns) + CELL(0.666 ns) = 2.867 ns; Loc. = LCFF_X33_Y5_N23; Fanout = 2; REG Node = 'fenpin:inst\|qout\[23\]'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.588 ns" { clk~clkctrl fenpin:inst|qout[23] } "NODE_NAME" } } { "fenpin.v" "" { Text "D:/1---Work/working space/quartus/muxk/fenpin.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 62.99 % ) " "Info: Total cell delay = 1.806 ns ( 62.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.061 ns ( 37.01 % ) " "Info: Total interconnect delay = 1.061 ns ( 37.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.867 ns" { clk clk~clkctrl fenpin:inst|qout[23] } "NODE_NAME" } } { "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "2.867 ns" { clk {} clk~combout {} clk~clkctrl {} fenpin:inst|qout[23] {} } { 0.000ns 0.000ns 0.139ns 0.922ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.862 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "muxk.bdf" "" { Schematic "D:/1---Work/working space/quartus/muxk/muxk.bdf" { { 88 0 168 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'clk~clkctrl'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "muxk.bdf" "" { Schematic "D:/1---Work/working space/quartus/muxk/muxk.bdf" { { 88 0 168 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.666 ns) 2.862 ns fenpin:inst\|qout\[1\] 3 REG LCFF_X33_Y6_N11 2 " "Info: 3: + IC(0.917 ns) + CELL(0.666 ns) = 2.862 ns; Loc. = LCFF_X33_Y6_N11; Fanout = 2; REG Node = 'fenpin:inst\|qout\[1\]'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.583 ns" { clk~clkctrl fenpin:inst|qout[1] } "NODE_NAME" } } { "fenpin.v" "" { Text "D:/1---Work/working space/quartus/muxk/fenpin.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.10 % ) " "Info: Total cell delay = 1.806 ns ( 63.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.056 ns ( 36.90 % ) " "Info: Total interconnect delay = 1.056 ns ( 36.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.862 ns" { clk clk~clkctrl fenpin:inst|qout[1] } "NODE_NAME" } } { "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "2.862 ns" { clk {} clk~combout {} clk~clkctrl {} fenpin:inst|qout[1] {} } { 0.000ns 0.000ns 0.139ns 0.917ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.867 ns" { clk clk~clkctrl fenpin:inst|qout[23] } "NODE_NAME" } } { "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "2.867 ns" { clk {} clk~combout {} clk~clkctrl {} fenpin:inst|qout[23] {} } { 0.000ns 0.000ns 0.139ns 0.922ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.862 ns" { clk clk~clkctrl fenpin:inst|qout[1] } "NODE_NAME" } } { "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "2.862 ns" { clk {} clk~combout {} clk~clkctrl {} fenpin:inst|qout[1] {} } { 0.000ns 0.000ns 0.139ns 0.917ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "fenpin.v" "" { Text "D:/1---Work/working space/quartus/muxk/fenpin.v" 5 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "fenpin.v" "" { Text "D:/1---Work/working space/quartus/muxk/fenpin.v" 5 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.798 ns" { fenpin:inst|qout[1] fenpin:inst|qout[1]~24 fenpin:inst|qout[2]~26 fenpin:inst|qout[3]~28 fenpin:inst|qout[4]~30 fenpin:inst|qout[5]~32 fenpin:inst|qout[6]~34 fenpin:inst|qout[7]~36 fenpin:inst|qout[8]~38 fenpin:inst|qout[9]~40 fenpin:inst|qout[10]~42 fenpin:inst|qout[11]~44 fenpin:inst|qout[12]~46 fenpin:inst|qout[13]~48 fenpin:inst|qout[14]~50 fenpin:inst|qout[15]~52 fenpin:inst|qout[16]~54 fenpin:inst|qout[17]~56 fenpin:inst|qout[18]~58 fenpin:inst|qout[19]~60 fenpin:inst|qout[20]~62 fenpin:inst|qout[21]~64 fenpin:inst|qout[22]~66 fenpin:inst|qout[23]~67 fenpin:inst|qout[23] } "NODE_NAME" } } { "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "3.798 ns" { fenpin:inst|qout[1] {} fenpin:inst|qout[1]~24 {} fenpin:inst|qout[2]~26 {} fenpin:inst|qout[3]~28 {} fenpin:inst|qout[4]~30 {} fenpin:inst|qout[5]~32 {} fenpin:inst|qout[6]~34 {} fenpin:inst|qout[7]~36 {} fenpin:inst|qout[8]~38 {} fenpin:inst|qout[9]~40 {} fenpin:inst|qout[10]~42 {} fenpin:inst|qout[11]~44 {} fenpin:inst|qout[12]~46 {} fenpin:inst|qout[13]~48 {} fenpin:inst|qout[14]~50 {} fenpin:inst|qout[15]~52 {} fenpin:inst|qout[16]~54 {} fenpin:inst|qout[17]~56 {} fenpin:inst|qout[18]~58 {} fenpin:inst|qout[19]~60 {} fenpin:inst|qout[20]~62 {} fenpin:inst|qout[21]~64 {} fenpin:inst|qout[22]~66 {} fenpin:inst|qout[23]~67 {} fenpin:inst|qout[23] {} } { 0.000ns 0.460ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.621ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } } { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.867 ns" { clk clk~clkctrl fenpin:inst|qout[23] } "NODE_NAME" } } { "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "2.867 ns" { clk {} clk~combout {} clk~clkctrl {} fenpin:inst|qout[23] {} } { 0.000ns 0.000ns 0.139ns 0.922ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.862 ns" { clk clk~clkctrl fenpin:inst|qout[1] } "NODE_NAME" } } { "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "2.862 ns" { clk {} clk~combout {} clk~clkctrl {} fenpin:inst|qout[1] {} } { 0.000ns 0.000ns 0.139ns 0.917ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk outy fenpin:inst\|qout\[18\] 11.123 ns register " "Info: tco from clock \"clk\" to destination pin \"outy\" through register \"fenpin:inst\|qout\[18\]\" is 11.123 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.867 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "muxk.bdf" "" { Schematic "D:/1---Work/working space/quartus/muxk/muxk.bdf" { { 88 0 168 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'clk~clkctrl'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "muxk.bdf" "" { Schematic "D:/1---Work/working space/quartus/muxk/muxk.bdf" { { 88 0 168 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.666 ns) 2.867 ns fenpin:inst\|qout\[18\] 3 REG LCFF_X33_Y5_N13 3 " "Info: 3: + IC(0.922 ns) + CELL(0.666 ns) = 2.867 ns; Loc. = LCFF_X33_Y5_N13; Fanout = 3; REG Node = 'fenpin:inst\|qout\[18\]'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.588 ns" { clk~clkctrl fenpin:inst|qout[18] } "NODE_NAME" } } { "fenpin.v" "" { Text "D:/1---Work/working space/quartus/muxk/fenpin.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 62.99 % ) " "Info: Total cell delay = 1.806 ns ( 62.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.061 ns ( 37.01 % ) " "Info: Total interconnect delay = 1.061 ns ( 37.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.867 ns" { clk clk~clkctrl fenpin:inst|qout[18] } "NODE_NAME" } } { "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "2.867 ns" { clk {} clk~combout {} clk~clkctrl {} fenpin:inst|qout[18] {} } { 0.000ns 0.000ns 0.139ns 0.922ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "fenpin.v" "" { Text "D:/1---Work/working space/quartus/muxk/fenpin.v" 5 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.952 ns + Longest register pin " "Info: + Longest register to pin delay is 7.952 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fenpin:inst\|qout\[18\] 1 REG LCFF_X33_Y5_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y5_N13; Fanout = 3; REG Node = 'fenpin:inst\|qout\[18\]'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fenpin:inst|qout[18] } "NODE_NAME" } } { "fenpin.v" "" { Text "D:/1---Work/working space/quartus/muxk/fenpin.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.474 ns) + CELL(0.615 ns) 1.089 ns mux21a:inst2\|y~0 2 COMB LCCOMB_X33_Y5_N24 1 " "Info: 2: + IC(0.474 ns) + CELL(0.615 ns) = 1.089 ns; Loc. = LCCOMB_X33_Y5_N24; Fanout = 1; COMB Node = 'mux21a:inst2\|y~0'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.089 ns" { fenpin:inst|qout[18] mux21a:inst2|y~0 } "NODE_NAME" } } { "mux21a.v" "" { Text "D:/1---Work/working space/quartus/muxk/mux21a.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.319 ns) 1.782 ns mux21a:inst2\|y~1 3 COMB LCCOMB_X33_Y5_N26 1 " "Info: 3: + IC(0.374 ns) + CELL(0.319 ns) = 1.782 ns; Loc. = LCCOMB_X33_Y5_N26; Fanout = 1; COMB Node = 'mux21a:inst2\|y~1'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.693 ns" { mux21a:inst2|y~0 mux21a:inst2|y~1 } "NODE_NAME" } } { "mux21a.v" "" { Text "D:/1---Work/working space/quartus/muxk/mux21a.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.034 ns) + CELL(3.136 ns) 7.952 ns outy 4 PIN PIN_3 0 " "Info: 4: + IC(3.034 ns) + CELL(3.136 ns) = 7.952 ns; Loc. = PIN_3; Fanout = 0; PIN Node = 'outy'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "6.170 ns" { mux21a:inst2|y~1 outy } "NODE_NAME" } } { "muxk.bdf" "" { Schematic "D:/1---Work/working space/quartus/muxk/muxk.bdf" { { 120 664 840 136 "outy" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.070 ns ( 51.18 % ) " "Info: Total cell delay = 4.070 ns ( 51.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.882 ns ( 48.82 % ) " "Info: Total interconnect delay = 3.882 ns ( 48.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "7.952 ns" { fenpin:inst|qout[18] mux21a:inst2|y~0 mux21a:inst2|y~1 outy } "NODE_NAME" } } { "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "7.952 ns" { fenpin:inst|qout[18] {} mux21a:inst2|y~0 {} mux21a:inst2|y~1 {} outy {} } { 0.000ns 0.474ns 0.374ns 3.034ns } { 0.000ns 0.615ns 0.319ns 3.136ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.867 ns" { clk clk~clkctrl fenpin:inst|qout[18] } "NODE_NAME" } } { "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "2.867 ns" { clk {} clk~combout {} clk~clkctrl {} fenpin:inst|qout[18] {} } { 0.000ns 0.000ns 0.139ns 0.922ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "7.952 ns" { fenpin:inst|qout[18] mux21a:inst2|y~0 mux21a:inst2|y~1 outy } "NODE_NAME" } } { "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "7.952 ns" { fenpin:inst|qout[18] {} mux21a:inst2|y~0 {} mux21a:inst2|y~1 {} outy {} } { 0.000ns 0.474ns 0.374ns 3.034ns } { 0.000ns 0.615ns 0.319ns 3.136ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "s0 outy 14.096 ns Longest " "Info: Longest tpd from source pin \"s0\" to destination pin \"outy\" is 14.096 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns s0 1 PIN PIN_112 1 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_112; Fanout = 1; PIN Node = 's0'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s0 } "NODE_NAME" } } { "muxk.bdf" "" { Schematic "D:/1---Work/working space/quartus/muxk/muxk.bdf" { { 208 152 320 224 "s0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.669 ns) + CELL(0.589 ns) 7.233 ns mux21a:inst2\|y~0 2 COMB LCCOMB_X33_Y5_N24 1 " "Info: 2: + IC(5.669 ns) + CELL(0.589 ns) = 7.233 ns; Loc. = LCCOMB_X33_Y5_N24; Fanout = 1; COMB Node = 'mux21a:inst2\|y~0'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "6.258 ns" { s0 mux21a:inst2|y~0 } "NODE_NAME" } } { "mux21a.v" "" { Text "D:/1---Work/working space/quartus/muxk/mux21a.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.319 ns) 7.926 ns mux21a:inst2\|y~1 3 COMB LCCOMB_X33_Y5_N26 1 " "Info: 3: + IC(0.374 ns) + CELL(0.319 ns) = 7.926 ns; Loc. = LCCOMB_X33_Y5_N26; Fanout = 1; COMB Node = 'mux21a:inst2\|y~1'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.693 ns" { mux21a:inst2|y~0 mux21a:inst2|y~1 } "NODE_NAME" } } { "mux21a.v" "" { Text "D:/1---Work/working space/quartus/muxk/mux21a.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.034 ns) + CELL(3.136 ns) 14.096 ns outy 4 PIN PIN_3 0 " "Info: 4: + IC(3.034 ns) + CELL(3.136 ns) = 14.096 ns; Loc. = PIN_3; Fanout = 0; PIN Node = 'outy'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "6.170 ns" { mux21a:inst2|y~1 outy } "NODE_NAME" } } { "muxk.bdf" "" { Schematic "D:/1---Work/working space/quartus/muxk/muxk.bdf" { { 120 664 840 136 "outy" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.019 ns ( 35.61 % ) " "Info: Total cell delay = 5.019 ns ( 35.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.077 ns ( 64.39 % ) " "Info: Total interconnect delay = 9.077 ns ( 64.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "14.096 ns" { s0 mux21a:inst2|y~0 mux21a:inst2|y~1 outy } "NODE_NAME" } } { "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "14.096 ns" { s0 {} s0~combout {} mux21a:inst2|y~0 {} mux21a:inst2|y~1 {} outy {} } { 0.000ns 0.000ns 5.669ns 0.374ns 3.034ns } { 0.000ns 0.975ns 0.589ns 0.319ns 3.136ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4362 " "Info: Peak virtual memory: 4362 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 29 21:04:25 2020 " "Info: Processing ended: Tue Sep 29 21:04:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
