#include "spu_float_simd.h"
/* SPU_DRAIN trampoline model -- runtime state + stub hooks (faithful-adopt).
 *
 * Milestone 1 lands the execution-model plumbing; the per-transfer hooks
 * (lockstep gate, flight recorder, SPURS task-launch) are inert stubs here and
 * gain real bodies in their own milestones. Keeping them as real out-of-line
 * functions (not macros) means the SPU_DRAIN/SPU_RET call sites are already in
 * place -- later milestones only replace the bodies. */
#include "spu_context.h"
#include <setjmp.h>

/* See spu_context.h `irq_frame`. */
typedef struct spu_irq_frame {
    jmp_buf               env;
    struct spu_irq_frame* prev;
    uint32_t              depth;
    int                   image_id;
} spu_irq_frame;

/* Pending cross-function transfer target for this host thread's SPU context. */
SPU_THREAD_LOCAL void (*g_spu_trampoline_fn)(spu_context*) = 0;
SPU_THREAD_LOCAL uint32_t g_spu_pch[8];
SPU_THREAD_LOCAL unsigned g_spu_pch_n;

/* yz_lockstep_tick now has its real body in spu_lockstep.c (milestone 2). */

/* SPURS task-launch interception at a trampoline hop (milestone: SPURS kernel).
 * No-op until then. */

/* PM flow trace (SPURS_PM_FLOW=1): record every cross-function transfer of ONE
 * policy-module run (the ctx spurs_policy.c arms) so the post-claim decision
 * path can be reconstructed offline. Written by the drain-loop hook below;
 * armed/dumped by spu_run_policy_module. */
uint32_t          g_pm_flow_buf[8192];
volatile unsigned g_pm_flow_n = 0;
void* volatile    g_pm_flow_ctx = 0;

#include <stdlib.h>
#include <stdio.h>

/* Sync-model ring-drain: the wwsjob PM's job ring drains only when jobs mark
 * their record's "done" bit (0x8000 in the record's first halfword @LS 0xDF0).
 * On hardware the async load-completion INTERRUPT sets it; our loads complete
 * synchronously, so a job whose code never got a ring slot stays "pending"
 * forever and the ring deadlocks (scan re-bails at LS 0x2318). When we observe
 * that bail spin, the in-flight loads HAVE in fact completed in our model, so
 * set the done bit on the pending records -- the faithful sync equivalent of
 * the completion interrupt. Env SPU_JOBDRAIN (default off while validating). */
extern void spu_halt(spu_context*);
/* Last 32 drain steps on this host thread (pc), for post-mortems of a run that
 * ended where it should not have (spurs_policy.c, [pm-end]). */
static _Thread_local uint32_t t_recent[32];
static _Thread_local uint32_t t_recent_n;
unsigned spu_recent_pcs(uint32_t* out, unsigned max)
{
    unsigned n = t_recent_n < 32 ? t_recent_n : 32, k = n < max ? n : max;
    for (unsigned i = 0; i < k; i++) out[i] = t_recent[(t_recent_n - k + i) & 31];
    return k;
}

void spu_task_launch_check(spu_context* ctx, void* fn)
{
    t_recent[t_recent_n++ & 31] = (uint32_t)ctx->pc & SPU_LS_MASK;
    extern void spu_check_stack_reset(spu_context*, void (*)(spu_context*));
    spu_check_stack_reset(ctx, (void (*)(spu_context*))fn);
    /* A SPURS job returning to LS 0 is finished -- its crt tail-jumps to the
     * resident job manager, and with the job loaded at 0 that lands on its own
     * entry. Planting a return address in r0 catches the jobs that get there
     * via `bi $r0`, but some branch to 0 DIRECTLY, which the lifter turns into
     * a plain trampoline that never reaches spu_indirect_branch. The drain sees
     * every step, so catch it here too. Step 0 is the real entry. */
    static int s_no_ls0 = -1;
    if (s_no_ls0 < 0) s_no_ls0 = getenv("SPU_NO_LS0_END") ? 1 : 0;
    /* SPU_EXITTRACE=<img>: remember the last PCs this image executed and dump
     * them when the job ends. "Why did it exit here" is a question about the
     * path taken, and a forward trace from the entry never reaches far enough
     * to show it. */
    static int64_t s_et = -2;
    if (s_et == -2) { const char* e = getenv("SPU_EXITTRACE");
                      s_et = e ? strtol(e, 0, 0) : -1; }
    static uint32_t s_ring[64]; static uint32_t s_ri;
    if (s_et >= 0 && ctx->image_id == s_et)
        s_ring[s_ri++ & 63] = (uint32_t)ctx->pc & SPU_LS_MASK;

    if (!s_no_ls0 && ctx->steps++ && (ctx->pc & SPU_LS_MASK) == 0 &&
        !ctx->policy_mode && ctx->image_id > 0) {
        static int _n = 0;
        if (_n++ < 8)
            fprintf(stderr, "[spurs-job] img=%d branched to LS 0 -- job complete\n",
                    ctx->image_id);
        if (s_et >= 0 && ctx->image_id == s_et) {
            fprintf(stderr, "[spu-exit] img=%d last PCs:", ctx->image_id);
            for (int i = 32; i >= 1; i--)
                fprintf(stderr, " %05X", s_ring[(s_ri - i) & 63]);
            fputc(10, stderr); fflush(stderr);
        }
        spu_halt(ctx);
        return;
    }
    /* SPU_STEPTRACE=<img>: pc and the argument registers at every trampoline
     * step. This runs on each drain iteration, so it is the finest-grained
     * view of a register file changing under a running job. */
    { static int64_t s_t = -2;
      if (s_t == -2) { const char* e = getenv("SPU_STEPTRACE"); s_t = e ? strtol(e,0,0) : -1; }
      static int64_t s_from = -2;
      if (s_from == -2) { const char* e = getenv("SPU_STEPTRACE_FROM");
                          s_from = e ? strtol(e,0,16) : -1; }
      static int s_armed = 0;
      if (s_t >= 0 && ctx->image_id == s_t) {
          if (s_from >= 0 && !s_armed &&
              ((uint32_t)ctx->pc & SPU_LS_MASK) == (uint32_t)s_from) s_armed = 1;
          static int n = 0;
          if ((s_from < 0 || s_armed) && n++ < 40) {
              fprintf(stderr, "[step] pc=0x%05X r1=0x%05X r2=0x%08X r3=0x%08X r4=0x%08X\n",
                      (uint32_t)ctx->pc & SPU_LS_MASK, ctx->gpr[1]._u32[0],
                      ctx->gpr[2]._u32[0], ctx->gpr[3]._u32[0], ctx->gpr[4]._u32[0]);
              fflush(stderr);
          }
      } }
    if (g_pm_flow_ctx == (void*)ctx && g_pm_flow_n < 8192)
        g_pm_flow_buf[g_pm_flow_n++] = ctx->pc;

    static int s_on = -1;
    if (s_on < 0) s_on = getenv("SPU_JOBDRAIN") ? 1 : 0;
    if (!s_on || ctx->image_id != 2 || !ctx->policy_mode) return;

    /* 0x2318 = the type-2 load's ring-full bail (resets scan, retries). */
    if ((ctx->pc & 0x3FFFF) != 0x2318) return;

    static unsigned s_bail = 0;
    if (++s_bail < 4096) return;      /* only after a real spin, not one pass */
    s_bail = 0;

    /* Set bit 31 (the 0x8000 first-halfword done flag) on each pending record
     * the release sweep scans (16 slots, 4-byte stride at LS 0xDF0), for any
     * record that is non-empty and not already done. */
    int marked = 0;
    for (int i = 0; i < 16; i++) {
        uint8_t* r = &ctx->ls[0xDF0 + i * 4];
        uint32_t w = ((uint32_t)r[0] << 24) | ((uint32_t)r[1] << 16) |
                     ((uint32_t)r[2] << 8) | r[3];
        if (w == 0 || (w & 0x80000000u)) continue;
        w |= 0x80000000u;
        r[0] = (uint8_t)(w >> 24); r[1] = (uint8_t)(w >> 16);
        r[2] = (uint8_t)(w >> 8);  r[3] = (uint8_t)w;
        marked++;
    }
    static int _n = 0;
    if (marked && _n++ < 12)
        fprintf(stderr, "[pm-jobdrain] ring-full spin: marked %d pending records done\n", marked);
}

/* Restore the active image after a lifted call bracket. The brsl/bisl emission
 * saves image_id in a call-site local and hands it back here so an image
 * adopted inside the callee cannot leak into the caller's continuation. A
 * persistent LS-0xA00 workload module (module_img_a00) is re-applied since the
 * plain restore would undo it. */
void spu_img_restore(spu_context* ctx, int32_t saved_img)
{
    ctx->image_id = ctx->module_img_a00 ? ctx->module_img_a00 : saved_img;
}

/* spu_ch_wake now has its real body in spu_channels.c (milestone 3). */

/* --- SPU interrupt dispatch (drain-loop hook) ------------------------------
 * Called when int_enable && (event_status & event_mask): architectural SPU
 * interrupt. srr0 <- the interrupted continuation (ctx->pc already holds the
 * pending transfer target), interrupts disable, and control vectors through
 * the guest-planted branch instruction at LS 0 (the WWS jobmanager's entry
 * writes `bra 0xA2C` there; its handler drives the DMA-list job pipeline and
 * returns via iret). If LS 0 holds no br/bra, the interrupt is NOT taken --
 * we log once and resume normal flow rather than jump into zeros. */
#include <stdio.h>
#include <stdlib.h>

/* ---- Deferred DMA-list stall-and-notify delivery --------------------------
 * Real MFC hardware processes a queued list command (the WWS job manager's
 * barriered null list, MFC_GETLB) ASYNCHRONOUSLY: the stall-and-notify -- and
 * the interrupt it raises -- land after the SPU has run on past the code that
 * armed it. We execute the list synchronously inside `wrch MFC_Cmd`, so the
 * interrupt was delivered before the job manager had stored
 * g_WwsJob_loadJobState = kReadCommands (LS 0x12A0).
 *
 * Its interrupt handler gates the Load->Run advance on BOTH the ch25 stall mask
 * carrying tag 0 (kLoadJob_readCommands) AND loadJobState == kReadCommands. With
 * the state still kNone it correctly declined to advance -- and because
 * MFC_RdListStallStat is "accumulative, clear on read" that single stall was
 * consumed, so no later interrupt could ever advance it: the job never ran and
 * LBP's loading thread deadlocked on a completion that never came.
 *
 * Holding the interrupt off for N drain ticks was tried and DISPROVEN: a probe
 * at the stall site shows loadJobState is ALREADY 0 when the GETLB is issued, so
 * the arming store never ran on this path at all -- it is not an interrupt-timing
 * race. (The pm takes trychangefreetoloadjob's early-exit `ceqhi jobHeader,1 /
 * brhz cond1,Exit` to LS 0x2D30, skipping the Load setup.) Default OFF; kept
 * env-gated for experiments: SPU_SN_DEFER=<n> ticks (0 = immediate, faithful
 * to the current synchronous list execution). */
void* volatile   g_sn_defer_ctx = 0;
volatile unsigned g_sn_defer     = 0;

unsigned spu_sn_defer_ticks(void)
{
    static int s_n = -1;
    if (s_n < 0) { const char* e = getenv("SPU_SN_DEFER"); s_n = e ? atoi(e) : 0; }
    return (unsigned)(s_n < 0 ? 0 : s_n);
}

/* ---- Interrupt register preservation --------------------------------------
 * Hardware contract: an SPU interrupt handler preserves every register (the
 * WWS jobmanager guarantees it with a save/restore shim it installs at the
 * TOP of LS, ~0x3FEC0 -- interrupthandlerasm.spu.s). That shim lies OUTSIDE
 * the PM image our lifter processed, so the lifted handler runs WITHOUT the
 * save/restore and eats the interrupted code's live registers. Measured
 * mid-GetBufferTag: the fsmbi mask registers (r13/r15) arrived zeroed at the
 * packing selbs, the BufferTag's lanes collapsed, the job saw a NULL buffer
 * and bailed -- LBP's loading freeze.
 *
 * Enforce the contract host-side: snapshot the full GPR file when the
 * interrupt is taken, restore it when the handler irets (detected in
 * spu_indirect_branch: pc == saved srr0 with interrupts re-enabled -- during
 * the handler int_enable stays 0, so the first enabled dispatch at srr0 IS
 * the irete). State the handler legitimately publishes lives in LS/channels
 * and is untouched. Per-ctx slots; no nesting (interrupts stay disabled
 * until iret). */
void spu_irq_regs_save(spu_context* ctx)
{
    ctx->irq_saved = 1;
    ctx->irq_resume_pc = ctx->srr0;
    memcpy(ctx->irq_gpr, ctx->gpr, sizeof ctx->irq_gpr);
}

/* Called from spu_indirect_branch on every dispatch. Restores + clears when
 * the iret lands. Returns 1 if a restore happened (diagnostic). */
/* Drop any saved register file belonging to this context. The save slots are
 * keyed by RAW POINTER, and an spu_context is typically a stack local -- so a
 * later, unrelated run lands on the same address and inherits the earlier
 * context's registers wholesale. A fresh run must never do that. */
void spu_irq_regs_forget(spu_context* ctx)
{
    ctx->irq_saved = 0;
}

int spu_irq_regs_maybe_restore(spu_context* ctx)
{
    {
        if (ctx->irq_saved) {
            if ((ctx->pc & SPU_LS_MASK) == (ctx->irq_resume_pc & SPU_LS_MASK) &&
                ctx->int_enable) {
                memcpy(ctx->gpr, ctx->irq_gpr, sizeof ctx->irq_gpr);
                ctx->irq_saved = 0;
                /* The iret completed below the frame that took the interrupt:
                 * abandon the handler's host frames and resume there. */
                spu_irq_frame* f = (spu_irq_frame*)ctx->irq_frame;
                if (f && ctx->host_depth <= f->depth)
                    ctx->irq_frame = f->prev;      /* returned to its loop the ordinary way */
                if (f && ctx->host_depth > f->depth) {
                    { static int s_it = -1; if (s_it < 0) s_it = getenv("SPU_IRQTRACE") ? 1 : 0;
                      static int _n = 0;
                      if (s_it && _n++ < 200)
                          fprintf(stderr, "[irq] IRET at depth %u unwinds to taking frame depth %u (srr0=0x%05X)\n",
                                  ctx->host_depth, f->depth, ctx->pc & SPU_LS_MASK); }
                    longjmp(f->env, 1);
                }
                if (!f && ctx->host_depth > 0) {
                    /* Taken by the top-level driver loop (depth 0), which
                     * keeps no frame: the driver's own restart re-enters at
                     * srr0 with the host stack empty, which is that frame. */
                    { static int s_it = -1; if (s_it < 0) s_it = getenv("SPU_IRQTRACE") ? 1 : 0;
                      static int _n = 0;
                      if (s_it && _n++ < 200)
                          fprintf(stderr, "[irq] IRET at depth %u unwinds to the driver (srr0=0x%05X)\n",
                                  ctx->host_depth, ctx->pc & SPU_LS_MASK); }
                    extern void spu_restart_dispatch(spu_context*);
                    spu_restart_dispatch(ctx);
                }
                return 1;
            }
            return 0;
        }
    }
    return 0;
}
/* Forced full-interpreter dispatch (SPU_PM_INTERP, policy modules)
 * -- the mode spu_run_with_halt arms spu_pm_interp_trampoline under. A taken
 * interrupt in that mode must enter the handler, and after iret resume the
 * srr0 continuation, through the interpreter trampoline -- never the lift
 * resolver. The policy image sits at RAW LS 0xA00 while its lifts register at
 * image-relative label addresses, so spu_indirect_branch resolves a rawLS pc
 * onto numerically colliding lift labels (rawLS 0x2B18 -> label 0x2B18; the
 * img_ls_base retry -> label 0x2118) and the handler runs label-space code at
 * rawLS addresses: the m61 malformed MFC commands (0x2B98/0x00, registers
 * sliding through LSA/EA/size at pcs 0x2AE8/0x2B18) were exactly that. */
static int pm_interp_forced(const spu_context* ctx)
{
    static int s_on = -1;
    if (s_on < 0) s_on = getenv("SPU_PM_INTERP") ? 1 : 0;
    return s_on && ctx->policy_mode;
}

void (*spu_take_interrupt(spu_context* ctx,
                          void (*tf)(spu_context*)))(spu_context*)
{
    /* Stall-and-notify still settling: let the SPU run on (see above). */
    if (g_sn_defer && g_sn_defer_ctx == (void*)ctx) {
        if (--g_sn_defer == 0) g_sn_defer_ctx = 0;
        return tf;
    }
    const uint8_t* v = ctx->ls;      /* vector word at LS 0, big-endian */
    uint32_t w = ((uint32_t)v[0] << 24) | ((uint32_t)v[1] << 16) |
                 ((uint32_t)v[2] << 8) | v[3];
    uint32_t op9 = w >> 23;          /* top 9 opcode bits */
    uint32_t target;
    if (op9 == 0x060) {              /* bra i16 (absolute) */
        target = ((w >> 7) & 0xFFFF) << 2;
    } else if (op9 == 0x064) {       /* br i16 (relative to LS 0) */
        target = (((w >> 7) & 0xFFFF) << 2) & SPU_LS_MASK;
    } else {
        static int _w = 0;
        if (_w++ < 4)
            fprintf(stderr, "[spu-int] pending (st=0x%X mask=0x%X) but LS0 word "
                    "0x%08X is no branch -- not taken\n",
                    ctx->event_status, ctx->event_mask, w);
        return tf;
    }
    ctx->srr0 = ctx->pc;             /* resume point for iret */
    ctx->int_enable = 0;
    spu_irq_regs_save(ctx);          /* hardware contract: handler preserves regs */
    { static int s_it = -1; if (s_it < 0) s_it = getenv("SPU_IRQTRACE") ? 1 : 0;
      if (s_it) { static int _n = 0; if (_n++ < 200)
        fprintf(stderr, "[irq] TAKE srr0=0x%05X depth=%d r13=%08X r15=%08X\n",
                ctx->srr0 & SPU_LS_MASK, ctx->host_depth,
                ctx->gpr[13]._u32[0], ctx->gpr[15]._u32[0]); } }
    ctx->pc = target & SPU_LS_MASK;
    { static int _n = 0;
      if (_n++ < 16) {
          /* WWS Load->Run diagnosis: the job-manager interrupt handler advances
           * g_WwsJob_loadJobState kReadCommands(1)->kExecuteCommands(2) only if
           * (a) the ch25 stall mask has tag 0 (kLoadJob_readCommands) AND
           * (b) loadJobState's HALFWORDS compare equal to 1 (ceqhi).
           * Log both at interrupt entry so we can see which test fails. */
          const uint8_t* js = ctx->ls + 0x12A0;   /* g_WwsJob_loadJobState quadword */
          fprintf(stderr, "[spu-int] TAKEN img=%d events=0x%X&0x%X vector->0x%05X "
                  "(srr0=0x%05X) stallstat=0x%X parked=0x%X loadJobState@12A0=%02X%02X%02X%02X "
                  "%02X%02X%02X%02X %02X%02X%02X%02X %02X%02X%02X%02X\n", ctx->image_id,
                  ctx->event_status, ctx->event_mask, ctx->pc, ctx->srr0,
                  ctx->list_stall_stat, ctx->list_stall_mask,
                  js[0],js[1],js[2],js[3], js[4],js[5],js[6],js[7],
                  js[8],js[9],js[10],js[11], js[12],js[13],js[14],js[15]); } }
    { static int _n2 = 0;
      if (_n2++ < 8) {
          /* M18: dump the kernel-home bytes the vector lands in -- the SN
           * handler at 0xA2C loops at 0xA68/0xA6C (stqx/brnz r3=1) and never
           * reaches WrListStallAck; the raw words decide whether our decoder
           * misreads them or the guest really spins there. */
          const uint8_t* kb = ctx->ls + 0xA00;
          fprintf(stderr, "[spu-int] VECDump A2C..A7C:");
        for (uint32_t _o = 0x2C; _o <= 0xDC; _o += 4) {
            uint32_t _w2 = ((uint32_t)kb[_o] << 24) | ((uint32_t)kb[_o+1] << 16) |
                           ((uint32_t)kb[_o+2] << 8) | kb[_o+3];
            fprintf(stderr, " %05X=%08X", 0xA00 + _o, _w2);
        }
          fprintf(stderr, "\n"); fflush(stderr); } }
    /* Taken: forced-interp PM re-enters through the caller's interpreter
     * trampoline (tf) so the handler stays in rawLS pc space; every other
     * mode dispatches through the lift resolver as before. */
    return pm_interp_forced(ctx) ? tf : spu_indirect_branch;
}

/* See the declaration in spu_context.h. */
void spu_depth_guard(spu_context* ctx)
{
    static uint32_t s_max = 0;
    if (!s_max) {
        const char* e = getenv("SPU_HOST_DEPTH_MAX");
        s_max = e ? (uint32_t)strtoul(e, 0, 0) : 2000u;
    }

    /* Ring of recent drain sites. When the depth trips, the useful question is
     * not "where are we" but "what cycle got us here" -- one pc names a point,
     * a ring names the loop. */
    enum { RING = 24 };
    static uint32_t s_ring[RING];
    static uint32_t s_n;
    s_ring[s_n % RING] = ((uint32_t)ctx->pc & SPU_LS_MASK);
    s_n++;

    if (ctx->host_depth < s_max) return;
    static int s_reported = 0;
    if (s_reported < 1) {   /* one report: five SPU threads all trip together */
        s_reported++;
        fprintf(stderr, "[spu-depth] img=%d pc=0x%05X lr=0x%05X host_depth=%u"
                        " -- lifted call recursion, halting the SPU\n",
                ctx->image_id, (uint32_t)ctx->pc & SPU_LS_MASK,
                ctx->gpr[0]._u32[0] & SPU_LS_MASK, ctx->host_depth);
        fprintf(stderr, "[spu-depth] recent drain sites (oldest first):");
        uint32_t start = (s_n > RING) ? (s_n - RING) : 0;
        for (uint32_t k = start; k < s_n; k++)
            fprintf(stderr, " %05X", s_ring[k % RING]);
        fprintf(stderr, "\n");
        fflush(stderr);
    }
    { extern void spu_halt(spu_context*); spu_halt(ctx); }
}

/* See spu_context.h. Env-gated: SPU_TAILRET=1. */
int spu_tailret_enabled(void)
{
    static int s_on = -1;
    if (s_on < 0) { const char* e = getenv("SPU_TAILRET"); s_on = (e && e[0] == 0x31) ? 1 : 0; }
    return s_on;
}

/* A return may use any register, not only r0. Running that branch target
 * inside this drain executes the caller's continuation twice (once here,
 * once when its real host frame resumes), including its stack adjustment.
 *
 * One kind of "wrong" pc is safe to run here, and must be: a lifted ENTRY
 * that has no host frame of its own. Every WWS job module starts with
 *
 *     ila $r0, entry+0xAC ; a $r0, $r0, $r126 ; br body
 *
 * so the body ends `bi $r0` at a point the entry function tail-jumped to and
 * whose host frame is therefore gone: the continuation exists only as the
 * lifted function seeded at that address. Unwinding instead (the restart
 * below) leaves the manager unable to resume at ITS return point, which is a
 * plain r0 drain with no entry, and the job ends on a garbage r0. So when the
 * callee comes back on a lifted entry, run it in this drain until the pc
 * reaches return_pc; only a pc with no lifted code behind it is unwound. */
typedef void (*spu_drain_fn)(spu_context*);
extern spu_drain_fn spu_lookup(uint32_t addr, int image_id);
extern void (*spu_lifted_lookup(const spu_context* ctx, uint32_t lsa))(spu_context*); /* spu_channels.c */

static void spu_drain_call_scoped_body(spu_context* ctx, uint32_t return_pc)
{
    spu_depth_guard(ctx);
    /* The frame an interrupt taken in THIS loop returns to. It stays armed
     * after the handler's first host function returns -- the handler keeps
     * running as trampolines of this loop -- until its iret fires or the
     * loop exits, whichever first. */
    spu_irq_frame f;
    f.prev = 0; f.depth = 0; f.image_id = 0;
#define SPU_DRAIN_POP_IRQ() do { if (ctx->irq_frame == &f) ctx->irq_frame = f.prev; ctx->drain_ret_pc = 0; } while (0)
    for (;;) {
        while (g_spu_trampoline_fn) {
            if (g_spu_trampoline_fn == spu_indirect_branch &&
                (ctx->pc & SPU_LS_MASK) == (return_pc & SPU_LS_MASK)) {
                g_spu_trampoline_fn = 0;
                SPU_DRAIN_POP_IRQ();
                return;
            }
            void (*fn)(spu_context*) = g_spu_trampoline_fn;
            g_spu_trampoline_fn = 0;
            PS3_SPU_DISPATCH_BASE(fn);
            ctx->drain_ret_pc = return_pc & SPU_LS_MASK;   /* re-set: a nested drain changed it */
            yz_lockstep_tick(ctx);
            /* M12 [pm-clm]: explicit-trampoline probe. The pm-op probe in
             * spu_indirect_branch only sees DYNAMIC dispatches (jump-table
             * ops); the claim chain (0x2AA8 GETLLAR/PUTLLC on the spurs
             * instance line), the post-claim continuation 0x1AB4, the module
             * launch bi to LS[0x14C0]&0x3FFFF (0x4380) and the scan return
             * 0x2244 are all EXPLICIT trampolines -- visible only here.
             * pc space: lifted PM = label space, module launch = LS space. */
            { static int s_clm = -1;
              if (s_clm < 0) s_clm = getenv("SPU_PM_CLM") ? 1 : 0;
              if (s_clm && ctx->policy_mode && ctx->image_id == 200) {
                  static const uint32_t _w[38] = {
                      0x2218, 0x1048, 0x2AA8, 0x2AC0, 0x2AE8, 0x2B08, 0x2B18,
                      0x1AB4, 0x4380, 0x4390, 0x0288, 0x2258, 0x2244, 0x2250,
                      0x26B8, 0x2B50, 0x2190, 0x24C4, 0x1A24, 0x260C,
                      0x2498, 0x2050, 0x2098,
                      /* M24: the module-loader candidates -- poller post-DMA
                       * parse (0x24F0/0x260C already in), module fetch helper
                       * (0x1F74/0x1F80), queue-refresh op (0x1B88) and the
                       * op1 post-claim decision (0x1A6C). */
                      0x2498, 0x2050, 0x2098,
                      /* M25: the scheduler hub (0x2140) + its state-dispatch
                       * targets (0x20C0/0x20C8) and the batch processor entry
                       * (0x1F80 C-call is invisible here; its trampoline
                       * continuations 0x2180/0x2184 wait event 0x20). */
                      0x2140, 0x20C0, 0x20C8, 0x2180, 0x2184,
                      /* M26: the module-mapper chain -- scanner op28 special
                       * (0x17C0/0x1790 write LS 0x1330 = slot<<10), the
                       * bufferSet selector (0x12A8/0x1398) and the op
                       * dispatcher's claim staging (0x22C0). If none of
                       * these ever fire, no op28 MAP record reached the
                       * scan and the module slot stays empty. */
                      0x17C0, 0x1790, 0x12A8, 0x1398, 0x22C0,
                      0x24F0, 0x1F74, 0x1F80, 0x1B88, 0x1A6C,
                      /* M27: launch-vector writers + launch path. 0x1A30
                       * (claim chain head, writes LS 0x14C0 = r0), 0x21D8/
                       * 0x21E0 (the 0x17D0 trampoline target: drain counter
                       * r2 by r5, launch r0 when empty), 0x220C (bi to the
                       * vector after the 0x29C0 kernel yield). If none of
                       * these fire before the first scan, the pre-scan
                       * vector update is our missing trigger. */
                      0x1A30, 0x21D8, 0x21E0, 0x220C };
                  uint32_t _p = ctx->pc & SPU_LS_MASK;
                  for (int _i = 0; _i < 38; _i++) {
                      if (_p == _w[_i]) {
                          static int _c[38];
                          static int s_clmmax = -1;
                          if (s_clmmax < 0) { const char* m = getenv("SPU_PM_CLM_MAX"); s_clmmax = m ? atoi(m) : 60; }
                          if (_c[_i]++ < s_clmmax) {
                              fprintf(stderr, "[pm-clm] #%d pc=0x%05X dyn=%d "
                                      "r3=%08X r0=%08X astat=%d ie=%d dep=%d "
                                      "ret=0x%05X ev=%X/%X",
                                      _c[_i] - 1, _p,
                                      fn == spu_indirect_branch,
                                      ctx->gpr[3]._u32[0], ctx->gpr[0]._u32[0],
                                      ctx->atomic_stat, (int)ctx->int_enable,
                                      ctx->host_depth,
                                      return_pc & SPU_LS_MASK,
                                      ctx->event_status, ctx->event_mask);
                          /* M15: at the poller/entry/scan pcs dump the
                           * state machine word (LS 0x12A0), the claim
                           * param (LS 0x1400) and the queue-header status
                           * word the poller cached (LS 0x1420) -- dating
                           * the state-2 wedge needs the state value at
                           * each pass. */
                          /* M24: loader-path regs -- the poller's post-DMA
                           * parse (0x24F0), the module-fetch helper (0x1F74/
                           * 0x1F80), the queue-refresh op (0x1B88) and the
                           * op1 post-claim decision (0x1A6C) get their
                           * operand regs so the never-firing module fetch
                           * is attributable at the dispatch that skips it. */
                          /* M25: hub state table -- the three pipeline words
                           * batch index 0x1300 decide which hub branch runs;
                           * dating the never-taken else (batch processor =
                           * module stager) needs their values at each pass. */
                          if (_p == 0x2140 || _p == 0x20C0 || _p == 0x20C8) {
                              const uint8_t* _H = ctx->ls;
                              #define _HW(o) ((uint32_t)(_H[(o)]<<24)|((uint32_t)_H[(o)+1]<<16)|((uint32_t)_H[(o)+2]<<8)|_H[(o)+3])
                              fprintf(stderr, " hub12A0=%08X 12C0=%08X 12F0=%08X 1300=%08X",
                                      _HW(0x12A0), _HW(0x12C0), _HW(0x12F0), _HW(0x1300));
                          }
                          if (_p == 0x24F0 || _p == 0x1F74 || _p == 0x1F80 ||
                              _p == 0x1B88 || _p == 0x1A6C) {
                              fprintf(stderr, " r2=%08X r4=%08X r5=%08X r8=%08X",
                                      ctx->gpr[2]._u32[0], ctx->gpr[4]._u32[0],
                                      ctx->gpr[5]._u32[0], ctx->gpr[8]._u32[0]);
                          }
                          /* M27: launch-vector writers -- dump the vector
                           * candidate (r0), the drain counter (r2) and the
                           * step (r5), plus the current LS 0x14C0 vector. */
                          if (_p == 0x1A30 || _p == 0x21D8 || _p == 0x21E0 || _p == 0x220C) {
                              uint32_t _v = ((uint32_t)ctx->ls[0x14C0]<<24)|((uint32_t)ctx->ls[0x14C1]<<16)|((uint32_t)ctx->ls[0x14C2]<<8)|ctx->ls[0x14C3];
                              fprintf(stderr, " r0=%08X r2=%08X r5=%08X r6=%08X vec14C0=%08X",
                                      ctx->gpr[0]._u32[0], ctx->gpr[2]._u32[0],
                                      ctx->gpr[5]._u32[0], ctx->gpr[6]._u32[0], _v);
                          }
                          /* M26: at the op dispatcher dump the scan cursor
                           * (r2) and the 8 record bytes at it -- the op
                           * sequence the scanner walks, record by record. */
                          if (_p == 0x2258 || _p == 0x22C0) {
                              uint32_t _cu = ctx->gpr[2]._u32[0] & 0x3FFFCu;
                              uint32_t _r0 = ((uint32_t)ctx->ls[_cu]<<24)|((uint32_t)ctx->ls[_cu+1]<<16)|((uint32_t)ctx->ls[_cu+2]<<8)|ctx->ls[_cu+3];
                              uint32_t _r1 = ((uint32_t)ctx->ls[_cu+4]<<24)|((uint32_t)ctx->ls[_cu+5]<<16)|((uint32_t)ctx->ls[_cu+6]<<8)|ctx->ls[_cu+7];
                              fprintf(stderr, " cur=%05X w0=%08X w1=%08X", _cu, _r0, _r1);
                          }
                          /* M27: once, dump the FULL op jump table
                           * 0x1590..0x15B8 -- entries 4-7 (op16/20/24/28)
                           * are undumped and rec5 is op20. */
                          if (_p == 0x2258) {
                              static int _jt;
                              if (_jt < 3) {
                                  _jt++;
                                  fprintf(stderr, " jt1590:");
                                  for (int _o = 0; _o <= 0x28; _o += 4)
                                      fprintf(stderr, " %08X", ((uint32_t)ctx->ls[0x1590+_o]<<24)|((uint32_t)ctx->ls[0x1591+_o]<<16)|((uint32_t)ctx->ls[0x1592+_o]<<8)|ctx->ls[0x1593+_o]);
                              }
                          }
                          if (_p == 0x2498 || _p == 0x2050 ||
                              _p == 0x2098 || _p == 0x2218) {
                              uint32_t _st = ((uint32_t)ctx->ls[0x12A0]<<24)|((uint32_t)ctx->ls[0x12A1]<<16)|((uint32_t)ctx->ls[0x12A2]<<8)|ctx->ls[0x12A3];
                              uint32_t _cp = ((uint32_t)ctx->ls[0x1400]<<24)|((uint32_t)ctx->ls[0x1401]<<16)|((uint32_t)ctx->ls[0x1402]<<8)|ctx->ls[0x1403];
                              uint32_t _qh = ((uint32_t)ctx->ls[0x1420]<<24)|((uint32_t)ctx->ls[0x1421]<<16)|((uint32_t)ctx->ls[0x1422]<<8)|ctx->ls[0x1423];
                              fprintf(stderr, " st=%08X cp=%08X qh=%08X",
                                      _st, _cp, _qh);
                              fprintf(stderr, " vec14C0=%08X",
                                      ((uint32_t)ctx->ls[0x14C0]<<24)|((uint32_t)ctx->ls[0x14C1]<<16)|((uint32_t)ctx->ls[0x14C2]<<8)|ctx->ls[0x14C3]);
                          }
                              /* M14: at the claim preamble dump the two EA
                               * sources the claim chain reads -- LS 0x1C0/4
                               * (staged spurs EA, BE64) and LS 0x13F0/4
                               * (entry r4 word1 = queue EA) -- so the
                               * provenance of a claim's target line is
                               * readable directly. */
                              if (_p == 0x2AC0) {
                                  uint32_t _l1c = ((uint32_t)ctx->ls[0x1C0]<<24)|((uint32_t)ctx->ls[0x1C1]<<16)|((uint32_t)ctx->ls[0x1C2]<<8)|ctx->ls[0x1C3];
                                  uint32_t _l1c4 = ((uint32_t)ctx->ls[0x1C4]<<24)|((uint32_t)ctx->ls[0x1C5]<<16)|((uint32_t)ctx->ls[0x1C6]<<8)|ctx->ls[0x1C7];
                                  uint32_t _l3f0 = ((uint32_t)ctx->ls[0x13F0]<<24)|((uint32_t)ctx->ls[0x13F1]<<16)|((uint32_t)ctx->ls[0x13F2]<<8)|ctx->ls[0x13F3];
                                  uint32_t _l3f4 = ((uint32_t)ctx->ls[0x13F4]<<24)|((uint32_t)ctx->ls[0x13F5]<<16)|((uint32_t)ctx->ls[0x13F6]<<8)|ctx->ls[0x13F7];
                                  fprintf(stderr, " ls1C0=%08X:%08X ls13F0=%08X:%08X",
                                          _l1c, _l1c4, _l3f0, _l3f4);
                              }
                          /* M23: at the scan dispatch dump the command buffer
                           * ops from 0xC00; naming the cmds it sees vs the
                           * queue's pending batch decides whether the module
                           * fetch op ever arrives. */
                          if (_p == 0x2258) {
                              const uint8_t* _L = ctx->ls;
                              #define _BW(o) ((uint32_t)(_L[(o)]<<24)|((uint32_t)_L[(o)+1]<<16)|((uint32_t)_L[(o)+2]<<8)|_L[(o)+3])
                              fprintf(stderr, " bufC00=%08X %08X %08X %08X q12A0=%08X %08X %08X %08X tgt14C0=%08X qh1420=%08X",
                                      _BW(0xC00), _BW(0xC04), _BW(0xC08), _BW(0xC0C),
                                      _BW(0x12A0), _BW(0x12A4), _BW(0x12A8), _BW(0x12AC),
                                      _BW(0x14C0), _BW(0x1420));
                              { /* M24: diff the LIVE guest queue vs the stale
                                 * LS copy -- the queue EA is LS 0x13F0. */
                                extern uint8_t* vm_base;
                                uint32_t _qea = _BW(0x13F0);
                                if (vm_base && _qea > 0x1000 && _qea != 0xFFFFFFFFu) {
                                    fprintf(stderr, " gQ+0=%08X %08X %08X %08X",
                                            (uint32_t)vm_base[_qea]<<24 | (uint32_t)vm_base[_qea+1]<<16 | (uint32_t)vm_base[_qea+2]<<8 | vm_base[_qea+3],
                                            (uint32_t)vm_base[_qea+4]<<24 | (uint32_t)vm_base[_qea+5]<<16 | (uint32_t)vm_base[_qea+6]<<8 | vm_base[_qea+7],
                                            (uint32_t)vm_base[_qea+8]<<24 | (uint32_t)vm_base[_qea+9]<<16 | (uint32_t)vm_base[_qea+10]<<8 | vm_base[_qea+11],
                                            (uint32_t)vm_base[_qea+12]<<24 | (uint32_t)vm_base[_qea+13]<<16 | (uint32_t)vm_base[_qea+14]<<8 | vm_base[_qea+15]);
                                }
                              }
                          }
                              /* M12 boot2: at 0x2B18 dump the merge operands so
                               * the claimed byte index and written value are
                               * readable: r14 = r3-3 (rot index), r13 = cbx
                               * control (byte0 of merge), r4 = new-value word,
                               * r5 = old byte, r16 = merged line (SPU bytes). */
                              if (_p == 0x2B18)
                                  fprintf(stderr, " ea=0x%08X r3=%u r14=%X r13=%02X%02X%02X%02X "
                                          "r4=%02X%02X%02X%02X r5=%02X r16=%02X%02X%02X%02X.%02X%02X%02X%02X.%02X%02X%02X%02X.%02X%02X%02X%02X",
                                          ctx->resv_ea,
                                          ctx->gpr[3]._u32[0],
                                          ctx->gpr[14]._u32[0] & 0xF,
                                          ctx->gpr[13]._u8[3], ctx->gpr[13]._u8[2],
                                          ctx->gpr[13]._u8[1], ctx->gpr[13]._u8[0],
                                          ctx->gpr[4]._u8[3], ctx->gpr[4]._u8[2],
                                          ctx->gpr[4]._u8[1], ctx->gpr[4]._u8[0],
                                          ctx->gpr[5]._u8[0],
                                          ctx->gpr[16]._u8[3], ctx->gpr[16]._u8[2],
                                          ctx->gpr[16]._u8[1], ctx->gpr[16]._u8[0],
                                          ctx->gpr[16]._u8[7], ctx->gpr[16]._u8[6],
                                          ctx->gpr[16]._u8[5], ctx->gpr[16]._u8[4],
                                          ctx->gpr[16]._u8[11], ctx->gpr[16]._u8[10],
                                          ctx->gpr[16]._u8[9], ctx->gpr[16]._u8[8],
                                          ctx->gpr[16]._u8[15], ctx->gpr[16]._u8[14],
                                          ctx->gpr[16]._u8[13], ctx->gpr[16]._u8[12]);
                              fprintf(stderr, "\n"); fflush(stderr);
                          }
                          break;
                      }
                  }
              } }
            spu_task_launch_check(ctx, (void*)fn);
            if (ctx->int_enable && (ctx->event_status & ctx->event_mask)) {
                void (*vf)(spu_context*) = spu_take_interrupt(ctx, fn);
                if (!ctx->int_enable) {   /* taken (a take clears the enable; a deferral leaves it) */
                    /* Interrupt taken here: this loop is the frame the iret
                     * comes back to, however deep the handler leaves from. */
                    if (ctx->irq_frame != &f) {
                        f.prev = (spu_irq_frame*)ctx->irq_frame;
                        f.depth = ctx->host_depth;
                        f.image_id = ctx->image_id;
                        ctx->irq_frame = &f;
                    }
                    if (setjmp(f.env) == 0) {
                        PS3_SPU_DISPATCH(ctx, vf);
                    vf(ctx);
                    { static int _vt = 0; if (ctx->policy_mode && ctx->image_id == 200 && _vt++ < 24) fprintf(stderr, "[vfret] post-take pc=0x%05X tramp=%d r0=0x%05X\n", ctx->pc & SPU_LS_MASK, g_spu_trampoline_fn != 0, ctx->gpr[0]._u32[0] & SPU_LS_MASK); }
                    } else {
                        /* iret fired deeper: registers restored, pc = srr0 */
                        ctx->host_depth = f.depth;
                        ctx->image_id = f.image_id;
                        /* Forced-interp PM resumes the srr0 continuation
                         * through the interpreter trampoline that was pending
                         * at the take (fn); the resolver would run image-
                         * relative lift labels at the rawLS continuation. */
                        g_spu_trampoline_fn = pm_interp_forced(ctx)
                                            ? fn : spu_indirect_branch;
                        SPU_DRAIN_POP_IRQ();
                    }
                    continue;
                }
            }
            PS3_SPU_DISPATCH(ctx, fn);
            fn(ctx);
        }
        if ((ctx->pc & SPU_LS_MASK) == (return_pc & SPU_LS_MASK)) {
            SPU_DRAIN_POP_IRQ();
            return;
        }
        /* M12b: the op1->0x1AB4 handoff dies between the claim's SPU_RET and
         * this exit. If the claim returned a WRONG pc (r0 clobbered), this is
         * where it shows: log the mismatch for the PM image before the
         * resume/restart machinery papers over it. */
        { static int s_x = -1;
          if (s_x < 0) s_x = getenv("SPU_PM_CLM") ? 1 : 0;
          if (s_x && ctx->policy_mode && ctx->image_id == 200) {
              static int _n = 0;
              if (_n++ < 40)
                  fprintf(stderr, "[pm-exit] drain exit pc=0x%05X != ret=0x%05X r0=0x%05X dep=%d ie=%d ev=%X/%X\n",
                          ctx->pc & SPU_LS_MASK, return_pc & SPU_LS_MASK,
                          ctx->gpr[0]._u32[0] & SPU_LS_MASK, ctx->host_depth,
                          (int)ctx->int_enable, ctx->event_status, ctx->event_mask),
                  fflush(stderr);
          } }
        {
            uint32_t pc = ctx->pc & SPU_LS_MASK;
            spu_drain_fn fn = ctx->resident_ovl ? spu_lookup(pc, ctx->resident_ovl) : 0;
            if (!fn) fn = (spu_drain_fn)spu_lifted_lookup(ctx, pc);
            if (fn) {
                { static int _n = 0; if (_n++ < 8)
                    fprintf(stderr, "[spu] drain-resume return_pc=0x%05X at lifted entry 0x%05X img=%d depth=%d ovl=%d\n",
                            (unsigned)(return_pc & SPU_LS_MASK), pc, ctx->image_id, ctx->host_depth,
                            (int)ctx->resident_ovl); }
                g_spu_trampoline_fn = spu_indirect_branch;
                continue;
            }
        }
        {
            extern void spu_restart_dispatch(spu_context*);
            SPU_DRAIN_POP_IRQ();
            spu_restart_dispatch(ctx);
            return;
        }
    }
#undef SPU_DRAIN_POP_IRQ
}

void spu_drain_call(spu_context* ctx, uint32_t return_pc) {
    uint64_t saved=spu_sf_simd_enter();
    spu_drain_call_scoped_body(ctx,return_pc);
    spu_sf_simd_leave(saved);
}
