0.6
2017.4
Jan 30 2018
15:35:49
/home/sergiu/git/lic/hls/workspace/test_conv2d/solution1/sim/verilog/glbl.v,1513215259,systemVerilog,,,,glbl,/opt/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib,,,,,,
