// Seed: 1633568657
module module_0 (
    input tri1 id_0
);
  assign id_2 = -1;
  wire id_3;
  module_2 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_2,
      id_3
  );
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input tri0 id_0
);
  assign id_2 = id_0 ? id_2 : ~-1;
  module_0 modCall_1 (id_0);
  assign id_3 = id_3;
  always id_2 <= id_2;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6, id_7;
  pmos (.id_0(1'h0));
  assign module_0.id_2 = 0;
  id_8(
      .id_0(id_1)
  );
endmodule
