<?xml version="1.0" encoding="utf-8"?>
<graphml xmlns="http://graphml.graphdrawing.org/xmlns" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://graphml.graphdrawing.org/xmlns http://graphml.graphdrawing.org/xmlns/1.0/graphml.xsd">
  <key id="BA" for="node" attr.name="base_addr" attr.type="string"/>
  <key id="BP" for="node" attr.name="base_param" attr.type="string"/>
  <key id="EH" for="edge" attr.name="edge_hid" attr.type="int"/>
  <key id="HA" for="node" attr.name="high_addr" attr.type="string"/>
  <key id="HP" for="node" attr.name="high_param" attr.type="string"/>
  <key id="MA" for="node" attr.name="master_addrspace" attr.type="string"/>
  <key id="MX" for="node" attr.name="master_instance" attr.type="string"/>
  <key id="MI" for="node" attr.name="master_interface" attr.type="string"/>
  <key id="MS" for="node" attr.name="master_segment" attr.type="string"/>
  <key id="MV" for="node" attr.name="master_vlnv" attr.type="string"/>
  <key id="TM" for="node" attr.name="memory_type" attr.type="string"/>
  <key id="SX" for="node" attr.name="slave_instance" attr.type="string"/>
  <key id="SI" for="node" attr.name="slave_interface" attr.type="string"/>
  <key id="SS" for="node" attr.name="slave_segment" attr.type="string"/>
  <key id="SV" for="node" attr.name="slave_vlnv" attr.type="string"/>
  <key id="TU" for="node" attr.name="usage_type" attr.type="string"/>
  <key id="VH" for="node" attr.name="vert_hid" attr.type="int"/>
  <key id="VM" for="node" attr.name="vert_name" attr.type="string"/>
  <key id="VT" for="node" attr.name="vert_type" attr.type="string"/>
  <graph id="G" edgedefault="undirected" parse.nodeids="canonical" parse.edgeids="canonical" parse.order="nodesfirst">
    <node id="n0">
      <data key="BA">0x44A00000</data>
      <data key="BP">C_BASEADDR</data>
      <data key="HA">0x44A0FFFF</data>
      <data key="HP">C_HIGHADDR</data>
      <data key="MA">S_AXI_CTRL</data>
      <data key="MX">/</data>
      <data key="MI">S_AXI_CTRL</data>
      <data key="MS">SEG_ddr4_mem00_C0_REG</data>
      <data key="MV">:::</data>
      <data key="TM">both</data>
      <data key="SX">/memory/ddr4_mem00</data>
      <data key="SI">C0_DDR4_S_AXI_CTRL</data>
      <data key="SS">C0_REG</data>
      <data key="SV">xilinx.com:ip:ddr4:2.2</data>
      <data key="TU">register</data>
      <data key="VT">AC</data>
    </node>
    <node id="n1">
      <data key="BA">0x6000000000</data>
      <data key="BP">C_BASEADDR</data>
      <data key="HA">0x63FFFFFFFF</data>
      <data key="HP">C_HIGHADDR</data>
      <data key="MA">S02_AXI</data>
      <data key="MX">/</data>
      <data key="MI">S02_AXI</data>
      <data key="MS">DDR4_MEM01</data>
      <data key="MV">:::</data>
      <data key="TM">both</data>
      <data key="SX">/memory/ddr4_mem01</data>
      <data key="SI">C0_DDR4_S_AXI</data>
      <data key="SS">C0_DDR4_ADDRESS_BLOCK</data>
      <data key="SV">xilinx.com:ip:ddr4:2.2</data>
      <data key="TU">memory</data>
      <data key="VT">AC</data>
    </node>
    <node id="n2">
      <data key="BA">0x3000200000</data>
      <data key="BP">C_S_AXI_BASEADDR</data>
      <data key="HA">0x300021FFFF</data>
      <data key="HP">C_S_AXI_HIGHADDR</data>
      <data key="MA">S00_AXI</data>
      <data key="MX">/</data>
      <data key="MI">S00_AXI</data>
      <data key="MS">PLRAM_MEM01</data>
      <data key="MV">:::</data>
      <data key="TM">both</data>
      <data key="SX">/memory/plram_mem01</data>
      <data key="SI">S_AXI</data>
      <data key="SS">Mem0</data>
      <data key="SV">xilinx.com:ip:axi_bram_ctrl:4.1</data>
      <data key="TU">memory</data>
      <data key="VT">AC</data>
    </node>
    <node id="n3">
      <data key="BA">0x3000600000</data>
      <data key="BP">C_S_AXI_BASEADDR</data>
      <data key="HA">0x300061FFFF</data>
      <data key="HP">C_S_AXI_HIGHADDR</data>
      <data key="MA">S00_AXI</data>
      <data key="MX">/</data>
      <data key="MI">S00_AXI</data>
      <data key="MS">PLRAM_MEM03</data>
      <data key="MV">:::</data>
      <data key="TM">both</data>
      <data key="SX">/memory/plram_mem03</data>
      <data key="SI">S_AXI</data>
      <data key="SS">Mem0</data>
      <data key="SV">xilinx.com:ip:axi_bram_ctrl:4.1</data>
      <data key="TU">memory</data>
      <data key="VT">AC</data>
    </node>
    <node id="n4">
      <data key="BA">0x7000000000</data>
      <data key="BP">C_BASEADDR</data>
      <data key="HA">0x73FFFFFFFF</data>
      <data key="HP">C_HIGHADDR</data>
      <data key="MA">S03_AXI</data>
      <data key="MX">/</data>
      <data key="MI">S03_AXI</data>
      <data key="MS">DDR4_MEM02</data>
      <data key="MV">:::</data>
      <data key="TM">both</data>
      <data key="SX">/memory/ddr4_mem02</data>
      <data key="SI">C0_DDR4_S_AXI</data>
      <data key="SS">C0_DDR4_ADDRESS_BLOCK</data>
      <data key="SV">xilinx.com:ip:ddr4:2.2</data>
      <data key="TU">memory</data>
      <data key="VT">AC</data>
    </node>
    <node id="n5">
      <data key="BA">0x2000000000</data>
      <data key="BP">C_BASEADDR</data>
      <data key="HA">0x23FFFFFFFF</data>
      <data key="HP">C_HIGHADDR</data>
      <data key="MA">S01_AXI</data>
      <data key="MX">/</data>
      <data key="MI">S01_AXI</data>
      <data key="MS">Reg_1</data>
      <data key="MV">:::</data>
      <data key="TM">both</data>
      <data key="SX">/</data>
      <data key="SI">M01_AXI</data>
      <data key="SS">Reg</data>
      <data key="SV">::bd_d216_imp:</data>
      <data key="TU">register</data>
      <data key="VT">AC</data>
    </node>
    <node id="n6">
      <data key="VH">2</data>
      <data key="VM">bd_d216</data>
      <data key="VT">VR</data>
    </node>
    <node id="n7">
      <data key="BA">0x3000000000</data>
      <data key="BP">C_S_AXI_BASEADDR</data>
      <data key="HA">0x300001FFFF</data>
      <data key="HP">C_S_AXI_HIGHADDR</data>
      <data key="MA">S00_AXI</data>
      <data key="MX">/</data>
      <data key="MI">S00_AXI</data>
      <data key="MS">PLRAM_MEM00</data>
      <data key="MV">:::</data>
      <data key="TM">both</data>
      <data key="SX">/memory/plram_mem00</data>
      <data key="SI">S_AXI</data>
      <data key="SS">Mem0</data>
      <data key="SV">xilinx.com:ip:axi_bram_ctrl:4.1</data>
      <data key="TU">memory</data>
      <data key="VT">AC</data>
    </node>
    <node id="n8">
      <data key="BA">0x4000000000</data>
      <data key="BP">C_BASEADDR</data>
      <data key="HA">0x43FFFFFFFF</data>
      <data key="HP">C_HIGHADDR</data>
      <data key="MA">S00_AXI</data>
      <data key="MX">/</data>
      <data key="MI">S00_AXI</data>
      <data key="MS">DDR4_MEM00</data>
      <data key="MV">:::</data>
      <data key="TM">both</data>
      <data key="SX">/memory/ddr4_mem00</data>
      <data key="SI">C0_DDR4_S_AXI</data>
      <data key="SS">C0_DDR4_ADDRESS_BLOCK</data>
      <data key="SV">xilinx.com:ip:ddr4:2.2</data>
      <data key="TU">memory</data>
      <data key="VT">AC</data>
    </node>
    <node id="n9">
      <data key="BA">0x3000400000</data>
      <data key="BP">C_S_AXI_BASEADDR</data>
      <data key="HA">0x300041FFFF</data>
      <data key="HP">C_S_AXI_HIGHADDR</data>
      <data key="MA">S00_AXI</data>
      <data key="MX">/</data>
      <data key="MI">S00_AXI</data>
      <data key="MS">PLRAM_MEM02</data>
      <data key="MV">:::</data>
      <data key="TM">both</data>
      <data key="SX">/memory/plram_mem02</data>
      <data key="SI">S_AXI</data>
      <data key="SS">Mem0</data>
      <data key="SV">xilinx.com:ip:axi_bram_ctrl:4.1</data>
      <data key="TU">memory</data>
      <data key="VT">AC</data>
    </node>
    <node id="n10">
      <data key="TU">active</data>
      <data key="VH">2</data>
      <data key="VT">PM</data>
    </node>
    <node id="n11">
      <data key="VM">bd_d216</data>
      <data key="VT">BC</data>
    </node>
    <node id="n12">
      <data key="BA">0x5000000000</data>
      <data key="BP">C_BASEADDR</data>
      <data key="HA">0x53FFFFFFFF</data>
      <data key="HP">C_HIGHADDR</data>
      <data key="MA">S01_AXI</data>
      <data key="MX">/</data>
      <data key="MI">S01_AXI</data>
      <data key="MS">Reg</data>
      <data key="MV">:::</data>
      <data key="TM">both</data>
      <data key="SX">/</data>
      <data key="SI">M00_AXI</data>
      <data key="SS">Reg</data>
      <data key="SV">::bd_d216_imp:</data>
      <data key="TU">register</data>
      <data key="VT">AC</data>
    </node>
    <edge id="e0" source="n11" target="n6"/>
    <edge id="e1" source="n6" target="n10"/>
    <edge id="e2" source="n0" target="n10">
      <data key="EH">2</data>
    </edge>
    <edge id="e3" source="n8" target="n10">
      <data key="EH">2</data>
    </edge>
    <edge id="e4" source="n7" target="n10">
      <data key="EH">2</data>
    </edge>
    <edge id="e5" source="n2" target="n10">
      <data key="EH">2</data>
    </edge>
    <edge id="e6" source="n9" target="n10">
      <data key="EH">2</data>
    </edge>
    <edge id="e7" source="n3" target="n10">
      <data key="EH">2</data>
    </edge>
    <edge id="e8" source="n12" target="n10">
      <data key="EH">2</data>
    </edge>
    <edge id="e9" source="n5" target="n10">
      <data key="EH">2</data>
    </edge>
    <edge id="e10" source="n1" target="n10">
      <data key="EH">2</data>
    </edge>
    <edge id="e11" source="n4" target="n10">
      <data key="EH">2</data>
    </edge>
  </graph>
</graphml>
