// Seed: 3217635726
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
endmodule
module module_1 (
    output wor   id_0,
    input  uwire id_1,
    input  wor   id_2
);
  wor id_4, id_5, id_6, id_7, id_8 = 1'b0 ^ id_4, id_9;
  module_0 modCall_1 (
      id_4,
      id_9,
      id_5,
      id_9
  );
  assign id_6 = id_4;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  always begin : LABEL_0
    if (id_11) #1;
    else if (1 * id_11) begin : LABEL_0
      id_12 <= 1'b0;
    end
  end
  module_0 modCall_1 (
      id_5,
      id_2,
      id_4,
      id_4
  );
endmodule
