Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Dec 30 21:42:43 2024
| Host         : TianChang running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file soc_top_timing_summary_routed.rpt -pb soc_top_timing_summary_routed.pb -rpx soc_top_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.326        0.000                      0                57405        0.036        0.000                      0                57405        3.000        0.000                       0                 16368  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
pll/inst/clk_in     {0.000 5.000}      10.000          100.000         
  clk_out_clk_pll   {0.000 10.000}     20.000          50.000          
  clkfbout_clk_pll  {0.000 5.000}      10.000          100.000         
sys_clk             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
pll/inst/clk_in                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out_clk_pll         5.143        0.000                      0                47315        0.036        0.000                      0                47315        8.870        0.000                       0                 16320  
  clkfbout_clk_pll                                                                                                                                                    8.408        0.000                       0                     3  
sys_clk                   4.306        0.000                      0                   43        0.259        0.000                      0                   43        4.500        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk          clk_out_clk_pll        0.326        0.000                      0                15432        1.318        0.000                      0                15432  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  pll/inst/clk_in
  To Clock:  pll/inst/clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll/inst/clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll/inst/clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_pll
  To Clock:  clk_out_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        5.143ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.143ns  (required time - arrival time)
  Source:                 mrcore/inst/FU_MU_module/isex_rsnum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        14.785ns  (logic 3.442ns (23.281%)  route 11.343ns (76.719%))
  Logic Levels:           18  (CARRY4=8 LUT2=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.295ns = ( 21.295 - 20.000 ) 
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16318, routed)       1.381     1.381    mrcore/inst/FU_MU_module/aclk
    SLICE_X89Y188        FDRE                                         r  mrcore/inst/FU_MU_module/isex_rsnum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y188        FDRE (Prop_fdre_C_Q)         0.379     1.760 r  mrcore/inst/FU_MU_module/isex_rsnum_reg[0]/Q
                         net (fo=2, routed)           0.865     2.625    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/isex_rsval_ready_i_3[0]
    SLICE_X86Y188        LUT6 (Prop_lut6_I0_O)        0.105     2.730 f  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/isex_rsval_ready_i_6/O
                         net (fo=1, routed)           0.468     3.198    mrcore/inst/FU_ALU0_module/isex_rsval_ready_reg
    SLICE_X84Y188        LUT2 (Prop_lut2_I1_O)        0.105     3.303 r  mrcore/inst/FU_ALU0_module/isex_rsval_ready_i_3/O
                         net (fo=65, routed)          2.044     5.347    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag1_reg_2
    SLICE_X65Y153        LUT5 (Prop_lut5_I3_O)        0.105     5.452 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/isex_rsval[3]_i_3__1/O
                         net (fo=2, routed)           0.679     6.131    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/real_rs[3]
    SLICE_X72Y149        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327     6.458 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/MemMid_paddr_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.458    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/MemMid_paddr_reg[2]_i_1_n_0
    SLICE_X72Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.558 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.558    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_4_n_0
    SLICE_X72Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.658 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.658    mrcore/inst/FU_MU_module/genblk1[2].dcache_data_n_119
    SLICE_X72Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.758 r  mrcore/inst/FU_MU_module/MemMid_vaddr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.758    mrcore/inst/FU_MU_module/MemMid_vaddr_reg[15]_i_1_n_0
    SLICE_X72Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.858 r  mrcore/inst/FU_MU_module/MemMid_vaddr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.858    mrcore/inst/FU_ALU0_module/CO[0]
    SLICE_X72Y154        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.127 r  mrcore/inst/FU_ALU0_module/MemMid_vaddr_reg[23]_i_1/O[1]
                         net (fo=6, routed)           0.895     8.022    mrcore/inst/FU_MU_module/MemMid_vaddr_reg[31]_0[1]
    SLICE_X71Y151        LUT6 (Prop_lut6_I1_O)        0.245     8.267 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt[1]_i_24/O
                         net (fo=1, routed)           0.000     8.267    mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt[1]_i_24_n_0
    SLICE_X71Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.724 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.724    mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_19_n_0
    SLICE_X71Y152        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.940 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_18/CO[0]
                         net (fo=1, routed)           0.970     9.910    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10_0[0]
    SLICE_X69Y133        LUT5 (Prop_lut5_I3_O)        0.309    10.219 f  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_14/O
                         net (fo=1, routed)           0.598    10.817    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_14_n_0
    SLICE_X67Y121        LUT6 (Prop_lut6_I1_O)        0.105    10.922 r  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10/O
                         net (fo=19, routed)          3.805    14.727    mrcore/inst/Station_module/premem_wakeup_en
    SLICE_X110Y191       LUT5 (Prop_lut5_I1_O)        0.105    14.832 r  mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprt[1]_i_8/O
                         net (fo=1, routed)           0.332    15.163    mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprt[1]_i_8_n_0
    SLICE_X110Y190       LUT6 (Prop_lut6_I1_O)        0.105    15.268 r  mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprt[1]_i_7/O
                         net (fo=1, routed)           0.466    15.734    mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprt[1]_i_7_n_0
    SLICE_X110Y186       LUT6 (Prop_lut6_I5_O)        0.105    15.839 r  mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprt[1]_i_3/O
                         net (fo=1, routed)           0.222    16.061    mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprt[1]_i_3_n_0
    SLICE_X109Y186       LUT6 (Prop_lut6_I2_O)        0.105    16.166 r  mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprt[1]_i_1/O
                         net (fo=1, routed)           0.000    16.166    mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprt[1]_i_1_n_0
    SLICE_X109Y186       FDRE                                         r  mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=16318, routed)       1.295    21.295    mrcore/inst/Station_module/aclk
    SLICE_X109Y186       FDRE                                         r  mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprt_reg[1]/C
                         clock pessimism              0.066    21.361    
                         clock uncertainty           -0.084    21.278    
    SLICE_X109Y186       FDRE (Setup_fdre_C_D)        0.032    21.310    mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprt_reg[1]
  -------------------------------------------------------------------
                         required time                         21.310    
                         arrival time                         -16.166    
  -------------------------------------------------------------------
                         slack                                  5.143    

Slack (MET) :             5.234ns  (required time - arrival time)
  Source:                 mrcore/inst/FU_MU_module/isex_rsnum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/Station_module/genblk5[0].rs_alu1_wakeuprs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        14.692ns  (logic 3.547ns (24.143%)  route 11.145ns (75.857%))
  Logic Levels:           19  (CARRY4=8 LUT2=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.292ns = ( 21.292 - 20.000 ) 
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16318, routed)       1.381     1.381    mrcore/inst/FU_MU_module/aclk
    SLICE_X89Y188        FDRE                                         r  mrcore/inst/FU_MU_module/isex_rsnum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y188        FDRE (Prop_fdre_C_Q)         0.379     1.760 r  mrcore/inst/FU_MU_module/isex_rsnum_reg[0]/Q
                         net (fo=2, routed)           0.865     2.625    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/isex_rsval_ready_i_3[0]
    SLICE_X86Y188        LUT6 (Prop_lut6_I0_O)        0.105     2.730 f  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/isex_rsval_ready_i_6/O
                         net (fo=1, routed)           0.468     3.198    mrcore/inst/FU_ALU0_module/isex_rsval_ready_reg
    SLICE_X84Y188        LUT2 (Prop_lut2_I1_O)        0.105     3.303 r  mrcore/inst/FU_ALU0_module/isex_rsval_ready_i_3/O
                         net (fo=65, routed)          2.044     5.347    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag1_reg_2
    SLICE_X65Y153        LUT5 (Prop_lut5_I3_O)        0.105     5.452 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/isex_rsval[3]_i_3__1/O
                         net (fo=2, routed)           0.679     6.131    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/real_rs[3]
    SLICE_X72Y149        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327     6.458 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/MemMid_paddr_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.458    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/MemMid_paddr_reg[2]_i_1_n_0
    SLICE_X72Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.558 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.558    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_4_n_0
    SLICE_X72Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.658 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.658    mrcore/inst/FU_MU_module/genblk1[2].dcache_data_n_119
    SLICE_X72Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.758 r  mrcore/inst/FU_MU_module/MemMid_vaddr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.758    mrcore/inst/FU_MU_module/MemMid_vaddr_reg[15]_i_1_n_0
    SLICE_X72Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.858 r  mrcore/inst/FU_MU_module/MemMid_vaddr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.858    mrcore/inst/FU_ALU0_module/CO[0]
    SLICE_X72Y154        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.127 r  mrcore/inst/FU_ALU0_module/MemMid_vaddr_reg[23]_i_1/O[1]
                         net (fo=6, routed)           0.895     8.022    mrcore/inst/FU_MU_module/MemMid_vaddr_reg[31]_0[1]
    SLICE_X71Y151        LUT6 (Prop_lut6_I1_O)        0.245     8.267 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt[1]_i_24/O
                         net (fo=1, routed)           0.000     8.267    mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt[1]_i_24_n_0
    SLICE_X71Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.724 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.724    mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_19_n_0
    SLICE_X71Y152        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.940 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_18/CO[0]
                         net (fo=1, routed)           0.970     9.910    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10_0[0]
    SLICE_X69Y133        LUT5 (Prop_lut5_I3_O)        0.309    10.219 f  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_14/O
                         net (fo=1, routed)           0.598    10.817    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_14_n_0
    SLICE_X67Y121        LUT6 (Prop_lut6_I1_O)        0.105    10.922 r  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10/O
                         net (fo=19, routed)          3.565    14.486    mrcore/inst/FU_MU_module/mc/premem_wakeup_en
    SLICE_X116Y183       LUT6 (Prop_lut6_I3_O)        0.105    14.591 r  mrcore/inst/FU_MU_module/mc/genblk5[0].rs_alu1_wakeuprs[0]_i_16/O
                         net (fo=1, routed)           0.122    14.713    mrcore/inst/FU_ALU0_module/genblk5[0].rs_alu1_wakeuprs[0]_i_10
    SLICE_X116Y183       LUT4 (Prop_lut4_I3_O)        0.105    14.818 r  mrcore/inst/FU_ALU0_module/genblk5[0].rs_alu1_wakeuprs[0]_i_13/O
                         net (fo=1, routed)           0.353    15.171    mrcore/inst/FU_MU_module/mc/genblk5[0].rs_alu1_wakeuprs[0]_i_4_2
    SLICE_X115Y182       LUT5 (Prop_lut5_I4_O)        0.105    15.276 r  mrcore/inst/FU_MU_module/mc/genblk5[0].rs_alu1_wakeuprs[0]_i_10/O
                         net (fo=1, routed)           0.345    15.622    mrcore/inst/Station_module/genblk5[0].rs_alu1_wakeuprs_reg[0]_0
    SLICE_X109Y183       LUT6 (Prop_lut6_I5_O)        0.105    15.727 r  mrcore/inst/Station_module/genblk5[0].rs_alu1_wakeuprs[0]_i_4/O
                         net (fo=1, routed)           0.241    15.968    mrcore/inst/Station_module/genblk5[0].rs_alu1_wakeuprs[0]_i_4_n_0
    SLICE_X110Y182       LUT6 (Prop_lut6_I2_O)        0.105    16.073 r  mrcore/inst/Station_module/genblk5[0].rs_alu1_wakeuprs[0]_i_1/O
                         net (fo=1, routed)           0.000    16.073    mrcore/inst/Station_module/genblk5[0].rs_alu1_wakeuprs[0]_i_1_n_0
    SLICE_X110Y182       FDRE                                         r  mrcore/inst/Station_module/genblk5[0].rs_alu1_wakeuprs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=16318, routed)       1.292    21.292    mrcore/inst/Station_module/aclk
    SLICE_X110Y182       FDRE                                         r  mrcore/inst/Station_module/genblk5[0].rs_alu1_wakeuprs_reg[0]/C
                         clock pessimism              0.066    21.358    
                         clock uncertainty           -0.084    21.275    
    SLICE_X110Y182       FDRE (Setup_fdre_C_D)        0.032    21.307    mrcore/inst/Station_module/genblk5[0].rs_alu1_wakeuprs_reg[0]
  -------------------------------------------------------------------
                         required time                         21.307    
                         arrival time                         -16.073    
  -------------------------------------------------------------------
                         slack                                  5.234    

Slack (MET) :             5.291ns  (required time - arrival time)
  Source:                 mrcore/inst/FU_MU_module/isex_rsnum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        14.633ns  (logic 3.442ns (23.522%)  route 11.191ns (76.478%))
  Logic Levels:           18  (CARRY4=8 LUT2=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 21.293 - 20.000 ) 
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16318, routed)       1.381     1.381    mrcore/inst/FU_MU_module/aclk
    SLICE_X89Y188        FDRE                                         r  mrcore/inst/FU_MU_module/isex_rsnum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y188        FDRE (Prop_fdre_C_Q)         0.379     1.760 r  mrcore/inst/FU_MU_module/isex_rsnum_reg[0]/Q
                         net (fo=2, routed)           0.865     2.625    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/isex_rsval_ready_i_3[0]
    SLICE_X86Y188        LUT6 (Prop_lut6_I0_O)        0.105     2.730 f  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/isex_rsval_ready_i_6/O
                         net (fo=1, routed)           0.468     3.198    mrcore/inst/FU_ALU0_module/isex_rsval_ready_reg
    SLICE_X84Y188        LUT2 (Prop_lut2_I1_O)        0.105     3.303 r  mrcore/inst/FU_ALU0_module/isex_rsval_ready_i_3/O
                         net (fo=65, routed)          2.044     5.347    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag1_reg_2
    SLICE_X65Y153        LUT5 (Prop_lut5_I3_O)        0.105     5.452 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/isex_rsval[3]_i_3__1/O
                         net (fo=2, routed)           0.679     6.131    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/real_rs[3]
    SLICE_X72Y149        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327     6.458 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/MemMid_paddr_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.458    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/MemMid_paddr_reg[2]_i_1_n_0
    SLICE_X72Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.558 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.558    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_4_n_0
    SLICE_X72Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.658 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.658    mrcore/inst/FU_MU_module/genblk1[2].dcache_data_n_119
    SLICE_X72Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.758 r  mrcore/inst/FU_MU_module/MemMid_vaddr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.758    mrcore/inst/FU_MU_module/MemMid_vaddr_reg[15]_i_1_n_0
    SLICE_X72Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.858 r  mrcore/inst/FU_MU_module/MemMid_vaddr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.858    mrcore/inst/FU_ALU0_module/CO[0]
    SLICE_X72Y154        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.127 r  mrcore/inst/FU_ALU0_module/MemMid_vaddr_reg[23]_i_1/O[1]
                         net (fo=6, routed)           0.895     8.022    mrcore/inst/FU_MU_module/MemMid_vaddr_reg[31]_0[1]
    SLICE_X71Y151        LUT6 (Prop_lut6_I1_O)        0.245     8.267 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt[1]_i_24/O
                         net (fo=1, routed)           0.000     8.267    mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt[1]_i_24_n_0
    SLICE_X71Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.724 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.724    mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_19_n_0
    SLICE_X71Y152        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.940 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_18/CO[0]
                         net (fo=1, routed)           0.970     9.910    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10_0[0]
    SLICE_X69Y133        LUT5 (Prop_lut5_I3_O)        0.309    10.219 f  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_14/O
                         net (fo=1, routed)           0.598    10.817    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_14_n_0
    SLICE_X67Y121        LUT6 (Prop_lut6_I1_O)        0.105    10.922 r  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10/O
                         net (fo=19, routed)          3.520    14.442    mrcore/inst/Station_module/premem_wakeup_en
    SLICE_X117Y182       LUT5 (Prop_lut5_I2_O)        0.105    14.547 r  mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprs[1]_i_8/O
                         net (fo=1, routed)           0.413    14.960    mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprs[1]_i_8_n_0
    SLICE_X116Y182       LUT6 (Prop_lut6_I1_O)        0.105    15.065 r  mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprs[1]_i_7/O
                         net (fo=1, routed)           0.386    15.451    mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprs[1]_i_7_n_0
    SLICE_X110Y183       LUT6 (Prop_lut6_I5_O)        0.105    15.556 r  mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprs[1]_i_3/O
                         net (fo=1, routed)           0.353    15.909    mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprs[1]_i_3_n_0
    SLICE_X110Y183       LUT6 (Prop_lut6_I2_O)        0.105    16.014 r  mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprs[1]_i_1/O
                         net (fo=1, routed)           0.000    16.014    mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprs[1]_i_1_n_0
    SLICE_X110Y183       FDRE                                         r  mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=16318, routed)       1.293    21.293    mrcore/inst/Station_module/aclk
    SLICE_X110Y183       FDRE                                         r  mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprs_reg[1]/C
                         clock pessimism              0.066    21.359    
                         clock uncertainty           -0.084    21.276    
    SLICE_X110Y183       FDRE (Setup_fdre_C_D)        0.030    21.306    mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprs_reg[1]
  -------------------------------------------------------------------
                         required time                         21.306    
                         arrival time                         -16.014    
  -------------------------------------------------------------------
                         slack                                  5.291    

Slack (MET) :             5.397ns  (required time - arrival time)
  Source:                 mrcore/inst/FU_MU_module/isex_rsnum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        14.529ns  (logic 3.442ns (23.690%)  route 11.087ns (76.310%))
  Logic Levels:           18  (CARRY4=8 LUT2=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.295ns = ( 21.295 - 20.000 ) 
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16318, routed)       1.381     1.381    mrcore/inst/FU_MU_module/aclk
    SLICE_X89Y188        FDRE                                         r  mrcore/inst/FU_MU_module/isex_rsnum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y188        FDRE (Prop_fdre_C_Q)         0.379     1.760 r  mrcore/inst/FU_MU_module/isex_rsnum_reg[0]/Q
                         net (fo=2, routed)           0.865     2.625    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/isex_rsval_ready_i_3[0]
    SLICE_X86Y188        LUT6 (Prop_lut6_I0_O)        0.105     2.730 f  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/isex_rsval_ready_i_6/O
                         net (fo=1, routed)           0.468     3.198    mrcore/inst/FU_ALU0_module/isex_rsval_ready_reg
    SLICE_X84Y188        LUT2 (Prop_lut2_I1_O)        0.105     3.303 r  mrcore/inst/FU_ALU0_module/isex_rsval_ready_i_3/O
                         net (fo=65, routed)          2.044     5.347    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag1_reg_2
    SLICE_X65Y153        LUT5 (Prop_lut5_I3_O)        0.105     5.452 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/isex_rsval[3]_i_3__1/O
                         net (fo=2, routed)           0.679     6.131    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/real_rs[3]
    SLICE_X72Y149        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327     6.458 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/MemMid_paddr_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.458    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/MemMid_paddr_reg[2]_i_1_n_0
    SLICE_X72Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.558 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.558    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_4_n_0
    SLICE_X72Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.658 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.658    mrcore/inst/FU_MU_module/genblk1[2].dcache_data_n_119
    SLICE_X72Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.758 r  mrcore/inst/FU_MU_module/MemMid_vaddr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.758    mrcore/inst/FU_MU_module/MemMid_vaddr_reg[15]_i_1_n_0
    SLICE_X72Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.858 r  mrcore/inst/FU_MU_module/MemMid_vaddr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.858    mrcore/inst/FU_ALU0_module/CO[0]
    SLICE_X72Y154        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.127 r  mrcore/inst/FU_ALU0_module/MemMid_vaddr_reg[23]_i_1/O[1]
                         net (fo=6, routed)           0.895     8.022    mrcore/inst/FU_MU_module/MemMid_vaddr_reg[31]_0[1]
    SLICE_X71Y151        LUT6 (Prop_lut6_I1_O)        0.245     8.267 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt[1]_i_24/O
                         net (fo=1, routed)           0.000     8.267    mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt[1]_i_24_n_0
    SLICE_X71Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.724 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.724    mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_19_n_0
    SLICE_X71Y152        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.940 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_18/CO[0]
                         net (fo=1, routed)           0.970     9.910    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10_0[0]
    SLICE_X69Y133        LUT5 (Prop_lut5_I3_O)        0.309    10.219 f  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_14/O
                         net (fo=1, routed)           0.598    10.817    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_14_n_0
    SLICE_X67Y121        LUT6 (Prop_lut6_I1_O)        0.105    10.922 r  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10/O
                         net (fo=19, routed)          3.525    14.447    mrcore/inst/Station_module/premem_wakeup_en
    SLICE_X112Y189       LUT6 (Prop_lut6_I4_O)        0.105    14.552 r  mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprs[1]_i_10/O
                         net (fo=1, routed)           0.353    14.904    mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprs[1]_i_10_n_0
    SLICE_X110Y189       LUT5 (Prop_lut5_I4_O)        0.105    15.009 r  mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprs[1]_i_7/O
                         net (fo=1, routed)           0.464    15.474    mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprs[1]_i_7_n_0
    SLICE_X110Y186       LUT6 (Prop_lut6_I5_O)        0.105    15.579 r  mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprs[1]_i_3/O
                         net (fo=1, routed)           0.227    15.806    mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprs[1]_i_3_n_0
    SLICE_X109Y186       LUT6 (Prop_lut6_I2_O)        0.105    15.911 r  mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprs[1]_i_1/O
                         net (fo=1, routed)           0.000    15.911    mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprs[1]_i_1_n_0
    SLICE_X109Y186       FDRE                                         r  mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=16318, routed)       1.295    21.295    mrcore/inst/Station_module/aclk
    SLICE_X109Y186       FDRE                                         r  mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprs_reg[1]/C
                         clock pessimism              0.066    21.361    
                         clock uncertainty           -0.084    21.278    
    SLICE_X109Y186       FDRE (Setup_fdre_C_D)        0.030    21.308    mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprs_reg[1]
  -------------------------------------------------------------------
                         required time                         21.308    
                         arrival time                         -15.911    
  -------------------------------------------------------------------
                         slack                                  5.397    

Slack (MET) :             5.450ns  (required time - arrival time)
  Source:                 mrcore/inst/FU_MU_module/isex_rsnum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        14.519ns  (logic 3.442ns (23.707%)  route 11.077ns (76.293%))
  Logic Levels:           18  (CARRY4=8 LUT2=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.295ns = ( 21.295 - 20.000 ) 
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16318, routed)       1.381     1.381    mrcore/inst/FU_MU_module/aclk
    SLICE_X89Y188        FDRE                                         r  mrcore/inst/FU_MU_module/isex_rsnum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y188        FDRE (Prop_fdre_C_Q)         0.379     1.760 r  mrcore/inst/FU_MU_module/isex_rsnum_reg[0]/Q
                         net (fo=2, routed)           0.865     2.625    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/isex_rsval_ready_i_3[0]
    SLICE_X86Y188        LUT6 (Prop_lut6_I0_O)        0.105     2.730 f  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/isex_rsval_ready_i_6/O
                         net (fo=1, routed)           0.468     3.198    mrcore/inst/FU_ALU0_module/isex_rsval_ready_reg
    SLICE_X84Y188        LUT2 (Prop_lut2_I1_O)        0.105     3.303 r  mrcore/inst/FU_ALU0_module/isex_rsval_ready_i_3/O
                         net (fo=65, routed)          2.044     5.347    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag1_reg_2
    SLICE_X65Y153        LUT5 (Prop_lut5_I3_O)        0.105     5.452 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/isex_rsval[3]_i_3__1/O
                         net (fo=2, routed)           0.679     6.131    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/real_rs[3]
    SLICE_X72Y149        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327     6.458 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/MemMid_paddr_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.458    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/MemMid_paddr_reg[2]_i_1_n_0
    SLICE_X72Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.558 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.558    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_4_n_0
    SLICE_X72Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.658 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.658    mrcore/inst/FU_MU_module/genblk1[2].dcache_data_n_119
    SLICE_X72Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.758 r  mrcore/inst/FU_MU_module/MemMid_vaddr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.758    mrcore/inst/FU_MU_module/MemMid_vaddr_reg[15]_i_1_n_0
    SLICE_X72Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.858 r  mrcore/inst/FU_MU_module/MemMid_vaddr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.858    mrcore/inst/FU_ALU0_module/CO[0]
    SLICE_X72Y154        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.127 r  mrcore/inst/FU_ALU0_module/MemMid_vaddr_reg[23]_i_1/O[1]
                         net (fo=6, routed)           0.895     8.022    mrcore/inst/FU_MU_module/MemMid_vaddr_reg[31]_0[1]
    SLICE_X71Y151        LUT6 (Prop_lut6_I1_O)        0.245     8.267 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt[1]_i_24/O
                         net (fo=1, routed)           0.000     8.267    mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt[1]_i_24_n_0
    SLICE_X71Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.724 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.724    mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_19_n_0
    SLICE_X71Y152        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.940 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_18/CO[0]
                         net (fo=1, routed)           0.970     9.910    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10_0[0]
    SLICE_X69Y133        LUT5 (Prop_lut5_I3_O)        0.309    10.219 f  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_14/O
                         net (fo=1, routed)           0.598    10.817    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_14_n_0
    SLICE_X67Y121        LUT6 (Prop_lut6_I1_O)        0.105    10.922 r  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10/O
                         net (fo=19, routed)          3.500    14.422    mrcore/inst/Station_module/premem_wakeup_en
    SLICE_X115Y187       LUT5 (Prop_lut5_I2_O)        0.105    14.527 r  mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprt[1]_i_8/O
                         net (fo=1, routed)           0.331    14.857    mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprt[1]_i_8_n_0
    SLICE_X113Y186       LUT6 (Prop_lut6_I1_O)        0.105    14.962 r  mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprt[1]_i_7/O
                         net (fo=1, routed)           0.355    15.318    mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprt[1]_i_7_n_0
    SLICE_X110Y185       LUT6 (Prop_lut6_I5_O)        0.105    15.423 r  mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprt[1]_i_3/O
                         net (fo=1, routed)           0.372    15.795    mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprt[1]_i_3_n_0
    SLICE_X112Y183       LUT6 (Prop_lut6_I2_O)        0.105    15.900 r  mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprt[1]_i_1/O
                         net (fo=1, routed)           0.000    15.900    mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprt[1]_i_1_n_0
    SLICE_X112Y183       FDRE                                         r  mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=16318, routed)       1.295    21.295    mrcore/inst/Station_module/aclk
    SLICE_X112Y183       FDRE                                         r  mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprt_reg[1]/C
                         clock pessimism              0.066    21.361    
                         clock uncertainty           -0.084    21.278    
    SLICE_X112Y183       FDRE (Setup_fdre_C_D)        0.072    21.350    mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprt_reg[1]
  -------------------------------------------------------------------
                         required time                         21.350    
                         arrival time                         -15.900    
  -------------------------------------------------------------------
                         slack                                  5.450    

Slack (MET) :             5.463ns  (required time - arrival time)
  Source:                 mrcore/inst/FU_MU_module/isex_rsnum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/Station_module/genblk5[0].rs_alu0_wakeuprs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        14.462ns  (logic 3.442ns (23.800%)  route 11.020ns (76.200%))
  Logic Levels:           18  (CARRY4=8 LUT2=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.294ns = ( 21.294 - 20.000 ) 
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16318, routed)       1.381     1.381    mrcore/inst/FU_MU_module/aclk
    SLICE_X89Y188        FDRE                                         r  mrcore/inst/FU_MU_module/isex_rsnum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y188        FDRE (Prop_fdre_C_Q)         0.379     1.760 r  mrcore/inst/FU_MU_module/isex_rsnum_reg[0]/Q
                         net (fo=2, routed)           0.865     2.625    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/isex_rsval_ready_i_3[0]
    SLICE_X86Y188        LUT6 (Prop_lut6_I0_O)        0.105     2.730 f  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/isex_rsval_ready_i_6/O
                         net (fo=1, routed)           0.468     3.198    mrcore/inst/FU_ALU0_module/isex_rsval_ready_reg
    SLICE_X84Y188        LUT2 (Prop_lut2_I1_O)        0.105     3.303 r  mrcore/inst/FU_ALU0_module/isex_rsval_ready_i_3/O
                         net (fo=65, routed)          2.044     5.347    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag1_reg_2
    SLICE_X65Y153        LUT5 (Prop_lut5_I3_O)        0.105     5.452 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/isex_rsval[3]_i_3__1/O
                         net (fo=2, routed)           0.679     6.131    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/real_rs[3]
    SLICE_X72Y149        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327     6.458 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/MemMid_paddr_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.458    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/MemMid_paddr_reg[2]_i_1_n_0
    SLICE_X72Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.558 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.558    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_4_n_0
    SLICE_X72Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.658 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.658    mrcore/inst/FU_MU_module/genblk1[2].dcache_data_n_119
    SLICE_X72Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.758 r  mrcore/inst/FU_MU_module/MemMid_vaddr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.758    mrcore/inst/FU_MU_module/MemMid_vaddr_reg[15]_i_1_n_0
    SLICE_X72Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.858 r  mrcore/inst/FU_MU_module/MemMid_vaddr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.858    mrcore/inst/FU_ALU0_module/CO[0]
    SLICE_X72Y154        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.127 r  mrcore/inst/FU_ALU0_module/MemMid_vaddr_reg[23]_i_1/O[1]
                         net (fo=6, routed)           0.895     8.022    mrcore/inst/FU_MU_module/MemMid_vaddr_reg[31]_0[1]
    SLICE_X71Y151        LUT6 (Prop_lut6_I1_O)        0.245     8.267 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt[1]_i_24/O
                         net (fo=1, routed)           0.000     8.267    mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt[1]_i_24_n_0
    SLICE_X71Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.724 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.724    mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_19_n_0
    SLICE_X71Y152        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.940 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_18/CO[0]
                         net (fo=1, routed)           0.970     9.910    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10_0[0]
    SLICE_X69Y133        LUT5 (Prop_lut5_I3_O)        0.309    10.219 f  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_14/O
                         net (fo=1, routed)           0.598    10.817    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_14_n_0
    SLICE_X67Y121        LUT6 (Prop_lut6_I1_O)        0.105    10.922 r  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10/O
                         net (fo=19, routed)          3.546    14.468    mrcore/inst/Station_module/premem_wakeup_en
    SLICE_X117Y183       LUT5 (Prop_lut5_I2_O)        0.105    14.573 r  mrcore/inst/Station_module/genblk5[0].rs_alu0_wakeuprs[0]_i_8/O
                         net (fo=1, routed)           0.353    14.926    mrcore/inst/Station_module/genblk5[0].rs_alu0_wakeuprs[0]_i_8_n_0
    SLICE_X113Y183       LUT6 (Prop_lut6_I1_O)        0.105    15.031 r  mrcore/inst/Station_module/genblk5[0].rs_alu0_wakeuprs[0]_i_7/O
                         net (fo=1, routed)           0.364    15.395    mrcore/inst/Station_module/genblk5[0].rs_alu0_wakeuprs[0]_i_7_n_0
    SLICE_X110Y184       LUT6 (Prop_lut6_I5_O)        0.105    15.500 r  mrcore/inst/Station_module/genblk5[0].rs_alu0_wakeuprs[0]_i_3/O
                         net (fo=1, routed)           0.239    15.739    mrcore/inst/Station_module/genblk5[0].rs_alu0_wakeuprs[0]_i_3_n_0
    SLICE_X109Y185       LUT6 (Prop_lut6_I2_O)        0.105    15.844 r  mrcore/inst/Station_module/genblk5[0].rs_alu0_wakeuprs[0]_i_1/O
                         net (fo=1, routed)           0.000    15.844    mrcore/inst/Station_module/genblk5[0].rs_alu0_wakeuprs[0]_i_1_n_0
    SLICE_X109Y185       FDRE                                         r  mrcore/inst/Station_module/genblk5[0].rs_alu0_wakeuprs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=16318, routed)       1.294    21.294    mrcore/inst/Station_module/aclk
    SLICE_X109Y185       FDRE                                         r  mrcore/inst/Station_module/genblk5[0].rs_alu0_wakeuprs_reg[0]/C
                         clock pessimism              0.066    21.360    
                         clock uncertainty           -0.084    21.277    
    SLICE_X109Y185       FDRE (Setup_fdre_C_D)        0.030    21.307    mrcore/inst/Station_module/genblk5[0].rs_alu0_wakeuprs_reg[0]
  -------------------------------------------------------------------
                         required time                         21.307    
                         arrival time                         -15.844    
  -------------------------------------------------------------------
                         slack                                  5.463    

Slack (MET) :             5.480ns  (required time - arrival time)
  Source:                 mrcore/inst/FU_MU_module/isex_rsnum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/Station_module/genblk5[3].rs_alu1_wakeuprs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        14.446ns  (logic 3.442ns (23.826%)  route 11.004ns (76.174%))
  Logic Levels:           18  (CARRY4=8 LUT2=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.295ns = ( 21.295 - 20.000 ) 
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16318, routed)       1.381     1.381    mrcore/inst/FU_MU_module/aclk
    SLICE_X89Y188        FDRE                                         r  mrcore/inst/FU_MU_module/isex_rsnum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y188        FDRE (Prop_fdre_C_Q)         0.379     1.760 r  mrcore/inst/FU_MU_module/isex_rsnum_reg[0]/Q
                         net (fo=2, routed)           0.865     2.625    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/isex_rsval_ready_i_3[0]
    SLICE_X86Y188        LUT6 (Prop_lut6_I0_O)        0.105     2.730 f  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/isex_rsval_ready_i_6/O
                         net (fo=1, routed)           0.468     3.198    mrcore/inst/FU_ALU0_module/isex_rsval_ready_reg
    SLICE_X84Y188        LUT2 (Prop_lut2_I1_O)        0.105     3.303 r  mrcore/inst/FU_ALU0_module/isex_rsval_ready_i_3/O
                         net (fo=65, routed)          2.044     5.347    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag1_reg_2
    SLICE_X65Y153        LUT5 (Prop_lut5_I3_O)        0.105     5.452 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/isex_rsval[3]_i_3__1/O
                         net (fo=2, routed)           0.679     6.131    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/real_rs[3]
    SLICE_X72Y149        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327     6.458 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/MemMid_paddr_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.458    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/MemMid_paddr_reg[2]_i_1_n_0
    SLICE_X72Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.558 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.558    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_4_n_0
    SLICE_X72Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.658 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.658    mrcore/inst/FU_MU_module/genblk1[2].dcache_data_n_119
    SLICE_X72Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.758 r  mrcore/inst/FU_MU_module/MemMid_vaddr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.758    mrcore/inst/FU_MU_module/MemMid_vaddr_reg[15]_i_1_n_0
    SLICE_X72Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.858 r  mrcore/inst/FU_MU_module/MemMid_vaddr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.858    mrcore/inst/FU_ALU0_module/CO[0]
    SLICE_X72Y154        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.127 r  mrcore/inst/FU_ALU0_module/MemMid_vaddr_reg[23]_i_1/O[1]
                         net (fo=6, routed)           0.895     8.022    mrcore/inst/FU_MU_module/MemMid_vaddr_reg[31]_0[1]
    SLICE_X71Y151        LUT6 (Prop_lut6_I1_O)        0.245     8.267 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt[1]_i_24/O
                         net (fo=1, routed)           0.000     8.267    mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt[1]_i_24_n_0
    SLICE_X71Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.724 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.724    mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_19_n_0
    SLICE_X71Y152        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.940 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_18/CO[0]
                         net (fo=1, routed)           0.970     9.910    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10_0[0]
    SLICE_X69Y133        LUT5 (Prop_lut5_I3_O)        0.309    10.219 f  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_14/O
                         net (fo=1, routed)           0.598    10.817    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_14_n_0
    SLICE_X67Y121        LUT6 (Prop_lut6_I1_O)        0.105    10.922 r  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10/O
                         net (fo=19, routed)          3.665    14.587    mrcore/inst/Station_module/premem_wakeup_en
    SLICE_X117Y184       LUT5 (Prop_lut5_I1_O)        0.105    14.692 r  mrcore/inst/Station_module/genblk5[3].rs_alu1_wakeuprs[3]_i_8/O
                         net (fo=1, routed)           0.204    14.897    mrcore/inst/Station_module/genblk5[3].rs_alu1_wakeuprs[3]_i_8_n_0
    SLICE_X117Y184       LUT6 (Prop_lut6_I1_O)        0.105    15.002 r  mrcore/inst/Station_module/genblk5[3].rs_alu1_wakeuprs[3]_i_7/O
                         net (fo=1, routed)           0.363    15.364    mrcore/inst/Station_module/genblk5[3].rs_alu1_wakeuprs[3]_i_7_n_0
    SLICE_X111Y184       LUT6 (Prop_lut6_I5_O)        0.105    15.469 r  mrcore/inst/Station_module/genblk5[3].rs_alu1_wakeuprs[3]_i_3/O
                         net (fo=1, routed)           0.253    15.723    mrcore/inst/Station_module/genblk5[3].rs_alu1_wakeuprs[3]_i_3_n_0
    SLICE_X113Y183       LUT6 (Prop_lut6_I2_O)        0.105    15.828 r  mrcore/inst/Station_module/genblk5[3].rs_alu1_wakeuprs[3]_i_1/O
                         net (fo=1, routed)           0.000    15.828    mrcore/inst/Station_module/genblk5[3].rs_alu1_wakeuprs[3]_i_1_n_0
    SLICE_X113Y183       FDRE                                         r  mrcore/inst/Station_module/genblk5[3].rs_alu1_wakeuprs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=16318, routed)       1.295    21.295    mrcore/inst/Station_module/aclk
    SLICE_X113Y183       FDRE                                         r  mrcore/inst/Station_module/genblk5[3].rs_alu1_wakeuprs_reg[3]/C
                         clock pessimism              0.066    21.361    
                         clock uncertainty           -0.084    21.278    
    SLICE_X113Y183       FDRE (Setup_fdre_C_D)        0.030    21.308    mrcore/inst/Station_module/genblk5[3].rs_alu1_wakeuprs_reg[3]
  -------------------------------------------------------------------
                         required time                         21.308    
                         arrival time                         -15.828    
  -------------------------------------------------------------------
                         slack                                  5.480    

Slack (MET) :             5.501ns  (required time - arrival time)
  Source:                 mrcore/inst/FU_MU_module/isex_rsnum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/Station_module/genblk5[0].rs_alu1_wakeuprt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        14.469ns  (logic 3.337ns (23.063%)  route 11.132ns (76.937%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 21.293 - 20.000 ) 
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16318, routed)       1.381     1.381    mrcore/inst/FU_MU_module/aclk
    SLICE_X89Y188        FDRE                                         r  mrcore/inst/FU_MU_module/isex_rsnum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y188        FDRE (Prop_fdre_C_Q)         0.379     1.760 r  mrcore/inst/FU_MU_module/isex_rsnum_reg[0]/Q
                         net (fo=2, routed)           0.865     2.625    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/isex_rsval_ready_i_3[0]
    SLICE_X86Y188        LUT6 (Prop_lut6_I0_O)        0.105     2.730 f  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/isex_rsval_ready_i_6/O
                         net (fo=1, routed)           0.468     3.198    mrcore/inst/FU_ALU0_module/isex_rsval_ready_reg
    SLICE_X84Y188        LUT2 (Prop_lut2_I1_O)        0.105     3.303 r  mrcore/inst/FU_ALU0_module/isex_rsval_ready_i_3/O
                         net (fo=65, routed)          2.044     5.347    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag1_reg_2
    SLICE_X65Y153        LUT5 (Prop_lut5_I3_O)        0.105     5.452 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/isex_rsval[3]_i_3__1/O
                         net (fo=2, routed)           0.679     6.131    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/real_rs[3]
    SLICE_X72Y149        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327     6.458 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/MemMid_paddr_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.458    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/MemMid_paddr_reg[2]_i_1_n_0
    SLICE_X72Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.558 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.558    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_4_n_0
    SLICE_X72Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.658 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.658    mrcore/inst/FU_MU_module/genblk1[2].dcache_data_n_119
    SLICE_X72Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.758 r  mrcore/inst/FU_MU_module/MemMid_vaddr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.758    mrcore/inst/FU_MU_module/MemMid_vaddr_reg[15]_i_1_n_0
    SLICE_X72Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.858 r  mrcore/inst/FU_MU_module/MemMid_vaddr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.858    mrcore/inst/FU_ALU0_module/CO[0]
    SLICE_X72Y154        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.127 r  mrcore/inst/FU_ALU0_module/MemMid_vaddr_reg[23]_i_1/O[1]
                         net (fo=6, routed)           0.895     8.022    mrcore/inst/FU_MU_module/MemMid_vaddr_reg[31]_0[1]
    SLICE_X71Y151        LUT6 (Prop_lut6_I1_O)        0.245     8.267 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt[1]_i_24/O
                         net (fo=1, routed)           0.000     8.267    mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt[1]_i_24_n_0
    SLICE_X71Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.724 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.724    mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_19_n_0
    SLICE_X71Y152        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.940 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_18/CO[0]
                         net (fo=1, routed)           0.970     9.910    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10_0[0]
    SLICE_X69Y133        LUT5 (Prop_lut5_I3_O)        0.309    10.219 f  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_14/O
                         net (fo=1, routed)           0.598    10.817    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_14_n_0
    SLICE_X67Y121        LUT6 (Prop_lut6_I1_O)        0.105    10.922 r  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10/O
                         net (fo=19, routed)          3.694    14.616    mrcore/inst/Station_module/premem_wakeup_en
    SLICE_X112Y188       LUT5 (Prop_lut5_I4_O)        0.105    14.721 r  mrcore/inst/Station_module/genblk5[0].rs_alu1_wakeuprt[0]_i_10/O
                         net (fo=1, routed)           0.543    15.264    mrcore/inst/Station_module/genblk5[0].rs_alu1_wakeuprt[0]_i_10_n_0
    SLICE_X104Y185       LUT6 (Prop_lut6_I5_O)        0.105    15.369 r  mrcore/inst/Station_module/genblk5[0].rs_alu1_wakeuprt[0]_i_4/O
                         net (fo=1, routed)           0.376    15.745    mrcore/inst/Station_module/genblk5[0].rs_alu1_wakeuprt[0]_i_4_n_0
    SLICE_X104Y185       LUT6 (Prop_lut6_I2_O)        0.105    15.850 r  mrcore/inst/Station_module/genblk5[0].rs_alu1_wakeuprt[0]_i_1/O
                         net (fo=1, routed)           0.000    15.850    mrcore/inst/Station_module/genblk5[0].rs_alu1_wakeuprt[0]_i_1_n_0
    SLICE_X104Y185       FDRE                                         r  mrcore/inst/Station_module/genblk5[0].rs_alu1_wakeuprt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=16318, routed)       1.293    21.293    mrcore/inst/Station_module/aclk
    SLICE_X104Y185       FDRE                                         r  mrcore/inst/Station_module/genblk5[0].rs_alu1_wakeuprt_reg[0]/C
                         clock pessimism              0.066    21.359    
                         clock uncertainty           -0.084    21.276    
    SLICE_X104Y185       FDRE (Setup_fdre_C_D)        0.076    21.352    mrcore/inst/Station_module/genblk5[0].rs_alu1_wakeuprt_reg[0]
  -------------------------------------------------------------------
                         required time                         21.352    
                         arrival time                         -15.850    
  -------------------------------------------------------------------
                         slack                                  5.501    

Slack (MET) :             5.508ns  (required time - arrival time)
  Source:                 mrcore/inst/FU_MU_module/isex_rsnum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/Station_module/genblk5[3].rs_alu0_wakeuprs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        14.463ns  (logic 3.442ns (23.799%)  route 11.021ns (76.201%))
  Logic Levels:           18  (CARRY4=8 LUT2=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 21.293 - 20.000 ) 
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16318, routed)       1.381     1.381    mrcore/inst/FU_MU_module/aclk
    SLICE_X89Y188        FDRE                                         r  mrcore/inst/FU_MU_module/isex_rsnum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y188        FDRE (Prop_fdre_C_Q)         0.379     1.760 r  mrcore/inst/FU_MU_module/isex_rsnum_reg[0]/Q
                         net (fo=2, routed)           0.865     2.625    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/isex_rsval_ready_i_3[0]
    SLICE_X86Y188        LUT6 (Prop_lut6_I0_O)        0.105     2.730 f  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/isex_rsval_ready_i_6/O
                         net (fo=1, routed)           0.468     3.198    mrcore/inst/FU_ALU0_module/isex_rsval_ready_reg
    SLICE_X84Y188        LUT2 (Prop_lut2_I1_O)        0.105     3.303 r  mrcore/inst/FU_ALU0_module/isex_rsval_ready_i_3/O
                         net (fo=65, routed)          2.044     5.347    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag1_reg_2
    SLICE_X65Y153        LUT5 (Prop_lut5_I3_O)        0.105     5.452 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/isex_rsval[3]_i_3__1/O
                         net (fo=2, routed)           0.679     6.131    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/real_rs[3]
    SLICE_X72Y149        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327     6.458 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/MemMid_paddr_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.458    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/MemMid_paddr_reg[2]_i_1_n_0
    SLICE_X72Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.558 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.558    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_4_n_0
    SLICE_X72Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.658 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.658    mrcore/inst/FU_MU_module/genblk1[2].dcache_data_n_119
    SLICE_X72Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.758 r  mrcore/inst/FU_MU_module/MemMid_vaddr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.758    mrcore/inst/FU_MU_module/MemMid_vaddr_reg[15]_i_1_n_0
    SLICE_X72Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.858 r  mrcore/inst/FU_MU_module/MemMid_vaddr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.858    mrcore/inst/FU_ALU0_module/CO[0]
    SLICE_X72Y154        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.127 r  mrcore/inst/FU_ALU0_module/MemMid_vaddr_reg[23]_i_1/O[1]
                         net (fo=6, routed)           0.895     8.022    mrcore/inst/FU_MU_module/MemMid_vaddr_reg[31]_0[1]
    SLICE_X71Y151        LUT6 (Prop_lut6_I1_O)        0.245     8.267 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt[1]_i_24/O
                         net (fo=1, routed)           0.000     8.267    mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt[1]_i_24_n_0
    SLICE_X71Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.724 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.724    mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_19_n_0
    SLICE_X71Y152        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.940 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_18/CO[0]
                         net (fo=1, routed)           0.970     9.910    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10_0[0]
    SLICE_X69Y133        LUT5 (Prop_lut5_I3_O)        0.309    10.219 f  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_14/O
                         net (fo=1, routed)           0.598    10.817    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_14_n_0
    SLICE_X67Y121        LUT6 (Prop_lut6_I1_O)        0.105    10.922 r  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10/O
                         net (fo=19, routed)          3.674    14.596    mrcore/inst/Station_module/premem_wakeup_en
    SLICE_X116Y184       LUT5 (Prop_lut5_I1_O)        0.105    14.701 r  mrcore/inst/Station_module/genblk5[3].rs_alu0_wakeuprs[3]_i_8/O
                         net (fo=1, routed)           0.360    15.061    mrcore/inst/Station_module/genblk5[3].rs_alu0_wakeuprs[3]_i_8_n_0
    SLICE_X115Y184       LUT6 (Prop_lut6_I1_O)        0.105    15.166 r  mrcore/inst/Station_module/genblk5[3].rs_alu0_wakeuprs[3]_i_7/O
                         net (fo=1, routed)           0.235    15.401    mrcore/inst/Station_module/genblk5[3].rs_alu0_wakeuprs[3]_i_7_n_0
    SLICE_X111Y184       LUT6 (Prop_lut6_I5_O)        0.105    15.506 r  mrcore/inst/Station_module/genblk5[3].rs_alu0_wakeuprs[3]_i_3/O
                         net (fo=1, routed)           0.233    15.739    mrcore/inst/Station_module/genblk5[3].rs_alu0_wakeuprs[3]_i_3_n_0
    SLICE_X108Y184       LUT6 (Prop_lut6_I2_O)        0.105    15.844 r  mrcore/inst/Station_module/genblk5[3].rs_alu0_wakeuprs[3]_i_1/O
                         net (fo=1, routed)           0.000    15.844    mrcore/inst/Station_module/genblk5[3].rs_alu0_wakeuprs[3]_i_1_n_0
    SLICE_X108Y184       FDRE                                         r  mrcore/inst/Station_module/genblk5[3].rs_alu0_wakeuprs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=16318, routed)       1.293    21.293    mrcore/inst/Station_module/aclk
    SLICE_X108Y184       FDRE                                         r  mrcore/inst/Station_module/genblk5[3].rs_alu0_wakeuprs_reg[3]/C
                         clock pessimism              0.066    21.359    
                         clock uncertainty           -0.084    21.276    
    SLICE_X108Y184       FDRE (Setup_fdre_C_D)        0.076    21.352    mrcore/inst/Station_module/genblk5[3].rs_alu0_wakeuprs_reg[3]
  -------------------------------------------------------------------
                         required time                         21.352    
                         arrival time                         -15.844    
  -------------------------------------------------------------------
                         slack                                  5.508    

Slack (MET) :             5.521ns  (required time - arrival time)
  Source:                 mrcore/inst/FU_MU_module/isex_rsnum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/Station_module/genblk5[0].rs_alu0_wakeuprt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        14.447ns  (logic 3.337ns (23.098%)  route 11.110ns (76.902%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.295ns = ( 21.295 - 20.000 ) 
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16318, routed)       1.381     1.381    mrcore/inst/FU_MU_module/aclk
    SLICE_X89Y188        FDRE                                         r  mrcore/inst/FU_MU_module/isex_rsnum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y188        FDRE (Prop_fdre_C_Q)         0.379     1.760 r  mrcore/inst/FU_MU_module/isex_rsnum_reg[0]/Q
                         net (fo=2, routed)           0.865     2.625    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/isex_rsval_ready_i_3[0]
    SLICE_X86Y188        LUT6 (Prop_lut6_I0_O)        0.105     2.730 f  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/isex_rsval_ready_i_6/O
                         net (fo=1, routed)           0.468     3.198    mrcore/inst/FU_ALU0_module/isex_rsval_ready_reg
    SLICE_X84Y188        LUT2 (Prop_lut2_I1_O)        0.105     3.303 r  mrcore/inst/FU_ALU0_module/isex_rsval_ready_i_3/O
                         net (fo=65, routed)          2.044     5.347    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag1_reg_2
    SLICE_X65Y153        LUT5 (Prop_lut5_I3_O)        0.105     5.452 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/isex_rsval[3]_i_3__1/O
                         net (fo=2, routed)           0.679     6.131    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/real_rs[3]
    SLICE_X72Y149        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327     6.458 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/MemMid_paddr_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.458    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/MemMid_paddr_reg[2]_i_1_n_0
    SLICE_X72Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.558 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.558    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_4_n_0
    SLICE_X72Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.658 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.658    mrcore/inst/FU_MU_module/genblk1[2].dcache_data_n_119
    SLICE_X72Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.758 r  mrcore/inst/FU_MU_module/MemMid_vaddr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.758    mrcore/inst/FU_MU_module/MemMid_vaddr_reg[15]_i_1_n_0
    SLICE_X72Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.858 r  mrcore/inst/FU_MU_module/MemMid_vaddr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.858    mrcore/inst/FU_ALU0_module/CO[0]
    SLICE_X72Y154        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.127 r  mrcore/inst/FU_ALU0_module/MemMid_vaddr_reg[23]_i_1/O[1]
                         net (fo=6, routed)           0.895     8.022    mrcore/inst/FU_MU_module/MemMid_vaddr_reg[31]_0[1]
    SLICE_X71Y151        LUT6 (Prop_lut6_I1_O)        0.245     8.267 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt[1]_i_24/O
                         net (fo=1, routed)           0.000     8.267    mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt[1]_i_24_n_0
    SLICE_X71Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.724 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.724    mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_19_n_0
    SLICE_X71Y152        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.940 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_18/CO[0]
                         net (fo=1, routed)           0.970     9.910    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10_0[0]
    SLICE_X69Y133        LUT5 (Prop_lut5_I3_O)        0.309    10.219 f  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_14/O
                         net (fo=1, routed)           0.598    10.817    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_14_n_0
    SLICE_X67Y121        LUT6 (Prop_lut6_I1_O)        0.105    10.922 r  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10/O
                         net (fo=19, routed)          3.701    14.623    mrcore/inst/Station_module/premem_wakeup_en
    SLICE_X108Y190       LUT6 (Prop_lut6_I3_O)        0.105    14.728 r  mrcore/inst/Station_module/genblk5[0].rs_alu0_wakeuprt[0]_i_7/O
                         net (fo=1, routed)           0.511    15.238    mrcore/inst/Station_module/genblk5[0].rs_alu0_wakeuprt[0]_i_7_n_0
    SLICE_X108Y186       LUT6 (Prop_lut6_I5_O)        0.105    15.343 r  mrcore/inst/Station_module/genblk5[0].rs_alu0_wakeuprt[0]_i_3/O
                         net (fo=1, routed)           0.380    15.723    mrcore/inst/Station_module/genblk5[0].rs_alu0_wakeuprt[0]_i_3_n_0
    SLICE_X108Y186       LUT6 (Prop_lut6_I2_O)        0.105    15.828 r  mrcore/inst/Station_module/genblk5[0].rs_alu0_wakeuprt[0]_i_1/O
                         net (fo=1, routed)           0.000    15.828    mrcore/inst/Station_module/genblk5[0].rs_alu0_wakeuprt[0]_i_1_n_0
    SLICE_X108Y186       FDRE                                         r  mrcore/inst/Station_module/genblk5[0].rs_alu0_wakeuprt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=16318, routed)       1.295    21.295    mrcore/inst/Station_module/aclk
    SLICE_X108Y186       FDRE                                         r  mrcore/inst/Station_module/genblk5[0].rs_alu0_wakeuprt_reg[0]/C
                         clock pessimism              0.066    21.361    
                         clock uncertainty           -0.084    21.278    
    SLICE_X108Y186       FDRE (Setup_fdre_C_D)        0.072    21.350    mrcore/inst/Station_module/genblk5[0].rs_alu0_wakeuprt_reg[0]
  -------------------------------------------------------------------
                         required time                         21.350    
                         arrival time                         -15.828    
  -------------------------------------------------------------------
                         slack                                  5.521    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mrcore/inst/Decode_module/decode_RAS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/ROB_module/robmem_RAS_reg_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16318, routed)       0.563     0.563    mrcore/inst/Decode_module/aclk
    SLICE_X91Y125        FDRE                                         r  mrcore/inst/Decode_module/decode_RAS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y125        FDRE (Prop_fdre_C_Q)         0.141     0.704 r  mrcore/inst/Decode_module/decode_RAS_reg[0]/Q
                         net (fo=1, routed)           0.055     0.759    mrcore/inst/ROB_module/robmem_RAS_reg_0_3_0_5/DIA0
    SLICE_X90Y125        RAMD32                                       r  mrcore/inst/ROB_module/robmem_RAS_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16318, routed)       0.831     0.831    mrcore/inst/ROB_module/robmem_RAS_reg_0_3_0_5/WCLK
    SLICE_X90Y125        RAMD32                                       r  mrcore/inst/ROB_module/robmem_RAS_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.255     0.576    
    SLICE_X90Y125        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.723    mrcore/inst/ROB_module/robmem_RAS_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.723    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mrcore/inst/Decode_module/decode_RAS_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/ROB_module/robmem_RAS_reg_0_3_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16318, routed)       0.567     0.567    mrcore/inst/Decode_module/aclk
    SLICE_X91Y129        FDRE                                         r  mrcore/inst/Decode_module/decode_RAS_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y129        FDRE (Prop_fdre_C_Q)         0.141     0.708 r  mrcore/inst/Decode_module/decode_RAS_reg[24]/Q
                         net (fo=1, routed)           0.055     0.763    mrcore/inst/ROB_module/robmem_RAS_reg_0_3_24_29/DIA0
    SLICE_X90Y129        RAMD32                                       r  mrcore/inst/ROB_module/robmem_RAS_reg_0_3_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16318, routed)       0.836     0.836    mrcore/inst/ROB_module/robmem_RAS_reg_0_3_24_29/WCLK
    SLICE_X90Y129        RAMD32                                       r  mrcore/inst/ROB_module/robmem_RAS_reg_0_3_24_29/RAMA/CLK
                         clock pessimism             -0.256     0.580    
    SLICE_X90Y129        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.727    mrcore/inst/ROB_module/robmem_RAS_reg_0_3_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mrcore/inst/Decode_module/decode_RAS_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/ROB_module/robmem_RAS_reg_0_3_42_47/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16318, routed)       0.573     0.573    mrcore/inst/Decode_module/aclk
    SLICE_X95Y131        FDRE                                         r  mrcore/inst/Decode_module/decode_RAS_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y131        FDRE (Prop_fdre_C_Q)         0.141     0.714 r  mrcore/inst/Decode_module/decode_RAS_reg[42]/Q
                         net (fo=1, routed)           0.055     0.769    mrcore/inst/ROB_module/robmem_RAS_reg_0_3_42_47/DIA0
    SLICE_X94Y131        RAMD32                                       r  mrcore/inst/ROB_module/robmem_RAS_reg_0_3_42_47/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16318, routed)       0.841     0.841    mrcore/inst/ROB_module/robmem_RAS_reg_0_3_42_47/WCLK
    SLICE_X94Y131        RAMD32                                       r  mrcore/inst/ROB_module/robmem_RAS_reg_0_3_42_47/RAMA/CLK
                         clock pessimism             -0.255     0.586    
    SLICE_X94Y131        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.733    mrcore/inst/ROB_module/robmem_RAS_reg_0_3_42_47/RAMA
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           0.769    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mrcore/inst/Decode_module/decode_RAS_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/ROB_module/robmem_RAS_reg_0_3_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16318, routed)       0.577     0.577    mrcore/inst/Decode_module/aclk
    SLICE_X97Y134        FDRE                                         r  mrcore/inst/Decode_module/decode_RAS_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y134        FDRE (Prop_fdre_C_Q)         0.141     0.718 r  mrcore/inst/Decode_module/decode_RAS_reg[12]/Q
                         net (fo=1, routed)           0.055     0.773    mrcore/inst/ROB_module/robmem_RAS_reg_0_3_12_17/DIA0
    SLICE_X96Y134        RAMD32                                       r  mrcore/inst/ROB_module/robmem_RAS_reg_0_3_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16318, routed)       0.846     0.846    mrcore/inst/ROB_module/robmem_RAS_reg_0_3_12_17/WCLK
    SLICE_X96Y134        RAMD32                                       r  mrcore/inst/ROB_module/robmem_RAS_reg_0_3_12_17/RAMA/CLK
                         clock pessimism             -0.256     0.590    
    SLICE_X96Y134        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.737    mrcore/inst/ROB_module/robmem_RAS_reg_0_3_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -0.737    
                         arrival time                           0.773    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mrcore/inst/FU_ALU0_module/alu_wb_result_other_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/ROB_module/robmem_alu0_result_other_reg_r2_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.835%)  route 0.067ns (32.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16318, routed)       0.567     0.567    mrcore/inst/FU_ALU0_module/aclk
    SLICE_X81Y148        FDRE                                         r  mrcore/inst/FU_ALU0_module/alu_wb_result_other_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.141     0.708 r  mrcore/inst/FU_ALU0_module/alu_wb_result_other_reg[0]/Q
                         net (fo=2, routed)           0.067     0.774    mrcore/inst/ROB_module/robmem_alu0_result_other_reg_r2_0_7_0_5/DIA0
    SLICE_X80Y148        RAMD32                                       r  mrcore/inst/ROB_module/robmem_alu0_result_other_reg_r2_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16318, routed)       0.838     0.838    mrcore/inst/ROB_module/robmem_alu0_result_other_reg_r2_0_7_0_5/WCLK
    SLICE_X80Y148        RAMD32                                       r  mrcore/inst/ROB_module/robmem_alu0_result_other_reg_r2_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.258     0.580    
    SLICE_X80Y148        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.727    mrcore/inst/ROB_module/robmem_alu0_result_other_reg_r2_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mrcore/inst/fpu/fwb_result_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.835%)  route 0.067ns (32.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16318, routed)       0.573     0.573    mrcore/inst/fpu/aclk
    SLICE_X75Y153        FDRE                                         r  mrcore/inst/fpu/fwb_result_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y153        FDRE (Prop_fdre_C_Q)         0.141     0.714 r  mrcore/inst/fpu/fwb_result_reg[62]/Q
                         net (fo=3, routed)           0.067     0.781    mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_30_31/DIA0
    SLICE_X74Y153        RAMD32                                       r  mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16318, routed)       0.842     0.842    mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_30_31/WCLK
    SLICE_X74Y153        RAMD32                                       r  mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_30_31/RAMA/CLK
                         clock pessimism             -0.257     0.586    
    SLICE_X74Y153        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.733    mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           0.781    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mrcore/inst/fpu/fwb_wprf0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/fpurob_info1_reg_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.835%)  route 0.067ns (32.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16318, routed)       0.612     0.612    mrcore/inst/fpu/aclk
    SLICE_X41Y160        FDRE                                         r  mrcore/inst/fpu/fwb_wprf0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y160        FDRE (Prop_fdre_C_Q)         0.141     0.753 r  mrcore/inst/fpu/fwb_wprf0_reg[0]/Q
                         net (fo=2, routed)           0.067     0.820    mrcore/inst/fpurob_info1_reg_0_3_0_5/DIA0
    SLICE_X40Y160        RAMD32                                       r  mrcore/inst/fpurob_info1_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16318, routed)       0.884     0.883    mrcore/inst/fpurob_info1_reg_0_3_0_5/WCLK
    SLICE_X40Y160        RAMD32                                       r  mrcore/inst/fpurob_info1_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.259     0.625    
    SLICE_X40Y160        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.772    mrcore/inst/fpurob_info1_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           0.820    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mrcore/inst/BranchPredictor_module/update_jump_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/BranchPredictor_module/BTB_history_reg_r2_0_63_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.807%)  route 0.067ns (32.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16318, routed)       0.569     0.569    mrcore/inst/BranchPredictor_module/aclk
    SLICE_X77Y136        FDRE                                         r  mrcore/inst/BranchPredictor_module/update_jump_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y136        FDRE (Prop_fdre_C_Q)         0.141     0.710 r  mrcore/inst/BranchPredictor_module/update_jump_reg/Q
                         net (fo=4, routed)           0.067     0.777    mrcore/inst/BranchPredictor_module/BTB_history_reg_r2_0_63_0_2/DIA
    SLICE_X76Y136        RAMD64E                                      r  mrcore/inst/BranchPredictor_module/BTB_history_reg_r2_0_63_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16318, routed)       0.839     0.839    mrcore/inst/BranchPredictor_module/BTB_history_reg_r2_0_63_0_2/WCLK
    SLICE_X76Y136        RAMD64E                                      r  mrcore/inst/BranchPredictor_module/BTB_history_reg_r2_0_63_0_2/RAMA/CLK
                         clock pessimism             -0.257     0.582    
    SLICE_X76Y136        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     0.729    mrcore/inst/BranchPredictor_module/BTB_history_reg_r2_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mrcore/inst/FU_MU_module/mu_wb_result_other_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/ROB_module/robmem_mu_result_other_reg_r1_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.807%)  route 0.067ns (32.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16318, routed)       0.576     0.576    mrcore/inst/FU_MU_module/aclk
    SLICE_X71Y140        FDRE                                         r  mrcore/inst/FU_MU_module/mu_wb_result_other_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y140        FDRE (Prop_fdre_C_Q)         0.141     0.717 r  mrcore/inst/FU_MU_module/mu_wb_result_other_reg[0]/Q
                         net (fo=2, routed)           0.067     0.784    mrcore/inst/ROB_module/robmem_mu_result_other_reg_r1_0_7_0_5/DIA0
    SLICE_X70Y140        RAMD32                                       r  mrcore/inst/ROB_module/robmem_mu_result_other_reg_r1_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16318, routed)       0.847     0.847    mrcore/inst/ROB_module/robmem_mu_result_other_reg_r1_0_7_0_5/WCLK
    SLICE_X70Y140        RAMD32                                       r  mrcore/inst/ROB_module/robmem_mu_result_other_reg_r1_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.258     0.589    
    SLICE_X70Y140        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.736    mrcore/inst/ROB_module/robmem_mu_result_other_reg_r1_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           0.784    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 mrcore/inst/fpu/fwb_result_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.144%)  route 0.069ns (32.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16318, routed)       0.565     0.565    mrcore/inst/fpu/aclk
    SLICE_X81Y151        FDRE                                         r  mrcore/inst/fpu/fwb_result_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y151        FDRE (Prop_fdre_C_Q)         0.141     0.706 r  mrcore/inst/fpu/fwb_result_reg[44]/Q
                         net (fo=3, routed)           0.069     0.775    mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_12_17/DIA0
    SLICE_X80Y151        RAMD32                                       r  mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16318, routed)       0.835     0.835    mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_12_17/WCLK
    SLICE_X80Y151        RAMD32                                       r  mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.258     0.578    
    SLICE_X80Y151        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.725    mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X3Y30     u_axi/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X3Y30     u_axi/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X1Y14     u_axi/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X1Y14     u_axi/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X0Y14     u_axi/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X0Y14     u_axi/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X0Y13     u_axi/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X0Y13     u_axi/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X2Y28     u_axi/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X2Y28     u_axi/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X80Y168    mrcore/inst/ROB_module/robmem_alu1_result_reg_r3_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X80Y168    mrcore/inst/ROB_module/robmem_alu1_result_reg_r3_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X80Y168    mrcore/inst/ROB_module/robmem_alu1_result_reg_r3_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X80Y168    mrcore/inst/ROB_module/robmem_alu1_result_reg_r3_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X80Y168    mrcore/inst/ROB_module/robmem_alu1_result_reg_r3_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X80Y168    mrcore/inst/ROB_module/robmem_alu1_result_reg_r3_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X80Y168    mrcore/inst/ROB_module/robmem_alu1_result_reg_r3_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X80Y168    mrcore/inst/ROB_module/robmem_alu1_result_reg_r3_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X68Y123    mrcore/inst/Fetch_module/icache_tag1_reg_r2_0_63_6_8/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X68Y123    mrcore/inst/Fetch_module/icache_tag1_reg_r2_0_63_6_8/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X84Y154    mrcore/inst/fpurob_result0_reg_0_3_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X84Y154    mrcore/inst/fpurob_result0_reg_0_3_18_23/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X84Y154    mrcore/inst/fpurob_result0_reg_0_3_18_23/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X84Y154    mrcore/inst/fpurob_result0_reg_0_3_18_23/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X84Y154    mrcore/inst/fpurob_result0_reg_0_3_18_23/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X84Y154    mrcore/inst/fpurob_result0_reg_0_3_18_23/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X84Y154    mrcore/inst/fpurob_result0_reg_0_3_18_23/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X84Y154    mrcore/inst/fpurob_result0_reg_0_3_18_23/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X84Y155    mrcore/inst/fpurob_result1_reg_0_3_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X84Y155    mrcore/inst/fpurob_result1_reg_0_3_18_23/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y2    pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.306ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.306ns  (required time - arrival time)
  Source:                 rstcnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetn_reg_replica_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.218ns  (logic 0.714ns (13.683%)  route 4.504ns (86.317%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.175ns = ( 15.175 - 10.000 ) 
    Source Clock Delay      (SCD):    5.617ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.518     5.617    sys_clk_IBUF_BUFG
    SLICE_X81Y80         FDRE                                         r  rstcnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y80         FDRE (Prop_fdre_C_Q)         0.379     5.996 f  rstcnt_reg[22]/Q
                         net (fo=2, routed)           0.893     6.888    rstcnt_reg[22]
    SLICE_X80Y80         LUT6 (Prop_lut6_I0_O)        0.105     6.993 r  resetn_i_4/O
                         net (fo=1, routed)           0.356     7.349    resetn_i_4_n_0
    SLICE_X80Y77         LUT6 (Prop_lut6_I0_O)        0.105     7.454 r  resetn_i_3/O
                         net (fo=1, routed)           0.692     8.146    resetn_i_3_n_0
    SLICE_X80Y82         LUT3 (Prop_lut3_I1_O)        0.125     8.271 r  resetn_i_1/O
                         net (fo=11, routed)          2.564    10.835    resetn_i_1_n_0
    SLICE_X89Y122        FDRE                                         r  resetn_reg_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.278    15.175    sys_clk_IBUF_BUFG
    SLICE_X89Y122        FDRE                                         r  resetn_reg_replica_4/C
                         clock pessimism              0.207    15.383    
                         clock uncertainty           -0.035    15.347    
    SLICE_X89Y122        FDRE (Setup_fdre_C_D)       -0.206    15.141    resetn_reg_replica_4
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                         -10.835    
  -------------------------------------------------------------------
                         slack                                  4.306    

Slack (MET) :             4.415ns  (required time - arrival time)
  Source:                 rstcnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetn_reg_replica_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 0.714ns (14.008%)  route 4.383ns (85.992%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.175ns = ( 15.175 - 10.000 ) 
    Source Clock Delay      (SCD):    5.617ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.518     5.617    sys_clk_IBUF_BUFG
    SLICE_X81Y80         FDRE                                         r  rstcnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y80         FDRE (Prop_fdre_C_Q)         0.379     5.996 f  rstcnt_reg[22]/Q
                         net (fo=2, routed)           0.893     6.888    rstcnt_reg[22]
    SLICE_X80Y80         LUT6 (Prop_lut6_I0_O)        0.105     6.993 r  resetn_i_4/O
                         net (fo=1, routed)           0.356     7.349    resetn_i_4_n_0
    SLICE_X80Y77         LUT6 (Prop_lut6_I0_O)        0.105     7.454 r  resetn_i_3/O
                         net (fo=1, routed)           0.692     8.146    resetn_i_3_n_0
    SLICE_X80Y82         LUT3 (Prop_lut3_I1_O)        0.125     8.271 r  resetn_i_1/O
                         net (fo=11, routed)          2.443    10.714    resetn_i_1_n_0
    SLICE_X89Y122        FDRE                                         r  resetn_reg_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.278    15.175    sys_clk_IBUF_BUFG
    SLICE_X89Y122        FDRE                                         r  resetn_reg_replica_6/C
                         clock pessimism              0.207    15.383    
                         clock uncertainty           -0.035    15.347    
    SLICE_X89Y122        FDRE (Setup_fdre_C_D)       -0.218    15.129    resetn_reg_replica_6
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                         -10.714    
  -------------------------------------------------------------------
                         slack                                  4.415    

Slack (MET) :             4.700ns  (required time - arrival time)
  Source:                 rstcnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetn_reg_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.793ns  (logic 0.714ns (14.896%)  route 4.079ns (85.104%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 15.156 - 10.000 ) 
    Source Clock Delay      (SCD):    5.617ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.518     5.617    sys_clk_IBUF_BUFG
    SLICE_X81Y80         FDRE                                         r  rstcnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y80         FDRE (Prop_fdre_C_Q)         0.379     5.996 f  rstcnt_reg[22]/Q
                         net (fo=2, routed)           0.893     6.888    rstcnt_reg[22]
    SLICE_X80Y80         LUT6 (Prop_lut6_I0_O)        0.105     6.993 r  resetn_i_4/O
                         net (fo=1, routed)           0.356     7.349    resetn_i_4_n_0
    SLICE_X80Y77         LUT6 (Prop_lut6_I0_O)        0.105     7.454 r  resetn_i_3/O
                         net (fo=1, routed)           0.692     8.146    resetn_i_3_n_0
    SLICE_X80Y82         LUT3 (Prop_lut3_I1_O)        0.125     8.271 r  resetn_i_1/O
                         net (fo=11, routed)          2.139    10.410    resetn_i_1_n_0
    SLICE_X82Y122        FDRE                                         r  resetn_reg_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.259    15.156    sys_clk_IBUF_BUFG
    SLICE_X82Y122        FDRE                                         r  resetn_reg_replica_2/C
                         clock pessimism              0.207    15.364    
                         clock uncertainty           -0.035    15.328    
    SLICE_X82Y122        FDRE (Setup_fdre_C_D)       -0.218    15.110    resetn_reg_replica_2
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -10.410    
  -------------------------------------------------------------------
                         slack                                  4.700    

Slack (MET) :             4.765ns  (required time - arrival time)
  Source:                 rstcnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetn_reg_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.780ns  (logic 0.714ns (14.938%)  route 4.066ns (85.062%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.163ns = ( 15.163 - 10.000 ) 
    Source Clock Delay      (SCD):    5.617ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.518     5.617    sys_clk_IBUF_BUFG
    SLICE_X81Y80         FDRE                                         r  rstcnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y80         FDRE (Prop_fdre_C_Q)         0.379     5.996 f  rstcnt_reg[22]/Q
                         net (fo=2, routed)           0.893     6.888    rstcnt_reg[22]
    SLICE_X80Y80         LUT6 (Prop_lut6_I0_O)        0.105     6.993 r  resetn_i_4/O
                         net (fo=1, routed)           0.356     7.349    resetn_i_4_n_0
    SLICE_X80Y77         LUT6 (Prop_lut6_I0_O)        0.105     7.454 r  resetn_i_3/O
                         net (fo=1, routed)           0.692     8.146    resetn_i_3_n_0
    SLICE_X80Y82         LUT3 (Prop_lut3_I1_O)        0.125     8.271 r  resetn_i_1/O
                         net (fo=11, routed)          2.125    10.397    resetn_i_1_n_0
    SLICE_X84Y122        FDRE                                         r  resetn_reg_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.266    15.163    sys_clk_IBUF_BUFG
    SLICE_X84Y122        FDRE                                         r  resetn_reg_replica/C
                         clock pessimism              0.207    15.371    
                         clock uncertainty           -0.035    15.335    
    SLICE_X84Y122        FDRE (Setup_fdre_C_D)       -0.174    15.161    resetn_reg_replica
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -10.397    
  -------------------------------------------------------------------
                         slack                                  4.765    

Slack (MET) :             4.850ns  (required time - arrival time)
  Source:                 rstcnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetn_reg_replica_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.656ns  (logic 0.714ns (15.336%)  route 3.942ns (84.664%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 15.156 - 10.000 ) 
    Source Clock Delay      (SCD):    5.617ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.518     5.617    sys_clk_IBUF_BUFG
    SLICE_X81Y80         FDRE                                         r  rstcnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y80         FDRE (Prop_fdre_C_Q)         0.379     5.996 f  rstcnt_reg[22]/Q
                         net (fo=2, routed)           0.893     6.888    rstcnt_reg[22]
    SLICE_X80Y80         LUT6 (Prop_lut6_I0_O)        0.105     6.993 r  resetn_i_4/O
                         net (fo=1, routed)           0.356     7.349    resetn_i_4_n_0
    SLICE_X80Y77         LUT6 (Prop_lut6_I0_O)        0.105     7.454 r  resetn_i_3/O
                         net (fo=1, routed)           0.692     8.146    resetn_i_3_n_0
    SLICE_X80Y82         LUT3 (Prop_lut3_I1_O)        0.125     8.271 r  resetn_i_1/O
                         net (fo=11, routed)          2.001    10.273    resetn_i_1_n_0
    SLICE_X82Y122        FDRE                                         r  resetn_reg_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.259    15.156    sys_clk_IBUF_BUFG
    SLICE_X82Y122        FDRE                                         r  resetn_reg_replica_1/C
                         clock pessimism              0.207    15.364    
                         clock uncertainty           -0.035    15.328    
    SLICE_X82Y122        FDRE (Setup_fdre_C_D)       -0.206    15.122    resetn_reg_replica_1
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                         -10.273    
  -------------------------------------------------------------------
                         slack                                  4.850    

Slack (MET) :             5.947ns  (required time - arrival time)
  Source:                 rstcnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetn_reg_replica_9/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 0.714ns (18.713%)  route 3.102ns (81.287%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.311ns = ( 15.311 - 10.000 ) 
    Source Clock Delay      (SCD):    5.617ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.518     5.617    sys_clk_IBUF_BUFG
    SLICE_X81Y80         FDRE                                         r  rstcnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y80         FDRE (Prop_fdre_C_Q)         0.379     5.996 f  rstcnt_reg[22]/Q
                         net (fo=2, routed)           0.893     6.888    rstcnt_reg[22]
    SLICE_X80Y80         LUT6 (Prop_lut6_I0_O)        0.105     6.993 r  resetn_i_4/O
                         net (fo=1, routed)           0.356     7.349    resetn_i_4_n_0
    SLICE_X80Y77         LUT6 (Prop_lut6_I0_O)        0.105     7.454 r  resetn_i_3/O
                         net (fo=1, routed)           0.692     8.146    resetn_i_3_n_0
    SLICE_X80Y82         LUT3 (Prop_lut3_I1_O)        0.125     8.271 r  resetn_i_1/O
                         net (fo=11, routed)          1.161     9.432    resetn_i_1_n_0
    SLICE_X80Y96         FDRE                                         r  resetn_reg_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.413    15.311    sys_clk_IBUF_BUFG
    SLICE_X80Y96         FDRE                                         r  resetn_reg_replica_9/C
                         clock pessimism              0.290    15.601    
                         clock uncertainty           -0.035    15.566    
    SLICE_X80Y96         FDRE (Setup_fdre_C_D)       -0.186    15.380    resetn_reg_replica_9
  -------------------------------------------------------------------
                         required time                         15.380    
                         arrival time                          -9.432    
  -------------------------------------------------------------------
                         slack                                  5.947    

Slack (MET) :             5.959ns  (required time - arrival time)
  Source:                 rstcnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetn_reg_replica_7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 0.714ns (18.713%)  route 3.102ns (81.287%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.311ns = ( 15.311 - 10.000 ) 
    Source Clock Delay      (SCD):    5.617ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.518     5.617    sys_clk_IBUF_BUFG
    SLICE_X81Y80         FDRE                                         r  rstcnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y80         FDRE (Prop_fdre_C_Q)         0.379     5.996 f  rstcnt_reg[22]/Q
                         net (fo=2, routed)           0.893     6.888    rstcnt_reg[22]
    SLICE_X80Y80         LUT6 (Prop_lut6_I0_O)        0.105     6.993 r  resetn_i_4/O
                         net (fo=1, routed)           0.356     7.349    resetn_i_4_n_0
    SLICE_X80Y77         LUT6 (Prop_lut6_I0_O)        0.105     7.454 r  resetn_i_3/O
                         net (fo=1, routed)           0.692     8.146    resetn_i_3_n_0
    SLICE_X80Y82         LUT3 (Prop_lut3_I1_O)        0.125     8.271 r  resetn_i_1/O
                         net (fo=11, routed)          1.161     9.432    resetn_i_1_n_0
    SLICE_X80Y96         FDRE                                         r  resetn_reg_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.413    15.311    sys_clk_IBUF_BUFG
    SLICE_X80Y96         FDRE                                         r  resetn_reg_replica_7/C
                         clock pessimism              0.290    15.601    
                         clock uncertainty           -0.035    15.566    
    SLICE_X80Y96         FDRE (Setup_fdre_C_D)       -0.174    15.392    resetn_reg_replica_7
  -------------------------------------------------------------------
                         required time                         15.392    
                         arrival time                          -9.432    
  -------------------------------------------------------------------
                         slack                                  5.959    

Slack (MET) :             6.232ns  (required time - arrival time)
  Source:                 rstcnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetn_reg_replica_8/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 0.714ns (20.779%)  route 2.722ns (79.221%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.313ns = ( 15.313 - 10.000 ) 
    Source Clock Delay      (SCD):    5.617ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.518     5.617    sys_clk_IBUF_BUFG
    SLICE_X81Y80         FDRE                                         r  rstcnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y80         FDRE (Prop_fdre_C_Q)         0.379     5.996 f  rstcnt_reg[22]/Q
                         net (fo=2, routed)           0.893     6.888    rstcnt_reg[22]
    SLICE_X80Y80         LUT6 (Prop_lut6_I0_O)        0.105     6.993 r  resetn_i_4/O
                         net (fo=1, routed)           0.356     7.349    resetn_i_4_n_0
    SLICE_X80Y77         LUT6 (Prop_lut6_I0_O)        0.105     7.454 r  resetn_i_3/O
                         net (fo=1, routed)           0.692     8.146    resetn_i_3_n_0
    SLICE_X80Y82         LUT3 (Prop_lut3_I1_O)        0.125     8.271 r  resetn_i_1/O
                         net (fo=11, routed)          0.782     9.053    resetn_i_1_n_0
    SLICE_X89Y78         FDRE                                         r  resetn_reg_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.415    15.313    sys_clk_IBUF_BUFG
    SLICE_X89Y78         FDRE                                         r  resetn_reg_replica_8/C
                         clock pessimism              0.214    15.527    
                         clock uncertainty           -0.035    15.492    
    SLICE_X89Y78         FDRE (Setup_fdre_C_D)       -0.206    15.286    resetn_reg_replica_8
  -------------------------------------------------------------------
                         required time                         15.286    
                         arrival time                          -9.053    
  -------------------------------------------------------------------
                         slack                                  6.232    

Slack (MET) :             6.375ns  (required time - arrival time)
  Source:                 rstcnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetn_reg_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.401ns  (logic 0.714ns (20.992%)  route 2.687ns (79.008%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.310ns = ( 15.310 - 10.000 ) 
    Source Clock Delay      (SCD):    5.617ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.518     5.617    sys_clk_IBUF_BUFG
    SLICE_X81Y80         FDRE                                         r  rstcnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y80         FDRE (Prop_fdre_C_Q)         0.379     5.996 f  rstcnt_reg[22]/Q
                         net (fo=2, routed)           0.893     6.888    rstcnt_reg[22]
    SLICE_X80Y80         LUT6 (Prop_lut6_I0_O)        0.105     6.993 r  resetn_i_4/O
                         net (fo=1, routed)           0.356     7.349    resetn_i_4_n_0
    SLICE_X80Y77         LUT6 (Prop_lut6_I0_O)        0.105     7.454 r  resetn_i_3/O
                         net (fo=1, routed)           0.692     8.146    resetn_i_3_n_0
    SLICE_X80Y82         LUT3 (Prop_lut3_I1_O)        0.125     8.271 r  resetn_i_1/O
                         net (fo=11, routed)          0.747     9.018    resetn_i_1_n_0
    SLICE_X80Y91         FDRE                                         r  resetn_reg_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.412    15.310    sys_clk_IBUF_BUFG
    SLICE_X80Y91         FDRE                                         r  resetn_reg_replica_3/C
                         clock pessimism              0.290    15.600    
                         clock uncertainty           -0.035    15.565    
    SLICE_X80Y91         FDRE (Setup_fdre_C_D)       -0.171    15.394    resetn_reg_replica_3
  -------------------------------------------------------------------
                         required time                         15.394    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                  6.375    

Slack (MET) :             6.385ns  (required time - arrival time)
  Source:                 rstcnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetn_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.290ns  (logic 0.714ns (21.704%)  route 2.576ns (78.296%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.319ns = ( 15.319 - 10.000 ) 
    Source Clock Delay      (SCD):    5.617ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.518     5.617    sys_clk_IBUF_BUFG
    SLICE_X81Y80         FDRE                                         r  rstcnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y80         FDRE (Prop_fdre_C_Q)         0.379     5.996 f  rstcnt_reg[22]/Q
                         net (fo=2, routed)           0.893     6.888    rstcnt_reg[22]
    SLICE_X80Y80         LUT6 (Prop_lut6_I0_O)        0.105     6.993 r  resetn_i_4/O
                         net (fo=1, routed)           0.356     7.349    resetn_i_4_n_0
    SLICE_X80Y77         LUT6 (Prop_lut6_I0_O)        0.105     7.454 r  resetn_i_3/O
                         net (fo=1, routed)           0.692     8.146    resetn_i_3_n_0
    SLICE_X80Y82         LUT3 (Prop_lut3_I1_O)        0.125     8.271 r  resetn_i_1/O
                         net (fo=11, routed)          0.635     8.907    resetn_i_1_n_0
    SLICE_X89Y83         FDRE                                         r  resetn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.421    15.319    sys_clk_IBUF_BUFG
    SLICE_X89Y83         FDRE                                         r  resetn_reg/C
                         clock pessimism              0.214    15.533    
                         clock uncertainty           -0.035    15.498    
    SLICE_X89Y83         FDRE (Setup_fdre_C_D)       -0.206    15.292    resetn_reg
  -------------------------------------------------------------------
                         required time                         15.292    
                         arrival time                          -8.907    
  -------------------------------------------------------------------
                         slack                                  6.385    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 rstcnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.491%)  route 0.115ns (31.509%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.523ns
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.622     1.975    sys_clk_IBUF_BUFG
    SLICE_X81Y77         FDRE                                         r  rstcnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y77         FDRE (Prop_fdre_C_Q)         0.141     2.116 r  rstcnt_reg[11]/Q
                         net (fo=2, routed)           0.115     2.231    rstcnt_reg[11]
    SLICE_X81Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.339 r  rstcnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.339    rstcnt_reg[8]_i_1_n_4
    SLICE_X81Y77         FDRE                                         r  rstcnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.894     2.523    sys_clk_IBUF_BUFG
    SLICE_X81Y77         FDRE                                         r  rstcnt_reg[11]/C
                         clock pessimism             -0.549     1.975    
    SLICE_X81Y77         FDRE (Hold_fdre_C_D)         0.105     2.080    rstcnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 rstcnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.491%)  route 0.115ns (31.509%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.525ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.623     1.976    sys_clk_IBUF_BUFG
    SLICE_X81Y79         FDRE                                         r  rstcnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y79         FDRE (Prop_fdre_C_Q)         0.141     2.117 r  rstcnt_reg[19]/Q
                         net (fo=2, routed)           0.115     2.232    rstcnt_reg[19]
    SLICE_X81Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.340 r  rstcnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.340    rstcnt_reg[16]_i_1_n_4
    SLICE_X81Y79         FDRE                                         r  rstcnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.896     2.525    sys_clk_IBUF_BUFG
    SLICE_X81Y79         FDRE                                         r  rstcnt_reg[19]/C
                         clock pessimism             -0.550     1.976    
    SLICE_X81Y79         FDRE (Hold_fdre_C_D)         0.105     2.081    rstcnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 rstcnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.491%)  route 0.115ns (31.509%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.526ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.624     1.977    sys_clk_IBUF_BUFG
    SLICE_X81Y80         FDRE                                         r  rstcnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y80         FDRE (Prop_fdre_C_Q)         0.141     2.118 r  rstcnt_reg[23]/Q
                         net (fo=2, routed)           0.115     2.233    rstcnt_reg[23]
    SLICE_X81Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.341 r  rstcnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.341    rstcnt_reg[20]_i_1_n_4
    SLICE_X81Y80         FDRE                                         r  rstcnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.897     2.526    sys_clk_IBUF_BUFG
    SLICE_X81Y80         FDRE                                         r  rstcnt_reg[23]/C
                         clock pessimism             -0.550     1.977    
    SLICE_X81Y80         FDRE (Hold_fdre_C_D)         0.105     2.082    rstcnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 rstcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.491%)  route 0.115ns (31.509%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.521ns
    Source Clock Delay      (SCD):    1.973ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.620     1.973    sys_clk_IBUF_BUFG
    SLICE_X81Y76         FDRE                                         r  rstcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y76         FDRE (Prop_fdre_C_Q)         0.141     2.114 r  rstcnt_reg[7]/Q
                         net (fo=2, routed)           0.115     2.229    rstcnt_reg[7]
    SLICE_X81Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.337 r  rstcnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.337    rstcnt_reg[4]_i_1_n_4
    SLICE_X81Y76         FDRE                                         r  rstcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.892     2.521    sys_clk_IBUF_BUFG
    SLICE_X81Y76         FDRE                                         r  rstcnt_reg[7]/C
                         clock pessimism             -0.549     1.973    
    SLICE_X81Y76         FDRE (Hold_fdre_C_D)         0.105     2.078    rstcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 rstcnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.524ns
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.622     1.975    sys_clk_IBUF_BUFG
    SLICE_X81Y78         FDRE                                         r  rstcnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y78         FDRE (Prop_fdre_C_Q)         0.141     2.116 r  rstcnt_reg[15]/Q
                         net (fo=2, routed)           0.118     2.234    rstcnt_reg[15]
    SLICE_X81Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.342 r  rstcnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.342    rstcnt_reg[12]_i_1_n_4
    SLICE_X81Y78         FDRE                                         r  rstcnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.895     2.524    sys_clk_IBUF_BUFG
    SLICE_X81Y78         FDRE                                         r  rstcnt_reg[15]/C
                         clock pessimism             -0.550     1.975    
    SLICE_X81Y78         FDRE (Hold_fdre_C_D)         0.105     2.080    rstcnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 rstcnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.527ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.625     1.978    sys_clk_IBUF_BUFG
    SLICE_X81Y81         FDRE                                         r  rstcnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y81         FDRE (Prop_fdre_C_Q)         0.141     2.119 r  rstcnt_reg[27]/Q
                         net (fo=2, routed)           0.118     2.237    rstcnt_reg[27]
    SLICE_X81Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.345 r  rstcnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.345    rstcnt_reg[24]_i_1_n_4
    SLICE_X81Y81         FDRE                                         r  rstcnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.898     2.527    sys_clk_IBUF_BUFG
    SLICE_X81Y81         FDRE                                         r  rstcnt_reg[27]/C
                         clock pessimism             -0.550     1.978    
    SLICE_X81Y81         FDRE (Hold_fdre_C_D)         0.105     2.083    rstcnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 rstcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.619     1.972    sys_clk_IBUF_BUFG
    SLICE_X81Y75         FDRE                                         r  rstcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y75         FDRE (Prop_fdre_C_Q)         0.141     2.113 r  rstcnt_reg[3]/Q
                         net (fo=2, routed)           0.118     2.231    rstcnt_reg[3]
    SLICE_X81Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.339 r  rstcnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     2.339    rstcnt_reg[0]_i_2_n_4
    SLICE_X81Y75         FDRE                                         r  rstcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.891     2.520    sys_clk_IBUF_BUFG
    SLICE_X81Y75         FDRE                                         r  rstcnt_reg[3]/C
                         clock pessimism             -0.549     1.972    
    SLICE_X81Y75         FDRE (Hold_fdre_C_D)         0.105     2.077    rstcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 rstcnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.252ns (68.309%)  route 0.117ns (31.691%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.523ns
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.622     1.975    sys_clk_IBUF_BUFG
    SLICE_X81Y77         FDRE                                         r  rstcnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y77         FDRE (Prop_fdre_C_Q)         0.141     2.116 r  rstcnt_reg[10]/Q
                         net (fo=2, routed)           0.117     2.233    rstcnt_reg[10]
    SLICE_X81Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.344 r  rstcnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.344    rstcnt_reg[8]_i_1_n_5
    SLICE_X81Y77         FDRE                                         r  rstcnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.894     2.523    sys_clk_IBUF_BUFG
    SLICE_X81Y77         FDRE                                         r  rstcnt_reg[10]/C
                         clock pessimism             -0.549     1.975    
    SLICE_X81Y77         FDRE (Hold_fdre_C_D)         0.105     2.080    rstcnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 rstcnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.252ns (68.193%)  route 0.118ns (31.807%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.525ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.623     1.976    sys_clk_IBUF_BUFG
    SLICE_X81Y79         FDRE                                         r  rstcnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y79         FDRE (Prop_fdre_C_Q)         0.141     2.117 r  rstcnt_reg[18]/Q
                         net (fo=2, routed)           0.118     2.235    rstcnt_reg[18]
    SLICE_X81Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.346 r  rstcnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.346    rstcnt_reg[16]_i_1_n_5
    SLICE_X81Y79         FDRE                                         r  rstcnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.896     2.525    sys_clk_IBUF_BUFG
    SLICE_X81Y79         FDRE                                         r  rstcnt_reg[18]/C
                         clock pessimism             -0.550     1.976    
    SLICE_X81Y79         FDRE (Hold_fdre_C_D)         0.105     2.081    rstcnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 rstcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.252ns (68.193%)  route 0.118ns (31.807%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.521ns
    Source Clock Delay      (SCD):    1.973ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.620     1.973    sys_clk_IBUF_BUFG
    SLICE_X81Y76         FDRE                                         r  rstcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y76         FDRE (Prop_fdre_C_Q)         0.141     2.114 r  rstcnt_reg[6]/Q
                         net (fo=2, routed)           0.118     2.232    rstcnt_reg[6]
    SLICE_X81Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.343 r  rstcnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.343    rstcnt_reg[4]_i_1_n_5
    SLICE_X81Y76         FDRE                                         r  rstcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.892     2.521    sys_clk_IBUF_BUFG
    SLICE_X81Y76         FDRE                                         r  rstcnt_reg[6]/C
                         clock pessimism             -0.549     1.973    
    SLICE_X81Y76         FDRE (Hold_fdre_C_D)         0.105     2.078    rstcnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y83   resetn_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y122  resetn_reg_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y122  resetn_reg_replica_1/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y122  resetn_reg_replica_2/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X80Y91   resetn_reg_replica_3/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y122  resetn_reg_replica_4/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X80Y78   resetn_reg_replica_5/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y122  resetn_reg_replica_6/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X80Y96   resetn_reg_replica_7/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y80   rstcnt_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y80   rstcnt_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y80   rstcnt_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y80   rstcnt_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y82   rstcnt_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y82   rstcnt_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y82   rstcnt_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y82   rstcnt_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y83   resetn_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y122  resetn_reg_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y91   resetn_reg_replica_3/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y96   resetn_reg_replica_7/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y96   resetn_reg_replica_9/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y80   rstcnt_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y80   rstcnt_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y80   rstcnt_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y80   rstcnt_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y83   resetn_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y83   resetn_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y122  resetn_reg_replica/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  clk_out_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        0.326ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.318ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[93].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        4.629ns  (logic 1.634ns (35.298%)  route 2.995ns (64.702%))
  Logic Levels:           6  (CARRY4=4 LUT5=2)
  Clock Path Skew:        -4.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.320ns = ( 21.320 - 20.000 ) 
    Source Clock Delay      (SCD):    5.633ns = ( 15.633 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.534    15.633    sys_clk_IBUF_BUFG
    SLICE_X89Y83         FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y83         FDRE (Prop_fdre_C_Q)         0.379    16.012 r  resetn_reg/Q
                         net (fo=1, routed)           0.215    16.227    checker/in_ptr_reg[16]_0
    SLICE_X88Y83         LUT5 (Prop_lut5_I3_O)        0.105    16.332 r  checker/ct_i_6/O
                         net (fo=1, routed)           0.000    16.332    checker/ct_i_6_n_0
    SLICE_X88Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    16.755 r  checker/ct_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.755    checker/ct_i_5_n_0
    SLICE_X88Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.855 r  checker/ct_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.855    checker/ct_i_4_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.955 r  checker/ct_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.955    checker/ct_i_3_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269    17.224 f  checker/ct_i_2/O[1]
                         net (fo=54, routed)          1.477    18.701    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[93].ram.r/prim_init.ram/addra[13]
    SLICE_X86Y97         LUT5 (Prop_lut5_I1_O)        0.258    18.959 r  checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[93].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__6/O
                         net (fo=3, routed)           1.303    20.262    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[93].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X3Y24         RAMB36E1                                     r  checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[93].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=16318, routed)       1.320    21.320    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[93].ram.r/prim_init.ram/clka
    RAMB36_X3Y24         RAMB36E1                                     r  checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[93].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    21.320    
                         clock uncertainty           -0.182    21.138    
    RAMB36_X3Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.550    20.588    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[93].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.588    
                         arrival time                         -20.262    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        4.567ns  (logic 1.654ns (36.218%)  route 2.913ns (63.782%))
  Logic Levels:           6  (CARRY4=4 LUT5=2)
  Clock Path Skew:        -4.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.330ns = ( 21.330 - 20.000 ) 
    Source Clock Delay      (SCD):    5.633ns = ( 15.633 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.534    15.633    sys_clk_IBUF_BUFG
    SLICE_X89Y83         FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y83         FDRE (Prop_fdre_C_Q)         0.379    16.012 r  resetn_reg/Q
                         net (fo=1, routed)           0.215    16.227    checker/in_ptr_reg[16]_0
    SLICE_X88Y83         LUT5 (Prop_lut5_I3_O)        0.105    16.332 r  checker/ct_i_6/O
                         net (fo=1, routed)           0.000    16.332    checker/ct_i_6_n_0
    SLICE_X88Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    16.755 r  checker/ct_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.755    checker/ct_i_5_n_0
    SLICE_X88Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.855 r  checker/ct_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.855    checker/ct_i_4_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.955 r  checker/ct_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.955    checker/ct_i_3_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    17.232 r  checker/ct_i_2/O[3]
                         net (fo=53, routed)          1.674    18.906    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X107Y103       LUT5 (Prop_lut5_I3_O)        0.270    19.176 r  checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__5/O
                         net (fo=3, routed)           1.024    20.200    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X6Y24         RAMB36E1                                     r  checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=16318, routed)       1.330    21.330    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/clka
    RAMB36_X6Y24         RAMB36E1                                     r  checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    21.330    
                         clock uncertainty           -0.182    21.148    
    RAMB36_X6Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.557    20.591    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.591    
                         arrival time                         -20.200    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.393ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        4.882ns  (logic 1.634ns (33.470%)  route 3.248ns (66.530%))
  Logic Levels:           6  (CARRY4=4 LUT5=2)
  Clock Path Skew:        -4.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 21.477 - 20.000 ) 
    Source Clock Delay      (SCD):    5.633ns = ( 15.633 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.534    15.633    sys_clk_IBUF_BUFG
    SLICE_X89Y83         FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y83         FDRE (Prop_fdre_C_Q)         0.379    16.012 r  resetn_reg/Q
                         net (fo=1, routed)           0.215    16.227    checker/in_ptr_reg[16]_0
    SLICE_X88Y83         LUT5 (Prop_lut5_I3_O)        0.105    16.332 r  checker/ct_i_6/O
                         net (fo=1, routed)           0.000    16.332    checker/ct_i_6_n_0
    SLICE_X88Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    16.755 r  checker/ct_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.755    checker/ct_i_5_n_0
    SLICE_X88Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.855 r  checker/ct_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.855    checker/ct_i_4_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.955 r  checker/ct_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.955    checker/ct_i_3_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    17.232 r  checker/ct_i_2/O[3]
                         net (fo=53, routed)          2.005    19.238    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/addra[15]
    SLICE_X62Y66         LUT5 (Prop_lut5_I2_O)        0.250    19.488 r  checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__21/O
                         net (fo=3, routed)           1.027    20.515    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y11         RAMB36E1                                     r  checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=16318, routed)       1.477    21.477    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    21.477    
                         clock uncertainty           -0.182    21.294    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    20.907    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.907    
                         arrival time                         -20.515    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.395ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        4.711ns  (logic 1.637ns (34.747%)  route 3.074ns (65.253%))
  Logic Levels:           6  (CARRY4=4 LUT5=2)
  Clock Path Skew:        -4.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 21.472 - 20.000 ) 
    Source Clock Delay      (SCD):    5.633ns = ( 15.633 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.534    15.633    sys_clk_IBUF_BUFG
    SLICE_X89Y83         FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y83         FDRE (Prop_fdre_C_Q)         0.379    16.012 r  resetn_reg/Q
                         net (fo=1, routed)           0.215    16.227    checker/in_ptr_reg[16]_0
    SLICE_X88Y83         LUT5 (Prop_lut5_I3_O)        0.105    16.332 r  checker/ct_i_6/O
                         net (fo=1, routed)           0.000    16.332    checker/ct_i_6_n_0
    SLICE_X88Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    16.755 r  checker/ct_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.755    checker/ct_i_5_n_0
    SLICE_X88Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.855 r  checker/ct_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.855    checker/ct_i_4_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.955 r  checker/ct_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.955    checker/ct_i_3_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269    17.224 f  checker/ct_i_2/O[1]
                         net (fo=54, routed)          1.596    18.821    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/addra[13]
    SLICE_X79Y72         LUT5 (Prop_lut5_I1_O)        0.261    19.082 r  checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__9/O
                         net (fo=3, routed)           1.262    20.344    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X3Y10         RAMB36E1                                     r  checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=16318, routed)       1.472    21.472    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    21.472    
                         clock uncertainty           -0.182    21.289    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.550    20.739    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.739    
                         arrival time                         -20.344    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.406ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        4.631ns  (logic 1.654ns (35.716%)  route 2.977ns (64.284%))
  Logic Levels:           6  (CARRY4=4 LUT5=2)
  Clock Path Skew:        -4.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.409ns = ( 21.409 - 20.000 ) 
    Source Clock Delay      (SCD):    5.633ns = ( 15.633 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.534    15.633    sys_clk_IBUF_BUFG
    SLICE_X89Y83         FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y83         FDRE (Prop_fdre_C_Q)         0.379    16.012 r  resetn_reg/Q
                         net (fo=1, routed)           0.215    16.227    checker/in_ptr_reg[16]_0
    SLICE_X88Y83         LUT5 (Prop_lut5_I3_O)        0.105    16.332 r  checker/ct_i_6/O
                         net (fo=1, routed)           0.000    16.332    checker/ct_i_6_n_0
    SLICE_X88Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    16.755 r  checker/ct_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.755    checker/ct_i_5_n_0
    SLICE_X88Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.855 r  checker/ct_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.855    checker/ct_i_4_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.955 r  checker/ct_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.955    checker/ct_i_3_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    17.232 r  checker/ct_i_2/O[3]
                         net (fo=53, routed)          1.674    18.906    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X107Y103       LUT5 (Prop_lut5_I3_O)        0.270    19.176 r  checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__5/O
                         net (fo=3, routed)           1.088    20.264    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X7Y22         RAMB36E1                                     r  checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=16318, routed)       1.409    21.409    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/clka
    RAMB36_X7Y22         RAMB36E1                                     r  checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    21.409    
                         clock uncertainty           -0.182    21.227    
    RAMB36_X7Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.557    20.670    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.670    
                         arrival time                         -20.264    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        4.684ns  (logic 1.634ns (34.888%)  route 3.050ns (65.112%))
  Logic Levels:           7  (CARRY4=5 LUT5=2)
  Clock Path Skew:        -4.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.319ns = ( 21.319 - 20.000 ) 
    Source Clock Delay      (SCD):    5.633ns = ( 15.633 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.534    15.633    sys_clk_IBUF_BUFG
    SLICE_X89Y83         FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y83         FDRE (Prop_fdre_C_Q)         0.379    16.012 r  resetn_reg/Q
                         net (fo=1, routed)           0.215    16.227    checker/in_ptr_reg[16]_0
    SLICE_X88Y83         LUT5 (Prop_lut5_I3_O)        0.105    16.332 r  checker/ct_i_6/O
                         net (fo=1, routed)           0.000    16.332    checker/ct_i_6_n_0
    SLICE_X88Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    16.755 r  checker/ct_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.755    checker/ct_i_5_n_0
    SLICE_X88Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.855 r  checker/ct_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.855    checker/ct_i_4_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.955 r  checker/ct_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.955    checker/ct_i_3_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    17.055 r  checker/ct_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.055    checker/ct_i_2_n_0
    SLICE_X88Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189    17.244 f  checker/ct_i_1/O[0]
                         net (fo=53, routed)          1.147    18.392    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/addra[16]
    SLICE_X88Y96         LUT5 (Prop_lut5_I1_O)        0.238    18.630 r  checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__7/O
                         net (fo=3, routed)           1.687    20.316    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X4Y27         RAMB36E1                                     r  checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=16318, routed)       1.319    21.319    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/clka
    RAMB36_X4Y27         RAMB36E1                                     r  checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    21.319    
                         clock uncertainty           -0.182    21.137    
    RAMB36_X4Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    20.750    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.750    
                         arrival time                         -20.316    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.441ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        4.908ns  (logic 1.621ns (33.029%)  route 3.287ns (66.971%))
  Logic Levels:           6  (CARRY4=4 LUT5=2)
  Clock Path Skew:        -4.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 21.551 - 20.000 ) 
    Source Clock Delay      (SCD):    5.633ns = ( 15.633 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.534    15.633    sys_clk_IBUF_BUFG
    SLICE_X89Y83         FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y83         FDRE (Prop_fdre_C_Q)         0.379    16.012 r  resetn_reg/Q
                         net (fo=1, routed)           0.215    16.227    checker/in_ptr_reg[16]_0
    SLICE_X88Y83         LUT5 (Prop_lut5_I3_O)        0.105    16.332 r  checker/ct_i_6/O
                         net (fo=1, routed)           0.000    16.332    checker/ct_i_6_n_0
    SLICE_X88Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    16.755 r  checker/ct_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.755    checker/ct_i_5_n_0
    SLICE_X88Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.855 r  checker/ct_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.855    checker/ct_i_4_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.955 r  checker/ct_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.955    checker/ct_i_3_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269    17.224 f  checker/ct_i_2/O[1]
                         net (fo=54, routed)          1.772    18.996    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/addra[13]
    SLICE_X118Y71        LUT5 (Prop_lut5_I0_O)        0.245    19.241 r  checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__14/O
                         net (fo=3, routed)           1.300    20.541    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X7Y10         RAMB36E1                                     r  checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=16318, routed)       1.551    21.551    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/clka
    RAMB36_X7Y10         RAMB36E1                                     r  checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    21.551    
                         clock uncertainty           -0.182    21.368    
    RAMB36_X7Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    20.981    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.981    
                         arrival time                         -20.541    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.456ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        4.816ns  (logic 1.634ns (33.931%)  route 3.182ns (66.069%))
  Logic Levels:           6  (CARRY4=4 LUT5=2)
  Clock Path Skew:        -4.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 21.474 - 20.000 ) 
    Source Clock Delay      (SCD):    5.633ns = ( 15.633 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.534    15.633    sys_clk_IBUF_BUFG
    SLICE_X89Y83         FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y83         FDRE (Prop_fdre_C_Q)         0.379    16.012 r  resetn_reg/Q
                         net (fo=1, routed)           0.215    16.227    checker/in_ptr_reg[16]_0
    SLICE_X88Y83         LUT5 (Prop_lut5_I3_O)        0.105    16.332 r  checker/ct_i_6/O
                         net (fo=1, routed)           0.000    16.332    checker/ct_i_6_n_0
    SLICE_X88Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    16.755 r  checker/ct_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.755    checker/ct_i_5_n_0
    SLICE_X88Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.855 r  checker/ct_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.855    checker/ct_i_4_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.955 r  checker/ct_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.955    checker/ct_i_3_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    17.232 r  checker/ct_i_2/O[3]
                         net (fo=53, routed)          2.005    19.238    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/addra[15]
    SLICE_X62Y66         LUT5 (Prop_lut5_I2_O)        0.250    19.488 r  checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__21/O
                         net (fo=3, routed)           0.961    20.448    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y12         RAMB36E1                                     r  checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=16318, routed)       1.474    21.474    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    21.474    
                         clock uncertainty           -0.182    21.291    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    20.904    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.904    
                         arrival time                         -20.448    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.517ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        4.447ns  (logic 1.650ns (37.105%)  route 2.797ns (62.895%))
  Logic Levels:           6  (CARRY4=4 LUT5=2)
  Clock Path Skew:        -4.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.328ns = ( 21.328 - 20.000 ) 
    Source Clock Delay      (SCD):    5.633ns = ( 15.633 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.534    15.633    sys_clk_IBUF_BUFG
    SLICE_X89Y83         FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y83         FDRE (Prop_fdre_C_Q)         0.379    16.012 r  resetn_reg/Q
                         net (fo=1, routed)           0.215    16.227    checker/in_ptr_reg[16]_0
    SLICE_X88Y83         LUT5 (Prop_lut5_I3_O)        0.105    16.332 r  checker/ct_i_6/O
                         net (fo=1, routed)           0.000    16.332    checker/ct_i_6_n_0
    SLICE_X88Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    16.755 r  checker/ct_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.755    checker/ct_i_5_n_0
    SLICE_X88Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.855 r  checker/ct_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.855    checker/ct_i_4_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.955 r  checker/ct_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.955    checker/ct_i_3_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    17.232 r  checker/ct_i_2/O[3]
                         net (fo=53, routed)          1.186    18.418    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_init.ram/addra[15]
    SLICE_X89Y100        LUT5 (Prop_lut5_I2_O)        0.266    18.684 r  checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           1.395    20.080    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X5Y28         RAMB36E1                                     r  checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=16318, routed)       1.328    21.328    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X5Y28         RAMB36E1                                     r  checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    21.328    
                         clock uncertainty           -0.182    21.146    
    RAMB36_X5Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.550    20.596    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.596    
                         arrival time                         -20.080    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.523ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        4.603ns  (logic 1.621ns (35.220%)  route 2.982ns (64.780%))
  Logic Levels:           6  (CARRY4=4 LUT5=2)
  Clock Path Skew:        -4.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.327ns = ( 21.327 - 20.000 ) 
    Source Clock Delay      (SCD):    5.633ns = ( 15.633 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.534    15.633    sys_clk_IBUF_BUFG
    SLICE_X89Y83         FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y83         FDRE (Prop_fdre_C_Q)         0.379    16.012 r  resetn_reg/Q
                         net (fo=1, routed)           0.215    16.227    checker/in_ptr_reg[16]_0
    SLICE_X88Y83         LUT5 (Prop_lut5_I3_O)        0.105    16.332 r  checker/ct_i_6/O
                         net (fo=1, routed)           0.000    16.332    checker/ct_i_6_n_0
    SLICE_X88Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    16.755 r  checker/ct_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.755    checker/ct_i_5_n_0
    SLICE_X88Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.855 r  checker/ct_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.855    checker/ct_i_4_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.955 r  checker/ct_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.955    checker/ct_i_3_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269    17.224 f  checker/ct_i_2/O[1]
                         net (fo=54, routed)          1.512    18.737    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/addra[13]
    SLICE_X104Y85        LUT5 (Prop_lut5_I0_O)        0.245    18.982 r  checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__8/O
                         net (fo=3, routed)           1.254    20.235    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X5Y21         RAMB36E1                                     r  checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=16318, routed)       1.327    21.327    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/clka
    RAMB36_X5Y21         RAMB36E1                                     r  checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    21.327    
                         clock uncertainty           -0.182    21.145    
    RAMB36_X5Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    20.758    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.758    
                         arrival time                         -20.235    
  -------------------------------------------------------------------
                         slack                                  0.523    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.318ns  (arrival time - required time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.464ns (84.295%)  route 0.086ns (15.705%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -1.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.635     1.988    sys_clk_IBUF_BUFG
    SLICE_X89Y83         FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y83         FDRE (Prop_fdre_C_Q)         0.141     2.129 r  resetn_reg/Q
                         net (fo=1, routed)           0.086     2.215    checker/in_ptr_reg[16]_0
    SLICE_X88Y83         LUT5 (Prop_lut5_I3_O)        0.045     2.260 r  checker/ct_i_6/O
                         net (fo=1, routed)           0.000     2.260    checker/ct_i_6_n_0
    SLICE_X88Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.405 r  checker/ct_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.405    checker/ct_i_5_n_0
    SLICE_X88Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.445 r  checker/ct_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.445    checker/ct_i_4_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.485 r  checker/ct_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.485    checker/ct_i_3_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.538 r  checker/ct_i_2/O[0]
                         net (fo=54, routed)          0.000     2.538    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[0]
    SLICE_X88Y86         FDRE                                         r  checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16318, routed)       0.909     0.909    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X88Y86         FDRE                                         r  checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.000     0.909    
                         clock uncertainty            0.182     1.091    
    SLICE_X88Y86         FDRE (Hold_fdre_C_D)         0.130     1.221    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           2.538    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.331ns  (arrival time - required time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.477ns (84.658%)  route 0.086ns (15.342%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -1.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.635     1.988    sys_clk_IBUF_BUFG
    SLICE_X89Y83         FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y83         FDRE (Prop_fdre_C_Q)         0.141     2.129 r  resetn_reg/Q
                         net (fo=1, routed)           0.086     2.215    checker/in_ptr_reg[16]_0
    SLICE_X88Y83         LUT5 (Prop_lut5_I3_O)        0.045     2.260 r  checker/ct_i_6/O
                         net (fo=1, routed)           0.000     2.260    checker/ct_i_6_n_0
    SLICE_X88Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.405 r  checker/ct_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.405    checker/ct_i_5_n_0
    SLICE_X88Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.445 r  checker/ct_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.445    checker/ct_i_4_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.485 r  checker/ct_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.485    checker/ct_i_3_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.551 r  checker/ct_i_2/O[2]
                         net (fo=53, routed)          0.000     2.551    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[2]
    SLICE_X88Y86         FDRE                                         r  checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16318, routed)       0.909     0.909    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X88Y86         FDRE                                         r  checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.000     0.909    
                         clock uncertainty            0.182     1.091    
    SLICE_X88Y86         FDRE (Hold_fdre_C_D)         0.130     1.221    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           2.551    
  -------------------------------------------------------------------
                         slack                                  1.331    

Slack (MET) :             1.354ns  (arrival time - required time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.500ns (85.259%)  route 0.086ns (14.741%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -1.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.635     1.988    sys_clk_IBUF_BUFG
    SLICE_X89Y83         FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y83         FDRE (Prop_fdre_C_Q)         0.141     2.129 r  resetn_reg/Q
                         net (fo=1, routed)           0.086     2.215    checker/in_ptr_reg[16]_0
    SLICE_X88Y83         LUT5 (Prop_lut5_I3_O)        0.045     2.260 r  checker/ct_i_6/O
                         net (fo=1, routed)           0.000     2.260    checker/ct_i_6_n_0
    SLICE_X88Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.405 r  checker/ct_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.405    checker/ct_i_5_n_0
    SLICE_X88Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.445 r  checker/ct_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.445    checker/ct_i_4_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.485 r  checker/ct_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.485    checker/ct_i_3_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.574 r  checker/ct_i_2/O[1]
                         net (fo=54, routed)          0.000     2.574    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[1]
    SLICE_X88Y86         FDRE                                         r  checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16318, routed)       0.909     0.909    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X88Y86         FDRE                                         r  checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.000     0.909    
                         clock uncertainty            0.182     1.091    
    SLICE_X88Y86         FDRE (Hold_fdre_C_D)         0.130     1.221    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           2.574    
  -------------------------------------------------------------------
                         slack                                  1.354    

Slack (MET) :             1.356ns  (arrival time - required time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.502ns (85.309%)  route 0.086ns (14.691%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -1.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.635     1.988    sys_clk_IBUF_BUFG
    SLICE_X89Y83         FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y83         FDRE (Prop_fdre_C_Q)         0.141     2.129 r  resetn_reg/Q
                         net (fo=1, routed)           0.086     2.215    checker/in_ptr_reg[16]_0
    SLICE_X88Y83         LUT5 (Prop_lut5_I3_O)        0.045     2.260 r  checker/ct_i_6/O
                         net (fo=1, routed)           0.000     2.260    checker/ct_i_6_n_0
    SLICE_X88Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.405 r  checker/ct_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.405    checker/ct_i_5_n_0
    SLICE_X88Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.445 r  checker/ct_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.445    checker/ct_i_4_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.485 r  checker/ct_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.485    checker/ct_i_3_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.576 r  checker/ct_i_2/O[3]
                         net (fo=53, routed)          0.000     2.576    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[3]
    SLICE_X88Y86         FDRE                                         r  checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16318, routed)       0.909     0.909    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X88Y86         FDRE                                         r  checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                         clock pessimism              0.000     0.909    
                         clock uncertainty            0.182     1.091    
    SLICE_X88Y86         FDRE (Hold_fdre_C_D)         0.130     1.221    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           2.576    
  -------------------------------------------------------------------
                         slack                                  1.356    

Slack (MET) :             1.357ns  (arrival time - required time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.504ns (85.359%)  route 0.086ns (14.641%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -1.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.635     1.988    sys_clk_IBUF_BUFG
    SLICE_X89Y83         FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y83         FDRE (Prop_fdre_C_Q)         0.141     2.129 r  resetn_reg/Q
                         net (fo=1, routed)           0.086     2.215    checker/in_ptr_reg[16]_0
    SLICE_X88Y83         LUT5 (Prop_lut5_I3_O)        0.045     2.260 r  checker/ct_i_6/O
                         net (fo=1, routed)           0.000     2.260    checker/ct_i_6_n_0
    SLICE_X88Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.405 r  checker/ct_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.405    checker/ct_i_5_n_0
    SLICE_X88Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.445 r  checker/ct_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.445    checker/ct_i_4_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.485 r  checker/ct_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.485    checker/ct_i_3_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.525 r  checker/ct_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.525    checker/ct_i_2_n_0
    SLICE_X88Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.578 r  checker/ct_i_1/O[0]
                         net (fo=53, routed)          0.000     2.578    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[4]
    SLICE_X88Y87         FDRE                                         r  checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16318, routed)       0.910     0.910    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X88Y87         FDRE                                         r  checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                         clock pessimism              0.000     0.910    
                         clock uncertainty            0.182     1.092    
    SLICE_X88Y87         FDRE (Hold_fdre_C_D)         0.130     1.222    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           2.578    
  -------------------------------------------------------------------
                         slack                                  1.357    

Slack (MET) :             1.419ns  (arrival time - required time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.256ns (37.542%)  route 0.426ns (62.458%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        -1.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.945ns
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.635     1.988    sys_clk_IBUF_BUFG
    SLICE_X89Y83         FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y83         FDRE (Prop_fdre_C_Q)         0.141     2.129 r  resetn_reg/Q
                         net (fo=1, routed)           0.086     2.215    checker/in_ptr_reg[16]_0
    SLICE_X88Y83         LUT5 (Prop_lut5_I3_O)        0.045     2.260 r  checker/ct_i_6/O
                         net (fo=1, routed)           0.000     2.260    checker/ct_i_6_n_0
    SLICE_X88Y83         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.330 r  checker/ct_i_5/O[0]
                         net (fo=116, routed)         0.339     2.670    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/addra[0]
    RAMB36_X5Y16         RAMB36E1                                     r  checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16318, routed)       0.945     0.945    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/clka
    RAMB36_X5Y16         RAMB36E1                                     r  checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.945    
                         clock uncertainty            0.182     1.128    
    RAMB36_X5Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.123     1.251    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           2.670    
  -------------------------------------------------------------------
                         slack                                  1.419    

Slack (MET) :             1.437ns  (arrival time - required time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.291ns (41.461%)  route 0.411ns (58.539%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        -1.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.635     1.988    sys_clk_IBUF_BUFG
    SLICE_X89Y83         FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y83         FDRE (Prop_fdre_C_Q)         0.141     2.129 r  resetn_reg/Q
                         net (fo=1, routed)           0.086     2.215    checker/in_ptr_reg[16]_0
    SLICE_X88Y83         LUT5 (Prop_lut5_I3_O)        0.045     2.260 r  checker/ct_i_6/O
                         net (fo=1, routed)           0.000     2.260    checker/ct_i_6_n_0
    SLICE_X88Y83         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     2.365 r  checker/ct_i_5/O[1]
                         net (fo=116, routed)         0.324     2.690    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/addra[1]
    RAMB36_X5Y17         RAMB36E1                                     r  checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16318, routed)       0.950     0.950    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/clka
    RAMB36_X5Y17         RAMB36E1                                     r  checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.950    
                         clock uncertainty            0.182     1.133    
    RAMB36_X5Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.120     1.253    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           2.690    
  -------------------------------------------------------------------
                         slack                                  1.437    

Slack (MET) :             1.450ns  (arrival time - required time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.291ns (41.013%)  route 0.419ns (58.987%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        -1.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.945ns
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.635     1.988    sys_clk_IBUF_BUFG
    SLICE_X89Y83         FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y83         FDRE (Prop_fdre_C_Q)         0.141     2.129 r  resetn_reg/Q
                         net (fo=1, routed)           0.086     2.215    checker/in_ptr_reg[16]_0
    SLICE_X88Y83         LUT5 (Prop_lut5_I3_O)        0.045     2.260 r  checker/ct_i_6/O
                         net (fo=1, routed)           0.000     2.260    checker/ct_i_6_n_0
    SLICE_X88Y83         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     2.365 r  checker/ct_i_5/O[1]
                         net (fo=116, routed)         0.332     2.698    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/addra[1]
    RAMB36_X5Y16         RAMB36E1                                     r  checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16318, routed)       0.945     0.945    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/clka
    RAMB36_X5Y16         RAMB36E1                                     r  checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.945    
                         clock uncertainty            0.182     1.128    
    RAMB36_X5Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.120     1.248    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           2.698    
  -------------------------------------------------------------------
                         slack                                  1.450    

Slack (MET) :             1.506ns  (arrival time - required time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.256ns (33.520%)  route 0.508ns (66.480%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        -1.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.940ns
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.635     1.988    sys_clk_IBUF_BUFG
    SLICE_X89Y83         FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y83         FDRE (Prop_fdre_C_Q)         0.141     2.129 r  resetn_reg/Q
                         net (fo=1, routed)           0.086     2.215    checker/in_ptr_reg[16]_0
    SLICE_X88Y83         LUT5 (Prop_lut5_I3_O)        0.045     2.260 r  checker/ct_i_6/O
                         net (fo=1, routed)           0.000     2.260    checker/ct_i_6_n_0
    SLICE_X88Y83         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.330 r  checker/ct_i_5/O[0]
                         net (fo=116, routed)         0.421     2.752    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[0]
    RAMB36_X5Y15         RAMB36E1                                     r  checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16318, routed)       0.940     0.940    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X5Y15         RAMB36E1                                     r  checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.940    
                         clock uncertainty            0.182     1.123    
    RAMB36_X5Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.123     1.246    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           2.752    
  -------------------------------------------------------------------
                         slack                                  1.506    

Slack (MET) :             1.525ns  (arrival time - required time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.351ns (44.920%)  route 0.430ns (55.080%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        -1.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.945ns
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.635     1.988    sys_clk_IBUF_BUFG
    SLICE_X89Y83         FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y83         FDRE (Prop_fdre_C_Q)         0.141     2.129 r  resetn_reg/Q
                         net (fo=1, routed)           0.086     2.215    checker/in_ptr_reg[16]_0
    SLICE_X88Y83         LUT5 (Prop_lut5_I3_O)        0.045     2.260 r  checker/ct_i_6/O
                         net (fo=1, routed)           0.000     2.260    checker/ct_i_6_n_0
    SLICE_X88Y83         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.165     2.425 r  checker/ct_i_5/O[3]
                         net (fo=116, routed)         0.344     2.769    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/addra[3]
    RAMB36_X5Y16         RAMB36E1                                     r  checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16318, routed)       0.945     0.945    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/clka
    RAMB36_X5Y16         RAMB36E1                                     r  checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.945    
                         clock uncertainty            0.182     1.128    
    RAMB36_X5Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.117     1.245    checker/ct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           2.769    
  -------------------------------------------------------------------
                         slack                                  1.525    





