Summary
======
Overall execution cycle = 44306922
Total execution cycles per core:
- Processor 0 = 41005818
- Processor 1 = 40403818
- Processor 2 = 44306922
- Processor 3 = 41075061
======
Number of compute cycles per core:
- Processor 0 = 10430314
- Processor 1 = 10383276
- Processor 2 = 10430338
- Processor 3 = 10394904
======
Number of load/store instructions per core:
- Processor 0: Load = 1489888, Store = 1007461
- Processor 1: Load = 1485857, Store = 1004611
- Processor 2: Load = 1492629, Store = 1016428
- Processor 3: Load = 1493736, Store = 1009391
======
Number of idle cycles
- Processor 0 = 30575504
- Processor 1 = 30020542
- Processor 2 = 33876584
- Processor 3 = 30680157
======
Data cache miss rate for each core
- Processor 0 = 0.437375793291206 (1092280/2497349)
- Processor 1 = 0.4368383773652181 (1087932/2490468)
- Processor 2 = 0.440167760238209 (1104406/2509057)
- Processor 3 = 0.43754112356264785 (1095221/2503127)
======
Amount of Data traffic in bytes on the bus
= 3655480
======
Number of invalidations or updates on the bus
= 115082
======
Distribution of accesses to private data versus shared data
- Cache 0: numPrivateAccess = 2028677, numSharedAccess = 468672
- Cache 1: numPrivateAccess = 2029648, numSharedAccess = 460820
- Cache 2: numPrivateAccess = 2051512, numSharedAccess = 457545
- Cache 3: numPrivateAccess = 2033674, numSharedAccess = 469453
======
Number of times each state is entered
- Cache 0: numO = 0
- Cache 1: numO = 0
- Cache 2: numO = 0
- Cache 3: numO = 2
