{
  "module_name": "clk-mt2712-apmixedsys.c",
  "hash_id": "cf2b7504e40e4515263bbcd065afd62847e42890e627db83c6f6c3bf7a97a3d6",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/mediatek/clk-mt2712-apmixedsys.c",
  "human_readable_source": "\n \n#include <linux/clk.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n\n#include \"clk-pll.h\"\n#include \"clk-mtk.h\"\n\n#include <dt-bindings/clock/mt2712-clk.h>\n\n#define MT2712_PLL_FMAX\t\t(3000UL * MHZ)\n\n#define CON0_MT2712_RST_BAR\tBIT(24)\n\n#define PLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits,\t\\\n\t\t\t_pd_reg, _pd_shift, _tuner_reg, _tuner_en_reg,\t\\\n\t\t\t_tuner_en_bit, _pcw_reg, _pcw_shift,\t\t\\\n\t\t\t_div_table) {\t\t\t\t\t\\\n\t\t.id = _id,\t\t\t\t\t\t\\\n\t\t.name = _name,\t\t\t\t\t\t\\\n\t\t.reg = _reg,\t\t\t\t\t\t\\\n\t\t.pwr_reg = _pwr_reg,\t\t\t\t\t\\\n\t\t.en_mask = _en_mask,\t\t\t\t\t\\\n\t\t.flags = _flags,\t\t\t\t\t\\\n\t\t.rst_bar_mask = CON0_MT2712_RST_BAR,\t\t\t\\\n\t\t.fmax = MT2712_PLL_FMAX,\t\t\t\t\\\n\t\t.pcwbits = _pcwbits,\t\t\t\t\t\\\n\t\t.pd_reg = _pd_reg,\t\t\t\t\t\\\n\t\t.pd_shift = _pd_shift,\t\t\t\t\t\\\n\t\t.tuner_reg = _tuner_reg,\t\t\t\t\\\n\t\t.tuner_en_reg = _tuner_en_reg,\t\t\t\t\\\n\t\t.tuner_en_bit = _tuner_en_bit,\t\t\t\t\\\n\t\t.pcw_reg = _pcw_reg,\t\t\t\t\t\\\n\t\t.pcw_shift = _pcw_shift,\t\t\t\t\\\n\t\t.div_table = _div_table,\t\t\t\t\\\n\t}\n\n#define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits,\t\\\n\t\t\t_pd_reg, _pd_shift, _tuner_reg, _tuner_en_reg,\t\\\n\t\t\t_tuner_en_bit, _pcw_reg, _pcw_shift)\t\t\\\n\t\tPLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags,\t\\\n\t\t\t_pcwbits, _pd_reg, _pd_shift, _tuner_reg,\t\\\n\t\t\t_tuner_en_reg, _tuner_en_bit, _pcw_reg,\t\t\\\n\t\t\t_pcw_shift, NULL)\n\nstatic const struct mtk_pll_div_table armca35pll_div_table[] = {\n\t{ .div = 0, .freq = MT2712_PLL_FMAX },\n\t{ .div = 1, .freq = 1202500000 },\n\t{ .div = 2, .freq = 500500000 },\n\t{ .div = 3, .freq = 315250000 },\n\t{ .div = 4, .freq = 157625000 },\n\t{   }\n};\n\nstatic const struct mtk_pll_div_table armca72pll_div_table[] = {\n\t{ .div = 0, .freq = MT2712_PLL_FMAX },\n\t{ .div = 1, .freq = 994500000 },\n\t{ .div = 2, .freq = 520000000 },\n\t{ .div = 3, .freq = 315250000 },\n\t{ .div = 4, .freq = 157625000 },\n\t{   }\n};\n\nstatic const struct mtk_pll_div_table mmpll_div_table[] = {\n\t{ .div = 0, .freq = MT2712_PLL_FMAX },\n\t{ .div = 1, .freq = 1001000000 },\n\t{ .div = 2, .freq = 601250000 },\n\t{ .div = 3, .freq = 250250000 },\n\t{ .div = 4, .freq = 125125000 },\n\t{   }\n};\n\nstatic const struct mtk_pll_data plls[] = {\n\tPLL(CLK_APMIXED_MAINPLL, \"mainpll\", 0x0230, 0x023C, 0xf0000100,\n\t    HAVE_RST_BAR, 31, 0x0230, 4, 0, 0, 0, 0x0234, 0),\n\tPLL(CLK_APMIXED_UNIVPLL, \"univpll\", 0x0240, 0x024C, 0xfe000100,\n\t    HAVE_RST_BAR, 31, 0x0240, 4, 0, 0, 0, 0x0244, 0),\n\tPLL(CLK_APMIXED_VCODECPLL, \"vcodecpll\", 0x0320, 0x032C, 0xc0000100,\n\t    0, 31, 0x0320, 4, 0, 0, 0, 0x0324, 0),\n\tPLL(CLK_APMIXED_VENCPLL, \"vencpll\", 0x0280, 0x028C, 0x00000100,\n\t    0, 31, 0x0280, 4, 0, 0, 0, 0x0284, 0),\n\tPLL(CLK_APMIXED_APLL1, \"apll1\", 0x0330, 0x0340, 0x00000100,\n\t    0, 31, 0x0330, 4, 0x0338, 0x0014, 0, 0x0334, 0),\n\tPLL(CLK_APMIXED_APLL2, \"apll2\", 0x0350, 0x0360, 0x00000100,\n\t    0, 31, 0x0350, 4, 0x0358, 0x0014, 1, 0x0354, 0),\n\tPLL(CLK_APMIXED_LVDSPLL, \"lvdspll\", 0x0370, 0x037c, 0x00000100,\n\t    0, 31, 0x0370, 4, 0, 0, 0, 0x0374, 0),\n\tPLL(CLK_APMIXED_LVDSPLL2, \"lvdspll2\", 0x0390, 0x039C, 0x00000100,\n\t    0, 31, 0x0390, 4, 0, 0, 0, 0x0394, 0),\n\tPLL(CLK_APMIXED_MSDCPLL, \"msdcpll\", 0x0270, 0x027C, 0x00000100,\n\t    0, 31, 0x0270, 4, 0, 0, 0, 0x0274, 0),\n\tPLL(CLK_APMIXED_MSDCPLL2, \"msdcpll2\", 0x0410, 0x041C, 0x00000100,\n\t    0, 31, 0x0410, 4, 0, 0, 0, 0x0414, 0),\n\tPLL(CLK_APMIXED_TVDPLL, \"tvdpll\", 0x0290, 0x029C, 0xc0000100,\n\t    0, 31, 0x0290, 4, 0, 0, 0, 0x0294, 0),\n\tPLL_B(CLK_APMIXED_MMPLL, \"mmpll\", 0x0250, 0x0260, 0x00000100,\n\t      0, 31, 0x0250, 4, 0, 0, 0, 0x0254, 0, mmpll_div_table),\n\tPLL_B(CLK_APMIXED_ARMCA35PLL, \"armca35pll\", 0x0100, 0x0110, 0xf0000100,\n\t      HAVE_RST_BAR, 31, 0x0100, 4, 0, 0, 0, 0x0104, 0, armca35pll_div_table),\n\tPLL_B(CLK_APMIXED_ARMCA72PLL, \"armca72pll\", 0x0210, 0x0220, 0x00000100,\n\t      0, 31, 0x0210, 4, 0, 0, 0, 0x0214, 0, armca72pll_div_table),\n\tPLL(CLK_APMIXED_ETHERPLL, \"etherpll\", 0x0300, 0x030C, 0xc0000100,\n\t    0, 31, 0x0300, 4, 0, 0, 0, 0x0304, 0),\n};\n\nstatic int clk_mt2712_apmixed_probe(struct platform_device *pdev)\n{\n\tstruct clk_hw_onecell_data *clk_data;\n\tint r;\n\tstruct device_node *node = pdev->dev.of_node;\n\n\tclk_data = mtk_alloc_clk_data(CLK_APMIXED_NR_CLK);\n\tif (!clk_data)\n\t\treturn -ENOMEM;\n\n\tr = mtk_clk_register_plls(node, plls, ARRAY_SIZE(plls), clk_data);\n\tif (r)\n\t\tgoto free_clk_data;\n\n\tr = of_clk_add_hw_provider(node, of_clk_hw_onecell_get, clk_data);\n\tif (r) {\n\t\tdev_err(&pdev->dev, \"Cannot register clock provider: %d\\n\", r);\n\t\tgoto unregister_plls;\n\t}\n\n\treturn 0;\n\nunregister_plls:\n\tmtk_clk_unregister_plls(plls, ARRAY_SIZE(plls), clk_data);\nfree_clk_data:\n\tmtk_free_clk_data(clk_data);\n\treturn r;\n}\n\nstatic void clk_mt2712_apmixed_remove(struct platform_device *pdev)\n{\n\tstruct device_node *node = pdev->dev.of_node;\n\tstruct clk_hw_onecell_data *clk_data = platform_get_drvdata(pdev);\n\n\tof_clk_del_provider(node);\n\tmtk_clk_unregister_plls(plls, ARRAY_SIZE(plls), clk_data);\n\tmtk_free_clk_data(clk_data);\n}\n\nstatic const struct of_device_id of_match_clk_mt2712_apmixed[] = {\n\t{ .compatible = \"mediatek,mt2712-apmixedsys\" },\n\t{   }\n};\nMODULE_DEVICE_TABLE(of, of_match_clk_mt2712_apmixed);\n\nstatic struct platform_driver clk_mt2712_apmixed_drv = {\n\t.probe = clk_mt2712_apmixed_probe,\n\t.remove_new = clk_mt2712_apmixed_remove,\n\t.driver = {\n\t\t.name = \"clk-mt2712-apmixed\",\n\t\t.of_match_table = of_match_clk_mt2712_apmixed,\n\t},\n};\nmodule_platform_driver(clk_mt2712_apmixed_drv)\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}