

================================================================
== Vivado HLS Report for 'filter_top_dummy_proc_fe'
================================================================
* Date:           Thu Jan 25 09:57:29 2018

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        fft_filter_hlsprj
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k410tffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   3.30|      2.39|        0.41|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  12289|  12289|  12289|  12289|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  12288|  12288|         6|          -|          -|  2048|    no    |
        +----------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       0|      52|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        2|      -|       0|       0|
|Multiplexer      |        -|      -|       -|      98|
|Register         |        -|      -|     314|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        2|      0|     314|     150|
+-----------------+---------+-------+--------+--------+
|Available        |     1590|   1540|  508400|  254200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    +--------------------------+-------------------------------------------------+---------+---+----+------+-----+------+-------------+
    |          Memory          |                      Module                     | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+-------------------------------------------------+---------+---+----+------+-----+------+-------------+
    |detector_tail_M_real_V_U  |filter_top_dummy_proc_fe_detector_tail_M_real_V  |        1|  0|   0|   512|   32|     1|        16384|
    |detector_tail_M_imag_V_U  |filter_top_dummy_proc_fe_detector_tail_M_real_V  |        1|  0|   0|   512|   32|     1|        16384|
    +--------------------------+-------------------------------------------------+---------+---+----+------+-----+------+-------------+
    |Total                     |                                                 |        2|  0|   0|  1024|   64|     2|        32768|
    +--------------------------+-------------------------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_221_p2       |     +    |      0|  0|  12|          12|           1|
    |tmp_2_fu_252_p2     |     +    |      0|  0|  11|          11|          11|
    |ap_sig_bdd_181      |    and   |      0|  0|   1|           1|           1|
    |exitcond_fu_215_p2  |   icmp   |      0|  0|  13|          12|          13|
    |icmp_fu_242_p2      |   icmp   |      0|  0|   2|           3|           1|
    |tmp_4_fu_276_p2     |   icmp   |      0|  0|  12|          12|          11|
    |ap_sig_bdd_168      |    or    |      0|  0|   1|           1|           1|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  52|          52|          39|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |   4|         10|    1|         10|
    |detector_tail_M_imag_V_address0  |   9|          3|    9|         27|
    |detector_tail_M_real_V_address0  |   9|          3|    9|         27|
    |i_reg_176                        |  12|          2|   12|         24|
    |output_xn1_din                   |  64|          3|   64|        192|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  98|         21|   95|        280|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |   9|   0|    9|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |detector_tail_M_imag_V_load_reg_370  |  32|   0|   32|          0|
    |detector_tail_M_real_V_load_reg_365  |  32|   0|   32|          0|
    |i_1_reg_302                          |  12|   0|   12|          0|
    |i_reg_176                            |  12|   0|   12|          0|
    |icmp_reg_323                         |   1|   0|    1|          0|
    |in_M_imag_V_load_new_reg_357         |  32|   0|   32|          0|
    |in_load_reg_347                      |  64|   0|   64|          0|
    |input_xn2_load_reg_318               |  64|   0|   64|          0|
    |tmp_2_reg_327                        |  11|   0|   11|          0|
    |tmp_7_reg_352                        |  32|   0|   32|          0|
    |tmp_reg_307                          |  12|   0|   64|         52|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 314|   0|  366|         52|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+--------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | filter_top_dummy_proc_fe | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | filter_top_dummy_proc_fe | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | filter_top_dummy_proc_fe | return value |
|ap_done                   | out |    1| ap_ctrl_hs | filter_top_dummy_proc_fe | return value |
|ap_continue               |  in |    1| ap_ctrl_hs | filter_top_dummy_proc_fe | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | filter_top_dummy_proc_fe | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | filter_top_dummy_proc_fe | return value |
|config_fwd_data_V_din     | out |   16|   ap_fifo  |     config_fwd_data_V    |    pointer   |
|config_fwd_data_V_full_n  |  in |    1|   ap_fifo  |     config_fwd_data_V    |    pointer   |
|config_fwd_data_V_write   | out |    1|   ap_fifo  |     config_fwd_data_V    |    pointer   |
|config_inv_data_V_din     | out |   16|   ap_fifo  |     config_inv_data_V    |    pointer   |
|config_inv_data_V_full_n  |  in |    1|   ap_fifo  |     config_inv_data_V    |    pointer   |
|config_inv_data_V_write   | out |    1|   ap_fifo  |     config_inv_data_V    |    pointer   |
|in_r_address0             | out |   11|  ap_memory |           in_r           |     array    |
|in_r_ce0                  | out |    1|  ap_memory |           in_r           |     array    |
|in_r_q0                   |  in |   64|  ap_memory |           in_r           |     array    |
|input_xn2_address0        | out |   11|  ap_memory |         input_xn2        |     array    |
|input_xn2_ce0             | out |    1|  ap_memory |         input_xn2        |     array    |
|input_xn2_q0              |  in |   64|  ap_memory |         input_xn2        |     array    |
|output_xn1_din            | out |   64|   ap_fifo  |        output_xn1        |    pointer   |
|output_xn1_full_n         |  in |    1|   ap_fifo  |        output_xn1        |    pointer   |
|output_xn1_write          | out |    1|   ap_fifo  |        output_xn1        |    pointer   |
|output_xn2_din            | out |   64|   ap_fifo  |        output_xn2        |    pointer   |
|output_xn2_full_n         |  in |    1|   ap_fifo  |        output_xn2        |    pointer   |
|output_xn2_write          | out |    1|   ap_fifo  |        output_xn2        |    pointer   |
+--------------------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 9
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / (!icmp)
	8  / (icmp)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	2  / true
8 --> 
	9  / true
9 --> 
	7  / true
* FSM state operations: 

 <State 1>: 1.44ns
ST_1: stg_10 [1/1] 0.00ns
_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit:0  call void (...)* @_ssdm_op_SpecInterface(i64* %output_xn2, [8 x i8]* @str83, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str83, [8 x i8]* @str83, [8 x i8]* @str83)

ST_1: stg_11 [1/1] 0.00ns
_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit:1  call void (...)* @_ssdm_op_SpecInterface(i64* %output_xn1, [8 x i8]* @str82, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str82, [8 x i8]* @str82, [8 x i8]* @str82)

ST_1: stg_12 [1/1] 0.00ns
_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit:2  call void (...)* @_ssdm_op_SpecInterface(i16* %config_inv_data_V, [8 x i8]* @str81, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str81, [8 x i8]* @str81, [8 x i8]* @str81)

ST_1: stg_13 [1/1] 0.00ns
_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit:3  call void (...)* @_ssdm_op_SpecInterface(i16* %config_fwd_data_V, [8 x i8]* @str80, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str80, [8 x i8]* @str80, [8 x i8]* @str80)

ST_1: stg_14 [1/1] 0.00ns
_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit:4  call void (...)* @_ssdm_op_SpecMemCore([2048 x i64]* %input_xn2, [1 x i8]* @p_str, [12 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_15 [1/1] 0.00ns
_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit:5  call void (...)* @_ssdm_op_SpecInterface([2048 x i64]* %input_xn2, [10 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: p_Result_s [1/1] 0.00ns
_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit:6  %p_Result_s = call i16 @_ssdm_op_PartSet.i16.i16.i13.i32.i32(i16 undef, i13 3135, i32 0, i32 12)

ST_1: stg_17 [1/1] 1.44ns
_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit:7  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %config_fwd_data_V, i16 %p_Result_s)

ST_1: p_Result_1 [1/1] 0.00ns
_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit:8  %p_Result_1 = call i16 @_ssdm_op_PartSet.i16.i16.i13.i32.i32(i16 undef, i13 2, i32 0, i32 12)

ST_1: stg_19 [1/1] 1.44ns
_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit:9  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %config_inv_data_V, i16 %p_Result_1)

ST_1: stg_20 [1/1] 0.89ns
_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit:10  br label %0


 <State 2>: 2.39ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i12 [ 0, %_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit ], [ %i_1, %5 ]

ST_2: exitcond [1/1] 1.30ns
:1  %exitcond = icmp eq i12 %i, -2048

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048)

ST_2: i_1 [1/1] 1.30ns
:3  %i_1 = add i12 %i, 1

ST_2: stg_25 [1/1] 0.00ns
:4  br i1 %exitcond, label %6, label %1

ST_2: tmp [1/1] 0.00ns
:0  %tmp = zext i12 %i to i64

ST_2: input_xn2_addr [1/1] 0.00ns
:1  %input_xn2_addr = getelementptr [2048 x i64]* %input_xn2, i64 0, i64 %tmp

ST_2: input_xn2_load [2/2] 2.39ns
:2  %input_xn2_load = load i64* %input_xn2_addr, align 8

ST_2: stg_29 [1/1] 0.00ns
:0  ret void


 <State 3>: 2.39ns
ST_3: input_xn2_load [1/2] 2.39ns
:2  %input_xn2_load = load i64* %input_xn2_addr, align 8


 <State 4>: 2.39ns
ST_4: stg_31 [1/1] 1.44ns
:3  call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %output_xn2, i64 %input_xn2_load)

ST_4: tmp_1 [1/1] 0.00ns
:4  %tmp_1 = call i3 @_ssdm_op_PartSelect.i3.i12.i32.i32(i12 %i, i32 9, i32 11)

ST_4: icmp [1/1] 0.94ns
:5  %icmp = icmp eq i3 %tmp_1, 0

ST_4: stg_34 [1/1] 0.00ns
:6  br i1 %icmp, label %2, label %3

ST_4: tmp_5 [1/1] 0.00ns
:0  %tmp_5 = trunc i12 %i to i11

ST_4: tmp_2 [1/1] 1.30ns
:1  %tmp_2 = add i11 %tmp_5, -512

ST_4: detector_tail_M_real_V_addr [1/1] 0.00ns
:0  %detector_tail_M_real_V_addr = getelementptr [512 x i32]* @detector_tail_M_real_V, i64 0, i64 %tmp

ST_4: detector_tail_M_real_V_load [2/2] 2.39ns
:1  %detector_tail_M_real_V_load = load i32* %detector_tail_M_real_V_addr, align 4

ST_4: detector_tail_M_imag_V_addr [1/1] 0.00ns
:2  %detector_tail_M_imag_V_addr = getelementptr [512 x i32]* @detector_tail_M_imag_V, i64 0, i64 %tmp

ST_4: detector_tail_M_imag_V_load [2/2] 2.39ns
:3  %detector_tail_M_imag_V_load = load i32* %detector_tail_M_imag_V_addr, align 4


 <State 5>: 2.39ns
ST_5: tmp_3 [1/1] 0.00ns
:2  %tmp_3 = zext i11 %tmp_2 to i64

ST_5: in_addr [1/1] 0.00ns
:3  %in_addr = getelementptr [1536 x i64]* %in_r, i64 0, i64 %tmp_3

ST_5: in_load [2/2] 2.39ns
:4  %in_load = load i64* %in_addr, align 8


 <State 6>: 2.39ns
ST_6: in_load [1/2] 2.39ns
:4  %in_load = load i64* %in_addr, align 8

ST_6: tmp_7 [1/1] 0.00ns
:5  %tmp_7 = trunc i64 %in_load to i32

ST_6: in_M_imag_V_load_new [1/1] 0.00ns
:6  %in_M_imag_V_load_new = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %in_load, i32 32, i32 63)


 <State 7>: 2.39ns
ST_7: stg_47 [1/1] 1.44ns
:7  call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %output_xn1, i64 %in_load)

ST_7: tmp_4 [1/1] 1.30ns
:8  %tmp_4 = icmp ugt i12 %i, 1535

ST_7: stg_49 [1/1] 0.00ns
:9  br i1 %tmp_4, label %4, label %._crit_edge

ST_7: tmp_8 [1/1] 0.00ns
:0  %tmp_8 = trunc i12 %i to i9

ST_7: tmp_6 [1/1] 0.00ns
:1  %tmp_6 = zext i9 %tmp_8 to i64

ST_7: detector_tail_M_real_V_addr_1 [1/1] 0.00ns
:2  %detector_tail_M_real_V_addr_1 = getelementptr [512 x i32]* @detector_tail_M_real_V, i64 0, i64 %tmp_6

ST_7: stg_53 [1/1] 2.39ns
:3  store i32 %tmp_7, i32* %detector_tail_M_real_V_addr_1, align 4

ST_7: detector_tail_M_imag_V_addr_1 [1/1] 0.00ns
:4  %detector_tail_M_imag_V_addr_1 = getelementptr [512 x i32]* @detector_tail_M_imag_V, i64 0, i64 %tmp_6

ST_7: stg_55 [1/1] 2.39ns
:5  store i32 %in_M_imag_V_load_new, i32* %detector_tail_M_imag_V_addr_1, align 4

ST_7: stg_56 [1/1] 0.00ns
:6  br label %._crit_edge

ST_7: stg_57 [1/1] 0.00ns
._crit_edge:0  br label %5

ST_7: stg_58 [1/1] 0.00ns
:0  br label %0


 <State 8>: 2.39ns
ST_8: detector_tail_M_real_V_load [1/2] 2.39ns
:1  %detector_tail_M_real_V_load = load i32* %detector_tail_M_real_V_addr, align 4

ST_8: detector_tail_M_imag_V_load [1/2] 2.39ns
:3  %detector_tail_M_imag_V_load = load i32* %detector_tail_M_imag_V_addr, align 4


 <State 9>: 1.44ns
ST_9: output_xn1_M_imag_V_addr [1/1] 0.00ns
:4  %output_xn1_M_imag_V_addr = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %detector_tail_M_imag_V_load, i32 %detector_tail_M_real_V_load)

ST_9: stg_62 [1/1] 1.44ns
:5  call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %output_xn1, i64 %output_xn1_M_imag_V_addr)

ST_9: stg_63 [1/1] 0.00ns
:6  br label %5



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ config_fwd_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x4897eb0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ config_inv_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x428d520; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x41e8210; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_xn2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x419c450; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ output_xn1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x4268e00; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_xn2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x4654820; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ detector_tail_M_real_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; mode=0x504c3b0; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ detector_tail_M_imag_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; mode=0x512d730; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_10                        (specinterface    ) [ 0000000000]
stg_11                        (specinterface    ) [ 0000000000]
stg_12                        (specinterface    ) [ 0000000000]
stg_13                        (specinterface    ) [ 0000000000]
stg_14                        (specmemcore      ) [ 0000000000]
stg_15                        (specinterface    ) [ 0000000000]
p_Result_s                    (partset          ) [ 0000000000]
stg_17                        (write            ) [ 0000000000]
p_Result_1                    (partset          ) [ 0000000000]
stg_19                        (write            ) [ 0000000000]
stg_20                        (br               ) [ 0111111111]
i                             (phi              ) [ 0011111111]
exitcond                      (icmp             ) [ 0011111111]
empty                         (speclooptripcount) [ 0000000000]
i_1                           (add              ) [ 0111111111]
stg_25                        (br               ) [ 0000000000]
tmp                           (zext             ) [ 0001100000]
input_xn2_addr                (getelementptr    ) [ 0001000000]
stg_29                        (ret              ) [ 0000000000]
input_xn2_load                (load             ) [ 0000100000]
stg_31                        (write            ) [ 0000000000]
tmp_1                         (partselect       ) [ 0000000000]
icmp                          (icmp             ) [ 0011111111]
stg_34                        (br               ) [ 0000000000]
tmp_5                         (trunc            ) [ 0000000000]
tmp_2                         (add              ) [ 0000010000]
detector_tail_M_real_V_addr   (getelementptr    ) [ 0000000010]
detector_tail_M_imag_V_addr   (getelementptr    ) [ 0000000010]
tmp_3                         (zext             ) [ 0000000000]
in_addr                       (getelementptr    ) [ 0000001000]
in_load                       (load             ) [ 0011100111]
tmp_7                         (trunc            ) [ 0011100111]
in_M_imag_V_load_new          (partselect       ) [ 0011100111]
stg_47                        (write            ) [ 0000000000]
tmp_4                         (icmp             ) [ 0011111111]
stg_49                        (br               ) [ 0000000000]
tmp_8                         (trunc            ) [ 0000000000]
tmp_6                         (zext             ) [ 0000000000]
detector_tail_M_real_V_addr_1 (getelementptr    ) [ 0000000000]
stg_53                        (store            ) [ 0000000000]
detector_tail_M_imag_V_addr_1 (getelementptr    ) [ 0000000000]
stg_55                        (store            ) [ 0000000000]
stg_56                        (br               ) [ 0000000000]
stg_57                        (br               ) [ 0000000000]
stg_58                        (br               ) [ 0111111111]
detector_tail_M_real_V_load   (load             ) [ 0000000001]
detector_tail_M_imag_V_load   (load             ) [ 0000000001]
output_xn1_M_imag_V_addr      (bitconcatenate   ) [ 0000000000]
stg_62                        (write            ) [ 0000000000]
stg_63                        (br               ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="config_fwd_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="config_fwd_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="config_inv_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="config_inv_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_xn2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_xn2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_xn1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_xn1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_xn2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_xn2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="detector_tail_M_real_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="detector_tail_M_real_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="detector_tail_M_imag_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="detector_tail_M_imag_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str83"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str82"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str81"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str80"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i16.i16.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i16P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="stg_17_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="0"/>
<pin id="87" dir="0" index="2" bw="16" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_17/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="stg_19_write_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="0" slack="0"/>
<pin id="93" dir="0" index="1" bw="16" slack="0"/>
<pin id="94" dir="0" index="2" bw="16" slack="0"/>
<pin id="95" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_19/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="stg_31_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="0"/>
<pin id="101" dir="0" index="2" bw="64" slack="1"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_31/4 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_write_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="0" slack="0"/>
<pin id="107" dir="0" index="1" bw="64" slack="0"/>
<pin id="108" dir="0" index="2" bw="64" slack="0"/>
<pin id="109" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_47/7 stg_62/9 "/>
</bind>
</comp>

<comp id="112" class="1004" name="input_xn2_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="12" slack="0"/>
<pin id="116" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_xn2_addr/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="11" slack="0"/>
<pin id="121" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="122" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_xn2_load/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="detector_tail_M_real_V_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="12" slack="2"/>
<pin id="128" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="detector_tail_M_real_V_addr/4 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="9" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="1"/>
<pin id="134" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="detector_tail_M_real_V_load/4 stg_53/7 "/>
</bind>
</comp>

<comp id="136" class="1004" name="detector_tail_M_imag_V_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="12" slack="2"/>
<pin id="140" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="detector_tail_M_imag_V_addr/4 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="9" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="1"/>
<pin id="146" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="detector_tail_M_imag_V_load/4 stg_55/7 "/>
</bind>
</comp>

<comp id="148" class="1004" name="in_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="11" slack="0"/>
<pin id="152" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr/5 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="11" slack="0"/>
<pin id="157" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="158" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_load/5 "/>
</bind>
</comp>

<comp id="160" class="1004" name="detector_tail_M_real_V_addr_1_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="9" slack="0"/>
<pin id="164" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="detector_tail_M_real_V_addr_1/7 "/>
</bind>
</comp>

<comp id="168" class="1004" name="detector_tail_M_imag_V_addr_1_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="9" slack="0"/>
<pin id="172" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="detector_tail_M_imag_V_addr_1/7 "/>
</bind>
</comp>

<comp id="176" class="1005" name="i_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="12" slack="1"/>
<pin id="178" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="i_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="12" slack="0"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="p_Result_s_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="16" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="13" slack="0"/>
<pin id="193" dir="0" index="3" bw="1" slack="0"/>
<pin id="194" dir="0" index="4" bw="5" slack="0"/>
<pin id="195" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="p_Result_1_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="3" slack="0"/>
<pin id="206" dir="0" index="3" bw="1" slack="0"/>
<pin id="207" dir="0" index="4" bw="5" slack="0"/>
<pin id="208" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_1/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="exitcond_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="12" slack="0"/>
<pin id="217" dir="0" index="1" bw="12" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="i_1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="12" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="12" slack="0"/>
<pin id="229" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_1_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="3" slack="0"/>
<pin id="234" dir="0" index="1" bw="12" slack="2"/>
<pin id="235" dir="0" index="2" bw="5" slack="0"/>
<pin id="236" dir="0" index="3" bw="5" slack="0"/>
<pin id="237" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="icmp_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="3" slack="0"/>
<pin id="244" dir="0" index="1" bw="3" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_5_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="12" slack="2"/>
<pin id="250" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_2_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="11" slack="0"/>
<pin id="254" dir="0" index="1" bw="10" slack="0"/>
<pin id="255" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_3_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="11" slack="1"/>
<pin id="260" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_7_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="64" slack="0"/>
<pin id="264" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="266" class="1004" name="in_M_imag_V_load_new_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="64" slack="0"/>
<pin id="269" dir="0" index="2" bw="7" slack="0"/>
<pin id="270" dir="0" index="3" bw="7" slack="0"/>
<pin id="271" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="in_M_imag_V_load_new/6 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_4_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="12" slack="5"/>
<pin id="278" dir="0" index="1" bw="12" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_8_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="12" slack="5"/>
<pin id="284" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_8/7 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_6_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="9" slack="0"/>
<pin id="288" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/7 "/>
</bind>
</comp>

<comp id="292" class="1004" name="output_xn1_M_imag_V_addr_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="64" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="1"/>
<pin id="295" dir="0" index="2" bw="32" slack="1"/>
<pin id="296" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="output_xn1_M_imag_V_addr/9 "/>
</bind>
</comp>

<comp id="302" class="1005" name="i_1_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="12" slack="0"/>
<pin id="304" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="307" class="1005" name="tmp_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="64" slack="2"/>
<pin id="309" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="313" class="1005" name="input_xn2_addr_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="11" slack="1"/>
<pin id="315" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_xn2_addr "/>
</bind>
</comp>

<comp id="318" class="1005" name="input_xn2_load_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="64" slack="1"/>
<pin id="320" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_xn2_load "/>
</bind>
</comp>

<comp id="323" class="1005" name="icmp_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="3"/>
<pin id="325" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="327" class="1005" name="tmp_2_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="11" slack="1"/>
<pin id="329" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="332" class="1005" name="detector_tail_M_real_V_addr_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="9" slack="1"/>
<pin id="334" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="detector_tail_M_real_V_addr "/>
</bind>
</comp>

<comp id="337" class="1005" name="detector_tail_M_imag_V_addr_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="9" slack="1"/>
<pin id="339" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="detector_tail_M_imag_V_addr "/>
</bind>
</comp>

<comp id="342" class="1005" name="in_addr_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="11" slack="1"/>
<pin id="344" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="in_addr "/>
</bind>
</comp>

<comp id="347" class="1005" name="in_load_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="64" slack="1"/>
<pin id="349" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="in_load "/>
</bind>
</comp>

<comp id="352" class="1005" name="tmp_7_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="1"/>
<pin id="354" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="357" class="1005" name="in_M_imag_V_load_new_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="1"/>
<pin id="359" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_M_imag_V_load_new "/>
</bind>
</comp>

<comp id="365" class="1005" name="detector_tail_M_real_V_load_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="1"/>
<pin id="367" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="detector_tail_M_real_V_load "/>
</bind>
</comp>

<comp id="370" class="1005" name="detector_tail_M_imag_V_load_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="1"/>
<pin id="372" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="detector_tail_M_imag_V_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="46" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="46" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="62" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="10" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="62" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="60" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="112" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="60" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="124" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="14" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="60" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="136" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="4" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="60" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="148" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="12" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="60" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="160" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="173"><net_src comp="14" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="60" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="168" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="179"><net_src comp="50" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="180" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="196"><net_src comp="38" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="197"><net_src comp="40" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="198"><net_src comp="42" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="199"><net_src comp="20" pin="0"/><net_sink comp="189" pin=3"/></net>

<net id="200"><net_src comp="44" pin="0"/><net_sink comp="189" pin=4"/></net>

<net id="201"><net_src comp="189" pin="5"/><net_sink comp="84" pin=2"/></net>

<net id="209"><net_src comp="38" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="40" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="211"><net_src comp="48" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="212"><net_src comp="20" pin="0"/><net_sink comp="202" pin=3"/></net>

<net id="213"><net_src comp="44" pin="0"/><net_sink comp="202" pin=4"/></net>

<net id="214"><net_src comp="202" pin="5"/><net_sink comp="91" pin=2"/></net>

<net id="219"><net_src comp="180" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="52" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="180" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="58" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="230"><net_src comp="180" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="238"><net_src comp="64" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="176" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="240"><net_src comp="66" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="241"><net_src comp="68" pin="0"/><net_sink comp="232" pin=3"/></net>

<net id="246"><net_src comp="232" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="70" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="251"><net_src comp="176" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="72" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="261"><net_src comp="258" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="265"><net_src comp="155" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="74" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="155" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="274"><net_src comp="76" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="275"><net_src comp="78" pin="0"/><net_sink comp="266" pin=3"/></net>

<net id="280"><net_src comp="176" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="80" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="285"><net_src comp="176" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="282" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="291"><net_src comp="286" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="297"><net_src comp="82" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="292" pin="3"/><net_sink comp="105" pin=2"/></net>

<net id="305"><net_src comp="221" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="310"><net_src comp="227" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="312"><net_src comp="307" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="316"><net_src comp="112" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="321"><net_src comp="119" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="326"><net_src comp="242" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="252" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="335"><net_src comp="124" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="340"><net_src comp="136" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="345"><net_src comp="148" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="350"><net_src comp="155" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="355"><net_src comp="262" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="360"><net_src comp="266" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="368"><net_src comp="131" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="373"><net_src comp="143" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="292" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: config_fwd_data_V | {1 }
	Port: config_inv_data_V | {1 }
	Port: in_r | {}
	Port: input_xn2 | {}
	Port: output_xn1 | {7 9 }
	Port: output_xn2 | {4 }
	Port: detector_tail_M_real_V | {}
	Port: detector_tail_M_imag_V | {}
  - Chain level:
	State 1
		stg_17 : 1
		stg_19 : 1
	State 2
		exitcond : 1
		i_1 : 1
		stg_25 : 2
		tmp : 1
		input_xn2_addr : 2
		input_xn2_load : 3
	State 3
	State 4
		icmp : 1
		stg_34 : 2
		tmp_2 : 1
		detector_tail_M_real_V_load : 1
		detector_tail_M_imag_V_load : 1
	State 5
		in_addr : 1
		in_load : 2
	State 6
		tmp_7 : 1
		in_M_imag_V_load_new : 1
	State 7
		stg_49 : 1
		tmp_6 : 1
		detector_tail_M_real_V_addr_1 : 2
		stg_53 : 3
		detector_tail_M_imag_V_addr_1 : 2
		stg_55 : 3
	State 8
	State 9
		stg_62 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|          |         exitcond_fu_215         |    0    |    12   |
|   icmp   |           icmp_fu_242           |    0    |    2    |
|          |           tmp_4_fu_276          |    0    |    12   |
|----------|---------------------------------|---------|---------|
|    add   |            i_1_fu_221           |    0    |    12   |
|          |           tmp_2_fu_252          |    0    |    11   |
|----------|---------------------------------|---------|---------|
|          |        stg_17_write_fu_84       |    0    |    0    |
|   write  |        stg_19_write_fu_91       |    0    |    0    |
|          |        stg_31_write_fu_98       |    0    |    0    |
|          |         grp_write_fu_105        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|  partset |        p_Result_s_fu_189        |    0    |    0    |
|          |        p_Result_1_fu_202        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |            tmp_fu_227           |    0    |    0    |
|   zext   |           tmp_3_fu_258          |    0    |    0    |
|          |           tmp_6_fu_286          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|partselect|           tmp_1_fu_232          |    0    |    0    |
|          |   in_M_imag_V_load_new_fu_266   |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |           tmp_5_fu_248          |    0    |    0    |
|   trunc  |           tmp_7_fu_262          |    0    |    0    |
|          |           tmp_8_fu_282          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|bitconcatenate| output_xn1_M_imag_V_addr_fu_292 |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |    49   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|detector_tail_M_imag_V_addr_reg_337|    9   |
|detector_tail_M_imag_V_load_reg_370|   32   |
|detector_tail_M_real_V_addr_reg_332|    9   |
|detector_tail_M_real_V_load_reg_365|   32   |
|            i_1_reg_302            |   12   |
|             i_reg_176             |   12   |
|            icmp_reg_323           |    1   |
|    in_M_imag_V_load_new_reg_357   |   32   |
|          in_addr_reg_342          |   11   |
|          in_load_reg_347          |   64   |
|       input_xn2_addr_reg_313      |   11   |
|       input_xn2_load_reg_318      |   64   |
|           tmp_2_reg_327           |   11   |
|           tmp_7_reg_352           |   32   |
|            tmp_reg_307            |   64   |
+-----------------------------------+--------+
|               Total               |   396  |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_105 |  p2  |   2  |  64  |   128  ||    64   |
| grp_access_fu_119 |  p0  |   2  |  11  |   22   ||    11   |
| grp_access_fu_131 |  p0  |   3  |   9  |   27   ||    9    |
| grp_access_fu_143 |  p0  |   3  |   9  |   27   ||    9    |
| grp_access_fu_155 |  p0  |   2  |  11  |   22   ||    11   |
|     i_reg_176     |  p0  |   2  |  12  |   24   ||    12   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   250  ||  5.352  ||   116   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   49   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   116  |
|  Register |    -   |   396  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   396  |   165  |
+-----------+--------+--------+--------+
