{"Source Block": ["oh/elink/hdl/esaxi.v@207:239@HdlStmProcess", "\n   assign  last_wr_beat = s_axi_wready & s_axi_wvalid & s_axi_wlast;\n   \n   // axi_awready is asserted when there is no write transfer in progress\n\n   always @( posedge s_axi_aclk ) \n      if(~s_axi_aresetn)  \n\tbegin\n           s_axi_awready <= 1'b0;\n           write_active <= 1'b0;           \n\tend \n      else \n\tbegin\n           // we're always ready for an address cycle if we're not doing something else\n           //  note: might make this faster by going ready on last beat instead of after,\n           //  but if we want the very best each channel should be fifo'd.\n           if( ~axi_awready & ~write_active & ~b_wait )\n             s_axi_awready <= 1'b1;\n           else if( s_axi_awvalid )\n             s_axi_awready <= 1'b0;\n\t   \n           // the write cycle is \"active\" as soon as we capture an address, it\n           // ends on the last beat.\n           if( s_axi_awready & s_axi_awvalid )\n             write_active <= 1'b1;\n           else if( last_wr_beat )\n             write_active <= 1'b0;         \n\tend // else: !if(~s_axi_aresetn)\n   \n   // capture address & other aw info, update address during cycle\n   always @( posedge s_axi_aclk ) \n     if (~s_axi_aresetn)  \n       begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[212, "   always @( posedge s_axi_aclk ) \n"], [216, "           write_active <= 1'b0;           \n"], [223, "           if( ~axi_awready & ~write_active & ~b_wait )\n"]], "Add": [[212, "   always @(posedge s_axi_aclk ) \n"], [216, "           write_active  <= 1'b0;           \n"], [223, "           if( ~s_axi_awready & ~write_active & ~b_wait )\n"]]}}