
Firmware_Robot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001166c  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a74  08011850  08011850  00012850  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080122c4  080122c4  000141d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080122c4  080122c4  000132c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080122cc  080122cc  000141d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080122cc  080122cc  000132cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080122d0  080122d0  000132d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  080122d4  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005e98  200001d8  080124ac  000141d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20006070  080124ac  00015070  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000141d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000236c8  00000000  00000000  00014208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000053b0  00000000  00000000  000378d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001d48  00000000  00000000  0003cc80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000016a7  00000000  00000000  0003e9c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002331f  00000000  00000000  0004006f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00025a4f  00000000  00000000  0006338e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d60db  00000000  00000000  00088ddd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015eeb8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009084  00000000  00000000  0015eefc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000078  00000000  00000000  00167f80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d8 	.word	0x200001d8
 80001fc:	00000000 	.word	0x00000000
 8000200:	08011834 	.word	0x08011834

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001dc 	.word	0x200001dc
 800021c:	08011834 	.word	0x08011834

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9be 	b.w	800106c <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	468e      	mov	lr, r1
 8000d7c:	4604      	mov	r4, r0
 8000d7e:	4688      	mov	r8, r1
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d14a      	bne.n	8000e1a <__udivmoddi4+0xa6>
 8000d84:	428a      	cmp	r2, r1
 8000d86:	4617      	mov	r7, r2
 8000d88:	d962      	bls.n	8000e50 <__udivmoddi4+0xdc>
 8000d8a:	fab2 f682 	clz	r6, r2
 8000d8e:	b14e      	cbz	r6, 8000da4 <__udivmoddi4+0x30>
 8000d90:	f1c6 0320 	rsb	r3, r6, #32
 8000d94:	fa01 f806 	lsl.w	r8, r1, r6
 8000d98:	fa20 f303 	lsr.w	r3, r0, r3
 8000d9c:	40b7      	lsls	r7, r6
 8000d9e:	ea43 0808 	orr.w	r8, r3, r8
 8000da2:	40b4      	lsls	r4, r6
 8000da4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000da8:	fa1f fc87 	uxth.w	ip, r7
 8000dac:	fbb8 f1fe 	udiv	r1, r8, lr
 8000db0:	0c23      	lsrs	r3, r4, #16
 8000db2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000db6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dba:	fb01 f20c 	mul.w	r2, r1, ip
 8000dbe:	429a      	cmp	r2, r3
 8000dc0:	d909      	bls.n	8000dd6 <__udivmoddi4+0x62>
 8000dc2:	18fb      	adds	r3, r7, r3
 8000dc4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000dc8:	f080 80ea 	bcs.w	8000fa0 <__udivmoddi4+0x22c>
 8000dcc:	429a      	cmp	r2, r3
 8000dce:	f240 80e7 	bls.w	8000fa0 <__udivmoddi4+0x22c>
 8000dd2:	3902      	subs	r1, #2
 8000dd4:	443b      	add	r3, r7
 8000dd6:	1a9a      	subs	r2, r3, r2
 8000dd8:	b2a3      	uxth	r3, r4
 8000dda:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dde:	fb0e 2210 	mls	r2, lr, r0, r2
 8000de2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000de6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dea:	459c      	cmp	ip, r3
 8000dec:	d909      	bls.n	8000e02 <__udivmoddi4+0x8e>
 8000dee:	18fb      	adds	r3, r7, r3
 8000df0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000df4:	f080 80d6 	bcs.w	8000fa4 <__udivmoddi4+0x230>
 8000df8:	459c      	cmp	ip, r3
 8000dfa:	f240 80d3 	bls.w	8000fa4 <__udivmoddi4+0x230>
 8000dfe:	443b      	add	r3, r7
 8000e00:	3802      	subs	r0, #2
 8000e02:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e06:	eba3 030c 	sub.w	r3, r3, ip
 8000e0a:	2100      	movs	r1, #0
 8000e0c:	b11d      	cbz	r5, 8000e16 <__udivmoddi4+0xa2>
 8000e0e:	40f3      	lsrs	r3, r6
 8000e10:	2200      	movs	r2, #0
 8000e12:	e9c5 3200 	strd	r3, r2, [r5]
 8000e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1a:	428b      	cmp	r3, r1
 8000e1c:	d905      	bls.n	8000e2a <__udivmoddi4+0xb6>
 8000e1e:	b10d      	cbz	r5, 8000e24 <__udivmoddi4+0xb0>
 8000e20:	e9c5 0100 	strd	r0, r1, [r5]
 8000e24:	2100      	movs	r1, #0
 8000e26:	4608      	mov	r0, r1
 8000e28:	e7f5      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e2a:	fab3 f183 	clz	r1, r3
 8000e2e:	2900      	cmp	r1, #0
 8000e30:	d146      	bne.n	8000ec0 <__udivmoddi4+0x14c>
 8000e32:	4573      	cmp	r3, lr
 8000e34:	d302      	bcc.n	8000e3c <__udivmoddi4+0xc8>
 8000e36:	4282      	cmp	r2, r0
 8000e38:	f200 8105 	bhi.w	8001046 <__udivmoddi4+0x2d2>
 8000e3c:	1a84      	subs	r4, r0, r2
 8000e3e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e42:	2001      	movs	r0, #1
 8000e44:	4690      	mov	r8, r2
 8000e46:	2d00      	cmp	r5, #0
 8000e48:	d0e5      	beq.n	8000e16 <__udivmoddi4+0xa2>
 8000e4a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e4e:	e7e2      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e50:	2a00      	cmp	r2, #0
 8000e52:	f000 8090 	beq.w	8000f76 <__udivmoddi4+0x202>
 8000e56:	fab2 f682 	clz	r6, r2
 8000e5a:	2e00      	cmp	r6, #0
 8000e5c:	f040 80a4 	bne.w	8000fa8 <__udivmoddi4+0x234>
 8000e60:	1a8a      	subs	r2, r1, r2
 8000e62:	0c03      	lsrs	r3, r0, #16
 8000e64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e68:	b280      	uxth	r0, r0
 8000e6a:	b2bc      	uxth	r4, r7
 8000e6c:	2101      	movs	r1, #1
 8000e6e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e72:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e7a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e7e:	429a      	cmp	r2, r3
 8000e80:	d907      	bls.n	8000e92 <__udivmoddi4+0x11e>
 8000e82:	18fb      	adds	r3, r7, r3
 8000e84:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e88:	d202      	bcs.n	8000e90 <__udivmoddi4+0x11c>
 8000e8a:	429a      	cmp	r2, r3
 8000e8c:	f200 80e0 	bhi.w	8001050 <__udivmoddi4+0x2dc>
 8000e90:	46c4      	mov	ip, r8
 8000e92:	1a9b      	subs	r3, r3, r2
 8000e94:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e98:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e9c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000ea0:	fb02 f404 	mul.w	r4, r2, r4
 8000ea4:	429c      	cmp	r4, r3
 8000ea6:	d907      	bls.n	8000eb8 <__udivmoddi4+0x144>
 8000ea8:	18fb      	adds	r3, r7, r3
 8000eaa:	f102 30ff 	add.w	r0, r2, #4294967295
 8000eae:	d202      	bcs.n	8000eb6 <__udivmoddi4+0x142>
 8000eb0:	429c      	cmp	r4, r3
 8000eb2:	f200 80ca 	bhi.w	800104a <__udivmoddi4+0x2d6>
 8000eb6:	4602      	mov	r2, r0
 8000eb8:	1b1b      	subs	r3, r3, r4
 8000eba:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ebe:	e7a5      	b.n	8000e0c <__udivmoddi4+0x98>
 8000ec0:	f1c1 0620 	rsb	r6, r1, #32
 8000ec4:	408b      	lsls	r3, r1
 8000ec6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eca:	431f      	orrs	r7, r3
 8000ecc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ed0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ed4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ed8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000edc:	4323      	orrs	r3, r4
 8000ede:	fa00 f801 	lsl.w	r8, r0, r1
 8000ee2:	fa1f fc87 	uxth.w	ip, r7
 8000ee6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eea:	0c1c      	lsrs	r4, r3, #16
 8000eec:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ef0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ef4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ef8:	45a6      	cmp	lr, r4
 8000efa:	fa02 f201 	lsl.w	r2, r2, r1
 8000efe:	d909      	bls.n	8000f14 <__udivmoddi4+0x1a0>
 8000f00:	193c      	adds	r4, r7, r4
 8000f02:	f100 3aff 	add.w	sl, r0, #4294967295
 8000f06:	f080 809c 	bcs.w	8001042 <__udivmoddi4+0x2ce>
 8000f0a:	45a6      	cmp	lr, r4
 8000f0c:	f240 8099 	bls.w	8001042 <__udivmoddi4+0x2ce>
 8000f10:	3802      	subs	r0, #2
 8000f12:	443c      	add	r4, r7
 8000f14:	eba4 040e 	sub.w	r4, r4, lr
 8000f18:	fa1f fe83 	uxth.w	lr, r3
 8000f1c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f20:	fb09 4413 	mls	r4, r9, r3, r4
 8000f24:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f28:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f2c:	45a4      	cmp	ip, r4
 8000f2e:	d908      	bls.n	8000f42 <__udivmoddi4+0x1ce>
 8000f30:	193c      	adds	r4, r7, r4
 8000f32:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f36:	f080 8082 	bcs.w	800103e <__udivmoddi4+0x2ca>
 8000f3a:	45a4      	cmp	ip, r4
 8000f3c:	d97f      	bls.n	800103e <__udivmoddi4+0x2ca>
 8000f3e:	3b02      	subs	r3, #2
 8000f40:	443c      	add	r4, r7
 8000f42:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f46:	eba4 040c 	sub.w	r4, r4, ip
 8000f4a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f4e:	4564      	cmp	r4, ip
 8000f50:	4673      	mov	r3, lr
 8000f52:	46e1      	mov	r9, ip
 8000f54:	d362      	bcc.n	800101c <__udivmoddi4+0x2a8>
 8000f56:	d05f      	beq.n	8001018 <__udivmoddi4+0x2a4>
 8000f58:	b15d      	cbz	r5, 8000f72 <__udivmoddi4+0x1fe>
 8000f5a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f5e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f62:	fa04 f606 	lsl.w	r6, r4, r6
 8000f66:	fa22 f301 	lsr.w	r3, r2, r1
 8000f6a:	431e      	orrs	r6, r3
 8000f6c:	40cc      	lsrs	r4, r1
 8000f6e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f72:	2100      	movs	r1, #0
 8000f74:	e74f      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000f76:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f7a:	0c01      	lsrs	r1, r0, #16
 8000f7c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f80:	b280      	uxth	r0, r0
 8000f82:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f86:	463b      	mov	r3, r7
 8000f88:	4638      	mov	r0, r7
 8000f8a:	463c      	mov	r4, r7
 8000f8c:	46b8      	mov	r8, r7
 8000f8e:	46be      	mov	lr, r7
 8000f90:	2620      	movs	r6, #32
 8000f92:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f96:	eba2 0208 	sub.w	r2, r2, r8
 8000f9a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f9e:	e766      	b.n	8000e6e <__udivmoddi4+0xfa>
 8000fa0:	4601      	mov	r1, r0
 8000fa2:	e718      	b.n	8000dd6 <__udivmoddi4+0x62>
 8000fa4:	4610      	mov	r0, r2
 8000fa6:	e72c      	b.n	8000e02 <__udivmoddi4+0x8e>
 8000fa8:	f1c6 0220 	rsb	r2, r6, #32
 8000fac:	fa2e f302 	lsr.w	r3, lr, r2
 8000fb0:	40b7      	lsls	r7, r6
 8000fb2:	40b1      	lsls	r1, r6
 8000fb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fbc:	430a      	orrs	r2, r1
 8000fbe:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fc2:	b2bc      	uxth	r4, r7
 8000fc4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fc8:	0c11      	lsrs	r1, r2, #16
 8000fca:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fce:	fb08 f904 	mul.w	r9, r8, r4
 8000fd2:	40b0      	lsls	r0, r6
 8000fd4:	4589      	cmp	r9, r1
 8000fd6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fda:	b280      	uxth	r0, r0
 8000fdc:	d93e      	bls.n	800105c <__udivmoddi4+0x2e8>
 8000fde:	1879      	adds	r1, r7, r1
 8000fe0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fe4:	d201      	bcs.n	8000fea <__udivmoddi4+0x276>
 8000fe6:	4589      	cmp	r9, r1
 8000fe8:	d81f      	bhi.n	800102a <__udivmoddi4+0x2b6>
 8000fea:	eba1 0109 	sub.w	r1, r1, r9
 8000fee:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff2:	fb09 f804 	mul.w	r8, r9, r4
 8000ff6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ffa:	b292      	uxth	r2, r2
 8000ffc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001000:	4542      	cmp	r2, r8
 8001002:	d229      	bcs.n	8001058 <__udivmoddi4+0x2e4>
 8001004:	18ba      	adds	r2, r7, r2
 8001006:	f109 31ff 	add.w	r1, r9, #4294967295
 800100a:	d2c4      	bcs.n	8000f96 <__udivmoddi4+0x222>
 800100c:	4542      	cmp	r2, r8
 800100e:	d2c2      	bcs.n	8000f96 <__udivmoddi4+0x222>
 8001010:	f1a9 0102 	sub.w	r1, r9, #2
 8001014:	443a      	add	r2, r7
 8001016:	e7be      	b.n	8000f96 <__udivmoddi4+0x222>
 8001018:	45f0      	cmp	r8, lr
 800101a:	d29d      	bcs.n	8000f58 <__udivmoddi4+0x1e4>
 800101c:	ebbe 0302 	subs.w	r3, lr, r2
 8001020:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001024:	3801      	subs	r0, #1
 8001026:	46e1      	mov	r9, ip
 8001028:	e796      	b.n	8000f58 <__udivmoddi4+0x1e4>
 800102a:	eba7 0909 	sub.w	r9, r7, r9
 800102e:	4449      	add	r1, r9
 8001030:	f1a8 0c02 	sub.w	ip, r8, #2
 8001034:	fbb1 f9fe 	udiv	r9, r1, lr
 8001038:	fb09 f804 	mul.w	r8, r9, r4
 800103c:	e7db      	b.n	8000ff6 <__udivmoddi4+0x282>
 800103e:	4673      	mov	r3, lr
 8001040:	e77f      	b.n	8000f42 <__udivmoddi4+0x1ce>
 8001042:	4650      	mov	r0, sl
 8001044:	e766      	b.n	8000f14 <__udivmoddi4+0x1a0>
 8001046:	4608      	mov	r0, r1
 8001048:	e6fd      	b.n	8000e46 <__udivmoddi4+0xd2>
 800104a:	443b      	add	r3, r7
 800104c:	3a02      	subs	r2, #2
 800104e:	e733      	b.n	8000eb8 <__udivmoddi4+0x144>
 8001050:	f1ac 0c02 	sub.w	ip, ip, #2
 8001054:	443b      	add	r3, r7
 8001056:	e71c      	b.n	8000e92 <__udivmoddi4+0x11e>
 8001058:	4649      	mov	r1, r9
 800105a:	e79c      	b.n	8000f96 <__udivmoddi4+0x222>
 800105c:	eba1 0109 	sub.w	r1, r1, r9
 8001060:	46c4      	mov	ip, r8
 8001062:	fbb1 f9fe 	udiv	r9, r1, lr
 8001066:	fb09 f804 	mul.w	r8, r9, r4
 800106a:	e7c4      	b.n	8000ff6 <__udivmoddi4+0x282>

0800106c <__aeabi_idiv0>:
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop

08001070 <adxl_write>:
#include "imu.h"
#include <math.h>

// Fonction d'criture I2C (Interne)
static HAL_StatusTypeDef adxl_write(I2C_HandleTypeDef *hi2c, uint8_t reg, uint8_t value)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b086      	sub	sp, #24
 8001074:	af04      	add	r7, sp, #16
 8001076:	6078      	str	r0, [r7, #4]
 8001078:	460b      	mov	r3, r1
 800107a:	70fb      	strb	r3, [r7, #3]
 800107c:	4613      	mov	r3, r2
 800107e:	70bb      	strb	r3, [r7, #2]
	return HAL_I2C_Mem_Write(hi2c,
 8001080:	78fb      	ldrb	r3, [r7, #3]
 8001082:	b29a      	uxth	r2, r3
 8001084:	2364      	movs	r3, #100	@ 0x64
 8001086:	9302      	str	r3, [sp, #8]
 8001088:	2301      	movs	r3, #1
 800108a:	9301      	str	r3, [sp, #4]
 800108c:	1cbb      	adds	r3, r7, #2
 800108e:	9300      	str	r3, [sp, #0]
 8001090:	2301      	movs	r3, #1
 8001092:	21a6      	movs	r1, #166	@ 0xa6
 8001094:	6878      	ldr	r0, [r7, #4]
 8001096:	f004 fde5 	bl	8005c64 <HAL_I2C_Mem_Write>
 800109a:	4603      	mov	r3, r0
			reg,
			I2C_MEMADD_SIZE_8BIT,
			&value,
			1,
			ADXL_I2C_TIMEOUT);
}
 800109c:	4618      	mov	r0, r3
 800109e:	3708      	adds	r7, #8
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}

080010a4 <adxl_read>:

// Fonction de lecture I2C (Interne)
static HAL_StatusTypeDef adxl_read(I2C_HandleTypeDef *hi2c, uint8_t reg, uint8_t *value)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b088      	sub	sp, #32
 80010a8:	af04      	add	r7, sp, #16
 80010aa:	60f8      	str	r0, [r7, #12]
 80010ac:	460b      	mov	r3, r1
 80010ae:	607a      	str	r2, [r7, #4]
 80010b0:	72fb      	strb	r3, [r7, #11]
	return HAL_I2C_Mem_Read(hi2c,
 80010b2:	7afb      	ldrb	r3, [r7, #11]
 80010b4:	b29a      	uxth	r2, r3
 80010b6:	2364      	movs	r3, #100	@ 0x64
 80010b8:	9302      	str	r3, [sp, #8]
 80010ba:	2301      	movs	r3, #1
 80010bc:	9301      	str	r3, [sp, #4]
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	9300      	str	r3, [sp, #0]
 80010c2:	2301      	movs	r3, #1
 80010c4:	21a6      	movs	r1, #166	@ 0xa6
 80010c6:	68f8      	ldr	r0, [r7, #12]
 80010c8:	f004 fee0 	bl	8005e8c <HAL_I2C_Mem_Read>
 80010cc:	4603      	mov	r3, r0
			reg,
			I2C_MEMADD_SIZE_8BIT,
			value,
			1,
			ADXL_I2C_TIMEOUT);
}
 80010ce:	4618      	mov	r0, r3
 80010d0:	3710      	adds	r7, #16
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}

080010d6 <ADXL343_Init>:

// Initialisation
HAL_StatusTypeDef ADXL343_Init(I2C_HandleTypeDef *hi2c)
{
 80010d6:	b580      	push	{r7, lr}
 80010d8:	b084      	sub	sp, #16
 80010da:	af00      	add	r7, sp, #0
 80010dc:	6078      	str	r0, [r7, #4]
	uint8_t devid = 0;
 80010de:	2300      	movs	r3, #0
 80010e0:	737b      	strb	r3, [r7, #13]
	HAL_StatusTypeDef status;

	// Vrifier l'ID du capteur
	status = adxl_read(hi2c, ADXL_DEVID, &devid);
 80010e2:	f107 030d 	add.w	r3, r7, #13
 80010e6:	461a      	mov	r2, r3
 80010e8:	2100      	movs	r1, #0
 80010ea:	6878      	ldr	r0, [r7, #4]
 80010ec:	f7ff ffda 	bl	80010a4 <adxl_read>
 80010f0:	4603      	mov	r3, r0
 80010f2:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status;
 80010f4:	7bfb      	ldrb	r3, [r7, #15]
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d001      	beq.n	80010fe <ADXL343_Init+0x28>
 80010fa:	7bfb      	ldrb	r3, [r7, #15]
 80010fc:	e027      	b.n	800114e <ADXL343_Init+0x78>

	if (devid != 0xE5) return HAL_ERROR;
 80010fe:	7b7b      	ldrb	r3, [r7, #13]
 8001100:	2be5      	cmp	r3, #229	@ 0xe5
 8001102:	d001      	beq.n	8001108 <ADXL343_Init+0x32>
 8001104:	2301      	movs	r3, #1
 8001106:	e022      	b.n	800114e <ADXL343_Init+0x78>

	// 100 Hz
	status = adxl_write(hi2c, ADXL_BW_RATE, ADXL_DATA_RATE_100HZ);
 8001108:	220a      	movs	r2, #10
 800110a:	212c      	movs	r1, #44	@ 0x2c
 800110c:	6878      	ldr	r0, [r7, #4]
 800110e:	f7ff ffaf 	bl	8001070 <adxl_write>
 8001112:	4603      	mov	r3, r0
 8001114:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status;
 8001116:	7bfb      	ldrb	r3, [r7, #15]
 8001118:	2b00      	cmp	r3, #0
 800111a:	d001      	beq.n	8001120 <ADXL343_Init+0x4a>
 800111c:	7bfb      	ldrb	r3, [r7, #15]
 800111e:	e016      	b.n	800114e <ADXL343_Init+0x78>

	// FULL RES + 2g
	uint8_t data_format = ADXL_FULL_RES | ADXL_RANGE_2G;
 8001120:	2308      	movs	r3, #8
 8001122:	73bb      	strb	r3, [r7, #14]
	status = adxl_write(hi2c, ADXL_DATA_FORMAT, data_format);
 8001124:	7bbb      	ldrb	r3, [r7, #14]
 8001126:	461a      	mov	r2, r3
 8001128:	2131      	movs	r1, #49	@ 0x31
 800112a:	6878      	ldr	r0, [r7, #4]
 800112c:	f7ff ffa0 	bl	8001070 <adxl_write>
 8001130:	4603      	mov	r3, r0
 8001132:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status;
 8001134:	7bfb      	ldrb	r3, [r7, #15]
 8001136:	2b00      	cmp	r3, #0
 8001138:	d001      	beq.n	800113e <ADXL343_Init+0x68>
 800113a:	7bfb      	ldrb	r3, [r7, #15]
 800113c:	e007      	b.n	800114e <ADXL343_Init+0x78>

	// Mode mesure
	status = adxl_write(hi2c, ADXL_POWER_CTL, ADXL_POWER_MEASURE);
 800113e:	2208      	movs	r2, #8
 8001140:	212d      	movs	r1, #45	@ 0x2d
 8001142:	6878      	ldr	r0, [r7, #4]
 8001144:	f7ff ff94 	bl	8001070 <adxl_write>
 8001148:	4603      	mov	r3, r0
 800114a:	73fb      	strb	r3, [r7, #15]
	return status;
 800114c:	7bfb      	ldrb	r3, [r7, #15]
}
 800114e:	4618      	mov	r0, r3
 8001150:	3710      	adds	r7, #16
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}

08001156 <ADXL343_ReadAxes>:

// Lecture des axes
HAL_StatusTypeDef ADXL343_ReadAxes(I2C_HandleTypeDef *hi2c, adxl343_axes_t *axes)
{
 8001156:	b580      	push	{r7, lr}
 8001158:	b088      	sub	sp, #32
 800115a:	af04      	add	r7, sp, #16
 800115c:	6078      	str	r0, [r7, #4]
 800115e:	6039      	str	r1, [r7, #0]
	uint8_t buf[6];
	HAL_StatusTypeDef status;

	status = HAL_I2C_Mem_Read(hi2c, ADXL343_ADDR, ADXL_DATAX0, I2C_MEMADD_SIZE_8BIT, buf, 6, ADXL_I2C_TIMEOUT);
 8001160:	2364      	movs	r3, #100	@ 0x64
 8001162:	9302      	str	r3, [sp, #8]
 8001164:	2306      	movs	r3, #6
 8001166:	9301      	str	r3, [sp, #4]
 8001168:	f107 0308 	add.w	r3, r7, #8
 800116c:	9300      	str	r3, [sp, #0]
 800116e:	2301      	movs	r3, #1
 8001170:	2232      	movs	r2, #50	@ 0x32
 8001172:	21a6      	movs	r1, #166	@ 0xa6
 8001174:	6878      	ldr	r0, [r7, #4]
 8001176:	f004 fe89 	bl	8005e8c <HAL_I2C_Mem_Read>
 800117a:	4603      	mov	r3, r0
 800117c:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status;
 800117e:	7bfb      	ldrb	r3, [r7, #15]
 8001180:	2b00      	cmp	r3, #0
 8001182:	d001      	beq.n	8001188 <ADXL343_ReadAxes+0x32>
 8001184:	7bfb      	ldrb	r3, [r7, #15]
 8001186:	e01e      	b.n	80011c6 <ADXL343_ReadAxes+0x70>

	axes->x = (int16_t)((buf[1] << 8) | buf[0]);
 8001188:	7a7b      	ldrb	r3, [r7, #9]
 800118a:	b21b      	sxth	r3, r3
 800118c:	021b      	lsls	r3, r3, #8
 800118e:	b21a      	sxth	r2, r3
 8001190:	7a3b      	ldrb	r3, [r7, #8]
 8001192:	b21b      	sxth	r3, r3
 8001194:	4313      	orrs	r3, r2
 8001196:	b21a      	sxth	r2, r3
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	801a      	strh	r2, [r3, #0]
	axes->y = (int16_t)((buf[3] << 8) | buf[2]);
 800119c:	7afb      	ldrb	r3, [r7, #11]
 800119e:	b21b      	sxth	r3, r3
 80011a0:	021b      	lsls	r3, r3, #8
 80011a2:	b21a      	sxth	r2, r3
 80011a4:	7abb      	ldrb	r3, [r7, #10]
 80011a6:	b21b      	sxth	r3, r3
 80011a8:	4313      	orrs	r3, r2
 80011aa:	b21a      	sxth	r2, r3
 80011ac:	683b      	ldr	r3, [r7, #0]
 80011ae:	805a      	strh	r2, [r3, #2]
	axes->z = (int16_t)((buf[5] << 8) | buf[4]);
 80011b0:	7b7b      	ldrb	r3, [r7, #13]
 80011b2:	b21b      	sxth	r3, r3
 80011b4:	021b      	lsls	r3, r3, #8
 80011b6:	b21a      	sxth	r2, r3
 80011b8:	7b3b      	ldrb	r3, [r7, #12]
 80011ba:	b21b      	sxth	r3, r3
 80011bc:	4313      	orrs	r3, r2
 80011be:	b21a      	sxth	r2, r3
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	809a      	strh	r2, [r3, #4]

	return HAL_OK;
 80011c4:	2300      	movs	r3, #0
}
 80011c6:	4618      	mov	r0, r3
 80011c8:	3710      	adds	r7, #16
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}
	...

080011d0 <ADXL343_ConfigShock>:

// Configuration dtection de choc
HAL_StatusTypeDef ADXL343_ConfigShock(I2C_HandleTypeDef *hi2c, float thresh_g, float dur_ms)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b08a      	sub	sp, #40	@ 0x28
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	60f8      	str	r0, [r7, #12]
 80011d8:	ed87 0a02 	vstr	s0, [r7, #8]
 80011dc:	edc7 0a01 	vstr	s1, [r7, #4]
	HAL_StatusTypeDef ret;

	// Seuil choc (62.5 mg/LSB)
	const float lsb_g = 0.0625f;
 80011e0:	f04f 5376 	mov.w	r3, #1031798784	@ 0x3d800000
 80011e4:	623b      	str	r3, [r7, #32]
	uint8_t thresh = (uint8_t)(thresh_g / lsb_g);
 80011e6:	edd7 6a02 	vldr	s13, [r7, #8]
 80011ea:	ed97 7a08 	vldr	s14, [r7, #32]
 80011ee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80011f2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80011f6:	edc7 7a00 	vstr	s15, [r7]
 80011fa:	783b      	ldrb	r3, [r7, #0]
 80011fc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (thresh == 0) thresh = 1;
 8001200:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001204:	2b00      	cmp	r3, #0
 8001206:	d102      	bne.n	800120e <ADXL343_ConfigShock+0x3e>
 8001208:	2301      	movs	r3, #1
 800120a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	ret = adxl_write(hi2c, ADXL_THRESH_TAP, thresh);
 800120e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001212:	461a      	mov	r2, r3
 8001214:	211d      	movs	r1, #29
 8001216:	68f8      	ldr	r0, [r7, #12]
 8001218:	f7ff ff2a 	bl	8001070 <adxl_write>
 800121c:	4603      	mov	r3, r0
 800121e:	77fb      	strb	r3, [r7, #31]
	if (ret != HAL_OK) return ret;
 8001220:	7ffb      	ldrb	r3, [r7, #31]
 8001222:	2b00      	cmp	r3, #0
 8001224:	d001      	beq.n	800122a <ADXL343_ConfigShock+0x5a>
 8001226:	7ffb      	ldrb	r3, [r7, #31]
 8001228:	e049      	b.n	80012be <ADXL343_ConfigShock+0xee>

	// Dure choc (625 s/LSB)
	const float lsb_ms = 0.625f;
 800122a:	4b27      	ldr	r3, [pc, #156]	@ (80012c8 <ADXL343_ConfigShock+0xf8>)
 800122c:	61bb      	str	r3, [r7, #24]
	uint8_t dur = (uint8_t)(dur_ms / lsb_ms);
 800122e:	edd7 6a01 	vldr	s13, [r7, #4]
 8001232:	ed97 7a06 	vldr	s14, [r7, #24]
 8001236:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800123a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800123e:	edc7 7a00 	vstr	s15, [r7]
 8001242:	783b      	ldrb	r3, [r7, #0]
 8001244:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if (dur == 0) dur = 1;
 8001248:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800124c:	2b00      	cmp	r3, #0
 800124e:	d102      	bne.n	8001256 <ADXL343_ConfigShock+0x86>
 8001250:	2301      	movs	r3, #1
 8001252:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

	ret = adxl_write(hi2c,  ADXL_DUR, dur);
 8001256:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800125a:	461a      	mov	r2, r3
 800125c:	2121      	movs	r1, #33	@ 0x21
 800125e:	68f8      	ldr	r0, [r7, #12]
 8001260:	f7ff ff06 	bl	8001070 <adxl_write>
 8001264:	4603      	mov	r3, r0
 8001266:	77fb      	strb	r3, [r7, #31]
	if (ret != HAL_OK) return ret;
 8001268:	7ffb      	ldrb	r3, [r7, #31]
 800126a:	2b00      	cmp	r3, #0
 800126c:	d001      	beq.n	8001272 <ADXL343_ConfigShock+0xa2>
 800126e:	7ffb      	ldrb	r3, [r7, #31]
 8001270:	e025      	b.n	80012be <ADXL343_ConfigShock+0xee>

	// Activation des 3 axes pour la detection
	ret = adxl_write(hi2c,  ADXL_TAP_AXES, 0x07); // X,Y,Z
 8001272:	2207      	movs	r2, #7
 8001274:	212a      	movs	r1, #42	@ 0x2a
 8001276:	68f8      	ldr	r0, [r7, #12]
 8001278:	f7ff fefa 	bl	8001070 <adxl_write>
 800127c:	4603      	mov	r3, r0
 800127e:	77fb      	strb	r3, [r7, #31]
	if (ret != HAL_OK) return ret;
 8001280:	7ffb      	ldrb	r3, [r7, #31]
 8001282:	2b00      	cmp	r3, #0
 8001284:	d001      	beq.n	800128a <ADXL343_ConfigShock+0xba>
 8001286:	7ffb      	ldrb	r3, [r7, #31]
 8001288:	e019      	b.n	80012be <ADXL343_ConfigShock+0xee>

	// Enable l'interruption SINGLE_TAP
	uint8_t int_enable = ADXL_INT_DATA_READY | ADXL_INT_SINGLE_TAP;
 800128a:	23c0      	movs	r3, #192	@ 0xc0
 800128c:	75fb      	strb	r3, [r7, #23]
	ret = adxl_write(hi2c, ADXL_INT_ENABLE, int_enable);
 800128e:	7dfb      	ldrb	r3, [r7, #23]
 8001290:	461a      	mov	r2, r3
 8001292:	212e      	movs	r1, #46	@ 0x2e
 8001294:	68f8      	ldr	r0, [r7, #12]
 8001296:	f7ff feeb 	bl	8001070 <adxl_write>
 800129a:	4603      	mov	r3, r0
 800129c:	77fb      	strb	r3, [r7, #31]
	if (ret != HAL_OK) return ret;
 800129e:	7ffb      	ldrb	r3, [r7, #31]
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d001      	beq.n	80012a8 <ADXL343_ConfigShock+0xd8>
 80012a4:	7ffb      	ldrb	r3, [r7, #31]
 80012a6:	e00a      	b.n	80012be <ADXL343_ConfigShock+0xee>

	// Map sur INT2 (0x40)
	uint8_t int_map = 0x40;
 80012a8:	2340      	movs	r3, #64	@ 0x40
 80012aa:	75bb      	strb	r3, [r7, #22]
	ret = adxl_write(hi2c, ADXL_INT_MAP, int_map);
 80012ac:	7dbb      	ldrb	r3, [r7, #22]
 80012ae:	461a      	mov	r2, r3
 80012b0:	212f      	movs	r1, #47	@ 0x2f
 80012b2:	68f8      	ldr	r0, [r7, #12]
 80012b4:	f7ff fedc 	bl	8001070 <adxl_write>
 80012b8:	4603      	mov	r3, r0
 80012ba:	77fb      	strb	r3, [r7, #31]

	return ret;
 80012bc:	7ffb      	ldrb	r3, [r7, #31]
}
 80012be:	4618      	mov	r0, r3
 80012c0:	3728      	adds	r7, #40	@ 0x28
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	3f200000 	.word	0x3f200000

080012cc <ADXL343_CheckShock>:

// Vrifier le choc (Retourne 1 si dtect, 0 sinon)
uint8_t ADXL343_CheckShock(I2C_HandleTypeDef *hi2c)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b084      	sub	sp, #16
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
	uint8_t src = 0;
 80012d4:	2300      	movs	r3, #0
 80012d6:	73fb      	strb	r3, [r7, #15]
	if (adxl_read(hi2c, ADXL_INT_SOURCE, &src) != HAL_OK) {
 80012d8:	f107 030f 	add.w	r3, r7, #15
 80012dc:	461a      	mov	r2, r3
 80012de:	2130      	movs	r1, #48	@ 0x30
 80012e0:	6878      	ldr	r0, [r7, #4]
 80012e2:	f7ff fedf 	bl	80010a4 <adxl_read>
 80012e6:	4603      	mov	r3, r0
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d001      	beq.n	80012f0 <ADXL343_CheckShock+0x24>
		return 0; // Erreur de lecture considre comme "pas de choc"
 80012ec:	2300      	movs	r3, #0
 80012ee:	e005      	b.n	80012fc <ADXL343_CheckShock+0x30>
	}

	return (src & ADXL_INT_SINGLE_TAP) ? 1 : 0;
 80012f0:	7bfb      	ldrb	r3, [r7, #15]
 80012f2:	119b      	asrs	r3, r3, #6
 80012f4:	b2db      	uxtb	r3, r3
 80012f6:	f003 0301 	and.w	r3, r3, #1
 80012fa:	b2db      	uxtb	r3, r3
}
 80012fc:	4618      	mov	r0, r3
 80012fe:	3710      	adds	r7, #16
 8001300:	46bd      	mov	sp, r7
 8001302:	bd80      	pop	{r7, pc}

08001304 <ydlidar_init>:
static uint16_t g_scan_distances_mm[NB_DEGRES] = {0};


static void decode_packet(const uint8_t* packet_data, uint16_t packet_len);

void ydlidar_init(uint8_t *buffer, uint16_t size) {
 8001304:	b580      	push	{r7, lr}
 8001306:	b082      	sub	sp, #8
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
 800130c:	460b      	mov	r3, r1
 800130e:	807b      	strh	r3, [r7, #2]
    current_parsing_state = STATE_WAIT_HEADER;
 8001310:	4b16      	ldr	r3, [pc, #88]	@ (800136c <ydlidar_init+0x68>)
 8001312:	2200      	movs	r2, #0
 8001314:	701a      	strb	r2, [r3, #0]
    current_packet_idx = 0;
 8001316:	4b16      	ldr	r3, [pc, #88]	@ (8001370 <ydlidar_init+0x6c>)
 8001318:	2200      	movs	r2, #0
 800131a:	801a      	strh	r2, [r3, #0]
    expected_packet_len = 0;
 800131c:	4b15      	ldr	r3, [pc, #84]	@ (8001374 <ydlidar_init+0x70>)
 800131e:	2200      	movs	r2, #0
 8001320:	801a      	strh	r2, [r3, #0]
    memset(g_scan_distances_mm, 0, sizeof(g_scan_distances_mm));
 8001322:	f44f 7234 	mov.w	r2, #720	@ 0x2d0
 8001326:	2100      	movs	r1, #0
 8001328:	4813      	ldr	r0, [pc, #76]	@ (8001378 <ydlidar_init+0x74>)
 800132a:	f00c f895 	bl	800d458 <memset>
    
    __HAL_UART_CLEAR_OREFLAG(&huart2);
 800132e:	4b13      	ldr	r3, [pc, #76]	@ (800137c <ydlidar_init+0x78>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	2208      	movs	r2, #8
 8001334:	621a      	str	r2, [r3, #32]
    __HAL_UART_CLEAR_NEFLAG(&huart2);
 8001336:	4b11      	ldr	r3, [pc, #68]	@ (800137c <ydlidar_init+0x78>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	2204      	movs	r2, #4
 800133c:	621a      	str	r2, [r3, #32]
    __HAL_UART_CLEAR_FEFLAG(&huart2);
 800133e:	4b0f      	ldr	r3, [pc, #60]	@ (800137c <ydlidar_init+0x78>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	2202      	movs	r2, #2
 8001344:	621a      	str	r2, [r3, #32]

    if (HAL_UART_Receive_DMA(&huart2, buffer, size) != HAL_OK) {
 8001346:	887b      	ldrh	r3, [r7, #2]
 8001348:	461a      	mov	r2, r3
 800134a:	6879      	ldr	r1, [r7, #4]
 800134c:	480b      	ldr	r0, [pc, #44]	@ (800137c <ydlidar_init+0x78>)
 800134e:	f007 fdab 	bl	8008ea8 <HAL_UART_Receive_DMA>
 8001352:	4603      	mov	r3, r0
 8001354:	2b00      	cmp	r3, #0
 8001356:	d002      	beq.n	800135e <ydlidar_init+0x5a>
      printf("LIDAR DMA Error\r\n");
 8001358:	4809      	ldr	r0, [pc, #36]	@ (8001380 <ydlidar_init+0x7c>)
 800135a:	f00b ff7b 	bl	800d254 <puts>
    }
    printf("YDLIDAR driver initialized.\r\n");
 800135e:	4809      	ldr	r0, [pc, #36]	@ (8001384 <ydlidar_init+0x80>)
 8001360:	f00b ff78 	bl	800d254 <puts>
}
 8001364:	bf00      	nop
 8001366:	3708      	adds	r7, #8
 8001368:	46bd      	mov	sp, r7
 800136a:	bd80      	pop	{r7, pc}
 800136c:	200001f4 	.word	0x200001f4
 8001370:	200003fc 	.word	0x200003fc
 8001374:	200003fe 	.word	0x200003fe
 8001378:	20000400 	.word	0x20000400
 800137c:	20000e24 	.word	0x20000e24
 8001380:	08011850 	.word	0x08011850
 8001384:	08011864 	.word	0x08011864

08001388 <ydlidar_process_data>:

static uint8_t last_byte = 0;

void ydlidar_process_data(const uint8_t* data, size_t len) {
 8001388:	b580      	push	{r7, lr}
 800138a:	b084      	sub	sp, #16
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
 8001390:	6039      	str	r1, [r7, #0]
    for (size_t i = 0; i < len; ++i) {
 8001392:	2300      	movs	r3, #0
 8001394:	60fb      	str	r3, [r7, #12]
 8001396:	e082      	b.n	800149e <ydlidar_process_data+0x116>
        uint8_t byte = data[i];
 8001398:	687a      	ldr	r2, [r7, #4]
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	4413      	add	r3, r2
 800139e:	781b      	ldrb	r3, [r3, #0]
 80013a0:	72fb      	strb	r3, [r7, #11]

        switch (current_parsing_state) {
 80013a2:	4b44      	ldr	r3, [pc, #272]	@ (80014b4 <ydlidar_process_data+0x12c>)
 80013a4:	781b      	ldrb	r3, [r3, #0]
 80013a6:	2b02      	cmp	r3, #2
 80013a8:	d04e      	beq.n	8001448 <ydlidar_process_data+0xc0>
 80013aa:	2b02      	cmp	r3, #2
 80013ac:	dc71      	bgt.n	8001492 <ydlidar_process_data+0x10a>
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d002      	beq.n	80013b8 <ydlidar_process_data+0x30>
 80013b2:	2b01      	cmp	r3, #1
 80013b4:	d017      	beq.n	80013e6 <ydlidar_process_data+0x5e>
 80013b6:	e06c      	b.n	8001492 <ydlidar_process_data+0x10a>
            case STATE_WAIT_HEADER:
                if (last_byte == 0xAA && byte == 0x55) {
 80013b8:	4b3f      	ldr	r3, [pc, #252]	@ (80014b8 <ydlidar_process_data+0x130>)
 80013ba:	781b      	ldrb	r3, [r3, #0]
 80013bc:	2baa      	cmp	r3, #170	@ 0xaa
 80013be:	d163      	bne.n	8001488 <ydlidar_process_data+0x100>
 80013c0:	7afb      	ldrb	r3, [r7, #11]
 80013c2:	2b55      	cmp	r3, #85	@ 0x55
 80013c4:	d160      	bne.n	8001488 <ydlidar_process_data+0x100>
                    current_packet_buffer[0] = 0xAA;
 80013c6:	4b3d      	ldr	r3, [pc, #244]	@ (80014bc <ydlidar_process_data+0x134>)
 80013c8:	22aa      	movs	r2, #170	@ 0xaa
 80013ca:	701a      	strb	r2, [r3, #0]
                    current_packet_buffer[1] = 0x55;
 80013cc:	4b3b      	ldr	r3, [pc, #236]	@ (80014bc <ydlidar_process_data+0x134>)
 80013ce:	2255      	movs	r2, #85	@ 0x55
 80013d0:	705a      	strb	r2, [r3, #1]
                    current_packet_idx = 2; // PH (2 bytes) received
 80013d2:	4b3b      	ldr	r3, [pc, #236]	@ (80014c0 <ydlidar_process_data+0x138>)
 80013d4:	2202      	movs	r2, #2
 80013d6:	801a      	strh	r2, [r3, #0]
                    current_parsing_state = STATE_RECEIVE_HEADER;
 80013d8:	4b36      	ldr	r3, [pc, #216]	@ (80014b4 <ydlidar_process_data+0x12c>)
 80013da:	2201      	movs	r2, #1
 80013dc:	701a      	strb	r2, [r3, #0]
                    expected_packet_len = 0; // Reset expected length
 80013de:	4b39      	ldr	r3, [pc, #228]	@ (80014c4 <ydlidar_process_data+0x13c>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	801a      	strh	r2, [r3, #0]
                }
                break;
 80013e4:	e050      	b.n	8001488 <ydlidar_process_data+0x100>

            case STATE_RECEIVE_HEADER:
                current_packet_buffer[current_packet_idx++] = byte;
 80013e6:	4b36      	ldr	r3, [pc, #216]	@ (80014c0 <ydlidar_process_data+0x138>)
 80013e8:	881b      	ldrh	r3, [r3, #0]
 80013ea:	1c5a      	adds	r2, r3, #1
 80013ec:	b291      	uxth	r1, r2
 80013ee:	4a34      	ldr	r2, [pc, #208]	@ (80014c0 <ydlidar_process_data+0x138>)
 80013f0:	8011      	strh	r1, [r2, #0]
 80013f2:	4619      	mov	r1, r3
 80013f4:	4a31      	ldr	r2, [pc, #196]	@ (80014bc <ydlidar_process_data+0x134>)
 80013f6:	7afb      	ldrb	r3, [r7, #11]
 80013f8:	5453      	strb	r3, [r2, r1]
                if (current_packet_idx >= (2 + 8)) {
 80013fa:	4b31      	ldr	r3, [pc, #196]	@ (80014c0 <ydlidar_process_data+0x138>)
 80013fc:	881b      	ldrh	r3, [r3, #0]
 80013fe:	2b09      	cmp	r3, #9
 8001400:	d944      	bls.n	800148c <ydlidar_process_data+0x104>
                    uint8_t lsn = current_packet_buffer[3];
 8001402:	4b2e      	ldr	r3, [pc, #184]	@ (80014bc <ydlidar_process_data+0x134>)
 8001404:	78db      	ldrb	r3, [r3, #3]
 8001406:	72bb      	strb	r3, [r7, #10]
                    expected_packet_len = 10 + (lsn * 2);
 8001408:	7abb      	ldrb	r3, [r7, #10]
 800140a:	3305      	adds	r3, #5
 800140c:	b29b      	uxth	r3, r3
 800140e:	005b      	lsls	r3, r3, #1
 8001410:	b29a      	uxth	r2, r3
 8001412:	4b2c      	ldr	r3, [pc, #176]	@ (80014c4 <ydlidar_process_data+0x13c>)
 8001414:	801a      	strh	r2, [r3, #0]

                    if (expected_packet_len > MAX_PACKET_SIZE) {
 8001416:	4b2b      	ldr	r3, [pc, #172]	@ (80014c4 <ydlidar_process_data+0x13c>)
 8001418:	881b      	ldrh	r3, [r3, #0]
 800141a:	f5b3 7f01 	cmp.w	r3, #516	@ 0x204
 800141e:	d30f      	bcc.n	8001440 <ydlidar_process_data+0xb8>
                    	printf("Error: Packet too large (%d bytes). Resetting.\r\n", expected_packet_len);
 8001420:	4b28      	ldr	r3, [pc, #160]	@ (80014c4 <ydlidar_process_data+0x13c>)
 8001422:	881b      	ldrh	r3, [r3, #0]
 8001424:	4619      	mov	r1, r3
 8001426:	4828      	ldr	r0, [pc, #160]	@ (80014c8 <ydlidar_process_data+0x140>)
 8001428:	f00b feac 	bl	800d184 <iprintf>
                        current_parsing_state = STATE_WAIT_HEADER;
 800142c:	4b21      	ldr	r3, [pc, #132]	@ (80014b4 <ydlidar_process_data+0x12c>)
 800142e:	2200      	movs	r2, #0
 8001430:	701a      	strb	r2, [r3, #0]
                        current_packet_idx = 0;
 8001432:	4b23      	ldr	r3, [pc, #140]	@ (80014c0 <ydlidar_process_data+0x138>)
 8001434:	2200      	movs	r2, #0
 8001436:	801a      	strh	r2, [r3, #0]
                        expected_packet_len = 0;
 8001438:	4b22      	ldr	r3, [pc, #136]	@ (80014c4 <ydlidar_process_data+0x13c>)
 800143a:	2200      	movs	r2, #0
 800143c:	801a      	strh	r2, [r3, #0]
                        break;
 800143e:	e028      	b.n	8001492 <ydlidar_process_data+0x10a>
                    }
                    current_parsing_state = STATE_RECEIVE_SAMPLES;
 8001440:	4b1c      	ldr	r3, [pc, #112]	@ (80014b4 <ydlidar_process_data+0x12c>)
 8001442:	2202      	movs	r2, #2
 8001444:	701a      	strb	r2, [r3, #0]
                }
                break;
 8001446:	e021      	b.n	800148c <ydlidar_process_data+0x104>

            case STATE_RECEIVE_SAMPLES:
                current_packet_buffer[current_packet_idx++] = byte;
 8001448:	4b1d      	ldr	r3, [pc, #116]	@ (80014c0 <ydlidar_process_data+0x138>)
 800144a:	881b      	ldrh	r3, [r3, #0]
 800144c:	1c5a      	adds	r2, r3, #1
 800144e:	b291      	uxth	r1, r2
 8001450:	4a1b      	ldr	r2, [pc, #108]	@ (80014c0 <ydlidar_process_data+0x138>)
 8001452:	8011      	strh	r1, [r2, #0]
 8001454:	4619      	mov	r1, r3
 8001456:	4a19      	ldr	r2, [pc, #100]	@ (80014bc <ydlidar_process_data+0x134>)
 8001458:	7afb      	ldrb	r3, [r7, #11]
 800145a:	5453      	strb	r3, [r2, r1]

                if (current_packet_idx >= expected_packet_len) {
 800145c:	4b18      	ldr	r3, [pc, #96]	@ (80014c0 <ydlidar_process_data+0x138>)
 800145e:	881a      	ldrh	r2, [r3, #0]
 8001460:	4b18      	ldr	r3, [pc, #96]	@ (80014c4 <ydlidar_process_data+0x13c>)
 8001462:	881b      	ldrh	r3, [r3, #0]
 8001464:	429a      	cmp	r2, r3
 8001466:	d313      	bcc.n	8001490 <ydlidar_process_data+0x108>
                    decode_packet(current_packet_buffer, expected_packet_len);
 8001468:	4b16      	ldr	r3, [pc, #88]	@ (80014c4 <ydlidar_process_data+0x13c>)
 800146a:	881b      	ldrh	r3, [r3, #0]
 800146c:	4619      	mov	r1, r3
 800146e:	4813      	ldr	r0, [pc, #76]	@ (80014bc <ydlidar_process_data+0x134>)
 8001470:	f000 f82e 	bl	80014d0 <decode_packet>

                    current_parsing_state = STATE_WAIT_HEADER;
 8001474:	4b0f      	ldr	r3, [pc, #60]	@ (80014b4 <ydlidar_process_data+0x12c>)
 8001476:	2200      	movs	r2, #0
 8001478:	701a      	strb	r2, [r3, #0]
                    current_packet_idx = 0;
 800147a:	4b11      	ldr	r3, [pc, #68]	@ (80014c0 <ydlidar_process_data+0x138>)
 800147c:	2200      	movs	r2, #0
 800147e:	801a      	strh	r2, [r3, #0]
                    expected_packet_len = 0;
 8001480:	4b10      	ldr	r3, [pc, #64]	@ (80014c4 <ydlidar_process_data+0x13c>)
 8001482:	2200      	movs	r2, #0
 8001484:	801a      	strh	r2, [r3, #0]
                }
                break;
 8001486:	e003      	b.n	8001490 <ydlidar_process_data+0x108>
                break;
 8001488:	bf00      	nop
 800148a:	e002      	b.n	8001492 <ydlidar_process_data+0x10a>
                break;
 800148c:	bf00      	nop
 800148e:	e000      	b.n	8001492 <ydlidar_process_data+0x10a>
                break;
 8001490:	bf00      	nop
        }
        last_byte = byte; // Store the current byte for the next iteration
 8001492:	4a09      	ldr	r2, [pc, #36]	@ (80014b8 <ydlidar_process_data+0x130>)
 8001494:	7afb      	ldrb	r3, [r7, #11]
 8001496:	7013      	strb	r3, [r2, #0]
    for (size_t i = 0; i < len; ++i) {
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	3301      	adds	r3, #1
 800149c:	60fb      	str	r3, [r7, #12]
 800149e:	68fa      	ldr	r2, [r7, #12]
 80014a0:	683b      	ldr	r3, [r7, #0]
 80014a2:	429a      	cmp	r2, r3
 80014a4:	f4ff af78 	bcc.w	8001398 <ydlidar_process_data+0x10>
    }
}
 80014a8:	bf00      	nop
 80014aa:	bf00      	nop
 80014ac:	3710      	adds	r7, #16
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	200001f4 	.word	0x200001f4
 80014b8:	200006d0 	.word	0x200006d0
 80014bc:	200001f8 	.word	0x200001f8
 80014c0:	200003fc 	.word	0x200003fc
 80014c4:	200003fe 	.word	0x200003fe
 80014c8:	08011884 	.word	0x08011884
 80014cc:	00000000 	.word	0x00000000

080014d0 <decode_packet>:


static void decode_packet(const uint8_t* packet_data, uint16_t packet_len) {
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b090      	sub	sp, #64	@ 0x40
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
 80014d8:	460b      	mov	r3, r1
 80014da:	807b      	strh	r3, [r7, #2]
    // Checksum validation
    uint16_t calculated_checksum = 0;
 80014dc:	2300      	movs	r3, #0
 80014de:	87fb      	strh	r3, [r7, #62]	@ 0x3e

    // Calculate checksum over PH(2), CT(1)+LSN(1), FSA(2), LSA(2)
    for (int i = 0; i < 8; i += 2) {
 80014e0:	2300      	movs	r3, #0
 80014e2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80014e4:	e016      	b.n	8001514 <decode_packet+0x44>
        uint16_t word = packet_data[i] | (packet_data[i+1] << 8);
 80014e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80014e8:	687a      	ldr	r2, [r7, #4]
 80014ea:	4413      	add	r3, r2
 80014ec:	781b      	ldrb	r3, [r3, #0]
 80014ee:	b21a      	sxth	r2, r3
 80014f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80014f2:	3301      	adds	r3, #1
 80014f4:	6879      	ldr	r1, [r7, #4]
 80014f6:	440b      	add	r3, r1
 80014f8:	781b      	ldrb	r3, [r3, #0]
 80014fa:	b21b      	sxth	r3, r3
 80014fc:	021b      	lsls	r3, r3, #8
 80014fe:	b21b      	sxth	r3, r3
 8001500:	4313      	orrs	r3, r2
 8001502:	b21b      	sxth	r3, r3
 8001504:	813b      	strh	r3, [r7, #8]
        calculated_checksum ^= word;
 8001506:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8001508:	893b      	ldrh	r3, [r7, #8]
 800150a:	4053      	eors	r3, r2
 800150c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    for (int i = 0; i < 8; i += 2) {
 800150e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001510:	3302      	adds	r3, #2
 8001512:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001514:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001516:	2b07      	cmp	r3, #7
 8001518:	dde5      	ble.n	80014e6 <decode_packet+0x16>
    }
    // Calculate checksum over Samples (starting at byte 10)
    for (int i = 10; i < packet_len; i += 2) {
 800151a:	230a      	movs	r3, #10
 800151c:	637b      	str	r3, [r7, #52]	@ 0x34
 800151e:	e016      	b.n	800154e <decode_packet+0x7e>
        uint16_t word = packet_data[i] | (packet_data[i+1] << 8);
 8001520:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001522:	687a      	ldr	r2, [r7, #4]
 8001524:	4413      	add	r3, r2
 8001526:	781b      	ldrb	r3, [r3, #0]
 8001528:	b21a      	sxth	r2, r3
 800152a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800152c:	3301      	adds	r3, #1
 800152e:	6879      	ldr	r1, [r7, #4]
 8001530:	440b      	add	r3, r1
 8001532:	781b      	ldrb	r3, [r3, #0]
 8001534:	b21b      	sxth	r3, r3
 8001536:	021b      	lsls	r3, r3, #8
 8001538:	b21b      	sxth	r3, r3
 800153a:	4313      	orrs	r3, r2
 800153c:	b21b      	sxth	r3, r3
 800153e:	817b      	strh	r3, [r7, #10]
        calculated_checksum ^= word;
 8001540:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8001542:	897b      	ldrh	r3, [r7, #10]
 8001544:	4053      	eors	r3, r2
 8001546:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    for (int i = 10; i < packet_len; i += 2) {
 8001548:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800154a:	3302      	adds	r3, #2
 800154c:	637b      	str	r3, [r7, #52]	@ 0x34
 800154e:	887b      	ldrh	r3, [r7, #2]
 8001550:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001552:	429a      	cmp	r2, r3
 8001554:	dbe4      	blt.n	8001520 <decode_packet+0x50>
    }

    lidar_response_point_cloud_t* response = (lidar_response_point_cloud_t*)&packet_data[2];
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	3302      	adds	r3, #2
 800155a:	617b      	str	r3, [r7, #20]
    uint16_t received_checksum = response->check_code;
 800155c:	697b      	ldr	r3, [r7, #20]
 800155e:	88db      	ldrh	r3, [r3, #6]
 8001560:	827b      	strh	r3, [r7, #18]

    if (calculated_checksum != received_checksum) {
 8001562:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8001564:	8a7b      	ldrh	r3, [r7, #18]
 8001566:	429a      	cmp	r2, r3
 8001568:	d006      	beq.n	8001578 <decode_packet+0xa8>
    	printf("Checksum error: Calculated 0x%04X, Received 0x%04X. Packet discarded.\r\n", calculated_checksum, received_checksum);
 800156a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800156c:	8a7a      	ldrh	r2, [r7, #18]
 800156e:	4619      	mov	r1, r3
 8001570:	4893      	ldr	r0, [pc, #588]	@ (80017c0 <decode_packet+0x2f0>)
 8001572:	f00b fe07 	bl	800d184 <iprintf>
        return; // Discard packet
 8001576:	e11b      	b.n	80017b0 <decode_packet+0x2e0>
    }

    float start_angle_deg = ((float)(response->start_angle >> 1) / 64.0f); // Rshiftbit(FSA,1)/64
 8001578:	697b      	ldr	r3, [r7, #20]
 800157a:	885b      	ldrh	r3, [r3, #2]
 800157c:	085b      	lsrs	r3, r3, #1
 800157e:	b29b      	uxth	r3, r3
 8001580:	ee07 3a90 	vmov	s15, r3
 8001584:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001588:	eddf 6a8e 	vldr	s13, [pc, #568]	@ 80017c4 <decode_packet+0x2f4>
 800158c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001590:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    float end_angle_deg = ((float)(response->end_angle >> 1) / 64.0f); // Rshiftbit(LSA,1)/64
 8001594:	697b      	ldr	r3, [r7, #20]
 8001596:	889b      	ldrh	r3, [r3, #4]
 8001598:	085b      	lsrs	r3, r3, #1
 800159a:	b29b      	uxth	r3, r3
 800159c:	ee07 3a90 	vmov	s15, r3
 80015a0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015a4:	eddf 6a87 	vldr	s13, [pc, #540]	@ 80017c4 <decode_packet+0x2f4>
 80015a8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015ac:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

    // Adjust angles to be within 0-360 range
    if (start_angle_deg > 360.0f) start_angle_deg -= 360.0f;
 80015b0:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80015b4:	ed9f 7a84 	vldr	s14, [pc, #528]	@ 80017c8 <decode_packet+0x2f8>
 80015b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015c0:	dd07      	ble.n	80015d2 <decode_packet+0x102>
 80015c2:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80015c6:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 80017c8 <decode_packet+0x2f8>
 80015ca:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80015ce:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    if (end_angle_deg > 360.0f) end_angle_deg -= 360.0f;
 80015d2:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80015d6:	ed9f 7a7c 	vldr	s14, [pc, #496]	@ 80017c8 <decode_packet+0x2f8>
 80015da:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015e2:	dd07      	ble.n	80015f4 <decode_packet+0x124>
 80015e4:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80015e8:	ed9f 7a77 	vldr	s14, [pc, #476]	@ 80017c8 <decode_packet+0x2f8>
 80015ec:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80015f0:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

    if (response->sample_quantity > 0) {
 80015f4:	697b      	ldr	r3, [r7, #20]
 80015f6:	785b      	ldrb	r3, [r3, #1]
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	f000 80d9 	beq.w	80017b0 <decode_packet+0x2e0>
        // printf("Samples:\r\n");
        float diff_angle_deg = 0;
 80015fe:	f04f 0300 	mov.w	r3, #0
 8001602:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (response->sample_quantity > 1) {
 8001604:	697b      	ldr	r3, [r7, #20]
 8001606:	785b      	ldrb	r3, [r3, #1]
 8001608:	2b01      	cmp	r3, #1
 800160a:	d916      	bls.n	800163a <decode_packet+0x16a>
            diff_angle_deg = end_angle_deg - start_angle_deg;
 800160c:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8001610:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001614:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001618:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
            if (diff_angle_deg < 0) {
 800161c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001620:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001624:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001628:	d507      	bpl.n	800163a <decode_packet+0x16a>
                diff_angle_deg += 360.0f;
 800162a:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800162e:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 80017c8 <decode_packet+0x2f8>
 8001632:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001636:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
            }
        }

        for (int i = 0; i < response->sample_quantity; i++) {
 800163a:	2300      	movs	r3, #0
 800163c:	627b      	str	r3, [r7, #36]	@ 0x24
 800163e:	e0b0      	b.n	80017a2 <decode_packet+0x2d2>
            uint16_t raw_distance = response->samples[i];
 8001640:	697b      	ldr	r3, [r7, #20]
 8001642:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001644:	3204      	adds	r2, #4
 8001646:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800164a:	823b      	strh	r3, [r7, #16]
            float distance_mm = (float)raw_distance / 4.0f;
 800164c:	8a3b      	ldrh	r3, [r7, #16]
 800164e:	ee07 3a90 	vmov	s15, r3
 8001652:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001656:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 800165a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800165e:	edc7 7a03 	vstr	s15, [r7, #12]

            float current_angle_deg;
            if (response->sample_quantity == 1) {
 8001662:	697b      	ldr	r3, [r7, #20]
 8001664:	785b      	ldrb	r3, [r3, #1]
 8001666:	2b01      	cmp	r3, #1
 8001668:	d102      	bne.n	8001670 <decode_packet+0x1a0>
                current_angle_deg = start_angle_deg;
 800166a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800166c:	623b      	str	r3, [r7, #32]
 800166e:	e017      	b.n	80016a0 <decode_packet+0x1d0>
            } else {
                current_angle_deg = start_angle_deg + (diff_angle_deg / (response->sample_quantity - 1)) * i;
 8001670:	697b      	ldr	r3, [r7, #20]
 8001672:	785b      	ldrb	r3, [r3, #1]
 8001674:	3b01      	subs	r3, #1
 8001676:	ee07 3a90 	vmov	s15, r3
 800167a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800167e:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 8001682:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001688:	ee07 3a90 	vmov	s15, r3
 800168c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001690:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001694:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8001698:	ee77 7a27 	vadd.f32	s15, s14, s15
 800169c:	edc7 7a08 	vstr	s15, [r7, #32]
            }

            // Second-level analysis (Geometric Correction)
            float ang_correct = 0.0f;
 80016a0:	f04f 0300 	mov.w	r3, #0
 80016a4:	61fb      	str	r3, [r7, #28]
            if (distance_mm > 0.0f) {
 80016a6:	edd7 7a03 	vldr	s15, [r7, #12]
 80016aa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80016ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016b2:	dd27      	ble.n	8001704 <decode_packet+0x234>
                ang_correct = atanf(21.8f * (155.3f - distance_mm) / (155.3f * distance_mm)) * (180.0f / M_PI);
 80016b4:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 80017cc <decode_packet+0x2fc>
 80016b8:	edd7 7a03 	vldr	s15, [r7, #12]
 80016bc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016c0:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 80017d0 <decode_packet+0x300>
 80016c4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80016c8:	edd7 7a03 	vldr	s15, [r7, #12]
 80016cc:	eddf 6a3f 	vldr	s13, [pc, #252]	@ 80017cc <decode_packet+0x2fc>
 80016d0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80016d4:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80016d8:	eeb0 0a66 	vmov.f32	s0, s13
 80016dc:	f00f fa62 	bl	8010ba4 <atanf>
 80016e0:	ee10 3a10 	vmov	r3, s0
 80016e4:	4618      	mov	r0, r3
 80016e6:	f7fe ff57 	bl	8000598 <__aeabi_f2d>
 80016ea:	a333      	add	r3, pc, #204	@ (adr r3, 80017b8 <decode_packet+0x2e8>)
 80016ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016f0:	f7fe ffaa 	bl	8000648 <__aeabi_dmul>
 80016f4:	4602      	mov	r2, r0
 80016f6:	460b      	mov	r3, r1
 80016f8:	4610      	mov	r0, r2
 80016fa:	4619      	mov	r1, r3
 80016fc:	f7ff fa9c 	bl	8000c38 <__aeabi_d2f>
 8001700:	4603      	mov	r3, r0
 8001702:	61fb      	str	r3, [r7, #28]
            }
            current_angle_deg += ang_correct;
 8001704:	ed97 7a08 	vldr	s14, [r7, #32]
 8001708:	edd7 7a07 	vldr	s15, [r7, #28]
 800170c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001710:	edc7 7a08 	vstr	s15, [r7, #32]

            if (current_angle_deg >= 360.0f) current_angle_deg -= 360.0f;
 8001714:	edd7 7a08 	vldr	s15, [r7, #32]
 8001718:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 80017c8 <decode_packet+0x2f8>
 800171c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001720:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001724:	db08      	blt.n	8001738 <decode_packet+0x268>
 8001726:	edd7 7a08 	vldr	s15, [r7, #32]
 800172a:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 80017c8 <decode_packet+0x2f8>
 800172e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001732:	edc7 7a08 	vstr	s15, [r7, #32]
 8001736:	e00e      	b.n	8001756 <decode_packet+0x286>
            else if (current_angle_deg < 0.0f) current_angle_deg += 360.0f;
 8001738:	edd7 7a08 	vldr	s15, [r7, #32]
 800173c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001740:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001744:	d507      	bpl.n	8001756 <decode_packet+0x286>
 8001746:	edd7 7a08 	vldr	s15, [r7, #32]
 800174a:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 80017c8 <decode_packet+0x2f8>
 800174e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001752:	edc7 7a08 	vstr	s15, [r7, #32]

            // Store in 360-degree buffer
            int index = (int)(current_angle_deg + 0.5f);
 8001756:	edd7 7a08 	vldr	s15, [r7, #32]
 800175a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800175e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001762:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001766:	ee17 3a90 	vmov	r3, s15
 800176a:	61bb      	str	r3, [r7, #24]
            if (index >= NB_DEGRES) index = 0;
 800176c:	69bb      	ldr	r3, [r7, #24]
 800176e:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 8001772:	db01      	blt.n	8001778 <decode_packet+0x2a8>
 8001774:	2300      	movs	r3, #0
 8001776:	61bb      	str	r3, [r7, #24]

            if (distance_mm > 0) {
 8001778:	edd7 7a03 	vldr	s15, [r7, #12]
 800177c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001780:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001784:	dd0a      	ble.n	800179c <decode_packet+0x2cc>
                 g_scan_distances_mm[index] = (uint16_t)distance_mm;
 8001786:	edd7 7a03 	vldr	s15, [r7, #12]
 800178a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800178e:	ee17 3a90 	vmov	r3, s15
 8001792:	b299      	uxth	r1, r3
 8001794:	4a0f      	ldr	r2, [pc, #60]	@ (80017d4 <decode_packet+0x304>)
 8001796:	69bb      	ldr	r3, [r7, #24]
 8001798:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        for (int i = 0; i < response->sample_quantity; i++) {
 800179c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800179e:	3301      	adds	r3, #1
 80017a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80017a2:	697b      	ldr	r3, [r7, #20]
 80017a4:	785b      	ldrb	r3, [r3, #1]
 80017a6:	461a      	mov	r2, r3
 80017a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017aa:	4293      	cmp	r3, r2
 80017ac:	f6ff af48 	blt.w	8001640 <decode_packet+0x170>
            }
        }
    }
}
 80017b0:	3740      	adds	r7, #64	@ 0x40
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	1a63c1f8 	.word	0x1a63c1f8
 80017bc:	404ca5dc 	.word	0x404ca5dc
 80017c0:	080118b8 	.word	0x080118b8
 80017c4:	42800000 	.word	0x42800000
 80017c8:	43b40000 	.word	0x43b40000
 80017cc:	431b4ccd 	.word	0x431b4ccd
 80017d0:	41ae6666 	.word	0x41ae6666
 80017d4:	20000400 	.word	0x20000400

080017d8 <ydlidar_detect_objects>:
uint16_t ydlidar_get_distance(uint16_t angle_deg) {
    if (angle_deg >= NB_DEGRES) return 0;
    return g_scan_distances_mm[angle_deg];
}

void ydlidar_detect_objects(LidarObject_t* objects, uint8_t* object_count) {
 80017d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017da:	b08d      	sub	sp, #52	@ 0x34
 80017dc:	af04      	add	r7, sp, #16
 80017de:	6078      	str	r0, [r7, #4]
 80017e0:	6039      	str	r1, [r7, #0]
    *object_count = 0;
 80017e2:	683b      	ldr	r3, [r7, #0]
 80017e4:	2200      	movs	r2, #0
 80017e6:	701a      	strb	r2, [r3, #0]
    int points_in_object = 0;
 80017e8:	2300      	movs	r3, #0
 80017ea:	61fb      	str	r3, [r7, #28]
    float sum_dist = 0;
 80017ec:	f04f 0300 	mov.w	r3, #0
 80017f0:	61bb      	str	r3, [r7, #24]
    float sum_angle = 0; // Warning: Simple average works for small objects not crossing 0/360
 80017f2:	f04f 0300 	mov.w	r3, #0
 80017f6:	617b      	str	r3, [r7, #20]

    for (int i = 1; i < NB_DEGRES; i++) {
 80017f8:	2301      	movs	r3, #1
 80017fa:	613b      	str	r3, [r7, #16]
 80017fc:	e0fc      	b.n	80019f8 <ydlidar_detect_objects+0x220>
        uint16_t dist_prev = g_scan_distances_mm[i - 1];
 80017fe:	693b      	ldr	r3, [r7, #16]
 8001800:	3b01      	subs	r3, #1
 8001802:	4a77      	ldr	r2, [pc, #476]	@ (80019e0 <ydlidar_detect_objects+0x208>)
 8001804:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001808:	81fb      	strh	r3, [r7, #14]
        uint16_t dist_curr = g_scan_distances_mm[i];
 800180a:	4a75      	ldr	r2, [pc, #468]	@ (80019e0 <ydlidar_detect_objects+0x208>)
 800180c:	693b      	ldr	r3, [r7, #16]
 800180e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001812:	81bb      	strh	r3, [r7, #12]

        if (dist_curr == 0) continue;
 8001814:	89bb      	ldrh	r3, [r7, #12]
 8001816:	2b00      	cmp	r3, #0
 8001818:	f000 80ea 	beq.w	80019f0 <ydlidar_detect_objects+0x218>
        if (dist_prev == 0) {
 800181c:	89fb      	ldrh	r3, [r7, #14]
 800181e:	2b00      	cmp	r3, #0
 8001820:	d110      	bne.n	8001844 <ydlidar_detect_objects+0x6c>
            sum_dist = dist_curr;
 8001822:	89bb      	ldrh	r3, [r7, #12]
 8001824:	ee07 3a90 	vmov	s15, r3
 8001828:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800182c:	edc7 7a06 	vstr	s15, [r7, #24]
            sum_angle = i;
 8001830:	693b      	ldr	r3, [r7, #16]
 8001832:	ee07 3a90 	vmov	s15, r3
 8001836:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800183a:	edc7 7a05 	vstr	s15, [r7, #20]
            points_in_object = 1;
 800183e:	2301      	movs	r3, #1
 8001840:	61fb      	str	r3, [r7, #28]
            continue;
 8001842:	e0d6      	b.n	80019f2 <ydlidar_detect_objects+0x21a>
        }

        // Check discontinuity
        if (fabsf((float)dist_curr - (float)dist_prev) > DETECT_THRESHOLD) {
 8001844:	89bb      	ldrh	r3, [r7, #12]
 8001846:	ee07 3a90 	vmov	s15, r3
 800184a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800184e:	89fb      	ldrh	r3, [r7, #14]
 8001850:	ee07 3a90 	vmov	s15, r3
 8001854:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001858:	ee77 7a67 	vsub.f32	s15, s14, s15
 800185c:	eef0 7ae7 	vabs.f32	s15, s15
 8001860:	ed9f 7a60 	vldr	s14, [pc, #384]	@ 80019e4 <ydlidar_detect_objects+0x20c>
 8001864:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001868:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800186c:	f340 809e 	ble.w	80019ac <ydlidar_detect_objects+0x1d4>
            // End of an object, save it if valid
            if (points_in_object > 1 && *object_count < MAX_LIDAR_OBJECTS) {
 8001870:	69fb      	ldr	r3, [r7, #28]
 8001872:	2b01      	cmp	r3, #1
 8001874:	f340 8089 	ble.w	800198a <ydlidar_detect_objects+0x1b2>
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	781b      	ldrb	r3, [r3, #0]
 800187c:	2b13      	cmp	r3, #19
 800187e:	f200 8084 	bhi.w	800198a <ydlidar_detect_objects+0x1b2>
                objects[*object_count].distance = sum_dist / points_in_object;
 8001882:	69fb      	ldr	r3, [r7, #28]
 8001884:	ee07 3a90 	vmov	s15, r3
 8001888:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	781b      	ldrb	r3, [r3, #0]
 8001890:	461a      	mov	r2, r3
 8001892:	4613      	mov	r3, r2
 8001894:	005b      	lsls	r3, r3, #1
 8001896:	4413      	add	r3, r2
 8001898:	009b      	lsls	r3, r3, #2
 800189a:	461a      	mov	r2, r3
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	4413      	add	r3, r2
 80018a0:	edd7 6a06 	vldr	s13, [r7, #24]
 80018a4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80018a8:	edc3 7a01 	vstr	s15, [r3, #4]
                objects[*object_count].angle = sum_angle / points_in_object;
 80018ac:	69fb      	ldr	r3, [r7, #28]
 80018ae:	ee07 3a90 	vmov	s15, r3
 80018b2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80018b6:	683b      	ldr	r3, [r7, #0]
 80018b8:	781b      	ldrb	r3, [r3, #0]
 80018ba:	461a      	mov	r2, r3
 80018bc:	4613      	mov	r3, r2
 80018be:	005b      	lsls	r3, r3, #1
 80018c0:	4413      	add	r3, r2
 80018c2:	009b      	lsls	r3, r3, #2
 80018c4:	461a      	mov	r2, r3
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	4413      	add	r3, r2
 80018ca:	edd7 6a05 	vldr	s13, [r7, #20]
 80018ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80018d2:	edc3 7a00 	vstr	s15, [r3]
                objects[*object_count].size = points_in_object;
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	781b      	ldrb	r3, [r3, #0]
 80018da:	461a      	mov	r2, r3
 80018dc:	4613      	mov	r3, r2
 80018de:	005b      	lsls	r3, r3, #1
 80018e0:	4413      	add	r3, r2
 80018e2:	009b      	lsls	r3, r3, #2
 80018e4:	461a      	mov	r2, r3
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	4413      	add	r3, r2
 80018ea:	69fa      	ldr	r2, [r7, #28]
 80018ec:	609a      	str	r2, [r3, #8]

                // Filter by distance
                if (objects[*object_count].distance <= MAX_DETECTION_DISTANCE_MM) {
 80018ee:	683b      	ldr	r3, [r7, #0]
 80018f0:	781b      	ldrb	r3, [r3, #0]
 80018f2:	461a      	mov	r2, r3
 80018f4:	4613      	mov	r3, r2
 80018f6:	005b      	lsls	r3, r3, #1
 80018f8:	4413      	add	r3, r2
 80018fa:	009b      	lsls	r3, r3, #2
 80018fc:	461a      	mov	r2, r3
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	4413      	add	r3, r2
 8001902:	edd3 7a01 	vldr	s15, [r3, #4]
 8001906:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 80019ec <ydlidar_detect_objects+0x214>
 800190a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800190e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001912:	d83a      	bhi.n	800198a <ydlidar_detect_objects+0x1b2>
                	printf("Detected Object %d: Angle=%.2f, Dist=%.2f, Size=%d\r\n", *object_count, objects[*object_count].angle, objects[*object_count].distance, objects[*object_count].size);
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	781b      	ldrb	r3, [r3, #0]
 8001918:	461e      	mov	r6, r3
 800191a:	683b      	ldr	r3, [r7, #0]
 800191c:	781b      	ldrb	r3, [r3, #0]
 800191e:	461a      	mov	r2, r3
 8001920:	4613      	mov	r3, r2
 8001922:	005b      	lsls	r3, r3, #1
 8001924:	4413      	add	r3, r2
 8001926:	009b      	lsls	r3, r3, #2
 8001928:	461a      	mov	r2, r3
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	4413      	add	r3, r2
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	4618      	mov	r0, r3
 8001932:	f7fe fe31 	bl	8000598 <__aeabi_f2d>
 8001936:	4604      	mov	r4, r0
 8001938:	460d      	mov	r5, r1
 800193a:	683b      	ldr	r3, [r7, #0]
 800193c:	781b      	ldrb	r3, [r3, #0]
 800193e:	461a      	mov	r2, r3
 8001940:	4613      	mov	r3, r2
 8001942:	005b      	lsls	r3, r3, #1
 8001944:	4413      	add	r3, r2
 8001946:	009b      	lsls	r3, r3, #2
 8001948:	461a      	mov	r2, r3
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	4413      	add	r3, r2
 800194e:	685b      	ldr	r3, [r3, #4]
 8001950:	4618      	mov	r0, r3
 8001952:	f7fe fe21 	bl	8000598 <__aeabi_f2d>
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	781b      	ldrb	r3, [r3, #0]
 800195a:	461a      	mov	r2, r3
 800195c:	4613      	mov	r3, r2
 800195e:	005b      	lsls	r3, r3, #1
 8001960:	4413      	add	r3, r2
 8001962:	009b      	lsls	r3, r3, #2
 8001964:	461a      	mov	r2, r3
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	4413      	add	r3, r2
 800196a:	689b      	ldr	r3, [r3, #8]
 800196c:	9302      	str	r3, [sp, #8]
 800196e:	e9cd 0100 	strd	r0, r1, [sp]
 8001972:	4622      	mov	r2, r4
 8001974:	462b      	mov	r3, r5
 8001976:	4631      	mov	r1, r6
 8001978:	481b      	ldr	r0, [pc, #108]	@ (80019e8 <ydlidar_detect_objects+0x210>)
 800197a:	f00b fc03 	bl	800d184 <iprintf>
                    (*object_count)++;
 800197e:	683b      	ldr	r3, [r7, #0]
 8001980:	781b      	ldrb	r3, [r3, #0]
 8001982:	3301      	adds	r3, #1
 8001984:	b2da      	uxtb	r2, r3
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	701a      	strb	r2, [r3, #0]
                }
            }

            // Start new object
            sum_dist = dist_curr;
 800198a:	89bb      	ldrh	r3, [r7, #12]
 800198c:	ee07 3a90 	vmov	s15, r3
 8001990:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001994:	edc7 7a06 	vstr	s15, [r7, #24]
            sum_angle = i;
 8001998:	693b      	ldr	r3, [r7, #16]
 800199a:	ee07 3a90 	vmov	s15, r3
 800199e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019a2:	edc7 7a05 	vstr	s15, [r7, #20]
            points_in_object = 1;
 80019a6:	2301      	movs	r3, #1
 80019a8:	61fb      	str	r3, [r7, #28]
 80019aa:	e022      	b.n	80019f2 <ydlidar_detect_objects+0x21a>
        } else {
            // Continue object
            sum_dist += dist_curr;
 80019ac:	89bb      	ldrh	r3, [r7, #12]
 80019ae:	ee07 3a90 	vmov	s15, r3
 80019b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019b6:	ed97 7a06 	vldr	s14, [r7, #24]
 80019ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019be:	edc7 7a06 	vstr	s15, [r7, #24]
            sum_angle += i;
 80019c2:	693b      	ldr	r3, [r7, #16]
 80019c4:	ee07 3a90 	vmov	s15, r3
 80019c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019cc:	ed97 7a05 	vldr	s14, [r7, #20]
 80019d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019d4:	edc7 7a05 	vstr	s15, [r7, #20]
            points_in_object++;
 80019d8:	69fb      	ldr	r3, [r7, #28]
 80019da:	3301      	adds	r3, #1
 80019dc:	61fb      	str	r3, [r7, #28]
 80019de:	e008      	b.n	80019f2 <ydlidar_detect_objects+0x21a>
 80019e0:	20000400 	.word	0x20000400
 80019e4:	42480000 	.word	0x42480000
 80019e8:	08011900 	.word	0x08011900
 80019ec:	44fa0000 	.word	0x44fa0000
        if (dist_curr == 0) continue;
 80019f0:	bf00      	nop
    for (int i = 1; i < NB_DEGRES; i++) {
 80019f2:	693b      	ldr	r3, [r7, #16]
 80019f4:	3301      	adds	r3, #1
 80019f6:	613b      	str	r3, [r7, #16]
 80019f8:	693b      	ldr	r3, [r7, #16]
 80019fa:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 80019fe:	f6ff aefe 	blt.w	80017fe <ydlidar_detect_objects+0x26>
        }
    }

    // Check last segment
    if (points_in_object > 1 && *object_count < MAX_LIDAR_OBJECTS) {
 8001a02:	69fb      	ldr	r3, [r7, #28]
 8001a04:	2b01      	cmp	r3, #1
 8001a06:	f340 8089 	ble.w	8001b1c <ydlidar_detect_objects+0x344>
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	781b      	ldrb	r3, [r3, #0]
 8001a0e:	2b13      	cmp	r3, #19
 8001a10:	f200 8084 	bhi.w	8001b1c <ydlidar_detect_objects+0x344>
         objects[*object_count].distance = sum_dist / points_in_object;
 8001a14:	69fb      	ldr	r3, [r7, #28]
 8001a16:	ee07 3a90 	vmov	s15, r3
 8001a1a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a1e:	683b      	ldr	r3, [r7, #0]
 8001a20:	781b      	ldrb	r3, [r3, #0]
 8001a22:	461a      	mov	r2, r3
 8001a24:	4613      	mov	r3, r2
 8001a26:	005b      	lsls	r3, r3, #1
 8001a28:	4413      	add	r3, r2
 8001a2a:	009b      	lsls	r3, r3, #2
 8001a2c:	461a      	mov	r2, r3
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	4413      	add	r3, r2
 8001a32:	edd7 6a06 	vldr	s13, [r7, #24]
 8001a36:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a3a:	edc3 7a01 	vstr	s15, [r3, #4]
         objects[*object_count].angle = sum_angle / points_in_object;
 8001a3e:	69fb      	ldr	r3, [r7, #28]
 8001a40:	ee07 3a90 	vmov	s15, r3
 8001a44:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	781b      	ldrb	r3, [r3, #0]
 8001a4c:	461a      	mov	r2, r3
 8001a4e:	4613      	mov	r3, r2
 8001a50:	005b      	lsls	r3, r3, #1
 8001a52:	4413      	add	r3, r2
 8001a54:	009b      	lsls	r3, r3, #2
 8001a56:	461a      	mov	r2, r3
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	4413      	add	r3, r2
 8001a5c:	edd7 6a05 	vldr	s13, [r7, #20]
 8001a60:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a64:	edc3 7a00 	vstr	s15, [r3]
         objects[*object_count].size = points_in_object;
 8001a68:	683b      	ldr	r3, [r7, #0]
 8001a6a:	781b      	ldrb	r3, [r3, #0]
 8001a6c:	461a      	mov	r2, r3
 8001a6e:	4613      	mov	r3, r2
 8001a70:	005b      	lsls	r3, r3, #1
 8001a72:	4413      	add	r3, r2
 8001a74:	009b      	lsls	r3, r3, #2
 8001a76:	461a      	mov	r2, r3
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	4413      	add	r3, r2
 8001a7c:	69fa      	ldr	r2, [r7, #28]
 8001a7e:	609a      	str	r2, [r3, #8]

         // Filter by distance
         if (objects[*object_count].distance <= MAX_DETECTION_DISTANCE_MM) {
 8001a80:	683b      	ldr	r3, [r7, #0]
 8001a82:	781b      	ldrb	r3, [r3, #0]
 8001a84:	461a      	mov	r2, r3
 8001a86:	4613      	mov	r3, r2
 8001a88:	005b      	lsls	r3, r3, #1
 8001a8a:	4413      	add	r3, r2
 8001a8c:	009b      	lsls	r3, r3, #2
 8001a8e:	461a      	mov	r2, r3
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	4413      	add	r3, r2
 8001a94:	edd3 7a01 	vldr	s15, [r3, #4]
 8001a98:	ed1f 7a2c 	vldr	s14, [pc, #-176]	@ 80019ec <ydlidar_detect_objects+0x214>
 8001a9c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001aa0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001aa4:	d83a      	bhi.n	8001b1c <ydlidar_detect_objects+0x344>
        	 printf("Detected Object %d: Angle=%.2f, Dist=%.2f, Size=%d\r\n", *object_count, objects[*object_count].angle, objects[*object_count].distance, objects[*object_count].size);
 8001aa6:	683b      	ldr	r3, [r7, #0]
 8001aa8:	781b      	ldrb	r3, [r3, #0]
 8001aaa:	461e      	mov	r6, r3
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	781b      	ldrb	r3, [r3, #0]
 8001ab0:	461a      	mov	r2, r3
 8001ab2:	4613      	mov	r3, r2
 8001ab4:	005b      	lsls	r3, r3, #1
 8001ab6:	4413      	add	r3, r2
 8001ab8:	009b      	lsls	r3, r3, #2
 8001aba:	461a      	mov	r2, r3
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	4413      	add	r3, r2
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	f7fe fd68 	bl	8000598 <__aeabi_f2d>
 8001ac8:	4604      	mov	r4, r0
 8001aca:	460d      	mov	r5, r1
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	781b      	ldrb	r3, [r3, #0]
 8001ad0:	461a      	mov	r2, r3
 8001ad2:	4613      	mov	r3, r2
 8001ad4:	005b      	lsls	r3, r3, #1
 8001ad6:	4413      	add	r3, r2
 8001ad8:	009b      	lsls	r3, r3, #2
 8001ada:	461a      	mov	r2, r3
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	4413      	add	r3, r2
 8001ae0:	685b      	ldr	r3, [r3, #4]
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f7fe fd58 	bl	8000598 <__aeabi_f2d>
 8001ae8:	683b      	ldr	r3, [r7, #0]
 8001aea:	781b      	ldrb	r3, [r3, #0]
 8001aec:	461a      	mov	r2, r3
 8001aee:	4613      	mov	r3, r2
 8001af0:	005b      	lsls	r3, r3, #1
 8001af2:	4413      	add	r3, r2
 8001af4:	009b      	lsls	r3, r3, #2
 8001af6:	461a      	mov	r2, r3
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	4413      	add	r3, r2
 8001afc:	689b      	ldr	r3, [r3, #8]
 8001afe:	9302      	str	r3, [sp, #8]
 8001b00:	e9cd 0100 	strd	r0, r1, [sp]
 8001b04:	4622      	mov	r2, r4
 8001b06:	462b      	mov	r3, r5
 8001b08:	4631      	mov	r1, r6
 8001b0a:	4809      	ldr	r0, [pc, #36]	@ (8001b30 <ydlidar_detect_objects+0x358>)
 8001b0c:	f00b fb3a 	bl	800d184 <iprintf>
            (*object_count)++;
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	781b      	ldrb	r3, [r3, #0]
 8001b14:	3301      	adds	r3, #1
 8001b16:	b2da      	uxtb	r2, r3
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	701a      	strb	r2, [r3, #0]
         }
    }
    printf("Total Objects Detected: %d\r\n", *object_count);
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	781b      	ldrb	r3, [r3, #0]
 8001b20:	4619      	mov	r1, r3
 8001b22:	4804      	ldr	r0, [pc, #16]	@ (8001b34 <ydlidar_detect_objects+0x35c>)
 8001b24:	f00b fb2e 	bl	800d184 <iprintf>
}
 8001b28:	bf00      	nop
 8001b2a:	3724      	adds	r7, #36	@ 0x24
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b30:	08011900 	.word	0x08011900
 8001b34:	08011938 	.word	0x08011938

08001b38 <Motor_Init>:
#include "motor.h"
#include <stdlib.h>
#include <math.h>

void Motor_Init(Motor_Handle_t* hmotor) {
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b082      	sub	sp, #8
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
    if (hmotor == NULL) return;
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d033      	beq.n	8001bae <Motor_Init+0x76>

    // Start PWM channels
    HAL_TIM_PWM_Start(hmotor->pwm_timer, hmotor->channel_fwd);
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681a      	ldr	r2, [r3, #0]
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	685b      	ldr	r3, [r3, #4]
 8001b4e:	4619      	mov	r1, r3
 8001b50:	4610      	mov	r0, r2
 8001b52:	f005 ff33 	bl	80079bc <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(hmotor->pwm_timer, hmotor->channel_rev);
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681a      	ldr	r2, [r3, #0]
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	689b      	ldr	r3, [r3, #8]
 8001b5e:	4619      	mov	r1, r3
 8001b60:	4610      	mov	r0, r2
 8001b62:	f005 ff2b 	bl	80079bc <HAL_TIM_PWM_Start>

    // Start encoder timer
    HAL_TIM_Encoder_Start(hmotor->enc_timer, TIM_CHANNEL_ALL);
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	68db      	ldr	r3, [r3, #12]
 8001b6a:	213c      	movs	r1, #60	@ 0x3c
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	f006 f8cb 	bl	8007d08 <HAL_TIM_Encoder_Start>

    hmotor->enc_prev_counter = __HAL_TIM_GET_COUNTER(hmotor->enc_timer);
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	68db      	ldr	r3, [r3, #12]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b7a:	461a      	mov	r2, r3
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	611a      	str	r2, [r3, #16]
    hmotor->total_ticks = 0;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	2200      	movs	r2, #0
 8001b84:	621a      	str	r2, [r3, #32]
    hmotor->speed_rpm = 0.0f;
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	f04f 0200 	mov.w	r2, #0
 8001b8c:	619a      	str	r2, [r3, #24]
    hmotor->speed_rad_s = 0.0f;
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	f04f 0200 	mov.w	r2, #0
 8001b94:	61da      	str	r2, [r3, #28]

    // Ramp Init
    hmotor->current_pwm = 0.0f;
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	f04f 0200 	mov.w	r2, #0
 8001b9c:	625a      	str	r2, [r3, #36]	@ 0x24
    hmotor->target_pwm = 0.0f;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	f04f 0200 	mov.w	r2, #0
 8001ba4:	629a      	str	r2, [r3, #40]	@ 0x28
    hmotor->pwm_ramp_step = 5.0f;
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	4a03      	ldr	r2, [pc, #12]	@ (8001bb8 <Motor_Init+0x80>)
 8001baa:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001bac:	e000      	b.n	8001bb0 <Motor_Init+0x78>
    if (hmotor == NULL) return;
 8001bae:	bf00      	nop
}
 8001bb0:	3708      	adds	r7, #8
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}
 8001bb6:	bf00      	nop
 8001bb8:	40a00000 	.word	0x40a00000

08001bbc <Motor_SetSpeed>:

void Motor_SetSpeed(Motor_Handle_t* hmotor, float pwm_percent) {
 8001bbc:	b480      	push	{r7}
 8001bbe:	b083      	sub	sp, #12
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
 8001bc4:	ed87 0a00 	vstr	s0, [r7]
    if (hmotor == NULL) return;
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d01a      	beq.n	8001c04 <Motor_SetSpeed+0x48>

    // Clamp target
    if (pwm_percent > 100.0f) pwm_percent = 100.0f;
 8001bce:	edd7 7a00 	vldr	s15, [r7]
 8001bd2:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8001c10 <Motor_SetSpeed+0x54>
 8001bd6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bde:	dd02      	ble.n	8001be6 <Motor_SetSpeed+0x2a>
 8001be0:	4b0c      	ldr	r3, [pc, #48]	@ (8001c14 <Motor_SetSpeed+0x58>)
 8001be2:	603b      	str	r3, [r7, #0]
 8001be4:	e00a      	b.n	8001bfc <Motor_SetSpeed+0x40>
    else if (pwm_percent < -100.0f) pwm_percent = -100.0f;
 8001be6:	edd7 7a00 	vldr	s15, [r7]
 8001bea:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8001c18 <Motor_SetSpeed+0x5c>
 8001bee:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bf2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bf6:	d501      	bpl.n	8001bfc <Motor_SetSpeed+0x40>
 8001bf8:	4b08      	ldr	r3, [pc, #32]	@ (8001c1c <Motor_SetSpeed+0x60>)
 8001bfa:	603b      	str	r3, [r7, #0]

    hmotor->target_pwm = pwm_percent;
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	683a      	ldr	r2, [r7, #0]
 8001c00:	629a      	str	r2, [r3, #40]	@ 0x28
 8001c02:	e000      	b.n	8001c06 <Motor_SetSpeed+0x4a>
    if (hmotor == NULL) return;
 8001c04:	bf00      	nop
}
 8001c06:	370c      	adds	r7, #12
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0e:	4770      	bx	lr
 8001c10:	42c80000 	.word	0x42c80000
 8001c14:	42c80000 	.word	0x42c80000
 8001c18:	c2c80000 	.word	0xc2c80000
 8001c1c:	c2c80000 	.word	0xc2c80000

08001c20 <Motor_UpdatePWM>:

void Motor_UpdatePWM(Motor_Handle_t* hmotor) {
 8001c20:	b5b0      	push	{r4, r5, r7, lr}
 8001c22:	b086      	sub	sp, #24
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
    if (hmotor == NULL) return;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	f000 81c3 	beq.w	8001fb6 <Motor_UpdatePWM+0x396>

    // Ramping Logic
    float diff = hmotor->target_pwm - hmotor->current_pwm;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8001c3c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c40:	edc7 7a05 	vstr	s15, [r7, #20]
    
    if (diff > hmotor->pwm_ramp_step) {
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001c4a:	ed97 7a05 	vldr	s14, [r7, #20]
 8001c4e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c56:	dd0b      	ble.n	8001c70 <Motor_UpdatePWM+0x50>
        hmotor->current_pwm += hmotor->pwm_ramp_step;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001c64:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
 8001c6e:	e01b      	b.n	8001ca8 <Motor_UpdatePWM+0x88>
    } else if (diff < -hmotor->pwm_ramp_step) {
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001c76:	eef1 7a67 	vneg.f32	s15, s15
 8001c7a:	ed97 7a05 	vldr	s14, [r7, #20]
 8001c7e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c86:	d50b      	bpl.n	8001ca0 <Motor_UpdatePWM+0x80>
        hmotor->current_pwm -= hmotor->pwm_ramp_step;
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001c94:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
 8001c9e:	e003      	b.n	8001ca8 <Motor_UpdatePWM+0x88>
    } else {
        hmotor->current_pwm = hmotor->target_pwm;
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    // Apply to Hardware
    float applied_pwm = hmotor->current_pwm;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cac:	613b      	str	r3, [r7, #16]
    uint32_t duty_cycle = (uint32_t)(fabs(applied_pwm) * hmotor->pwm_timer->Init.Period / 100.0f);
 8001cae:	edd7 7a04 	vldr	s15, [r7, #16]
 8001cb2:	eef0 7ae7 	vabs.f32	s15, s15
 8001cb6:	ee17 0a90 	vmov	r0, s15
 8001cba:	f7fe fc6d 	bl	8000598 <__aeabi_f2d>
 8001cbe:	4604      	mov	r4, r0
 8001cc0:	460d      	mov	r5, r1
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	68db      	ldr	r3, [r3, #12]
 8001cc8:	4618      	mov	r0, r3
 8001cca:	f7fe fc43 	bl	8000554 <__aeabi_ui2d>
 8001cce:	4602      	mov	r2, r0
 8001cd0:	460b      	mov	r3, r1
 8001cd2:	4620      	mov	r0, r4
 8001cd4:	4629      	mov	r1, r5
 8001cd6:	f7fe fcb7 	bl	8000648 <__aeabi_dmul>
 8001cda:	4602      	mov	r2, r0
 8001cdc:	460b      	mov	r3, r1
 8001cde:	4610      	mov	r0, r2
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	f04f 0200 	mov.w	r2, #0
 8001ce6:	4b85      	ldr	r3, [pc, #532]	@ (8001efc <Motor_UpdatePWM+0x2dc>)
 8001ce8:	f7fe fdd8 	bl	800089c <__aeabi_ddiv>
 8001cec:	4602      	mov	r2, r0
 8001cee:	460b      	mov	r3, r1
 8001cf0:	4610      	mov	r0, r2
 8001cf2:	4619      	mov	r1, r3
 8001cf4:	f7fe ff80 	bl	8000bf8 <__aeabi_d2uiz>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	60fb      	str	r3, [r7, #12]

    if (applied_pwm > 0) { // Forward
 8001cfc:	edd7 7a04 	vldr	s15, [r7, #16]
 8001d00:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001d04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d08:	dd6e      	ble.n	8001de8 <Motor_UpdatePWM+0x1c8>
        __HAL_TIM_SET_COMPARE(hmotor->pwm_timer, hmotor->channel_fwd, duty_cycle);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	685b      	ldr	r3, [r3, #4]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d105      	bne.n	8001d1e <Motor_UpdatePWM+0xfe>
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	68fa      	ldr	r2, [r7, #12]
 8001d1a:	635a      	str	r2, [r3, #52]	@ 0x34
 8001d1c:	e02c      	b.n	8001d78 <Motor_UpdatePWM+0x158>
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	2b04      	cmp	r3, #4
 8001d24:	d105      	bne.n	8001d32 <Motor_UpdatePWM+0x112>
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	681a      	ldr	r2, [r3, #0]
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	6393      	str	r3, [r2, #56]	@ 0x38
 8001d30:	e022      	b.n	8001d78 <Motor_UpdatePWM+0x158>
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	685b      	ldr	r3, [r3, #4]
 8001d36:	2b08      	cmp	r3, #8
 8001d38:	d105      	bne.n	8001d46 <Motor_UpdatePWM+0x126>
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	681a      	ldr	r2, [r3, #0]
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001d44:	e018      	b.n	8001d78 <Motor_UpdatePWM+0x158>
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	685b      	ldr	r3, [r3, #4]
 8001d4a:	2b0c      	cmp	r3, #12
 8001d4c:	d105      	bne.n	8001d5a <Motor_UpdatePWM+0x13a>
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	681a      	ldr	r2, [r3, #0]
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d58:	e00e      	b.n	8001d78 <Motor_UpdatePWM+0x158>
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	2b10      	cmp	r3, #16
 8001d60:	d105      	bne.n	8001d6e <Motor_UpdatePWM+0x14e>
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	681a      	ldr	r2, [r3, #0]
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	6493      	str	r3, [r2, #72]	@ 0x48
 8001d6c:	e004      	b.n	8001d78 <Motor_UpdatePWM+0x158>
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	681a      	ldr	r2, [r3, #0]
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	64d3      	str	r3, [r2, #76]	@ 0x4c
        __HAL_TIM_SET_COMPARE(hmotor->pwm_timer, hmotor->channel_rev, 0);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	689b      	ldr	r3, [r3, #8]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d105      	bne.n	8001d8c <Motor_UpdatePWM+0x16c>
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	2200      	movs	r2, #0
 8001d88:	635a      	str	r2, [r3, #52]	@ 0x34
 8001d8a:	e115      	b.n	8001fb8 <Motor_UpdatePWM+0x398>
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	689b      	ldr	r3, [r3, #8]
 8001d90:	2b04      	cmp	r3, #4
 8001d92:	d105      	bne.n	8001da0 <Motor_UpdatePWM+0x180>
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	681a      	ldr	r2, [r3, #0]
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	6393      	str	r3, [r2, #56]	@ 0x38
 8001d9e:	e10b      	b.n	8001fb8 <Motor_UpdatePWM+0x398>
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	689b      	ldr	r3, [r3, #8]
 8001da4:	2b08      	cmp	r3, #8
 8001da6:	d105      	bne.n	8001db4 <Motor_UpdatePWM+0x194>
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	681a      	ldr	r2, [r3, #0]
 8001dae:	2300      	movs	r3, #0
 8001db0:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001db2:	e101      	b.n	8001fb8 <Motor_UpdatePWM+0x398>
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	689b      	ldr	r3, [r3, #8]
 8001db8:	2b0c      	cmp	r3, #12
 8001dba:	d105      	bne.n	8001dc8 <Motor_UpdatePWM+0x1a8>
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	681a      	ldr	r2, [r3, #0]
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001dc6:	e0f7      	b.n	8001fb8 <Motor_UpdatePWM+0x398>
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	689b      	ldr	r3, [r3, #8]
 8001dcc:	2b10      	cmp	r3, #16
 8001dce:	d105      	bne.n	8001ddc <Motor_UpdatePWM+0x1bc>
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	681a      	ldr	r2, [r3, #0]
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	6493      	str	r3, [r2, #72]	@ 0x48
 8001dda:	e0ed      	b.n	8001fb8 <Motor_UpdatePWM+0x398>
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	681a      	ldr	r2, [r3, #0]
 8001de2:	2300      	movs	r3, #0
 8001de4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001de6:	e0e7      	b.n	8001fb8 <Motor_UpdatePWM+0x398>
    } else if (applied_pwm < 0) { // Reverse
 8001de8:	edd7 7a04 	vldr	s15, [r7, #16]
 8001dec:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001df0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001df4:	d56e      	bpl.n	8001ed4 <Motor_UpdatePWM+0x2b4>
        __HAL_TIM_SET_COMPARE(hmotor->pwm_timer, hmotor->channel_fwd, 0);
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	685b      	ldr	r3, [r3, #4]
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d105      	bne.n	8001e0a <Motor_UpdatePWM+0x1ea>
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	2200      	movs	r2, #0
 8001e06:	635a      	str	r2, [r3, #52]	@ 0x34
 8001e08:	e02c      	b.n	8001e64 <Motor_UpdatePWM+0x244>
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	685b      	ldr	r3, [r3, #4]
 8001e0e:	2b04      	cmp	r3, #4
 8001e10:	d105      	bne.n	8001e1e <Motor_UpdatePWM+0x1fe>
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	681a      	ldr	r2, [r3, #0]
 8001e18:	2300      	movs	r3, #0
 8001e1a:	6393      	str	r3, [r2, #56]	@ 0x38
 8001e1c:	e022      	b.n	8001e64 <Motor_UpdatePWM+0x244>
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	685b      	ldr	r3, [r3, #4]
 8001e22:	2b08      	cmp	r3, #8
 8001e24:	d105      	bne.n	8001e32 <Motor_UpdatePWM+0x212>
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	681a      	ldr	r2, [r3, #0]
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001e30:	e018      	b.n	8001e64 <Motor_UpdatePWM+0x244>
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	685b      	ldr	r3, [r3, #4]
 8001e36:	2b0c      	cmp	r3, #12
 8001e38:	d105      	bne.n	8001e46 <Motor_UpdatePWM+0x226>
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	681a      	ldr	r2, [r3, #0]
 8001e40:	2300      	movs	r3, #0
 8001e42:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e44:	e00e      	b.n	8001e64 <Motor_UpdatePWM+0x244>
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	685b      	ldr	r3, [r3, #4]
 8001e4a:	2b10      	cmp	r3, #16
 8001e4c:	d105      	bne.n	8001e5a <Motor_UpdatePWM+0x23a>
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	681a      	ldr	r2, [r3, #0]
 8001e54:	2300      	movs	r3, #0
 8001e56:	6493      	str	r3, [r2, #72]	@ 0x48
 8001e58:	e004      	b.n	8001e64 <Motor_UpdatePWM+0x244>
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	681a      	ldr	r2, [r3, #0]
 8001e60:	2300      	movs	r3, #0
 8001e62:	64d3      	str	r3, [r2, #76]	@ 0x4c
        __HAL_TIM_SET_COMPARE(hmotor->pwm_timer, hmotor->channel_rev, duty_cycle);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	689b      	ldr	r3, [r3, #8]
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d105      	bne.n	8001e78 <Motor_UpdatePWM+0x258>
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	68fa      	ldr	r2, [r7, #12]
 8001e74:	635a      	str	r2, [r3, #52]	@ 0x34
 8001e76:	e09f      	b.n	8001fb8 <Motor_UpdatePWM+0x398>
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	689b      	ldr	r3, [r3, #8]
 8001e7c:	2b04      	cmp	r3, #4
 8001e7e:	d105      	bne.n	8001e8c <Motor_UpdatePWM+0x26c>
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	681a      	ldr	r2, [r3, #0]
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	6393      	str	r3, [r2, #56]	@ 0x38
 8001e8a:	e095      	b.n	8001fb8 <Motor_UpdatePWM+0x398>
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	689b      	ldr	r3, [r3, #8]
 8001e90:	2b08      	cmp	r3, #8
 8001e92:	d105      	bne.n	8001ea0 <Motor_UpdatePWM+0x280>
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	681a      	ldr	r2, [r3, #0]
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001e9e:	e08b      	b.n	8001fb8 <Motor_UpdatePWM+0x398>
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	689b      	ldr	r3, [r3, #8]
 8001ea4:	2b0c      	cmp	r3, #12
 8001ea6:	d105      	bne.n	8001eb4 <Motor_UpdatePWM+0x294>
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	681a      	ldr	r2, [r3, #0]
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001eb2:	e081      	b.n	8001fb8 <Motor_UpdatePWM+0x398>
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	689b      	ldr	r3, [r3, #8]
 8001eb8:	2b10      	cmp	r3, #16
 8001eba:	d105      	bne.n	8001ec8 <Motor_UpdatePWM+0x2a8>
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	681a      	ldr	r2, [r3, #0]
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	6493      	str	r3, [r2, #72]	@ 0x48
 8001ec6:	e077      	b.n	8001fb8 <Motor_UpdatePWM+0x398>
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	681a      	ldr	r2, [r3, #0]
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ed2:	e071      	b.n	8001fb8 <Motor_UpdatePWM+0x398>
    } else { // Stop
        __HAL_TIM_SET_COMPARE(hmotor->pwm_timer, hmotor->channel_fwd, 0);
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d105      	bne.n	8001ee8 <Motor_UpdatePWM+0x2c8>
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	635a      	str	r2, [r3, #52]	@ 0x34
 8001ee6:	e02e      	b.n	8001f46 <Motor_UpdatePWM+0x326>
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	685b      	ldr	r3, [r3, #4]
 8001eec:	2b04      	cmp	r3, #4
 8001eee:	d107      	bne.n	8001f00 <Motor_UpdatePWM+0x2e0>
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	681a      	ldr	r2, [r3, #0]
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	6393      	str	r3, [r2, #56]	@ 0x38
 8001efa:	e024      	b.n	8001f46 <Motor_UpdatePWM+0x326>
 8001efc:	40590000 	.word	0x40590000
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	685b      	ldr	r3, [r3, #4]
 8001f04:	2b08      	cmp	r3, #8
 8001f06:	d105      	bne.n	8001f14 <Motor_UpdatePWM+0x2f4>
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	681a      	ldr	r2, [r3, #0]
 8001f0e:	2300      	movs	r3, #0
 8001f10:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001f12:	e018      	b.n	8001f46 <Motor_UpdatePWM+0x326>
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	685b      	ldr	r3, [r3, #4]
 8001f18:	2b0c      	cmp	r3, #12
 8001f1a:	d105      	bne.n	8001f28 <Motor_UpdatePWM+0x308>
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	681a      	ldr	r2, [r3, #0]
 8001f22:	2300      	movs	r3, #0
 8001f24:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f26:	e00e      	b.n	8001f46 <Motor_UpdatePWM+0x326>
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	685b      	ldr	r3, [r3, #4]
 8001f2c:	2b10      	cmp	r3, #16
 8001f2e:	d105      	bne.n	8001f3c <Motor_UpdatePWM+0x31c>
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	681a      	ldr	r2, [r3, #0]
 8001f36:	2300      	movs	r3, #0
 8001f38:	6493      	str	r3, [r2, #72]	@ 0x48
 8001f3a:	e004      	b.n	8001f46 <Motor_UpdatePWM+0x326>
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	681a      	ldr	r2, [r3, #0]
 8001f42:	2300      	movs	r3, #0
 8001f44:	64d3      	str	r3, [r2, #76]	@ 0x4c
        __HAL_TIM_SET_COMPARE(hmotor->pwm_timer, hmotor->channel_rev, 0);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	689b      	ldr	r3, [r3, #8]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d105      	bne.n	8001f5a <Motor_UpdatePWM+0x33a>
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	2200      	movs	r2, #0
 8001f56:	635a      	str	r2, [r3, #52]	@ 0x34
 8001f58:	e02e      	b.n	8001fb8 <Motor_UpdatePWM+0x398>
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	689b      	ldr	r3, [r3, #8]
 8001f5e:	2b04      	cmp	r3, #4
 8001f60:	d105      	bne.n	8001f6e <Motor_UpdatePWM+0x34e>
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	681a      	ldr	r2, [r3, #0]
 8001f68:	2300      	movs	r3, #0
 8001f6a:	6393      	str	r3, [r2, #56]	@ 0x38
 8001f6c:	e024      	b.n	8001fb8 <Motor_UpdatePWM+0x398>
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	689b      	ldr	r3, [r3, #8]
 8001f72:	2b08      	cmp	r3, #8
 8001f74:	d105      	bne.n	8001f82 <Motor_UpdatePWM+0x362>
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	681a      	ldr	r2, [r3, #0]
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001f80:	e01a      	b.n	8001fb8 <Motor_UpdatePWM+0x398>
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	689b      	ldr	r3, [r3, #8]
 8001f86:	2b0c      	cmp	r3, #12
 8001f88:	d105      	bne.n	8001f96 <Motor_UpdatePWM+0x376>
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	681a      	ldr	r2, [r3, #0]
 8001f90:	2300      	movs	r3, #0
 8001f92:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f94:	e010      	b.n	8001fb8 <Motor_UpdatePWM+0x398>
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	689b      	ldr	r3, [r3, #8]
 8001f9a:	2b10      	cmp	r3, #16
 8001f9c:	d105      	bne.n	8001faa <Motor_UpdatePWM+0x38a>
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	681a      	ldr	r2, [r3, #0]
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	6493      	str	r3, [r2, #72]	@ 0x48
 8001fa8:	e006      	b.n	8001fb8 <Motor_UpdatePWM+0x398>
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	681a      	ldr	r2, [r3, #0]
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001fb4:	e000      	b.n	8001fb8 <Motor_UpdatePWM+0x398>
    if (hmotor == NULL) return;
 8001fb6:	bf00      	nop
    }
}
 8001fb8:	3718      	adds	r7, #24
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bdb0      	pop	{r4, r5, r7, pc}
 8001fbe:	bf00      	nop

08001fc0 <Motor_UpdateSpeed>:

void Motor_UpdateSpeed(Motor_Handle_t* hmotor, float delta_time_s) {
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b086      	sub	sp, #24
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
 8001fc8:	ed87 0a00 	vstr	s0, [r7]
    if (hmotor == NULL || delta_time_s == 0.0f) return;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d05c      	beq.n	800208c <Motor_UpdateSpeed+0xcc>
 8001fd2:	edd7 7a00 	vldr	s15, [r7]
 8001fd6:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001fda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fde:	d055      	beq.n	800208c <Motor_UpdateSpeed+0xcc>

    int32_t current_counter = __HAL_TIM_GET_COUNTER(hmotor->enc_timer);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	68db      	ldr	r3, [r3, #12]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fe8:	613b      	str	r3, [r7, #16]
    int32_t delta_ticks;

    if (hmotor->enc_timer->Init.Period <= 65535) { // 16-bit timer
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	68db      	ldr	r3, [r3, #12]
 8001fee:	68db      	ldr	r3, [r3, #12]
 8001ff0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001ff4:	d209      	bcs.n	800200a <Motor_UpdateSpeed+0x4a>
        delta_ticks = (int16_t)(current_counter - hmotor->enc_prev_counter);
 8001ff6:	693b      	ldr	r3, [r7, #16]
 8001ff8:	b29a      	uxth	r2, r3
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	691b      	ldr	r3, [r3, #16]
 8001ffe:	b29b      	uxth	r3, r3
 8002000:	1ad3      	subs	r3, r2, r3
 8002002:	b29b      	uxth	r3, r3
 8002004:	b21b      	sxth	r3, r3
 8002006:	617b      	str	r3, [r7, #20]
 8002008:	e004      	b.n	8002014 <Motor_UpdateSpeed+0x54>
    } else { // 32-bit timer
        delta_ticks = current_counter - hmotor->enc_prev_counter;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	691b      	ldr	r3, [r3, #16]
 800200e:	693a      	ldr	r2, [r7, #16]
 8002010:	1ad3      	subs	r3, r2, r3
 8002012:	617b      	str	r3, [r7, #20]
    }

    hmotor->enc_prev_counter = current_counter;
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	693a      	ldr	r2, [r7, #16]
 8002018:	611a      	str	r2, [r3, #16]
    hmotor->total_ticks += delta_ticks;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6a1a      	ldr	r2, [r3, #32]
 800201e:	697b      	ldr	r3, [r7, #20]
 8002020:	441a      	add	r2, r3
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	621a      	str	r2, [r3, #32]

    float revolutions_per_second = (float)delta_ticks / (float)hmotor->enc_resolution / delta_time_s;
 8002026:	697b      	ldr	r3, [r7, #20]
 8002028:	ee07 3a90 	vmov	s15, r3
 800202c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	695b      	ldr	r3, [r3, #20]
 8002034:	ee07 3a90 	vmov	s15, r3
 8002038:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800203c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002040:	ed97 7a00 	vldr	s14, [r7]
 8002044:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002048:	edc7 7a03 	vstr	s15, [r7, #12]
    hmotor->speed_rpm = revolutions_per_second * 60.0f;
 800204c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002050:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 80020a0 <Motor_UpdateSpeed+0xe0>
 8002054:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	edc3 7a06 	vstr	s15, [r3, #24]
    hmotor->speed_rad_s = revolutions_per_second * 2.0f * M_PI;
 800205e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002062:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002066:	ee17 0a90 	vmov	r0, s15
 800206a:	f7fe fa95 	bl	8000598 <__aeabi_f2d>
 800206e:	a30a      	add	r3, pc, #40	@ (adr r3, 8002098 <Motor_UpdateSpeed+0xd8>)
 8002070:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002074:	f7fe fae8 	bl	8000648 <__aeabi_dmul>
 8002078:	4602      	mov	r2, r0
 800207a:	460b      	mov	r3, r1
 800207c:	4610      	mov	r0, r2
 800207e:	4619      	mov	r1, r3
 8002080:	f7fe fdda 	bl	8000c38 <__aeabi_d2f>
 8002084:	4602      	mov	r2, r0
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	61da      	str	r2, [r3, #28]
 800208a:	e000      	b.n	800208e <Motor_UpdateSpeed+0xce>
    if (hmotor == NULL || delta_time_s == 0.0f) return;
 800208c:	bf00      	nop
}
 800208e:	3718      	adds	r7, #24
 8002090:	46bd      	mov	sp, r7
 8002092:	bd80      	pop	{r7, pc}
 8002094:	f3af 8000 	nop.w
 8002098:	54442d18 	.word	0x54442d18
 800209c:	400921fb 	.word	0x400921fb
 80020a0:	42700000 	.word	0x42700000

080020a4 <Motor_ResetEncoder>:

void Motor_ResetEncoder(Motor_Handle_t* hmotor) {
 80020a4:	b480      	push	{r7}
 80020a6:	b083      	sub	sp, #12
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
    if (hmotor == NULL) return;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d013      	beq.n	80020da <Motor_ResetEncoder+0x36>

    // Reset Hardware Counter
    __HAL_TIM_SET_COUNTER(hmotor->enc_timer, 0);
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	68db      	ldr	r3, [r3, #12]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	2200      	movs	r2, #0
 80020ba:	625a      	str	r2, [r3, #36]	@ 0x24

    // Reset Internal Variables
    hmotor->enc_prev_counter = 0;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2200      	movs	r2, #0
 80020c0:	611a      	str	r2, [r3, #16]
    hmotor->total_ticks = 0;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	2200      	movs	r2, #0
 80020c6:	621a      	str	r2, [r3, #32]
    hmotor->speed_rpm = 0.0f;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	f04f 0200 	mov.w	r2, #0
 80020ce:	619a      	str	r2, [r3, #24]
    hmotor->speed_rad_s = 0.0f;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	f04f 0200 	mov.w	r2, #0
 80020d6:	61da      	str	r2, [r3, #28]
 80020d8:	e000      	b.n	80020dc <Motor_ResetEncoder+0x38>
    if (hmotor == NULL) return;
 80020da:	bf00      	nop
}
 80020dc:	370c      	adds	r7, #12
 80020de:	46bd      	mov	sp, r7
 80020e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e4:	4770      	bx	lr

080020e6 <Odom_Init>:
#include "odometry.h"
#include <math.h>

void Odom_Init(Odometry_t *odom) {
 80020e6:	b480      	push	{r7}
 80020e8:	b083      	sub	sp, #12
 80020ea:	af00      	add	r7, sp, #0
 80020ec:	6078      	str	r0, [r7, #4]
    odom->x = 0.0f;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	f04f 0200 	mov.w	r2, #0
 80020f4:	601a      	str	r2, [r3, #0]
    odom->y = 0.0f;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	f04f 0200 	mov.w	r2, #0
 80020fc:	605a      	str	r2, [r3, #4]
    odom->theta = 0.0f;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	f04f 0200 	mov.w	r2, #0
 8002104:	609a      	str	r2, [r3, #8]
}
 8002106:	bf00      	nop
 8002108:	370c      	adds	r7, #12
 800210a:	46bd      	mov	sp, r7
 800210c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002110:	4770      	bx	lr

08002112 <Odom_SetPosition>:

void Odom_SetPosition(Odometry_t *odom, float x, float y, float theta) {
 8002112:	b480      	push	{r7}
 8002114:	b085      	sub	sp, #20
 8002116:	af00      	add	r7, sp, #0
 8002118:	60f8      	str	r0, [r7, #12]
 800211a:	ed87 0a02 	vstr	s0, [r7, #8]
 800211e:	edc7 0a01 	vstr	s1, [r7, #4]
 8002122:	ed87 1a00 	vstr	s2, [r7]
    odom->x = x;
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	68ba      	ldr	r2, [r7, #8]
 800212a:	601a      	str	r2, [r3, #0]
    odom->y = y;
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	687a      	ldr	r2, [r7, #4]
 8002130:	605a      	str	r2, [r3, #4]
    odom->theta = theta;
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	683a      	ldr	r2, [r7, #0]
 8002136:	609a      	str	r2, [r3, #8]
}
 8002138:	bf00      	nop
 800213a:	3714      	adds	r7, #20
 800213c:	46bd      	mov	sp, r7
 800213e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002142:	4770      	bx	lr
 8002144:	0000      	movs	r0, r0
	...

08002148 <Odom_Update>:

void Odom_Update(Odometry_t *odom, float v_left, float v_right, float dt) {
 8002148:	b580      	push	{r7, lr}
 800214a:	ed2d 8b02 	vpush	{d8}
 800214e:	b08c      	sub	sp, #48	@ 0x30
 8002150:	af00      	add	r7, sp, #0
 8002152:	60f8      	str	r0, [r7, #12]
 8002154:	ed87 0a02 	vstr	s0, [r7, #8]
 8002158:	edc7 0a01 	vstr	s1, [r7, #4]
 800215c:	ed87 1a00 	vstr	s2, [r7]
    // 1. Conversion rad/s -> mm/s
    float radius = WHEEL_DIAMETER / 2.0f;
 8002160:	4b65      	ldr	r3, [pc, #404]	@ (80022f8 <Odom_Update+0x1b0>)
 8002162:	62fb      	str	r3, [r7, #44]	@ 0x2c
    float linear_v_left = v_left * radius;
 8002164:	ed97 7a02 	vldr	s14, [r7, #8]
 8002168:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800216c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002170:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    float linear_v_right = v_right * radius;
 8002174:	ed97 7a01 	vldr	s14, [r7, #4]
 8002178:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800217c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002180:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    // 2. Calcul des vitesses du robot
    float v_linear = (linear_v_right + linear_v_left) / 2.0f;
 8002184:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002188:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800218c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002190:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002194:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002198:	edc7 7a08 	vstr	s15, [r7, #32]
    float v_angular = (linear_v_right - linear_v_left) / WHEEL_TRACK;
 800219c:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80021a0:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80021a4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80021a8:	eddf 6a54 	vldr	s13, [pc, #336]	@ 80022fc <Odom_Update+0x1b4>
 80021ac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80021b0:	edc7 7a07 	vstr	s15, [r7, #28]

    // 3. Intgration de la position (Mthode de Runge-Kutta d'ordre 1)
    // On utilise l'angle moyen pendant le dplacement pour plus de prcision
    float delta_theta = v_angular * dt;
 80021b4:	ed97 7a07 	vldr	s14, [r7, #28]
 80021b8:	edd7 7a00 	vldr	s15, [r7]
 80021bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021c0:	edc7 7a06 	vstr	s15, [r7, #24]
    float avg_theta = odom->theta + (delta_theta / 2.0f);
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	ed93 7a02 	vldr	s14, [r3, #8]
 80021ca:	edd7 6a06 	vldr	s13, [r7, #24]
 80021ce:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 80021d2:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80021d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80021da:	edc7 7a05 	vstr	s15, [r7, #20]

    odom->x += v_linear * cosf(avg_theta) * dt;
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	ed93 8a00 	vldr	s16, [r3]
 80021e4:	ed97 0a05 	vldr	s0, [r7, #20]
 80021e8:	f00e fdb0 	bl	8010d4c <cosf>
 80021ec:	eeb0 7a40 	vmov.f32	s14, s0
 80021f0:	edd7 7a08 	vldr	s15, [r7, #32]
 80021f4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80021f8:	edd7 7a00 	vldr	s15, [r7]
 80021fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002200:	ee78 7a27 	vadd.f32	s15, s16, s15
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	edc3 7a00 	vstr	s15, [r3]
    odom->y += v_linear * sinf(avg_theta) * dt;
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	ed93 8a01 	vldr	s16, [r3, #4]
 8002210:	ed97 0a05 	vldr	s0, [r7, #20]
 8002214:	f00e fde6 	bl	8010de4 <sinf>
 8002218:	eeb0 7a40 	vmov.f32	s14, s0
 800221c:	edd7 7a08 	vldr	s15, [r7, #32]
 8002220:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002224:	edd7 7a00 	vldr	s15, [r7]
 8002228:	ee67 7a27 	vmul.f32	s15, s14, s15
 800222c:	ee78 7a27 	vadd.f32	s15, s16, s15
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	edc3 7a01 	vstr	s15, [r3, #4]
    odom->theta += delta_theta;
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	ed93 7a02 	vldr	s14, [r3, #8]
 800223c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002240:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	edc3 7a02 	vstr	s15, [r3, #8]

    // 4. Normalisation de l'angle entre -PI et PI
    while (odom->theta > M_PI)  odom->theta -= 2.0f * M_PI;
 800224a:	e012      	b.n	8002272 <Odom_Update+0x12a>
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	689b      	ldr	r3, [r3, #8]
 8002250:	4618      	mov	r0, r3
 8002252:	f7fe f9a1 	bl	8000598 <__aeabi_f2d>
 8002256:	a322      	add	r3, pc, #136	@ (adr r3, 80022e0 <Odom_Update+0x198>)
 8002258:	e9d3 2300 	ldrd	r2, r3, [r3]
 800225c:	f7fe f83c 	bl	80002d8 <__aeabi_dsub>
 8002260:	4602      	mov	r2, r0
 8002262:	460b      	mov	r3, r1
 8002264:	4610      	mov	r0, r2
 8002266:	4619      	mov	r1, r3
 8002268:	f7fe fce6 	bl	8000c38 <__aeabi_d2f>
 800226c:	4602      	mov	r2, r0
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	609a      	str	r2, [r3, #8]
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	689b      	ldr	r3, [r3, #8]
 8002276:	4618      	mov	r0, r3
 8002278:	f7fe f98e 	bl	8000598 <__aeabi_f2d>
 800227c:	a31a      	add	r3, pc, #104	@ (adr r3, 80022e8 <Odom_Update+0x1a0>)
 800227e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002282:	f7fe fc71 	bl	8000b68 <__aeabi_dcmpgt>
 8002286:	4603      	mov	r3, r0
 8002288:	2b00      	cmp	r3, #0
 800228a:	d1df      	bne.n	800224c <Odom_Update+0x104>
    while (odom->theta < -M_PI) odom->theta += 2.0f * M_PI;
 800228c:	e012      	b.n	80022b4 <Odom_Update+0x16c>
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	689b      	ldr	r3, [r3, #8]
 8002292:	4618      	mov	r0, r3
 8002294:	f7fe f980 	bl	8000598 <__aeabi_f2d>
 8002298:	a311      	add	r3, pc, #68	@ (adr r3, 80022e0 <Odom_Update+0x198>)
 800229a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800229e:	f7fe f81d 	bl	80002dc <__adddf3>
 80022a2:	4602      	mov	r2, r0
 80022a4:	460b      	mov	r3, r1
 80022a6:	4610      	mov	r0, r2
 80022a8:	4619      	mov	r1, r3
 80022aa:	f7fe fcc5 	bl	8000c38 <__aeabi_d2f>
 80022ae:	4602      	mov	r2, r0
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	609a      	str	r2, [r3, #8]
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	689b      	ldr	r3, [r3, #8]
 80022b8:	4618      	mov	r0, r3
 80022ba:	f7fe f96d 	bl	8000598 <__aeabi_f2d>
 80022be:	a30c      	add	r3, pc, #48	@ (adr r3, 80022f0 <Odom_Update+0x1a8>)
 80022c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022c4:	f7fe fc32 	bl	8000b2c <__aeabi_dcmplt>
 80022c8:	4603      	mov	r3, r0
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d1df      	bne.n	800228e <Odom_Update+0x146>
}
 80022ce:	bf00      	nop
 80022d0:	bf00      	nop
 80022d2:	3730      	adds	r7, #48	@ 0x30
 80022d4:	46bd      	mov	sp, r7
 80022d6:	ecbd 8b02 	vpop	{d8}
 80022da:	bd80      	pop	{r7, pc}
 80022dc:	f3af 8000 	nop.w
 80022e0:	54442d18 	.word	0x54442d18
 80022e4:	401921fb 	.word	0x401921fb
 80022e8:	54442d18 	.word	0x54442d18
 80022ec:	400921fb 	.word	0x400921fb
 80022f0:	54442d18 	.word	0x54442d18
 80022f4:	c00921fb 	.word	0xc00921fb
 80022f8:	42020000 	.word	0x42020000
 80022fc:	43160000 	.word	0x43160000

08002300 <PID_Init>:
#include "pid.h"

void PID_Init(PID_Controller_t *pid, float kp, float ki, float kd, float dt, float out_min, float out_max) {
 8002300:	b580      	push	{r7, lr}
 8002302:	b088      	sub	sp, #32
 8002304:	af00      	add	r7, sp, #0
 8002306:	61f8      	str	r0, [r7, #28]
 8002308:	ed87 0a06 	vstr	s0, [r7, #24]
 800230c:	edc7 0a05 	vstr	s1, [r7, #20]
 8002310:	ed87 1a04 	vstr	s2, [r7, #16]
 8002314:	edc7 1a03 	vstr	s3, [r7, #12]
 8002318:	ed87 2a02 	vstr	s4, [r7, #8]
 800231c:	edc7 2a01 	vstr	s5, [r7, #4]
    pid->Kp = kp;
 8002320:	69fb      	ldr	r3, [r7, #28]
 8002322:	69ba      	ldr	r2, [r7, #24]
 8002324:	601a      	str	r2, [r3, #0]
    pid->Ki = ki;
 8002326:	69fb      	ldr	r3, [r7, #28]
 8002328:	697a      	ldr	r2, [r7, #20]
 800232a:	605a      	str	r2, [r3, #4]
    pid->Kd = kd;
 800232c:	69fb      	ldr	r3, [r7, #28]
 800232e:	693a      	ldr	r2, [r7, #16]
 8002330:	609a      	str	r2, [r3, #8]
    pid->dt = dt;
 8002332:	69fb      	ldr	r3, [r7, #28]
 8002334:	68fa      	ldr	r2, [r7, #12]
 8002336:	621a      	str	r2, [r3, #32]
    pid->out_min = out_min;
 8002338:	69fb      	ldr	r3, [r7, #28]
 800233a:	68ba      	ldr	r2, [r7, #8]
 800233c:	615a      	str	r2, [r3, #20]
    pid->out_max = out_max;
 800233e:	69fb      	ldr	r3, [r7, #28]
 8002340:	687a      	ldr	r2, [r7, #4]
 8002342:	619a      	str	r2, [r3, #24]
    
    // On limite l'intgrale  la mme valeur que la sortie max par dfaut
    pid->integral_max = out_max; 
 8002344:	69fb      	ldr	r3, [r7, #28]
 8002346:	687a      	ldr	r2, [r7, #4]
 8002348:	61da      	str	r2, [r3, #28]
    
    PID_Reset(pid);
 800234a:	69f8      	ldr	r0, [r7, #28]
 800234c:	f000 f804 	bl	8002358 <PID_Reset>
}
 8002350:	bf00      	nop
 8002352:	3720      	adds	r7, #32
 8002354:	46bd      	mov	sp, r7
 8002356:	bd80      	pop	{r7, pc}

08002358 <PID_Reset>:

void PID_Reset(PID_Controller_t *pid) {
 8002358:	b480      	push	{r7}
 800235a:	b083      	sub	sp, #12
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
    pid->prev_error = 0.0f;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	f04f 0200 	mov.w	r2, #0
 8002366:	60da      	str	r2, [r3, #12]
    pid->integral = 0.0f;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	f04f 0200 	mov.w	r2, #0
 800236e:	611a      	str	r2, [r3, #16]
}
 8002370:	bf00      	nop
 8002372:	370c      	adds	r7, #12
 8002374:	46bd      	mov	sp, r7
 8002376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237a:	4770      	bx	lr

0800237c <PID_Compute>:

float PID_Compute(PID_Controller_t *pid, float setpoint, float measured) {
 800237c:	b480      	push	{r7}
 800237e:	b08b      	sub	sp, #44	@ 0x2c
 8002380:	af00      	add	r7, sp, #0
 8002382:	60f8      	str	r0, [r7, #12]
 8002384:	ed87 0a02 	vstr	s0, [r7, #8]
 8002388:	edc7 0a01 	vstr	s1, [r7, #4]
    // 1. Calcul de l'erreur
    float error = setpoint - measured;
 800238c:	ed97 7a02 	vldr	s14, [r7, #8]
 8002390:	edd7 7a01 	vldr	s15, [r7, #4]
 8002394:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002398:	edc7 7a08 	vstr	s15, [r7, #32]

    // 2. Calcul du terme Proportionnel
    float P = pid->Kp * error;
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	edd3 7a00 	vldr	s15, [r3]
 80023a2:	ed97 7a08 	vldr	s14, [r7, #32]
 80023a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023aa:	edc7 7a07 	vstr	s15, [r7, #28]

    // 3. Calcul du terme Intgral avec Anti-Windup
    pid->integral += error * pid->dt;
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	ed93 7a04 	vldr	s14, [r3, #16]
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	edd3 6a08 	vldr	s13, [r3, #32]
 80023ba:	edd7 7a08 	vldr	s15, [r7, #32]
 80023be:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80023c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	edc3 7a04 	vstr	s15, [r3, #16]
    
    // Limitation de l'intgrale (Anti-windup)
    if (pid->integral > pid->integral_max) pid->integral = pid->integral_max;
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	ed93 7a04 	vldr	s14, [r3, #16]
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	edd3 7a07 	vldr	s15, [r3, #28]
 80023d8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80023dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023e0:	dd04      	ble.n	80023ec <PID_Compute+0x70>
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	69da      	ldr	r2, [r3, #28]
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	611a      	str	r2, [r3, #16]
 80023ea:	e014      	b.n	8002416 <PID_Compute+0x9a>
    else if (pid->integral < -pid->integral_max) pid->integral = -pid->integral_max;
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	ed93 7a04 	vldr	s14, [r3, #16]
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	edd3 7a07 	vldr	s15, [r3, #28]
 80023f8:	eef1 7a67 	vneg.f32	s15, s15
 80023fc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002400:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002404:	d507      	bpl.n	8002416 <PID_Compute+0x9a>
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	edd3 7a07 	vldr	s15, [r3, #28]
 800240c:	eef1 7a67 	vneg.f32	s15, s15
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	edc3 7a04 	vstr	s15, [r3, #16]
    
    float I = pid->Ki * pid->integral;
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	ed93 7a01 	vldr	s14, [r3, #4]
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	edd3 7a04 	vldr	s15, [r3, #16]
 8002422:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002426:	edc7 7a06 	vstr	s15, [r7, #24]

    // 4. Calcul du terme Driv
    float derivative = (error - pid->prev_error) / pid->dt;
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	edd3 7a03 	vldr	s15, [r3, #12]
 8002430:	ed97 7a08 	vldr	s14, [r7, #32]
 8002434:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	ed93 7a08 	vldr	s14, [r3, #32]
 800243e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002442:	edc7 7a05 	vstr	s15, [r7, #20]
    float D = pid->Kd * derivative;
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	edd3 7a02 	vldr	s15, [r3, #8]
 800244c:	ed97 7a05 	vldr	s14, [r7, #20]
 8002450:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002454:	edc7 7a04 	vstr	s15, [r7, #16]

    // 5. Calcul de la sortie totale
    float output = P + I + D;
 8002458:	ed97 7a07 	vldr	s14, [r7, #28]
 800245c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002460:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002464:	ed97 7a04 	vldr	s14, [r7, #16]
 8002468:	ee77 7a27 	vadd.f32	s15, s14, s15
 800246c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    // 6. Saturation de la sortie
    if (output > pid->out_max) output = pid->out_max;
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	edd3 7a06 	vldr	s15, [r3, #24]
 8002476:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800247a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800247e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002482:	dd03      	ble.n	800248c <PID_Compute+0x110>
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	699b      	ldr	r3, [r3, #24]
 8002488:	627b      	str	r3, [r7, #36]	@ 0x24
 800248a:	e00c      	b.n	80024a6 <PID_Compute+0x12a>
    else if (output < pid->out_min) output = pid->out_min;
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	edd3 7a05 	vldr	s15, [r3, #20]
 8002492:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002496:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800249a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800249e:	d502      	bpl.n	80024a6 <PID_Compute+0x12a>
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	695b      	ldr	r3, [r3, #20]
 80024a4:	627b      	str	r3, [r7, #36]	@ 0x24

    // 7. Sauvegarde de l'erreur pour le prochain tour
    pid->prev_error = error;
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	6a3a      	ldr	r2, [r7, #32]
 80024aa:	60da      	str	r2, [r3, #12]

    return output;
 80024ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024ae:	ee07 3a90 	vmov	s15, r3
}
 80024b2:	eeb0 0a67 	vmov.f32	s0, s15
 80024b6:	372c      	adds	r7, #44	@ 0x2c
 80024b8:	46bd      	mov	sp, r7
 80024ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024be:	4770      	bx	lr

080024c0 <TOF_Init_All>:

//=============================================================================
// HIGH LEVEL API
//=============================================================================

void TOF_Init_All(void) {
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b082      	sub	sp, #8
 80024c4:	af00      	add	r7, sp, #0
    // 1. Reset all sensors (XSHUT Low)
    HAL_GPIO_WritePin(TOF1_XSHUT_GPIO_Port, TOF1_XSHUT_Pin, GPIO_PIN_RESET);
 80024c6:	2200      	movs	r2, #0
 80024c8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80024cc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80024d0:	f003 fab4 	bl	8005a3c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(TOF2_XSHUT_GPIO_Port, TOF2_XSHUT_Pin, GPIO_PIN_RESET);
 80024d4:	2200      	movs	r2, #0
 80024d6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80024da:	4848      	ldr	r0, [pc, #288]	@ (80025fc <TOF_Init_All+0x13c>)
 80024dc:	f003 faae 	bl	8005a3c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(TOF3_XSHUT_GPIO_Port, TOF3_XSHUT_Pin, GPIO_PIN_RESET);
 80024e0:	2200      	movs	r2, #0
 80024e2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80024e6:	4845      	ldr	r0, [pc, #276]	@ (80025fc <TOF_Init_All+0x13c>)
 80024e8:	f003 faa8 	bl	8005a3c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(TOF4_XSHUT_GPIO_Port, TOF4_XSHUT_Pin, GPIO_PIN_RESET);
 80024ec:	2200      	movs	r2, #0
 80024ee:	2108      	movs	r1, #8
 80024f0:	4843      	ldr	r0, [pc, #268]	@ (8002600 <TOF_Init_All+0x140>)
 80024f2:	f003 faa3 	bl	8005a3c <HAL_GPIO_WritePin>
    HAL_Delay(10);
 80024f6:	200a      	movs	r0, #10
 80024f8:	f002 fcb0 	bl	8004e5c <HAL_Delay>

    // 2. Initialize TOF1 (Addr 0x60)
    HAL_GPIO_WritePin(TOF1_XSHUT_GPIO_Port, TOF1_XSHUT_Pin, GPIO_PIN_SET);
 80024fc:	2201      	movs	r2, #1
 80024fe:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002502:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002506:	f003 fa99 	bl	8005a3c <HAL_GPIO_WritePin>
    HAL_Delay(10);
 800250a:	200a      	movs	r0, #10
 800250c:	f002 fca6 	bl	8004e5c <HAL_Delay>
    initVL53L0X(&tof1, 1, &hi2c1);
 8002510:	4a3c      	ldr	r2, [pc, #240]	@ (8002604 <TOF_Init_All+0x144>)
 8002512:	2101      	movs	r1, #1
 8002514:	483c      	ldr	r0, [pc, #240]	@ (8002608 <TOF_Init_All+0x148>)
 8002516:	f000 fa02 	bl	800291e <initVL53L0X>
    setAddress_VL53L0X(&tof1, 0x60);
 800251a:	2160      	movs	r1, #96	@ 0x60
 800251c:	483a      	ldr	r0, [pc, #232]	@ (8002608 <TOF_Init_All+0x148>)
 800251e:	f000 f9e9 	bl	80028f4 <setAddress_VL53L0X>
    startContinuous(&tof1, 0);
 8002522:	2100      	movs	r1, #0
 8002524:	4838      	ldr	r0, [pc, #224]	@ (8002608 <TOF_Init_All+0x148>)
 8002526:	f000 fe16 	bl	8003156 <startContinuous>

    // 3. Initialize TOF2 (Addr 0x62)
    HAL_GPIO_WritePin(TOF2_XSHUT_GPIO_Port, TOF2_XSHUT_Pin, GPIO_PIN_SET);
 800252a:	2201      	movs	r2, #1
 800252c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002530:	4832      	ldr	r0, [pc, #200]	@ (80025fc <TOF_Init_All+0x13c>)
 8002532:	f003 fa83 	bl	8005a3c <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8002536:	200a      	movs	r0, #10
 8002538:	f002 fc90 	bl	8004e5c <HAL_Delay>
    initVL53L0X(&tof2, 1, &hi2c1);
 800253c:	4a31      	ldr	r2, [pc, #196]	@ (8002604 <TOF_Init_All+0x144>)
 800253e:	2101      	movs	r1, #1
 8002540:	4832      	ldr	r0, [pc, #200]	@ (800260c <TOF_Init_All+0x14c>)
 8002542:	f000 f9ec 	bl	800291e <initVL53L0X>
    setAddress_VL53L0X(&tof2, 0x62);
 8002546:	2162      	movs	r1, #98	@ 0x62
 8002548:	4830      	ldr	r0, [pc, #192]	@ (800260c <TOF_Init_All+0x14c>)
 800254a:	f000 f9d3 	bl	80028f4 <setAddress_VL53L0X>
    startContinuous(&tof2, 0);
 800254e:	2100      	movs	r1, #0
 8002550:	482e      	ldr	r0, [pc, #184]	@ (800260c <TOF_Init_All+0x14c>)
 8002552:	f000 fe00 	bl	8003156 <startContinuous>

    // 4. Initialize TOF3 (Addr 0x64)
    HAL_GPIO_WritePin(TOF3_XSHUT_GPIO_Port, TOF3_XSHUT_Pin, GPIO_PIN_SET);
 8002556:	2201      	movs	r2, #1
 8002558:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800255c:	4827      	ldr	r0, [pc, #156]	@ (80025fc <TOF_Init_All+0x13c>)
 800255e:	f003 fa6d 	bl	8005a3c <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8002562:	200a      	movs	r0, #10
 8002564:	f002 fc7a 	bl	8004e5c <HAL_Delay>
    initVL53L0X(&tof3, 1, &hi2c1);
 8002568:	4a26      	ldr	r2, [pc, #152]	@ (8002604 <TOF_Init_All+0x144>)
 800256a:	2101      	movs	r1, #1
 800256c:	4828      	ldr	r0, [pc, #160]	@ (8002610 <TOF_Init_All+0x150>)
 800256e:	f000 f9d6 	bl	800291e <initVL53L0X>
    setAddress_VL53L0X(&tof3, 0x64);
 8002572:	2164      	movs	r1, #100	@ 0x64
 8002574:	4826      	ldr	r0, [pc, #152]	@ (8002610 <TOF_Init_All+0x150>)
 8002576:	f000 f9bd 	bl	80028f4 <setAddress_VL53L0X>
    startContinuous(&tof3, 0);
 800257a:	2100      	movs	r1, #0
 800257c:	4824      	ldr	r0, [pc, #144]	@ (8002610 <TOF_Init_All+0x150>)
 800257e:	f000 fdea 	bl	8003156 <startContinuous>

    // 5. Initialize TOF4 (Addr 0x66)
    HAL_GPIO_WritePin(TOF4_XSHUT_GPIO_Port, TOF4_XSHUT_Pin, GPIO_PIN_SET);
 8002582:	2201      	movs	r2, #1
 8002584:	2108      	movs	r1, #8
 8002586:	481e      	ldr	r0, [pc, #120]	@ (8002600 <TOF_Init_All+0x140>)
 8002588:	f003 fa58 	bl	8005a3c <HAL_GPIO_WritePin>
    HAL_Delay(10);
 800258c:	200a      	movs	r0, #10
 800258e:	f002 fc65 	bl	8004e5c <HAL_Delay>
    initVL53L0X(&tof4, 1, &hi2c1);
 8002592:	4a1c      	ldr	r2, [pc, #112]	@ (8002604 <TOF_Init_All+0x144>)
 8002594:	2101      	movs	r1, #1
 8002596:	481f      	ldr	r0, [pc, #124]	@ (8002614 <TOF_Init_All+0x154>)
 8002598:	f000 f9c1 	bl	800291e <initVL53L0X>
            setAddress_VL53L0X(&tof4, 0x66);
 800259c:	2166      	movs	r1, #102	@ 0x66
 800259e:	481d      	ldr	r0, [pc, #116]	@ (8002614 <TOF_Init_All+0x154>)
 80025a0:	f000 f9a8 	bl	80028f4 <setAddress_VL53L0X>
            
            // Configure Interrupts for VOID detection (> 500mm)
            // On augmente le seuil  500mm pour ignorer la table (mesure  ~115mm)
            uint16_t threshold = 500; 
 80025a4:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80025a8:	80fb      	strh	r3, [r7, #6]
            
            TOF_Set_Interrupt_Threshold(&tof1, threshold);    TOF_Set_Interrupt_Threshold(&tof2, threshold);
 80025aa:	88fb      	ldrh	r3, [r7, #6]
 80025ac:	4619      	mov	r1, r3
 80025ae:	4816      	ldr	r0, [pc, #88]	@ (8002608 <TOF_Init_All+0x148>)
 80025b0:	f000 f832 	bl	8002618 <TOF_Set_Interrupt_Threshold>
 80025b4:	88fb      	ldrh	r3, [r7, #6]
 80025b6:	4619      	mov	r1, r3
 80025b8:	4814      	ldr	r0, [pc, #80]	@ (800260c <TOF_Init_All+0x14c>)
 80025ba:	f000 f82d 	bl	8002618 <TOF_Set_Interrupt_Threshold>
    TOF_Set_Interrupt_Threshold(&tof3, threshold);
 80025be:	88fb      	ldrh	r3, [r7, #6]
 80025c0:	4619      	mov	r1, r3
 80025c2:	4813      	ldr	r0, [pc, #76]	@ (8002610 <TOF_Init_All+0x150>)
 80025c4:	f000 f828 	bl	8002618 <TOF_Set_Interrupt_Threshold>
    TOF_Set_Interrupt_Threshold(&tof4, threshold);
 80025c8:	88fb      	ldrh	r3, [r7, #6]
 80025ca:	4619      	mov	r1, r3
 80025cc:	4811      	ldr	r0, [pc, #68]	@ (8002614 <TOF_Init_All+0x154>)
 80025ce:	f000 f823 	bl	8002618 <TOF_Set_Interrupt_Threshold>

    // Start Continuous Mode
    startContinuous(&tof1, 0);
 80025d2:	2100      	movs	r1, #0
 80025d4:	480c      	ldr	r0, [pc, #48]	@ (8002608 <TOF_Init_All+0x148>)
 80025d6:	f000 fdbe 	bl	8003156 <startContinuous>
    startContinuous(&tof2, 0);
 80025da:	2100      	movs	r1, #0
 80025dc:	480b      	ldr	r0, [pc, #44]	@ (800260c <TOF_Init_All+0x14c>)
 80025de:	f000 fdba 	bl	8003156 <startContinuous>
    startContinuous(&tof3, 0);
 80025e2:	2100      	movs	r1, #0
 80025e4:	480a      	ldr	r0, [pc, #40]	@ (8002610 <TOF_Init_All+0x150>)
 80025e6:	f000 fdb6 	bl	8003156 <startContinuous>
    startContinuous(&tof4, 0);
 80025ea:	2100      	movs	r1, #0
 80025ec:	4809      	ldr	r0, [pc, #36]	@ (8002614 <TOF_Init_All+0x154>)
 80025ee:	f000 fdb2 	bl	8003156 <startContinuous>
}
 80025f2:	bf00      	nop
 80025f4:	3708      	adds	r7, #8
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd80      	pop	{r7, pc}
 80025fa:	bf00      	nop
 80025fc:	48000800 	.word	0x48000800
 8002600:	48000400 	.word	0x48000400
 8002604:	20000c08 	.word	0x20000c08
 8002608:	200006d4 	.word	0x200006d4
 800260c:	200006e8 	.word	0x200006e8
 8002610:	200006fc 	.word	0x200006fc
 8002614:	20000710 	.word	0x20000710

08002618 <TOF_Set_Interrupt_Threshold>:

void TOF_Set_Interrupt_Threshold(VL53L0X_Dev_t *dev, uint16_t threshold_mm) {
 8002618:	b580      	push	{r7, lr}
 800261a:	b084      	sub	sp, #16
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
 8002620:	460b      	mov	r3, r1
 8002622:	807b      	strh	r3, [r7, #2]
    // 1. Set Threshold High
    writeReg16Bit(dev, SYSTEM_THRESH_HIGH, threshold_mm);
 8002624:	887b      	ldrh	r3, [r7, #2]
 8002626:	461a      	mov	r2, r3
 8002628:	210c      	movs	r1, #12
 800262a:	6878      	ldr	r0, [r7, #4]
 800262c:	f000 f858 	bl	80026e0 <writeReg16Bit>
    writeReg16Bit(dev, SYSTEM_THRESH_LOW, 0); 
 8002630:	2200      	movs	r2, #0
 8002632:	210e      	movs	r1, #14
 8002634:	6878      	ldr	r0, [r7, #4]
 8002636:	f000 f853 	bl	80026e0 <writeReg16Bit>

    // 2. Configure GPIO for "Level High" (Value > Thresh_High)
    // 0x02 = Level High (Active when distance > High Threshold)
    writeReg(dev, SYSTEM_INTERRUPT_CONFIG_GPIO, 0x02);
 800263a:	2202      	movs	r2, #2
 800263c:	210a      	movs	r1, #10
 800263e:	6878      	ldr	r0, [r7, #4]
 8002640:	f000 f826 	bl	8002690 <writeReg>
    
    // 3. Ensure Polarity is Active Low (bit 4 = 0)
    // This matches STM32 GPIO_MODE_IT_FALLING
    uint8_t gpio_mux = readReg(dev, GPIO_HV_MUX_ACTIVE_HIGH);
 8002644:	2184      	movs	r1, #132	@ 0x84
 8002646:	6878      	ldr	r0, [r7, #4]
 8002648:	f000 f8a8 	bl	800279c <readReg>
 800264c:	4603      	mov	r3, r0
 800264e:	73fb      	strb	r3, [r7, #15]
    writeReg(dev, GPIO_HV_MUX_ACTIVE_HIGH, gpio_mux & ~0x10); 
 8002650:	7bfb      	ldrb	r3, [r7, #15]
 8002652:	f023 0310 	bic.w	r3, r3, #16
 8002656:	b2db      	uxtb	r3, r3
 8002658:	461a      	mov	r2, r3
 800265a:	2184      	movs	r1, #132	@ 0x84
 800265c:	6878      	ldr	r0, [r7, #4]
 800265e:	f000 f817 	bl	8002690 <writeReg>
    
    // 4. Clear any pending interrupt
    writeReg(dev, SYSTEM_INTERRUPT_CLEAR, 0x01);
 8002662:	2201      	movs	r2, #1
 8002664:	210b      	movs	r1, #11
 8002666:	6878      	ldr	r0, [r7, #4]
 8002668:	f000 f812 	bl	8002690 <writeReg>
}
 800266c:	bf00      	nop
 800266e:	3710      	adds	r7, #16
 8002670:	46bd      	mov	sp, r7
 8002672:	bd80      	pop	{r7, pc}

08002674 <TOF_Clear_Interrupt>:

void TOF_Clear_Interrupt(VL53L0X_Dev_t *dev) {
 8002674:	b580      	push	{r7, lr}
 8002676:	b082      	sub	sp, #8
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
    writeReg(dev, SYSTEM_INTERRUPT_CLEAR, 0x01);
 800267c:	2201      	movs	r2, #1
 800267e:	210b      	movs	r1, #11
 8002680:	6878      	ldr	r0, [r7, #4]
 8002682:	f000 f805 	bl	8002690 <writeReg>
}
 8002686:	bf00      	nop
 8002688:	3708      	adds	r7, #8
 800268a:	46bd      	mov	sp, r7
 800268c:	bd80      	pop	{r7, pc}
	...

08002690 <writeReg>:
//=============================================================================
// LOW LEVEL DRIVER IMPLEMENTATION (ST)
//=============================================================================

// I2C Helpers
static void writeReg(VL53L0X_Dev_t *dev, uint8_t reg, uint8_t value) {
 8002690:	b580      	push	{r7, lr}
 8002692:	b086      	sub	sp, #24
 8002694:	af04      	add	r7, sp, #16
 8002696:	6078      	str	r0, [r7, #4]
 8002698:	460b      	mov	r3, r1
 800269a:	70fb      	strb	r3, [r7, #3]
 800269c:	4613      	mov	r3, r2
 800269e:	70bb      	strb	r3, [r7, #2]
  msgBuffer[0] = value;
 80026a0:	4a0d      	ldr	r2, [pc, #52]	@ (80026d8 <writeReg+0x48>)
 80026a2:	78bb      	ldrb	r3, [r7, #2]
 80026a4:	7013      	strb	r3, [r2, #0]
  i2cStat = HAL_I2C_Mem_Write(dev->I2cHandle, dev->I2cDevAddr | I2C_WRITE, reg, 1, msgBuffer, 1, I2C_TIMEOUT);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	6818      	ldr	r0, [r3, #0]
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	791b      	ldrb	r3, [r3, #4]
 80026ae:	4619      	mov	r1, r3
 80026b0:	78fb      	ldrb	r3, [r7, #3]
 80026b2:	b29a      	uxth	r2, r3
 80026b4:	2364      	movs	r3, #100	@ 0x64
 80026b6:	9302      	str	r3, [sp, #8]
 80026b8:	2301      	movs	r3, #1
 80026ba:	9301      	str	r3, [sp, #4]
 80026bc:	4b06      	ldr	r3, [pc, #24]	@ (80026d8 <writeReg+0x48>)
 80026be:	9300      	str	r3, [sp, #0]
 80026c0:	2301      	movs	r3, #1
 80026c2:	f003 facf 	bl	8005c64 <HAL_I2C_Mem_Write>
 80026c6:	4603      	mov	r3, r0
 80026c8:	461a      	mov	r2, r3
 80026ca:	4b04      	ldr	r3, [pc, #16]	@ (80026dc <writeReg+0x4c>)
 80026cc:	701a      	strb	r2, [r3, #0]
}
 80026ce:	bf00      	nop
 80026d0:	3708      	adds	r7, #8
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd80      	pop	{r7, pc}
 80026d6:	bf00      	nop
 80026d8:	20000724 	.word	0x20000724
 80026dc:	20000728 	.word	0x20000728

080026e0 <writeReg16Bit>:

static void writeReg16Bit(VL53L0X_Dev_t *dev, uint8_t reg, uint16_t value){
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b088      	sub	sp, #32
 80026e4:	af04      	add	r7, sp, #16
 80026e6:	6078      	str	r0, [r7, #4]
 80026e8:	460b      	mov	r3, r1
 80026ea:	70fb      	strb	r3, [r7, #3]
 80026ec:	4613      	mov	r3, r2
 80026ee:	803b      	strh	r3, [r7, #0]
  uint8_t temp[2];
  temp[0] = (value >> 8) & 0xFF;
 80026f0:	883b      	ldrh	r3, [r7, #0]
 80026f2:	0a1b      	lsrs	r3, r3, #8
 80026f4:	b29b      	uxth	r3, r3
 80026f6:	b2db      	uxtb	r3, r3
 80026f8:	733b      	strb	r3, [r7, #12]
  temp[1] = value & 0xFF;
 80026fa:	883b      	ldrh	r3, [r7, #0]
 80026fc:	b2db      	uxtb	r3, r3
 80026fe:	737b      	strb	r3, [r7, #13]
  i2cStat = HAL_I2C_Mem_Write(dev->I2cHandle, dev->I2cDevAddr | I2C_WRITE, reg, 1, temp, 2, I2C_TIMEOUT);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6818      	ldr	r0, [r3, #0]
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	791b      	ldrb	r3, [r3, #4]
 8002708:	4619      	mov	r1, r3
 800270a:	78fb      	ldrb	r3, [r7, #3]
 800270c:	b29a      	uxth	r2, r3
 800270e:	2364      	movs	r3, #100	@ 0x64
 8002710:	9302      	str	r3, [sp, #8]
 8002712:	2302      	movs	r3, #2
 8002714:	9301      	str	r3, [sp, #4]
 8002716:	f107 030c 	add.w	r3, r7, #12
 800271a:	9300      	str	r3, [sp, #0]
 800271c:	2301      	movs	r3, #1
 800271e:	f003 faa1 	bl	8005c64 <HAL_I2C_Mem_Write>
 8002722:	4603      	mov	r3, r0
 8002724:	461a      	mov	r2, r3
 8002726:	4b03      	ldr	r3, [pc, #12]	@ (8002734 <writeReg16Bit+0x54>)
 8002728:	701a      	strb	r2, [r3, #0]
}
 800272a:	bf00      	nop
 800272c:	3710      	adds	r7, #16
 800272e:	46bd      	mov	sp, r7
 8002730:	bd80      	pop	{r7, pc}
 8002732:	bf00      	nop
 8002734:	20000728 	.word	0x20000728

08002738 <writeReg32Bit>:

static void writeReg32Bit(VL53L0X_Dev_t *dev, uint8_t reg, uint32_t value){
 8002738:	b580      	push	{r7, lr}
 800273a:	b08a      	sub	sp, #40	@ 0x28
 800273c:	af04      	add	r7, sp, #16
 800273e:	60f8      	str	r0, [r7, #12]
 8002740:	460b      	mov	r3, r1
 8002742:	607a      	str	r2, [r7, #4]
 8002744:	72fb      	strb	r3, [r7, #11]
  uint8_t temp[4];
  temp[0] = (value >> 24) & 0xFF;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	0e1b      	lsrs	r3, r3, #24
 800274a:	b2db      	uxtb	r3, r3
 800274c:	753b      	strb	r3, [r7, #20]
  temp[1] = (value >> 16) & 0xFF;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	0c1b      	lsrs	r3, r3, #16
 8002752:	b2db      	uxtb	r3, r3
 8002754:	757b      	strb	r3, [r7, #21]
  temp[2] = (value >> 8) & 0xFF;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	0a1b      	lsrs	r3, r3, #8
 800275a:	b2db      	uxtb	r3, r3
 800275c:	75bb      	strb	r3, [r7, #22]
  temp[3] = value & 0xFF;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	b2db      	uxtb	r3, r3
 8002762:	75fb      	strb	r3, [r7, #23]
  i2cStat = HAL_I2C_Mem_Write(dev->I2cHandle, dev->I2cDevAddr | I2C_WRITE, reg, 1, temp, 4, I2C_TIMEOUT);
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	6818      	ldr	r0, [r3, #0]
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	791b      	ldrb	r3, [r3, #4]
 800276c:	4619      	mov	r1, r3
 800276e:	7afb      	ldrb	r3, [r7, #11]
 8002770:	b29a      	uxth	r2, r3
 8002772:	2364      	movs	r3, #100	@ 0x64
 8002774:	9302      	str	r3, [sp, #8]
 8002776:	2304      	movs	r3, #4
 8002778:	9301      	str	r3, [sp, #4]
 800277a:	f107 0314 	add.w	r3, r7, #20
 800277e:	9300      	str	r3, [sp, #0]
 8002780:	2301      	movs	r3, #1
 8002782:	f003 fa6f 	bl	8005c64 <HAL_I2C_Mem_Write>
 8002786:	4603      	mov	r3, r0
 8002788:	461a      	mov	r2, r3
 800278a:	4b03      	ldr	r3, [pc, #12]	@ (8002798 <writeReg32Bit+0x60>)
 800278c:	701a      	strb	r2, [r3, #0]
}
 800278e:	bf00      	nop
 8002790:	3718      	adds	r7, #24
 8002792:	46bd      	mov	sp, r7
 8002794:	bd80      	pop	{r7, pc}
 8002796:	bf00      	nop
 8002798:	20000728 	.word	0x20000728

0800279c <readReg>:

static uint8_t readReg(VL53L0X_Dev_t *dev, uint8_t reg) {
 800279c:	b580      	push	{r7, lr}
 800279e:	b088      	sub	sp, #32
 80027a0:	af04      	add	r7, sp, #16
 80027a2:	6078      	str	r0, [r7, #4]
 80027a4:	460b      	mov	r3, r1
 80027a6:	70fb      	strb	r3, [r7, #3]
  uint8_t value;
  i2cStat = HAL_I2C_Mem_Read(dev->I2cHandle, dev->I2cDevAddr | I2C_READ, reg, 1, msgBuffer, 1, I2C_TIMEOUT);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	6818      	ldr	r0, [r3, #0]
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	791b      	ldrb	r3, [r3, #4]
 80027b0:	f043 0301 	orr.w	r3, r3, #1
 80027b4:	b2db      	uxtb	r3, r3
 80027b6:	4619      	mov	r1, r3
 80027b8:	78fb      	ldrb	r3, [r7, #3]
 80027ba:	b29a      	uxth	r2, r3
 80027bc:	2364      	movs	r3, #100	@ 0x64
 80027be:	9302      	str	r3, [sp, #8]
 80027c0:	2301      	movs	r3, #1
 80027c2:	9301      	str	r3, [sp, #4]
 80027c4:	4b08      	ldr	r3, [pc, #32]	@ (80027e8 <readReg+0x4c>)
 80027c6:	9300      	str	r3, [sp, #0]
 80027c8:	2301      	movs	r3, #1
 80027ca:	f003 fb5f 	bl	8005e8c <HAL_I2C_Mem_Read>
 80027ce:	4603      	mov	r3, r0
 80027d0:	461a      	mov	r2, r3
 80027d2:	4b06      	ldr	r3, [pc, #24]	@ (80027ec <readReg+0x50>)
 80027d4:	701a      	strb	r2, [r3, #0]
  value = msgBuffer[0];
 80027d6:	4b04      	ldr	r3, [pc, #16]	@ (80027e8 <readReg+0x4c>)
 80027d8:	781b      	ldrb	r3, [r3, #0]
 80027da:	73fb      	strb	r3, [r7, #15]
  return value;
 80027dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80027de:	4618      	mov	r0, r3
 80027e0:	3710      	adds	r7, #16
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bd80      	pop	{r7, pc}
 80027e6:	bf00      	nop
 80027e8:	20000724 	.word	0x20000724
 80027ec:	20000728 	.word	0x20000728

080027f0 <readReg16Bit>:

static uint16_t readReg16Bit(VL53L0X_Dev_t *dev, uint8_t reg) {
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b088      	sub	sp, #32
 80027f4:	af04      	add	r7, sp, #16
 80027f6:	6078      	str	r0, [r7, #4]
 80027f8:	460b      	mov	r3, r1
 80027fa:	70fb      	strb	r3, [r7, #3]
  uint16_t value;
  i2cStat = HAL_I2C_Mem_Read(dev->I2cHandle, dev->I2cDevAddr | I2C_READ, reg, 1, msgBuffer, 2, I2C_TIMEOUT);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6818      	ldr	r0, [r3, #0]
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	791b      	ldrb	r3, [r3, #4]
 8002804:	f043 0301 	orr.w	r3, r3, #1
 8002808:	b2db      	uxtb	r3, r3
 800280a:	4619      	mov	r1, r3
 800280c:	78fb      	ldrb	r3, [r7, #3]
 800280e:	b29a      	uxth	r2, r3
 8002810:	2364      	movs	r3, #100	@ 0x64
 8002812:	9302      	str	r3, [sp, #8]
 8002814:	2302      	movs	r3, #2
 8002816:	9301      	str	r3, [sp, #4]
 8002818:	4b0c      	ldr	r3, [pc, #48]	@ (800284c <readReg16Bit+0x5c>)
 800281a:	9300      	str	r3, [sp, #0]
 800281c:	2301      	movs	r3, #1
 800281e:	f003 fb35 	bl	8005e8c <HAL_I2C_Mem_Read>
 8002822:	4603      	mov	r3, r0
 8002824:	461a      	mov	r2, r3
 8002826:	4b0a      	ldr	r3, [pc, #40]	@ (8002850 <readReg16Bit+0x60>)
 8002828:	701a      	strb	r2, [r3, #0]
  value = (uint16_t)((msgBuffer[0] << 8) | msgBuffer[1]);
 800282a:	4b08      	ldr	r3, [pc, #32]	@ (800284c <readReg16Bit+0x5c>)
 800282c:	781b      	ldrb	r3, [r3, #0]
 800282e:	b21b      	sxth	r3, r3
 8002830:	021b      	lsls	r3, r3, #8
 8002832:	b21a      	sxth	r2, r3
 8002834:	4b05      	ldr	r3, [pc, #20]	@ (800284c <readReg16Bit+0x5c>)
 8002836:	785b      	ldrb	r3, [r3, #1]
 8002838:	b21b      	sxth	r3, r3
 800283a:	4313      	orrs	r3, r2
 800283c:	b21b      	sxth	r3, r3
 800283e:	81fb      	strh	r3, [r7, #14]
  return value;
 8002840:	89fb      	ldrh	r3, [r7, #14]
}
 8002842:	4618      	mov	r0, r3
 8002844:	3710      	adds	r7, #16
 8002846:	46bd      	mov	sp, r7
 8002848:	bd80      	pop	{r7, pc}
 800284a:	bf00      	nop
 800284c:	20000724 	.word	0x20000724
 8002850:	20000728 	.word	0x20000728

08002854 <writeMulti>:
  i2cStat = HAL_I2C_Mem_Read(dev->I2cHandle, dev->I2cDevAddr | I2C_READ, reg, 1, msgBuffer, 4, I2C_TIMEOUT);
  value = (uint32_t)((msgBuffer[0] << 24) | (msgBuffer[1] << 16) | (msgBuffer[2] << 8) | msgBuffer[3]);
  return value;
}

static void writeMulti(VL53L0X_Dev_t *dev, uint8_t reg, uint8_t const *src, uint8_t count){
 8002854:	b590      	push	{r4, r7, lr}
 8002856:	b089      	sub	sp, #36	@ 0x24
 8002858:	af04      	add	r7, sp, #16
 800285a:	60f8      	str	r0, [r7, #12]
 800285c:	607a      	str	r2, [r7, #4]
 800285e:	461a      	mov	r2, r3
 8002860:	460b      	mov	r3, r1
 8002862:	72fb      	strb	r3, [r7, #11]
 8002864:	4613      	mov	r3, r2
 8002866:	72bb      	strb	r3, [r7, #10]
  i2cStat = HAL_I2C_Mem_Write(dev->I2cHandle, dev->I2cDevAddr | I2C_WRITE, reg, 1, (uint8_t*)src, count, I2C_TIMEOUT);
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	6818      	ldr	r0, [r3, #0]
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	791b      	ldrb	r3, [r3, #4]
 8002870:	461c      	mov	r4, r3
 8002872:	7afb      	ldrb	r3, [r7, #11]
 8002874:	b29a      	uxth	r2, r3
 8002876:	7abb      	ldrb	r3, [r7, #10]
 8002878:	b29b      	uxth	r3, r3
 800287a:	2164      	movs	r1, #100	@ 0x64
 800287c:	9102      	str	r1, [sp, #8]
 800287e:	9301      	str	r3, [sp, #4]
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	9300      	str	r3, [sp, #0]
 8002884:	2301      	movs	r3, #1
 8002886:	4621      	mov	r1, r4
 8002888:	f003 f9ec 	bl	8005c64 <HAL_I2C_Mem_Write>
 800288c:	4603      	mov	r3, r0
 800288e:	461a      	mov	r2, r3
 8002890:	4b02      	ldr	r3, [pc, #8]	@ (800289c <writeMulti+0x48>)
 8002892:	701a      	strb	r2, [r3, #0]
}
 8002894:	bf00      	nop
 8002896:	3714      	adds	r7, #20
 8002898:	46bd      	mov	sp, r7
 800289a:	bd90      	pop	{r4, r7, pc}
 800289c:	20000728 	.word	0x20000728

080028a0 <readMulti>:

static void readMulti(VL53L0X_Dev_t *dev, uint8_t reg, uint8_t * dst, uint8_t count) {
 80028a0:	b590      	push	{r4, r7, lr}
 80028a2:	b089      	sub	sp, #36	@ 0x24
 80028a4:	af04      	add	r7, sp, #16
 80028a6:	60f8      	str	r0, [r7, #12]
 80028a8:	607a      	str	r2, [r7, #4]
 80028aa:	461a      	mov	r2, r3
 80028ac:	460b      	mov	r3, r1
 80028ae:	72fb      	strb	r3, [r7, #11]
 80028b0:	4613      	mov	r3, r2
 80028b2:	72bb      	strb	r3, [r7, #10]
	i2cStat = HAL_I2C_Mem_Read(dev->I2cHandle, dev->I2cDevAddr | I2C_READ, reg, 1, dst, count, I2C_TIMEOUT);
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	6818      	ldr	r0, [r3, #0]
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	791b      	ldrb	r3, [r3, #4]
 80028bc:	f043 0301 	orr.w	r3, r3, #1
 80028c0:	b2db      	uxtb	r3, r3
 80028c2:	461c      	mov	r4, r3
 80028c4:	7afb      	ldrb	r3, [r7, #11]
 80028c6:	b29a      	uxth	r2, r3
 80028c8:	7abb      	ldrb	r3, [r7, #10]
 80028ca:	b29b      	uxth	r3, r3
 80028cc:	2164      	movs	r1, #100	@ 0x64
 80028ce:	9102      	str	r1, [sp, #8]
 80028d0:	9301      	str	r3, [sp, #4]
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	9300      	str	r3, [sp, #0]
 80028d6:	2301      	movs	r3, #1
 80028d8:	4621      	mov	r1, r4
 80028da:	f003 fad7 	bl	8005e8c <HAL_I2C_Mem_Read>
 80028de:	4603      	mov	r3, r0
 80028e0:	461a      	mov	r2, r3
 80028e2:	4b03      	ldr	r3, [pc, #12]	@ (80028f0 <readMulti+0x50>)
 80028e4:	701a      	strb	r2, [r3, #0]
}
 80028e6:	bf00      	nop
 80028e8:	3714      	adds	r7, #20
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd90      	pop	{r4, r7, pc}
 80028ee:	bf00      	nop
 80028f0:	20000728 	.word	0x20000728

080028f4 <setAddress_VL53L0X>:


// Public Methods

void setAddress_VL53L0X(VL53L0X_Dev_t *dev, uint8_t new_addr) {
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b082      	sub	sp, #8
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
 80028fc:	460b      	mov	r3, r1
 80028fe:	70fb      	strb	r3, [r7, #3]
  writeReg(dev, I2C_SLAVE_DEVICE_ADDRESS, (new_addr>>1) & 0x7F );
 8002900:	78fb      	ldrb	r3, [r7, #3]
 8002902:	085b      	lsrs	r3, r3, #1
 8002904:	b2db      	uxtb	r3, r3
 8002906:	461a      	mov	r2, r3
 8002908:	218a      	movs	r1, #138	@ 0x8a
 800290a:	6878      	ldr	r0, [r7, #4]
 800290c:	f7ff fec0 	bl	8002690 <writeReg>
  dev->I2cDevAddr = new_addr;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	78fa      	ldrb	r2, [r7, #3]
 8002914:	711a      	strb	r2, [r3, #4]
}
 8002916:	bf00      	nop
 8002918:	3708      	adds	r7, #8
 800291a:	46bd      	mov	sp, r7
 800291c:	bd80      	pop	{r7, pc}

0800291e <initVL53L0X>:

uint8_t getAddress_VL53L0X(VL53L0X_Dev_t *dev) {
  return dev->I2cDevAddr;
}

uint8_t initVL53L0X(VL53L0X_Dev_t *dev, bool io_2v8, I2C_HandleTypeDef *handler){
 800291e:	b580      	push	{r7, lr}
 8002920:	b088      	sub	sp, #32
 8002922:	af00      	add	r7, sp, #0
 8002924:	60f8      	str	r0, [r7, #12]
 8002926:	460b      	mov	r3, r1
 8002928:	607a      	str	r2, [r7, #4]
 800292a:	72fb      	strb	r3, [r7, #11]
  // Handler
  dev->I2cHandle = handler;
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	687a      	ldr	r2, [r7, #4]
 8002930:	601a      	str	r2, [r3, #0]
  dev->I2cDevAddr = ADDRESS_DEFAULT;
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	2252      	movs	r2, #82	@ 0x52
 8002936:	711a      	strb	r2, [r3, #4]
  dev->ioTimeout = 0;
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	2200      	movs	r2, #0
 800293c:	80da      	strh	r2, [r3, #6]
  dev->isTimeout = false;
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	2200      	movs	r2, #0
 8002942:	721a      	strb	r2, [r3, #8]

  if (io_2v8)
 8002944:	7afb      	ldrb	r3, [r7, #11]
 8002946:	2b00      	cmp	r3, #0
 8002948:	d00c      	beq.n	8002964 <initVL53L0X+0x46>
  {
    writeReg(dev, VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV,
      readReg(dev, VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV) | 0x01); // set bit 0
 800294a:	2189      	movs	r1, #137	@ 0x89
 800294c:	68f8      	ldr	r0, [r7, #12]
 800294e:	f7ff ff25 	bl	800279c <readReg>
 8002952:	4603      	mov	r3, r0
    writeReg(dev, VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV,
 8002954:	f043 0301 	orr.w	r3, r3, #1
 8002958:	b2db      	uxtb	r3, r3
 800295a:	461a      	mov	r2, r3
 800295c:	2189      	movs	r1, #137	@ 0x89
 800295e:	68f8      	ldr	r0, [r7, #12]
 8002960:	f7ff fe96 	bl	8002690 <writeReg>
  }

  // "Set I2C standard mode"
  writeReg(dev, 0x88, 0x00);
 8002964:	2200      	movs	r2, #0
 8002966:	2188      	movs	r1, #136	@ 0x88
 8002968:	68f8      	ldr	r0, [r7, #12]
 800296a:	f7ff fe91 	bl	8002690 <writeReg>
  writeReg(dev, 0x80, 0x01);
 800296e:	2201      	movs	r2, #1
 8002970:	2180      	movs	r1, #128	@ 0x80
 8002972:	68f8      	ldr	r0, [r7, #12]
 8002974:	f7ff fe8c 	bl	8002690 <writeReg>
  writeReg(dev, 0xFF, 0x01);
 8002978:	2201      	movs	r2, #1
 800297a:	21ff      	movs	r1, #255	@ 0xff
 800297c:	68f8      	ldr	r0, [r7, #12]
 800297e:	f7ff fe87 	bl	8002690 <writeReg>
  writeReg(dev, 0x00, 0x00);
 8002982:	2200      	movs	r2, #0
 8002984:	2100      	movs	r1, #0
 8002986:	68f8      	ldr	r0, [r7, #12]
 8002988:	f7ff fe82 	bl	8002690 <writeReg>
  dev->stopVariable = readReg(dev, 0x91);
 800298c:	2191      	movs	r1, #145	@ 0x91
 800298e:	68f8      	ldr	r0, [r7, #12]
 8002990:	f7ff ff04 	bl	800279c <readReg>
 8002994:	4603      	mov	r3, r0
 8002996:	461a      	mov	r2, r3
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	731a      	strb	r2, [r3, #12]
  writeReg(dev, 0x00, 0x01);
 800299c:	2201      	movs	r2, #1
 800299e:	2100      	movs	r1, #0
 80029a0:	68f8      	ldr	r0, [r7, #12]
 80029a2:	f7ff fe75 	bl	8002690 <writeReg>
  writeReg(dev, 0xFF, 0x00);
 80029a6:	2200      	movs	r2, #0
 80029a8:	21ff      	movs	r1, #255	@ 0xff
 80029aa:	68f8      	ldr	r0, [r7, #12]
 80029ac:	f7ff fe70 	bl	8002690 <writeReg>
  writeReg(dev, 0x80, 0x00);
 80029b0:	2200      	movs	r2, #0
 80029b2:	2180      	movs	r1, #128	@ 0x80
 80029b4:	68f8      	ldr	r0, [r7, #12]
 80029b6:	f7ff fe6b 	bl	8002690 <writeReg>

  // disable SIGNAL_RATE_MSRC (bit 1) and SIGNAL_RATE_PRE_RANGE (bit 4) limit checks
  writeReg(dev, MSRC_CONFIG_CONTROL, readReg(dev, MSRC_CONFIG_CONTROL) | 0x12);
 80029ba:	2160      	movs	r1, #96	@ 0x60
 80029bc:	68f8      	ldr	r0, [r7, #12]
 80029be:	f7ff feed 	bl	800279c <readReg>
 80029c2:	4603      	mov	r3, r0
 80029c4:	f043 0312 	orr.w	r3, r3, #18
 80029c8:	b2db      	uxtb	r3, r3
 80029ca:	461a      	mov	r2, r3
 80029cc:	2160      	movs	r1, #96	@ 0x60
 80029ce:	68f8      	ldr	r0, [r7, #12]
 80029d0:	f7ff fe5e 	bl	8002690 <writeReg>
  setSignalRateLimit(dev, 0.25);
 80029d4:	eeb5 0a00 	vmov.f32	s0, #80	@ 0x3e800000  0.250
 80029d8:	68f8      	ldr	r0, [r7, #12]
 80029da:	f000 fa61 	bl	8002ea0 <setSignalRateLimit>
  writeReg(dev, SYSTEM_SEQUENCE_CONFIG, 0xFF);
 80029de:	22ff      	movs	r2, #255	@ 0xff
 80029e0:	2101      	movs	r1, #1
 80029e2:	68f8      	ldr	r0, [r7, #12]
 80029e4:	f7ff fe54 	bl	8002690 <writeReg>

  uint8_t spad_count;
  bool spad_type_is_aperture;
  if (!getSpadInfo(dev, &spad_count, &spad_type_is_aperture)) { return false; }
 80029e8:	f107 021b 	add.w	r2, r7, #27
 80029ec:	f107 031c 	add.w	r3, r7, #28
 80029f0:	4619      	mov	r1, r3
 80029f2:	68f8      	ldr	r0, [r7, #12]
 80029f4:	f000 fbfe 	bl	80031f4 <getSpadInfo>
 80029f8:	4603      	mov	r3, r0
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d101      	bne.n	8002a02 <initVL53L0X+0xe4>
 80029fe:	2300      	movs	r3, #0
 8002a00:	e249      	b.n	8002e96 <initVL53L0X+0x578>

  uint8_t ref_spad_map[6];
  readMulti(dev, GLOBAL_CONFIG_SPAD_ENABLES_REF_0, ref_spad_map, 6);
 8002a02:	f107 0214 	add.w	r2, r7, #20
 8002a06:	2306      	movs	r3, #6
 8002a08:	21b0      	movs	r1, #176	@ 0xb0
 8002a0a:	68f8      	ldr	r0, [r7, #12]
 8002a0c:	f7ff ff48 	bl	80028a0 <readMulti>

  writeReg(dev, 0xFF, 0x01);
 8002a10:	2201      	movs	r2, #1
 8002a12:	21ff      	movs	r1, #255	@ 0xff
 8002a14:	68f8      	ldr	r0, [r7, #12]
 8002a16:	f7ff fe3b 	bl	8002690 <writeReg>
  writeReg(dev, DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	214f      	movs	r1, #79	@ 0x4f
 8002a1e:	68f8      	ldr	r0, [r7, #12]
 8002a20:	f7ff fe36 	bl	8002690 <writeReg>
  writeReg(dev, DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);
 8002a24:	222c      	movs	r2, #44	@ 0x2c
 8002a26:	214e      	movs	r1, #78	@ 0x4e
 8002a28:	68f8      	ldr	r0, [r7, #12]
 8002a2a:	f7ff fe31 	bl	8002690 <writeReg>
  writeReg(dev, 0xFF, 0x00);
 8002a2e:	2200      	movs	r2, #0
 8002a30:	21ff      	movs	r1, #255	@ 0xff
 8002a32:	68f8      	ldr	r0, [r7, #12]
 8002a34:	f7ff fe2c 	bl	8002690 <writeReg>
  writeReg(dev, GLOBAL_CONFIG_REF_EN_START_SELECT, 0xB4);
 8002a38:	22b4      	movs	r2, #180	@ 0xb4
 8002a3a:	21b6      	movs	r1, #182	@ 0xb6
 8002a3c:	68f8      	ldr	r0, [r7, #12]
 8002a3e:	f7ff fe27 	bl	8002690 <writeReg>

  uint8_t first_spad_to_enable = spad_type_is_aperture ? 12 : 0; // 12 is the first aperture spad
 8002a42:	7efb      	ldrb	r3, [r7, #27]
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d001      	beq.n	8002a4c <initVL53L0X+0x12e>
 8002a48:	230c      	movs	r3, #12
 8002a4a:	e000      	b.n	8002a4e <initVL53L0X+0x130>
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	777b      	strb	r3, [r7, #29]
  uint8_t spads_enabled = 0;
 8002a50:	2300      	movs	r3, #0
 8002a52:	77fb      	strb	r3, [r7, #31]

  for (uint8_t i = 0; i < 48; i++)
 8002a54:	2300      	movs	r3, #0
 8002a56:	77bb      	strb	r3, [r7, #30]
 8002a58:	e039      	b.n	8002ace <initVL53L0X+0x1b0>
  {
    if (i < first_spad_to_enable || spads_enabled == spad_count)
 8002a5a:	7fba      	ldrb	r2, [r7, #30]
 8002a5c:	7f7b      	ldrb	r3, [r7, #29]
 8002a5e:	429a      	cmp	r2, r3
 8002a60:	d303      	bcc.n	8002a6a <initVL53L0X+0x14c>
 8002a62:	7f3b      	ldrb	r3, [r7, #28]
 8002a64:	7ffa      	ldrb	r2, [r7, #31]
 8002a66:	429a      	cmp	r2, r3
 8002a68:	d11a      	bne.n	8002aa0 <initVL53L0X+0x182>
    {
      ref_spad_map[i / 8] &= ~(1 << (i % 8));
 8002a6a:	7fbb      	ldrb	r3, [r7, #30]
 8002a6c:	08db      	lsrs	r3, r3, #3
 8002a6e:	b2d8      	uxtb	r0, r3
 8002a70:	4603      	mov	r3, r0
 8002a72:	3320      	adds	r3, #32
 8002a74:	443b      	add	r3, r7
 8002a76:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8002a7a:	b25a      	sxtb	r2, r3
 8002a7c:	7fbb      	ldrb	r3, [r7, #30]
 8002a7e:	f003 0307 	and.w	r3, r3, #7
 8002a82:	2101      	movs	r1, #1
 8002a84:	fa01 f303 	lsl.w	r3, r1, r3
 8002a88:	b25b      	sxtb	r3, r3
 8002a8a:	43db      	mvns	r3, r3
 8002a8c:	b25b      	sxtb	r3, r3
 8002a8e:	4013      	ands	r3, r2
 8002a90:	b25a      	sxtb	r2, r3
 8002a92:	4603      	mov	r3, r0
 8002a94:	b2d2      	uxtb	r2, r2
 8002a96:	3320      	adds	r3, #32
 8002a98:	443b      	add	r3, r7
 8002a9a:	f803 2c0c 	strb.w	r2, [r3, #-12]
 8002a9e:	e013      	b.n	8002ac8 <initVL53L0X+0x1aa>
    }
    else if ((ref_spad_map[i / 8] >> (i % 8)) & 0x1)
 8002aa0:	7fbb      	ldrb	r3, [r7, #30]
 8002aa2:	08db      	lsrs	r3, r3, #3
 8002aa4:	b2db      	uxtb	r3, r3
 8002aa6:	3320      	adds	r3, #32
 8002aa8:	443b      	add	r3, r7
 8002aaa:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8002aae:	461a      	mov	r2, r3
 8002ab0:	7fbb      	ldrb	r3, [r7, #30]
 8002ab2:	f003 0307 	and.w	r3, r3, #7
 8002ab6:	fa42 f303 	asr.w	r3, r2, r3
 8002aba:	f003 0301 	and.w	r3, r3, #1
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d002      	beq.n	8002ac8 <initVL53L0X+0x1aa>
    {
      spads_enabled++;
 8002ac2:	7ffb      	ldrb	r3, [r7, #31]
 8002ac4:	3301      	adds	r3, #1
 8002ac6:	77fb      	strb	r3, [r7, #31]
  for (uint8_t i = 0; i < 48; i++)
 8002ac8:	7fbb      	ldrb	r3, [r7, #30]
 8002aca:	3301      	adds	r3, #1
 8002acc:	77bb      	strb	r3, [r7, #30]
 8002ace:	7fbb      	ldrb	r3, [r7, #30]
 8002ad0:	2b2f      	cmp	r3, #47	@ 0x2f
 8002ad2:	d9c2      	bls.n	8002a5a <initVL53L0X+0x13c>
    }
  }

  writeMulti(dev, GLOBAL_CONFIG_SPAD_ENABLES_REF_0, ref_spad_map, 6);
 8002ad4:	f107 0214 	add.w	r2, r7, #20
 8002ad8:	2306      	movs	r3, #6
 8002ada:	21b0      	movs	r1, #176	@ 0xb0
 8002adc:	68f8      	ldr	r0, [r7, #12]
 8002ade:	f7ff feb9 	bl	8002854 <writeMulti>

  // -- VL53L0X_load_tuning_settings() begin
  writeReg(dev, 0xFF, 0x01);
 8002ae2:	2201      	movs	r2, #1
 8002ae4:	21ff      	movs	r1, #255	@ 0xff
 8002ae6:	68f8      	ldr	r0, [r7, #12]
 8002ae8:	f7ff fdd2 	bl	8002690 <writeReg>
  writeReg(dev, 0x00, 0x00);
 8002aec:	2200      	movs	r2, #0
 8002aee:	2100      	movs	r1, #0
 8002af0:	68f8      	ldr	r0, [r7, #12]
 8002af2:	f7ff fdcd 	bl	8002690 <writeReg>

  writeReg(dev, 0xFF, 0x00);
 8002af6:	2200      	movs	r2, #0
 8002af8:	21ff      	movs	r1, #255	@ 0xff
 8002afa:	68f8      	ldr	r0, [r7, #12]
 8002afc:	f7ff fdc8 	bl	8002690 <writeReg>
  writeReg(dev, 0x09, 0x00);
 8002b00:	2200      	movs	r2, #0
 8002b02:	2109      	movs	r1, #9
 8002b04:	68f8      	ldr	r0, [r7, #12]
 8002b06:	f7ff fdc3 	bl	8002690 <writeReg>
  writeReg(dev, 0x10, 0x00);
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	2110      	movs	r1, #16
 8002b0e:	68f8      	ldr	r0, [r7, #12]
 8002b10:	f7ff fdbe 	bl	8002690 <writeReg>
  writeReg(dev, 0x11, 0x00);
 8002b14:	2200      	movs	r2, #0
 8002b16:	2111      	movs	r1, #17
 8002b18:	68f8      	ldr	r0, [r7, #12]
 8002b1a:	f7ff fdb9 	bl	8002690 <writeReg>

  writeReg(dev, 0x24, 0x01);
 8002b1e:	2201      	movs	r2, #1
 8002b20:	2124      	movs	r1, #36	@ 0x24
 8002b22:	68f8      	ldr	r0, [r7, #12]
 8002b24:	f7ff fdb4 	bl	8002690 <writeReg>
  writeReg(dev, 0x25, 0xFF);
 8002b28:	22ff      	movs	r2, #255	@ 0xff
 8002b2a:	2125      	movs	r1, #37	@ 0x25
 8002b2c:	68f8      	ldr	r0, [r7, #12]
 8002b2e:	f7ff fdaf 	bl	8002690 <writeReg>
  writeReg(dev, 0x75, 0x00);
 8002b32:	2200      	movs	r2, #0
 8002b34:	2175      	movs	r1, #117	@ 0x75
 8002b36:	68f8      	ldr	r0, [r7, #12]
 8002b38:	f7ff fdaa 	bl	8002690 <writeReg>

  writeReg(dev, 0xFF, 0x01);
 8002b3c:	2201      	movs	r2, #1
 8002b3e:	21ff      	movs	r1, #255	@ 0xff
 8002b40:	68f8      	ldr	r0, [r7, #12]
 8002b42:	f7ff fda5 	bl	8002690 <writeReg>
  writeReg(dev, 0x4E, 0x2C);
 8002b46:	222c      	movs	r2, #44	@ 0x2c
 8002b48:	214e      	movs	r1, #78	@ 0x4e
 8002b4a:	68f8      	ldr	r0, [r7, #12]
 8002b4c:	f7ff fda0 	bl	8002690 <writeReg>
  writeReg(dev, 0x48, 0x00);
 8002b50:	2200      	movs	r2, #0
 8002b52:	2148      	movs	r1, #72	@ 0x48
 8002b54:	68f8      	ldr	r0, [r7, #12]
 8002b56:	f7ff fd9b 	bl	8002690 <writeReg>
  writeReg(dev, 0x30, 0x20);
 8002b5a:	2220      	movs	r2, #32
 8002b5c:	2130      	movs	r1, #48	@ 0x30
 8002b5e:	68f8      	ldr	r0, [r7, #12]
 8002b60:	f7ff fd96 	bl	8002690 <writeReg>

  writeReg(dev, 0xFF, 0x00);
 8002b64:	2200      	movs	r2, #0
 8002b66:	21ff      	movs	r1, #255	@ 0xff
 8002b68:	68f8      	ldr	r0, [r7, #12]
 8002b6a:	f7ff fd91 	bl	8002690 <writeReg>
  writeReg(dev, 0x30, 0x09);
 8002b6e:	2209      	movs	r2, #9
 8002b70:	2130      	movs	r1, #48	@ 0x30
 8002b72:	68f8      	ldr	r0, [r7, #12]
 8002b74:	f7ff fd8c 	bl	8002690 <writeReg>
  writeReg(dev, 0x54, 0x00);
 8002b78:	2200      	movs	r2, #0
 8002b7a:	2154      	movs	r1, #84	@ 0x54
 8002b7c:	68f8      	ldr	r0, [r7, #12]
 8002b7e:	f7ff fd87 	bl	8002690 <writeReg>
  writeReg(dev, 0x31, 0x04);
 8002b82:	2204      	movs	r2, #4
 8002b84:	2131      	movs	r1, #49	@ 0x31
 8002b86:	68f8      	ldr	r0, [r7, #12]
 8002b88:	f7ff fd82 	bl	8002690 <writeReg>
  writeReg(dev, 0x32, 0x03);
 8002b8c:	2203      	movs	r2, #3
 8002b8e:	2132      	movs	r1, #50	@ 0x32
 8002b90:	68f8      	ldr	r0, [r7, #12]
 8002b92:	f7ff fd7d 	bl	8002690 <writeReg>
  writeReg(dev, 0x40, 0x83);
 8002b96:	2283      	movs	r2, #131	@ 0x83
 8002b98:	2140      	movs	r1, #64	@ 0x40
 8002b9a:	68f8      	ldr	r0, [r7, #12]
 8002b9c:	f7ff fd78 	bl	8002690 <writeReg>
  writeReg(dev, 0x46, 0x25);
 8002ba0:	2225      	movs	r2, #37	@ 0x25
 8002ba2:	2146      	movs	r1, #70	@ 0x46
 8002ba4:	68f8      	ldr	r0, [r7, #12]
 8002ba6:	f7ff fd73 	bl	8002690 <writeReg>
  writeReg(dev, 0x60, 0x00);
 8002baa:	2200      	movs	r2, #0
 8002bac:	2160      	movs	r1, #96	@ 0x60
 8002bae:	68f8      	ldr	r0, [r7, #12]
 8002bb0:	f7ff fd6e 	bl	8002690 <writeReg>
  writeReg(dev, 0x27, 0x00);
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	2127      	movs	r1, #39	@ 0x27
 8002bb8:	68f8      	ldr	r0, [r7, #12]
 8002bba:	f7ff fd69 	bl	8002690 <writeReg>
  writeReg(dev, 0x50, 0x06);
 8002bbe:	2206      	movs	r2, #6
 8002bc0:	2150      	movs	r1, #80	@ 0x50
 8002bc2:	68f8      	ldr	r0, [r7, #12]
 8002bc4:	f7ff fd64 	bl	8002690 <writeReg>
  writeReg(dev, 0x51, 0x00);
 8002bc8:	2200      	movs	r2, #0
 8002bca:	2151      	movs	r1, #81	@ 0x51
 8002bcc:	68f8      	ldr	r0, [r7, #12]
 8002bce:	f7ff fd5f 	bl	8002690 <writeReg>
  writeReg(dev, 0x52, 0x96);
 8002bd2:	2296      	movs	r2, #150	@ 0x96
 8002bd4:	2152      	movs	r1, #82	@ 0x52
 8002bd6:	68f8      	ldr	r0, [r7, #12]
 8002bd8:	f7ff fd5a 	bl	8002690 <writeReg>
  writeReg(dev, 0x56, 0x08);
 8002bdc:	2208      	movs	r2, #8
 8002bde:	2156      	movs	r1, #86	@ 0x56
 8002be0:	68f8      	ldr	r0, [r7, #12]
 8002be2:	f7ff fd55 	bl	8002690 <writeReg>
  writeReg(dev, 0x57, 0x30);
 8002be6:	2230      	movs	r2, #48	@ 0x30
 8002be8:	2157      	movs	r1, #87	@ 0x57
 8002bea:	68f8      	ldr	r0, [r7, #12]
 8002bec:	f7ff fd50 	bl	8002690 <writeReg>
  writeReg(dev, 0x61, 0x00);
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	2161      	movs	r1, #97	@ 0x61
 8002bf4:	68f8      	ldr	r0, [r7, #12]
 8002bf6:	f7ff fd4b 	bl	8002690 <writeReg>
  writeReg(dev, 0x62, 0x00);
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	2162      	movs	r1, #98	@ 0x62
 8002bfe:	68f8      	ldr	r0, [r7, #12]
 8002c00:	f7ff fd46 	bl	8002690 <writeReg>
  writeReg(dev, 0x64, 0x00);
 8002c04:	2200      	movs	r2, #0
 8002c06:	2164      	movs	r1, #100	@ 0x64
 8002c08:	68f8      	ldr	r0, [r7, #12]
 8002c0a:	f7ff fd41 	bl	8002690 <writeReg>
  writeReg(dev, 0x65, 0x00);
 8002c0e:	2200      	movs	r2, #0
 8002c10:	2165      	movs	r1, #101	@ 0x65
 8002c12:	68f8      	ldr	r0, [r7, #12]
 8002c14:	f7ff fd3c 	bl	8002690 <writeReg>
  writeReg(dev, 0x66, 0xA0);
 8002c18:	22a0      	movs	r2, #160	@ 0xa0
 8002c1a:	2166      	movs	r1, #102	@ 0x66
 8002c1c:	68f8      	ldr	r0, [r7, #12]
 8002c1e:	f7ff fd37 	bl	8002690 <writeReg>

  writeReg(dev, 0xFF, 0x01);
 8002c22:	2201      	movs	r2, #1
 8002c24:	21ff      	movs	r1, #255	@ 0xff
 8002c26:	68f8      	ldr	r0, [r7, #12]
 8002c28:	f7ff fd32 	bl	8002690 <writeReg>
  writeReg(dev, 0x22, 0x32);
 8002c2c:	2232      	movs	r2, #50	@ 0x32
 8002c2e:	2122      	movs	r1, #34	@ 0x22
 8002c30:	68f8      	ldr	r0, [r7, #12]
 8002c32:	f7ff fd2d 	bl	8002690 <writeReg>
  writeReg(dev, 0x47, 0x14);
 8002c36:	2214      	movs	r2, #20
 8002c38:	2147      	movs	r1, #71	@ 0x47
 8002c3a:	68f8      	ldr	r0, [r7, #12]
 8002c3c:	f7ff fd28 	bl	8002690 <writeReg>
  writeReg(dev, 0x49, 0xFF);
 8002c40:	22ff      	movs	r2, #255	@ 0xff
 8002c42:	2149      	movs	r1, #73	@ 0x49
 8002c44:	68f8      	ldr	r0, [r7, #12]
 8002c46:	f7ff fd23 	bl	8002690 <writeReg>
  writeReg(dev, 0x4A, 0x00);
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	214a      	movs	r1, #74	@ 0x4a
 8002c4e:	68f8      	ldr	r0, [r7, #12]
 8002c50:	f7ff fd1e 	bl	8002690 <writeReg>

  writeReg(dev, 0xFF, 0x00);
 8002c54:	2200      	movs	r2, #0
 8002c56:	21ff      	movs	r1, #255	@ 0xff
 8002c58:	68f8      	ldr	r0, [r7, #12]
 8002c5a:	f7ff fd19 	bl	8002690 <writeReg>
  writeReg(dev, 0x7A, 0x0A);
 8002c5e:	220a      	movs	r2, #10
 8002c60:	217a      	movs	r1, #122	@ 0x7a
 8002c62:	68f8      	ldr	r0, [r7, #12]
 8002c64:	f7ff fd14 	bl	8002690 <writeReg>
  writeReg(dev, 0x7B, 0x00);
 8002c68:	2200      	movs	r2, #0
 8002c6a:	217b      	movs	r1, #123	@ 0x7b
 8002c6c:	68f8      	ldr	r0, [r7, #12]
 8002c6e:	f7ff fd0f 	bl	8002690 <writeReg>
  writeReg(dev, 0x78, 0x21);
 8002c72:	2221      	movs	r2, #33	@ 0x21
 8002c74:	2178      	movs	r1, #120	@ 0x78
 8002c76:	68f8      	ldr	r0, [r7, #12]
 8002c78:	f7ff fd0a 	bl	8002690 <writeReg>

  writeReg(dev, 0xFF, 0x01);
 8002c7c:	2201      	movs	r2, #1
 8002c7e:	21ff      	movs	r1, #255	@ 0xff
 8002c80:	68f8      	ldr	r0, [r7, #12]
 8002c82:	f7ff fd05 	bl	8002690 <writeReg>
  writeReg(dev, 0x23, 0x34);
 8002c86:	2234      	movs	r2, #52	@ 0x34
 8002c88:	2123      	movs	r1, #35	@ 0x23
 8002c8a:	68f8      	ldr	r0, [r7, #12]
 8002c8c:	f7ff fd00 	bl	8002690 <writeReg>
  writeReg(dev, 0x42, 0x00);
 8002c90:	2200      	movs	r2, #0
 8002c92:	2142      	movs	r1, #66	@ 0x42
 8002c94:	68f8      	ldr	r0, [r7, #12]
 8002c96:	f7ff fcfb 	bl	8002690 <writeReg>
  writeReg(dev, 0x44, 0xFF);
 8002c9a:	22ff      	movs	r2, #255	@ 0xff
 8002c9c:	2144      	movs	r1, #68	@ 0x44
 8002c9e:	68f8      	ldr	r0, [r7, #12]
 8002ca0:	f7ff fcf6 	bl	8002690 <writeReg>
  writeReg(dev, 0x45, 0x26);
 8002ca4:	2226      	movs	r2, #38	@ 0x26
 8002ca6:	2145      	movs	r1, #69	@ 0x45
 8002ca8:	68f8      	ldr	r0, [r7, #12]
 8002caa:	f7ff fcf1 	bl	8002690 <writeReg>
  writeReg(dev, 0x46, 0x05);
 8002cae:	2205      	movs	r2, #5
 8002cb0:	2146      	movs	r1, #70	@ 0x46
 8002cb2:	68f8      	ldr	r0, [r7, #12]
 8002cb4:	f7ff fcec 	bl	8002690 <writeReg>
  writeReg(dev, 0x40, 0x40);
 8002cb8:	2240      	movs	r2, #64	@ 0x40
 8002cba:	2140      	movs	r1, #64	@ 0x40
 8002cbc:	68f8      	ldr	r0, [r7, #12]
 8002cbe:	f7ff fce7 	bl	8002690 <writeReg>
  writeReg(dev, 0x0E, 0x06);
 8002cc2:	2206      	movs	r2, #6
 8002cc4:	210e      	movs	r1, #14
 8002cc6:	68f8      	ldr	r0, [r7, #12]
 8002cc8:	f7ff fce2 	bl	8002690 <writeReg>
  writeReg(dev, 0x20, 0x1A);
 8002ccc:	221a      	movs	r2, #26
 8002cce:	2120      	movs	r1, #32
 8002cd0:	68f8      	ldr	r0, [r7, #12]
 8002cd2:	f7ff fcdd 	bl	8002690 <writeReg>
  writeReg(dev, 0x43, 0x40);
 8002cd6:	2240      	movs	r2, #64	@ 0x40
 8002cd8:	2143      	movs	r1, #67	@ 0x43
 8002cda:	68f8      	ldr	r0, [r7, #12]
 8002cdc:	f7ff fcd8 	bl	8002690 <writeReg>

  writeReg(dev, 0xFF, 0x00);
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	21ff      	movs	r1, #255	@ 0xff
 8002ce4:	68f8      	ldr	r0, [r7, #12]
 8002ce6:	f7ff fcd3 	bl	8002690 <writeReg>
  writeReg(dev, 0x34, 0x03);
 8002cea:	2203      	movs	r2, #3
 8002cec:	2134      	movs	r1, #52	@ 0x34
 8002cee:	68f8      	ldr	r0, [r7, #12]
 8002cf0:	f7ff fcce 	bl	8002690 <writeReg>
  writeReg(dev, 0x35, 0x44);
 8002cf4:	2244      	movs	r2, #68	@ 0x44
 8002cf6:	2135      	movs	r1, #53	@ 0x35
 8002cf8:	68f8      	ldr	r0, [r7, #12]
 8002cfa:	f7ff fcc9 	bl	8002690 <writeReg>

  writeReg(dev, 0xFF, 0x01);
 8002cfe:	2201      	movs	r2, #1
 8002d00:	21ff      	movs	r1, #255	@ 0xff
 8002d02:	68f8      	ldr	r0, [r7, #12]
 8002d04:	f7ff fcc4 	bl	8002690 <writeReg>
  writeReg(dev, 0x31, 0x04);
 8002d08:	2204      	movs	r2, #4
 8002d0a:	2131      	movs	r1, #49	@ 0x31
 8002d0c:	68f8      	ldr	r0, [r7, #12]
 8002d0e:	f7ff fcbf 	bl	8002690 <writeReg>
  writeReg(dev, 0x4B, 0x09);
 8002d12:	2209      	movs	r2, #9
 8002d14:	214b      	movs	r1, #75	@ 0x4b
 8002d16:	68f8      	ldr	r0, [r7, #12]
 8002d18:	f7ff fcba 	bl	8002690 <writeReg>
  writeReg(dev, 0x4C, 0x05);
 8002d1c:	2205      	movs	r2, #5
 8002d1e:	214c      	movs	r1, #76	@ 0x4c
 8002d20:	68f8      	ldr	r0, [r7, #12]
 8002d22:	f7ff fcb5 	bl	8002690 <writeReg>
  writeReg(dev, 0x4D, 0x04);
 8002d26:	2204      	movs	r2, #4
 8002d28:	214d      	movs	r1, #77	@ 0x4d
 8002d2a:	68f8      	ldr	r0, [r7, #12]
 8002d2c:	f7ff fcb0 	bl	8002690 <writeReg>

  writeReg(dev, 0xFF, 0x00);
 8002d30:	2200      	movs	r2, #0
 8002d32:	21ff      	movs	r1, #255	@ 0xff
 8002d34:	68f8      	ldr	r0, [r7, #12]
 8002d36:	f7ff fcab 	bl	8002690 <writeReg>
  writeReg(dev, 0x44, 0x00);
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	2144      	movs	r1, #68	@ 0x44
 8002d3e:	68f8      	ldr	r0, [r7, #12]
 8002d40:	f7ff fca6 	bl	8002690 <writeReg>
  writeReg(dev, 0x45, 0x20);
 8002d44:	2220      	movs	r2, #32
 8002d46:	2145      	movs	r1, #69	@ 0x45
 8002d48:	68f8      	ldr	r0, [r7, #12]
 8002d4a:	f7ff fca1 	bl	8002690 <writeReg>
  writeReg(dev, 0x47, 0x08);
 8002d4e:	2208      	movs	r2, #8
 8002d50:	2147      	movs	r1, #71	@ 0x47
 8002d52:	68f8      	ldr	r0, [r7, #12]
 8002d54:	f7ff fc9c 	bl	8002690 <writeReg>
  writeReg(dev, 0x48, 0x28);
 8002d58:	2228      	movs	r2, #40	@ 0x28
 8002d5a:	2148      	movs	r1, #72	@ 0x48
 8002d5c:	68f8      	ldr	r0, [r7, #12]
 8002d5e:	f7ff fc97 	bl	8002690 <writeReg>
  writeReg(dev, 0x67, 0x00);
 8002d62:	2200      	movs	r2, #0
 8002d64:	2167      	movs	r1, #103	@ 0x67
 8002d66:	68f8      	ldr	r0, [r7, #12]
 8002d68:	f7ff fc92 	bl	8002690 <writeReg>
  writeReg(dev, 0x70, 0x04);
 8002d6c:	2204      	movs	r2, #4
 8002d6e:	2170      	movs	r1, #112	@ 0x70
 8002d70:	68f8      	ldr	r0, [r7, #12]
 8002d72:	f7ff fc8d 	bl	8002690 <writeReg>
  writeReg(dev, 0x71, 0x01);
 8002d76:	2201      	movs	r2, #1
 8002d78:	2171      	movs	r1, #113	@ 0x71
 8002d7a:	68f8      	ldr	r0, [r7, #12]
 8002d7c:	f7ff fc88 	bl	8002690 <writeReg>
  writeReg(dev, 0x72, 0xFE);
 8002d80:	22fe      	movs	r2, #254	@ 0xfe
 8002d82:	2172      	movs	r1, #114	@ 0x72
 8002d84:	68f8      	ldr	r0, [r7, #12]
 8002d86:	f7ff fc83 	bl	8002690 <writeReg>
  writeReg(dev, 0x76, 0x00);
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	2176      	movs	r1, #118	@ 0x76
 8002d8e:	68f8      	ldr	r0, [r7, #12]
 8002d90:	f7ff fc7e 	bl	8002690 <writeReg>
  writeReg(dev, 0x77, 0x00);
 8002d94:	2200      	movs	r2, #0
 8002d96:	2177      	movs	r1, #119	@ 0x77
 8002d98:	68f8      	ldr	r0, [r7, #12]
 8002d9a:	f7ff fc79 	bl	8002690 <writeReg>

  writeReg(dev, 0xFF, 0x01);
 8002d9e:	2201      	movs	r2, #1
 8002da0:	21ff      	movs	r1, #255	@ 0xff
 8002da2:	68f8      	ldr	r0, [r7, #12]
 8002da4:	f7ff fc74 	bl	8002690 <writeReg>
  writeReg(dev, 0x0D, 0x01);
 8002da8:	2201      	movs	r2, #1
 8002daa:	210d      	movs	r1, #13
 8002dac:	68f8      	ldr	r0, [r7, #12]
 8002dae:	f7ff fc6f 	bl	8002690 <writeReg>

  writeReg(dev, 0xFF, 0x00);
 8002db2:	2200      	movs	r2, #0
 8002db4:	21ff      	movs	r1, #255	@ 0xff
 8002db6:	68f8      	ldr	r0, [r7, #12]
 8002db8:	f7ff fc6a 	bl	8002690 <writeReg>
  writeReg(dev, 0x80, 0x01);
 8002dbc:	2201      	movs	r2, #1
 8002dbe:	2180      	movs	r1, #128	@ 0x80
 8002dc0:	68f8      	ldr	r0, [r7, #12]
 8002dc2:	f7ff fc65 	bl	8002690 <writeReg>
  writeReg(dev, 0x01, 0xF8);
 8002dc6:	22f8      	movs	r2, #248	@ 0xf8
 8002dc8:	2101      	movs	r1, #1
 8002dca:	68f8      	ldr	r0, [r7, #12]
 8002dcc:	f7ff fc60 	bl	8002690 <writeReg>

  writeReg(dev, 0xFF, 0x01);
 8002dd0:	2201      	movs	r2, #1
 8002dd2:	21ff      	movs	r1, #255	@ 0xff
 8002dd4:	68f8      	ldr	r0, [r7, #12]
 8002dd6:	f7ff fc5b 	bl	8002690 <writeReg>
  writeReg(dev, 0x8E, 0x01);
 8002dda:	2201      	movs	r2, #1
 8002ddc:	218e      	movs	r1, #142	@ 0x8e
 8002dde:	68f8      	ldr	r0, [r7, #12]
 8002de0:	f7ff fc56 	bl	8002690 <writeReg>
  writeReg(dev, 0x00, 0x01);
 8002de4:	2201      	movs	r2, #1
 8002de6:	2100      	movs	r1, #0
 8002de8:	68f8      	ldr	r0, [r7, #12]
 8002dea:	f7ff fc51 	bl	8002690 <writeReg>
  writeReg(dev, 0xFF, 0x00);
 8002dee:	2200      	movs	r2, #0
 8002df0:	21ff      	movs	r1, #255	@ 0xff
 8002df2:	68f8      	ldr	r0, [r7, #12]
 8002df4:	f7ff fc4c 	bl	8002690 <writeReg>
  writeReg(dev, 0x80, 0x00);
 8002df8:	2200      	movs	r2, #0
 8002dfa:	2180      	movs	r1, #128	@ 0x80
 8002dfc:	68f8      	ldr	r0, [r7, #12]
 8002dfe:	f7ff fc47 	bl	8002690 <writeReg>
  // -- VL53L0X_load_tuning_settings() end

  writeReg(dev, SYSTEM_INTERRUPT_CONFIG_GPIO, 0x04);
 8002e02:	2204      	movs	r2, #4
 8002e04:	210a      	movs	r1, #10
 8002e06:	68f8      	ldr	r0, [r7, #12]
 8002e08:	f7ff fc42 	bl	8002690 <writeReg>
  writeReg(dev, GPIO_HV_MUX_ACTIVE_HIGH, readReg(dev, GPIO_HV_MUX_ACTIVE_HIGH) & ~0x10); // active low
 8002e0c:	2184      	movs	r1, #132	@ 0x84
 8002e0e:	68f8      	ldr	r0, [r7, #12]
 8002e10:	f7ff fcc4 	bl	800279c <readReg>
 8002e14:	4603      	mov	r3, r0
 8002e16:	f023 0310 	bic.w	r3, r3, #16
 8002e1a:	b2db      	uxtb	r3, r3
 8002e1c:	461a      	mov	r2, r3
 8002e1e:	2184      	movs	r1, #132	@ 0x84
 8002e20:	68f8      	ldr	r0, [r7, #12]
 8002e22:	f7ff fc35 	bl	8002690 <writeReg>
  writeReg(dev, SYSTEM_INTERRUPT_CLEAR, 0x01);
 8002e26:	2201      	movs	r2, #1
 8002e28:	210b      	movs	r1, #11
 8002e2a:	68f8      	ldr	r0, [r7, #12]
 8002e2c:	f7ff fc30 	bl	8002690 <writeReg>

  dev->measurementTimingBudgetUs = getMeasurementTimingBudget(dev);
 8002e30:	68f8      	ldr	r0, [r7, #12]
 8002e32:	f000 f904 	bl	800303e <getMeasurementTimingBudget>
 8002e36:	4602      	mov	r2, r0
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	611a      	str	r2, [r3, #16]
  writeReg(dev, SYSTEM_SEQUENCE_CONFIG, 0xE8);
 8002e3c:	22e8      	movs	r2, #232	@ 0xe8
 8002e3e:	2101      	movs	r1, #1
 8002e40:	68f8      	ldr	r0, [r7, #12]
 8002e42:	f7ff fc25 	bl	8002690 <writeReg>
  setMeasurementTimingBudget(dev, dev->measurementTimingBudgetUs);
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	691b      	ldr	r3, [r3, #16]
 8002e4a:	4619      	mov	r1, r3
 8002e4c:	68f8      	ldr	r0, [r7, #12]
 8002e4e:	f000 f85d 	bl	8002f0c <setMeasurementTimingBudget>

  writeReg(dev, SYSTEM_SEQUENCE_CONFIG, 0x01);
 8002e52:	2201      	movs	r2, #1
 8002e54:	2101      	movs	r1, #1
 8002e56:	68f8      	ldr	r0, [r7, #12]
 8002e58:	f7ff fc1a 	bl	8002690 <writeReg>
  if (!performSingleRefCalibration(dev, 0x40)) { return false; }
 8002e5c:	2140      	movs	r1, #64	@ 0x40
 8002e5e:	68f8      	ldr	r0, [r7, #12]
 8002e60:	f000 fb9a 	bl	8003598 <performSingleRefCalibration>
 8002e64:	4603      	mov	r3, r0
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d101      	bne.n	8002e6e <initVL53L0X+0x550>
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	e013      	b.n	8002e96 <initVL53L0X+0x578>
  writeReg(dev, SYSTEM_SEQUENCE_CONFIG, 0x02);
 8002e6e:	2202      	movs	r2, #2
 8002e70:	2101      	movs	r1, #1
 8002e72:	68f8      	ldr	r0, [r7, #12]
 8002e74:	f7ff fc0c 	bl	8002690 <writeReg>
  if (!performSingleRefCalibration(dev, 0x00)) { return false; }
 8002e78:	2100      	movs	r1, #0
 8002e7a:	68f8      	ldr	r0, [r7, #12]
 8002e7c:	f000 fb8c 	bl	8003598 <performSingleRefCalibration>
 8002e80:	4603      	mov	r3, r0
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d101      	bne.n	8002e8a <initVL53L0X+0x56c>
 8002e86:	2300      	movs	r3, #0
 8002e88:	e005      	b.n	8002e96 <initVL53L0X+0x578>
  writeReg(dev, SYSTEM_SEQUENCE_CONFIG, 0xE8);
 8002e8a:	22e8      	movs	r2, #232	@ 0xe8
 8002e8c:	2101      	movs	r1, #1
 8002e8e:	68f8      	ldr	r0, [r7, #12]
 8002e90:	f7ff fbfe 	bl	8002690 <writeReg>

  return true;
 8002e94:	2301      	movs	r3, #1
}
 8002e96:	4618      	mov	r0, r3
 8002e98:	3720      	adds	r7, #32
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	bd80      	pop	{r7, pc}
	...

08002ea0 <setSignalRateLimit>:

uint8_t setSignalRateLimit(VL53L0X_Dev_t *dev, float limit_Mcps)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b082      	sub	sp, #8
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
 8002ea8:	ed87 0a00 	vstr	s0, [r7]
  if (limit_Mcps < 0 || limit_Mcps > 511.99) { return false; }
 8002eac:	edd7 7a00 	vldr	s15, [r7]
 8002eb0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002eb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002eb8:	d40a      	bmi.n	8002ed0 <setSignalRateLimit+0x30>
 8002eba:	6838      	ldr	r0, [r7, #0]
 8002ebc:	f7fd fb6c 	bl	8000598 <__aeabi_f2d>
 8002ec0:	a310      	add	r3, pc, #64	@ (adr r3, 8002f04 <setSignalRateLimit+0x64>)
 8002ec2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ec6:	f7fd fe4f 	bl	8000b68 <__aeabi_dcmpgt>
 8002eca:	4603      	mov	r3, r0
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d001      	beq.n	8002ed4 <setSignalRateLimit+0x34>
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	e010      	b.n	8002ef6 <setSignalRateLimit+0x56>
  writeReg16Bit(dev, FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT, limit_Mcps * (1 << 7));
 8002ed4:	edd7 7a00 	vldr	s15, [r7]
 8002ed8:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8002f00 <setSignalRateLimit+0x60>
 8002edc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ee0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002ee4:	ee17 3a90 	vmov	r3, s15
 8002ee8:	b29b      	uxth	r3, r3
 8002eea:	461a      	mov	r2, r3
 8002eec:	2144      	movs	r1, #68	@ 0x44
 8002eee:	6878      	ldr	r0, [r7, #4]
 8002ef0:	f7ff fbf6 	bl	80026e0 <writeReg16Bit>
  return true;
 8002ef4:	2301      	movs	r3, #1
}
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	3708      	adds	r7, #8
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bd80      	pop	{r7, pc}
 8002efe:	bf00      	nop
 8002f00:	43000000 	.word	0x43000000
 8002f04:	0a3d70a4 	.word	0x0a3d70a4
 8002f08:	407fffd7 	.word	0x407fffd7

08002f0c <setMeasurementTimingBudget>:
{
  return (float)readReg16Bit(dev, FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT) / (1 << 7);
}

uint8_t setMeasurementTimingBudget(VL53L0X_Dev_t *dev, uint32_t budget_us)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b092      	sub	sp, #72	@ 0x48
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
 8002f14:	6039      	str	r1, [r7, #0]
  SequenceStepEnables enables;
  SequenceStepTimeouts timeouts;

  uint16_t const StartOverhead      = 1320;
 8002f16:	f44f 63a5 	mov.w	r3, #1320	@ 0x528
 8002f1a:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  uint16_t const EndOverhead        = 960;
 8002f1e:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8002f22:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  uint16_t const MsrcOverhead       = 660;
 8002f24:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8002f28:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  uint16_t const TccOverhead        = 590;
 8002f2a:	f240 234e 	movw	r3, #590	@ 0x24e
 8002f2e:	877b      	strh	r3, [r7, #58]	@ 0x3a
  uint16_t const DssOverhead        = 690;
 8002f30:	f240 23b2 	movw	r3, #690	@ 0x2b2
 8002f34:	873b      	strh	r3, [r7, #56]	@ 0x38
  uint16_t const PreRangeOverhead   = 660;
 8002f36:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8002f3a:	86fb      	strh	r3, [r7, #54]	@ 0x36
  uint16_t const FinalRangeOverhead = 550;
 8002f3c:	f240 2326 	movw	r3, #550	@ 0x226
 8002f40:	86bb      	strh	r3, [r7, #52]	@ 0x34
  uint32_t const MinTimingBudget = 20000;
 8002f42:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8002f46:	633b      	str	r3, [r7, #48]	@ 0x30

  if (budget_us < MinTimingBudget) { return false; }
 8002f48:	683a      	ldr	r2, [r7, #0]
 8002f4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f4c:	429a      	cmp	r2, r3
 8002f4e:	d201      	bcs.n	8002f54 <setMeasurementTimingBudget+0x48>
 8002f50:	2300      	movs	r3, #0
 8002f52:	e070      	b.n	8003036 <setMeasurementTimingBudget+0x12a>

  uint32_t used_budget_us = StartOverhead + EndOverhead;
 8002f54:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8002f58:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8002f5a:	4413      	add	r3, r2
 8002f5c:	647b      	str	r3, [r7, #68]	@ 0x44

  getSequenceStepEnables(dev, &enables);
 8002f5e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002f62:	4619      	mov	r1, r3
 8002f64:	6878      	ldr	r0, [r7, #4]
 8002f66:	f000 f9eb 	bl	8003340 <getSequenceStepEnables>
  getSequenceStepTimeouts(dev, &enables, &timeouts);
 8002f6a:	f107 020c 	add.w	r2, r7, #12
 8002f6e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002f72:	4619      	mov	r1, r3
 8002f74:	6878      	ldr	r0, [r7, #4]
 8002f76:	f000 fa17 	bl	80033a8 <getSequenceStepTimeouts>

  if (enables.tcc)
 8002f7a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d005      	beq.n	8002f8e <setMeasurementTimingBudget+0x82>
    used_budget_us += (timeouts.msrc_dss_tcc_us + TccOverhead);
 8002f82:	69ba      	ldr	r2, [r7, #24]
 8002f84:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8002f86:	4413      	add	r3, r2
 8002f88:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002f8a:	4413      	add	r3, r2
 8002f8c:	647b      	str	r3, [r7, #68]	@ 0x44

  if (enables.dss)
 8002f8e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d007      	beq.n	8002fa6 <setMeasurementTimingBudget+0x9a>
    used_budget_us += 2 * (timeouts.msrc_dss_tcc_us + DssOverhead);
 8002f96:	69ba      	ldr	r2, [r7, #24]
 8002f98:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8002f9a:	4413      	add	r3, r2
 8002f9c:	005b      	lsls	r3, r3, #1
 8002f9e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002fa0:	4413      	add	r3, r2
 8002fa2:	647b      	str	r3, [r7, #68]	@ 0x44
 8002fa4:	e009      	b.n	8002fba <setMeasurementTimingBudget+0xae>
  else if (enables.msrc)
 8002fa6:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d005      	beq.n	8002fba <setMeasurementTimingBudget+0xae>
    used_budget_us += (timeouts.msrc_dss_tcc_us + MsrcOverhead);
 8002fae:	69ba      	ldr	r2, [r7, #24]
 8002fb0:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8002fb2:	4413      	add	r3, r2
 8002fb4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002fb6:	4413      	add	r3, r2
 8002fb8:	647b      	str	r3, [r7, #68]	@ 0x44

  if (enables.pre_range)
 8002fba:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d005      	beq.n	8002fce <setMeasurementTimingBudget+0xc2>
    used_budget_us += (timeouts.pre_range_us + PreRangeOverhead);
 8002fc2:	69fa      	ldr	r2, [r7, #28]
 8002fc4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8002fc6:	4413      	add	r3, r2
 8002fc8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002fca:	4413      	add	r3, r2
 8002fcc:	647b      	str	r3, [r7, #68]	@ 0x44

  if (enables.final_range)
 8002fce:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d02e      	beq.n	8003034 <setMeasurementTimingBudget+0x128>
  {
    used_budget_us += FinalRangeOverhead;
 8002fd6:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8002fd8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002fda:	4413      	add	r3, r2
 8002fdc:	647b      	str	r3, [r7, #68]	@ 0x44

    if (used_budget_us > budget_us) return false;
 8002fde:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	429a      	cmp	r2, r3
 8002fe4:	d901      	bls.n	8002fea <setMeasurementTimingBudget+0xde>
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	e025      	b.n	8003036 <setMeasurementTimingBudget+0x12a>

    uint32_t final_range_timeout_us = budget_us - used_budget_us;
 8002fea:	683a      	ldr	r2, [r7, #0]
 8002fec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002fee:	1ad3      	subs	r3, r2, r3
 8002ff0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint16_t final_range_timeout_mclks =
      timeoutMicrosecondsToMclks(final_range_timeout_us,
                                 timeouts.final_range_vcsel_period_pclks);
 8002ff2:	89fb      	ldrh	r3, [r7, #14]
      timeoutMicrosecondsToMclks(final_range_timeout_us,
 8002ff4:	b2db      	uxtb	r3, r3
 8002ff6:	4619      	mov	r1, r3
 8002ff8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002ffa:	f000 faa7 	bl	800354c <timeoutMicrosecondsToMclks>
 8002ffe:	4603      	mov	r3, r0
    uint16_t final_range_timeout_mclks =
 8003000:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

    if (enables.pre_range)
 8003004:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003008:	2b00      	cmp	r3, #0
 800300a:	d005      	beq.n	8003018 <setMeasurementTimingBudget+0x10c>
      final_range_timeout_mclks += timeouts.pre_range_mclks;
 800300c:	8a7a      	ldrh	r2, [r7, #18]
 800300e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8003012:	4413      	add	r3, r2
 8003014:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

    writeReg16Bit(dev, FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 8003018:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800301c:	4618      	mov	r0, r3
 800301e:	f000 fa42 	bl	80034a6 <encodeTimeout>
 8003022:	4603      	mov	r3, r0
 8003024:	461a      	mov	r2, r3
 8003026:	2171      	movs	r1, #113	@ 0x71
 8003028:	6878      	ldr	r0, [r7, #4]
 800302a:	f7ff fb59 	bl	80026e0 <writeReg16Bit>
      encodeTimeout(final_range_timeout_mclks));

    dev->measurementTimingBudgetUs = budget_us;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	683a      	ldr	r2, [r7, #0]
 8003032:	611a      	str	r2, [r3, #16]
  }
  return true;
 8003034:	2301      	movs	r3, #1
}
 8003036:	4618      	mov	r0, r3
 8003038:	3748      	adds	r7, #72	@ 0x48
 800303a:	46bd      	mov	sp, r7
 800303c:	bd80      	pop	{r7, pc}

0800303e <getMeasurementTimingBudget>:

uint32_t getMeasurementTimingBudget(VL53L0X_Dev_t *dev)
{
 800303e:	b580      	push	{r7, lr}
 8003040:	b08e      	sub	sp, #56	@ 0x38
 8003042:	af00      	add	r7, sp, #0
 8003044:	6078      	str	r0, [r7, #4]
  SequenceStepEnables enables;
  SequenceStepTimeouts timeouts;

  uint16_t const StartOverhead     = 1910;
 8003046:	f240 7376 	movw	r3, #1910	@ 0x776
 800304a:	867b      	strh	r3, [r7, #50]	@ 0x32
  uint16_t const EndOverhead        = 960;
 800304c:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8003050:	863b      	strh	r3, [r7, #48]	@ 0x30
  uint16_t const MsrcOverhead       = 660;
 8003052:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8003056:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  uint16_t const TccOverhead        = 590;
 8003058:	f240 234e 	movw	r3, #590	@ 0x24e
 800305c:	85bb      	strh	r3, [r7, #44]	@ 0x2c
  uint16_t const DssOverhead        = 690;
 800305e:	f240 23b2 	movw	r3, #690	@ 0x2b2
 8003062:	857b      	strh	r3, [r7, #42]	@ 0x2a
  uint16_t const PreRangeOverhead   = 660;
 8003064:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8003068:	853b      	strh	r3, [r7, #40]	@ 0x28
  uint16_t const FinalRangeOverhead = 550;
 800306a:	f240 2326 	movw	r3, #550	@ 0x226
 800306e:	84fb      	strh	r3, [r7, #38]	@ 0x26

  uint32_t budget_us = StartOverhead + EndOverhead;
 8003070:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8003072:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8003074:	4413      	add	r3, r2
 8003076:	637b      	str	r3, [r7, #52]	@ 0x34

  getSequenceStepEnables(dev, &enables);
 8003078:	f107 0320 	add.w	r3, r7, #32
 800307c:	4619      	mov	r1, r3
 800307e:	6878      	ldr	r0, [r7, #4]
 8003080:	f000 f95e 	bl	8003340 <getSequenceStepEnables>
  getSequenceStepTimeouts(dev, &enables, &timeouts);
 8003084:	f107 0208 	add.w	r2, r7, #8
 8003088:	f107 0320 	add.w	r3, r7, #32
 800308c:	4619      	mov	r1, r3
 800308e:	6878      	ldr	r0, [r7, #4]
 8003090:	f000 f98a 	bl	80033a8 <getSequenceStepTimeouts>

  if (enables.tcc)
 8003094:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003098:	2b00      	cmp	r3, #0
 800309a:	d005      	beq.n	80030a8 <getMeasurementTimingBudget+0x6a>
    budget_us += (timeouts.msrc_dss_tcc_us + TccOverhead);
 800309c:	697a      	ldr	r2, [r7, #20]
 800309e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80030a0:	4413      	add	r3, r2
 80030a2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80030a4:	4413      	add	r3, r2
 80030a6:	637b      	str	r3, [r7, #52]	@ 0x34

  if (enables.dss)
 80030a8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d007      	beq.n	80030c0 <getMeasurementTimingBudget+0x82>
    budget_us += 2 * (timeouts.msrc_dss_tcc_us + DssOverhead);
 80030b0:	697a      	ldr	r2, [r7, #20]
 80030b2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80030b4:	4413      	add	r3, r2
 80030b6:	005b      	lsls	r3, r3, #1
 80030b8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80030ba:	4413      	add	r3, r2
 80030bc:	637b      	str	r3, [r7, #52]	@ 0x34
 80030be:	e009      	b.n	80030d4 <getMeasurementTimingBudget+0x96>
  else if (enables.msrc)
 80030c0:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d005      	beq.n	80030d4 <getMeasurementTimingBudget+0x96>
    budget_us += (timeouts.msrc_dss_tcc_us + MsrcOverhead);
 80030c8:	697a      	ldr	r2, [r7, #20]
 80030ca:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80030cc:	4413      	add	r3, r2
 80030ce:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80030d0:	4413      	add	r3, r2
 80030d2:	637b      	str	r3, [r7, #52]	@ 0x34

  if (enables.pre_range)
 80030d4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d005      	beq.n	80030e8 <getMeasurementTimingBudget+0xaa>
    budget_us += (timeouts.pre_range_us + PreRangeOverhead);
 80030dc:	69ba      	ldr	r2, [r7, #24]
 80030de:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80030e0:	4413      	add	r3, r2
 80030e2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80030e4:	4413      	add	r3, r2
 80030e6:	637b      	str	r3, [r7, #52]	@ 0x34

  if (enables.final_range)
 80030e8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d005      	beq.n	80030fc <getMeasurementTimingBudget+0xbe>
    budget_us += (timeouts.final_range_us + FinalRangeOverhead);
 80030f0:	69fa      	ldr	r2, [r7, #28]
 80030f2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80030f4:	4413      	add	r3, r2
 80030f6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80030f8:	4413      	add	r3, r2
 80030fa:	637b      	str	r3, [r7, #52]	@ 0x34

  dev->measurementTimingBudgetUs = budget_us;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003100:	611a      	str	r2, [r3, #16]
  return budget_us;
 8003102:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8003104:	4618      	mov	r0, r3
 8003106:	3738      	adds	r7, #56	@ 0x38
 8003108:	46bd      	mov	sp, r7
 800310a:	bd80      	pop	{r7, pc}

0800310c <getVcselPulsePeriod>:

  return true;
}

uint8_t getVcselPulsePeriod(VL53L0X_Dev_t *dev, vcselPeriodType type)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b082      	sub	sp, #8
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
 8003114:	460b      	mov	r3, r1
 8003116:	70fb      	strb	r3, [r7, #3]
  if (type == VcselPeriodPreRange)
 8003118:	78fb      	ldrb	r3, [r7, #3]
 800311a:	2b00      	cmp	r3, #0
 800311c:	d109      	bne.n	8003132 <getVcselPulsePeriod+0x26>
    return decodeVcselPeriod(readReg(dev, PRE_RANGE_CONFIG_VCSEL_PERIOD));
 800311e:	2150      	movs	r1, #80	@ 0x50
 8003120:	6878      	ldr	r0, [r7, #4]
 8003122:	f7ff fb3b 	bl	800279c <readReg>
 8003126:	4603      	mov	r3, r0
 8003128:	3301      	adds	r3, #1
 800312a:	b2db      	uxtb	r3, r3
 800312c:	005b      	lsls	r3, r3, #1
 800312e:	b2db      	uxtb	r3, r3
 8003130:	e00d      	b.n	800314e <getVcselPulsePeriod+0x42>
  else if (type == VcselPeriodFinalRange)
 8003132:	78fb      	ldrb	r3, [r7, #3]
 8003134:	2b01      	cmp	r3, #1
 8003136:	d109      	bne.n	800314c <getVcselPulsePeriod+0x40>
    return decodeVcselPeriod(readReg(dev, FINAL_RANGE_CONFIG_VCSEL_PERIOD));
 8003138:	2170      	movs	r1, #112	@ 0x70
 800313a:	6878      	ldr	r0, [r7, #4]
 800313c:	f7ff fb2e 	bl	800279c <readReg>
 8003140:	4603      	mov	r3, r0
 8003142:	3301      	adds	r3, #1
 8003144:	b2db      	uxtb	r3, r3
 8003146:	005b      	lsls	r3, r3, #1
 8003148:	b2db      	uxtb	r3, r3
 800314a:	e000      	b.n	800314e <getVcselPulsePeriod+0x42>
  else return 255;
 800314c:	23ff      	movs	r3, #255	@ 0xff
}
 800314e:	4618      	mov	r0, r3
 8003150:	3708      	adds	r7, #8
 8003152:	46bd      	mov	sp, r7
 8003154:	bd80      	pop	{r7, pc}

08003156 <startContinuous>:

void startContinuous(VL53L0X_Dev_t *dev, uint32_t period_ms)
{
 8003156:	b580      	push	{r7, lr}
 8003158:	b084      	sub	sp, #16
 800315a:	af00      	add	r7, sp, #0
 800315c:	6078      	str	r0, [r7, #4]
 800315e:	6039      	str	r1, [r7, #0]
  writeReg(dev, 0x80, 0x01);
 8003160:	2201      	movs	r2, #1
 8003162:	2180      	movs	r1, #128	@ 0x80
 8003164:	6878      	ldr	r0, [r7, #4]
 8003166:	f7ff fa93 	bl	8002690 <writeReg>
  writeReg(dev, 0xFF, 0x01);
 800316a:	2201      	movs	r2, #1
 800316c:	21ff      	movs	r1, #255	@ 0xff
 800316e:	6878      	ldr	r0, [r7, #4]
 8003170:	f7ff fa8e 	bl	8002690 <writeReg>
  writeReg(dev, 0x00, 0x00);
 8003174:	2200      	movs	r2, #0
 8003176:	2100      	movs	r1, #0
 8003178:	6878      	ldr	r0, [r7, #4]
 800317a:	f7ff fa89 	bl	8002690 <writeReg>
  writeReg(dev, 0x91, dev->stopVariable);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	7b1b      	ldrb	r3, [r3, #12]
 8003182:	461a      	mov	r2, r3
 8003184:	2191      	movs	r1, #145	@ 0x91
 8003186:	6878      	ldr	r0, [r7, #4]
 8003188:	f7ff fa82 	bl	8002690 <writeReg>
  writeReg(dev, 0x00, 0x01);
 800318c:	2201      	movs	r2, #1
 800318e:	2100      	movs	r1, #0
 8003190:	6878      	ldr	r0, [r7, #4]
 8003192:	f7ff fa7d 	bl	8002690 <writeReg>
  writeReg(dev, 0xFF, 0x00);
 8003196:	2200      	movs	r2, #0
 8003198:	21ff      	movs	r1, #255	@ 0xff
 800319a:	6878      	ldr	r0, [r7, #4]
 800319c:	f7ff fa78 	bl	8002690 <writeReg>
  writeReg(dev, 0x80, 0x00);
 80031a0:	2200      	movs	r2, #0
 80031a2:	2180      	movs	r1, #128	@ 0x80
 80031a4:	6878      	ldr	r0, [r7, #4]
 80031a6:	f7ff fa73 	bl	8002690 <writeReg>

  if (period_ms != 0)
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d018      	beq.n	80031e2 <startContinuous+0x8c>
  {
    uint16_t osc_calibrate_val = readReg16Bit(dev, OSC_CALIBRATE_VAL);
 80031b0:	21f8      	movs	r1, #248	@ 0xf8
 80031b2:	6878      	ldr	r0, [r7, #4]
 80031b4:	f7ff fb1c 	bl	80027f0 <readReg16Bit>
 80031b8:	4603      	mov	r3, r0
 80031ba:	81fb      	strh	r3, [r7, #14]

    if (osc_calibrate_val != 0)
 80031bc:	89fb      	ldrh	r3, [r7, #14]
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d004      	beq.n	80031cc <startContinuous+0x76>
      period_ms *= osc_calibrate_val;
 80031c2:	89fa      	ldrh	r2, [r7, #14]
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	fb02 f303 	mul.w	r3, r2, r3
 80031ca:	603b      	str	r3, [r7, #0]

    writeReg32Bit(dev, SYSTEM_INTERMEASUREMENT_PERIOD, period_ms);
 80031cc:	683a      	ldr	r2, [r7, #0]
 80031ce:	2104      	movs	r1, #4
 80031d0:	6878      	ldr	r0, [r7, #4]
 80031d2:	f7ff fab1 	bl	8002738 <writeReg32Bit>
    writeReg(dev, SYSRANGE_START, 0x04); // TIMED
 80031d6:	2204      	movs	r2, #4
 80031d8:	2100      	movs	r1, #0
 80031da:	6878      	ldr	r0, [r7, #4]
 80031dc:	f7ff fa58 	bl	8002690 <writeReg>
  }
  else
  {
    writeReg(dev, SYSRANGE_START, 0x02); // BACKTOBACK
  }
}
 80031e0:	e004      	b.n	80031ec <startContinuous+0x96>
    writeReg(dev, SYSRANGE_START, 0x02); // BACKTOBACK
 80031e2:	2202      	movs	r2, #2
 80031e4:	2100      	movs	r1, #0
 80031e6:	6878      	ldr	r0, [r7, #4]
 80031e8:	f7ff fa52 	bl	8002690 <writeReg>
}
 80031ec:	bf00      	nop
 80031ee:	3710      	adds	r7, #16
 80031f0:	46bd      	mov	sp, r7
 80031f2:	bd80      	pop	{r7, pc}

080031f4 <getSpadInfo>:
  return dev->ioTimeout;
}

// Private Helpers
static bool getSpadInfo(VL53L0X_Dev_t *dev, uint8_t * count, bool * type_is_aperture)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b086      	sub	sp, #24
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	60f8      	str	r0, [r7, #12]
 80031fc:	60b9      	str	r1, [r7, #8]
 80031fe:	607a      	str	r2, [r7, #4]
  uint8_t tmp;
  writeReg(dev, 0x80, 0x01);
 8003200:	2201      	movs	r2, #1
 8003202:	2180      	movs	r1, #128	@ 0x80
 8003204:	68f8      	ldr	r0, [r7, #12]
 8003206:	f7ff fa43 	bl	8002690 <writeReg>
  writeReg(dev, 0xFF, 0x01);
 800320a:	2201      	movs	r2, #1
 800320c:	21ff      	movs	r1, #255	@ 0xff
 800320e:	68f8      	ldr	r0, [r7, #12]
 8003210:	f7ff fa3e 	bl	8002690 <writeReg>
  writeReg(dev, 0x00, 0x00);
 8003214:	2200      	movs	r2, #0
 8003216:	2100      	movs	r1, #0
 8003218:	68f8      	ldr	r0, [r7, #12]
 800321a:	f7ff fa39 	bl	8002690 <writeReg>

  writeReg(dev, 0xFF, 0x06);
 800321e:	2206      	movs	r2, #6
 8003220:	21ff      	movs	r1, #255	@ 0xff
 8003222:	68f8      	ldr	r0, [r7, #12]
 8003224:	f7ff fa34 	bl	8002690 <writeReg>
  writeReg(dev, 0x83, readReg(dev, 0x83) | 0x04);
 8003228:	2183      	movs	r1, #131	@ 0x83
 800322a:	68f8      	ldr	r0, [r7, #12]
 800322c:	f7ff fab6 	bl	800279c <readReg>
 8003230:	4603      	mov	r3, r0
 8003232:	f043 0304 	orr.w	r3, r3, #4
 8003236:	b2db      	uxtb	r3, r3
 8003238:	461a      	mov	r2, r3
 800323a:	2183      	movs	r1, #131	@ 0x83
 800323c:	68f8      	ldr	r0, [r7, #12]
 800323e:	f7ff fa27 	bl	8002690 <writeReg>
  writeReg(dev, 0xFF, 0x07);
 8003242:	2207      	movs	r2, #7
 8003244:	21ff      	movs	r1, #255	@ 0xff
 8003246:	68f8      	ldr	r0, [r7, #12]
 8003248:	f7ff fa22 	bl	8002690 <writeReg>
  writeReg(dev, 0x81, 0x01);
 800324c:	2201      	movs	r2, #1
 800324e:	2181      	movs	r1, #129	@ 0x81
 8003250:	68f8      	ldr	r0, [r7, #12]
 8003252:	f7ff fa1d 	bl	8002690 <writeReg>

  writeReg(dev, 0x80, 0x01);
 8003256:	2201      	movs	r2, #1
 8003258:	2180      	movs	r1, #128	@ 0x80
 800325a:	68f8      	ldr	r0, [r7, #12]
 800325c:	f7ff fa18 	bl	8002690 <writeReg>

  writeReg(dev, 0x94, 0x6b);
 8003260:	226b      	movs	r2, #107	@ 0x6b
 8003262:	2194      	movs	r1, #148	@ 0x94
 8003264:	68f8      	ldr	r0, [r7, #12]
 8003266:	f7ff fa13 	bl	8002690 <writeReg>
  writeReg(dev, 0x83, 0x00);
 800326a:	2200      	movs	r2, #0
 800326c:	2183      	movs	r1, #131	@ 0x83
 800326e:	68f8      	ldr	r0, [r7, #12]
 8003270:	f7ff fa0e 	bl	8002690 <writeReg>
  startTimeout(dev);
 8003274:	f001 fde6 	bl	8004e44 <HAL_GetTick>
 8003278:	4603      	mov	r3, r0
 800327a:	b29a      	uxth	r2, r3
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	815a      	strh	r2, [r3, #10]
  while (readReg(dev, 0x83) == 0x00)
 8003280:	e011      	b.n	80032a6 <getSpadInfo+0xb2>
  {
    if (checkTimeoutExpired(dev)) { return false; }
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	88db      	ldrh	r3, [r3, #6]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d00d      	beq.n	80032a6 <getSpadInfo+0xb2>
 800328a:	f001 fddb 	bl	8004e44 <HAL_GetTick>
 800328e:	4603      	mov	r3, r0
 8003290:	b29b      	uxth	r3, r3
 8003292:	461a      	mov	r2, r3
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	895b      	ldrh	r3, [r3, #10]
 8003298:	1ad3      	subs	r3, r2, r3
 800329a:	68fa      	ldr	r2, [r7, #12]
 800329c:	88d2      	ldrh	r2, [r2, #6]
 800329e:	4293      	cmp	r3, r2
 80032a0:	dd01      	ble.n	80032a6 <getSpadInfo+0xb2>
 80032a2:	2300      	movs	r3, #0
 80032a4:	e048      	b.n	8003338 <getSpadInfo+0x144>
  while (readReg(dev, 0x83) == 0x00)
 80032a6:	2183      	movs	r1, #131	@ 0x83
 80032a8:	68f8      	ldr	r0, [r7, #12]
 80032aa:	f7ff fa77 	bl	800279c <readReg>
 80032ae:	4603      	mov	r3, r0
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d0e6      	beq.n	8003282 <getSpadInfo+0x8e>
  }
  writeReg(dev, 0x83, 0x01);
 80032b4:	2201      	movs	r2, #1
 80032b6:	2183      	movs	r1, #131	@ 0x83
 80032b8:	68f8      	ldr	r0, [r7, #12]
 80032ba:	f7ff f9e9 	bl	8002690 <writeReg>
  tmp = readReg(dev, 0x92);
 80032be:	2192      	movs	r1, #146	@ 0x92
 80032c0:	68f8      	ldr	r0, [r7, #12]
 80032c2:	f7ff fa6b 	bl	800279c <readReg>
 80032c6:	4603      	mov	r3, r0
 80032c8:	75fb      	strb	r3, [r7, #23]

  *count = tmp & 0x7f;
 80032ca:	7dfb      	ldrb	r3, [r7, #23]
 80032cc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80032d0:	b2da      	uxtb	r2, r3
 80032d2:	68bb      	ldr	r3, [r7, #8]
 80032d4:	701a      	strb	r2, [r3, #0]
  *type_is_aperture = (tmp >> 7) & 0x01;
 80032d6:	7dfb      	ldrb	r3, [r7, #23]
 80032d8:	09db      	lsrs	r3, r3, #7
 80032da:	b2da      	uxtb	r2, r3
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	701a      	strb	r2, [r3, #0]

  writeReg(dev, 0x81, 0x00);
 80032e0:	2200      	movs	r2, #0
 80032e2:	2181      	movs	r1, #129	@ 0x81
 80032e4:	68f8      	ldr	r0, [r7, #12]
 80032e6:	f7ff f9d3 	bl	8002690 <writeReg>
  writeReg(dev, 0xFF, 0x06);
 80032ea:	2206      	movs	r2, #6
 80032ec:	21ff      	movs	r1, #255	@ 0xff
 80032ee:	68f8      	ldr	r0, [r7, #12]
 80032f0:	f7ff f9ce 	bl	8002690 <writeReg>
  writeReg(dev, 0x83, readReg(dev, 0x83)  & ~0x04);
 80032f4:	2183      	movs	r1, #131	@ 0x83
 80032f6:	68f8      	ldr	r0, [r7, #12]
 80032f8:	f7ff fa50 	bl	800279c <readReg>
 80032fc:	4603      	mov	r3, r0
 80032fe:	f023 0304 	bic.w	r3, r3, #4
 8003302:	b2db      	uxtb	r3, r3
 8003304:	461a      	mov	r2, r3
 8003306:	2183      	movs	r1, #131	@ 0x83
 8003308:	68f8      	ldr	r0, [r7, #12]
 800330a:	f7ff f9c1 	bl	8002690 <writeReg>
  writeReg(dev, 0xFF, 0x01);
 800330e:	2201      	movs	r2, #1
 8003310:	21ff      	movs	r1, #255	@ 0xff
 8003312:	68f8      	ldr	r0, [r7, #12]
 8003314:	f7ff f9bc 	bl	8002690 <writeReg>
  writeReg(dev, 0x00, 0x01);
 8003318:	2201      	movs	r2, #1
 800331a:	2100      	movs	r1, #0
 800331c:	68f8      	ldr	r0, [r7, #12]
 800331e:	f7ff f9b7 	bl	8002690 <writeReg>

  writeReg(dev, 0xFF, 0x00);
 8003322:	2200      	movs	r2, #0
 8003324:	21ff      	movs	r1, #255	@ 0xff
 8003326:	68f8      	ldr	r0, [r7, #12]
 8003328:	f7ff f9b2 	bl	8002690 <writeReg>
  writeReg(dev, 0x80, 0x00);
 800332c:	2200      	movs	r2, #0
 800332e:	2180      	movs	r1, #128	@ 0x80
 8003330:	68f8      	ldr	r0, [r7, #12]
 8003332:	f7ff f9ad 	bl	8002690 <writeReg>

  return true;
 8003336:	2301      	movs	r3, #1
}
 8003338:	4618      	mov	r0, r3
 800333a:	3718      	adds	r7, #24
 800333c:	46bd      	mov	sp, r7
 800333e:	bd80      	pop	{r7, pc}

08003340 <getSequenceStepEnables>:

static void getSequenceStepEnables(VL53L0X_Dev_t *dev, SequenceStepEnables * enables)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b084      	sub	sp, #16
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
 8003348:	6039      	str	r1, [r7, #0]
  uint8_t sequence_config = readReg(dev, SYSTEM_SEQUENCE_CONFIG);
 800334a:	2101      	movs	r1, #1
 800334c:	6878      	ldr	r0, [r7, #4]
 800334e:	f7ff fa25 	bl	800279c <readReg>
 8003352:	4603      	mov	r3, r0
 8003354:	73fb      	strb	r3, [r7, #15]

  enables->tcc          = (sequence_config >> 4) & 0x1;
 8003356:	7bfb      	ldrb	r3, [r7, #15]
 8003358:	091b      	lsrs	r3, r3, #4
 800335a:	b2db      	uxtb	r3, r3
 800335c:	f003 0301 	and.w	r3, r3, #1
 8003360:	b2da      	uxtb	r2, r3
 8003362:	683b      	ldr	r3, [r7, #0]
 8003364:	701a      	strb	r2, [r3, #0]
  enables->dss          = (sequence_config >> 3) & 0x1;
 8003366:	7bfb      	ldrb	r3, [r7, #15]
 8003368:	08db      	lsrs	r3, r3, #3
 800336a:	b2db      	uxtb	r3, r3
 800336c:	f003 0301 	and.w	r3, r3, #1
 8003370:	b2da      	uxtb	r2, r3
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	709a      	strb	r2, [r3, #2]
  enables->msrc         = (sequence_config >> 2) & 0x1;
 8003376:	7bfb      	ldrb	r3, [r7, #15]
 8003378:	089b      	lsrs	r3, r3, #2
 800337a:	b2db      	uxtb	r3, r3
 800337c:	f003 0301 	and.w	r3, r3, #1
 8003380:	b2da      	uxtb	r2, r3
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	705a      	strb	r2, [r3, #1]
  enables->pre_range    = (sequence_config >> 6) & 0x1;
 8003386:	7bfb      	ldrb	r3, [r7, #15]
 8003388:	099b      	lsrs	r3, r3, #6
 800338a:	b2db      	uxtb	r3, r3
 800338c:	f003 0301 	and.w	r3, r3, #1
 8003390:	b2da      	uxtb	r2, r3
 8003392:	683b      	ldr	r3, [r7, #0]
 8003394:	70da      	strb	r2, [r3, #3]
  enables->final_range  = (sequence_config >> 7) & 0x1;
 8003396:	7bfb      	ldrb	r3, [r7, #15]
 8003398:	09db      	lsrs	r3, r3, #7
 800339a:	b2da      	uxtb	r2, r3
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	711a      	strb	r2, [r3, #4]
}
 80033a0:	bf00      	nop
 80033a2:	3710      	adds	r7, #16
 80033a4:	46bd      	mov	sp, r7
 80033a6:	bd80      	pop	{r7, pc}

080033a8 <getSequenceStepTimeouts>:

static void getSequenceStepTimeouts(VL53L0X_Dev_t *dev, SequenceStepEnables const * enables, SequenceStepTimeouts * timeouts)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b084      	sub	sp, #16
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	60f8      	str	r0, [r7, #12]
 80033b0:	60b9      	str	r1, [r7, #8]
 80033b2:	607a      	str	r2, [r7, #4]
  timeouts->pre_range_vcsel_period_pclks = getVcselPulsePeriod(dev, VcselPeriodPreRange);
 80033b4:	2100      	movs	r1, #0
 80033b6:	68f8      	ldr	r0, [r7, #12]
 80033b8:	f7ff fea8 	bl	800310c <getVcselPulsePeriod>
 80033bc:	4603      	mov	r3, r0
 80033be:	461a      	mov	r2, r3
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	801a      	strh	r2, [r3, #0]

  timeouts->msrc_dss_tcc_mclks = readReg(dev, MSRC_CONFIG_TIMEOUT_MACROP) + 1;
 80033c4:	2146      	movs	r1, #70	@ 0x46
 80033c6:	68f8      	ldr	r0, [r7, #12]
 80033c8:	f7ff f9e8 	bl	800279c <readReg>
 80033cc:	4603      	mov	r3, r0
 80033ce:	3301      	adds	r3, #1
 80033d0:	b29a      	uxth	r2, r3
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	809a      	strh	r2, [r3, #4]
  timeouts->msrc_dss_tcc_us =
    timeoutMclksToMicroseconds(timeouts->msrc_dss_tcc_mclks,
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	889a      	ldrh	r2, [r3, #4]
                               timeouts->pre_range_vcsel_period_pclks);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	881b      	ldrh	r3, [r3, #0]
    timeoutMclksToMicroseconds(timeouts->msrc_dss_tcc_mclks,
 80033de:	b2db      	uxtb	r3, r3
 80033e0:	4619      	mov	r1, r3
 80033e2:	4610      	mov	r0, r2
 80033e4:	f000 f88a 	bl	80034fc <timeoutMclksToMicroseconds>
 80033e8:	4602      	mov	r2, r0
  timeouts->msrc_dss_tcc_us =
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	60da      	str	r2, [r3, #12]

  timeouts->pre_range_mclks =
    decodeTimeout(readReg16Bit(dev, PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI));
 80033ee:	2151      	movs	r1, #81	@ 0x51
 80033f0:	68f8      	ldr	r0, [r7, #12]
 80033f2:	f7ff f9fd 	bl	80027f0 <readReg16Bit>
 80033f6:	4603      	mov	r3, r0
 80033f8:	4618      	mov	r0, r3
 80033fa:	f000 f840 	bl	800347e <decodeTimeout>
 80033fe:	4603      	mov	r3, r0
 8003400:	461a      	mov	r2, r3
  timeouts->pre_range_mclks =
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	80da      	strh	r2, [r3, #6]
  timeouts->pre_range_us =
    timeoutMclksToMicroseconds(timeouts->pre_range_mclks,
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	88da      	ldrh	r2, [r3, #6]
                               timeouts->pre_range_vcsel_period_pclks);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	881b      	ldrh	r3, [r3, #0]
    timeoutMclksToMicroseconds(timeouts->pre_range_mclks,
 800340e:	b2db      	uxtb	r3, r3
 8003410:	4619      	mov	r1, r3
 8003412:	4610      	mov	r0, r2
 8003414:	f000 f872 	bl	80034fc <timeoutMclksToMicroseconds>
 8003418:	4602      	mov	r2, r0
  timeouts->pre_range_us =
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	611a      	str	r2, [r3, #16]

  timeouts->final_range_vcsel_period_pclks = getVcselPulsePeriod(dev, VcselPeriodFinalRange);
 800341e:	2101      	movs	r1, #1
 8003420:	68f8      	ldr	r0, [r7, #12]
 8003422:	f7ff fe73 	bl	800310c <getVcselPulsePeriod>
 8003426:	4603      	mov	r3, r0
 8003428:	461a      	mov	r2, r3
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	805a      	strh	r2, [r3, #2]

  timeouts->final_range_mclks =
    decodeTimeout(readReg16Bit(dev, FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI));
 800342e:	2171      	movs	r1, #113	@ 0x71
 8003430:	68f8      	ldr	r0, [r7, #12]
 8003432:	f7ff f9dd 	bl	80027f0 <readReg16Bit>
 8003436:	4603      	mov	r3, r0
 8003438:	4618      	mov	r0, r3
 800343a:	f000 f820 	bl	800347e <decodeTimeout>
 800343e:	4603      	mov	r3, r0
 8003440:	461a      	mov	r2, r3
  timeouts->final_range_mclks =
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	811a      	strh	r2, [r3, #8]

  if (enables->pre_range)
 8003446:	68bb      	ldr	r3, [r7, #8]
 8003448:	78db      	ldrb	r3, [r3, #3]
 800344a:	2b00      	cmp	r3, #0
 800344c:	d007      	beq.n	800345e <getSequenceStepTimeouts+0xb6>
  {
    timeouts->final_range_mclks -= timeouts->pre_range_mclks;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	891a      	ldrh	r2, [r3, #8]
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	88db      	ldrh	r3, [r3, #6]
 8003456:	1ad3      	subs	r3, r2, r3
 8003458:	b29a      	uxth	r2, r3
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	811a      	strh	r2, [r3, #8]
  }

  timeouts->final_range_us =
    timeoutMclksToMicroseconds(timeouts->final_range_mclks,
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	891a      	ldrh	r2, [r3, #8]
                               timeouts->final_range_vcsel_period_pclks);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	885b      	ldrh	r3, [r3, #2]
    timeoutMclksToMicroseconds(timeouts->final_range_mclks,
 8003466:	b2db      	uxtb	r3, r3
 8003468:	4619      	mov	r1, r3
 800346a:	4610      	mov	r0, r2
 800346c:	f000 f846 	bl	80034fc <timeoutMclksToMicroseconds>
 8003470:	4602      	mov	r2, r0
  timeouts->final_range_us =
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	615a      	str	r2, [r3, #20]
}
 8003476:	bf00      	nop
 8003478:	3710      	adds	r7, #16
 800347a:	46bd      	mov	sp, r7
 800347c:	bd80      	pop	{r7, pc}

0800347e <decodeTimeout>:

static uint16_t decodeTimeout(uint16_t reg_val)
{
 800347e:	b480      	push	{r7}
 8003480:	b083      	sub	sp, #12
 8003482:	af00      	add	r7, sp, #0
 8003484:	4603      	mov	r3, r0
 8003486:	80fb      	strh	r3, [r7, #6]
  // format: "(LSByte * 2^MSByte) + 1"
  return (uint16_t)((reg_val & 0x00FF) <<
 8003488:	88fb      	ldrh	r3, [r7, #6]
 800348a:	b2db      	uxtb	r3, r3
         (uint16_t)((reg_val & 0xFF00) >> 8)) + 1;
 800348c:	88fa      	ldrh	r2, [r7, #6]
 800348e:	0a12      	lsrs	r2, r2, #8
 8003490:	b292      	uxth	r2, r2
  return (uint16_t)((reg_val & 0x00FF) <<
 8003492:	4093      	lsls	r3, r2
 8003494:	b29b      	uxth	r3, r3
         (uint16_t)((reg_val & 0xFF00) >> 8)) + 1;
 8003496:	3301      	adds	r3, #1
 8003498:	b29b      	uxth	r3, r3
}
 800349a:	4618      	mov	r0, r3
 800349c:	370c      	adds	r7, #12
 800349e:	46bd      	mov	sp, r7
 80034a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a4:	4770      	bx	lr

080034a6 <encodeTimeout>:

static uint16_t encodeTimeout(uint16_t timeout_mclks)
{
 80034a6:	b480      	push	{r7}
 80034a8:	b085      	sub	sp, #20
 80034aa:	af00      	add	r7, sp, #0
 80034ac:	4603      	mov	r3, r0
 80034ae:	80fb      	strh	r3, [r7, #6]
  // format: "(LSByte * 2^MSByte) + 1"
  uint32_t ls_byte = 0;
 80034b0:	2300      	movs	r3, #0
 80034b2:	60fb      	str	r3, [r7, #12]
  uint16_t ms_byte = 0;
 80034b4:	2300      	movs	r3, #0
 80034b6:	817b      	strh	r3, [r7, #10]

  if (timeout_mclks > 0)
 80034b8:	88fb      	ldrh	r3, [r7, #6]
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d016      	beq.n	80034ec <encodeTimeout+0x46>
  {
    ls_byte = timeout_mclks - 1;
 80034be:	88fb      	ldrh	r3, [r7, #6]
 80034c0:	3b01      	subs	r3, #1
 80034c2:	60fb      	str	r3, [r7, #12]
    while ((ls_byte & 0xFFFFFF00) > 0)
 80034c4:	e005      	b.n	80034d2 <encodeTimeout+0x2c>
    {
      ls_byte >>= 1;
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	085b      	lsrs	r3, r3, #1
 80034ca:	60fb      	str	r3, [r7, #12]
      ms_byte++;
 80034cc:	897b      	ldrh	r3, [r7, #10]
 80034ce:	3301      	adds	r3, #1
 80034d0:	817b      	strh	r3, [r7, #10]
    while ((ls_byte & 0xFFFFFF00) > 0)
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	2bff      	cmp	r3, #255	@ 0xff
 80034d6:	d8f6      	bhi.n	80034c6 <encodeTimeout+0x20>
    }
    return (ms_byte << 8) | (ls_byte & 0xFF);
 80034d8:	897b      	ldrh	r3, [r7, #10]
 80034da:	021b      	lsls	r3, r3, #8
 80034dc:	b29a      	uxth	r2, r3
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	b29b      	uxth	r3, r3
 80034e2:	b2db      	uxtb	r3, r3
 80034e4:	b29b      	uxth	r3, r3
 80034e6:	4313      	orrs	r3, r2
 80034e8:	b29b      	uxth	r3, r3
 80034ea:	e000      	b.n	80034ee <encodeTimeout+0x48>
  }
  else { return 0; }
 80034ec:	2300      	movs	r3, #0
}
 80034ee:	4618      	mov	r0, r3
 80034f0:	3714      	adds	r7, #20
 80034f2:	46bd      	mov	sp, r7
 80034f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f8:	4770      	bx	lr
	...

080034fc <timeoutMclksToMicroseconds>:

static uint32_t timeoutMclksToMicroseconds(uint16_t timeout_period_mclks, uint8_t vcsel_period_pclks)
{
 80034fc:	b480      	push	{r7}
 80034fe:	b085      	sub	sp, #20
 8003500:	af00      	add	r7, sp, #0
 8003502:	4603      	mov	r3, r0
 8003504:	460a      	mov	r2, r1
 8003506:	80fb      	strh	r3, [r7, #6]
 8003508:	4613      	mov	r3, r2
 800350a:	717b      	strb	r3, [r7, #5]
  uint32_t macro_period_ns = calcMacroPeriod(vcsel_period_pclks);
 800350c:	797b      	ldrb	r3, [r7, #5]
 800350e:	4a0d      	ldr	r2, [pc, #52]	@ (8003544 <timeoutMclksToMicroseconds+0x48>)
 8003510:	fb02 f303 	mul.w	r3, r2, r3
 8003514:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8003518:	4a0b      	ldr	r2, [pc, #44]	@ (8003548 <timeoutMclksToMicroseconds+0x4c>)
 800351a:	fba2 2303 	umull	r2, r3, r2, r3
 800351e:	099b      	lsrs	r3, r3, #6
 8003520:	60fb      	str	r3, [r7, #12]
  return ((timeout_period_mclks * macro_period_ns) + (macro_period_ns / 2)) / 1000;
 8003522:	88fb      	ldrh	r3, [r7, #6]
 8003524:	68fa      	ldr	r2, [r7, #12]
 8003526:	fb03 f202 	mul.w	r2, r3, r2
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	085b      	lsrs	r3, r3, #1
 800352e:	4413      	add	r3, r2
 8003530:	4a05      	ldr	r2, [pc, #20]	@ (8003548 <timeoutMclksToMicroseconds+0x4c>)
 8003532:	fba2 2303 	umull	r2, r3, r2, r3
 8003536:	099b      	lsrs	r3, r3, #6
}
 8003538:	4618      	mov	r0, r3
 800353a:	3714      	adds	r7, #20
 800353c:	46bd      	mov	sp, r7
 800353e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003542:	4770      	bx	lr
 8003544:	003a2f00 	.word	0x003a2f00
 8003548:	10624dd3 	.word	0x10624dd3

0800354c <timeoutMicrosecondsToMclks>:

static uint32_t timeoutMicrosecondsToMclks(uint32_t timeout_period_us, uint8_t vcsel_period_pclks)
{
 800354c:	b480      	push	{r7}
 800354e:	b085      	sub	sp, #20
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
 8003554:	460b      	mov	r3, r1
 8003556:	70fb      	strb	r3, [r7, #3]
  uint32_t macro_period_ns = calcMacroPeriod(vcsel_period_pclks);
 8003558:	78fb      	ldrb	r3, [r7, #3]
 800355a:	4a0d      	ldr	r2, [pc, #52]	@ (8003590 <timeoutMicrosecondsToMclks+0x44>)
 800355c:	fb02 f303 	mul.w	r3, r2, r3
 8003560:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8003564:	4a0b      	ldr	r2, [pc, #44]	@ (8003594 <timeoutMicrosecondsToMclks+0x48>)
 8003566:	fba2 2303 	umull	r2, r3, r2, r3
 800356a:	099b      	lsrs	r3, r3, #6
 800356c:	60fb      	str	r3, [r7, #12]
  return (((timeout_period_us * 1000) + (macro_period_ns / 2)) / macro_period_ns);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003574:	fb03 f202 	mul.w	r2, r3, r2
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	085b      	lsrs	r3, r3, #1
 800357c:	441a      	add	r2, r3
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8003584:	4618      	mov	r0, r3
 8003586:	3714      	adds	r7, #20
 8003588:	46bd      	mov	sp, r7
 800358a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358e:	4770      	bx	lr
 8003590:	003a2f00 	.word	0x003a2f00
 8003594:	10624dd3 	.word	0x10624dd3

08003598 <performSingleRefCalibration>:

static bool performSingleRefCalibration(VL53L0X_Dev_t *dev, uint8_t vhv_init_byte)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b082      	sub	sp, #8
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
 80035a0:	460b      	mov	r3, r1
 80035a2:	70fb      	strb	r3, [r7, #3]
  writeReg(dev, SYSRANGE_START, 0x01 | vhv_init_byte);
 80035a4:	78fb      	ldrb	r3, [r7, #3]
 80035a6:	f043 0301 	orr.w	r3, r3, #1
 80035aa:	b2db      	uxtb	r3, r3
 80035ac:	461a      	mov	r2, r3
 80035ae:	2100      	movs	r1, #0
 80035b0:	6878      	ldr	r0, [r7, #4]
 80035b2:	f7ff f86d 	bl	8002690 <writeReg>
  startTimeout(dev);
 80035b6:	f001 fc45 	bl	8004e44 <HAL_GetTick>
 80035ba:	4603      	mov	r3, r0
 80035bc:	b29a      	uxth	r2, r3
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	815a      	strh	r2, [r3, #10]
  while ((readReg(dev, RESULT_INTERRUPT_STATUS) & 0x07) == 0)
 80035c2:	e011      	b.n	80035e8 <performSingleRefCalibration+0x50>
  {
    if (checkTimeoutExpired(dev)) { return false; }
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	88db      	ldrh	r3, [r3, #6]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d00d      	beq.n	80035e8 <performSingleRefCalibration+0x50>
 80035cc:	f001 fc3a 	bl	8004e44 <HAL_GetTick>
 80035d0:	4603      	mov	r3, r0
 80035d2:	b29b      	uxth	r3, r3
 80035d4:	461a      	mov	r2, r3
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	895b      	ldrh	r3, [r3, #10]
 80035da:	1ad3      	subs	r3, r2, r3
 80035dc:	687a      	ldr	r2, [r7, #4]
 80035de:	88d2      	ldrh	r2, [r2, #6]
 80035e0:	4293      	cmp	r3, r2
 80035e2:	dd01      	ble.n	80035e8 <performSingleRefCalibration+0x50>
 80035e4:	2300      	movs	r3, #0
 80035e6:	e013      	b.n	8003610 <performSingleRefCalibration+0x78>
  while ((readReg(dev, RESULT_INTERRUPT_STATUS) & 0x07) == 0)
 80035e8:	2113      	movs	r1, #19
 80035ea:	6878      	ldr	r0, [r7, #4]
 80035ec:	f7ff f8d6 	bl	800279c <readReg>
 80035f0:	4603      	mov	r3, r0
 80035f2:	f003 0307 	and.w	r3, r3, #7
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d0e4      	beq.n	80035c4 <performSingleRefCalibration+0x2c>
  }
  writeReg(dev, SYSTEM_INTERRUPT_CLEAR, 0x01);
 80035fa:	2201      	movs	r2, #1
 80035fc:	210b      	movs	r1, #11
 80035fe:	6878      	ldr	r0, [r7, #4]
 8003600:	f7ff f846 	bl	8002690 <writeReg>
  writeReg(dev, SYSRANGE_START, 0x00);
 8003604:	2200      	movs	r2, #0
 8003606:	2100      	movs	r1, #0
 8003608:	6878      	ldr	r0, [r7, #4]
 800360a:	f7ff f841 	bl	8002690 <writeReg>
  return true;
 800360e:	2301      	movs	r3, #1
}
 8003610:	4618      	mov	r0, r3
 8003612:	3708      	adds	r7, #8
 8003614:	46bd      	mov	sp, r7
 8003616:	bd80      	pop	{r7, pc}

08003618 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8003618:	b580      	push	{r7, lr}
 800361a:	b082      	sub	sp, #8
 800361c:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN Init */
    
  /* Create Mutexes */
  xI2C1Mutex = xSemaphoreCreateMutex();
 800361e:	2001      	movs	r0, #1
 8003620:	f006 fe1a 	bl	800a258 <xQueueCreateMutex>
 8003624:	4603      	mov	r3, r0
 8003626:	4a2c      	ldr	r2, [pc, #176]	@ (80036d8 <MX_FREERTOS_Init+0xc0>)
 8003628:	6013      	str	r3, [r2, #0]
  xUARTMutex = xSemaphoreCreateMutex();
 800362a:	2001      	movs	r0, #1
 800362c:	f006 fe14 	bl	800a258 <xQueueCreateMutex>
 8003630:	4603      	mov	r3, r0
 8003632:	4a2a      	ldr	r2, [pc, #168]	@ (80036dc <MX_FREERTOS_Init+0xc4>)
 8003634:	6013      	str	r3, [r2, #0]

  MX_Motor_Init();
 8003636:	f000 f873 	bl	8003720 <MX_Motor_Init>

  /* Create Tasks */
  if (xTaskCreate(vImuTask, "ImuTask", 256, NULL, 1, &xImuTaskHandle) != pdPASS)
 800363a:	4b29      	ldr	r3, [pc, #164]	@ (80036e0 <MX_FREERTOS_Init+0xc8>)
 800363c:	9301      	str	r3, [sp, #4]
 800363e:	2301      	movs	r3, #1
 8003640:	9300      	str	r3, [sp, #0]
 8003642:	2300      	movs	r3, #0
 8003644:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003648:	4926      	ldr	r1, [pc, #152]	@ (80036e4 <MX_FREERTOS_Init+0xcc>)
 800364a:	4827      	ldr	r0, [pc, #156]	@ (80036e8 <MX_FREERTOS_Init+0xd0>)
 800364c:	f007 f930 	bl	800a8b0 <xTaskCreate>
 8003650:	4603      	mov	r3, r0
 8003652:	2b01      	cmp	r3, #1
 8003654:	d004      	beq.n	8003660 <MX_FREERTOS_Init+0x48>
  {
	  printf("IMU Task Creation Failed\r\n");
 8003656:	4825      	ldr	r0, [pc, #148]	@ (80036ec <MX_FREERTOS_Init+0xd4>)
 8003658:	f009 fdfc 	bl	800d254 <puts>
	  Error_Handler();
 800365c:	f000 fdf0 	bl	8004240 <Error_Handler>
  }

  if (xTaskCreate(vLidarTask, "LidarTask", 512, NULL, 2, &xLidarTaskHandle) != pdPASS)
 8003660:	4b23      	ldr	r3, [pc, #140]	@ (80036f0 <MX_FREERTOS_Init+0xd8>)
 8003662:	9301      	str	r3, [sp, #4]
 8003664:	2302      	movs	r3, #2
 8003666:	9300      	str	r3, [sp, #0]
 8003668:	2300      	movs	r3, #0
 800366a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800366e:	4921      	ldr	r1, [pc, #132]	@ (80036f4 <MX_FREERTOS_Init+0xdc>)
 8003670:	4821      	ldr	r0, [pc, #132]	@ (80036f8 <MX_FREERTOS_Init+0xe0>)
 8003672:	f007 f91d 	bl	800a8b0 <xTaskCreate>
 8003676:	4603      	mov	r3, r0
 8003678:	2b01      	cmp	r3, #1
 800367a:	d004      	beq.n	8003686 <MX_FREERTOS_Init+0x6e>
  {
	  printf("Lidar Task Creation Failed\r\n");
 800367c:	481f      	ldr	r0, [pc, #124]	@ (80036fc <MX_FREERTOS_Init+0xe4>)
 800367e:	f009 fde9 	bl	800d254 <puts>
	  Error_Handler();
 8003682:	f000 fddd 	bl	8004240 <Error_Handler>
  }

  if (xTaskCreate(vSafetyTask, "SafetyTask", 256, NULL, 3, &xSafetyTaskHandle) != pdPASS)
 8003686:	4b1e      	ldr	r3, [pc, #120]	@ (8003700 <MX_FREERTOS_Init+0xe8>)
 8003688:	9301      	str	r3, [sp, #4]
 800368a:	2303      	movs	r3, #3
 800368c:	9300      	str	r3, [sp, #0]
 800368e:	2300      	movs	r3, #0
 8003690:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003694:	491b      	ldr	r1, [pc, #108]	@ (8003704 <MX_FREERTOS_Init+0xec>)
 8003696:	481c      	ldr	r0, [pc, #112]	@ (8003708 <MX_FREERTOS_Init+0xf0>)
 8003698:	f007 f90a 	bl	800a8b0 <xTaskCreate>
 800369c:	4603      	mov	r3, r0
 800369e:	2b01      	cmp	r3, #1
 80036a0:	d004      	beq.n	80036ac <MX_FREERTOS_Init+0x94>
  {
	  printf("Safety Task Creation Failed\r\n");
 80036a2:	481a      	ldr	r0, [pc, #104]	@ (800370c <MX_FREERTOS_Init+0xf4>)
 80036a4:	f009 fdd6 	bl	800d254 <puts>
	  Error_Handler();
 80036a8:	f000 fdca 	bl	8004240 <Error_Handler>
  }

  if (xTaskCreate(vControlTask, "ControlTask", 512, NULL, 4, &xControlTaskHandle) != pdPASS)
 80036ac:	4b18      	ldr	r3, [pc, #96]	@ (8003710 <MX_FREERTOS_Init+0xf8>)
 80036ae:	9301      	str	r3, [sp, #4]
 80036b0:	2304      	movs	r3, #4
 80036b2:	9300      	str	r3, [sp, #0]
 80036b4:	2300      	movs	r3, #0
 80036b6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80036ba:	4916      	ldr	r1, [pc, #88]	@ (8003714 <MX_FREERTOS_Init+0xfc>)
 80036bc:	4816      	ldr	r0, [pc, #88]	@ (8003718 <MX_FREERTOS_Init+0x100>)
 80036be:	f007 f8f7 	bl	800a8b0 <xTaskCreate>
 80036c2:	4603      	mov	r3, r0
 80036c4:	2b01      	cmp	r3, #1
 80036c6:	d004      	beq.n	80036d2 <MX_FREERTOS_Init+0xba>
  {
      printf("Control Task Creation Failed\r\n");
 80036c8:	4814      	ldr	r0, [pc, #80]	@ (800371c <MX_FREERTOS_Init+0x104>)
 80036ca:	f009 fdc3 	bl	800d254 <puts>
      Error_Handler();
 80036ce:	f000 fdb7 	bl	8004240 <Error_Handler>
  }
}
 80036d2:	bf00      	nop
 80036d4:	46bd      	mov	sp, r7
 80036d6:	bd80      	pop	{r7, pc}
 80036d8:	2000073c 	.word	0x2000073c
 80036dc:	20000740 	.word	0x20000740
 80036e0:	20000730 	.word	0x20000730
 80036e4:	08011958 	.word	0x08011958
 80036e8:	08003aad 	.word	0x08003aad
 80036ec:	08011960 	.word	0x08011960
 80036f0:	2000072c 	.word	0x2000072c
 80036f4:	0801197c 	.word	0x0801197c
 80036f8:	080039ad 	.word	0x080039ad
 80036fc:	08011988 	.word	0x08011988
 8003700:	20000734 	.word	0x20000734
 8003704:	080119a4 	.word	0x080119a4
 8003708:	08003be5 	.word	0x08003be5
 800370c:	080119b0 	.word	0x080119b0
 8003710:	20000738 	.word	0x20000738
 8003714:	080119d0 	.word	0x080119d0
 8003718:	080037e9 	.word	0x080037e9
 800371c:	080119dc 	.word	0x080119dc

08003720 <MX_Motor_Init>:

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */

void MX_Motor_Init(void)
{
 8003720:	b580      	push	{r7, lr}
 8003722:	af00      	add	r7, sp, #0
  /* Initialize Motors */
  // Motor 1 (Right): TIM3 CH1/CH2, Encoder TIM2 (32-bit)
  hMotor1.pwm_timer = &htim3;
 8003724:	4b2a      	ldr	r3, [pc, #168]	@ (80037d0 <MX_Motor_Init+0xb0>)
 8003726:	4a2b      	ldr	r2, [pc, #172]	@ (80037d4 <MX_Motor_Init+0xb4>)
 8003728:	601a      	str	r2, [r3, #0]
  hMotor1.channel_fwd = TIM_CHANNEL_1; // PA6
 800372a:	4b29      	ldr	r3, [pc, #164]	@ (80037d0 <MX_Motor_Init+0xb0>)
 800372c:	2200      	movs	r2, #0
 800372e:	605a      	str	r2, [r3, #4]
  hMotor1.channel_rev = TIM_CHANNEL_2; // PA7
 8003730:	4b27      	ldr	r3, [pc, #156]	@ (80037d0 <MX_Motor_Init+0xb0>)
 8003732:	2204      	movs	r2, #4
 8003734:	609a      	str	r2, [r3, #8]
  hMotor1.enc_timer = &htim2;
 8003736:	4b26      	ldr	r3, [pc, #152]	@ (80037d0 <MX_Motor_Init+0xb0>)
 8003738:	4a27      	ldr	r2, [pc, #156]	@ (80037d8 <MX_Motor_Init+0xb8>)
 800373a:	60da      	str	r2, [r3, #12]
  hMotor1.enc_resolution = 2048; // Valid (Mode TI1/TI2)
 800373c:	4b24      	ldr	r3, [pc, #144]	@ (80037d0 <MX_Motor_Init+0xb0>)
 800373e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003742:	615a      	str	r2, [r3, #20]
  Motor_Init(&hMotor1);
 8003744:	4822      	ldr	r0, [pc, #136]	@ (80037d0 <MX_Motor_Init+0xb0>)
 8003746:	f7fe f9f7 	bl	8001b38 <Motor_Init>
  hMotor1.pwm_ramp_step = 100.0f; // Dsactive la rampe pour laisser le PID grer
 800374a:	4b21      	ldr	r3, [pc, #132]	@ (80037d0 <MX_Motor_Init+0xb0>)
 800374c:	4a23      	ldr	r2, [pc, #140]	@ (80037dc <MX_Motor_Init+0xbc>)
 800374e:	62da      	str	r2, [r3, #44]	@ 0x2c

  // Motor 2 (Left): TIM3 CH3/CH4, Encoder TIM4 (16-bit)
  hMotor2.pwm_timer = &htim3;
 8003750:	4b23      	ldr	r3, [pc, #140]	@ (80037e0 <MX_Motor_Init+0xc0>)
 8003752:	4a20      	ldr	r2, [pc, #128]	@ (80037d4 <MX_Motor_Init+0xb4>)
 8003754:	601a      	str	r2, [r3, #0]
  hMotor2.channel_fwd = TIM_CHANNEL_3; // PB0
 8003756:	4b22      	ldr	r3, [pc, #136]	@ (80037e0 <MX_Motor_Init+0xc0>)
 8003758:	2208      	movs	r2, #8
 800375a:	605a      	str	r2, [r3, #4]
  hMotor2.channel_rev = TIM_CHANNEL_4; // PB1
 800375c:	4b20      	ldr	r3, [pc, #128]	@ (80037e0 <MX_Motor_Init+0xc0>)
 800375e:	220c      	movs	r2, #12
 8003760:	609a      	str	r2, [r3, #8]
  hMotor2.enc_timer = &htim4;
 8003762:	4b1f      	ldr	r3, [pc, #124]	@ (80037e0 <MX_Motor_Init+0xc0>)
 8003764:	4a1f      	ldr	r2, [pc, #124]	@ (80037e4 <MX_Motor_Init+0xc4>)
 8003766:	60da      	str	r2, [r3, #12]
  hMotor2.enc_resolution = 2048; // Valid
 8003768:	4b1d      	ldr	r3, [pc, #116]	@ (80037e0 <MX_Motor_Init+0xc0>)
 800376a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800376e:	615a      	str	r2, [r3, #20]
  Motor_Init(&hMotor2);
 8003770:	481b      	ldr	r0, [pc, #108]	@ (80037e0 <MX_Motor_Init+0xc0>)
 8003772:	f7fe f9e1 	bl	8001b38 <Motor_Init>
  hMotor2.pwm_ramp_step = 100.0f; // Dsactive la rampe
 8003776:	4b1a      	ldr	r3, [pc, #104]	@ (80037e0 <MX_Motor_Init+0xc0>)
 8003778:	4a18      	ldr	r2, [pc, #96]	@ (80037dc <MX_Motor_Init+0xbc>)
 800377a:	62da      	str	r2, [r3, #44]	@ 0x2c

  // Configuration des filtres encodeurs (pour viter les rotations parasites dues au bruit)
  hMotor1.enc_timer->Instance->SMCR &= ~TIM_SMCR_ETF;
 800377c:	4b14      	ldr	r3, [pc, #80]	@ (80037d0 <MX_Motor_Init+0xb0>)
 800377e:	68db      	ldr	r3, [r3, #12]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	689a      	ldr	r2, [r3, #8]
 8003784:	4b12      	ldr	r3, [pc, #72]	@ (80037d0 <MX_Motor_Init+0xb0>)
 8003786:	68db      	ldr	r3, [r3, #12]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f422 6270 	bic.w	r2, r2, #3840	@ 0xf00
 800378e:	609a      	str	r2, [r3, #8]
  hMotor1.enc_timer->Instance->SMCR |= (0x08 << TIM_SMCR_ETF_Pos);
 8003790:	4b0f      	ldr	r3, [pc, #60]	@ (80037d0 <MX_Motor_Init+0xb0>)
 8003792:	68db      	ldr	r3, [r3, #12]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	689a      	ldr	r2, [r3, #8]
 8003798:	4b0d      	ldr	r3, [pc, #52]	@ (80037d0 <MX_Motor_Init+0xb0>)
 800379a:	68db      	ldr	r3, [r3, #12]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80037a2:	609a      	str	r2, [r3, #8]
  hMotor2.enc_timer->Instance->SMCR &= ~TIM_SMCR_ETF;
 80037a4:	4b0e      	ldr	r3, [pc, #56]	@ (80037e0 <MX_Motor_Init+0xc0>)
 80037a6:	68db      	ldr	r3, [r3, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	689a      	ldr	r2, [r3, #8]
 80037ac:	4b0c      	ldr	r3, [pc, #48]	@ (80037e0 <MX_Motor_Init+0xc0>)
 80037ae:	68db      	ldr	r3, [r3, #12]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f422 6270 	bic.w	r2, r2, #3840	@ 0xf00
 80037b6:	609a      	str	r2, [r3, #8]
  hMotor2.enc_timer->Instance->SMCR |= (0x08 << TIM_SMCR_ETF_Pos);
 80037b8:	4b09      	ldr	r3, [pc, #36]	@ (80037e0 <MX_Motor_Init+0xc0>)
 80037ba:	68db      	ldr	r3, [r3, #12]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	689a      	ldr	r2, [r3, #8]
 80037c0:	4b07      	ldr	r3, [pc, #28]	@ (80037e0 <MX_Motor_Init+0xc0>)
 80037c2:	68db      	ldr	r3, [r3, #12]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80037ca:	609a      	str	r2, [r3, #8]
}
 80037cc:	bf00      	nop
 80037ce:	bd80      	pop	{r7, pc}
 80037d0:	20000b44 	.word	0x20000b44
 80037d4:	20000cf8 	.word	0x20000cf8
 80037d8:	20000cac 	.word	0x20000cac
 80037dc:	42c80000 	.word	0x42c80000
 80037e0:	20000b74 	.word	0x20000b74
 80037e4:	20000d44 	.word	0x20000d44

080037e8 <vControlTask>:

void vControlTask(void *pvParameters)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b08e      	sub	sp, #56	@ 0x38
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
    const float dt = 0.01f;
 80037f0:	4b5f      	ldr	r3, [pc, #380]	@ (8003970 <vControlTask+0x188>)
 80037f2:	637b      	str	r3, [r7, #52]	@ 0x34

    PID_Init(&pid_vel_left,  5.0f, 20.0f, 0.0f, dt, -100.0f, 100.0f);
 80037f4:	eddf 2a5f 	vldr	s5, [pc, #380]	@ 8003974 <vControlTask+0x18c>
 80037f8:	ed9f 2a5f 	vldr	s4, [pc, #380]	@ 8003978 <vControlTask+0x190>
 80037fc:	edd7 1a0d 	vldr	s3, [r7, #52]	@ 0x34
 8003800:	ed9f 1a5e 	vldr	s2, [pc, #376]	@ 800397c <vControlTask+0x194>
 8003804:	eef3 0a04 	vmov.f32	s1, #52	@ 0x41a00000  20.0
 8003808:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 800380c:	485c      	ldr	r0, [pc, #368]	@ (8003980 <vControlTask+0x198>)
 800380e:	f7fe fd77 	bl	8002300 <PID_Init>
    PID_Init(&pid_vel_right, 5.0f, 20.0f, 0.0f, dt, -100.0f, 100.0f);
 8003812:	eddf 2a58 	vldr	s5, [pc, #352]	@ 8003974 <vControlTask+0x18c>
 8003816:	ed9f 2a58 	vldr	s4, [pc, #352]	@ 8003978 <vControlTask+0x190>
 800381a:	edd7 1a0d 	vldr	s3, [r7, #52]	@ 0x34
 800381e:	ed9f 1a57 	vldr	s2, [pc, #348]	@ 800397c <vControlTask+0x194>
 8003822:	eef3 0a04 	vmov.f32	s1, #52	@ 0x41a00000  20.0
 8003826:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 800382a:	4856      	ldr	r0, [pc, #344]	@ (8003984 <vControlTask+0x19c>)
 800382c:	f7fe fd68 	bl	8002300 <PID_Init>

    Odom_Init(&robot_odom);
 8003830:	4855      	ldr	r0, [pc, #340]	@ (8003988 <vControlTask+0x1a0>)
 8003832:	f7fe fc58 	bl	80020e6 <Odom_Init>
    Odom_SetPosition(&robot_odom, 0.0f, 0.0f, 0.0f);
 8003836:	ed9f 1a51 	vldr	s2, [pc, #324]	@ 800397c <vControlTask+0x194>
 800383a:	eddf 0a50 	vldr	s1, [pc, #320]	@ 800397c <vControlTask+0x194>
 800383e:	ed9f 0a4f 	vldr	s0, [pc, #316]	@ 800397c <vControlTask+0x194>
 8003842:	4851      	ldr	r0, [pc, #324]	@ (8003988 <vControlTask+0x1a0>)
 8003844:	f7fe fc65 	bl	8002112 <Odom_SetPosition>

    vTaskDelay(pdMS_TO_TICKS(500));
 8003848:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800384c:	f007 f9fc 	bl	800ac48 <vTaskDelay>
    
    Motor_ResetEncoder(&hMotor1);
 8003850:	484e      	ldr	r0, [pc, #312]	@ (800398c <vControlTask+0x1a4>)
 8003852:	f7fe fc27 	bl	80020a4 <Motor_ResetEncoder>
    Motor_ResetEncoder(&hMotor2);
 8003856:	484e      	ldr	r0, [pc, #312]	@ (8003990 <vControlTask+0x1a8>)
 8003858:	f7fe fc24 	bl	80020a4 <Motor_ResetEncoder>
    
    PID_Reset(&pid_vel_left);
 800385c:	4848      	ldr	r0, [pc, #288]	@ (8003980 <vControlTask+0x198>)
 800385e:	f7fe fd7b 	bl	8002358 <PID_Reset>
    PID_Reset(&pid_vel_right);
 8003862:	4848      	ldr	r0, [pc, #288]	@ (8003984 <vControlTask+0x19c>)
 8003864:	f7fe fd78 	bl	8002358 <PID_Reset>

    // --- MARCHE AVANT AUTOMATIQUE ---
    target_speed_lin_x = 120.0f; // mm/s
 8003868:	4b4a      	ldr	r3, [pc, #296]	@ (8003994 <vControlTask+0x1ac>)
 800386a:	4a4b      	ldr	r2, [pc, #300]	@ (8003998 <vControlTask+0x1b0>)
 800386c:	601a      	str	r2, [r3, #0]
    target_speed_ang_z = 0.0f;
 800386e:	4b4b      	ldr	r3, [pc, #300]	@ (800399c <vControlTask+0x1b4>)
 8003870:	f04f 0200 	mov.w	r2, #0
 8003874:	601a      	str	r2, [r3, #0]

    TickType_t xLastWakeTime;
    xLastWakeTime = xTaskGetTickCount();
 8003876:	f007 fb1b 	bl	800aeb0 <xTaskGetTickCount>
 800387a:	4603      	mov	r3, r0
 800387c:	60bb      	str	r3, [r7, #8]

    for(;;) 
    {
        // --- A. ACQUISITION ---
        Motor_UpdateSpeed(&hMotor1, dt); // Droit
 800387e:	ed97 0a0d 	vldr	s0, [r7, #52]	@ 0x34
 8003882:	4842      	ldr	r0, [pc, #264]	@ (800398c <vControlTask+0x1a4>)
 8003884:	f7fe fb9c 	bl	8001fc0 <Motor_UpdateSpeed>
        Motor_UpdateSpeed(&hMotor2, dt); // Gauche
 8003888:	ed97 0a0d 	vldr	s0, [r7, #52]	@ 0x34
 800388c:	4840      	ldr	r0, [pc, #256]	@ (8003990 <vControlTask+0x1a8>)
 800388e:	f7fe fb97 	bl	8001fc0 <Motor_UpdateSpeed>

        // --- B. ODOMTRIE ---
        // Inversion du signe Gauche (Motor 2) car mont en miroir
        float speed_L = -hMotor2.speed_rad_s; 
 8003892:	4b3f      	ldr	r3, [pc, #252]	@ (8003990 <vControlTask+0x1a8>)
 8003894:	edd3 7a07 	vldr	s15, [r3, #28]
 8003898:	eef1 7a67 	vneg.f32	s15, s15
 800389c:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
        float speed_R = hMotor1.speed_rad_s;
 80038a0:	4b3a      	ldr	r3, [pc, #232]	@ (800398c <vControlTask+0x1a4>)
 80038a2:	69db      	ldr	r3, [r3, #28]
 80038a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        Odom_Update(&robot_odom, speed_L, speed_R, dt);
 80038a6:	ed97 1a0d 	vldr	s2, [r7, #52]	@ 0x34
 80038aa:	edd7 0a0b 	vldr	s1, [r7, #44]	@ 0x2c
 80038ae:	ed97 0a0c 	vldr	s0, [r7, #48]	@ 0x30
 80038b2:	4835      	ldr	r0, [pc, #212]	@ (8003988 <vControlTask+0x1a0>)
 80038b4:	f7fe fc48 	bl	8002148 <Odom_Update>

        // --- C. CONTROLE ---
        if (g_safety_override == 0)
 80038b8:	4b39      	ldr	r3, [pc, #228]	@ (80039a0 <vControlTask+0x1b8>)
 80038ba:	781b      	ldrb	r3, [r3, #0]
 80038bc:	b2db      	uxtb	r3, r3
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d14f      	bne.n	8003962 <vControlTask+0x17a>
        {
            float v_lin = target_speed_lin_x;
 80038c2:	4b34      	ldr	r3, [pc, #208]	@ (8003994 <vControlTask+0x1ac>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	62bb      	str	r3, [r7, #40]	@ 0x28
            float v_ang = target_speed_ang_z;
 80038c8:	4b34      	ldr	r3, [pc, #208]	@ (800399c <vControlTask+0x1b4>)
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	627b      	str	r3, [r7, #36]	@ 0x24
            float half_track = WHEEL_TRACK / 2.0f;
 80038ce:	4b35      	ldr	r3, [pc, #212]	@ (80039a4 <vControlTask+0x1bc>)
 80038d0:	623b      	str	r3, [r7, #32]
            float radius = WHEEL_DIAMETER / 2.0f;
 80038d2:	4b35      	ldr	r3, [pc, #212]	@ (80039a8 <vControlTask+0x1c0>)
 80038d4:	61fb      	str	r3, [r7, #28]

            float target_rad_L = (v_lin - (v_ang * half_track)) / radius;
 80038d6:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80038da:	edd7 7a08 	vldr	s15, [r7, #32]
 80038de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80038e2:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80038e6:	ee77 6a67 	vsub.f32	s13, s14, s15
 80038ea:	ed97 7a07 	vldr	s14, [r7, #28]
 80038ee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80038f2:	edc7 7a06 	vstr	s15, [r7, #24]
            float target_rad_R = (v_lin + (v_ang * half_track)) / radius;
 80038f6:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80038fa:	edd7 7a08 	vldr	s15, [r7, #32]
 80038fe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003902:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8003906:	ee77 6a27 	vadd.f32	s13, s14, s15
 800390a:	ed97 7a07 	vldr	s14, [r7, #28]
 800390e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003912:	edc7 7a05 	vstr	s15, [r7, #20]

            // Calcul PID
            float pwm_L = PID_Compute(&pid_vel_left,  target_rad_L, speed_L);
 8003916:	edd7 0a0c 	vldr	s1, [r7, #48]	@ 0x30
 800391a:	ed97 0a06 	vldr	s0, [r7, #24]
 800391e:	4818      	ldr	r0, [pc, #96]	@ (8003980 <vControlTask+0x198>)
 8003920:	f7fe fd2c 	bl	800237c <PID_Compute>
 8003924:	ed87 0a04 	vstr	s0, [r7, #16]
            float pwm_R = PID_Compute(&pid_vel_right, target_rad_R, speed_R);
 8003928:	edd7 0a0b 	vldr	s1, [r7, #44]	@ 0x2c
 800392c:	ed97 0a05 	vldr	s0, [r7, #20]
 8003930:	4814      	ldr	r0, [pc, #80]	@ (8003984 <vControlTask+0x19c>)
 8003932:	f7fe fd23 	bl	800237c <PID_Compute>
 8003936:	ed87 0a03 	vstr	s0, [r7, #12]

            // Comme on a invers la mesure (speed_L = -mesure), 
            // il faut aussi inverser la commande pour que le moteur tourne dans le bon sens
            Motor_SetSpeed(&hMotor2, -pwm_L); 
 800393a:	edd7 7a04 	vldr	s15, [r7, #16]
 800393e:	eef1 7a67 	vneg.f32	s15, s15
 8003942:	eeb0 0a67 	vmov.f32	s0, s15
 8003946:	4812      	ldr	r0, [pc, #72]	@ (8003990 <vControlTask+0x1a8>)
 8003948:	f7fe f938 	bl	8001bbc <Motor_SetSpeed>
            Motor_SetSpeed(&hMotor1, pwm_R);
 800394c:	ed97 0a03 	vldr	s0, [r7, #12]
 8003950:	480e      	ldr	r0, [pc, #56]	@ (800398c <vControlTask+0x1a4>)
 8003952:	f7fe f933 	bl	8001bbc <Motor_SetSpeed>
            
            Motor_UpdatePWM(&hMotor2);
 8003956:	480e      	ldr	r0, [pc, #56]	@ (8003990 <vControlTask+0x1a8>)
 8003958:	f7fe f962 	bl	8001c20 <Motor_UpdatePWM>
            Motor_UpdatePWM(&hMotor1);
 800395c:	480b      	ldr	r0, [pc, #44]	@ (800398c <vControlTask+0x1a4>)
 800395e:	f7fe f95f 	bl	8001c20 <Motor_UpdatePWM>
        }
        vTaskDelayUntil(&xLastWakeTime, pdMS_TO_TICKS(10));
 8003962:	f107 0308 	add.w	r3, r7, #8
 8003966:	210a      	movs	r1, #10
 8003968:	4618      	mov	r0, r3
 800396a:	f007 f8ed 	bl	800ab48 <vTaskDelayUntil>
    {
 800396e:	e786      	b.n	800387e <vControlTask+0x96>
 8003970:	3c23d70a 	.word	0x3c23d70a
 8003974:	42c80000 	.word	0x42c80000
 8003978:	c2c80000 	.word	0xc2c80000
 800397c:	00000000 	.word	0x00000000
 8003980:	20000ba4 	.word	0x20000ba4
 8003984:	20000bc8 	.word	0x20000bc8
 8003988:	20000bec 	.word	0x20000bec
 800398c:	20000b44 	.word	0x20000b44
 8003990:	20000b74 	.word	0x20000b74
 8003994:	20000bf8 	.word	0x20000bf8
 8003998:	42f00000 	.word	0x42f00000
 800399c:	20000bfc 	.word	0x20000bfc
 80039a0:	20000c00 	.word	0x20000c00
 80039a4:	42960000 	.word	0x42960000
 80039a8:	42020000 	.word	0x42020000

080039ac <vLidarTask>:
    }
}

void vLidarTask(void *pvParameters)
{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b0c0      	sub	sp, #256	@ 0x100
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	6078      	str	r0, [r7, #4]
  ydlidar_init(lidar_dma_buffer, LIDAR_DMA_BUFFER_SIZE);
 80039b4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80039b8:	4838      	ldr	r0, [pc, #224]	@ (8003a9c <vLidarTask+0xf0>)
 80039ba:	f7fd fca3 	bl	8001304 <ydlidar_init>

  uint16_t old_pos = 0;
 80039be:	2300      	movs	r3, #0
 80039c0:	f8a7 30fe 	strh.w	r3, [r7, #254]	@ 0xfe
  static uint32_t last_check = 0;

  for(;;)
  {
    uint16_t pos = LIDAR_DMA_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(huart2.hdmarx);
 80039c4:	4b36      	ldr	r3, [pc, #216]	@ (8003aa0 <vLidarTask+0xf4>)
 80039c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	685b      	ldr	r3, [r3, #4]
 80039ce:	b29b      	uxth	r3, r3
 80039d0:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 80039d4:	f8a7 30fc 	strh.w	r3, [r7, #252]	@ 0xfc

    if (pos != old_pos) {
 80039d8:	f8b7 20fc 	ldrh.w	r2, [r7, #252]	@ 0xfc
 80039dc:	f8b7 30fe 	ldrh.w	r3, [r7, #254]	@ 0xfe
 80039e0:	429a      	cmp	r2, r3
 80039e2:	d02c      	beq.n	8003a3e <vLidarTask+0x92>
      if (pos > old_pos) {
 80039e4:	f8b7 20fc 	ldrh.w	r2, [r7, #252]	@ 0xfc
 80039e8:	f8b7 30fe 	ldrh.w	r3, [r7, #254]	@ 0xfe
 80039ec:	429a      	cmp	r2, r3
 80039ee:	d90c      	bls.n	8003a0a <vLidarTask+0x5e>
        ydlidar_process_data(&lidar_dma_buffer[old_pos], pos - old_pos);
 80039f0:	f8b7 30fe 	ldrh.w	r3, [r7, #254]	@ 0xfe
 80039f4:	4a29      	ldr	r2, [pc, #164]	@ (8003a9c <vLidarTask+0xf0>)
 80039f6:	1898      	adds	r0, r3, r2
 80039f8:	f8b7 20fc 	ldrh.w	r2, [r7, #252]	@ 0xfc
 80039fc:	f8b7 30fe 	ldrh.w	r3, [r7, #254]	@ 0xfe
 8003a00:	1ad3      	subs	r3, r2, r3
 8003a02:	4619      	mov	r1, r3
 8003a04:	f7fd fcc0 	bl	8001388 <ydlidar_process_data>
 8003a08:	e015      	b.n	8003a36 <vLidarTask+0x8a>
      } else {
        ydlidar_process_data(&lidar_dma_buffer[old_pos], LIDAR_DMA_BUFFER_SIZE - old_pos);
 8003a0a:	f8b7 30fe 	ldrh.w	r3, [r7, #254]	@ 0xfe
 8003a0e:	4a23      	ldr	r2, [pc, #140]	@ (8003a9c <vLidarTask+0xf0>)
 8003a10:	441a      	add	r2, r3
 8003a12:	f8b7 30fe 	ldrh.w	r3, [r7, #254]	@ 0xfe
 8003a16:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 8003a1a:	4619      	mov	r1, r3
 8003a1c:	4610      	mov	r0, r2
 8003a1e:	f7fd fcb3 	bl	8001388 <ydlidar_process_data>
        if (pos > 0) {
 8003a22:	f8b7 30fc 	ldrh.w	r3, [r7, #252]	@ 0xfc
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d005      	beq.n	8003a36 <vLidarTask+0x8a>
            ydlidar_process_data(&lidar_dma_buffer[0], pos);
 8003a2a:	f8b7 30fc 	ldrh.w	r3, [r7, #252]	@ 0xfc
 8003a2e:	4619      	mov	r1, r3
 8003a30:	481a      	ldr	r0, [pc, #104]	@ (8003a9c <vLidarTask+0xf0>)
 8003a32:	f7fd fca9 	bl	8001388 <ydlidar_process_data>
        }
      }
      old_pos = pos;
 8003a36:	f8b7 30fc 	ldrh.w	r3, [r7, #252]	@ 0xfc
 8003a3a:	f8a7 30fe 	strh.w	r3, [r7, #254]	@ 0xfe
    }

    // 2. Object Detection (every 0.5s)
    if ((HAL_GetTick() - last_check) > 500) {
 8003a3e:	f001 fa01 	bl	8004e44 <HAL_GetTick>
 8003a42:	4602      	mov	r2, r0
 8003a44:	4b17      	ldr	r3, [pc, #92]	@ (8003aa4 <vLidarTask+0xf8>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	1ad3      	subs	r3, r2, r3
 8003a4a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8003a4e:	d920      	bls.n	8003a92 <vLidarTask+0xe6>
        LidarObject_t objects[MAX_LIDAR_OBJECTS];
        uint8_t count = 0;
 8003a50:	2300      	movs	r3, #0
 8003a52:	f887 30fb 	strb.w	r3, [r7, #251]	@ 0xfb

        // Wait for the UART to be free (Priority to Lidar)
        if (xSemaphoreTake(xUARTMutex, portMAX_DELAY) == pdTRUE) {
 8003a56:	4b14      	ldr	r3, [pc, #80]	@ (8003aa8 <vLidarTask+0xfc>)
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f04f 31ff 	mov.w	r1, #4294967295
 8003a5e:	4618      	mov	r0, r3
 8003a60:	f006 fd14 	bl	800a48c <xQueueSemaphoreTake>
 8003a64:	4603      	mov	r3, r0
 8003a66:	2b01      	cmp	r3, #1
 8003a68:	d10e      	bne.n	8003a88 <vLidarTask+0xdc>
            ydlidar_detect_objects(objects, &count);
 8003a6a:	f107 02fb 	add.w	r2, r7, #251	@ 0xfb
 8003a6e:	f107 0308 	add.w	r3, r7, #8
 8003a72:	4611      	mov	r1, r2
 8003a74:	4618      	mov	r0, r3
 8003a76:	f7fd feaf 	bl	80017d8 <ydlidar_detect_objects>
            xSemaphoreGive(xUARTMutex);
 8003a7a:	4b0b      	ldr	r3, [pc, #44]	@ (8003aa8 <vLidarTask+0xfc>)
 8003a7c:	6818      	ldr	r0, [r3, #0]
 8003a7e:	2300      	movs	r3, #0
 8003a80:	2200      	movs	r2, #0
 8003a82:	2100      	movs	r1, #0
 8003a84:	f006 fc00 	bl	800a288 <xQueueGenericSend>
        }

        last_check = HAL_GetTick();
 8003a88:	f001 f9dc 	bl	8004e44 <HAL_GetTick>
 8003a8c:	4603      	mov	r3, r0
 8003a8e:	4a05      	ldr	r2, [pc, #20]	@ (8003aa4 <vLidarTask+0xf8>)
 8003a90:	6013      	str	r3, [r2, #0]
    }

    // Yield
    vTaskDelay(pdMS_TO_TICKS(10));
 8003a92:	200a      	movs	r0, #10
 8003a94:	f007 f8d8 	bl	800ac48 <vTaskDelay>
  {
 8003a98:	e794      	b.n	80039c4 <vLidarTask+0x18>
 8003a9a:	bf00      	nop
 8003a9c:	20000744 	.word	0x20000744
 8003aa0:	20000e24 	.word	0x20000e24
 8003aa4:	20000c04 	.word	0x20000c04
 8003aa8:	20000740 	.word	0x20000740

08003aac <vImuTask>:
  }
}

void vImuTask(void *pvParameters)
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b086      	sub	sp, #24
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
  if (xSemaphoreTake(xI2C1Mutex, portMAX_DELAY) == pdTRUE) {
 8003ab4:	4b45      	ldr	r3, [pc, #276]	@ (8003bcc <vImuTask+0x120>)
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f04f 31ff 	mov.w	r1, #4294967295
 8003abc:	4618      	mov	r0, r3
 8003abe:	f006 fce5 	bl	800a48c <xQueueSemaphoreTake>
 8003ac2:	4603      	mov	r3, r0
 8003ac4:	2b01      	cmp	r3, #1
 8003ac6:	d11a      	bne.n	8003afe <vImuTask+0x52>
      if (ADXL343_Init(&hi2c1) != HAL_OK) {
 8003ac8:	4841      	ldr	r0, [pc, #260]	@ (8003bd0 <vImuTask+0x124>)
 8003aca:	f7fd fb04 	bl	80010d6 <ADXL343_Init>
 8003ace:	4603      	mov	r3, r0
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d003      	beq.n	8003adc <vImuTask+0x30>
          printf("IMU Init Failed\r\n");
 8003ad4:	483f      	ldr	r0, [pc, #252]	@ (8003bd4 <vImuTask+0x128>)
 8003ad6:	f009 fbbd 	bl	800d254 <puts>
 8003ada:	e009      	b.n	8003af0 <vImuTask+0x44>
      } else {
          ADXL343_ConfigShock(&hi2c1, 3.5f, 10.0f);
 8003adc:	eef2 0a04 	vmov.f32	s1, #36	@ 0x41200000  10.0
 8003ae0:	eeb0 0a0c 	vmov.f32	s0, #12	@ 0x40600000  3.5
 8003ae4:	483a      	ldr	r0, [pc, #232]	@ (8003bd0 <vImuTask+0x124>)
 8003ae6:	f7fd fb73 	bl	80011d0 <ADXL343_ConfigShock>
          printf("IMU Init OK\r\n");
 8003aea:	483b      	ldr	r0, [pc, #236]	@ (8003bd8 <vImuTask+0x12c>)
 8003aec:	f009 fbb2 	bl	800d254 <puts>
      }
      xSemaphoreGive(xI2C1Mutex);
 8003af0:	4b36      	ldr	r3, [pc, #216]	@ (8003bcc <vImuTask+0x120>)
 8003af2:	6818      	ldr	r0, [r3, #0]
 8003af4:	2300      	movs	r3, #0
 8003af6:	2200      	movs	r2, #0
 8003af8:	2100      	movs	r1, #0
 8003afa:	f006 fbc5 	bl	800a288 <xQueueGenericSend>
  }

  adxl343_axes_t accel_data;
  uint8_t error_count = 0;
 8003afe:	2300      	movs	r3, #0
 8003b00:	75fb      	strb	r3, [r7, #23]

  for(;;)
  {
    if (xSemaphoreTake(xI2C1Mutex, portMAX_DELAY) == pdTRUE) {
 8003b02:	4b32      	ldr	r3, [pc, #200]	@ (8003bcc <vImuTask+0x120>)
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f04f 31ff 	mov.w	r1, #4294967295
 8003b0a:	4618      	mov	r0, r3
 8003b0c:	f006 fcbe 	bl	800a48c <xQueueSemaphoreTake>
 8003b10:	4603      	mov	r3, r0
 8003b12:	2b01      	cmp	r3, #1
 8003b14:	d155      	bne.n	8003bc2 <vImuTask+0x116>

        uint8_t shock_detected = 0;
 8003b16:	2300      	movs	r3, #0
 8003b18:	75bb      	strb	r3, [r7, #22]
        HAL_StatusTypeDef status_read;

        // Read Axes
        status_read = ADXL343_ReadAxes(&hi2c1, &accel_data);
 8003b1a:	f107 0308 	add.w	r3, r7, #8
 8003b1e:	4619      	mov	r1, r3
 8003b20:	482b      	ldr	r0, [pc, #172]	@ (8003bd0 <vImuTask+0x124>)
 8003b22:	f7fd fb18 	bl	8001156 <ADXL343_ReadAxes>
 8003b26:	4603      	mov	r3, r0
 8003b28:	73fb      	strb	r3, [r7, #15]

        if (status_read != HAL_OK) {
 8003b2a:	7bfb      	ldrb	r3, [r7, #15]
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d003      	beq.n	8003b38 <vImuTask+0x8c>
            error_count++;
 8003b30:	7dfb      	ldrb	r3, [r7, #23]
 8003b32:	3301      	adds	r3, #1
 8003b34:	75fb      	strb	r3, [r7, #23]
 8003b36:	e009      	b.n	8003b4c <vImuTask+0xa0>
        } else {
            error_count = 0;
 8003b38:	2300      	movs	r3, #0
 8003b3a:	75fb      	strb	r3, [r7, #23]
            if (ADXL343_CheckShock(&hi2c1)) {
 8003b3c:	4824      	ldr	r0, [pc, #144]	@ (8003bd0 <vImuTask+0x124>)
 8003b3e:	f7fd fbc5 	bl	80012cc <ADXL343_CheckShock>
 8003b42:	4603      	mov	r3, r0
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d001      	beq.n	8003b4c <vImuTask+0xa0>
                shock_detected = 1;
 8003b48:	2301      	movs	r3, #1
 8003b4a:	75bb      	strb	r3, [r7, #22]
            }
        }

        if (error_count > 5) {
 8003b4c:	7dfb      	ldrb	r3, [r7, #23]
 8003b4e:	2b05      	cmp	r3, #5
 8003b50:	d916      	bls.n	8003b80 <vImuTask+0xd4>
            printf("IMU I2C Error. Resetting...\r\n");
 8003b52:	4822      	ldr	r0, [pc, #136]	@ (8003bdc <vImuTask+0x130>)
 8003b54:	f009 fb7e 	bl	800d254 <puts>
            HAL_I2C_DeInit(&hi2c1);
 8003b58:	481d      	ldr	r0, [pc, #116]	@ (8003bd0 <vImuTask+0x124>)
 8003b5a:	f002 f854 	bl	8005c06 <HAL_I2C_DeInit>
            MX_I2C1_Init();
 8003b5e:	f000 fa17 	bl	8003f90 <MX_I2C1_Init>
            HAL_Delay(10); // Short hardware delay
 8003b62:	200a      	movs	r0, #10
 8003b64:	f001 f97a 	bl	8004e5c <HAL_Delay>
            ADXL343_Init(&hi2c1);
 8003b68:	4819      	ldr	r0, [pc, #100]	@ (8003bd0 <vImuTask+0x124>)
 8003b6a:	f7fd fab4 	bl	80010d6 <ADXL343_Init>
            ADXL343_ConfigShock(&hi2c1, 3.5f, 10.0f);
 8003b6e:	eef2 0a04 	vmov.f32	s1, #36	@ 0x41200000  10.0
 8003b72:	eeb0 0a0c 	vmov.f32	s0, #12	@ 0x40600000  3.5
 8003b76:	4816      	ldr	r0, [pc, #88]	@ (8003bd0 <vImuTask+0x124>)
 8003b78:	f7fd fb2a 	bl	80011d0 <ADXL343_ConfigShock>
            error_count = 0;
 8003b7c:	2300      	movs	r3, #0
 8003b7e:	75fb      	strb	r3, [r7, #23]
        }

        xSemaphoreGive(xI2C1Mutex);
 8003b80:	4b12      	ldr	r3, [pc, #72]	@ (8003bcc <vImuTask+0x120>)
 8003b82:	6818      	ldr	r0, [r3, #0]
 8003b84:	2300      	movs	r3, #0
 8003b86:	2200      	movs	r2, #0
 8003b88:	2100      	movs	r1, #0
 8003b8a:	f006 fb7d 	bl	800a288 <xQueueGenericSend>

        if (shock_detected) {
 8003b8e:	7dbb      	ldrb	r3, [r7, #22]
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d016      	beq.n	8003bc2 <vImuTask+0x116>
            for(int i=0; i<4; i++) {
 8003b94:	2300      	movs	r3, #0
 8003b96:	613b      	str	r3, [r7, #16]
 8003b98:	e00a      	b.n	8003bb0 <vImuTask+0x104>
                HAL_GPIO_TogglePin(GPIOC, STATUS_SOURIS_LED_Pin | STATUS_CHAT_LED_Pin);
 8003b9a:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 8003b9e:	4810      	ldr	r0, [pc, #64]	@ (8003be0 <vImuTask+0x134>)
 8003ba0:	f001 ff64 	bl	8005a6c <HAL_GPIO_TogglePin>
                vTaskDelay(pdMS_TO_TICKS(100));
 8003ba4:	2064      	movs	r0, #100	@ 0x64
 8003ba6:	f007 f84f 	bl	800ac48 <vTaskDelay>
            for(int i=0; i<4; i++) {
 8003baa:	693b      	ldr	r3, [r7, #16]
 8003bac:	3301      	adds	r3, #1
 8003bae:	613b      	str	r3, [r7, #16]
 8003bb0:	693b      	ldr	r3, [r7, #16]
 8003bb2:	2b03      	cmp	r3, #3
 8003bb4:	ddf1      	ble.n	8003b9a <vImuTask+0xee>
            }
            HAL_GPIO_WritePin(GPIOC, STATUS_SOURIS_LED_Pin | STATUS_CHAT_LED_Pin, GPIO_PIN_RESET);
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 8003bbc:	4808      	ldr	r0, [pc, #32]	@ (8003be0 <vImuTask+0x134>)
 8003bbe:	f001 ff3d 	bl	8005a3c <HAL_GPIO_WritePin>
        }
    }
    vTaskDelay(pdMS_TO_TICKS(100));
 8003bc2:	2064      	movs	r0, #100	@ 0x64
 8003bc4:	f007 f840 	bl	800ac48 <vTaskDelay>
    if (xSemaphoreTake(xI2C1Mutex, portMAX_DELAY) == pdTRUE) {
 8003bc8:	e79b      	b.n	8003b02 <vImuTask+0x56>
 8003bca:	bf00      	nop
 8003bcc:	2000073c 	.word	0x2000073c
 8003bd0:	20000c08 	.word	0x20000c08
 8003bd4:	080119fc 	.word	0x080119fc
 8003bd8:	08011a10 	.word	0x08011a10
 8003bdc:	08011a20 	.word	0x08011a20
 8003be0:	48000800 	.word	0x48000800

08003be4 <vSafetyTask>:
  }
}

void vSafetyTask(void *pvParameters)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b084      	sub	sp, #16
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
  for(;;) {
      // On attend une notification d'interruption (bord de table)
      ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8003bec:	f04f 31ff 	mov.w	r1, #4294967295
 8003bf0:	2001      	movs	r0, #1
 8003bf2:	f007 fe17 	bl	800b824 <ulTaskNotifyTake>

      // --- CONFIRMATION (DEBOUNCE) ---
      // On attend 20ms pour tre sr que ce n'est pas un glitch lectrique
      vTaskDelay(pdMS_TO_TICKS(20));
 8003bf6:	2014      	movs	r0, #20
 8003bf8:	f007 f826 	bl	800ac48 <vTaskDelay>

      // Vrification des capteurs avant (Bord de table)
      int void_fwd_right  = (HAL_GPIO_ReadPin(TOF1_GPIO_GPIO_Port, TOF1_GPIO_Pin) == GPIO_PIN_RESET);
 8003bfc:	2110      	movs	r1, #16
 8003bfe:	4843      	ldr	r0, [pc, #268]	@ (8003d0c <vSafetyTask+0x128>)
 8003c00:	f001 ff04 	bl	8005a0c <HAL_GPIO_ReadPin>
 8003c04:	4603      	mov	r3, r0
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	bf0c      	ite	eq
 8003c0a:	2301      	moveq	r3, #1
 8003c0c:	2300      	movne	r3, #0
 8003c0e:	b2db      	uxtb	r3, r3
 8003c10:	60fb      	str	r3, [r7, #12]
      int void_fwd_left   = (HAL_GPIO_ReadPin(TOF2_GPIO_GPIO_Port, TOF2_GPIO_Pin) == GPIO_PIN_RESET);
 8003c12:	2120      	movs	r1, #32
 8003c14:	483d      	ldr	r0, [pc, #244]	@ (8003d0c <vSafetyTask+0x128>)
 8003c16:	f001 fef9 	bl	8005a0c <HAL_GPIO_ReadPin>
 8003c1a:	4603      	mov	r3, r0
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	bf0c      	ite	eq
 8003c20:	2301      	moveq	r3, #1
 8003c22:	2300      	movne	r3, #0
 8003c24:	b2db      	uxtb	r3, r3
 8003c26:	60bb      	str	r3, [r7, #8]

      if (void_fwd_right || void_fwd_left) {
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d102      	bne.n	8003c34 <vSafetyTask+0x50>
 8003c2e:	68bb      	ldr	r3, [r7, #8]
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d0db      	beq.n	8003bec <vSafetyTask+0x8>
          
          g_safety_override = 1; // On prend le contrle
 8003c34:	4b36      	ldr	r3, [pc, #216]	@ (8003d10 <vSafetyTask+0x12c>)
 8003c36:	2201      	movs	r2, #1
 8003c38:	701a      	strb	r2, [r3, #0]
          HAL_GPIO_WritePin(GPIOC, STATUS_SOURIS_LED_Pin, GPIO_PIN_SET);
 8003c3a:	2201      	movs	r2, #1
 8003c3c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8003c40:	4834      	ldr	r0, [pc, #208]	@ (8003d14 <vSafetyTask+0x130>)
 8003c42:	f001 fefb 	bl	8005a3c <HAL_GPIO_WritePin>

          // 1. ARRT (200ms)
          Motor_SetSpeed(&hMotor1, 0.0f);
 8003c46:	ed9f 0a34 	vldr	s0, [pc, #208]	@ 8003d18 <vSafetyTask+0x134>
 8003c4a:	4834      	ldr	r0, [pc, #208]	@ (8003d1c <vSafetyTask+0x138>)
 8003c4c:	f7fd ffb6 	bl	8001bbc <Motor_SetSpeed>
          Motor_SetSpeed(&hMotor2, 0.0f);
 8003c50:	ed9f 0a31 	vldr	s0, [pc, #196]	@ 8003d18 <vSafetyTask+0x134>
 8003c54:	4832      	ldr	r0, [pc, #200]	@ (8003d20 <vSafetyTask+0x13c>)
 8003c56:	f7fd ffb1 	bl	8001bbc <Motor_SetSpeed>
          Motor_UpdatePWM(&hMotor1);
 8003c5a:	4830      	ldr	r0, [pc, #192]	@ (8003d1c <vSafetyTask+0x138>)
 8003c5c:	f7fd ffe0 	bl	8001c20 <Motor_UpdatePWM>
          Motor_UpdatePWM(&hMotor2);
 8003c60:	482f      	ldr	r0, [pc, #188]	@ (8003d20 <vSafetyTask+0x13c>)
 8003c62:	f7fd ffdd 	bl	8001c20 <Motor_UpdatePWM>
          vTaskDelay(pdMS_TO_TICKS(200));
 8003c66:	20c8      	movs	r0, #200	@ 0xc8
 8003c68:	f006 ffee 	bl	800ac48 <vTaskDelay>

          // 2. RECULER (800ms)
          Motor_SetSpeed(&hMotor1, -35.0f); 
 8003c6c:	ed9f 0a2d 	vldr	s0, [pc, #180]	@ 8003d24 <vSafetyTask+0x140>
 8003c70:	482a      	ldr	r0, [pc, #168]	@ (8003d1c <vSafetyTask+0x138>)
 8003c72:	f7fd ffa3 	bl	8001bbc <Motor_SetSpeed>
          Motor_SetSpeed(&hMotor2, -35.0f);
 8003c76:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 8003d24 <vSafetyTask+0x140>
 8003c7a:	4829      	ldr	r0, [pc, #164]	@ (8003d20 <vSafetyTask+0x13c>)
 8003c7c:	f7fd ff9e 	bl	8001bbc <Motor_SetSpeed>
          Motor_UpdatePWM(&hMotor1);
 8003c80:	4826      	ldr	r0, [pc, #152]	@ (8003d1c <vSafetyTask+0x138>)
 8003c82:	f7fd ffcd 	bl	8001c20 <Motor_UpdatePWM>
          Motor_UpdatePWM(&hMotor2);
 8003c86:	4826      	ldr	r0, [pc, #152]	@ (8003d20 <vSafetyTask+0x13c>)
 8003c88:	f7fd ffca 	bl	8001c20 <Motor_UpdatePWM>
          vTaskDelay(pdMS_TO_TICKS(800));
 8003c8c:	f44f 7048 	mov.w	r0, #800	@ 0x320
 8003c90:	f006 ffda 	bl	800ac48 <vTaskDelay>

          // 3. DEMI-TOUR (Pivot 1000ms)
          Motor_SetSpeed(&hMotor1, 40.0f);
 8003c94:	ed9f 0a24 	vldr	s0, [pc, #144]	@ 8003d28 <vSafetyTask+0x144>
 8003c98:	4820      	ldr	r0, [pc, #128]	@ (8003d1c <vSafetyTask+0x138>)
 8003c9a:	f7fd ff8f 	bl	8001bbc <Motor_SetSpeed>
          Motor_SetSpeed(&hMotor2, -40.0f);
 8003c9e:	ed9f 0a23 	vldr	s0, [pc, #140]	@ 8003d2c <vSafetyTask+0x148>
 8003ca2:	481f      	ldr	r0, [pc, #124]	@ (8003d20 <vSafetyTask+0x13c>)
 8003ca4:	f7fd ff8a 	bl	8001bbc <Motor_SetSpeed>
          Motor_UpdatePWM(&hMotor1);
 8003ca8:	481c      	ldr	r0, [pc, #112]	@ (8003d1c <vSafetyTask+0x138>)
 8003caa:	f7fd ffb9 	bl	8001c20 <Motor_UpdatePWM>
          Motor_UpdatePWM(&hMotor2);
 8003cae:	481c      	ldr	r0, [pc, #112]	@ (8003d20 <vSafetyTask+0x13c>)
 8003cb0:	f7fd ffb6 	bl	8001c20 <Motor_UpdatePWM>
          vTaskDelay(pdMS_TO_TICKS(1000)); 
 8003cb4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003cb8:	f006 ffc6 	bl	800ac48 <vTaskDelay>

          // 4. NETTOYAGE ET REPRISE
          if (xSemaphoreTake(xI2C1Mutex, portMAX_DELAY) == pdTRUE) {
 8003cbc:	4b1c      	ldr	r3, [pc, #112]	@ (8003d30 <vSafetyTask+0x14c>)
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f04f 31ff 	mov.w	r1, #4294967295
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	f006 fbe1 	bl	800a48c <xQueueSemaphoreTake>
 8003cca:	4603      	mov	r3, r0
 8003ccc:	2b01      	cmp	r3, #1
 8003cce:	d10c      	bne.n	8003cea <vSafetyTask+0x106>
              TOF_Clear_Interrupt(&tof1);
 8003cd0:	4818      	ldr	r0, [pc, #96]	@ (8003d34 <vSafetyTask+0x150>)
 8003cd2:	f7fe fccf 	bl	8002674 <TOF_Clear_Interrupt>
              TOF_Clear_Interrupt(&tof2);
 8003cd6:	4818      	ldr	r0, [pc, #96]	@ (8003d38 <vSafetyTask+0x154>)
 8003cd8:	f7fe fccc 	bl	8002674 <TOF_Clear_Interrupt>
              xSemaphoreGive(xI2C1Mutex);
 8003cdc:	4b14      	ldr	r3, [pc, #80]	@ (8003d30 <vSafetyTask+0x14c>)
 8003cde:	6818      	ldr	r0, [r3, #0]
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	2100      	movs	r1, #0
 8003ce6:	f006 facf 	bl	800a288 <xQueueGenericSend>
          }
          
          PID_Reset(&pid_vel_left);
 8003cea:	4814      	ldr	r0, [pc, #80]	@ (8003d3c <vSafetyTask+0x158>)
 8003cec:	f7fe fb34 	bl	8002358 <PID_Reset>
          PID_Reset(&pid_vel_right);
 8003cf0:	4813      	ldr	r0, [pc, #76]	@ (8003d40 <vSafetyTask+0x15c>)
 8003cf2:	f7fe fb31 	bl	8002358 <PID_Reset>
          HAL_GPIO_WritePin(GPIOC, STATUS_SOURIS_LED_Pin, GPIO_PIN_RESET);
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8003cfc:	4805      	ldr	r0, [pc, #20]	@ (8003d14 <vSafetyTask+0x130>)
 8003cfe:	f001 fe9d 	bl	8005a3c <HAL_GPIO_WritePin>
          g_safety_override = 0; // On rend la main au PID
 8003d02:	4b03      	ldr	r3, [pc, #12]	@ (8003d10 <vSafetyTask+0x12c>)
 8003d04:	2200      	movs	r2, #0
 8003d06:	701a      	strb	r2, [r3, #0]
  for(;;) {
 8003d08:	e770      	b.n	8003bec <vSafetyTask+0x8>
 8003d0a:	bf00      	nop
 8003d0c:	48000400 	.word	0x48000400
 8003d10:	20000c00 	.word	0x20000c00
 8003d14:	48000800 	.word	0x48000800
 8003d18:	00000000 	.word	0x00000000
 8003d1c:	20000b44 	.word	0x20000b44
 8003d20:	20000b74 	.word	0x20000b74
 8003d24:	c20c0000 	.word	0xc20c0000
 8003d28:	42200000 	.word	0x42200000
 8003d2c:	c2200000 	.word	0xc2200000
 8003d30:	2000073c 	.word	0x2000073c
 8003d34:	200006d4 	.word	0x200006d4
 8003d38:	200006e8 	.word	0x200006e8
 8003d3c:	20000ba4 	.word	0x20000ba4
 8003d40:	20000bc8 	.word	0x20000bc8

08003d44 <HAL_GPIO_EXTI_Callback>:
  }
}

// Callback for TOF Interrupts (EXTI)
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b084      	sub	sp, #16
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == TOF1_GPIO_Pin || GPIO_Pin == TOF2_GPIO_Pin || 
 8003d4e:	88fb      	ldrh	r3, [r7, #6]
 8003d50:	2b10      	cmp	r3, #16
 8003d52:	d008      	beq.n	8003d66 <HAL_GPIO_EXTI_Callback+0x22>
 8003d54:	88fb      	ldrh	r3, [r7, #6]
 8003d56:	2b20      	cmp	r3, #32
 8003d58:	d005      	beq.n	8003d66 <HAL_GPIO_EXTI_Callback+0x22>
 8003d5a:	88fb      	ldrh	r3, [r7, #6]
 8003d5c:	2b40      	cmp	r3, #64	@ 0x40
 8003d5e:	d002      	beq.n	8003d66 <HAL_GPIO_EXTI_Callback+0x22>
        GPIO_Pin == TOF3_GPIO_Pin || GPIO_Pin == TOF4_GPIO_Pin) 
 8003d60:	88fb      	ldrh	r3, [r7, #6]
 8003d62:	2b80      	cmp	r3, #128	@ 0x80
 8003d64:	d118      	bne.n	8003d98 <HAL_GPIO_EXTI_Callback+0x54>
    {
        BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8003d66:	2300      	movs	r3, #0
 8003d68:	60fb      	str	r3, [r7, #12]
        if (xSafetyTaskHandle != NULL) {
 8003d6a:	4b0d      	ldr	r3, [pc, #52]	@ (8003da0 <HAL_GPIO_EXTI_Callback+0x5c>)
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d012      	beq.n	8003d98 <HAL_GPIO_EXTI_Callback+0x54>
            vTaskNotifyGiveFromISR(xSafetyTaskHandle, &xHigherPriorityTaskWoken);
 8003d72:	4b0b      	ldr	r3, [pc, #44]	@ (8003da0 <HAL_GPIO_EXTI_Callback+0x5c>)
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f107 020c 	add.w	r2, r7, #12
 8003d7a:	4611      	mov	r1, r2
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	f007 fd9d 	bl	800b8bc <vTaskNotifyGiveFromISR>
            portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d007      	beq.n	8003d98 <HAL_GPIO_EXTI_Callback+0x54>
 8003d88:	4b06      	ldr	r3, [pc, #24]	@ (8003da4 <HAL_GPIO_EXTI_Callback+0x60>)
 8003d8a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003d8e:	601a      	str	r2, [r3, #0]
 8003d90:	f3bf 8f4f 	dsb	sy
 8003d94:	f3bf 8f6f 	isb	sy
        }
    }
}
 8003d98:	bf00      	nop
 8003d9a:	3710      	adds	r7, #16
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	bd80      	pop	{r7, pc}
 8003da0:	20000734 	.word	0x20000734
 8003da4:	e000ed04 	.word	0xe000ed04

08003da8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b082      	sub	sp, #8
 8003dac:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8003dae:	4b12      	ldr	r3, [pc, #72]	@ (8003df8 <MX_DMA_Init+0x50>)
 8003db0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003db2:	4a11      	ldr	r2, [pc, #68]	@ (8003df8 <MX_DMA_Init+0x50>)
 8003db4:	f043 0304 	orr.w	r3, r3, #4
 8003db8:	6493      	str	r3, [r2, #72]	@ 0x48
 8003dba:	4b0f      	ldr	r3, [pc, #60]	@ (8003df8 <MX_DMA_Init+0x50>)
 8003dbc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003dbe:	f003 0304 	and.w	r3, r3, #4
 8003dc2:	607b      	str	r3, [r7, #4]
 8003dc4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003dc6:	4b0c      	ldr	r3, [pc, #48]	@ (8003df8 <MX_DMA_Init+0x50>)
 8003dc8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003dca:	4a0b      	ldr	r2, [pc, #44]	@ (8003df8 <MX_DMA_Init+0x50>)
 8003dcc:	f043 0301 	orr.w	r3, r3, #1
 8003dd0:	6493      	str	r3, [r2, #72]	@ 0x48
 8003dd2:	4b09      	ldr	r3, [pc, #36]	@ (8003df8 <MX_DMA_Init+0x50>)
 8003dd4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003dd6:	f003 0301 	and.w	r3, r3, #1
 8003dda:	603b      	str	r3, [r7, #0]
 8003ddc:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8003dde:	2200      	movs	r2, #0
 8003de0:	2105      	movs	r1, #5
 8003de2:	200b      	movs	r0, #11
 8003de4:	f001 f914 	bl	8005010 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003de8:	200b      	movs	r0, #11
 8003dea:	f001 f92b 	bl	8005044 <HAL_NVIC_EnableIRQ>

}
 8003dee:	bf00      	nop
 8003df0:	3708      	adds	r7, #8
 8003df2:	46bd      	mov	sp, r7
 8003df4:	bd80      	pop	{r7, pc}
 8003df6:	bf00      	nop
 8003df8:	40021000 	.word	0x40021000

08003dfc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	b08a      	sub	sp, #40	@ 0x28
 8003e00:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e02:	f107 0314 	add.w	r3, r7, #20
 8003e06:	2200      	movs	r2, #0
 8003e08:	601a      	str	r2, [r3, #0]
 8003e0a:	605a      	str	r2, [r3, #4]
 8003e0c:	609a      	str	r2, [r3, #8]
 8003e0e:	60da      	str	r2, [r3, #12]
 8003e10:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003e12:	4b5b      	ldr	r3, [pc, #364]	@ (8003f80 <MX_GPIO_Init+0x184>)
 8003e14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e16:	4a5a      	ldr	r2, [pc, #360]	@ (8003f80 <MX_GPIO_Init+0x184>)
 8003e18:	f043 0304 	orr.w	r3, r3, #4
 8003e1c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003e1e:	4b58      	ldr	r3, [pc, #352]	@ (8003f80 <MX_GPIO_Init+0x184>)
 8003e20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e22:	f003 0304 	and.w	r3, r3, #4
 8003e26:	613b      	str	r3, [r7, #16]
 8003e28:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003e2a:	4b55      	ldr	r3, [pc, #340]	@ (8003f80 <MX_GPIO_Init+0x184>)
 8003e2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e2e:	4a54      	ldr	r2, [pc, #336]	@ (8003f80 <MX_GPIO_Init+0x184>)
 8003e30:	f043 0320 	orr.w	r3, r3, #32
 8003e34:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003e36:	4b52      	ldr	r3, [pc, #328]	@ (8003f80 <MX_GPIO_Init+0x184>)
 8003e38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e3a:	f003 0320 	and.w	r3, r3, #32
 8003e3e:	60fb      	str	r3, [r7, #12]
 8003e40:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003e42:	4b4f      	ldr	r3, [pc, #316]	@ (8003f80 <MX_GPIO_Init+0x184>)
 8003e44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e46:	4a4e      	ldr	r2, [pc, #312]	@ (8003f80 <MX_GPIO_Init+0x184>)
 8003e48:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003e4c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003e4e:	4b4c      	ldr	r3, [pc, #304]	@ (8003f80 <MX_GPIO_Init+0x184>)
 8003e50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e56:	60bb      	str	r3, [r7, #8]
 8003e58:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e5a:	4b49      	ldr	r3, [pc, #292]	@ (8003f80 <MX_GPIO_Init+0x184>)
 8003e5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e5e:	4a48      	ldr	r2, [pc, #288]	@ (8003f80 <MX_GPIO_Init+0x184>)
 8003e60:	f043 0301 	orr.w	r3, r3, #1
 8003e64:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003e66:	4b46      	ldr	r3, [pc, #280]	@ (8003f80 <MX_GPIO_Init+0x184>)
 8003e68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e6a:	f003 0301 	and.w	r3, r3, #1
 8003e6e:	607b      	str	r3, [r7, #4]
 8003e70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e72:	4b43      	ldr	r3, [pc, #268]	@ (8003f80 <MX_GPIO_Init+0x184>)
 8003e74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e76:	4a42      	ldr	r2, [pc, #264]	@ (8003f80 <MX_GPIO_Init+0x184>)
 8003e78:	f043 0302 	orr.w	r3, r3, #2
 8003e7c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003e7e:	4b40      	ldr	r3, [pc, #256]	@ (8003f80 <MX_GPIO_Init+0x184>)
 8003e80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e82:	f003 0302 	and.w	r3, r3, #2
 8003e86:	603b      	str	r3, [r7, #0]
 8003e88:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, STATUS_SOURIS_LED_Pin|STATUS_CHAT_LED_Pin|TOF2_XSHUT_Pin|TOF3_XSHUT_Pin, GPIO_PIN_RESET);
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	f44f 414c 	mov.w	r1, #52224	@ 0xcc00
 8003e90:	483c      	ldr	r0, [pc, #240]	@ (8003f84 <MX_GPIO_Init+0x188>)
 8003e92:	f001 fdd3 	bl	8005a3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LIDAR_M_CTR_Pin|TOF1_XSHUT_Pin, GPIO_PIN_RESET);
 8003e96:	2200      	movs	r2, #0
 8003e98:	f44f 4101 	mov.w	r1, #33024	@ 0x8100
 8003e9c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003ea0:	f001 fdcc 	bl	8005a3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TOF4_XSHUT_GPIO_Port, TOF4_XSHUT_Pin, GPIO_PIN_RESET);
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	2108      	movs	r1, #8
 8003ea8:	4837      	ldr	r0, [pc, #220]	@ (8003f88 <MX_GPIO_Init+0x18c>)
 8003eaa:	f001 fdc7 	bl	8005a3c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : STATUS_SOURIS_LED_Pin STATUS_CHAT_LED_Pin TOF2_XSHUT_Pin TOF3_XSHUT_Pin */
  GPIO_InitStruct.Pin = STATUS_SOURIS_LED_Pin|STATUS_CHAT_LED_Pin|TOF2_XSHUT_Pin|TOF3_XSHUT_Pin;
 8003eae:	f44f 434c 	mov.w	r3, #52224	@ 0xcc00
 8003eb2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003eb4:	2301      	movs	r3, #1
 8003eb6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003eb8:	2300      	movs	r3, #0
 8003eba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ebc:	2300      	movs	r3, #0
 8003ebe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003ec0:	f107 0314 	add.w	r3, r7, #20
 8003ec4:	4619      	mov	r1, r3
 8003ec6:	482f      	ldr	r0, [pc, #188]	@ (8003f84 <MX_GPIO_Init+0x188>)
 8003ec8:	f001 fb3c 	bl	8005544 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOUTON_RESET_Pin */
  GPIO_InitStruct.Pin = BOUTON_RESET_Pin;
 8003ecc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003ed0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ed6:	2300      	movs	r3, #0
 8003ed8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BOUTON_RESET_GPIO_Port, &GPIO_InitStruct);
 8003eda:	f107 0314 	add.w	r3, r7, #20
 8003ede:	4619      	mov	r1, r3
 8003ee0:	482a      	ldr	r0, [pc, #168]	@ (8003f8c <MX_GPIO_Init+0x190>)
 8003ee2:	f001 fb2f 	bl	8005544 <HAL_GPIO_Init>

  /*Configure GPIO pins : ACC_INT2_Pin ACC_INT1_Pin */
  GPIO_InitStruct.Pin = ACC_INT2_Pin|ACC_INT1_Pin;
 8003ee6:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8003eea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003eec:	2300      	movs	r3, #0
 8003eee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ef4:	f107 0314 	add.w	r3, r7, #20
 8003ef8:	4619      	mov	r1, r3
 8003efa:	4823      	ldr	r0, [pc, #140]	@ (8003f88 <MX_GPIO_Init+0x18c>)
 8003efc:	f001 fb22 	bl	8005544 <HAL_GPIO_Init>

  /*Configure GPIO pins : LIDAR_M_CTR_Pin TOF1_XSHUT_Pin */
  GPIO_InitStruct.Pin = LIDAR_M_CTR_Pin|TOF1_XSHUT_Pin;
 8003f00:	f44f 4301 	mov.w	r3, #33024	@ 0x8100
 8003f04:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003f06:	2301      	movs	r3, #1
 8003f08:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f0a:	2300      	movs	r3, #0
 8003f0c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f0e:	2300      	movs	r3, #0
 8003f10:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f12:	f107 0314 	add.w	r3, r7, #20
 8003f16:	4619      	mov	r1, r3
 8003f18:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003f1c:	f001 fb12 	bl	8005544 <HAL_GPIO_Init>

  /*Configure GPIO pin : TOF4_XSHUT_Pin */
  GPIO_InitStruct.Pin = TOF4_XSHUT_Pin;
 8003f20:	2308      	movs	r3, #8
 8003f22:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003f24:	2301      	movs	r3, #1
 8003f26:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f28:	2300      	movs	r3, #0
 8003f2a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(TOF4_XSHUT_GPIO_Port, &GPIO_InitStruct);
 8003f30:	f107 0314 	add.w	r3, r7, #20
 8003f34:	4619      	mov	r1, r3
 8003f36:	4814      	ldr	r0, [pc, #80]	@ (8003f88 <MX_GPIO_Init+0x18c>)
 8003f38:	f001 fb04 	bl	8005544 <HAL_GPIO_Init>

  /*Configure GPIO pins : TOF1_GPIO_Pin TOF2_GPIO_Pin TOF3_GPIO_Pin TOF4_GPIO_Pin */
  GPIO_InitStruct.Pin = TOF1_GPIO_Pin|TOF2_GPIO_Pin|TOF3_GPIO_Pin|TOF4_GPIO_Pin;
 8003f3c:	23f0      	movs	r3, #240	@ 0xf0
 8003f3e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003f40:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8003f44:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003f46:	2301      	movs	r3, #1
 8003f48:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f4a:	f107 0314 	add.w	r3, r7, #20
 8003f4e:	4619      	mov	r1, r3
 8003f50:	480d      	ldr	r0, [pc, #52]	@ (8003f88 <MX_GPIO_Init+0x18c>)
 8003f52:	f001 faf7 	bl	8005544 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 8003f56:	2200      	movs	r2, #0
 8003f58:	2105      	movs	r1, #5
 8003f5a:	200a      	movs	r0, #10
 8003f5c:	f001 f858 	bl	8005010 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8003f60:	200a      	movs	r0, #10
 8003f62:	f001 f86f 	bl	8005044 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8003f66:	2200      	movs	r2, #0
 8003f68:	2105      	movs	r1, #5
 8003f6a:	2017      	movs	r0, #23
 8003f6c:	f001 f850 	bl	8005010 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8003f70:	2017      	movs	r0, #23
 8003f72:	f001 f867 	bl	8005044 <HAL_NVIC_EnableIRQ>

}
 8003f76:	bf00      	nop
 8003f78:	3728      	adds	r7, #40	@ 0x28
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	bd80      	pop	{r7, pc}
 8003f7e:	bf00      	nop
 8003f80:	40021000 	.word	0x40021000
 8003f84:	48000800 	.word	0x48000800
 8003f88:	48000400 	.word	0x48000400
 8003f8c:	48001800 	.word	0x48001800

08003f90 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003f94:	4b1b      	ldr	r3, [pc, #108]	@ (8004004 <MX_I2C1_Init+0x74>)
 8003f96:	4a1c      	ldr	r2, [pc, #112]	@ (8004008 <MX_I2C1_Init+0x78>)
 8003f98:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x40B285C2;
 8003f9a:	4b1a      	ldr	r3, [pc, #104]	@ (8004004 <MX_I2C1_Init+0x74>)
 8003f9c:	4a1b      	ldr	r2, [pc, #108]	@ (800400c <MX_I2C1_Init+0x7c>)
 8003f9e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8003fa0:	4b18      	ldr	r3, [pc, #96]	@ (8004004 <MX_I2C1_Init+0x74>)
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003fa6:	4b17      	ldr	r3, [pc, #92]	@ (8004004 <MX_I2C1_Init+0x74>)
 8003fa8:	2201      	movs	r2, #1
 8003faa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003fac:	4b15      	ldr	r3, [pc, #84]	@ (8004004 <MX_I2C1_Init+0x74>)
 8003fae:	2200      	movs	r2, #0
 8003fb0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8003fb2:	4b14      	ldr	r3, [pc, #80]	@ (8004004 <MX_I2C1_Init+0x74>)
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003fb8:	4b12      	ldr	r3, [pc, #72]	@ (8004004 <MX_I2C1_Init+0x74>)
 8003fba:	2200      	movs	r2, #0
 8003fbc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003fbe:	4b11      	ldr	r3, [pc, #68]	@ (8004004 <MX_I2C1_Init+0x74>)
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003fc4:	4b0f      	ldr	r3, [pc, #60]	@ (8004004 <MX_I2C1_Init+0x74>)
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003fca:	480e      	ldr	r0, [pc, #56]	@ (8004004 <MX_I2C1_Init+0x74>)
 8003fcc:	f001 fd80 	bl	8005ad0 <HAL_I2C_Init>
 8003fd0:	4603      	mov	r3, r0
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d001      	beq.n	8003fda <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8003fd6:	f000 f933 	bl	8004240 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003fda:	2100      	movs	r1, #0
 8003fdc:	4809      	ldr	r0, [pc, #36]	@ (8004004 <MX_I2C1_Init+0x74>)
 8003fde:	f002 fb31 	bl	8006644 <HAL_I2CEx_ConfigAnalogFilter>
 8003fe2:	4603      	mov	r3, r0
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d001      	beq.n	8003fec <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8003fe8:	f000 f92a 	bl	8004240 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003fec:	2100      	movs	r1, #0
 8003fee:	4805      	ldr	r0, [pc, #20]	@ (8004004 <MX_I2C1_Init+0x74>)
 8003ff0:	f002 fb73 	bl	80066da <HAL_I2CEx_ConfigDigitalFilter>
 8003ff4:	4603      	mov	r3, r0
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d001      	beq.n	8003ffe <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8003ffa:	f000 f921 	bl	8004240 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003ffe:	bf00      	nop
 8004000:	bd80      	pop	{r7, pc}
 8004002:	bf00      	nop
 8004004:	20000c08 	.word	0x20000c08
 8004008:	40005400 	.word	0x40005400
 800400c:	40b285c2 	.word	0x40b285c2

08004010 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8004010:	b580      	push	{r7, lr}
 8004012:	b09a      	sub	sp, #104	@ 0x68
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004018:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800401c:	2200      	movs	r2, #0
 800401e:	601a      	str	r2, [r3, #0]
 8004020:	605a      	str	r2, [r3, #4]
 8004022:	609a      	str	r2, [r3, #8]
 8004024:	60da      	str	r2, [r3, #12]
 8004026:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004028:	f107 0310 	add.w	r3, r7, #16
 800402c:	2244      	movs	r2, #68	@ 0x44
 800402e:	2100      	movs	r1, #0
 8004030:	4618      	mov	r0, r3
 8004032:	f009 fa11 	bl	800d458 <memset>
  if(i2cHandle->Instance==I2C1)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	4a1f      	ldr	r2, [pc, #124]	@ (80040b8 <HAL_I2C_MspInit+0xa8>)
 800403c:	4293      	cmp	r3, r2
 800403e:	d136      	bne.n	80040ae <HAL_I2C_MspInit+0x9e>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8004040:	2340      	movs	r3, #64	@ 0x40
 8004042:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8004044:	2300      	movs	r3, #0
 8004046:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004048:	f107 0310 	add.w	r3, r7, #16
 800404c:	4618      	mov	r0, r3
 800404e:	f003 f9a1 	bl	8007394 <HAL_RCCEx_PeriphCLKConfig>
 8004052:	4603      	mov	r3, r0
 8004054:	2b00      	cmp	r3, #0
 8004056:	d001      	beq.n	800405c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8004058:	f000 f8f2 	bl	8004240 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800405c:	4b17      	ldr	r3, [pc, #92]	@ (80040bc <HAL_I2C_MspInit+0xac>)
 800405e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004060:	4a16      	ldr	r2, [pc, #88]	@ (80040bc <HAL_I2C_MspInit+0xac>)
 8004062:	f043 0302 	orr.w	r3, r3, #2
 8004066:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004068:	4b14      	ldr	r3, [pc, #80]	@ (80040bc <HAL_I2C_MspInit+0xac>)
 800406a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800406c:	f003 0302 	and.w	r3, r3, #2
 8004070:	60fb      	str	r3, [r7, #12]
 8004072:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8-BOOT0     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004074:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8004078:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800407a:	2312      	movs	r3, #18
 800407c:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800407e:	2300      	movs	r3, #0
 8004080:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004082:	2300      	movs	r3, #0
 8004084:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004086:	2304      	movs	r3, #4
 8004088:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800408a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800408e:	4619      	mov	r1, r3
 8004090:	480b      	ldr	r0, [pc, #44]	@ (80040c0 <HAL_I2C_MspInit+0xb0>)
 8004092:	f001 fa57 	bl	8005544 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004096:	4b09      	ldr	r3, [pc, #36]	@ (80040bc <HAL_I2C_MspInit+0xac>)
 8004098:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800409a:	4a08      	ldr	r2, [pc, #32]	@ (80040bc <HAL_I2C_MspInit+0xac>)
 800409c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80040a0:	6593      	str	r3, [r2, #88]	@ 0x58
 80040a2:	4b06      	ldr	r3, [pc, #24]	@ (80040bc <HAL_I2C_MspInit+0xac>)
 80040a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040a6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80040aa:	60bb      	str	r3, [r7, #8]
 80040ac:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80040ae:	bf00      	nop
 80040b0:	3768      	adds	r7, #104	@ 0x68
 80040b2:	46bd      	mov	sp, r7
 80040b4:	bd80      	pop	{r7, pc}
 80040b6:	bf00      	nop
 80040b8:	40005400 	.word	0x40005400
 80040bc:	40021000 	.word	0x40021000
 80040c0:	48000400 	.word	0x48000400

080040c4 <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b082      	sub	sp, #8
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C1)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	4a0b      	ldr	r2, [pc, #44]	@ (8004100 <HAL_I2C_MspDeInit+0x3c>)
 80040d2:	4293      	cmp	r3, r2
 80040d4:	d10f      	bne.n	80040f6 <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 80040d6:	4b0b      	ldr	r3, [pc, #44]	@ (8004104 <HAL_I2C_MspDeInit+0x40>)
 80040d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040da:	4a0a      	ldr	r2, [pc, #40]	@ (8004104 <HAL_I2C_MspDeInit+0x40>)
 80040dc:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80040e0:	6593      	str	r3, [r2, #88]	@ 0x58

    /**I2C1 GPIO Configuration
    PB8-BOOT0     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 80040e2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80040e6:	4808      	ldr	r0, [pc, #32]	@ (8004108 <HAL_I2C_MspDeInit+0x44>)
 80040e8:	f001 fbae 	bl	8005848 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 80040ec:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80040f0:	4805      	ldr	r0, [pc, #20]	@ (8004108 <HAL_I2C_MspDeInit+0x44>)
 80040f2:	f001 fba9 	bl	8005848 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }
}
 80040f6:	bf00      	nop
 80040f8:	3708      	adds	r7, #8
 80040fa:	46bd      	mov	sp, r7
 80040fc:	bd80      	pop	{r7, pc}
 80040fe:	bf00      	nop
 8004100:	40005400 	.word	0x40005400
 8004104:	40021000 	.word	0x40021000
 8004108:	48000400 	.word	0x48000400

0800410c <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 800410c:	b580      	push	{r7, lr}
 800410e:	b082      	sub	sp, #8
 8004110:	af00      	add	r7, sp, #0
 8004112:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8004114:	1d39      	adds	r1, r7, #4
 8004116:	f04f 33ff 	mov.w	r3, #4294967295
 800411a:	2201      	movs	r2, #1
 800411c:	4803      	ldr	r0, [pc, #12]	@ (800412c <__io_putchar+0x20>)
 800411e:	f004 fe35 	bl	8008d8c <HAL_UART_Transmit>
	return ch;
 8004122:	687b      	ldr	r3, [r7, #4]
}
 8004124:	4618      	mov	r0, r3
 8004126:	3708      	adds	r7, #8
 8004128:	46bd      	mov	sp, r7
 800412a:	bd80      	pop	{r7, pc}
 800412c:	20000d90 	.word	0x20000d90

08004130 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004130:	b580      	push	{r7, lr}
 8004132:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004134:	f000 fe5b 	bl	8004dee <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004138:	f000 f824 	bl	8004184 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800413c:	f7ff fe5e 	bl	8003dfc <MX_GPIO_Init>
  MX_DMA_Init();
 8004140:	f7ff fe32 	bl	8003da8 <MX_DMA_Init>
  MX_I2C1_Init();
 8004144:	f7ff ff24 	bl	8003f90 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8004148:	f000 fc8a 	bl	8004a60 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 800414c:	f000 fcd4 	bl	8004af8 <MX_USART3_UART_Init>
  MX_USART1_UART_Init();
 8004150:	f000 fc3a 	bl	80049c8 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8004154:	f000 fa2c 	bl	80045b0 <MX_TIM2_Init>
  MX_TIM3_Init();
 8004158:	f000 fa7e 	bl	8004658 <MX_TIM3_Init>
  MX_TIM4_Init();
 800415c:	f000 faf8 	bl	8004750 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  printf("Starting System...\r\n");
 8004160:	4806      	ldr	r0, [pc, #24]	@ (800417c <main+0x4c>)
 8004162:	f009 f877 	bl	800d254 <puts>
  TOF_Init_All();
 8004166:	f7fe f9ab 	bl	80024c0 <TOF_Init_All>
  printf("TOF Init Done.\r\n");
 800416a:	4805      	ldr	r0, [pc, #20]	@ (8004180 <main+0x50>)
 800416c:	f009 f872 	bl	800d254 <puts>
  /* USER CODE END 2 */
  MX_FREERTOS_Init();
 8004170:	f7ff fa52 	bl	8003618 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8004174:	f005 feda 	bl	8009f2c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8004178:	bf00      	nop
 800417a:	e7fd      	b.n	8004178 <main+0x48>
 800417c:	08011a40 	.word	0x08011a40
 8004180:	08011a54 	.word	0x08011a54

08004184 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b094      	sub	sp, #80	@ 0x50
 8004188:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800418a:	f107 0318 	add.w	r3, r7, #24
 800418e:	2238      	movs	r2, #56	@ 0x38
 8004190:	2100      	movs	r1, #0
 8004192:	4618      	mov	r0, r3
 8004194:	f009 f960 	bl	800d458 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004198:	1d3b      	adds	r3, r7, #4
 800419a:	2200      	movs	r2, #0
 800419c:	601a      	str	r2, [r3, #0]
 800419e:	605a      	str	r2, [r3, #4]
 80041a0:	609a      	str	r2, [r3, #8]
 80041a2:	60da      	str	r2, [r3, #12]
 80041a4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80041a6:	2000      	movs	r0, #0
 80041a8:	f002 fae4 	bl	8006774 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80041ac:	2302      	movs	r3, #2
 80041ae:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80041b0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80041b4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80041b6:	2340      	movs	r3, #64	@ 0x40
 80041b8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80041ba:	2302      	movs	r3, #2
 80041bc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80041be:	2302      	movs	r3, #2
 80041c0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80041c2:	2304      	movs	r3, #4
 80041c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80041c6:	2355      	movs	r3, #85	@ 0x55
 80041c8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80041ca:	2302      	movs	r3, #2
 80041cc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80041ce:	2302      	movs	r3, #2
 80041d0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80041d2:	2302      	movs	r3, #2
 80041d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80041d6:	f107 0318 	add.w	r3, r7, #24
 80041da:	4618      	mov	r0, r3
 80041dc:	f002 fb7e 	bl	80068dc <HAL_RCC_OscConfig>
 80041e0:	4603      	mov	r3, r0
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d001      	beq.n	80041ea <SystemClock_Config+0x66>
  {
    Error_Handler();
 80041e6:	f000 f82b 	bl	8004240 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80041ea:	230f      	movs	r3, #15
 80041ec:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80041ee:	2303      	movs	r3, #3
 80041f0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80041f2:	2300      	movs	r3, #0
 80041f4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80041f6:	2300      	movs	r3, #0
 80041f8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80041fa:	2300      	movs	r3, #0
 80041fc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80041fe:	1d3b      	adds	r3, r7, #4
 8004200:	2104      	movs	r1, #4
 8004202:	4618      	mov	r0, r3
 8004204:	f002 fe7c 	bl	8006f00 <HAL_RCC_ClockConfig>
 8004208:	4603      	mov	r3, r0
 800420a:	2b00      	cmp	r3, #0
 800420c:	d001      	beq.n	8004212 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800420e:	f000 f817 	bl	8004240 <Error_Handler>
  }
}
 8004212:	bf00      	nop
 8004214:	3750      	adds	r7, #80	@ 0x50
 8004216:	46bd      	mov	sp, r7
 8004218:	bd80      	pop	{r7, pc}
	...

0800421c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800421c:	b580      	push	{r7, lr}
 800421e:	b082      	sub	sp, #8
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	4a04      	ldr	r2, [pc, #16]	@ (800423c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800422a:	4293      	cmp	r3, r2
 800422c:	d101      	bne.n	8004232 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800422e:	f000 fdf7 	bl	8004e20 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8004232:	bf00      	nop
 8004234:	3708      	adds	r7, #8
 8004236:	46bd      	mov	sp, r7
 8004238:	bd80      	pop	{r7, pc}
 800423a:	bf00      	nop
 800423c:	40012c00 	.word	0x40012c00

08004240 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004240:	b480      	push	{r7}
 8004242:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004244:	b672      	cpsid	i
}
 8004246:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004248:	bf00      	nop
 800424a:	e7fd      	b.n	8004248 <Error_Handler+0x8>

0800424c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800424c:	b580      	push	{r7, lr}
 800424e:	b082      	sub	sp, #8
 8004250:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004252:	4b12      	ldr	r3, [pc, #72]	@ (800429c <HAL_MspInit+0x50>)
 8004254:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004256:	4a11      	ldr	r2, [pc, #68]	@ (800429c <HAL_MspInit+0x50>)
 8004258:	f043 0301 	orr.w	r3, r3, #1
 800425c:	6613      	str	r3, [r2, #96]	@ 0x60
 800425e:	4b0f      	ldr	r3, [pc, #60]	@ (800429c <HAL_MspInit+0x50>)
 8004260:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004262:	f003 0301 	and.w	r3, r3, #1
 8004266:	607b      	str	r3, [r7, #4]
 8004268:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800426a:	4b0c      	ldr	r3, [pc, #48]	@ (800429c <HAL_MspInit+0x50>)
 800426c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800426e:	4a0b      	ldr	r2, [pc, #44]	@ (800429c <HAL_MspInit+0x50>)
 8004270:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004274:	6593      	str	r3, [r2, #88]	@ 0x58
 8004276:	4b09      	ldr	r3, [pc, #36]	@ (800429c <HAL_MspInit+0x50>)
 8004278:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800427a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800427e:	603b      	str	r3, [r7, #0]
 8004280:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004282:	2200      	movs	r2, #0
 8004284:	210f      	movs	r1, #15
 8004286:	f06f 0001 	mvn.w	r0, #1
 800428a:	f000 fec1 	bl	8005010 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800428e:	f002 fb15 	bl	80068bc <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004292:	bf00      	nop
 8004294:	3708      	adds	r7, #8
 8004296:	46bd      	mov	sp, r7
 8004298:	bd80      	pop	{r7, pc}
 800429a:	bf00      	nop
 800429c:	40021000 	.word	0x40021000

080042a0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	b08c      	sub	sp, #48	@ 0x30
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80042a8:	2300      	movs	r3, #0
 80042aa:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 80042ac:	2300      	movs	r3, #0
 80042ae:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80042b0:	4b2c      	ldr	r3, [pc, #176]	@ (8004364 <HAL_InitTick+0xc4>)
 80042b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042b4:	4a2b      	ldr	r2, [pc, #172]	@ (8004364 <HAL_InitTick+0xc4>)
 80042b6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80042ba:	6613      	str	r3, [r2, #96]	@ 0x60
 80042bc:	4b29      	ldr	r3, [pc, #164]	@ (8004364 <HAL_InitTick+0xc4>)
 80042be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042c0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80042c4:	60bb      	str	r3, [r7, #8]
 80042c6:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80042c8:	f107 020c 	add.w	r2, r7, #12
 80042cc:	f107 0310 	add.w	r3, r7, #16
 80042d0:	4611      	mov	r1, r2
 80042d2:	4618      	mov	r0, r3
 80042d4:	f002 ffe8 	bl	80072a8 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 80042d8:	f002 ffd0 	bl	800727c <HAL_RCC_GetPCLK2Freq>
 80042dc:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80042de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042e0:	4a21      	ldr	r2, [pc, #132]	@ (8004368 <HAL_InitTick+0xc8>)
 80042e2:	fba2 2303 	umull	r2, r3, r2, r3
 80042e6:	0c9b      	lsrs	r3, r3, #18
 80042e8:	3b01      	subs	r3, #1
 80042ea:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80042ec:	4b1f      	ldr	r3, [pc, #124]	@ (800436c <HAL_InitTick+0xcc>)
 80042ee:	4a20      	ldr	r2, [pc, #128]	@ (8004370 <HAL_InitTick+0xd0>)
 80042f0:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80042f2:	4b1e      	ldr	r3, [pc, #120]	@ (800436c <HAL_InitTick+0xcc>)
 80042f4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80042f8:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80042fa:	4a1c      	ldr	r2, [pc, #112]	@ (800436c <HAL_InitTick+0xcc>)
 80042fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042fe:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8004300:	4b1a      	ldr	r3, [pc, #104]	@ (800436c <HAL_InitTick+0xcc>)
 8004302:	2200      	movs	r2, #0
 8004304:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004306:	4b19      	ldr	r3, [pc, #100]	@ (800436c <HAL_InitTick+0xcc>)
 8004308:	2200      	movs	r2, #0
 800430a:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim1);
 800430c:	4817      	ldr	r0, [pc, #92]	@ (800436c <HAL_InitTick+0xcc>)
 800430e:	f003 fa31 	bl	8007774 <HAL_TIM_Base_Init>
 8004312:	4603      	mov	r3, r0
 8004314:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8004318:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800431c:	2b00      	cmp	r3, #0
 800431e:	d11b      	bne.n	8004358 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8004320:	4812      	ldr	r0, [pc, #72]	@ (800436c <HAL_InitTick+0xcc>)
 8004322:	f003 fa89 	bl	8007838 <HAL_TIM_Base_Start_IT>
 8004326:	4603      	mov	r3, r0
 8004328:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 800432c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004330:	2b00      	cmp	r3, #0
 8004332:	d111      	bne.n	8004358 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8004334:	2019      	movs	r0, #25
 8004336:	f000 fe85 	bl	8005044 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	2b0f      	cmp	r3, #15
 800433e:	d808      	bhi.n	8004352 <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 8004340:	2200      	movs	r2, #0
 8004342:	6879      	ldr	r1, [r7, #4]
 8004344:	2019      	movs	r0, #25
 8004346:	f000 fe63 	bl	8005010 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800434a:	4a0a      	ldr	r2, [pc, #40]	@ (8004374 <HAL_InitTick+0xd4>)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6013      	str	r3, [r2, #0]
 8004350:	e002      	b.n	8004358 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8004352:	2301      	movs	r3, #1
 8004354:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8004358:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800435c:	4618      	mov	r0, r3
 800435e:	3730      	adds	r7, #48	@ 0x30
 8004360:	46bd      	mov	sp, r7
 8004362:	bd80      	pop	{r7, pc}
 8004364:	40021000 	.word	0x40021000
 8004368:	431bde83 	.word	0x431bde83
 800436c:	20000c5c 	.word	0x20000c5c
 8004370:	40012c00 	.word	0x40012c00
 8004374:	20000004 	.word	0x20000004

08004378 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004378:	b480      	push	{r7}
 800437a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800437c:	bf00      	nop
 800437e:	e7fd      	b.n	800437c <NMI_Handler+0x4>

08004380 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004380:	b480      	push	{r7}
 8004382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004384:	bf00      	nop
 8004386:	e7fd      	b.n	8004384 <HardFault_Handler+0x4>

08004388 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004388:	b480      	push	{r7}
 800438a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800438c:	bf00      	nop
 800438e:	e7fd      	b.n	800438c <MemManage_Handler+0x4>

08004390 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004390:	b480      	push	{r7}
 8004392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004394:	bf00      	nop
 8004396:	e7fd      	b.n	8004394 <BusFault_Handler+0x4>

08004398 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004398:	b480      	push	{r7}
 800439a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800439c:	bf00      	nop
 800439e:	e7fd      	b.n	800439c <UsageFault_Handler+0x4>

080043a0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80043a0:	b480      	push	{r7}
 80043a2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80043a4:	bf00      	nop
 80043a6:	46bd      	mov	sp, r7
 80043a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ac:	4770      	bx	lr

080043ae <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80043ae:	b580      	push	{r7, lr}
 80043b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(TOF1_GPIO_Pin);
 80043b2:	2010      	movs	r0, #16
 80043b4:	f001 fb74 	bl	8005aa0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80043b8:	bf00      	nop
 80043ba:	bd80      	pop	{r7, pc}

080043bc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80043bc:	b580      	push	{r7, lr}
 80043be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80043c0:	4802      	ldr	r0, [pc, #8]	@ (80043cc <DMA1_Channel1_IRQHandler+0x10>)
 80043c2:	f000 ff70 	bl	80052a6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80043c6:	bf00      	nop
 80043c8:	bd80      	pop	{r7, pc}
 80043ca:	bf00      	nop
 80043cc:	20000f4c 	.word	0x20000f4c

080043d0 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(TOF2_GPIO_Pin);
 80043d4:	2020      	movs	r0, #32
 80043d6:	f001 fb63 	bl	8005aa0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(TOF3_GPIO_Pin);
 80043da:	2040      	movs	r0, #64	@ 0x40
 80043dc:	f001 fb60 	bl	8005aa0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(TOF4_GPIO_Pin);
 80043e0:	2080      	movs	r0, #128	@ 0x80
 80043e2:	f001 fb5d 	bl	8005aa0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80043e6:	bf00      	nop
 80043e8:	bd80      	pop	{r7, pc}
	...

080043ec <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80043f0:	4802      	ldr	r0, [pc, #8]	@ (80043fc <TIM1_UP_TIM16_IRQHandler+0x10>)
 80043f2:	f003 fd17 	bl	8007e24 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80043f6:	bf00      	nop
 80043f8:	bd80      	pop	{r7, pc}
 80043fa:	bf00      	nop
 80043fc:	20000c5c 	.word	0x20000c5c

08004400 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004400:	b480      	push	{r7}
 8004402:	af00      	add	r7, sp, #0
  return 1;
 8004404:	2301      	movs	r3, #1
}
 8004406:	4618      	mov	r0, r3
 8004408:	46bd      	mov	sp, r7
 800440a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440e:	4770      	bx	lr

08004410 <_kill>:

int _kill(int pid, int sig)
{
 8004410:	b580      	push	{r7, lr}
 8004412:	b082      	sub	sp, #8
 8004414:	af00      	add	r7, sp, #0
 8004416:	6078      	str	r0, [r7, #4]
 8004418:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800441a:	f009 f8cd 	bl	800d5b8 <__errno>
 800441e:	4603      	mov	r3, r0
 8004420:	2216      	movs	r2, #22
 8004422:	601a      	str	r2, [r3, #0]
  return -1;
 8004424:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004428:	4618      	mov	r0, r3
 800442a:	3708      	adds	r7, #8
 800442c:	46bd      	mov	sp, r7
 800442e:	bd80      	pop	{r7, pc}

08004430 <_exit>:

void _exit (int status)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b082      	sub	sp, #8
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004438:	f04f 31ff 	mov.w	r1, #4294967295
 800443c:	6878      	ldr	r0, [r7, #4]
 800443e:	f7ff ffe7 	bl	8004410 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004442:	bf00      	nop
 8004444:	e7fd      	b.n	8004442 <_exit+0x12>

08004446 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004446:	b580      	push	{r7, lr}
 8004448:	b086      	sub	sp, #24
 800444a:	af00      	add	r7, sp, #0
 800444c:	60f8      	str	r0, [r7, #12]
 800444e:	60b9      	str	r1, [r7, #8]
 8004450:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004452:	2300      	movs	r3, #0
 8004454:	617b      	str	r3, [r7, #20]
 8004456:	e00a      	b.n	800446e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004458:	f3af 8000 	nop.w
 800445c:	4601      	mov	r1, r0
 800445e:	68bb      	ldr	r3, [r7, #8]
 8004460:	1c5a      	adds	r2, r3, #1
 8004462:	60ba      	str	r2, [r7, #8]
 8004464:	b2ca      	uxtb	r2, r1
 8004466:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004468:	697b      	ldr	r3, [r7, #20]
 800446a:	3301      	adds	r3, #1
 800446c:	617b      	str	r3, [r7, #20]
 800446e:	697a      	ldr	r2, [r7, #20]
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	429a      	cmp	r2, r3
 8004474:	dbf0      	blt.n	8004458 <_read+0x12>
  }

  return len;
 8004476:	687b      	ldr	r3, [r7, #4]
}
 8004478:	4618      	mov	r0, r3
 800447a:	3718      	adds	r7, #24
 800447c:	46bd      	mov	sp, r7
 800447e:	bd80      	pop	{r7, pc}

08004480 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004480:	b580      	push	{r7, lr}
 8004482:	b086      	sub	sp, #24
 8004484:	af00      	add	r7, sp, #0
 8004486:	60f8      	str	r0, [r7, #12]
 8004488:	60b9      	str	r1, [r7, #8]
 800448a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800448c:	2300      	movs	r3, #0
 800448e:	617b      	str	r3, [r7, #20]
 8004490:	e009      	b.n	80044a6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004492:	68bb      	ldr	r3, [r7, #8]
 8004494:	1c5a      	adds	r2, r3, #1
 8004496:	60ba      	str	r2, [r7, #8]
 8004498:	781b      	ldrb	r3, [r3, #0]
 800449a:	4618      	mov	r0, r3
 800449c:	f7ff fe36 	bl	800410c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80044a0:	697b      	ldr	r3, [r7, #20]
 80044a2:	3301      	adds	r3, #1
 80044a4:	617b      	str	r3, [r7, #20]
 80044a6:	697a      	ldr	r2, [r7, #20]
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	429a      	cmp	r2, r3
 80044ac:	dbf1      	blt.n	8004492 <_write+0x12>
  }
  return len;
 80044ae:	687b      	ldr	r3, [r7, #4]
}
 80044b0:	4618      	mov	r0, r3
 80044b2:	3718      	adds	r7, #24
 80044b4:	46bd      	mov	sp, r7
 80044b6:	bd80      	pop	{r7, pc}

080044b8 <_close>:

int _close(int file)
{
 80044b8:	b480      	push	{r7}
 80044ba:	b083      	sub	sp, #12
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80044c0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80044c4:	4618      	mov	r0, r3
 80044c6:	370c      	adds	r7, #12
 80044c8:	46bd      	mov	sp, r7
 80044ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ce:	4770      	bx	lr

080044d0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80044d0:	b480      	push	{r7}
 80044d2:	b083      	sub	sp, #12
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
 80044d8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80044e0:	605a      	str	r2, [r3, #4]
  return 0;
 80044e2:	2300      	movs	r3, #0
}
 80044e4:	4618      	mov	r0, r3
 80044e6:	370c      	adds	r7, #12
 80044e8:	46bd      	mov	sp, r7
 80044ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ee:	4770      	bx	lr

080044f0 <_isatty>:

int _isatty(int file)
{
 80044f0:	b480      	push	{r7}
 80044f2:	b083      	sub	sp, #12
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80044f8:	2301      	movs	r3, #1
}
 80044fa:	4618      	mov	r0, r3
 80044fc:	370c      	adds	r7, #12
 80044fe:	46bd      	mov	sp, r7
 8004500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004504:	4770      	bx	lr

08004506 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004506:	b480      	push	{r7}
 8004508:	b085      	sub	sp, #20
 800450a:	af00      	add	r7, sp, #0
 800450c:	60f8      	str	r0, [r7, #12]
 800450e:	60b9      	str	r1, [r7, #8]
 8004510:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004512:	2300      	movs	r3, #0
}
 8004514:	4618      	mov	r0, r3
 8004516:	3714      	adds	r7, #20
 8004518:	46bd      	mov	sp, r7
 800451a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451e:	4770      	bx	lr

08004520 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004520:	b580      	push	{r7, lr}
 8004522:	b086      	sub	sp, #24
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004528:	4a14      	ldr	r2, [pc, #80]	@ (800457c <_sbrk+0x5c>)
 800452a:	4b15      	ldr	r3, [pc, #84]	@ (8004580 <_sbrk+0x60>)
 800452c:	1ad3      	subs	r3, r2, r3
 800452e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004530:	697b      	ldr	r3, [r7, #20]
 8004532:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004534:	4b13      	ldr	r3, [pc, #76]	@ (8004584 <_sbrk+0x64>)
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	2b00      	cmp	r3, #0
 800453a:	d102      	bne.n	8004542 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800453c:	4b11      	ldr	r3, [pc, #68]	@ (8004584 <_sbrk+0x64>)
 800453e:	4a12      	ldr	r2, [pc, #72]	@ (8004588 <_sbrk+0x68>)
 8004540:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004542:	4b10      	ldr	r3, [pc, #64]	@ (8004584 <_sbrk+0x64>)
 8004544:	681a      	ldr	r2, [r3, #0]
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	4413      	add	r3, r2
 800454a:	693a      	ldr	r2, [r7, #16]
 800454c:	429a      	cmp	r2, r3
 800454e:	d207      	bcs.n	8004560 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004550:	f009 f832 	bl	800d5b8 <__errno>
 8004554:	4603      	mov	r3, r0
 8004556:	220c      	movs	r2, #12
 8004558:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800455a:	f04f 33ff 	mov.w	r3, #4294967295
 800455e:	e009      	b.n	8004574 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004560:	4b08      	ldr	r3, [pc, #32]	@ (8004584 <_sbrk+0x64>)
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004566:	4b07      	ldr	r3, [pc, #28]	@ (8004584 <_sbrk+0x64>)
 8004568:	681a      	ldr	r2, [r3, #0]
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	4413      	add	r3, r2
 800456e:	4a05      	ldr	r2, [pc, #20]	@ (8004584 <_sbrk+0x64>)
 8004570:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004572:	68fb      	ldr	r3, [r7, #12]
}
 8004574:	4618      	mov	r0, r3
 8004576:	3718      	adds	r7, #24
 8004578:	46bd      	mov	sp, r7
 800457a:	bd80      	pop	{r7, pc}
 800457c:	20008000 	.word	0x20008000
 8004580:	00000400 	.word	0x00000400
 8004584:	20000ca8 	.word	0x20000ca8
 8004588:	20006070 	.word	0x20006070

0800458c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800458c:	b480      	push	{r7}
 800458e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004590:	4b06      	ldr	r3, [pc, #24]	@ (80045ac <SystemInit+0x20>)
 8004592:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004596:	4a05      	ldr	r2, [pc, #20]	@ (80045ac <SystemInit+0x20>)
 8004598:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800459c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80045a0:	bf00      	nop
 80045a2:	46bd      	mov	sp, r7
 80045a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a8:	4770      	bx	lr
 80045aa:	bf00      	nop
 80045ac:	e000ed00 	.word	0xe000ed00

080045b0 <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	b08c      	sub	sp, #48	@ 0x30
 80045b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80045b6:	f107 030c 	add.w	r3, r7, #12
 80045ba:	2224      	movs	r2, #36	@ 0x24
 80045bc:	2100      	movs	r1, #0
 80045be:	4618      	mov	r0, r3
 80045c0:	f008 ff4a 	bl	800d458 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80045c4:	463b      	mov	r3, r7
 80045c6:	2200      	movs	r2, #0
 80045c8:	601a      	str	r2, [r3, #0]
 80045ca:	605a      	str	r2, [r3, #4]
 80045cc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80045ce:	4b21      	ldr	r3, [pc, #132]	@ (8004654 <MX_TIM2_Init+0xa4>)
 80045d0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80045d4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80045d6:	4b1f      	ldr	r3, [pc, #124]	@ (8004654 <MX_TIM2_Init+0xa4>)
 80045d8:	2200      	movs	r2, #0
 80045da:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80045dc:	4b1d      	ldr	r3, [pc, #116]	@ (8004654 <MX_TIM2_Init+0xa4>)
 80045de:	2200      	movs	r2, #0
 80045e0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80045e2:	4b1c      	ldr	r3, [pc, #112]	@ (8004654 <MX_TIM2_Init+0xa4>)
 80045e4:	f04f 32ff 	mov.w	r2, #4294967295
 80045e8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80045ea:	4b1a      	ldr	r3, [pc, #104]	@ (8004654 <MX_TIM2_Init+0xa4>)
 80045ec:	2200      	movs	r2, #0
 80045ee:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80045f0:	4b18      	ldr	r3, [pc, #96]	@ (8004654 <MX_TIM2_Init+0xa4>)
 80045f2:	2200      	movs	r2, #0
 80045f4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80045f6:	2303      	movs	r3, #3
 80045f8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80045fa:	2300      	movs	r3, #0
 80045fc:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80045fe:	2301      	movs	r3, #1
 8004600:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8004602:	2300      	movs	r3, #0
 8004604:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8004606:	2300      	movs	r3, #0
 8004608:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800460a:	2300      	movs	r3, #0
 800460c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800460e:	2301      	movs	r3, #1
 8004610:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8004612:	2300      	movs	r3, #0
 8004614:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8004616:	2300      	movs	r3, #0
 8004618:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 800461a:	f107 030c 	add.w	r3, r7, #12
 800461e:	4619      	mov	r1, r3
 8004620:	480c      	ldr	r0, [pc, #48]	@ (8004654 <MX_TIM2_Init+0xa4>)
 8004622:	f003 facb 	bl	8007bbc <HAL_TIM_Encoder_Init>
 8004626:	4603      	mov	r3, r0
 8004628:	2b00      	cmp	r3, #0
 800462a:	d001      	beq.n	8004630 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 800462c:	f7ff fe08 	bl	8004240 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004630:	2300      	movs	r3, #0
 8004632:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004634:	2300      	movs	r3, #0
 8004636:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004638:	463b      	mov	r3, r7
 800463a:	4619      	mov	r1, r3
 800463c:	4805      	ldr	r0, [pc, #20]	@ (8004654 <MX_TIM2_Init+0xa4>)
 800463e:	f004 fa35 	bl	8008aac <HAL_TIMEx_MasterConfigSynchronization>
 8004642:	4603      	mov	r3, r0
 8004644:	2b00      	cmp	r3, #0
 8004646:	d001      	beq.n	800464c <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8004648:	f7ff fdfa 	bl	8004240 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800464c:	bf00      	nop
 800464e:	3730      	adds	r7, #48	@ 0x30
 8004650:	46bd      	mov	sp, r7
 8004652:	bd80      	pop	{r7, pc}
 8004654:	20000cac 	.word	0x20000cac

08004658 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8004658:	b580      	push	{r7, lr}
 800465a:	b08a      	sub	sp, #40	@ 0x28
 800465c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800465e:	f107 031c 	add.w	r3, r7, #28
 8004662:	2200      	movs	r2, #0
 8004664:	601a      	str	r2, [r3, #0]
 8004666:	605a      	str	r2, [r3, #4]
 8004668:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800466a:	463b      	mov	r3, r7
 800466c:	2200      	movs	r2, #0
 800466e:	601a      	str	r2, [r3, #0]
 8004670:	605a      	str	r2, [r3, #4]
 8004672:	609a      	str	r2, [r3, #8]
 8004674:	60da      	str	r2, [r3, #12]
 8004676:	611a      	str	r2, [r3, #16]
 8004678:	615a      	str	r2, [r3, #20]
 800467a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800467c:	4b32      	ldr	r3, [pc, #200]	@ (8004748 <MX_TIM3_Init+0xf0>)
 800467e:	4a33      	ldr	r2, [pc, #204]	@ (800474c <MX_TIM3_Init+0xf4>)
 8004680:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7;
 8004682:	4b31      	ldr	r3, [pc, #196]	@ (8004748 <MX_TIM3_Init+0xf0>)
 8004684:	2207      	movs	r2, #7
 8004686:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004688:	4b2f      	ldr	r3, [pc, #188]	@ (8004748 <MX_TIM3_Init+0xf0>)
 800468a:	2200      	movs	r2, #0
 800468c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000;
 800468e:	4b2e      	ldr	r3, [pc, #184]	@ (8004748 <MX_TIM3_Init+0xf0>)
 8004690:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004694:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004696:	4b2c      	ldr	r3, [pc, #176]	@ (8004748 <MX_TIM3_Init+0xf0>)
 8004698:	2200      	movs	r2, #0
 800469a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800469c:	4b2a      	ldr	r3, [pc, #168]	@ (8004748 <MX_TIM3_Init+0xf0>)
 800469e:	2200      	movs	r2, #0
 80046a0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80046a2:	4829      	ldr	r0, [pc, #164]	@ (8004748 <MX_TIM3_Init+0xf0>)
 80046a4:	f003 f932 	bl	800790c <HAL_TIM_PWM_Init>
 80046a8:	4603      	mov	r3, r0
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d001      	beq.n	80046b2 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 80046ae:	f7ff fdc7 	bl	8004240 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80046b2:	2300      	movs	r3, #0
 80046b4:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80046b6:	2300      	movs	r3, #0
 80046b8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80046ba:	f107 031c 	add.w	r3, r7, #28
 80046be:	4619      	mov	r1, r3
 80046c0:	4821      	ldr	r0, [pc, #132]	@ (8004748 <MX_TIM3_Init+0xf0>)
 80046c2:	f004 f9f3 	bl	8008aac <HAL_TIMEx_MasterConfigSynchronization>
 80046c6:	4603      	mov	r3, r0
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d001      	beq.n	80046d0 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 80046cc:	f7ff fdb8 	bl	8004240 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80046d0:	2360      	movs	r3, #96	@ 0x60
 80046d2:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80046d4:	2300      	movs	r3, #0
 80046d6:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80046d8:	2300      	movs	r3, #0
 80046da:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80046dc:	2300      	movs	r3, #0
 80046de:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80046e0:	463b      	mov	r3, r7
 80046e2:	2200      	movs	r2, #0
 80046e4:	4619      	mov	r1, r3
 80046e6:	4818      	ldr	r0, [pc, #96]	@ (8004748 <MX_TIM3_Init+0xf0>)
 80046e8:	f003 fcec 	bl	80080c4 <HAL_TIM_PWM_ConfigChannel>
 80046ec:	4603      	mov	r3, r0
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d001      	beq.n	80046f6 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 80046f2:	f7ff fda5 	bl	8004240 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80046f6:	463b      	mov	r3, r7
 80046f8:	2204      	movs	r2, #4
 80046fa:	4619      	mov	r1, r3
 80046fc:	4812      	ldr	r0, [pc, #72]	@ (8004748 <MX_TIM3_Init+0xf0>)
 80046fe:	f003 fce1 	bl	80080c4 <HAL_TIM_PWM_ConfigChannel>
 8004702:	4603      	mov	r3, r0
 8004704:	2b00      	cmp	r3, #0
 8004706:	d001      	beq.n	800470c <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8004708:	f7ff fd9a 	bl	8004240 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800470c:	463b      	mov	r3, r7
 800470e:	2208      	movs	r2, #8
 8004710:	4619      	mov	r1, r3
 8004712:	480d      	ldr	r0, [pc, #52]	@ (8004748 <MX_TIM3_Init+0xf0>)
 8004714:	f003 fcd6 	bl	80080c4 <HAL_TIM_PWM_ConfigChannel>
 8004718:	4603      	mov	r3, r0
 800471a:	2b00      	cmp	r3, #0
 800471c:	d001      	beq.n	8004722 <MX_TIM3_Init+0xca>
  {
    Error_Handler();
 800471e:	f7ff fd8f 	bl	8004240 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004722:	463b      	mov	r3, r7
 8004724:	220c      	movs	r2, #12
 8004726:	4619      	mov	r1, r3
 8004728:	4807      	ldr	r0, [pc, #28]	@ (8004748 <MX_TIM3_Init+0xf0>)
 800472a:	f003 fccb 	bl	80080c4 <HAL_TIM_PWM_ConfigChannel>
 800472e:	4603      	mov	r3, r0
 8004730:	2b00      	cmp	r3, #0
 8004732:	d001      	beq.n	8004738 <MX_TIM3_Init+0xe0>
  {
    Error_Handler();
 8004734:	f7ff fd84 	bl	8004240 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8004738:	4803      	ldr	r0, [pc, #12]	@ (8004748 <MX_TIM3_Init+0xf0>)
 800473a:	f000 f8f1 	bl	8004920 <HAL_TIM_MspPostInit>

}
 800473e:	bf00      	nop
 8004740:	3728      	adds	r7, #40	@ 0x28
 8004742:	46bd      	mov	sp, r7
 8004744:	bd80      	pop	{r7, pc}
 8004746:	bf00      	nop
 8004748:	20000cf8 	.word	0x20000cf8
 800474c:	40000400 	.word	0x40000400

08004750 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b08c      	sub	sp, #48	@ 0x30
 8004754:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8004756:	f107 030c 	add.w	r3, r7, #12
 800475a:	2224      	movs	r2, #36	@ 0x24
 800475c:	2100      	movs	r1, #0
 800475e:	4618      	mov	r0, r3
 8004760:	f008 fe7a 	bl	800d458 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004764:	463b      	mov	r3, r7
 8004766:	2200      	movs	r2, #0
 8004768:	601a      	str	r2, [r3, #0]
 800476a:	605a      	str	r2, [r3, #4]
 800476c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800476e:	4b21      	ldr	r3, [pc, #132]	@ (80047f4 <MX_TIM4_Init+0xa4>)
 8004770:	4a21      	ldr	r2, [pc, #132]	@ (80047f8 <MX_TIM4_Init+0xa8>)
 8004772:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8004774:	4b1f      	ldr	r3, [pc, #124]	@ (80047f4 <MX_TIM4_Init+0xa4>)
 8004776:	2200      	movs	r2, #0
 8004778:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800477a:	4b1e      	ldr	r3, [pc, #120]	@ (80047f4 <MX_TIM4_Init+0xa4>)
 800477c:	2200      	movs	r2, #0
 800477e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8004780:	4b1c      	ldr	r3, [pc, #112]	@ (80047f4 <MX_TIM4_Init+0xa4>)
 8004782:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004786:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004788:	4b1a      	ldr	r3, [pc, #104]	@ (80047f4 <MX_TIM4_Init+0xa4>)
 800478a:	2200      	movs	r2, #0
 800478c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800478e:	4b19      	ldr	r3, [pc, #100]	@ (80047f4 <MX_TIM4_Init+0xa4>)
 8004790:	2200      	movs	r2, #0
 8004792:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8004794:	2303      	movs	r3, #3
 8004796:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8004798:	2300      	movs	r3, #0
 800479a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800479c:	2301      	movs	r3, #1
 800479e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80047a0:	2300      	movs	r3, #0
 80047a2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80047a4:	2300      	movs	r3, #0
 80047a6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80047a8:	2300      	movs	r3, #0
 80047aa:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80047ac:	2301      	movs	r3, #1
 80047ae:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80047b0:	2300      	movs	r3, #0
 80047b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80047b4:	2300      	movs	r3, #0
 80047b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80047b8:	f107 030c 	add.w	r3, r7, #12
 80047bc:	4619      	mov	r1, r3
 80047be:	480d      	ldr	r0, [pc, #52]	@ (80047f4 <MX_TIM4_Init+0xa4>)
 80047c0:	f003 f9fc 	bl	8007bbc <HAL_TIM_Encoder_Init>
 80047c4:	4603      	mov	r3, r0
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d001      	beq.n	80047ce <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 80047ca:	f7ff fd39 	bl	8004240 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80047ce:	2300      	movs	r3, #0
 80047d0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80047d2:	2300      	movs	r3, #0
 80047d4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80047d6:	463b      	mov	r3, r7
 80047d8:	4619      	mov	r1, r3
 80047da:	4806      	ldr	r0, [pc, #24]	@ (80047f4 <MX_TIM4_Init+0xa4>)
 80047dc:	f004 f966 	bl	8008aac <HAL_TIMEx_MasterConfigSynchronization>
 80047e0:	4603      	mov	r3, r0
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d001      	beq.n	80047ea <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 80047e6:	f7ff fd2b 	bl	8004240 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80047ea:	bf00      	nop
 80047ec:	3730      	adds	r7, #48	@ 0x30
 80047ee:	46bd      	mov	sp, r7
 80047f0:	bd80      	pop	{r7, pc}
 80047f2:	bf00      	nop
 80047f4:	20000d44 	.word	0x20000d44
 80047f8:	40000800 	.word	0x40000800

080047fc <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80047fc:	b580      	push	{r7, lr}
 80047fe:	b08c      	sub	sp, #48	@ 0x30
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004804:	f107 031c 	add.w	r3, r7, #28
 8004808:	2200      	movs	r2, #0
 800480a:	601a      	str	r2, [r3, #0]
 800480c:	605a      	str	r2, [r3, #4]
 800480e:	609a      	str	r2, [r3, #8]
 8004810:	60da      	str	r2, [r3, #12]
 8004812:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800481c:	d129      	bne.n	8004872 <HAL_TIM_Encoder_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800481e:	4b2e      	ldr	r3, [pc, #184]	@ (80048d8 <HAL_TIM_Encoder_MspInit+0xdc>)
 8004820:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004822:	4a2d      	ldr	r2, [pc, #180]	@ (80048d8 <HAL_TIM_Encoder_MspInit+0xdc>)
 8004824:	f043 0301 	orr.w	r3, r3, #1
 8004828:	6593      	str	r3, [r2, #88]	@ 0x58
 800482a:	4b2b      	ldr	r3, [pc, #172]	@ (80048d8 <HAL_TIM_Encoder_MspInit+0xdc>)
 800482c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800482e:	f003 0301 	and.w	r3, r3, #1
 8004832:	61bb      	str	r3, [r7, #24]
 8004834:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004836:	4b28      	ldr	r3, [pc, #160]	@ (80048d8 <HAL_TIM_Encoder_MspInit+0xdc>)
 8004838:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800483a:	4a27      	ldr	r2, [pc, #156]	@ (80048d8 <HAL_TIM_Encoder_MspInit+0xdc>)
 800483c:	f043 0301 	orr.w	r3, r3, #1
 8004840:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004842:	4b25      	ldr	r3, [pc, #148]	@ (80048d8 <HAL_TIM_Encoder_MspInit+0xdc>)
 8004844:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004846:	f003 0301 	and.w	r3, r3, #1
 800484a:	617b      	str	r3, [r7, #20]
 800484c:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = ENC1_PH1_Pin|ENC1_PH2_Pin;
 800484e:	2303      	movs	r3, #3
 8004850:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004852:	2302      	movs	r3, #2
 8004854:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004856:	2300      	movs	r3, #0
 8004858:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800485a:	2300      	movs	r3, #0
 800485c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800485e:	2301      	movs	r3, #1
 8004860:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004862:	f107 031c 	add.w	r3, r7, #28
 8004866:	4619      	mov	r1, r3
 8004868:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800486c:	f000 fe6a 	bl	8005544 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8004870:	e02e      	b.n	80048d0 <HAL_TIM_Encoder_MspInit+0xd4>
  else if(tim_encoderHandle->Instance==TIM4)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	4a19      	ldr	r2, [pc, #100]	@ (80048dc <HAL_TIM_Encoder_MspInit+0xe0>)
 8004878:	4293      	cmp	r3, r2
 800487a:	d129      	bne.n	80048d0 <HAL_TIM_Encoder_MspInit+0xd4>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800487c:	4b16      	ldr	r3, [pc, #88]	@ (80048d8 <HAL_TIM_Encoder_MspInit+0xdc>)
 800487e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004880:	4a15      	ldr	r2, [pc, #84]	@ (80048d8 <HAL_TIM_Encoder_MspInit+0xdc>)
 8004882:	f043 0304 	orr.w	r3, r3, #4
 8004886:	6593      	str	r3, [r2, #88]	@ 0x58
 8004888:	4b13      	ldr	r3, [pc, #76]	@ (80048d8 <HAL_TIM_Encoder_MspInit+0xdc>)
 800488a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800488c:	f003 0304 	and.w	r3, r3, #4
 8004890:	613b      	str	r3, [r7, #16]
 8004892:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004894:	4b10      	ldr	r3, [pc, #64]	@ (80048d8 <HAL_TIM_Encoder_MspInit+0xdc>)
 8004896:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004898:	4a0f      	ldr	r2, [pc, #60]	@ (80048d8 <HAL_TIM_Encoder_MspInit+0xdc>)
 800489a:	f043 0301 	orr.w	r3, r3, #1
 800489e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80048a0:	4b0d      	ldr	r3, [pc, #52]	@ (80048d8 <HAL_TIM_Encoder_MspInit+0xdc>)
 80048a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048a4:	f003 0301 	and.w	r3, r3, #1
 80048a8:	60fb      	str	r3, [r7, #12]
 80048aa:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ENC2_PH1_Pin|ENC2_PH2_Pin;
 80048ac:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80048b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80048b2:	2302      	movs	r3, #2
 80048b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048b6:	2300      	movs	r3, #0
 80048b8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80048ba:	2300      	movs	r3, #0
 80048bc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 80048be:	230a      	movs	r3, #10
 80048c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80048c2:	f107 031c 	add.w	r3, r7, #28
 80048c6:	4619      	mov	r1, r3
 80048c8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80048cc:	f000 fe3a 	bl	8005544 <HAL_GPIO_Init>
}
 80048d0:	bf00      	nop
 80048d2:	3730      	adds	r7, #48	@ 0x30
 80048d4:	46bd      	mov	sp, r7
 80048d6:	bd80      	pop	{r7, pc}
 80048d8:	40021000 	.word	0x40021000
 80048dc:	40000800 	.word	0x40000800

080048e0 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80048e0:	b480      	push	{r7}
 80048e2:	b085      	sub	sp, #20
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	4a0a      	ldr	r2, [pc, #40]	@ (8004918 <HAL_TIM_PWM_MspInit+0x38>)
 80048ee:	4293      	cmp	r3, r2
 80048f0:	d10b      	bne.n	800490a <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80048f2:	4b0a      	ldr	r3, [pc, #40]	@ (800491c <HAL_TIM_PWM_MspInit+0x3c>)
 80048f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048f6:	4a09      	ldr	r2, [pc, #36]	@ (800491c <HAL_TIM_PWM_MspInit+0x3c>)
 80048f8:	f043 0302 	orr.w	r3, r3, #2
 80048fc:	6593      	str	r3, [r2, #88]	@ 0x58
 80048fe:	4b07      	ldr	r3, [pc, #28]	@ (800491c <HAL_TIM_PWM_MspInit+0x3c>)
 8004900:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004902:	f003 0302 	and.w	r3, r3, #2
 8004906:	60fb      	str	r3, [r7, #12]
 8004908:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800490a:	bf00      	nop
 800490c:	3714      	adds	r7, #20
 800490e:	46bd      	mov	sp, r7
 8004910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004914:	4770      	bx	lr
 8004916:	bf00      	nop
 8004918:	40000400 	.word	0x40000400
 800491c:	40021000 	.word	0x40021000

08004920 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8004920:	b580      	push	{r7, lr}
 8004922:	b08a      	sub	sp, #40	@ 0x28
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004928:	f107 0314 	add.w	r3, r7, #20
 800492c:	2200      	movs	r2, #0
 800492e:	601a      	str	r2, [r3, #0]
 8004930:	605a      	str	r2, [r3, #4]
 8004932:	609a      	str	r2, [r3, #8]
 8004934:	60da      	str	r2, [r3, #12]
 8004936:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	4a1f      	ldr	r2, [pc, #124]	@ (80049bc <HAL_TIM_MspPostInit+0x9c>)
 800493e:	4293      	cmp	r3, r2
 8004940:	d138      	bne.n	80049b4 <HAL_TIM_MspPostInit+0x94>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004942:	4b1f      	ldr	r3, [pc, #124]	@ (80049c0 <HAL_TIM_MspPostInit+0xa0>)
 8004944:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004946:	4a1e      	ldr	r2, [pc, #120]	@ (80049c0 <HAL_TIM_MspPostInit+0xa0>)
 8004948:	f043 0301 	orr.w	r3, r3, #1
 800494c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800494e:	4b1c      	ldr	r3, [pc, #112]	@ (80049c0 <HAL_TIM_MspPostInit+0xa0>)
 8004950:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004952:	f003 0301 	and.w	r3, r3, #1
 8004956:	613b      	str	r3, [r7, #16]
 8004958:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800495a:	4b19      	ldr	r3, [pc, #100]	@ (80049c0 <HAL_TIM_MspPostInit+0xa0>)
 800495c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800495e:	4a18      	ldr	r2, [pc, #96]	@ (80049c0 <HAL_TIM_MspPostInit+0xa0>)
 8004960:	f043 0302 	orr.w	r3, r3, #2
 8004964:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004966:	4b16      	ldr	r3, [pc, #88]	@ (80049c0 <HAL_TIM_MspPostInit+0xa0>)
 8004968:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800496a:	f003 0302 	and.w	r3, r3, #2
 800496e:	60fb      	str	r3, [r7, #12]
 8004970:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = PWM_Mot1_CH1_Pin|PWM_Mot1_CH2_Pin;
 8004972:	23c0      	movs	r3, #192	@ 0xc0
 8004974:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004976:	2302      	movs	r3, #2
 8004978:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800497a:	2300      	movs	r3, #0
 800497c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800497e:	2300      	movs	r3, #0
 8004980:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004982:	2302      	movs	r3, #2
 8004984:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004986:	f107 0314 	add.w	r3, r7, #20
 800498a:	4619      	mov	r1, r3
 800498c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004990:	f000 fdd8 	bl	8005544 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PWM_Mot2_CH1_Pin|PWM_Mot2_CH2_Pin;
 8004994:	2303      	movs	r3, #3
 8004996:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004998:	2302      	movs	r3, #2
 800499a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800499c:	2300      	movs	r3, #0
 800499e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80049a0:	2300      	movs	r3, #0
 80049a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80049a4:	2302      	movs	r3, #2
 80049a6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80049a8:	f107 0314 	add.w	r3, r7, #20
 80049ac:	4619      	mov	r1, r3
 80049ae:	4805      	ldr	r0, [pc, #20]	@ (80049c4 <HAL_TIM_MspPostInit+0xa4>)
 80049b0:	f000 fdc8 	bl	8005544 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80049b4:	bf00      	nop
 80049b6:	3728      	adds	r7, #40	@ 0x28
 80049b8:	46bd      	mov	sp, r7
 80049ba:	bd80      	pop	{r7, pc}
 80049bc:	40000400 	.word	0x40000400
 80049c0:	40021000 	.word	0x40021000
 80049c4:	48000400 	.word	0x48000400

080049c8 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80049c8:	b580      	push	{r7, lr}
 80049ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80049cc:	4b22      	ldr	r3, [pc, #136]	@ (8004a58 <MX_USART1_UART_Init+0x90>)
 80049ce:	4a23      	ldr	r2, [pc, #140]	@ (8004a5c <MX_USART1_UART_Init+0x94>)
 80049d0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80049d2:	4b21      	ldr	r3, [pc, #132]	@ (8004a58 <MX_USART1_UART_Init+0x90>)
 80049d4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80049d8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80049da:	4b1f      	ldr	r3, [pc, #124]	@ (8004a58 <MX_USART1_UART_Init+0x90>)
 80049dc:	2200      	movs	r2, #0
 80049de:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80049e0:	4b1d      	ldr	r3, [pc, #116]	@ (8004a58 <MX_USART1_UART_Init+0x90>)
 80049e2:	2200      	movs	r2, #0
 80049e4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80049e6:	4b1c      	ldr	r3, [pc, #112]	@ (8004a58 <MX_USART1_UART_Init+0x90>)
 80049e8:	2200      	movs	r2, #0
 80049ea:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80049ec:	4b1a      	ldr	r3, [pc, #104]	@ (8004a58 <MX_USART1_UART_Init+0x90>)
 80049ee:	220c      	movs	r2, #12
 80049f0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80049f2:	4b19      	ldr	r3, [pc, #100]	@ (8004a58 <MX_USART1_UART_Init+0x90>)
 80049f4:	2200      	movs	r2, #0
 80049f6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80049f8:	4b17      	ldr	r3, [pc, #92]	@ (8004a58 <MX_USART1_UART_Init+0x90>)
 80049fa:	2200      	movs	r2, #0
 80049fc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80049fe:	4b16      	ldr	r3, [pc, #88]	@ (8004a58 <MX_USART1_UART_Init+0x90>)
 8004a00:	2200      	movs	r2, #0
 8004a02:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004a04:	4b14      	ldr	r3, [pc, #80]	@ (8004a58 <MX_USART1_UART_Init+0x90>)
 8004a06:	2200      	movs	r2, #0
 8004a08:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004a0a:	4b13      	ldr	r3, [pc, #76]	@ (8004a58 <MX_USART1_UART_Init+0x90>)
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004a10:	4811      	ldr	r0, [pc, #68]	@ (8004a58 <MX_USART1_UART_Init+0x90>)
 8004a12:	f004 f913 	bl	8008c3c <HAL_UART_Init>
 8004a16:	4603      	mov	r3, r0
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d001      	beq.n	8004a20 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8004a1c:	f7ff fc10 	bl	8004240 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004a20:	2100      	movs	r1, #0
 8004a22:	480d      	ldr	r0, [pc, #52]	@ (8004a58 <MX_USART1_UART_Init+0x90>)
 8004a24:	f005 f9b7 	bl	8009d96 <HAL_UARTEx_SetTxFifoThreshold>
 8004a28:	4603      	mov	r3, r0
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d001      	beq.n	8004a32 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8004a2e:	f7ff fc07 	bl	8004240 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004a32:	2100      	movs	r1, #0
 8004a34:	4808      	ldr	r0, [pc, #32]	@ (8004a58 <MX_USART1_UART_Init+0x90>)
 8004a36:	f005 f9ec 	bl	8009e12 <HAL_UARTEx_SetRxFifoThreshold>
 8004a3a:	4603      	mov	r3, r0
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d001      	beq.n	8004a44 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8004a40:	f7ff fbfe 	bl	8004240 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8004a44:	4804      	ldr	r0, [pc, #16]	@ (8004a58 <MX_USART1_UART_Init+0x90>)
 8004a46:	f005 f96d 	bl	8009d24 <HAL_UARTEx_DisableFifoMode>
 8004a4a:	4603      	mov	r3, r0
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d001      	beq.n	8004a54 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8004a50:	f7ff fbf6 	bl	8004240 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004a54:	bf00      	nop
 8004a56:	bd80      	pop	{r7, pc}
 8004a58:	20000d90 	.word	0x20000d90
 8004a5c:	40013800 	.word	0x40013800

08004a60 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8004a60:	b580      	push	{r7, lr}
 8004a62:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004a64:	4b22      	ldr	r3, [pc, #136]	@ (8004af0 <MX_USART2_UART_Init+0x90>)
 8004a66:	4a23      	ldr	r2, [pc, #140]	@ (8004af4 <MX_USART2_UART_Init+0x94>)
 8004a68:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8004a6a:	4b21      	ldr	r3, [pc, #132]	@ (8004af0 <MX_USART2_UART_Init+0x90>)
 8004a6c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004a70:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004a72:	4b1f      	ldr	r3, [pc, #124]	@ (8004af0 <MX_USART2_UART_Init+0x90>)
 8004a74:	2200      	movs	r2, #0
 8004a76:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004a78:	4b1d      	ldr	r3, [pc, #116]	@ (8004af0 <MX_USART2_UART_Init+0x90>)
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004a7e:	4b1c      	ldr	r3, [pc, #112]	@ (8004af0 <MX_USART2_UART_Init+0x90>)
 8004a80:	2200      	movs	r2, #0
 8004a82:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_RX;
 8004a84:	4b1a      	ldr	r3, [pc, #104]	@ (8004af0 <MX_USART2_UART_Init+0x90>)
 8004a86:	2204      	movs	r2, #4
 8004a88:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004a8a:	4b19      	ldr	r3, [pc, #100]	@ (8004af0 <MX_USART2_UART_Init+0x90>)
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004a90:	4b17      	ldr	r3, [pc, #92]	@ (8004af0 <MX_USART2_UART_Init+0x90>)
 8004a92:	2200      	movs	r2, #0
 8004a94:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004a96:	4b16      	ldr	r3, [pc, #88]	@ (8004af0 <MX_USART2_UART_Init+0x90>)
 8004a98:	2200      	movs	r2, #0
 8004a9a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004a9c:	4b14      	ldr	r3, [pc, #80]	@ (8004af0 <MX_USART2_UART_Init+0x90>)
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004aa2:	4b13      	ldr	r3, [pc, #76]	@ (8004af0 <MX_USART2_UART_Init+0x90>)
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_HalfDuplex_Init(&huart2) != HAL_OK)
 8004aa8:	4811      	ldr	r0, [pc, #68]	@ (8004af0 <MX_USART2_UART_Init+0x90>)
 8004aaa:	f004 f917 	bl	8008cdc <HAL_HalfDuplex_Init>
 8004aae:	4603      	mov	r3, r0
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d001      	beq.n	8004ab8 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8004ab4:	f7ff fbc4 	bl	8004240 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004ab8:	2100      	movs	r1, #0
 8004aba:	480d      	ldr	r0, [pc, #52]	@ (8004af0 <MX_USART2_UART_Init+0x90>)
 8004abc:	f005 f96b 	bl	8009d96 <HAL_UARTEx_SetTxFifoThreshold>
 8004ac0:	4603      	mov	r3, r0
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d001      	beq.n	8004aca <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8004ac6:	f7ff fbbb 	bl	8004240 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004aca:	2100      	movs	r1, #0
 8004acc:	4808      	ldr	r0, [pc, #32]	@ (8004af0 <MX_USART2_UART_Init+0x90>)
 8004ace:	f005 f9a0 	bl	8009e12 <HAL_UARTEx_SetRxFifoThreshold>
 8004ad2:	4603      	mov	r3, r0
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d001      	beq.n	8004adc <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8004ad8:	f7ff fbb2 	bl	8004240 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8004adc:	4804      	ldr	r0, [pc, #16]	@ (8004af0 <MX_USART2_UART_Init+0x90>)
 8004ade:	f005 f921 	bl	8009d24 <HAL_UARTEx_DisableFifoMode>
 8004ae2:	4603      	mov	r3, r0
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d001      	beq.n	8004aec <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8004ae8:	f7ff fbaa 	bl	8004240 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8004aec:	bf00      	nop
 8004aee:	bd80      	pop	{r7, pc}
 8004af0:	20000e24 	.word	0x20000e24
 8004af4:	40004400 	.word	0x40004400

08004af8 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8004af8:	b580      	push	{r7, lr}
 8004afa:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8004afc:	4b22      	ldr	r3, [pc, #136]	@ (8004b88 <MX_USART3_UART_Init+0x90>)
 8004afe:	4a23      	ldr	r2, [pc, #140]	@ (8004b8c <MX_USART3_UART_Init+0x94>)
 8004b00:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8004b02:	4b21      	ldr	r3, [pc, #132]	@ (8004b88 <MX_USART3_UART_Init+0x90>)
 8004b04:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004b08:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8004b0a:	4b1f      	ldr	r3, [pc, #124]	@ (8004b88 <MX_USART3_UART_Init+0x90>)
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8004b10:	4b1d      	ldr	r3, [pc, #116]	@ (8004b88 <MX_USART3_UART_Init+0x90>)
 8004b12:	2200      	movs	r2, #0
 8004b14:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8004b16:	4b1c      	ldr	r3, [pc, #112]	@ (8004b88 <MX_USART3_UART_Init+0x90>)
 8004b18:	2200      	movs	r2, #0
 8004b1a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8004b1c:	4b1a      	ldr	r3, [pc, #104]	@ (8004b88 <MX_USART3_UART_Init+0x90>)
 8004b1e:	220c      	movs	r2, #12
 8004b20:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004b22:	4b19      	ldr	r3, [pc, #100]	@ (8004b88 <MX_USART3_UART_Init+0x90>)
 8004b24:	2200      	movs	r2, #0
 8004b26:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8004b28:	4b17      	ldr	r3, [pc, #92]	@ (8004b88 <MX_USART3_UART_Init+0x90>)
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004b2e:	4b16      	ldr	r3, [pc, #88]	@ (8004b88 <MX_USART3_UART_Init+0x90>)
 8004b30:	2200      	movs	r2, #0
 8004b32:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004b34:	4b14      	ldr	r3, [pc, #80]	@ (8004b88 <MX_USART3_UART_Init+0x90>)
 8004b36:	2200      	movs	r2, #0
 8004b38:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004b3a:	4b13      	ldr	r3, [pc, #76]	@ (8004b88 <MX_USART3_UART_Init+0x90>)
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8004b40:	4811      	ldr	r0, [pc, #68]	@ (8004b88 <MX_USART3_UART_Init+0x90>)
 8004b42:	f004 f87b 	bl	8008c3c <HAL_UART_Init>
 8004b46:	4603      	mov	r3, r0
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d001      	beq.n	8004b50 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8004b4c:	f7ff fb78 	bl	8004240 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004b50:	2100      	movs	r1, #0
 8004b52:	480d      	ldr	r0, [pc, #52]	@ (8004b88 <MX_USART3_UART_Init+0x90>)
 8004b54:	f005 f91f 	bl	8009d96 <HAL_UARTEx_SetTxFifoThreshold>
 8004b58:	4603      	mov	r3, r0
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d001      	beq.n	8004b62 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8004b5e:	f7ff fb6f 	bl	8004240 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004b62:	2100      	movs	r1, #0
 8004b64:	4808      	ldr	r0, [pc, #32]	@ (8004b88 <MX_USART3_UART_Init+0x90>)
 8004b66:	f005 f954 	bl	8009e12 <HAL_UARTEx_SetRxFifoThreshold>
 8004b6a:	4603      	mov	r3, r0
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d001      	beq.n	8004b74 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8004b70:	f7ff fb66 	bl	8004240 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8004b74:	4804      	ldr	r0, [pc, #16]	@ (8004b88 <MX_USART3_UART_Init+0x90>)
 8004b76:	f005 f8d5 	bl	8009d24 <HAL_UARTEx_DisableFifoMode>
 8004b7a:	4603      	mov	r3, r0
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d001      	beq.n	8004b84 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8004b80:	f7ff fb5e 	bl	8004240 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8004b84:	bf00      	nop
 8004b86:	bd80      	pop	{r7, pc}
 8004b88:	20000eb8 	.word	0x20000eb8
 8004b8c:	40004800 	.word	0x40004800

08004b90 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b09e      	sub	sp, #120	@ 0x78
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b98:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	601a      	str	r2, [r3, #0]
 8004ba0:	605a      	str	r2, [r3, #4]
 8004ba2:	609a      	str	r2, [r3, #8]
 8004ba4:	60da      	str	r2, [r3, #12]
 8004ba6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004ba8:	f107 0320 	add.w	r3, r7, #32
 8004bac:	2244      	movs	r2, #68	@ 0x44
 8004bae:	2100      	movs	r1, #0
 8004bb0:	4618      	mov	r0, r3
 8004bb2:	f008 fc51 	bl	800d458 <memset>
  if(uartHandle->Instance==USART1)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	4a71      	ldr	r2, [pc, #452]	@ (8004d80 <HAL_UART_MspInit+0x1f0>)
 8004bbc:	4293      	cmp	r3, r2
 8004bbe:	d138      	bne.n	8004c32 <HAL_UART_MspInit+0xa2>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8004bc0:	2301      	movs	r3, #1
 8004bc2:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8004bc4:	2300      	movs	r3, #0
 8004bc6:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004bc8:	f107 0320 	add.w	r3, r7, #32
 8004bcc:	4618      	mov	r0, r3
 8004bce:	f002 fbe1 	bl	8007394 <HAL_RCCEx_PeriphCLKConfig>
 8004bd2:	4603      	mov	r3, r0
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d001      	beq.n	8004bdc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8004bd8:	f7ff fb32 	bl	8004240 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004bdc:	4b69      	ldr	r3, [pc, #420]	@ (8004d84 <HAL_UART_MspInit+0x1f4>)
 8004bde:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004be0:	4a68      	ldr	r2, [pc, #416]	@ (8004d84 <HAL_UART_MspInit+0x1f4>)
 8004be2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004be6:	6613      	str	r3, [r2, #96]	@ 0x60
 8004be8:	4b66      	ldr	r3, [pc, #408]	@ (8004d84 <HAL_UART_MspInit+0x1f4>)
 8004bea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004bec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004bf0:	61fb      	str	r3, [r7, #28]
 8004bf2:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004bf4:	4b63      	ldr	r3, [pc, #396]	@ (8004d84 <HAL_UART_MspInit+0x1f4>)
 8004bf6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004bf8:	4a62      	ldr	r2, [pc, #392]	@ (8004d84 <HAL_UART_MspInit+0x1f4>)
 8004bfa:	f043 0301 	orr.w	r3, r3, #1
 8004bfe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004c00:	4b60      	ldr	r3, [pc, #384]	@ (8004d84 <HAL_UART_MspInit+0x1f4>)
 8004c02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c04:	f003 0301 	and.w	r3, r3, #1
 8004c08:	61bb      	str	r3, [r7, #24]
 8004c0a:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8004c0c:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8004c10:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c12:	2302      	movs	r3, #2
 8004c14:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c16:	2300      	movs	r3, #0
 8004c18:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004c1e:	2307      	movs	r3, #7
 8004c20:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c22:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8004c26:	4619      	mov	r1, r3
 8004c28:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004c2c:	f000 fc8a 	bl	8005544 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8004c30:	e0a2      	b.n	8004d78 <HAL_UART_MspInit+0x1e8>
  else if(uartHandle->Instance==USART2)
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	4a54      	ldr	r2, [pc, #336]	@ (8004d88 <HAL_UART_MspInit+0x1f8>)
 8004c38:	4293      	cmp	r3, r2
 8004c3a:	d161      	bne.n	8004d00 <HAL_UART_MspInit+0x170>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8004c3c:	2302      	movs	r3, #2
 8004c3e:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8004c40:	2300      	movs	r3, #0
 8004c42:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004c44:	f107 0320 	add.w	r3, r7, #32
 8004c48:	4618      	mov	r0, r3
 8004c4a:	f002 fba3 	bl	8007394 <HAL_RCCEx_PeriphCLKConfig>
 8004c4e:	4603      	mov	r3, r0
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d001      	beq.n	8004c58 <HAL_UART_MspInit+0xc8>
      Error_Handler();
 8004c54:	f7ff faf4 	bl	8004240 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004c58:	4b4a      	ldr	r3, [pc, #296]	@ (8004d84 <HAL_UART_MspInit+0x1f4>)
 8004c5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c5c:	4a49      	ldr	r2, [pc, #292]	@ (8004d84 <HAL_UART_MspInit+0x1f4>)
 8004c5e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004c62:	6593      	str	r3, [r2, #88]	@ 0x58
 8004c64:	4b47      	ldr	r3, [pc, #284]	@ (8004d84 <HAL_UART_MspInit+0x1f4>)
 8004c66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c6c:	617b      	str	r3, [r7, #20]
 8004c6e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004c70:	4b44      	ldr	r3, [pc, #272]	@ (8004d84 <HAL_UART_MspInit+0x1f4>)
 8004c72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c74:	4a43      	ldr	r2, [pc, #268]	@ (8004d84 <HAL_UART_MspInit+0x1f4>)
 8004c76:	f043 0301 	orr.w	r3, r3, #1
 8004c7a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004c7c:	4b41      	ldr	r3, [pc, #260]	@ (8004d84 <HAL_UART_MspInit+0x1f4>)
 8004c7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c80:	f003 0301 	and.w	r3, r3, #1
 8004c84:	613b      	str	r3, [r7, #16]
 8004c86:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = LIDAR_RX_Pin;
 8004c88:	2304      	movs	r3, #4
 8004c8a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004c8c:	2312      	movs	r3, #18
 8004c8e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c90:	2300      	movs	r3, #0
 8004c92:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c94:	2300      	movs	r3, #0
 8004c96:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004c98:	2307      	movs	r3, #7
 8004c9a:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(LIDAR_RX_GPIO_Port, &GPIO_InitStruct);
 8004c9c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8004ca0:	4619      	mov	r1, r3
 8004ca2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004ca6:	f000 fc4d 	bl	8005544 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel1;
 8004caa:	4b38      	ldr	r3, [pc, #224]	@ (8004d8c <HAL_UART_MspInit+0x1fc>)
 8004cac:	4a38      	ldr	r2, [pc, #224]	@ (8004d90 <HAL_UART_MspInit+0x200>)
 8004cae:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8004cb0:	4b36      	ldr	r3, [pc, #216]	@ (8004d8c <HAL_UART_MspInit+0x1fc>)
 8004cb2:	221a      	movs	r2, #26
 8004cb4:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004cb6:	4b35      	ldr	r3, [pc, #212]	@ (8004d8c <HAL_UART_MspInit+0x1fc>)
 8004cb8:	2200      	movs	r2, #0
 8004cba:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004cbc:	4b33      	ldr	r3, [pc, #204]	@ (8004d8c <HAL_UART_MspInit+0x1fc>)
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004cc2:	4b32      	ldr	r3, [pc, #200]	@ (8004d8c <HAL_UART_MspInit+0x1fc>)
 8004cc4:	2280      	movs	r2, #128	@ 0x80
 8004cc6:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004cc8:	4b30      	ldr	r3, [pc, #192]	@ (8004d8c <HAL_UART_MspInit+0x1fc>)
 8004cca:	2200      	movs	r2, #0
 8004ccc:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004cce:	4b2f      	ldr	r3, [pc, #188]	@ (8004d8c <HAL_UART_MspInit+0x1fc>)
 8004cd0:	2200      	movs	r2, #0
 8004cd2:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8004cd4:	4b2d      	ldr	r3, [pc, #180]	@ (8004d8c <HAL_UART_MspInit+0x1fc>)
 8004cd6:	2220      	movs	r2, #32
 8004cd8:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004cda:	4b2c      	ldr	r3, [pc, #176]	@ (8004d8c <HAL_UART_MspInit+0x1fc>)
 8004cdc:	2200      	movs	r2, #0
 8004cde:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8004ce0:	482a      	ldr	r0, [pc, #168]	@ (8004d8c <HAL_UART_MspInit+0x1fc>)
 8004ce2:	f000 f9bd 	bl	8005060 <HAL_DMA_Init>
 8004ce6:	4603      	mov	r3, r0
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d001      	beq.n	8004cf0 <HAL_UART_MspInit+0x160>
      Error_Handler();
 8004cec:	f7ff faa8 	bl	8004240 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	4a26      	ldr	r2, [pc, #152]	@ (8004d8c <HAL_UART_MspInit+0x1fc>)
 8004cf4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8004cf8:	4a24      	ldr	r2, [pc, #144]	@ (8004d8c <HAL_UART_MspInit+0x1fc>)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6293      	str	r3, [r2, #40]	@ 0x28
}
 8004cfe:	e03b      	b.n	8004d78 <HAL_UART_MspInit+0x1e8>
  else if(uartHandle->Instance==USART3)
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	4a23      	ldr	r2, [pc, #140]	@ (8004d94 <HAL_UART_MspInit+0x204>)
 8004d06:	4293      	cmp	r3, r2
 8004d08:	d136      	bne.n	8004d78 <HAL_UART_MspInit+0x1e8>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8004d0a:	2304      	movs	r3, #4
 8004d0c:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8004d0e:	2300      	movs	r3, #0
 8004d10:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004d12:	f107 0320 	add.w	r3, r7, #32
 8004d16:	4618      	mov	r0, r3
 8004d18:	f002 fb3c 	bl	8007394 <HAL_RCCEx_PeriphCLKConfig>
 8004d1c:	4603      	mov	r3, r0
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d001      	beq.n	8004d26 <HAL_UART_MspInit+0x196>
      Error_Handler();
 8004d22:	f7ff fa8d 	bl	8004240 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004d26:	4b17      	ldr	r3, [pc, #92]	@ (8004d84 <HAL_UART_MspInit+0x1f4>)
 8004d28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d2a:	4a16      	ldr	r2, [pc, #88]	@ (8004d84 <HAL_UART_MspInit+0x1f4>)
 8004d2c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004d30:	6593      	str	r3, [r2, #88]	@ 0x58
 8004d32:	4b14      	ldr	r3, [pc, #80]	@ (8004d84 <HAL_UART_MspInit+0x1f4>)
 8004d34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d36:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004d3a:	60fb      	str	r3, [r7, #12]
 8004d3c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004d3e:	4b11      	ldr	r3, [pc, #68]	@ (8004d84 <HAL_UART_MspInit+0x1f4>)
 8004d40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d42:	4a10      	ldr	r2, [pc, #64]	@ (8004d84 <HAL_UART_MspInit+0x1f4>)
 8004d44:	f043 0302 	orr.w	r3, r3, #2
 8004d48:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004d4a:	4b0e      	ldr	r3, [pc, #56]	@ (8004d84 <HAL_UART_MspInit+0x1f4>)
 8004d4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d4e:	f003 0302 	and.w	r3, r3, #2
 8004d52:	60bb      	str	r3, [r7, #8]
 8004d54:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Bluetooth_TX_Pin|Bluetooth_RX_Pin;
 8004d56:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8004d5a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d5c:	2302      	movs	r3, #2
 8004d5e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d60:	2300      	movs	r3, #0
 8004d62:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004d64:	2300      	movs	r3, #0
 8004d66:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004d68:	2307      	movs	r3, #7
 8004d6a:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004d6c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8004d70:	4619      	mov	r1, r3
 8004d72:	4809      	ldr	r0, [pc, #36]	@ (8004d98 <HAL_UART_MspInit+0x208>)
 8004d74:	f000 fbe6 	bl	8005544 <HAL_GPIO_Init>
}
 8004d78:	bf00      	nop
 8004d7a:	3778      	adds	r7, #120	@ 0x78
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	bd80      	pop	{r7, pc}
 8004d80:	40013800 	.word	0x40013800
 8004d84:	40021000 	.word	0x40021000
 8004d88:	40004400 	.word	0x40004400
 8004d8c:	20000f4c 	.word	0x20000f4c
 8004d90:	40020008 	.word	0x40020008
 8004d94:	40004800 	.word	0x40004800
 8004d98:	48000400 	.word	0x48000400

08004d9c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8004d9c:	480d      	ldr	r0, [pc, #52]	@ (8004dd4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8004d9e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8004da0:	f7ff fbf4 	bl	800458c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004da4:	480c      	ldr	r0, [pc, #48]	@ (8004dd8 <LoopForever+0x6>)
  ldr r1, =_edata
 8004da6:	490d      	ldr	r1, [pc, #52]	@ (8004ddc <LoopForever+0xa>)
  ldr r2, =_sidata
 8004da8:	4a0d      	ldr	r2, [pc, #52]	@ (8004de0 <LoopForever+0xe>)
  movs r3, #0
 8004daa:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8004dac:	e002      	b.n	8004db4 <LoopCopyDataInit>

08004dae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004dae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004db0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004db2:	3304      	adds	r3, #4

08004db4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004db4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004db6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004db8:	d3f9      	bcc.n	8004dae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004dba:	4a0a      	ldr	r2, [pc, #40]	@ (8004de4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004dbc:	4c0a      	ldr	r4, [pc, #40]	@ (8004de8 <LoopForever+0x16>)
  movs r3, #0
 8004dbe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004dc0:	e001      	b.n	8004dc6 <LoopFillZerobss>

08004dc2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004dc2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004dc4:	3204      	adds	r2, #4

08004dc6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004dc6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004dc8:	d3fb      	bcc.n	8004dc2 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8004dca:	f008 fbfb 	bl	800d5c4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004dce:	f7ff f9af 	bl	8004130 <main>

08004dd2 <LoopForever>:

LoopForever:
    b LoopForever
 8004dd2:	e7fe      	b.n	8004dd2 <LoopForever>
  ldr   r0, =_estack
 8004dd4:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8004dd8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004ddc:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8004de0:	080122d4 	.word	0x080122d4
  ldr r2, =_sbss
 8004de4:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8004de8:	20006070 	.word	0x20006070

08004dec <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004dec:	e7fe      	b.n	8004dec <ADC1_2_IRQHandler>

08004dee <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004dee:	b580      	push	{r7, lr}
 8004df0:	b082      	sub	sp, #8
 8004df2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004df4:	2300      	movs	r3, #0
 8004df6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004df8:	2003      	movs	r0, #3
 8004dfa:	f000 f8fe 	bl	8004ffa <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004dfe:	200f      	movs	r0, #15
 8004e00:	f7ff fa4e 	bl	80042a0 <HAL_InitTick>
 8004e04:	4603      	mov	r3, r0
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d002      	beq.n	8004e10 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8004e0a:	2301      	movs	r3, #1
 8004e0c:	71fb      	strb	r3, [r7, #7]
 8004e0e:	e001      	b.n	8004e14 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004e10:	f7ff fa1c 	bl	800424c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004e14:	79fb      	ldrb	r3, [r7, #7]

}
 8004e16:	4618      	mov	r0, r3
 8004e18:	3708      	adds	r7, #8
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	bd80      	pop	{r7, pc}
	...

08004e20 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004e20:	b480      	push	{r7}
 8004e22:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004e24:	4b05      	ldr	r3, [pc, #20]	@ (8004e3c <HAL_IncTick+0x1c>)
 8004e26:	681a      	ldr	r2, [r3, #0]
 8004e28:	4b05      	ldr	r3, [pc, #20]	@ (8004e40 <HAL_IncTick+0x20>)
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	4413      	add	r3, r2
 8004e2e:	4a03      	ldr	r2, [pc, #12]	@ (8004e3c <HAL_IncTick+0x1c>)
 8004e30:	6013      	str	r3, [r2, #0]
}
 8004e32:	bf00      	nop
 8004e34:	46bd      	mov	sp, r7
 8004e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3a:	4770      	bx	lr
 8004e3c:	20000fac 	.word	0x20000fac
 8004e40:	20000008 	.word	0x20000008

08004e44 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004e44:	b480      	push	{r7}
 8004e46:	af00      	add	r7, sp, #0
  return uwTick;
 8004e48:	4b03      	ldr	r3, [pc, #12]	@ (8004e58 <HAL_GetTick+0x14>)
 8004e4a:	681b      	ldr	r3, [r3, #0]
}
 8004e4c:	4618      	mov	r0, r3
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e54:	4770      	bx	lr
 8004e56:	bf00      	nop
 8004e58:	20000fac 	.word	0x20000fac

08004e5c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004e5c:	b580      	push	{r7, lr}
 8004e5e:	b084      	sub	sp, #16
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004e64:	f7ff ffee 	bl	8004e44 <HAL_GetTick>
 8004e68:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e74:	d004      	beq.n	8004e80 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8004e76:	4b09      	ldr	r3, [pc, #36]	@ (8004e9c <HAL_Delay+0x40>)
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	68fa      	ldr	r2, [r7, #12]
 8004e7c:	4413      	add	r3, r2
 8004e7e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004e80:	bf00      	nop
 8004e82:	f7ff ffdf 	bl	8004e44 <HAL_GetTick>
 8004e86:	4602      	mov	r2, r0
 8004e88:	68bb      	ldr	r3, [r7, #8]
 8004e8a:	1ad3      	subs	r3, r2, r3
 8004e8c:	68fa      	ldr	r2, [r7, #12]
 8004e8e:	429a      	cmp	r2, r3
 8004e90:	d8f7      	bhi.n	8004e82 <HAL_Delay+0x26>
  {
  }
}
 8004e92:	bf00      	nop
 8004e94:	bf00      	nop
 8004e96:	3710      	adds	r7, #16
 8004e98:	46bd      	mov	sp, r7
 8004e9a:	bd80      	pop	{r7, pc}
 8004e9c:	20000008 	.word	0x20000008

08004ea0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004ea0:	b480      	push	{r7}
 8004ea2:	b085      	sub	sp, #20
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	f003 0307 	and.w	r3, r3, #7
 8004eae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004eb0:	4b0c      	ldr	r3, [pc, #48]	@ (8004ee4 <__NVIC_SetPriorityGrouping+0x44>)
 8004eb2:	68db      	ldr	r3, [r3, #12]
 8004eb4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004eb6:	68ba      	ldr	r2, [r7, #8]
 8004eb8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004ebc:	4013      	ands	r3, r2
 8004ebe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004ec4:	68bb      	ldr	r3, [r7, #8]
 8004ec6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004ec8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004ecc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004ed0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004ed2:	4a04      	ldr	r2, [pc, #16]	@ (8004ee4 <__NVIC_SetPriorityGrouping+0x44>)
 8004ed4:	68bb      	ldr	r3, [r7, #8]
 8004ed6:	60d3      	str	r3, [r2, #12]
}
 8004ed8:	bf00      	nop
 8004eda:	3714      	adds	r7, #20
 8004edc:	46bd      	mov	sp, r7
 8004ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee2:	4770      	bx	lr
 8004ee4:	e000ed00 	.word	0xe000ed00

08004ee8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004ee8:	b480      	push	{r7}
 8004eea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004eec:	4b04      	ldr	r3, [pc, #16]	@ (8004f00 <__NVIC_GetPriorityGrouping+0x18>)
 8004eee:	68db      	ldr	r3, [r3, #12]
 8004ef0:	0a1b      	lsrs	r3, r3, #8
 8004ef2:	f003 0307 	and.w	r3, r3, #7
}
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efe:	4770      	bx	lr
 8004f00:	e000ed00 	.word	0xe000ed00

08004f04 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004f04:	b480      	push	{r7}
 8004f06:	b083      	sub	sp, #12
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	4603      	mov	r3, r0
 8004f0c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004f0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	db0b      	blt.n	8004f2e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004f16:	79fb      	ldrb	r3, [r7, #7]
 8004f18:	f003 021f 	and.w	r2, r3, #31
 8004f1c:	4907      	ldr	r1, [pc, #28]	@ (8004f3c <__NVIC_EnableIRQ+0x38>)
 8004f1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f22:	095b      	lsrs	r3, r3, #5
 8004f24:	2001      	movs	r0, #1
 8004f26:	fa00 f202 	lsl.w	r2, r0, r2
 8004f2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004f2e:	bf00      	nop
 8004f30:	370c      	adds	r7, #12
 8004f32:	46bd      	mov	sp, r7
 8004f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f38:	4770      	bx	lr
 8004f3a:	bf00      	nop
 8004f3c:	e000e100 	.word	0xe000e100

08004f40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004f40:	b480      	push	{r7}
 8004f42:	b083      	sub	sp, #12
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	4603      	mov	r3, r0
 8004f48:	6039      	str	r1, [r7, #0]
 8004f4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004f4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	db0a      	blt.n	8004f6a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004f54:	683b      	ldr	r3, [r7, #0]
 8004f56:	b2da      	uxtb	r2, r3
 8004f58:	490c      	ldr	r1, [pc, #48]	@ (8004f8c <__NVIC_SetPriority+0x4c>)
 8004f5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f5e:	0112      	lsls	r2, r2, #4
 8004f60:	b2d2      	uxtb	r2, r2
 8004f62:	440b      	add	r3, r1
 8004f64:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004f68:	e00a      	b.n	8004f80 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	b2da      	uxtb	r2, r3
 8004f6e:	4908      	ldr	r1, [pc, #32]	@ (8004f90 <__NVIC_SetPriority+0x50>)
 8004f70:	79fb      	ldrb	r3, [r7, #7]
 8004f72:	f003 030f 	and.w	r3, r3, #15
 8004f76:	3b04      	subs	r3, #4
 8004f78:	0112      	lsls	r2, r2, #4
 8004f7a:	b2d2      	uxtb	r2, r2
 8004f7c:	440b      	add	r3, r1
 8004f7e:	761a      	strb	r2, [r3, #24]
}
 8004f80:	bf00      	nop
 8004f82:	370c      	adds	r7, #12
 8004f84:	46bd      	mov	sp, r7
 8004f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f8a:	4770      	bx	lr
 8004f8c:	e000e100 	.word	0xe000e100
 8004f90:	e000ed00 	.word	0xe000ed00

08004f94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004f94:	b480      	push	{r7}
 8004f96:	b089      	sub	sp, #36	@ 0x24
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	60f8      	str	r0, [r7, #12]
 8004f9c:	60b9      	str	r1, [r7, #8]
 8004f9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	f003 0307 	and.w	r3, r3, #7
 8004fa6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004fa8:	69fb      	ldr	r3, [r7, #28]
 8004faa:	f1c3 0307 	rsb	r3, r3, #7
 8004fae:	2b04      	cmp	r3, #4
 8004fb0:	bf28      	it	cs
 8004fb2:	2304      	movcs	r3, #4
 8004fb4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004fb6:	69fb      	ldr	r3, [r7, #28]
 8004fb8:	3304      	adds	r3, #4
 8004fba:	2b06      	cmp	r3, #6
 8004fbc:	d902      	bls.n	8004fc4 <NVIC_EncodePriority+0x30>
 8004fbe:	69fb      	ldr	r3, [r7, #28]
 8004fc0:	3b03      	subs	r3, #3
 8004fc2:	e000      	b.n	8004fc6 <NVIC_EncodePriority+0x32>
 8004fc4:	2300      	movs	r3, #0
 8004fc6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004fc8:	f04f 32ff 	mov.w	r2, #4294967295
 8004fcc:	69bb      	ldr	r3, [r7, #24]
 8004fce:	fa02 f303 	lsl.w	r3, r2, r3
 8004fd2:	43da      	mvns	r2, r3
 8004fd4:	68bb      	ldr	r3, [r7, #8]
 8004fd6:	401a      	ands	r2, r3
 8004fd8:	697b      	ldr	r3, [r7, #20]
 8004fda:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004fdc:	f04f 31ff 	mov.w	r1, #4294967295
 8004fe0:	697b      	ldr	r3, [r7, #20]
 8004fe2:	fa01 f303 	lsl.w	r3, r1, r3
 8004fe6:	43d9      	mvns	r1, r3
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004fec:	4313      	orrs	r3, r2
         );
}
 8004fee:	4618      	mov	r0, r3
 8004ff0:	3724      	adds	r7, #36	@ 0x24
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff8:	4770      	bx	lr

08004ffa <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004ffa:	b580      	push	{r7, lr}
 8004ffc:	b082      	sub	sp, #8
 8004ffe:	af00      	add	r7, sp, #0
 8005000:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005002:	6878      	ldr	r0, [r7, #4]
 8005004:	f7ff ff4c 	bl	8004ea0 <__NVIC_SetPriorityGrouping>
}
 8005008:	bf00      	nop
 800500a:	3708      	adds	r7, #8
 800500c:	46bd      	mov	sp, r7
 800500e:	bd80      	pop	{r7, pc}

08005010 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005010:	b580      	push	{r7, lr}
 8005012:	b086      	sub	sp, #24
 8005014:	af00      	add	r7, sp, #0
 8005016:	4603      	mov	r3, r0
 8005018:	60b9      	str	r1, [r7, #8]
 800501a:	607a      	str	r2, [r7, #4]
 800501c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800501e:	f7ff ff63 	bl	8004ee8 <__NVIC_GetPriorityGrouping>
 8005022:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005024:	687a      	ldr	r2, [r7, #4]
 8005026:	68b9      	ldr	r1, [r7, #8]
 8005028:	6978      	ldr	r0, [r7, #20]
 800502a:	f7ff ffb3 	bl	8004f94 <NVIC_EncodePriority>
 800502e:	4602      	mov	r2, r0
 8005030:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005034:	4611      	mov	r1, r2
 8005036:	4618      	mov	r0, r3
 8005038:	f7ff ff82 	bl	8004f40 <__NVIC_SetPriority>
}
 800503c:	bf00      	nop
 800503e:	3718      	adds	r7, #24
 8005040:	46bd      	mov	sp, r7
 8005042:	bd80      	pop	{r7, pc}

08005044 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005044:	b580      	push	{r7, lr}
 8005046:	b082      	sub	sp, #8
 8005048:	af00      	add	r7, sp, #0
 800504a:	4603      	mov	r3, r0
 800504c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800504e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005052:	4618      	mov	r0, r3
 8005054:	f7ff ff56 	bl	8004f04 <__NVIC_EnableIRQ>
}
 8005058:	bf00      	nop
 800505a:	3708      	adds	r7, #8
 800505c:	46bd      	mov	sp, r7
 800505e:	bd80      	pop	{r7, pc}

08005060 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005060:	b580      	push	{r7, lr}
 8005062:	b084      	sub	sp, #16
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2b00      	cmp	r3, #0
 800506c:	d101      	bne.n	8005072 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800506e:	2301      	movs	r3, #1
 8005070:	e08d      	b.n	800518e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	461a      	mov	r2, r3
 8005078:	4b47      	ldr	r3, [pc, #284]	@ (8005198 <HAL_DMA_Init+0x138>)
 800507a:	429a      	cmp	r2, r3
 800507c:	d80f      	bhi.n	800509e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	461a      	mov	r2, r3
 8005084:	4b45      	ldr	r3, [pc, #276]	@ (800519c <HAL_DMA_Init+0x13c>)
 8005086:	4413      	add	r3, r2
 8005088:	4a45      	ldr	r2, [pc, #276]	@ (80051a0 <HAL_DMA_Init+0x140>)
 800508a:	fba2 2303 	umull	r2, r3, r2, r3
 800508e:	091b      	lsrs	r3, r3, #4
 8005090:	009a      	lsls	r2, r3, #2
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	4a42      	ldr	r2, [pc, #264]	@ (80051a4 <HAL_DMA_Init+0x144>)
 800509a:	641a      	str	r2, [r3, #64]	@ 0x40
 800509c:	e00e      	b.n	80050bc <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	461a      	mov	r2, r3
 80050a4:	4b40      	ldr	r3, [pc, #256]	@ (80051a8 <HAL_DMA_Init+0x148>)
 80050a6:	4413      	add	r3, r2
 80050a8:	4a3d      	ldr	r2, [pc, #244]	@ (80051a0 <HAL_DMA_Init+0x140>)
 80050aa:	fba2 2303 	umull	r2, r3, r2, r3
 80050ae:	091b      	lsrs	r3, r3, #4
 80050b0:	009a      	lsls	r2, r3, #2
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	4a3c      	ldr	r2, [pc, #240]	@ (80051ac <HAL_DMA_Init+0x14c>)
 80050ba:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	2202      	movs	r2, #2
 80050c0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80050d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80050d6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80050e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	691b      	ldr	r3, [r3, #16]
 80050e6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80050ec:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	699b      	ldr	r3, [r3, #24]
 80050f2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80050f8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	6a1b      	ldr	r3, [r3, #32]
 80050fe:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8005100:	68fa      	ldr	r2, [r7, #12]
 8005102:	4313      	orrs	r3, r2
 8005104:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	68fa      	ldr	r2, [r7, #12]
 800510c:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800510e:	6878      	ldr	r0, [r7, #4]
 8005110:	f000 f9b6 	bl	8005480 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	689b      	ldr	r3, [r3, #8]
 8005118:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800511c:	d102      	bne.n	8005124 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	2200      	movs	r2, #0
 8005122:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	685a      	ldr	r2, [r3, #4]
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800512c:	b2d2      	uxtb	r2, r2
 800512e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005134:	687a      	ldr	r2, [r7, #4]
 8005136:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005138:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	685b      	ldr	r3, [r3, #4]
 800513e:	2b00      	cmp	r3, #0
 8005140:	d010      	beq.n	8005164 <HAL_DMA_Init+0x104>
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	685b      	ldr	r3, [r3, #4]
 8005146:	2b04      	cmp	r3, #4
 8005148:	d80c      	bhi.n	8005164 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800514a:	6878      	ldr	r0, [r7, #4]
 800514c:	f000 f9d6 	bl	80054fc <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005154:	2200      	movs	r2, #0
 8005156:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800515c:	687a      	ldr	r2, [r7, #4]
 800515e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005160:	605a      	str	r2, [r3, #4]
 8005162:	e008      	b.n	8005176 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2200      	movs	r2, #0
 8005168:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2200      	movs	r2, #0
 800516e:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2200      	movs	r2, #0
 8005174:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	2200      	movs	r2, #0
 800517a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	2201      	movs	r2, #1
 8005180:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2200      	movs	r2, #0
 8005188:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800518c:	2300      	movs	r3, #0
}
 800518e:	4618      	mov	r0, r3
 8005190:	3710      	adds	r7, #16
 8005192:	46bd      	mov	sp, r7
 8005194:	bd80      	pop	{r7, pc}
 8005196:	bf00      	nop
 8005198:	40020407 	.word	0x40020407
 800519c:	bffdfff8 	.word	0xbffdfff8
 80051a0:	cccccccd 	.word	0xcccccccd
 80051a4:	40020000 	.word	0x40020000
 80051a8:	bffdfbf8 	.word	0xbffdfbf8
 80051ac:	40020400 	.word	0x40020400

080051b0 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80051b0:	b580      	push	{r7, lr}
 80051b2:	b086      	sub	sp, #24
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	60f8      	str	r0, [r7, #12]
 80051b8:	60b9      	str	r1, [r7, #8]
 80051ba:	607a      	str	r2, [r7, #4]
 80051bc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80051be:	2300      	movs	r3, #0
 80051c0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80051c8:	2b01      	cmp	r3, #1
 80051ca:	d101      	bne.n	80051d0 <HAL_DMA_Start_IT+0x20>
 80051cc:	2302      	movs	r3, #2
 80051ce:	e066      	b.n	800529e <HAL_DMA_Start_IT+0xee>
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	2201      	movs	r2, #1
 80051d4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80051de:	b2db      	uxtb	r3, r3
 80051e0:	2b01      	cmp	r3, #1
 80051e2:	d155      	bne.n	8005290 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	2202      	movs	r2, #2
 80051e8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	2200      	movs	r2, #0
 80051f0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	681a      	ldr	r2, [r3, #0]
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f022 0201 	bic.w	r2, r2, #1
 8005200:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005202:	683b      	ldr	r3, [r7, #0]
 8005204:	687a      	ldr	r2, [r7, #4]
 8005206:	68b9      	ldr	r1, [r7, #8]
 8005208:	68f8      	ldr	r0, [r7, #12]
 800520a:	f000 f8fb 	bl	8005404 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005212:	2b00      	cmp	r3, #0
 8005214:	d008      	beq.n	8005228 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	681a      	ldr	r2, [r3, #0]
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f042 020e 	orr.w	r2, r2, #14
 8005224:	601a      	str	r2, [r3, #0]
 8005226:	e00f      	b.n	8005248 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	681a      	ldr	r2, [r3, #0]
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f022 0204 	bic.w	r2, r2, #4
 8005236:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	681a      	ldr	r2, [r3, #0]
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f042 020a 	orr.w	r2, r2, #10
 8005246:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005252:	2b00      	cmp	r3, #0
 8005254:	d007      	beq.n	8005266 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800525a:	681a      	ldr	r2, [r3, #0]
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005260:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005264:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800526a:	2b00      	cmp	r3, #0
 800526c:	d007      	beq.n	800527e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005272:	681a      	ldr	r2, [r3, #0]
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005278:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800527c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	681a      	ldr	r2, [r3, #0]
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f042 0201 	orr.w	r2, r2, #1
 800528c:	601a      	str	r2, [r3, #0]
 800528e:	e005      	b.n	800529c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	2200      	movs	r2, #0
 8005294:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8005298:	2302      	movs	r3, #2
 800529a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800529c:	7dfb      	ldrb	r3, [r7, #23]
}
 800529e:	4618      	mov	r0, r3
 80052a0:	3718      	adds	r7, #24
 80052a2:	46bd      	mov	sp, r7
 80052a4:	bd80      	pop	{r7, pc}

080052a6 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80052a6:	b580      	push	{r7, lr}
 80052a8:	b084      	sub	sp, #16
 80052aa:	af00      	add	r7, sp, #0
 80052ac:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052c2:	f003 031f 	and.w	r3, r3, #31
 80052c6:	2204      	movs	r2, #4
 80052c8:	409a      	lsls	r2, r3
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	4013      	ands	r3, r2
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d026      	beq.n	8005320 <HAL_DMA_IRQHandler+0x7a>
 80052d2:	68bb      	ldr	r3, [r7, #8]
 80052d4:	f003 0304 	and.w	r3, r3, #4
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d021      	beq.n	8005320 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	f003 0320 	and.w	r3, r3, #32
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d107      	bne.n	80052fa <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	681a      	ldr	r2, [r3, #0]
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f022 0204 	bic.w	r2, r2, #4
 80052f8:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052fe:	f003 021f 	and.w	r2, r3, #31
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005306:	2104      	movs	r1, #4
 8005308:	fa01 f202 	lsl.w	r2, r1, r2
 800530c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005312:	2b00      	cmp	r3, #0
 8005314:	d071      	beq.n	80053fa <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800531a:	6878      	ldr	r0, [r7, #4]
 800531c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800531e:	e06c      	b.n	80053fa <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005324:	f003 031f 	and.w	r3, r3, #31
 8005328:	2202      	movs	r2, #2
 800532a:	409a      	lsls	r2, r3
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	4013      	ands	r3, r2
 8005330:	2b00      	cmp	r3, #0
 8005332:	d02e      	beq.n	8005392 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8005334:	68bb      	ldr	r3, [r7, #8]
 8005336:	f003 0302 	and.w	r3, r3, #2
 800533a:	2b00      	cmp	r3, #0
 800533c:	d029      	beq.n	8005392 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f003 0320 	and.w	r3, r3, #32
 8005348:	2b00      	cmp	r3, #0
 800534a:	d10b      	bne.n	8005364 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	681a      	ldr	r2, [r3, #0]
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f022 020a 	bic.w	r2, r2, #10
 800535a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2201      	movs	r2, #1
 8005360:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005368:	f003 021f 	and.w	r2, r3, #31
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005370:	2102      	movs	r1, #2
 8005372:	fa01 f202 	lsl.w	r2, r1, r2
 8005376:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2200      	movs	r2, #0
 800537c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005384:	2b00      	cmp	r3, #0
 8005386:	d038      	beq.n	80053fa <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800538c:	6878      	ldr	r0, [r7, #4]
 800538e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8005390:	e033      	b.n	80053fa <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005396:	f003 031f 	and.w	r3, r3, #31
 800539a:	2208      	movs	r2, #8
 800539c:	409a      	lsls	r2, r3
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	4013      	ands	r3, r2
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d02a      	beq.n	80053fc <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80053a6:	68bb      	ldr	r3, [r7, #8]
 80053a8:	f003 0308 	and.w	r3, r3, #8
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d025      	beq.n	80053fc <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	681a      	ldr	r2, [r3, #0]
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f022 020e 	bic.w	r2, r2, #14
 80053be:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053c4:	f003 021f 	and.w	r2, r3, #31
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053cc:	2101      	movs	r1, #1
 80053ce:	fa01 f202 	lsl.w	r2, r1, r2
 80053d2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2201      	movs	r2, #1
 80053d8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	2201      	movs	r2, #1
 80053de:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	2200      	movs	r2, #0
 80053e6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d004      	beq.n	80053fc <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053f6:	6878      	ldr	r0, [r7, #4]
 80053f8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80053fa:	bf00      	nop
 80053fc:	bf00      	nop
}
 80053fe:	3710      	adds	r7, #16
 8005400:	46bd      	mov	sp, r7
 8005402:	bd80      	pop	{r7, pc}

08005404 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005404:	b480      	push	{r7}
 8005406:	b085      	sub	sp, #20
 8005408:	af00      	add	r7, sp, #0
 800540a:	60f8      	str	r0, [r7, #12]
 800540c:	60b9      	str	r1, [r7, #8]
 800540e:	607a      	str	r2, [r7, #4]
 8005410:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005416:	68fa      	ldr	r2, [r7, #12]
 8005418:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800541a:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005420:	2b00      	cmp	r3, #0
 8005422:	d004      	beq.n	800542e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005428:	68fa      	ldr	r2, [r7, #12]
 800542a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800542c:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005432:	f003 021f 	and.w	r2, r3, #31
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800543a:	2101      	movs	r1, #1
 800543c:	fa01 f202 	lsl.w	r2, r1, r2
 8005440:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	683a      	ldr	r2, [r7, #0]
 8005448:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	689b      	ldr	r3, [r3, #8]
 800544e:	2b10      	cmp	r3, #16
 8005450:	d108      	bne.n	8005464 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	687a      	ldr	r2, [r7, #4]
 8005458:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	68ba      	ldr	r2, [r7, #8]
 8005460:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005462:	e007      	b.n	8005474 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	68ba      	ldr	r2, [r7, #8]
 800546a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	687a      	ldr	r2, [r7, #4]
 8005472:	60da      	str	r2, [r3, #12]
}
 8005474:	bf00      	nop
 8005476:	3714      	adds	r7, #20
 8005478:	46bd      	mov	sp, r7
 800547a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800547e:	4770      	bx	lr

08005480 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005480:	b480      	push	{r7}
 8005482:	b087      	sub	sp, #28
 8005484:	af00      	add	r7, sp, #0
 8005486:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	461a      	mov	r2, r3
 800548e:	4b16      	ldr	r3, [pc, #88]	@ (80054e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8005490:	429a      	cmp	r2, r3
 8005492:	d802      	bhi.n	800549a <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8005494:	4b15      	ldr	r3, [pc, #84]	@ (80054ec <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8005496:	617b      	str	r3, [r7, #20]
 8005498:	e001      	b.n	800549e <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 800549a:	4b15      	ldr	r3, [pc, #84]	@ (80054f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800549c:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800549e:	697b      	ldr	r3, [r7, #20]
 80054a0:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	b2db      	uxtb	r3, r3
 80054a8:	3b08      	subs	r3, #8
 80054aa:	4a12      	ldr	r2, [pc, #72]	@ (80054f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80054ac:	fba2 2303 	umull	r2, r3, r2, r3
 80054b0:	091b      	lsrs	r3, r3, #4
 80054b2:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054b8:	089b      	lsrs	r3, r3, #2
 80054ba:	009a      	lsls	r2, r3, #2
 80054bc:	693b      	ldr	r3, [r7, #16]
 80054be:	4413      	add	r3, r2
 80054c0:	461a      	mov	r2, r3
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	4a0b      	ldr	r2, [pc, #44]	@ (80054f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80054ca:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	f003 031f 	and.w	r3, r3, #31
 80054d2:	2201      	movs	r2, #1
 80054d4:	409a      	lsls	r2, r3
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80054da:	bf00      	nop
 80054dc:	371c      	adds	r7, #28
 80054de:	46bd      	mov	sp, r7
 80054e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e4:	4770      	bx	lr
 80054e6:	bf00      	nop
 80054e8:	40020407 	.word	0x40020407
 80054ec:	40020800 	.word	0x40020800
 80054f0:	40020820 	.word	0x40020820
 80054f4:	cccccccd 	.word	0xcccccccd
 80054f8:	40020880 	.word	0x40020880

080054fc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80054fc:	b480      	push	{r7}
 80054fe:	b085      	sub	sp, #20
 8005500:	af00      	add	r7, sp, #0
 8005502:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	685b      	ldr	r3, [r3, #4]
 8005508:	b2db      	uxtb	r3, r3
 800550a:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800550c:	68fa      	ldr	r2, [r7, #12]
 800550e:	4b0b      	ldr	r3, [pc, #44]	@ (800553c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8005510:	4413      	add	r3, r2
 8005512:	009b      	lsls	r3, r3, #2
 8005514:	461a      	mov	r2, r3
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	4a08      	ldr	r2, [pc, #32]	@ (8005540 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800551e:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	3b01      	subs	r3, #1
 8005524:	f003 031f 	and.w	r3, r3, #31
 8005528:	2201      	movs	r2, #1
 800552a:	409a      	lsls	r2, r3
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8005530:	bf00      	nop
 8005532:	3714      	adds	r7, #20
 8005534:	46bd      	mov	sp, r7
 8005536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800553a:	4770      	bx	lr
 800553c:	1000823f 	.word	0x1000823f
 8005540:	40020940 	.word	0x40020940

08005544 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005544:	b480      	push	{r7}
 8005546:	b087      	sub	sp, #28
 8005548:	af00      	add	r7, sp, #0
 800554a:	6078      	str	r0, [r7, #4]
 800554c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800554e:	2300      	movs	r3, #0
 8005550:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005552:	e15a      	b.n	800580a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005554:	683b      	ldr	r3, [r7, #0]
 8005556:	681a      	ldr	r2, [r3, #0]
 8005558:	2101      	movs	r1, #1
 800555a:	697b      	ldr	r3, [r7, #20]
 800555c:	fa01 f303 	lsl.w	r3, r1, r3
 8005560:	4013      	ands	r3, r2
 8005562:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	2b00      	cmp	r3, #0
 8005568:	f000 814c 	beq.w	8005804 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800556c:	683b      	ldr	r3, [r7, #0]
 800556e:	685b      	ldr	r3, [r3, #4]
 8005570:	f003 0303 	and.w	r3, r3, #3
 8005574:	2b01      	cmp	r3, #1
 8005576:	d005      	beq.n	8005584 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005578:	683b      	ldr	r3, [r7, #0]
 800557a:	685b      	ldr	r3, [r3, #4]
 800557c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005580:	2b02      	cmp	r3, #2
 8005582:	d130      	bne.n	80055e6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	689b      	ldr	r3, [r3, #8]
 8005588:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800558a:	697b      	ldr	r3, [r7, #20]
 800558c:	005b      	lsls	r3, r3, #1
 800558e:	2203      	movs	r2, #3
 8005590:	fa02 f303 	lsl.w	r3, r2, r3
 8005594:	43db      	mvns	r3, r3
 8005596:	693a      	ldr	r2, [r7, #16]
 8005598:	4013      	ands	r3, r2
 800559a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800559c:	683b      	ldr	r3, [r7, #0]
 800559e:	68da      	ldr	r2, [r3, #12]
 80055a0:	697b      	ldr	r3, [r7, #20]
 80055a2:	005b      	lsls	r3, r3, #1
 80055a4:	fa02 f303 	lsl.w	r3, r2, r3
 80055a8:	693a      	ldr	r2, [r7, #16]
 80055aa:	4313      	orrs	r3, r2
 80055ac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	693a      	ldr	r2, [r7, #16]
 80055b2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	685b      	ldr	r3, [r3, #4]
 80055b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80055ba:	2201      	movs	r2, #1
 80055bc:	697b      	ldr	r3, [r7, #20]
 80055be:	fa02 f303 	lsl.w	r3, r2, r3
 80055c2:	43db      	mvns	r3, r3
 80055c4:	693a      	ldr	r2, [r7, #16]
 80055c6:	4013      	ands	r3, r2
 80055c8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80055ca:	683b      	ldr	r3, [r7, #0]
 80055cc:	685b      	ldr	r3, [r3, #4]
 80055ce:	091b      	lsrs	r3, r3, #4
 80055d0:	f003 0201 	and.w	r2, r3, #1
 80055d4:	697b      	ldr	r3, [r7, #20]
 80055d6:	fa02 f303 	lsl.w	r3, r2, r3
 80055da:	693a      	ldr	r2, [r7, #16]
 80055dc:	4313      	orrs	r3, r2
 80055de:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	693a      	ldr	r2, [r7, #16]
 80055e4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	685b      	ldr	r3, [r3, #4]
 80055ea:	f003 0303 	and.w	r3, r3, #3
 80055ee:	2b03      	cmp	r3, #3
 80055f0:	d017      	beq.n	8005622 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	68db      	ldr	r3, [r3, #12]
 80055f6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80055f8:	697b      	ldr	r3, [r7, #20]
 80055fa:	005b      	lsls	r3, r3, #1
 80055fc:	2203      	movs	r2, #3
 80055fe:	fa02 f303 	lsl.w	r3, r2, r3
 8005602:	43db      	mvns	r3, r3
 8005604:	693a      	ldr	r2, [r7, #16]
 8005606:	4013      	ands	r3, r2
 8005608:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800560a:	683b      	ldr	r3, [r7, #0]
 800560c:	689a      	ldr	r2, [r3, #8]
 800560e:	697b      	ldr	r3, [r7, #20]
 8005610:	005b      	lsls	r3, r3, #1
 8005612:	fa02 f303 	lsl.w	r3, r2, r3
 8005616:	693a      	ldr	r2, [r7, #16]
 8005618:	4313      	orrs	r3, r2
 800561a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	693a      	ldr	r2, [r7, #16]
 8005620:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005622:	683b      	ldr	r3, [r7, #0]
 8005624:	685b      	ldr	r3, [r3, #4]
 8005626:	f003 0303 	and.w	r3, r3, #3
 800562a:	2b02      	cmp	r3, #2
 800562c:	d123      	bne.n	8005676 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800562e:	697b      	ldr	r3, [r7, #20]
 8005630:	08da      	lsrs	r2, r3, #3
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	3208      	adds	r2, #8
 8005636:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800563a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800563c:	697b      	ldr	r3, [r7, #20]
 800563e:	f003 0307 	and.w	r3, r3, #7
 8005642:	009b      	lsls	r3, r3, #2
 8005644:	220f      	movs	r2, #15
 8005646:	fa02 f303 	lsl.w	r3, r2, r3
 800564a:	43db      	mvns	r3, r3
 800564c:	693a      	ldr	r2, [r7, #16]
 800564e:	4013      	ands	r3, r2
 8005650:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005652:	683b      	ldr	r3, [r7, #0]
 8005654:	691a      	ldr	r2, [r3, #16]
 8005656:	697b      	ldr	r3, [r7, #20]
 8005658:	f003 0307 	and.w	r3, r3, #7
 800565c:	009b      	lsls	r3, r3, #2
 800565e:	fa02 f303 	lsl.w	r3, r2, r3
 8005662:	693a      	ldr	r2, [r7, #16]
 8005664:	4313      	orrs	r3, r2
 8005666:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8005668:	697b      	ldr	r3, [r7, #20]
 800566a:	08da      	lsrs	r2, r3, #3
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	3208      	adds	r2, #8
 8005670:	6939      	ldr	r1, [r7, #16]
 8005672:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800567c:	697b      	ldr	r3, [r7, #20]
 800567e:	005b      	lsls	r3, r3, #1
 8005680:	2203      	movs	r2, #3
 8005682:	fa02 f303 	lsl.w	r3, r2, r3
 8005686:	43db      	mvns	r3, r3
 8005688:	693a      	ldr	r2, [r7, #16]
 800568a:	4013      	ands	r3, r2
 800568c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800568e:	683b      	ldr	r3, [r7, #0]
 8005690:	685b      	ldr	r3, [r3, #4]
 8005692:	f003 0203 	and.w	r2, r3, #3
 8005696:	697b      	ldr	r3, [r7, #20]
 8005698:	005b      	lsls	r3, r3, #1
 800569a:	fa02 f303 	lsl.w	r3, r2, r3
 800569e:	693a      	ldr	r2, [r7, #16]
 80056a0:	4313      	orrs	r3, r2
 80056a2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	693a      	ldr	r2, [r7, #16]
 80056a8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80056aa:	683b      	ldr	r3, [r7, #0]
 80056ac:	685b      	ldr	r3, [r3, #4]
 80056ae:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	f000 80a6 	beq.w	8005804 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80056b8:	4b5b      	ldr	r3, [pc, #364]	@ (8005828 <HAL_GPIO_Init+0x2e4>)
 80056ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80056bc:	4a5a      	ldr	r2, [pc, #360]	@ (8005828 <HAL_GPIO_Init+0x2e4>)
 80056be:	f043 0301 	orr.w	r3, r3, #1
 80056c2:	6613      	str	r3, [r2, #96]	@ 0x60
 80056c4:	4b58      	ldr	r3, [pc, #352]	@ (8005828 <HAL_GPIO_Init+0x2e4>)
 80056c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80056c8:	f003 0301 	and.w	r3, r3, #1
 80056cc:	60bb      	str	r3, [r7, #8]
 80056ce:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80056d0:	4a56      	ldr	r2, [pc, #344]	@ (800582c <HAL_GPIO_Init+0x2e8>)
 80056d2:	697b      	ldr	r3, [r7, #20]
 80056d4:	089b      	lsrs	r3, r3, #2
 80056d6:	3302      	adds	r3, #2
 80056d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80056dc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80056de:	697b      	ldr	r3, [r7, #20]
 80056e0:	f003 0303 	and.w	r3, r3, #3
 80056e4:	009b      	lsls	r3, r3, #2
 80056e6:	220f      	movs	r2, #15
 80056e8:	fa02 f303 	lsl.w	r3, r2, r3
 80056ec:	43db      	mvns	r3, r3
 80056ee:	693a      	ldr	r2, [r7, #16]
 80056f0:	4013      	ands	r3, r2
 80056f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80056fa:	d01f      	beq.n	800573c <HAL_GPIO_Init+0x1f8>
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	4a4c      	ldr	r2, [pc, #304]	@ (8005830 <HAL_GPIO_Init+0x2ec>)
 8005700:	4293      	cmp	r3, r2
 8005702:	d019      	beq.n	8005738 <HAL_GPIO_Init+0x1f4>
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	4a4b      	ldr	r2, [pc, #300]	@ (8005834 <HAL_GPIO_Init+0x2f0>)
 8005708:	4293      	cmp	r3, r2
 800570a:	d013      	beq.n	8005734 <HAL_GPIO_Init+0x1f0>
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	4a4a      	ldr	r2, [pc, #296]	@ (8005838 <HAL_GPIO_Init+0x2f4>)
 8005710:	4293      	cmp	r3, r2
 8005712:	d00d      	beq.n	8005730 <HAL_GPIO_Init+0x1ec>
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	4a49      	ldr	r2, [pc, #292]	@ (800583c <HAL_GPIO_Init+0x2f8>)
 8005718:	4293      	cmp	r3, r2
 800571a:	d007      	beq.n	800572c <HAL_GPIO_Init+0x1e8>
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	4a48      	ldr	r2, [pc, #288]	@ (8005840 <HAL_GPIO_Init+0x2fc>)
 8005720:	4293      	cmp	r3, r2
 8005722:	d101      	bne.n	8005728 <HAL_GPIO_Init+0x1e4>
 8005724:	2305      	movs	r3, #5
 8005726:	e00a      	b.n	800573e <HAL_GPIO_Init+0x1fa>
 8005728:	2306      	movs	r3, #6
 800572a:	e008      	b.n	800573e <HAL_GPIO_Init+0x1fa>
 800572c:	2304      	movs	r3, #4
 800572e:	e006      	b.n	800573e <HAL_GPIO_Init+0x1fa>
 8005730:	2303      	movs	r3, #3
 8005732:	e004      	b.n	800573e <HAL_GPIO_Init+0x1fa>
 8005734:	2302      	movs	r3, #2
 8005736:	e002      	b.n	800573e <HAL_GPIO_Init+0x1fa>
 8005738:	2301      	movs	r3, #1
 800573a:	e000      	b.n	800573e <HAL_GPIO_Init+0x1fa>
 800573c:	2300      	movs	r3, #0
 800573e:	697a      	ldr	r2, [r7, #20]
 8005740:	f002 0203 	and.w	r2, r2, #3
 8005744:	0092      	lsls	r2, r2, #2
 8005746:	4093      	lsls	r3, r2
 8005748:	693a      	ldr	r2, [r7, #16]
 800574a:	4313      	orrs	r3, r2
 800574c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800574e:	4937      	ldr	r1, [pc, #220]	@ (800582c <HAL_GPIO_Init+0x2e8>)
 8005750:	697b      	ldr	r3, [r7, #20]
 8005752:	089b      	lsrs	r3, r3, #2
 8005754:	3302      	adds	r3, #2
 8005756:	693a      	ldr	r2, [r7, #16]
 8005758:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800575c:	4b39      	ldr	r3, [pc, #228]	@ (8005844 <HAL_GPIO_Init+0x300>)
 800575e:	689b      	ldr	r3, [r3, #8]
 8005760:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	43db      	mvns	r3, r3
 8005766:	693a      	ldr	r2, [r7, #16]
 8005768:	4013      	ands	r3, r2
 800576a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800576c:	683b      	ldr	r3, [r7, #0]
 800576e:	685b      	ldr	r3, [r3, #4]
 8005770:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005774:	2b00      	cmp	r3, #0
 8005776:	d003      	beq.n	8005780 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8005778:	693a      	ldr	r2, [r7, #16]
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	4313      	orrs	r3, r2
 800577e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005780:	4a30      	ldr	r2, [pc, #192]	@ (8005844 <HAL_GPIO_Init+0x300>)
 8005782:	693b      	ldr	r3, [r7, #16]
 8005784:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005786:	4b2f      	ldr	r3, [pc, #188]	@ (8005844 <HAL_GPIO_Init+0x300>)
 8005788:	68db      	ldr	r3, [r3, #12]
 800578a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	43db      	mvns	r3, r3
 8005790:	693a      	ldr	r2, [r7, #16]
 8005792:	4013      	ands	r3, r2
 8005794:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005796:	683b      	ldr	r3, [r7, #0]
 8005798:	685b      	ldr	r3, [r3, #4]
 800579a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d003      	beq.n	80057aa <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80057a2:	693a      	ldr	r2, [r7, #16]
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	4313      	orrs	r3, r2
 80057a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80057aa:	4a26      	ldr	r2, [pc, #152]	@ (8005844 <HAL_GPIO_Init+0x300>)
 80057ac:	693b      	ldr	r3, [r7, #16]
 80057ae:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80057b0:	4b24      	ldr	r3, [pc, #144]	@ (8005844 <HAL_GPIO_Init+0x300>)
 80057b2:	685b      	ldr	r3, [r3, #4]
 80057b4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	43db      	mvns	r3, r3
 80057ba:	693a      	ldr	r2, [r7, #16]
 80057bc:	4013      	ands	r3, r2
 80057be:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80057c0:	683b      	ldr	r3, [r7, #0]
 80057c2:	685b      	ldr	r3, [r3, #4]
 80057c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d003      	beq.n	80057d4 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80057cc:	693a      	ldr	r2, [r7, #16]
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	4313      	orrs	r3, r2
 80057d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80057d4:	4a1b      	ldr	r2, [pc, #108]	@ (8005844 <HAL_GPIO_Init+0x300>)
 80057d6:	693b      	ldr	r3, [r7, #16]
 80057d8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80057da:	4b1a      	ldr	r3, [pc, #104]	@ (8005844 <HAL_GPIO_Init+0x300>)
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	43db      	mvns	r3, r3
 80057e4:	693a      	ldr	r2, [r7, #16]
 80057e6:	4013      	ands	r3, r2
 80057e8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80057ea:	683b      	ldr	r3, [r7, #0]
 80057ec:	685b      	ldr	r3, [r3, #4]
 80057ee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d003      	beq.n	80057fe <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80057f6:	693a      	ldr	r2, [r7, #16]
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	4313      	orrs	r3, r2
 80057fc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80057fe:	4a11      	ldr	r2, [pc, #68]	@ (8005844 <HAL_GPIO_Init+0x300>)
 8005800:	693b      	ldr	r3, [r7, #16]
 8005802:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005804:	697b      	ldr	r3, [r7, #20]
 8005806:	3301      	adds	r3, #1
 8005808:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800580a:	683b      	ldr	r3, [r7, #0]
 800580c:	681a      	ldr	r2, [r3, #0]
 800580e:	697b      	ldr	r3, [r7, #20]
 8005810:	fa22 f303 	lsr.w	r3, r2, r3
 8005814:	2b00      	cmp	r3, #0
 8005816:	f47f ae9d 	bne.w	8005554 <HAL_GPIO_Init+0x10>
  }
}
 800581a:	bf00      	nop
 800581c:	bf00      	nop
 800581e:	371c      	adds	r7, #28
 8005820:	46bd      	mov	sp, r7
 8005822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005826:	4770      	bx	lr
 8005828:	40021000 	.word	0x40021000
 800582c:	40010000 	.word	0x40010000
 8005830:	48000400 	.word	0x48000400
 8005834:	48000800 	.word	0x48000800
 8005838:	48000c00 	.word	0x48000c00
 800583c:	48001000 	.word	0x48001000
 8005840:	48001400 	.word	0x48001400
 8005844:	40010400 	.word	0x40010400

08005848 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005848:	b480      	push	{r7}
 800584a:	b087      	sub	sp, #28
 800584c:	af00      	add	r7, sp, #0
 800584e:	6078      	str	r0, [r7, #4]
 8005850:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005852:	2300      	movs	r3, #0
 8005854:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 8005856:	e0bd      	b.n	80059d4 <HAL_GPIO_DeInit+0x18c>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 8005858:	2201      	movs	r2, #1
 800585a:	697b      	ldr	r3, [r7, #20]
 800585c:	fa02 f303 	lsl.w	r3, r2, r3
 8005860:	683a      	ldr	r2, [r7, #0]
 8005862:	4013      	ands	r3, r2
 8005864:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8005866:	693b      	ldr	r3, [r7, #16]
 8005868:	2b00      	cmp	r3, #0
 800586a:	f000 80b0 	beq.w	80059ce <HAL_GPIO_DeInit+0x186>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2U];
 800586e:	4a60      	ldr	r2, [pc, #384]	@ (80059f0 <HAL_GPIO_DeInit+0x1a8>)
 8005870:	697b      	ldr	r3, [r7, #20]
 8005872:	089b      	lsrs	r3, r3, #2
 8005874:	3302      	adds	r3, #2
 8005876:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800587a:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 800587c:	697b      	ldr	r3, [r7, #20]
 800587e:	f003 0303 	and.w	r3, r3, #3
 8005882:	009b      	lsls	r3, r3, #2
 8005884:	220f      	movs	r2, #15
 8005886:	fa02 f303 	lsl.w	r3, r2, r3
 800588a:	68fa      	ldr	r2, [r7, #12]
 800588c:	4013      	ands	r3, r2
 800588e:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005896:	d01f      	beq.n	80058d8 <HAL_GPIO_DeInit+0x90>
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	4a56      	ldr	r2, [pc, #344]	@ (80059f4 <HAL_GPIO_DeInit+0x1ac>)
 800589c:	4293      	cmp	r3, r2
 800589e:	d019      	beq.n	80058d4 <HAL_GPIO_DeInit+0x8c>
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	4a55      	ldr	r2, [pc, #340]	@ (80059f8 <HAL_GPIO_DeInit+0x1b0>)
 80058a4:	4293      	cmp	r3, r2
 80058a6:	d013      	beq.n	80058d0 <HAL_GPIO_DeInit+0x88>
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	4a54      	ldr	r2, [pc, #336]	@ (80059fc <HAL_GPIO_DeInit+0x1b4>)
 80058ac:	4293      	cmp	r3, r2
 80058ae:	d00d      	beq.n	80058cc <HAL_GPIO_DeInit+0x84>
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	4a53      	ldr	r2, [pc, #332]	@ (8005a00 <HAL_GPIO_DeInit+0x1b8>)
 80058b4:	4293      	cmp	r3, r2
 80058b6:	d007      	beq.n	80058c8 <HAL_GPIO_DeInit+0x80>
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	4a52      	ldr	r2, [pc, #328]	@ (8005a04 <HAL_GPIO_DeInit+0x1bc>)
 80058bc:	4293      	cmp	r3, r2
 80058be:	d101      	bne.n	80058c4 <HAL_GPIO_DeInit+0x7c>
 80058c0:	2305      	movs	r3, #5
 80058c2:	e00a      	b.n	80058da <HAL_GPIO_DeInit+0x92>
 80058c4:	2306      	movs	r3, #6
 80058c6:	e008      	b.n	80058da <HAL_GPIO_DeInit+0x92>
 80058c8:	2304      	movs	r3, #4
 80058ca:	e006      	b.n	80058da <HAL_GPIO_DeInit+0x92>
 80058cc:	2303      	movs	r3, #3
 80058ce:	e004      	b.n	80058da <HAL_GPIO_DeInit+0x92>
 80058d0:	2302      	movs	r3, #2
 80058d2:	e002      	b.n	80058da <HAL_GPIO_DeInit+0x92>
 80058d4:	2301      	movs	r3, #1
 80058d6:	e000      	b.n	80058da <HAL_GPIO_DeInit+0x92>
 80058d8:	2300      	movs	r3, #0
 80058da:	697a      	ldr	r2, [r7, #20]
 80058dc:	f002 0203 	and.w	r2, r2, #3
 80058e0:	0092      	lsls	r2, r2, #2
 80058e2:	4093      	lsls	r3, r2
 80058e4:	68fa      	ldr	r2, [r7, #12]
 80058e6:	429a      	cmp	r2, r3
 80058e8:	d132      	bne.n	8005950 <HAL_GPIO_DeInit+0x108>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 80058ea:	4b47      	ldr	r3, [pc, #284]	@ (8005a08 <HAL_GPIO_DeInit+0x1c0>)
 80058ec:	681a      	ldr	r2, [r3, #0]
 80058ee:	693b      	ldr	r3, [r7, #16]
 80058f0:	43db      	mvns	r3, r3
 80058f2:	4945      	ldr	r1, [pc, #276]	@ (8005a08 <HAL_GPIO_DeInit+0x1c0>)
 80058f4:	4013      	ands	r3, r2
 80058f6:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 80058f8:	4b43      	ldr	r3, [pc, #268]	@ (8005a08 <HAL_GPIO_DeInit+0x1c0>)
 80058fa:	685a      	ldr	r2, [r3, #4]
 80058fc:	693b      	ldr	r3, [r7, #16]
 80058fe:	43db      	mvns	r3, r3
 8005900:	4941      	ldr	r1, [pc, #260]	@ (8005a08 <HAL_GPIO_DeInit+0x1c0>)
 8005902:	4013      	ands	r3, r2
 8005904:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8005906:	4b40      	ldr	r3, [pc, #256]	@ (8005a08 <HAL_GPIO_DeInit+0x1c0>)
 8005908:	68da      	ldr	r2, [r3, #12]
 800590a:	693b      	ldr	r3, [r7, #16]
 800590c:	43db      	mvns	r3, r3
 800590e:	493e      	ldr	r1, [pc, #248]	@ (8005a08 <HAL_GPIO_DeInit+0x1c0>)
 8005910:	4013      	ands	r3, r2
 8005912:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8005914:	4b3c      	ldr	r3, [pc, #240]	@ (8005a08 <HAL_GPIO_DeInit+0x1c0>)
 8005916:	689a      	ldr	r2, [r3, #8]
 8005918:	693b      	ldr	r3, [r7, #16]
 800591a:	43db      	mvns	r3, r3
 800591c:	493a      	ldr	r1, [pc, #232]	@ (8005a08 <HAL_GPIO_DeInit+0x1c0>)
 800591e:	4013      	ands	r3, r2
 8005920:	608b      	str	r3, [r1, #8]

        tmp = 0x0FUL << (4U * (position & 0x03U));
 8005922:	697b      	ldr	r3, [r7, #20]
 8005924:	f003 0303 	and.w	r3, r3, #3
 8005928:	009b      	lsls	r3, r3, #2
 800592a:	220f      	movs	r2, #15
 800592c:	fa02 f303 	lsl.w	r3, r2, r3
 8005930:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8005932:	4a2f      	ldr	r2, [pc, #188]	@ (80059f0 <HAL_GPIO_DeInit+0x1a8>)
 8005934:	697b      	ldr	r3, [r7, #20]
 8005936:	089b      	lsrs	r3, r3, #2
 8005938:	3302      	adds	r3, #2
 800593a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	43da      	mvns	r2, r3
 8005942:	482b      	ldr	r0, [pc, #172]	@ (80059f0 <HAL_GPIO_DeInit+0x1a8>)
 8005944:	697b      	ldr	r3, [r7, #20]
 8005946:	089b      	lsrs	r3, r3, #2
 8005948:	400a      	ands	r2, r1
 800594a:	3302      	adds	r3, #2
 800594c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681a      	ldr	r2, [r3, #0]
 8005954:	697b      	ldr	r3, [r7, #20]
 8005956:	005b      	lsls	r3, r3, #1
 8005958:	2103      	movs	r1, #3
 800595a:	fa01 f303 	lsl.w	r3, r1, r3
 800595e:	431a      	orrs	r2, r3
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u));
 8005964:	697b      	ldr	r3, [r7, #20]
 8005966:	08da      	lsrs	r2, r3, #3
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	3208      	adds	r2, #8
 800596c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005970:	697b      	ldr	r3, [r7, #20]
 8005972:	f003 0307 	and.w	r3, r3, #7
 8005976:	009b      	lsls	r3, r3, #2
 8005978:	220f      	movs	r2, #15
 800597a:	fa02 f303 	lsl.w	r3, r2, r3
 800597e:	43db      	mvns	r3, r3
 8005980:	697a      	ldr	r2, [r7, #20]
 8005982:	08d2      	lsrs	r2, r2, #3
 8005984:	4019      	ands	r1, r3
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	3208      	adds	r2, #8
 800598a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	68da      	ldr	r2, [r3, #12]
 8005992:	697b      	ldr	r3, [r7, #20]
 8005994:	005b      	lsls	r3, r3, #1
 8005996:	2103      	movs	r1, #3
 8005998:	fa01 f303 	lsl.w	r3, r1, r3
 800599c:	43db      	mvns	r3, r3
 800599e:	401a      	ands	r2, r3
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	685a      	ldr	r2, [r3, #4]
 80059a8:	2101      	movs	r1, #1
 80059aa:	697b      	ldr	r3, [r7, #20]
 80059ac:	fa01 f303 	lsl.w	r3, r1, r3
 80059b0:	43db      	mvns	r3, r3
 80059b2:	401a      	ands	r2, r3
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	689a      	ldr	r2, [r3, #8]
 80059bc:	697b      	ldr	r3, [r7, #20]
 80059be:	005b      	lsls	r3, r3, #1
 80059c0:	2103      	movs	r1, #3
 80059c2:	fa01 f303 	lsl.w	r3, r1, r3
 80059c6:	43db      	mvns	r3, r3
 80059c8:	401a      	ands	r2, r3
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	609a      	str	r2, [r3, #8]
    }

    position++;
 80059ce:	697b      	ldr	r3, [r7, #20]
 80059d0:	3301      	adds	r3, #1
 80059d2:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0U)
 80059d4:	683a      	ldr	r2, [r7, #0]
 80059d6:	697b      	ldr	r3, [r7, #20]
 80059d8:	fa22 f303 	lsr.w	r3, r2, r3
 80059dc:	2b00      	cmp	r3, #0
 80059de:	f47f af3b 	bne.w	8005858 <HAL_GPIO_DeInit+0x10>
  }
}
 80059e2:	bf00      	nop
 80059e4:	bf00      	nop
 80059e6:	371c      	adds	r7, #28
 80059e8:	46bd      	mov	sp, r7
 80059ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ee:	4770      	bx	lr
 80059f0:	40010000 	.word	0x40010000
 80059f4:	48000400 	.word	0x48000400
 80059f8:	48000800 	.word	0x48000800
 80059fc:	48000c00 	.word	0x48000c00
 8005a00:	48001000 	.word	0x48001000
 8005a04:	48001400 	.word	0x48001400
 8005a08:	40010400 	.word	0x40010400

08005a0c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005a0c:	b480      	push	{r7}
 8005a0e:	b085      	sub	sp, #20
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]
 8005a14:	460b      	mov	r3, r1
 8005a16:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	691a      	ldr	r2, [r3, #16]
 8005a1c:	887b      	ldrh	r3, [r7, #2]
 8005a1e:	4013      	ands	r3, r2
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d002      	beq.n	8005a2a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005a24:	2301      	movs	r3, #1
 8005a26:	73fb      	strb	r3, [r7, #15]
 8005a28:	e001      	b.n	8005a2e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005a2a:	2300      	movs	r3, #0
 8005a2c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005a2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a30:	4618      	mov	r0, r3
 8005a32:	3714      	adds	r7, #20
 8005a34:	46bd      	mov	sp, r7
 8005a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a3a:	4770      	bx	lr

08005a3c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005a3c:	b480      	push	{r7}
 8005a3e:	b083      	sub	sp, #12
 8005a40:	af00      	add	r7, sp, #0
 8005a42:	6078      	str	r0, [r7, #4]
 8005a44:	460b      	mov	r3, r1
 8005a46:	807b      	strh	r3, [r7, #2]
 8005a48:	4613      	mov	r3, r2
 8005a4a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005a4c:	787b      	ldrb	r3, [r7, #1]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d003      	beq.n	8005a5a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005a52:	887a      	ldrh	r2, [r7, #2]
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005a58:	e002      	b.n	8005a60 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005a5a:	887a      	ldrh	r2, [r7, #2]
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005a60:	bf00      	nop
 8005a62:	370c      	adds	r7, #12
 8005a64:	46bd      	mov	sp, r7
 8005a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6a:	4770      	bx	lr

08005a6c <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005a6c:	b480      	push	{r7}
 8005a6e:	b085      	sub	sp, #20
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	6078      	str	r0, [r7, #4]
 8005a74:	460b      	mov	r3, r1
 8005a76:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	695b      	ldr	r3, [r3, #20]
 8005a7c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005a7e:	887a      	ldrh	r2, [r7, #2]
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	4013      	ands	r3, r2
 8005a84:	041a      	lsls	r2, r3, #16
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	43d9      	mvns	r1, r3
 8005a8a:	887b      	ldrh	r3, [r7, #2]
 8005a8c:	400b      	ands	r3, r1
 8005a8e:	431a      	orrs	r2, r3
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	619a      	str	r2, [r3, #24]
}
 8005a94:	bf00      	nop
 8005a96:	3714      	adds	r7, #20
 8005a98:	46bd      	mov	sp, r7
 8005a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9e:	4770      	bx	lr

08005aa0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005aa0:	b580      	push	{r7, lr}
 8005aa2:	b082      	sub	sp, #8
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	4603      	mov	r3, r0
 8005aa8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005aaa:	4b08      	ldr	r3, [pc, #32]	@ (8005acc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005aac:	695a      	ldr	r2, [r3, #20]
 8005aae:	88fb      	ldrh	r3, [r7, #6]
 8005ab0:	4013      	ands	r3, r2
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d006      	beq.n	8005ac4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005ab6:	4a05      	ldr	r2, [pc, #20]	@ (8005acc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005ab8:	88fb      	ldrh	r3, [r7, #6]
 8005aba:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005abc:	88fb      	ldrh	r3, [r7, #6]
 8005abe:	4618      	mov	r0, r3
 8005ac0:	f7fe f940 	bl	8003d44 <HAL_GPIO_EXTI_Callback>
  }
}
 8005ac4:	bf00      	nop
 8005ac6:	3708      	adds	r7, #8
 8005ac8:	46bd      	mov	sp, r7
 8005aca:	bd80      	pop	{r7, pc}
 8005acc:	40010400 	.word	0x40010400

08005ad0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005ad0:	b580      	push	{r7, lr}
 8005ad2:	b082      	sub	sp, #8
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d101      	bne.n	8005ae2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005ade:	2301      	movs	r3, #1
 8005ae0:	e08d      	b.n	8005bfe <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005ae8:	b2db      	uxtb	r3, r3
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d106      	bne.n	8005afc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	2200      	movs	r2, #0
 8005af2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005af6:	6878      	ldr	r0, [r7, #4]
 8005af8:	f7fe fa8a 	bl	8004010 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	2224      	movs	r2, #36	@ 0x24
 8005b00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	681a      	ldr	r2, [r3, #0]
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	f022 0201 	bic.w	r2, r2, #1
 8005b12:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	685a      	ldr	r2, [r3, #4]
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005b20:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	689a      	ldr	r2, [r3, #8]
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005b30:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	68db      	ldr	r3, [r3, #12]
 8005b36:	2b01      	cmp	r3, #1
 8005b38:	d107      	bne.n	8005b4a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	689a      	ldr	r2, [r3, #8]
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005b46:	609a      	str	r2, [r3, #8]
 8005b48:	e006      	b.n	8005b58 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	689a      	ldr	r2, [r3, #8]
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8005b56:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	68db      	ldr	r3, [r3, #12]
 8005b5c:	2b02      	cmp	r3, #2
 8005b5e:	d108      	bne.n	8005b72 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	685a      	ldr	r2, [r3, #4]
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005b6e:	605a      	str	r2, [r3, #4]
 8005b70:	e007      	b.n	8005b82 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	685a      	ldr	r2, [r3, #4]
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005b80:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	685b      	ldr	r3, [r3, #4]
 8005b88:	687a      	ldr	r2, [r7, #4]
 8005b8a:	6812      	ldr	r2, [r2, #0]
 8005b8c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005b90:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005b94:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	68da      	ldr	r2, [r3, #12]
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005ba4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	691a      	ldr	r2, [r3, #16]
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	695b      	ldr	r3, [r3, #20]
 8005bae:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	699b      	ldr	r3, [r3, #24]
 8005bb6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	430a      	orrs	r2, r1
 8005bbe:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	69d9      	ldr	r1, [r3, #28]
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	6a1a      	ldr	r2, [r3, #32]
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	430a      	orrs	r2, r1
 8005bce:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	681a      	ldr	r2, [r3, #0]
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f042 0201 	orr.w	r2, r2, #1
 8005bde:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2200      	movs	r2, #0
 8005be4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	2220      	movs	r2, #32
 8005bea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8005bfc:	2300      	movs	r3, #0
}
 8005bfe:	4618      	mov	r0, r3
 8005c00:	3708      	adds	r7, #8
 8005c02:	46bd      	mov	sp, r7
 8005c04:	bd80      	pop	{r7, pc}

08005c06 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8005c06:	b580      	push	{r7, lr}
 8005c08:	b082      	sub	sp, #8
 8005c0a:	af00      	add	r7, sp, #0
 8005c0c:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d101      	bne.n	8005c18 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8005c14:	2301      	movs	r3, #1
 8005c16:	e021      	b.n	8005c5c <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2224      	movs	r2, #36	@ 0x24
 8005c1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	681a      	ldr	r2, [r3, #0]
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f022 0201 	bic.w	r2, r2, #1
 8005c2e:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8005c30:	6878      	ldr	r0, [r7, #4]
 8005c32:	f7fe fa47 	bl	80040c4 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	2200      	movs	r2, #0
 8005c3a:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2200      	movs	r2, #0
 8005c40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2200      	movs	r2, #0
 8005c48:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	2200      	movs	r2, #0
 8005c4e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	2200      	movs	r2, #0
 8005c56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8005c5a:	2300      	movs	r3, #0
}
 8005c5c:	4618      	mov	r0, r3
 8005c5e:	3708      	adds	r7, #8
 8005c60:	46bd      	mov	sp, r7
 8005c62:	bd80      	pop	{r7, pc}

08005c64 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005c64:	b580      	push	{r7, lr}
 8005c66:	b088      	sub	sp, #32
 8005c68:	af02      	add	r7, sp, #8
 8005c6a:	60f8      	str	r0, [r7, #12]
 8005c6c:	4608      	mov	r0, r1
 8005c6e:	4611      	mov	r1, r2
 8005c70:	461a      	mov	r2, r3
 8005c72:	4603      	mov	r3, r0
 8005c74:	817b      	strh	r3, [r7, #10]
 8005c76:	460b      	mov	r3, r1
 8005c78:	813b      	strh	r3, [r7, #8]
 8005c7a:	4613      	mov	r3, r2
 8005c7c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c84:	b2db      	uxtb	r3, r3
 8005c86:	2b20      	cmp	r3, #32
 8005c88:	f040 80f9 	bne.w	8005e7e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c8c:	6a3b      	ldr	r3, [r7, #32]
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d002      	beq.n	8005c98 <HAL_I2C_Mem_Write+0x34>
 8005c92:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d105      	bne.n	8005ca4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005c9e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8005ca0:	2301      	movs	r3, #1
 8005ca2:	e0ed      	b.n	8005e80 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005caa:	2b01      	cmp	r3, #1
 8005cac:	d101      	bne.n	8005cb2 <HAL_I2C_Mem_Write+0x4e>
 8005cae:	2302      	movs	r3, #2
 8005cb0:	e0e6      	b.n	8005e80 <HAL_I2C_Mem_Write+0x21c>
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	2201      	movs	r2, #1
 8005cb6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005cba:	f7ff f8c3 	bl	8004e44 <HAL_GetTick>
 8005cbe:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005cc0:	697b      	ldr	r3, [r7, #20]
 8005cc2:	9300      	str	r3, [sp, #0]
 8005cc4:	2319      	movs	r3, #25
 8005cc6:	2201      	movs	r2, #1
 8005cc8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005ccc:	68f8      	ldr	r0, [r7, #12]
 8005cce:	f000 fac3 	bl	8006258 <I2C_WaitOnFlagUntilTimeout>
 8005cd2:	4603      	mov	r3, r0
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d001      	beq.n	8005cdc <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8005cd8:	2301      	movs	r3, #1
 8005cda:	e0d1      	b.n	8005e80 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	2221      	movs	r2, #33	@ 0x21
 8005ce0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	2240      	movs	r2, #64	@ 0x40
 8005ce8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	2200      	movs	r2, #0
 8005cf0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	6a3a      	ldr	r2, [r7, #32]
 8005cf6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005cfc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	2200      	movs	r2, #0
 8005d02:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005d04:	88f8      	ldrh	r0, [r7, #6]
 8005d06:	893a      	ldrh	r2, [r7, #8]
 8005d08:	8979      	ldrh	r1, [r7, #10]
 8005d0a:	697b      	ldr	r3, [r7, #20]
 8005d0c:	9301      	str	r3, [sp, #4]
 8005d0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d10:	9300      	str	r3, [sp, #0]
 8005d12:	4603      	mov	r3, r0
 8005d14:	68f8      	ldr	r0, [r7, #12]
 8005d16:	f000 f9d3 	bl	80060c0 <I2C_RequestMemoryWrite>
 8005d1a:	4603      	mov	r3, r0
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d005      	beq.n	8005d2c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	2200      	movs	r2, #0
 8005d24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005d28:	2301      	movs	r3, #1
 8005d2a:	e0a9      	b.n	8005e80 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d30:	b29b      	uxth	r3, r3
 8005d32:	2bff      	cmp	r3, #255	@ 0xff
 8005d34:	d90e      	bls.n	8005d54 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	22ff      	movs	r2, #255	@ 0xff
 8005d3a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d40:	b2da      	uxtb	r2, r3
 8005d42:	8979      	ldrh	r1, [r7, #10]
 8005d44:	2300      	movs	r3, #0
 8005d46:	9300      	str	r3, [sp, #0]
 8005d48:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005d4c:	68f8      	ldr	r0, [r7, #12]
 8005d4e:	f000 fc47 	bl	80065e0 <I2C_TransferConfig>
 8005d52:	e00f      	b.n	8005d74 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d58:	b29a      	uxth	r2, r3
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d62:	b2da      	uxtb	r2, r3
 8005d64:	8979      	ldrh	r1, [r7, #10]
 8005d66:	2300      	movs	r3, #0
 8005d68:	9300      	str	r3, [sp, #0]
 8005d6a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005d6e:	68f8      	ldr	r0, [r7, #12]
 8005d70:	f000 fc36 	bl	80065e0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005d74:	697a      	ldr	r2, [r7, #20]
 8005d76:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005d78:	68f8      	ldr	r0, [r7, #12]
 8005d7a:	f000 fac6 	bl	800630a <I2C_WaitOnTXISFlagUntilTimeout>
 8005d7e:	4603      	mov	r3, r0
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d001      	beq.n	8005d88 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8005d84:	2301      	movs	r3, #1
 8005d86:	e07b      	b.n	8005e80 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d8c:	781a      	ldrb	r2, [r3, #0]
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d98:	1c5a      	adds	r2, r3, #1
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005da2:	b29b      	uxth	r3, r3
 8005da4:	3b01      	subs	r3, #1
 8005da6:	b29a      	uxth	r2, r3
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005db0:	3b01      	subs	r3, #1
 8005db2:	b29a      	uxth	r2, r3
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005dbc:	b29b      	uxth	r3, r3
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d034      	beq.n	8005e2c <HAL_I2C_Mem_Write+0x1c8>
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d130      	bne.n	8005e2c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005dca:	697b      	ldr	r3, [r7, #20]
 8005dcc:	9300      	str	r3, [sp, #0]
 8005dce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dd0:	2200      	movs	r2, #0
 8005dd2:	2180      	movs	r1, #128	@ 0x80
 8005dd4:	68f8      	ldr	r0, [r7, #12]
 8005dd6:	f000 fa3f 	bl	8006258 <I2C_WaitOnFlagUntilTimeout>
 8005dda:	4603      	mov	r3, r0
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d001      	beq.n	8005de4 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8005de0:	2301      	movs	r3, #1
 8005de2:	e04d      	b.n	8005e80 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005de8:	b29b      	uxth	r3, r3
 8005dea:	2bff      	cmp	r3, #255	@ 0xff
 8005dec:	d90e      	bls.n	8005e0c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	22ff      	movs	r2, #255	@ 0xff
 8005df2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005df8:	b2da      	uxtb	r2, r3
 8005dfa:	8979      	ldrh	r1, [r7, #10]
 8005dfc:	2300      	movs	r3, #0
 8005dfe:	9300      	str	r3, [sp, #0]
 8005e00:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005e04:	68f8      	ldr	r0, [r7, #12]
 8005e06:	f000 fbeb 	bl	80065e0 <I2C_TransferConfig>
 8005e0a:	e00f      	b.n	8005e2c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e10:	b29a      	uxth	r2, r3
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e1a:	b2da      	uxtb	r2, r3
 8005e1c:	8979      	ldrh	r1, [r7, #10]
 8005e1e:	2300      	movs	r3, #0
 8005e20:	9300      	str	r3, [sp, #0]
 8005e22:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005e26:	68f8      	ldr	r0, [r7, #12]
 8005e28:	f000 fbda 	bl	80065e0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e30:	b29b      	uxth	r3, r3
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d19e      	bne.n	8005d74 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005e36:	697a      	ldr	r2, [r7, #20]
 8005e38:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005e3a:	68f8      	ldr	r0, [r7, #12]
 8005e3c:	f000 faac 	bl	8006398 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005e40:	4603      	mov	r3, r0
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d001      	beq.n	8005e4a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8005e46:	2301      	movs	r3, #1
 8005e48:	e01a      	b.n	8005e80 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	2220      	movs	r2, #32
 8005e50:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	6859      	ldr	r1, [r3, #4]
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	681a      	ldr	r2, [r3, #0]
 8005e5c:	4b0a      	ldr	r3, [pc, #40]	@ (8005e88 <HAL_I2C_Mem_Write+0x224>)
 8005e5e:	400b      	ands	r3, r1
 8005e60:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	2220      	movs	r2, #32
 8005e66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	2200      	movs	r2, #0
 8005e76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005e7a:	2300      	movs	r3, #0
 8005e7c:	e000      	b.n	8005e80 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8005e7e:	2302      	movs	r3, #2
  }
}
 8005e80:	4618      	mov	r0, r3
 8005e82:	3718      	adds	r7, #24
 8005e84:	46bd      	mov	sp, r7
 8005e86:	bd80      	pop	{r7, pc}
 8005e88:	fe00e800 	.word	0xfe00e800

08005e8c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	b088      	sub	sp, #32
 8005e90:	af02      	add	r7, sp, #8
 8005e92:	60f8      	str	r0, [r7, #12]
 8005e94:	4608      	mov	r0, r1
 8005e96:	4611      	mov	r1, r2
 8005e98:	461a      	mov	r2, r3
 8005e9a:	4603      	mov	r3, r0
 8005e9c:	817b      	strh	r3, [r7, #10]
 8005e9e:	460b      	mov	r3, r1
 8005ea0:	813b      	strh	r3, [r7, #8]
 8005ea2:	4613      	mov	r3, r2
 8005ea4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005eac:	b2db      	uxtb	r3, r3
 8005eae:	2b20      	cmp	r3, #32
 8005eb0:	f040 80fd 	bne.w	80060ae <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8005eb4:	6a3b      	ldr	r3, [r7, #32]
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d002      	beq.n	8005ec0 <HAL_I2C_Mem_Read+0x34>
 8005eba:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d105      	bne.n	8005ecc <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005ec6:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8005ec8:	2301      	movs	r3, #1
 8005eca:	e0f1      	b.n	80060b0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005ed2:	2b01      	cmp	r3, #1
 8005ed4:	d101      	bne.n	8005eda <HAL_I2C_Mem_Read+0x4e>
 8005ed6:	2302      	movs	r3, #2
 8005ed8:	e0ea      	b.n	80060b0 <HAL_I2C_Mem_Read+0x224>
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	2201      	movs	r2, #1
 8005ede:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005ee2:	f7fe ffaf 	bl	8004e44 <HAL_GetTick>
 8005ee6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005ee8:	697b      	ldr	r3, [r7, #20]
 8005eea:	9300      	str	r3, [sp, #0]
 8005eec:	2319      	movs	r3, #25
 8005eee:	2201      	movs	r2, #1
 8005ef0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005ef4:	68f8      	ldr	r0, [r7, #12]
 8005ef6:	f000 f9af 	bl	8006258 <I2C_WaitOnFlagUntilTimeout>
 8005efa:	4603      	mov	r3, r0
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d001      	beq.n	8005f04 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8005f00:	2301      	movs	r3, #1
 8005f02:	e0d5      	b.n	80060b0 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	2222      	movs	r2, #34	@ 0x22
 8005f08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	2240      	movs	r2, #64	@ 0x40
 8005f10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	2200      	movs	r2, #0
 8005f18:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	6a3a      	ldr	r2, [r7, #32]
 8005f1e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005f24:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	2200      	movs	r2, #0
 8005f2a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005f2c:	88f8      	ldrh	r0, [r7, #6]
 8005f2e:	893a      	ldrh	r2, [r7, #8]
 8005f30:	8979      	ldrh	r1, [r7, #10]
 8005f32:	697b      	ldr	r3, [r7, #20]
 8005f34:	9301      	str	r3, [sp, #4]
 8005f36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f38:	9300      	str	r3, [sp, #0]
 8005f3a:	4603      	mov	r3, r0
 8005f3c:	68f8      	ldr	r0, [r7, #12]
 8005f3e:	f000 f913 	bl	8006168 <I2C_RequestMemoryRead>
 8005f42:	4603      	mov	r3, r0
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d005      	beq.n	8005f54 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	2200      	movs	r2, #0
 8005f4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005f50:	2301      	movs	r3, #1
 8005f52:	e0ad      	b.n	80060b0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f58:	b29b      	uxth	r3, r3
 8005f5a:	2bff      	cmp	r3, #255	@ 0xff
 8005f5c:	d90e      	bls.n	8005f7c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	22ff      	movs	r2, #255	@ 0xff
 8005f62:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f68:	b2da      	uxtb	r2, r3
 8005f6a:	8979      	ldrh	r1, [r7, #10]
 8005f6c:	4b52      	ldr	r3, [pc, #328]	@ (80060b8 <HAL_I2C_Mem_Read+0x22c>)
 8005f6e:	9300      	str	r3, [sp, #0]
 8005f70:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005f74:	68f8      	ldr	r0, [r7, #12]
 8005f76:	f000 fb33 	bl	80065e0 <I2C_TransferConfig>
 8005f7a:	e00f      	b.n	8005f9c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f80:	b29a      	uxth	r2, r3
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f8a:	b2da      	uxtb	r2, r3
 8005f8c:	8979      	ldrh	r1, [r7, #10]
 8005f8e:	4b4a      	ldr	r3, [pc, #296]	@ (80060b8 <HAL_I2C_Mem_Read+0x22c>)
 8005f90:	9300      	str	r3, [sp, #0]
 8005f92:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005f96:	68f8      	ldr	r0, [r7, #12]
 8005f98:	f000 fb22 	bl	80065e0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8005f9c:	697b      	ldr	r3, [r7, #20]
 8005f9e:	9300      	str	r3, [sp, #0]
 8005fa0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fa2:	2200      	movs	r2, #0
 8005fa4:	2104      	movs	r1, #4
 8005fa6:	68f8      	ldr	r0, [r7, #12]
 8005fa8:	f000 f956 	bl	8006258 <I2C_WaitOnFlagUntilTimeout>
 8005fac:	4603      	mov	r3, r0
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d001      	beq.n	8005fb6 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8005fb2:	2301      	movs	r3, #1
 8005fb4:	e07c      	b.n	80060b0 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fc0:	b2d2      	uxtb	r2, r2
 8005fc2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fc8:	1c5a      	adds	r2, r3, #1
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005fd2:	3b01      	subs	r3, #1
 8005fd4:	b29a      	uxth	r2, r3
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fde:	b29b      	uxth	r3, r3
 8005fe0:	3b01      	subs	r3, #1
 8005fe2:	b29a      	uxth	r2, r3
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fec:	b29b      	uxth	r3, r3
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d034      	beq.n	800605c <HAL_I2C_Mem_Read+0x1d0>
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d130      	bne.n	800605c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005ffa:	697b      	ldr	r3, [r7, #20]
 8005ffc:	9300      	str	r3, [sp, #0]
 8005ffe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006000:	2200      	movs	r2, #0
 8006002:	2180      	movs	r1, #128	@ 0x80
 8006004:	68f8      	ldr	r0, [r7, #12]
 8006006:	f000 f927 	bl	8006258 <I2C_WaitOnFlagUntilTimeout>
 800600a:	4603      	mov	r3, r0
 800600c:	2b00      	cmp	r3, #0
 800600e:	d001      	beq.n	8006014 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8006010:	2301      	movs	r3, #1
 8006012:	e04d      	b.n	80060b0 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006018:	b29b      	uxth	r3, r3
 800601a:	2bff      	cmp	r3, #255	@ 0xff
 800601c:	d90e      	bls.n	800603c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	22ff      	movs	r2, #255	@ 0xff
 8006022:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006028:	b2da      	uxtb	r2, r3
 800602a:	8979      	ldrh	r1, [r7, #10]
 800602c:	2300      	movs	r3, #0
 800602e:	9300      	str	r3, [sp, #0]
 8006030:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006034:	68f8      	ldr	r0, [r7, #12]
 8006036:	f000 fad3 	bl	80065e0 <I2C_TransferConfig>
 800603a:	e00f      	b.n	800605c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006040:	b29a      	uxth	r2, r3
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800604a:	b2da      	uxtb	r2, r3
 800604c:	8979      	ldrh	r1, [r7, #10]
 800604e:	2300      	movs	r3, #0
 8006050:	9300      	str	r3, [sp, #0]
 8006052:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006056:	68f8      	ldr	r0, [r7, #12]
 8006058:	f000 fac2 	bl	80065e0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006060:	b29b      	uxth	r3, r3
 8006062:	2b00      	cmp	r3, #0
 8006064:	d19a      	bne.n	8005f9c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006066:	697a      	ldr	r2, [r7, #20]
 8006068:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800606a:	68f8      	ldr	r0, [r7, #12]
 800606c:	f000 f994 	bl	8006398 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006070:	4603      	mov	r3, r0
 8006072:	2b00      	cmp	r3, #0
 8006074:	d001      	beq.n	800607a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8006076:	2301      	movs	r3, #1
 8006078:	e01a      	b.n	80060b0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	2220      	movs	r2, #32
 8006080:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	6859      	ldr	r1, [r3, #4]
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	681a      	ldr	r2, [r3, #0]
 800608c:	4b0b      	ldr	r3, [pc, #44]	@ (80060bc <HAL_I2C_Mem_Read+0x230>)
 800608e:	400b      	ands	r3, r1
 8006090:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	2220      	movs	r2, #32
 8006096:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	2200      	movs	r2, #0
 800609e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	2200      	movs	r2, #0
 80060a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80060aa:	2300      	movs	r3, #0
 80060ac:	e000      	b.n	80060b0 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80060ae:	2302      	movs	r3, #2
  }
}
 80060b0:	4618      	mov	r0, r3
 80060b2:	3718      	adds	r7, #24
 80060b4:	46bd      	mov	sp, r7
 80060b6:	bd80      	pop	{r7, pc}
 80060b8:	80002400 	.word	0x80002400
 80060bc:	fe00e800 	.word	0xfe00e800

080060c0 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80060c0:	b580      	push	{r7, lr}
 80060c2:	b086      	sub	sp, #24
 80060c4:	af02      	add	r7, sp, #8
 80060c6:	60f8      	str	r0, [r7, #12]
 80060c8:	4608      	mov	r0, r1
 80060ca:	4611      	mov	r1, r2
 80060cc:	461a      	mov	r2, r3
 80060ce:	4603      	mov	r3, r0
 80060d0:	817b      	strh	r3, [r7, #10]
 80060d2:	460b      	mov	r3, r1
 80060d4:	813b      	strh	r3, [r7, #8]
 80060d6:	4613      	mov	r3, r2
 80060d8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80060da:	88fb      	ldrh	r3, [r7, #6]
 80060dc:	b2da      	uxtb	r2, r3
 80060de:	8979      	ldrh	r1, [r7, #10]
 80060e0:	4b20      	ldr	r3, [pc, #128]	@ (8006164 <I2C_RequestMemoryWrite+0xa4>)
 80060e2:	9300      	str	r3, [sp, #0]
 80060e4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80060e8:	68f8      	ldr	r0, [r7, #12]
 80060ea:	f000 fa79 	bl	80065e0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80060ee:	69fa      	ldr	r2, [r7, #28]
 80060f0:	69b9      	ldr	r1, [r7, #24]
 80060f2:	68f8      	ldr	r0, [r7, #12]
 80060f4:	f000 f909 	bl	800630a <I2C_WaitOnTXISFlagUntilTimeout>
 80060f8:	4603      	mov	r3, r0
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d001      	beq.n	8006102 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80060fe:	2301      	movs	r3, #1
 8006100:	e02c      	b.n	800615c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006102:	88fb      	ldrh	r3, [r7, #6]
 8006104:	2b01      	cmp	r3, #1
 8006106:	d105      	bne.n	8006114 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006108:	893b      	ldrh	r3, [r7, #8]
 800610a:	b2da      	uxtb	r2, r3
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	629a      	str	r2, [r3, #40]	@ 0x28
 8006112:	e015      	b.n	8006140 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006114:	893b      	ldrh	r3, [r7, #8]
 8006116:	0a1b      	lsrs	r3, r3, #8
 8006118:	b29b      	uxth	r3, r3
 800611a:	b2da      	uxtb	r2, r3
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006122:	69fa      	ldr	r2, [r7, #28]
 8006124:	69b9      	ldr	r1, [r7, #24]
 8006126:	68f8      	ldr	r0, [r7, #12]
 8006128:	f000 f8ef 	bl	800630a <I2C_WaitOnTXISFlagUntilTimeout>
 800612c:	4603      	mov	r3, r0
 800612e:	2b00      	cmp	r3, #0
 8006130:	d001      	beq.n	8006136 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8006132:	2301      	movs	r3, #1
 8006134:	e012      	b.n	800615c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006136:	893b      	ldrh	r3, [r7, #8]
 8006138:	b2da      	uxtb	r2, r3
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8006140:	69fb      	ldr	r3, [r7, #28]
 8006142:	9300      	str	r3, [sp, #0]
 8006144:	69bb      	ldr	r3, [r7, #24]
 8006146:	2200      	movs	r2, #0
 8006148:	2180      	movs	r1, #128	@ 0x80
 800614a:	68f8      	ldr	r0, [r7, #12]
 800614c:	f000 f884 	bl	8006258 <I2C_WaitOnFlagUntilTimeout>
 8006150:	4603      	mov	r3, r0
 8006152:	2b00      	cmp	r3, #0
 8006154:	d001      	beq.n	800615a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8006156:	2301      	movs	r3, #1
 8006158:	e000      	b.n	800615c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800615a:	2300      	movs	r3, #0
}
 800615c:	4618      	mov	r0, r3
 800615e:	3710      	adds	r7, #16
 8006160:	46bd      	mov	sp, r7
 8006162:	bd80      	pop	{r7, pc}
 8006164:	80002000 	.word	0x80002000

08006168 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8006168:	b580      	push	{r7, lr}
 800616a:	b086      	sub	sp, #24
 800616c:	af02      	add	r7, sp, #8
 800616e:	60f8      	str	r0, [r7, #12]
 8006170:	4608      	mov	r0, r1
 8006172:	4611      	mov	r1, r2
 8006174:	461a      	mov	r2, r3
 8006176:	4603      	mov	r3, r0
 8006178:	817b      	strh	r3, [r7, #10]
 800617a:	460b      	mov	r3, r1
 800617c:	813b      	strh	r3, [r7, #8]
 800617e:	4613      	mov	r3, r2
 8006180:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8006182:	88fb      	ldrh	r3, [r7, #6]
 8006184:	b2da      	uxtb	r2, r3
 8006186:	8979      	ldrh	r1, [r7, #10]
 8006188:	4b20      	ldr	r3, [pc, #128]	@ (800620c <I2C_RequestMemoryRead+0xa4>)
 800618a:	9300      	str	r3, [sp, #0]
 800618c:	2300      	movs	r3, #0
 800618e:	68f8      	ldr	r0, [r7, #12]
 8006190:	f000 fa26 	bl	80065e0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006194:	69fa      	ldr	r2, [r7, #28]
 8006196:	69b9      	ldr	r1, [r7, #24]
 8006198:	68f8      	ldr	r0, [r7, #12]
 800619a:	f000 f8b6 	bl	800630a <I2C_WaitOnTXISFlagUntilTimeout>
 800619e:	4603      	mov	r3, r0
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d001      	beq.n	80061a8 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80061a4:	2301      	movs	r3, #1
 80061a6:	e02c      	b.n	8006202 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80061a8:	88fb      	ldrh	r3, [r7, #6]
 80061aa:	2b01      	cmp	r3, #1
 80061ac:	d105      	bne.n	80061ba <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80061ae:	893b      	ldrh	r3, [r7, #8]
 80061b0:	b2da      	uxtb	r2, r3
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	629a      	str	r2, [r3, #40]	@ 0x28
 80061b8:	e015      	b.n	80061e6 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80061ba:	893b      	ldrh	r3, [r7, #8]
 80061bc:	0a1b      	lsrs	r3, r3, #8
 80061be:	b29b      	uxth	r3, r3
 80061c0:	b2da      	uxtb	r2, r3
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80061c8:	69fa      	ldr	r2, [r7, #28]
 80061ca:	69b9      	ldr	r1, [r7, #24]
 80061cc:	68f8      	ldr	r0, [r7, #12]
 80061ce:	f000 f89c 	bl	800630a <I2C_WaitOnTXISFlagUntilTimeout>
 80061d2:	4603      	mov	r3, r0
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d001      	beq.n	80061dc <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80061d8:	2301      	movs	r3, #1
 80061da:	e012      	b.n	8006202 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80061dc:	893b      	ldrh	r3, [r7, #8]
 80061de:	b2da      	uxtb	r2, r3
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80061e6:	69fb      	ldr	r3, [r7, #28]
 80061e8:	9300      	str	r3, [sp, #0]
 80061ea:	69bb      	ldr	r3, [r7, #24]
 80061ec:	2200      	movs	r2, #0
 80061ee:	2140      	movs	r1, #64	@ 0x40
 80061f0:	68f8      	ldr	r0, [r7, #12]
 80061f2:	f000 f831 	bl	8006258 <I2C_WaitOnFlagUntilTimeout>
 80061f6:	4603      	mov	r3, r0
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d001      	beq.n	8006200 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80061fc:	2301      	movs	r3, #1
 80061fe:	e000      	b.n	8006202 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8006200:	2300      	movs	r3, #0
}
 8006202:	4618      	mov	r0, r3
 8006204:	3710      	adds	r7, #16
 8006206:	46bd      	mov	sp, r7
 8006208:	bd80      	pop	{r7, pc}
 800620a:	bf00      	nop
 800620c:	80002000 	.word	0x80002000

08006210 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8006210:	b480      	push	{r7}
 8006212:	b083      	sub	sp, #12
 8006214:	af00      	add	r7, sp, #0
 8006216:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	699b      	ldr	r3, [r3, #24]
 800621e:	f003 0302 	and.w	r3, r3, #2
 8006222:	2b02      	cmp	r3, #2
 8006224:	d103      	bne.n	800622e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	2200      	movs	r2, #0
 800622c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	699b      	ldr	r3, [r3, #24]
 8006234:	f003 0301 	and.w	r3, r3, #1
 8006238:	2b01      	cmp	r3, #1
 800623a:	d007      	beq.n	800624c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	699a      	ldr	r2, [r3, #24]
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	f042 0201 	orr.w	r2, r2, #1
 800624a:	619a      	str	r2, [r3, #24]
  }
}
 800624c:	bf00      	nop
 800624e:	370c      	adds	r7, #12
 8006250:	46bd      	mov	sp, r7
 8006252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006256:	4770      	bx	lr

08006258 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006258:	b580      	push	{r7, lr}
 800625a:	b084      	sub	sp, #16
 800625c:	af00      	add	r7, sp, #0
 800625e:	60f8      	str	r0, [r7, #12]
 8006260:	60b9      	str	r1, [r7, #8]
 8006262:	603b      	str	r3, [r7, #0]
 8006264:	4613      	mov	r3, r2
 8006266:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006268:	e03b      	b.n	80062e2 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800626a:	69ba      	ldr	r2, [r7, #24]
 800626c:	6839      	ldr	r1, [r7, #0]
 800626e:	68f8      	ldr	r0, [r7, #12]
 8006270:	f000 f8d6 	bl	8006420 <I2C_IsErrorOccurred>
 8006274:	4603      	mov	r3, r0
 8006276:	2b00      	cmp	r3, #0
 8006278:	d001      	beq.n	800627e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800627a:	2301      	movs	r3, #1
 800627c:	e041      	b.n	8006302 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800627e:	683b      	ldr	r3, [r7, #0]
 8006280:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006284:	d02d      	beq.n	80062e2 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006286:	f7fe fddd 	bl	8004e44 <HAL_GetTick>
 800628a:	4602      	mov	r2, r0
 800628c:	69bb      	ldr	r3, [r7, #24]
 800628e:	1ad3      	subs	r3, r2, r3
 8006290:	683a      	ldr	r2, [r7, #0]
 8006292:	429a      	cmp	r2, r3
 8006294:	d302      	bcc.n	800629c <I2C_WaitOnFlagUntilTimeout+0x44>
 8006296:	683b      	ldr	r3, [r7, #0]
 8006298:	2b00      	cmp	r3, #0
 800629a:	d122      	bne.n	80062e2 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	699a      	ldr	r2, [r3, #24]
 80062a2:	68bb      	ldr	r3, [r7, #8]
 80062a4:	4013      	ands	r3, r2
 80062a6:	68ba      	ldr	r2, [r7, #8]
 80062a8:	429a      	cmp	r2, r3
 80062aa:	bf0c      	ite	eq
 80062ac:	2301      	moveq	r3, #1
 80062ae:	2300      	movne	r3, #0
 80062b0:	b2db      	uxtb	r3, r3
 80062b2:	461a      	mov	r2, r3
 80062b4:	79fb      	ldrb	r3, [r7, #7]
 80062b6:	429a      	cmp	r2, r3
 80062b8:	d113      	bne.n	80062e2 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062be:	f043 0220 	orr.w	r2, r3, #32
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	2220      	movs	r2, #32
 80062ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	2200      	movs	r2, #0
 80062d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	2200      	movs	r2, #0
 80062da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80062de:	2301      	movs	r3, #1
 80062e0:	e00f      	b.n	8006302 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	699a      	ldr	r2, [r3, #24]
 80062e8:	68bb      	ldr	r3, [r7, #8]
 80062ea:	4013      	ands	r3, r2
 80062ec:	68ba      	ldr	r2, [r7, #8]
 80062ee:	429a      	cmp	r2, r3
 80062f0:	bf0c      	ite	eq
 80062f2:	2301      	moveq	r3, #1
 80062f4:	2300      	movne	r3, #0
 80062f6:	b2db      	uxtb	r3, r3
 80062f8:	461a      	mov	r2, r3
 80062fa:	79fb      	ldrb	r3, [r7, #7]
 80062fc:	429a      	cmp	r2, r3
 80062fe:	d0b4      	beq.n	800626a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006300:	2300      	movs	r3, #0
}
 8006302:	4618      	mov	r0, r3
 8006304:	3710      	adds	r7, #16
 8006306:	46bd      	mov	sp, r7
 8006308:	bd80      	pop	{r7, pc}

0800630a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800630a:	b580      	push	{r7, lr}
 800630c:	b084      	sub	sp, #16
 800630e:	af00      	add	r7, sp, #0
 8006310:	60f8      	str	r0, [r7, #12]
 8006312:	60b9      	str	r1, [r7, #8]
 8006314:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006316:	e033      	b.n	8006380 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006318:	687a      	ldr	r2, [r7, #4]
 800631a:	68b9      	ldr	r1, [r7, #8]
 800631c:	68f8      	ldr	r0, [r7, #12]
 800631e:	f000 f87f 	bl	8006420 <I2C_IsErrorOccurred>
 8006322:	4603      	mov	r3, r0
 8006324:	2b00      	cmp	r3, #0
 8006326:	d001      	beq.n	800632c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006328:	2301      	movs	r3, #1
 800632a:	e031      	b.n	8006390 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800632c:	68bb      	ldr	r3, [r7, #8]
 800632e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006332:	d025      	beq.n	8006380 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006334:	f7fe fd86 	bl	8004e44 <HAL_GetTick>
 8006338:	4602      	mov	r2, r0
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	1ad3      	subs	r3, r2, r3
 800633e:	68ba      	ldr	r2, [r7, #8]
 8006340:	429a      	cmp	r2, r3
 8006342:	d302      	bcc.n	800634a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8006344:	68bb      	ldr	r3, [r7, #8]
 8006346:	2b00      	cmp	r3, #0
 8006348:	d11a      	bne.n	8006380 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	699b      	ldr	r3, [r3, #24]
 8006350:	f003 0302 	and.w	r3, r3, #2
 8006354:	2b02      	cmp	r3, #2
 8006356:	d013      	beq.n	8006380 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800635c:	f043 0220 	orr.w	r2, r3, #32
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	2220      	movs	r2, #32
 8006368:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	2200      	movs	r2, #0
 8006370:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	2200      	movs	r2, #0
 8006378:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800637c:	2301      	movs	r3, #1
 800637e:	e007      	b.n	8006390 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	699b      	ldr	r3, [r3, #24]
 8006386:	f003 0302 	and.w	r3, r3, #2
 800638a:	2b02      	cmp	r3, #2
 800638c:	d1c4      	bne.n	8006318 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800638e:	2300      	movs	r3, #0
}
 8006390:	4618      	mov	r0, r3
 8006392:	3710      	adds	r7, #16
 8006394:	46bd      	mov	sp, r7
 8006396:	bd80      	pop	{r7, pc}

08006398 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006398:	b580      	push	{r7, lr}
 800639a:	b084      	sub	sp, #16
 800639c:	af00      	add	r7, sp, #0
 800639e:	60f8      	str	r0, [r7, #12]
 80063a0:	60b9      	str	r1, [r7, #8]
 80063a2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80063a4:	e02f      	b.n	8006406 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80063a6:	687a      	ldr	r2, [r7, #4]
 80063a8:	68b9      	ldr	r1, [r7, #8]
 80063aa:	68f8      	ldr	r0, [r7, #12]
 80063ac:	f000 f838 	bl	8006420 <I2C_IsErrorOccurred>
 80063b0:	4603      	mov	r3, r0
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d001      	beq.n	80063ba <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80063b6:	2301      	movs	r3, #1
 80063b8:	e02d      	b.n	8006416 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80063ba:	f7fe fd43 	bl	8004e44 <HAL_GetTick>
 80063be:	4602      	mov	r2, r0
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	1ad3      	subs	r3, r2, r3
 80063c4:	68ba      	ldr	r2, [r7, #8]
 80063c6:	429a      	cmp	r2, r3
 80063c8:	d302      	bcc.n	80063d0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80063ca:	68bb      	ldr	r3, [r7, #8]
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d11a      	bne.n	8006406 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	699b      	ldr	r3, [r3, #24]
 80063d6:	f003 0320 	and.w	r3, r3, #32
 80063da:	2b20      	cmp	r3, #32
 80063dc:	d013      	beq.n	8006406 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063e2:	f043 0220 	orr.w	r2, r3, #32
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	2220      	movs	r2, #32
 80063ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	2200      	movs	r2, #0
 80063f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	2200      	movs	r2, #0
 80063fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8006402:	2301      	movs	r3, #1
 8006404:	e007      	b.n	8006416 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	699b      	ldr	r3, [r3, #24]
 800640c:	f003 0320 	and.w	r3, r3, #32
 8006410:	2b20      	cmp	r3, #32
 8006412:	d1c8      	bne.n	80063a6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006414:	2300      	movs	r3, #0
}
 8006416:	4618      	mov	r0, r3
 8006418:	3710      	adds	r7, #16
 800641a:	46bd      	mov	sp, r7
 800641c:	bd80      	pop	{r7, pc}
	...

08006420 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006420:	b580      	push	{r7, lr}
 8006422:	b08a      	sub	sp, #40	@ 0x28
 8006424:	af00      	add	r7, sp, #0
 8006426:	60f8      	str	r0, [r7, #12]
 8006428:	60b9      	str	r1, [r7, #8]
 800642a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800642c:	2300      	movs	r3, #0
 800642e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	699b      	ldr	r3, [r3, #24]
 8006438:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800643a:	2300      	movs	r3, #0
 800643c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8006442:	69bb      	ldr	r3, [r7, #24]
 8006444:	f003 0310 	and.w	r3, r3, #16
 8006448:	2b00      	cmp	r3, #0
 800644a:	d068      	beq.n	800651e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	2210      	movs	r2, #16
 8006452:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006454:	e049      	b.n	80064ea <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006456:	68bb      	ldr	r3, [r7, #8]
 8006458:	f1b3 3fff 	cmp.w	r3, #4294967295
 800645c:	d045      	beq.n	80064ea <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800645e:	f7fe fcf1 	bl	8004e44 <HAL_GetTick>
 8006462:	4602      	mov	r2, r0
 8006464:	69fb      	ldr	r3, [r7, #28]
 8006466:	1ad3      	subs	r3, r2, r3
 8006468:	68ba      	ldr	r2, [r7, #8]
 800646a:	429a      	cmp	r2, r3
 800646c:	d302      	bcc.n	8006474 <I2C_IsErrorOccurred+0x54>
 800646e:	68bb      	ldr	r3, [r7, #8]
 8006470:	2b00      	cmp	r3, #0
 8006472:	d13a      	bne.n	80064ea <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	685b      	ldr	r3, [r3, #4]
 800647a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800647e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006486:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	699b      	ldr	r3, [r3, #24]
 800648e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006492:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006496:	d121      	bne.n	80064dc <I2C_IsErrorOccurred+0xbc>
 8006498:	697b      	ldr	r3, [r7, #20]
 800649a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800649e:	d01d      	beq.n	80064dc <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80064a0:	7cfb      	ldrb	r3, [r7, #19]
 80064a2:	2b20      	cmp	r3, #32
 80064a4:	d01a      	beq.n	80064dc <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	685a      	ldr	r2, [r3, #4]
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80064b4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80064b6:	f7fe fcc5 	bl	8004e44 <HAL_GetTick>
 80064ba:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80064bc:	e00e      	b.n	80064dc <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80064be:	f7fe fcc1 	bl	8004e44 <HAL_GetTick>
 80064c2:	4602      	mov	r2, r0
 80064c4:	69fb      	ldr	r3, [r7, #28]
 80064c6:	1ad3      	subs	r3, r2, r3
 80064c8:	2b19      	cmp	r3, #25
 80064ca:	d907      	bls.n	80064dc <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80064cc:	6a3b      	ldr	r3, [r7, #32]
 80064ce:	f043 0320 	orr.w	r3, r3, #32
 80064d2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80064d4:	2301      	movs	r3, #1
 80064d6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80064da:	e006      	b.n	80064ea <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	699b      	ldr	r3, [r3, #24]
 80064e2:	f003 0320 	and.w	r3, r3, #32
 80064e6:	2b20      	cmp	r3, #32
 80064e8:	d1e9      	bne.n	80064be <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	699b      	ldr	r3, [r3, #24]
 80064f0:	f003 0320 	and.w	r3, r3, #32
 80064f4:	2b20      	cmp	r3, #32
 80064f6:	d003      	beq.n	8006500 <I2C_IsErrorOccurred+0xe0>
 80064f8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d0aa      	beq.n	8006456 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8006500:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006504:	2b00      	cmp	r3, #0
 8006506:	d103      	bne.n	8006510 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	2220      	movs	r2, #32
 800650e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8006510:	6a3b      	ldr	r3, [r7, #32]
 8006512:	f043 0304 	orr.w	r3, r3, #4
 8006516:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8006518:	2301      	movs	r3, #1
 800651a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	699b      	ldr	r3, [r3, #24]
 8006524:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8006526:	69bb      	ldr	r3, [r7, #24]
 8006528:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800652c:	2b00      	cmp	r3, #0
 800652e:	d00b      	beq.n	8006548 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8006530:	6a3b      	ldr	r3, [r7, #32]
 8006532:	f043 0301 	orr.w	r3, r3, #1
 8006536:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006540:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006542:	2301      	movs	r3, #1
 8006544:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8006548:	69bb      	ldr	r3, [r7, #24]
 800654a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800654e:	2b00      	cmp	r3, #0
 8006550:	d00b      	beq.n	800656a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8006552:	6a3b      	ldr	r3, [r7, #32]
 8006554:	f043 0308 	orr.w	r3, r3, #8
 8006558:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006562:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006564:	2301      	movs	r3, #1
 8006566:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800656a:	69bb      	ldr	r3, [r7, #24]
 800656c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006570:	2b00      	cmp	r3, #0
 8006572:	d00b      	beq.n	800658c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8006574:	6a3b      	ldr	r3, [r7, #32]
 8006576:	f043 0302 	orr.w	r3, r3, #2
 800657a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006584:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006586:	2301      	movs	r3, #1
 8006588:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800658c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006590:	2b00      	cmp	r3, #0
 8006592:	d01c      	beq.n	80065ce <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006594:	68f8      	ldr	r0, [r7, #12]
 8006596:	f7ff fe3b 	bl	8006210 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	6859      	ldr	r1, [r3, #4]
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	681a      	ldr	r2, [r3, #0]
 80065a4:	4b0d      	ldr	r3, [pc, #52]	@ (80065dc <I2C_IsErrorOccurred+0x1bc>)
 80065a6:	400b      	ands	r3, r1
 80065a8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80065ae:	6a3b      	ldr	r3, [r7, #32]
 80065b0:	431a      	orrs	r2, r3
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	2220      	movs	r2, #32
 80065ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	2200      	movs	r2, #0
 80065c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	2200      	movs	r2, #0
 80065ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80065ce:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80065d2:	4618      	mov	r0, r3
 80065d4:	3728      	adds	r7, #40	@ 0x28
 80065d6:	46bd      	mov	sp, r7
 80065d8:	bd80      	pop	{r7, pc}
 80065da:	bf00      	nop
 80065dc:	fe00e800 	.word	0xfe00e800

080065e0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80065e0:	b480      	push	{r7}
 80065e2:	b087      	sub	sp, #28
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	60f8      	str	r0, [r7, #12]
 80065e8:	607b      	str	r3, [r7, #4]
 80065ea:	460b      	mov	r3, r1
 80065ec:	817b      	strh	r3, [r7, #10]
 80065ee:	4613      	mov	r3, r2
 80065f0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80065f2:	897b      	ldrh	r3, [r7, #10]
 80065f4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80065f8:	7a7b      	ldrb	r3, [r7, #9]
 80065fa:	041b      	lsls	r3, r3, #16
 80065fc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006600:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006606:	6a3b      	ldr	r3, [r7, #32]
 8006608:	4313      	orrs	r3, r2
 800660a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800660e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	685a      	ldr	r2, [r3, #4]
 8006616:	6a3b      	ldr	r3, [r7, #32]
 8006618:	0d5b      	lsrs	r3, r3, #21
 800661a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800661e:	4b08      	ldr	r3, [pc, #32]	@ (8006640 <I2C_TransferConfig+0x60>)
 8006620:	430b      	orrs	r3, r1
 8006622:	43db      	mvns	r3, r3
 8006624:	ea02 0103 	and.w	r1, r2, r3
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	697a      	ldr	r2, [r7, #20]
 800662e:	430a      	orrs	r2, r1
 8006630:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8006632:	bf00      	nop
 8006634:	371c      	adds	r7, #28
 8006636:	46bd      	mov	sp, r7
 8006638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800663c:	4770      	bx	lr
 800663e:	bf00      	nop
 8006640:	03ff63ff 	.word	0x03ff63ff

08006644 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006644:	b480      	push	{r7}
 8006646:	b083      	sub	sp, #12
 8006648:	af00      	add	r7, sp, #0
 800664a:	6078      	str	r0, [r7, #4]
 800664c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006654:	b2db      	uxtb	r3, r3
 8006656:	2b20      	cmp	r3, #32
 8006658:	d138      	bne.n	80066cc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006660:	2b01      	cmp	r3, #1
 8006662:	d101      	bne.n	8006668 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006664:	2302      	movs	r3, #2
 8006666:	e032      	b.n	80066ce <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	2201      	movs	r2, #1
 800666c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	2224      	movs	r2, #36	@ 0x24
 8006674:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	681a      	ldr	r2, [r3, #0]
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	f022 0201 	bic.w	r2, r2, #1
 8006686:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	681a      	ldr	r2, [r3, #0]
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006696:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	6819      	ldr	r1, [r3, #0]
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	683a      	ldr	r2, [r7, #0]
 80066a4:	430a      	orrs	r2, r1
 80066a6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	681a      	ldr	r2, [r3, #0]
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	f042 0201 	orr.w	r2, r2, #1
 80066b6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2220      	movs	r2, #32
 80066bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2200      	movs	r2, #0
 80066c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80066c8:	2300      	movs	r3, #0
 80066ca:	e000      	b.n	80066ce <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80066cc:	2302      	movs	r3, #2
  }
}
 80066ce:	4618      	mov	r0, r3
 80066d0:	370c      	adds	r7, #12
 80066d2:	46bd      	mov	sp, r7
 80066d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d8:	4770      	bx	lr

080066da <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80066da:	b480      	push	{r7}
 80066dc:	b085      	sub	sp, #20
 80066de:	af00      	add	r7, sp, #0
 80066e0:	6078      	str	r0, [r7, #4]
 80066e2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80066ea:	b2db      	uxtb	r3, r3
 80066ec:	2b20      	cmp	r3, #32
 80066ee:	d139      	bne.n	8006764 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80066f6:	2b01      	cmp	r3, #1
 80066f8:	d101      	bne.n	80066fe <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80066fa:	2302      	movs	r3, #2
 80066fc:	e033      	b.n	8006766 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	2201      	movs	r2, #1
 8006702:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	2224      	movs	r2, #36	@ 0x24
 800670a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	681a      	ldr	r2, [r3, #0]
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	f022 0201 	bic.w	r2, r2, #1
 800671c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800672c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800672e:	683b      	ldr	r3, [r7, #0]
 8006730:	021b      	lsls	r3, r3, #8
 8006732:	68fa      	ldr	r2, [r7, #12]
 8006734:	4313      	orrs	r3, r2
 8006736:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	68fa      	ldr	r2, [r7, #12]
 800673e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	681a      	ldr	r2, [r3, #0]
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f042 0201 	orr.w	r2, r2, #1
 800674e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	2220      	movs	r2, #32
 8006754:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	2200      	movs	r2, #0
 800675c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006760:	2300      	movs	r3, #0
 8006762:	e000      	b.n	8006766 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006764:	2302      	movs	r3, #2
  }
}
 8006766:	4618      	mov	r0, r3
 8006768:	3714      	adds	r7, #20
 800676a:	46bd      	mov	sp, r7
 800676c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006770:	4770      	bx	lr
	...

08006774 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006774:	b480      	push	{r7}
 8006776:	b085      	sub	sp, #20
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	2b00      	cmp	r3, #0
 8006780:	d141      	bne.n	8006806 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006782:	4b4b      	ldr	r3, [pc, #300]	@ (80068b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800678a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800678e:	d131      	bne.n	80067f4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006790:	4b47      	ldr	r3, [pc, #284]	@ (80068b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006792:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006796:	4a46      	ldr	r2, [pc, #280]	@ (80068b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006798:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800679c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80067a0:	4b43      	ldr	r3, [pc, #268]	@ (80068b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80067a8:	4a41      	ldr	r2, [pc, #260]	@ (80068b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067aa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80067ae:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80067b0:	4b40      	ldr	r3, [pc, #256]	@ (80068b4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	2232      	movs	r2, #50	@ 0x32
 80067b6:	fb02 f303 	mul.w	r3, r2, r3
 80067ba:	4a3f      	ldr	r2, [pc, #252]	@ (80068b8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80067bc:	fba2 2303 	umull	r2, r3, r2, r3
 80067c0:	0c9b      	lsrs	r3, r3, #18
 80067c2:	3301      	adds	r3, #1
 80067c4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80067c6:	e002      	b.n	80067ce <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	3b01      	subs	r3, #1
 80067cc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80067ce:	4b38      	ldr	r3, [pc, #224]	@ (80068b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067d0:	695b      	ldr	r3, [r3, #20]
 80067d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80067d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80067da:	d102      	bne.n	80067e2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d1f2      	bne.n	80067c8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80067e2:	4b33      	ldr	r3, [pc, #204]	@ (80068b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067e4:	695b      	ldr	r3, [r3, #20]
 80067e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80067ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80067ee:	d158      	bne.n	80068a2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80067f0:	2303      	movs	r3, #3
 80067f2:	e057      	b.n	80068a4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80067f4:	4b2e      	ldr	r3, [pc, #184]	@ (80068b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80067fa:	4a2d      	ldr	r2, [pc, #180]	@ (80068b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006800:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8006804:	e04d      	b.n	80068a2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800680c:	d141      	bne.n	8006892 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800680e:	4b28      	ldr	r3, [pc, #160]	@ (80068b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006816:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800681a:	d131      	bne.n	8006880 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800681c:	4b24      	ldr	r3, [pc, #144]	@ (80068b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800681e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006822:	4a23      	ldr	r2, [pc, #140]	@ (80068b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006824:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006828:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800682c:	4b20      	ldr	r3, [pc, #128]	@ (80068b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006834:	4a1e      	ldr	r2, [pc, #120]	@ (80068b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006836:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800683a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800683c:	4b1d      	ldr	r3, [pc, #116]	@ (80068b4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	2232      	movs	r2, #50	@ 0x32
 8006842:	fb02 f303 	mul.w	r3, r2, r3
 8006846:	4a1c      	ldr	r2, [pc, #112]	@ (80068b8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006848:	fba2 2303 	umull	r2, r3, r2, r3
 800684c:	0c9b      	lsrs	r3, r3, #18
 800684e:	3301      	adds	r3, #1
 8006850:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006852:	e002      	b.n	800685a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	3b01      	subs	r3, #1
 8006858:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800685a:	4b15      	ldr	r3, [pc, #84]	@ (80068b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800685c:	695b      	ldr	r3, [r3, #20]
 800685e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006862:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006866:	d102      	bne.n	800686e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	2b00      	cmp	r3, #0
 800686c:	d1f2      	bne.n	8006854 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800686e:	4b10      	ldr	r3, [pc, #64]	@ (80068b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006870:	695b      	ldr	r3, [r3, #20]
 8006872:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006876:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800687a:	d112      	bne.n	80068a2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800687c:	2303      	movs	r3, #3
 800687e:	e011      	b.n	80068a4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006880:	4b0b      	ldr	r3, [pc, #44]	@ (80068b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006882:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006886:	4a0a      	ldr	r2, [pc, #40]	@ (80068b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006888:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800688c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8006890:	e007      	b.n	80068a2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006892:	4b07      	ldr	r3, [pc, #28]	@ (80068b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800689a:	4a05      	ldr	r2, [pc, #20]	@ (80068b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800689c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80068a0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80068a2:	2300      	movs	r3, #0
}
 80068a4:	4618      	mov	r0, r3
 80068a6:	3714      	adds	r7, #20
 80068a8:	46bd      	mov	sp, r7
 80068aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ae:	4770      	bx	lr
 80068b0:	40007000 	.word	0x40007000
 80068b4:	20000000 	.word	0x20000000
 80068b8:	431bde83 	.word	0x431bde83

080068bc <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80068bc:	b480      	push	{r7}
 80068be:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80068c0:	4b05      	ldr	r3, [pc, #20]	@ (80068d8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80068c2:	689b      	ldr	r3, [r3, #8]
 80068c4:	4a04      	ldr	r2, [pc, #16]	@ (80068d8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80068c6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80068ca:	6093      	str	r3, [r2, #8]
}
 80068cc:	bf00      	nop
 80068ce:	46bd      	mov	sp, r7
 80068d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d4:	4770      	bx	lr
 80068d6:	bf00      	nop
 80068d8:	40007000 	.word	0x40007000

080068dc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80068dc:	b580      	push	{r7, lr}
 80068de:	b088      	sub	sp, #32
 80068e0:	af00      	add	r7, sp, #0
 80068e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d101      	bne.n	80068ee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80068ea:	2301      	movs	r3, #1
 80068ec:	e2fe      	b.n	8006eec <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	f003 0301 	and.w	r3, r3, #1
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d075      	beq.n	80069e6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80068fa:	4b97      	ldr	r3, [pc, #604]	@ (8006b58 <HAL_RCC_OscConfig+0x27c>)
 80068fc:	689b      	ldr	r3, [r3, #8]
 80068fe:	f003 030c 	and.w	r3, r3, #12
 8006902:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006904:	4b94      	ldr	r3, [pc, #592]	@ (8006b58 <HAL_RCC_OscConfig+0x27c>)
 8006906:	68db      	ldr	r3, [r3, #12]
 8006908:	f003 0303 	and.w	r3, r3, #3
 800690c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800690e:	69bb      	ldr	r3, [r7, #24]
 8006910:	2b0c      	cmp	r3, #12
 8006912:	d102      	bne.n	800691a <HAL_RCC_OscConfig+0x3e>
 8006914:	697b      	ldr	r3, [r7, #20]
 8006916:	2b03      	cmp	r3, #3
 8006918:	d002      	beq.n	8006920 <HAL_RCC_OscConfig+0x44>
 800691a:	69bb      	ldr	r3, [r7, #24]
 800691c:	2b08      	cmp	r3, #8
 800691e:	d10b      	bne.n	8006938 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006920:	4b8d      	ldr	r3, [pc, #564]	@ (8006b58 <HAL_RCC_OscConfig+0x27c>)
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006928:	2b00      	cmp	r3, #0
 800692a:	d05b      	beq.n	80069e4 <HAL_RCC_OscConfig+0x108>
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	685b      	ldr	r3, [r3, #4]
 8006930:	2b00      	cmp	r3, #0
 8006932:	d157      	bne.n	80069e4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006934:	2301      	movs	r3, #1
 8006936:	e2d9      	b.n	8006eec <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	685b      	ldr	r3, [r3, #4]
 800693c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006940:	d106      	bne.n	8006950 <HAL_RCC_OscConfig+0x74>
 8006942:	4b85      	ldr	r3, [pc, #532]	@ (8006b58 <HAL_RCC_OscConfig+0x27c>)
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	4a84      	ldr	r2, [pc, #528]	@ (8006b58 <HAL_RCC_OscConfig+0x27c>)
 8006948:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800694c:	6013      	str	r3, [r2, #0]
 800694e:	e01d      	b.n	800698c <HAL_RCC_OscConfig+0xb0>
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	685b      	ldr	r3, [r3, #4]
 8006954:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006958:	d10c      	bne.n	8006974 <HAL_RCC_OscConfig+0x98>
 800695a:	4b7f      	ldr	r3, [pc, #508]	@ (8006b58 <HAL_RCC_OscConfig+0x27c>)
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	4a7e      	ldr	r2, [pc, #504]	@ (8006b58 <HAL_RCC_OscConfig+0x27c>)
 8006960:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006964:	6013      	str	r3, [r2, #0]
 8006966:	4b7c      	ldr	r3, [pc, #496]	@ (8006b58 <HAL_RCC_OscConfig+0x27c>)
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	4a7b      	ldr	r2, [pc, #492]	@ (8006b58 <HAL_RCC_OscConfig+0x27c>)
 800696c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006970:	6013      	str	r3, [r2, #0]
 8006972:	e00b      	b.n	800698c <HAL_RCC_OscConfig+0xb0>
 8006974:	4b78      	ldr	r3, [pc, #480]	@ (8006b58 <HAL_RCC_OscConfig+0x27c>)
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	4a77      	ldr	r2, [pc, #476]	@ (8006b58 <HAL_RCC_OscConfig+0x27c>)
 800697a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800697e:	6013      	str	r3, [r2, #0]
 8006980:	4b75      	ldr	r3, [pc, #468]	@ (8006b58 <HAL_RCC_OscConfig+0x27c>)
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	4a74      	ldr	r2, [pc, #464]	@ (8006b58 <HAL_RCC_OscConfig+0x27c>)
 8006986:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800698a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	685b      	ldr	r3, [r3, #4]
 8006990:	2b00      	cmp	r3, #0
 8006992:	d013      	beq.n	80069bc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006994:	f7fe fa56 	bl	8004e44 <HAL_GetTick>
 8006998:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800699a:	e008      	b.n	80069ae <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800699c:	f7fe fa52 	bl	8004e44 <HAL_GetTick>
 80069a0:	4602      	mov	r2, r0
 80069a2:	693b      	ldr	r3, [r7, #16]
 80069a4:	1ad3      	subs	r3, r2, r3
 80069a6:	2b64      	cmp	r3, #100	@ 0x64
 80069a8:	d901      	bls.n	80069ae <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80069aa:	2303      	movs	r3, #3
 80069ac:	e29e      	b.n	8006eec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80069ae:	4b6a      	ldr	r3, [pc, #424]	@ (8006b58 <HAL_RCC_OscConfig+0x27c>)
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d0f0      	beq.n	800699c <HAL_RCC_OscConfig+0xc0>
 80069ba:	e014      	b.n	80069e6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069bc:	f7fe fa42 	bl	8004e44 <HAL_GetTick>
 80069c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80069c2:	e008      	b.n	80069d6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80069c4:	f7fe fa3e 	bl	8004e44 <HAL_GetTick>
 80069c8:	4602      	mov	r2, r0
 80069ca:	693b      	ldr	r3, [r7, #16]
 80069cc:	1ad3      	subs	r3, r2, r3
 80069ce:	2b64      	cmp	r3, #100	@ 0x64
 80069d0:	d901      	bls.n	80069d6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80069d2:	2303      	movs	r3, #3
 80069d4:	e28a      	b.n	8006eec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80069d6:	4b60      	ldr	r3, [pc, #384]	@ (8006b58 <HAL_RCC_OscConfig+0x27c>)
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d1f0      	bne.n	80069c4 <HAL_RCC_OscConfig+0xe8>
 80069e2:	e000      	b.n	80069e6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80069e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	f003 0302 	and.w	r3, r3, #2
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d075      	beq.n	8006ade <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80069f2:	4b59      	ldr	r3, [pc, #356]	@ (8006b58 <HAL_RCC_OscConfig+0x27c>)
 80069f4:	689b      	ldr	r3, [r3, #8]
 80069f6:	f003 030c 	and.w	r3, r3, #12
 80069fa:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80069fc:	4b56      	ldr	r3, [pc, #344]	@ (8006b58 <HAL_RCC_OscConfig+0x27c>)
 80069fe:	68db      	ldr	r3, [r3, #12]
 8006a00:	f003 0303 	and.w	r3, r3, #3
 8006a04:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8006a06:	69bb      	ldr	r3, [r7, #24]
 8006a08:	2b0c      	cmp	r3, #12
 8006a0a:	d102      	bne.n	8006a12 <HAL_RCC_OscConfig+0x136>
 8006a0c:	697b      	ldr	r3, [r7, #20]
 8006a0e:	2b02      	cmp	r3, #2
 8006a10:	d002      	beq.n	8006a18 <HAL_RCC_OscConfig+0x13c>
 8006a12:	69bb      	ldr	r3, [r7, #24]
 8006a14:	2b04      	cmp	r3, #4
 8006a16:	d11f      	bne.n	8006a58 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006a18:	4b4f      	ldr	r3, [pc, #316]	@ (8006b58 <HAL_RCC_OscConfig+0x27c>)
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d005      	beq.n	8006a30 <HAL_RCC_OscConfig+0x154>
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	68db      	ldr	r3, [r3, #12]
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d101      	bne.n	8006a30 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8006a2c:	2301      	movs	r3, #1
 8006a2e:	e25d      	b.n	8006eec <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006a30:	4b49      	ldr	r3, [pc, #292]	@ (8006b58 <HAL_RCC_OscConfig+0x27c>)
 8006a32:	685b      	ldr	r3, [r3, #4]
 8006a34:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	691b      	ldr	r3, [r3, #16]
 8006a3c:	061b      	lsls	r3, r3, #24
 8006a3e:	4946      	ldr	r1, [pc, #280]	@ (8006b58 <HAL_RCC_OscConfig+0x27c>)
 8006a40:	4313      	orrs	r3, r2
 8006a42:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006a44:	4b45      	ldr	r3, [pc, #276]	@ (8006b5c <HAL_RCC_OscConfig+0x280>)
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	4618      	mov	r0, r3
 8006a4a:	f7fd fc29 	bl	80042a0 <HAL_InitTick>
 8006a4e:	4603      	mov	r3, r0
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d043      	beq.n	8006adc <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8006a54:	2301      	movs	r3, #1
 8006a56:	e249      	b.n	8006eec <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	68db      	ldr	r3, [r3, #12]
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d023      	beq.n	8006aa8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006a60:	4b3d      	ldr	r3, [pc, #244]	@ (8006b58 <HAL_RCC_OscConfig+0x27c>)
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	4a3c      	ldr	r2, [pc, #240]	@ (8006b58 <HAL_RCC_OscConfig+0x27c>)
 8006a66:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006a6a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a6c:	f7fe f9ea 	bl	8004e44 <HAL_GetTick>
 8006a70:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006a72:	e008      	b.n	8006a86 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006a74:	f7fe f9e6 	bl	8004e44 <HAL_GetTick>
 8006a78:	4602      	mov	r2, r0
 8006a7a:	693b      	ldr	r3, [r7, #16]
 8006a7c:	1ad3      	subs	r3, r2, r3
 8006a7e:	2b02      	cmp	r3, #2
 8006a80:	d901      	bls.n	8006a86 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8006a82:	2303      	movs	r3, #3
 8006a84:	e232      	b.n	8006eec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006a86:	4b34      	ldr	r3, [pc, #208]	@ (8006b58 <HAL_RCC_OscConfig+0x27c>)
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d0f0      	beq.n	8006a74 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006a92:	4b31      	ldr	r3, [pc, #196]	@ (8006b58 <HAL_RCC_OscConfig+0x27c>)
 8006a94:	685b      	ldr	r3, [r3, #4]
 8006a96:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	691b      	ldr	r3, [r3, #16]
 8006a9e:	061b      	lsls	r3, r3, #24
 8006aa0:	492d      	ldr	r1, [pc, #180]	@ (8006b58 <HAL_RCC_OscConfig+0x27c>)
 8006aa2:	4313      	orrs	r3, r2
 8006aa4:	604b      	str	r3, [r1, #4]
 8006aa6:	e01a      	b.n	8006ade <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006aa8:	4b2b      	ldr	r3, [pc, #172]	@ (8006b58 <HAL_RCC_OscConfig+0x27c>)
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	4a2a      	ldr	r2, [pc, #168]	@ (8006b58 <HAL_RCC_OscConfig+0x27c>)
 8006aae:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006ab2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ab4:	f7fe f9c6 	bl	8004e44 <HAL_GetTick>
 8006ab8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006aba:	e008      	b.n	8006ace <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006abc:	f7fe f9c2 	bl	8004e44 <HAL_GetTick>
 8006ac0:	4602      	mov	r2, r0
 8006ac2:	693b      	ldr	r3, [r7, #16]
 8006ac4:	1ad3      	subs	r3, r2, r3
 8006ac6:	2b02      	cmp	r3, #2
 8006ac8:	d901      	bls.n	8006ace <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8006aca:	2303      	movs	r3, #3
 8006acc:	e20e      	b.n	8006eec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006ace:	4b22      	ldr	r3, [pc, #136]	@ (8006b58 <HAL_RCC_OscConfig+0x27c>)
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d1f0      	bne.n	8006abc <HAL_RCC_OscConfig+0x1e0>
 8006ada:	e000      	b.n	8006ade <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006adc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	f003 0308 	and.w	r3, r3, #8
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d041      	beq.n	8006b6e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	695b      	ldr	r3, [r3, #20]
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d01c      	beq.n	8006b2c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006af2:	4b19      	ldr	r3, [pc, #100]	@ (8006b58 <HAL_RCC_OscConfig+0x27c>)
 8006af4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006af8:	4a17      	ldr	r2, [pc, #92]	@ (8006b58 <HAL_RCC_OscConfig+0x27c>)
 8006afa:	f043 0301 	orr.w	r3, r3, #1
 8006afe:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b02:	f7fe f99f 	bl	8004e44 <HAL_GetTick>
 8006b06:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006b08:	e008      	b.n	8006b1c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006b0a:	f7fe f99b 	bl	8004e44 <HAL_GetTick>
 8006b0e:	4602      	mov	r2, r0
 8006b10:	693b      	ldr	r3, [r7, #16]
 8006b12:	1ad3      	subs	r3, r2, r3
 8006b14:	2b02      	cmp	r3, #2
 8006b16:	d901      	bls.n	8006b1c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006b18:	2303      	movs	r3, #3
 8006b1a:	e1e7      	b.n	8006eec <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006b1c:	4b0e      	ldr	r3, [pc, #56]	@ (8006b58 <HAL_RCC_OscConfig+0x27c>)
 8006b1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006b22:	f003 0302 	and.w	r3, r3, #2
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d0ef      	beq.n	8006b0a <HAL_RCC_OscConfig+0x22e>
 8006b2a:	e020      	b.n	8006b6e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006b2c:	4b0a      	ldr	r3, [pc, #40]	@ (8006b58 <HAL_RCC_OscConfig+0x27c>)
 8006b2e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006b32:	4a09      	ldr	r2, [pc, #36]	@ (8006b58 <HAL_RCC_OscConfig+0x27c>)
 8006b34:	f023 0301 	bic.w	r3, r3, #1
 8006b38:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b3c:	f7fe f982 	bl	8004e44 <HAL_GetTick>
 8006b40:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006b42:	e00d      	b.n	8006b60 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006b44:	f7fe f97e 	bl	8004e44 <HAL_GetTick>
 8006b48:	4602      	mov	r2, r0
 8006b4a:	693b      	ldr	r3, [r7, #16]
 8006b4c:	1ad3      	subs	r3, r2, r3
 8006b4e:	2b02      	cmp	r3, #2
 8006b50:	d906      	bls.n	8006b60 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8006b52:	2303      	movs	r3, #3
 8006b54:	e1ca      	b.n	8006eec <HAL_RCC_OscConfig+0x610>
 8006b56:	bf00      	nop
 8006b58:	40021000 	.word	0x40021000
 8006b5c:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006b60:	4b8c      	ldr	r3, [pc, #560]	@ (8006d94 <HAL_RCC_OscConfig+0x4b8>)
 8006b62:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006b66:	f003 0302 	and.w	r3, r3, #2
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d1ea      	bne.n	8006b44 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	f003 0304 	and.w	r3, r3, #4
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	f000 80a6 	beq.w	8006cc8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006b7c:	2300      	movs	r3, #0
 8006b7e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006b80:	4b84      	ldr	r3, [pc, #528]	@ (8006d94 <HAL_RCC_OscConfig+0x4b8>)
 8006b82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b84:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d101      	bne.n	8006b90 <HAL_RCC_OscConfig+0x2b4>
 8006b8c:	2301      	movs	r3, #1
 8006b8e:	e000      	b.n	8006b92 <HAL_RCC_OscConfig+0x2b6>
 8006b90:	2300      	movs	r3, #0
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d00d      	beq.n	8006bb2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006b96:	4b7f      	ldr	r3, [pc, #508]	@ (8006d94 <HAL_RCC_OscConfig+0x4b8>)
 8006b98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b9a:	4a7e      	ldr	r2, [pc, #504]	@ (8006d94 <HAL_RCC_OscConfig+0x4b8>)
 8006b9c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006ba0:	6593      	str	r3, [r2, #88]	@ 0x58
 8006ba2:	4b7c      	ldr	r3, [pc, #496]	@ (8006d94 <HAL_RCC_OscConfig+0x4b8>)
 8006ba4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ba6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006baa:	60fb      	str	r3, [r7, #12]
 8006bac:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8006bae:	2301      	movs	r3, #1
 8006bb0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006bb2:	4b79      	ldr	r3, [pc, #484]	@ (8006d98 <HAL_RCC_OscConfig+0x4bc>)
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d118      	bne.n	8006bf0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006bbe:	4b76      	ldr	r3, [pc, #472]	@ (8006d98 <HAL_RCC_OscConfig+0x4bc>)
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	4a75      	ldr	r2, [pc, #468]	@ (8006d98 <HAL_RCC_OscConfig+0x4bc>)
 8006bc4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006bc8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006bca:	f7fe f93b 	bl	8004e44 <HAL_GetTick>
 8006bce:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006bd0:	e008      	b.n	8006be4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006bd2:	f7fe f937 	bl	8004e44 <HAL_GetTick>
 8006bd6:	4602      	mov	r2, r0
 8006bd8:	693b      	ldr	r3, [r7, #16]
 8006bda:	1ad3      	subs	r3, r2, r3
 8006bdc:	2b02      	cmp	r3, #2
 8006bde:	d901      	bls.n	8006be4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8006be0:	2303      	movs	r3, #3
 8006be2:	e183      	b.n	8006eec <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006be4:	4b6c      	ldr	r3, [pc, #432]	@ (8006d98 <HAL_RCC_OscConfig+0x4bc>)
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d0f0      	beq.n	8006bd2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	689b      	ldr	r3, [r3, #8]
 8006bf4:	2b01      	cmp	r3, #1
 8006bf6:	d108      	bne.n	8006c0a <HAL_RCC_OscConfig+0x32e>
 8006bf8:	4b66      	ldr	r3, [pc, #408]	@ (8006d94 <HAL_RCC_OscConfig+0x4b8>)
 8006bfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006bfe:	4a65      	ldr	r2, [pc, #404]	@ (8006d94 <HAL_RCC_OscConfig+0x4b8>)
 8006c00:	f043 0301 	orr.w	r3, r3, #1
 8006c04:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006c08:	e024      	b.n	8006c54 <HAL_RCC_OscConfig+0x378>
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	689b      	ldr	r3, [r3, #8]
 8006c0e:	2b05      	cmp	r3, #5
 8006c10:	d110      	bne.n	8006c34 <HAL_RCC_OscConfig+0x358>
 8006c12:	4b60      	ldr	r3, [pc, #384]	@ (8006d94 <HAL_RCC_OscConfig+0x4b8>)
 8006c14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c18:	4a5e      	ldr	r2, [pc, #376]	@ (8006d94 <HAL_RCC_OscConfig+0x4b8>)
 8006c1a:	f043 0304 	orr.w	r3, r3, #4
 8006c1e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006c22:	4b5c      	ldr	r3, [pc, #368]	@ (8006d94 <HAL_RCC_OscConfig+0x4b8>)
 8006c24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c28:	4a5a      	ldr	r2, [pc, #360]	@ (8006d94 <HAL_RCC_OscConfig+0x4b8>)
 8006c2a:	f043 0301 	orr.w	r3, r3, #1
 8006c2e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006c32:	e00f      	b.n	8006c54 <HAL_RCC_OscConfig+0x378>
 8006c34:	4b57      	ldr	r3, [pc, #348]	@ (8006d94 <HAL_RCC_OscConfig+0x4b8>)
 8006c36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c3a:	4a56      	ldr	r2, [pc, #344]	@ (8006d94 <HAL_RCC_OscConfig+0x4b8>)
 8006c3c:	f023 0301 	bic.w	r3, r3, #1
 8006c40:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006c44:	4b53      	ldr	r3, [pc, #332]	@ (8006d94 <HAL_RCC_OscConfig+0x4b8>)
 8006c46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c4a:	4a52      	ldr	r2, [pc, #328]	@ (8006d94 <HAL_RCC_OscConfig+0x4b8>)
 8006c4c:	f023 0304 	bic.w	r3, r3, #4
 8006c50:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	689b      	ldr	r3, [r3, #8]
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d016      	beq.n	8006c8a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c5c:	f7fe f8f2 	bl	8004e44 <HAL_GetTick>
 8006c60:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006c62:	e00a      	b.n	8006c7a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006c64:	f7fe f8ee 	bl	8004e44 <HAL_GetTick>
 8006c68:	4602      	mov	r2, r0
 8006c6a:	693b      	ldr	r3, [r7, #16]
 8006c6c:	1ad3      	subs	r3, r2, r3
 8006c6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006c72:	4293      	cmp	r3, r2
 8006c74:	d901      	bls.n	8006c7a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8006c76:	2303      	movs	r3, #3
 8006c78:	e138      	b.n	8006eec <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006c7a:	4b46      	ldr	r3, [pc, #280]	@ (8006d94 <HAL_RCC_OscConfig+0x4b8>)
 8006c7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c80:	f003 0302 	and.w	r3, r3, #2
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d0ed      	beq.n	8006c64 <HAL_RCC_OscConfig+0x388>
 8006c88:	e015      	b.n	8006cb6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c8a:	f7fe f8db 	bl	8004e44 <HAL_GetTick>
 8006c8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006c90:	e00a      	b.n	8006ca8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006c92:	f7fe f8d7 	bl	8004e44 <HAL_GetTick>
 8006c96:	4602      	mov	r2, r0
 8006c98:	693b      	ldr	r3, [r7, #16]
 8006c9a:	1ad3      	subs	r3, r2, r3
 8006c9c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006ca0:	4293      	cmp	r3, r2
 8006ca2:	d901      	bls.n	8006ca8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8006ca4:	2303      	movs	r3, #3
 8006ca6:	e121      	b.n	8006eec <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006ca8:	4b3a      	ldr	r3, [pc, #232]	@ (8006d94 <HAL_RCC_OscConfig+0x4b8>)
 8006caa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006cae:	f003 0302 	and.w	r3, r3, #2
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d1ed      	bne.n	8006c92 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006cb6:	7ffb      	ldrb	r3, [r7, #31]
 8006cb8:	2b01      	cmp	r3, #1
 8006cba:	d105      	bne.n	8006cc8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006cbc:	4b35      	ldr	r3, [pc, #212]	@ (8006d94 <HAL_RCC_OscConfig+0x4b8>)
 8006cbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006cc0:	4a34      	ldr	r2, [pc, #208]	@ (8006d94 <HAL_RCC_OscConfig+0x4b8>)
 8006cc2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006cc6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	f003 0320 	and.w	r3, r3, #32
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d03c      	beq.n	8006d4e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	699b      	ldr	r3, [r3, #24]
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d01c      	beq.n	8006d16 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006cdc:	4b2d      	ldr	r3, [pc, #180]	@ (8006d94 <HAL_RCC_OscConfig+0x4b8>)
 8006cde:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006ce2:	4a2c      	ldr	r2, [pc, #176]	@ (8006d94 <HAL_RCC_OscConfig+0x4b8>)
 8006ce4:	f043 0301 	orr.w	r3, r3, #1
 8006ce8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006cec:	f7fe f8aa 	bl	8004e44 <HAL_GetTick>
 8006cf0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006cf2:	e008      	b.n	8006d06 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006cf4:	f7fe f8a6 	bl	8004e44 <HAL_GetTick>
 8006cf8:	4602      	mov	r2, r0
 8006cfa:	693b      	ldr	r3, [r7, #16]
 8006cfc:	1ad3      	subs	r3, r2, r3
 8006cfe:	2b02      	cmp	r3, #2
 8006d00:	d901      	bls.n	8006d06 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8006d02:	2303      	movs	r3, #3
 8006d04:	e0f2      	b.n	8006eec <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006d06:	4b23      	ldr	r3, [pc, #140]	@ (8006d94 <HAL_RCC_OscConfig+0x4b8>)
 8006d08:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006d0c:	f003 0302 	and.w	r3, r3, #2
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d0ef      	beq.n	8006cf4 <HAL_RCC_OscConfig+0x418>
 8006d14:	e01b      	b.n	8006d4e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006d16:	4b1f      	ldr	r3, [pc, #124]	@ (8006d94 <HAL_RCC_OscConfig+0x4b8>)
 8006d18:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006d1c:	4a1d      	ldr	r2, [pc, #116]	@ (8006d94 <HAL_RCC_OscConfig+0x4b8>)
 8006d1e:	f023 0301 	bic.w	r3, r3, #1
 8006d22:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006d26:	f7fe f88d 	bl	8004e44 <HAL_GetTick>
 8006d2a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006d2c:	e008      	b.n	8006d40 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006d2e:	f7fe f889 	bl	8004e44 <HAL_GetTick>
 8006d32:	4602      	mov	r2, r0
 8006d34:	693b      	ldr	r3, [r7, #16]
 8006d36:	1ad3      	subs	r3, r2, r3
 8006d38:	2b02      	cmp	r3, #2
 8006d3a:	d901      	bls.n	8006d40 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8006d3c:	2303      	movs	r3, #3
 8006d3e:	e0d5      	b.n	8006eec <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006d40:	4b14      	ldr	r3, [pc, #80]	@ (8006d94 <HAL_RCC_OscConfig+0x4b8>)
 8006d42:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006d46:	f003 0302 	and.w	r3, r3, #2
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d1ef      	bne.n	8006d2e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	69db      	ldr	r3, [r3, #28]
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	f000 80c9 	beq.w	8006eea <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006d58:	4b0e      	ldr	r3, [pc, #56]	@ (8006d94 <HAL_RCC_OscConfig+0x4b8>)
 8006d5a:	689b      	ldr	r3, [r3, #8]
 8006d5c:	f003 030c 	and.w	r3, r3, #12
 8006d60:	2b0c      	cmp	r3, #12
 8006d62:	f000 8083 	beq.w	8006e6c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	69db      	ldr	r3, [r3, #28]
 8006d6a:	2b02      	cmp	r3, #2
 8006d6c:	d15e      	bne.n	8006e2c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006d6e:	4b09      	ldr	r3, [pc, #36]	@ (8006d94 <HAL_RCC_OscConfig+0x4b8>)
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	4a08      	ldr	r2, [pc, #32]	@ (8006d94 <HAL_RCC_OscConfig+0x4b8>)
 8006d74:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006d78:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d7a:	f7fe f863 	bl	8004e44 <HAL_GetTick>
 8006d7e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006d80:	e00c      	b.n	8006d9c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006d82:	f7fe f85f 	bl	8004e44 <HAL_GetTick>
 8006d86:	4602      	mov	r2, r0
 8006d88:	693b      	ldr	r3, [r7, #16]
 8006d8a:	1ad3      	subs	r3, r2, r3
 8006d8c:	2b02      	cmp	r3, #2
 8006d8e:	d905      	bls.n	8006d9c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8006d90:	2303      	movs	r3, #3
 8006d92:	e0ab      	b.n	8006eec <HAL_RCC_OscConfig+0x610>
 8006d94:	40021000 	.word	0x40021000
 8006d98:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006d9c:	4b55      	ldr	r3, [pc, #340]	@ (8006ef4 <HAL_RCC_OscConfig+0x618>)
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d1ec      	bne.n	8006d82 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006da8:	4b52      	ldr	r3, [pc, #328]	@ (8006ef4 <HAL_RCC_OscConfig+0x618>)
 8006daa:	68da      	ldr	r2, [r3, #12]
 8006dac:	4b52      	ldr	r3, [pc, #328]	@ (8006ef8 <HAL_RCC_OscConfig+0x61c>)
 8006dae:	4013      	ands	r3, r2
 8006db0:	687a      	ldr	r2, [r7, #4]
 8006db2:	6a11      	ldr	r1, [r2, #32]
 8006db4:	687a      	ldr	r2, [r7, #4]
 8006db6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006db8:	3a01      	subs	r2, #1
 8006dba:	0112      	lsls	r2, r2, #4
 8006dbc:	4311      	orrs	r1, r2
 8006dbe:	687a      	ldr	r2, [r7, #4]
 8006dc0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8006dc2:	0212      	lsls	r2, r2, #8
 8006dc4:	4311      	orrs	r1, r2
 8006dc6:	687a      	ldr	r2, [r7, #4]
 8006dc8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006dca:	0852      	lsrs	r2, r2, #1
 8006dcc:	3a01      	subs	r2, #1
 8006dce:	0552      	lsls	r2, r2, #21
 8006dd0:	4311      	orrs	r1, r2
 8006dd2:	687a      	ldr	r2, [r7, #4]
 8006dd4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006dd6:	0852      	lsrs	r2, r2, #1
 8006dd8:	3a01      	subs	r2, #1
 8006dda:	0652      	lsls	r2, r2, #25
 8006ddc:	4311      	orrs	r1, r2
 8006dde:	687a      	ldr	r2, [r7, #4]
 8006de0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006de2:	06d2      	lsls	r2, r2, #27
 8006de4:	430a      	orrs	r2, r1
 8006de6:	4943      	ldr	r1, [pc, #268]	@ (8006ef4 <HAL_RCC_OscConfig+0x618>)
 8006de8:	4313      	orrs	r3, r2
 8006dea:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006dec:	4b41      	ldr	r3, [pc, #260]	@ (8006ef4 <HAL_RCC_OscConfig+0x618>)
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	4a40      	ldr	r2, [pc, #256]	@ (8006ef4 <HAL_RCC_OscConfig+0x618>)
 8006df2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006df6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006df8:	4b3e      	ldr	r3, [pc, #248]	@ (8006ef4 <HAL_RCC_OscConfig+0x618>)
 8006dfa:	68db      	ldr	r3, [r3, #12]
 8006dfc:	4a3d      	ldr	r2, [pc, #244]	@ (8006ef4 <HAL_RCC_OscConfig+0x618>)
 8006dfe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006e02:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e04:	f7fe f81e 	bl	8004e44 <HAL_GetTick>
 8006e08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006e0a:	e008      	b.n	8006e1e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006e0c:	f7fe f81a 	bl	8004e44 <HAL_GetTick>
 8006e10:	4602      	mov	r2, r0
 8006e12:	693b      	ldr	r3, [r7, #16]
 8006e14:	1ad3      	subs	r3, r2, r3
 8006e16:	2b02      	cmp	r3, #2
 8006e18:	d901      	bls.n	8006e1e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8006e1a:	2303      	movs	r3, #3
 8006e1c:	e066      	b.n	8006eec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006e1e:	4b35      	ldr	r3, [pc, #212]	@ (8006ef4 <HAL_RCC_OscConfig+0x618>)
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d0f0      	beq.n	8006e0c <HAL_RCC_OscConfig+0x530>
 8006e2a:	e05e      	b.n	8006eea <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006e2c:	4b31      	ldr	r3, [pc, #196]	@ (8006ef4 <HAL_RCC_OscConfig+0x618>)
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	4a30      	ldr	r2, [pc, #192]	@ (8006ef4 <HAL_RCC_OscConfig+0x618>)
 8006e32:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006e36:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e38:	f7fe f804 	bl	8004e44 <HAL_GetTick>
 8006e3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006e3e:	e008      	b.n	8006e52 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006e40:	f7fe f800 	bl	8004e44 <HAL_GetTick>
 8006e44:	4602      	mov	r2, r0
 8006e46:	693b      	ldr	r3, [r7, #16]
 8006e48:	1ad3      	subs	r3, r2, r3
 8006e4a:	2b02      	cmp	r3, #2
 8006e4c:	d901      	bls.n	8006e52 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8006e4e:	2303      	movs	r3, #3
 8006e50:	e04c      	b.n	8006eec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006e52:	4b28      	ldr	r3, [pc, #160]	@ (8006ef4 <HAL_RCC_OscConfig+0x618>)
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d1f0      	bne.n	8006e40 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8006e5e:	4b25      	ldr	r3, [pc, #148]	@ (8006ef4 <HAL_RCC_OscConfig+0x618>)
 8006e60:	68da      	ldr	r2, [r3, #12]
 8006e62:	4924      	ldr	r1, [pc, #144]	@ (8006ef4 <HAL_RCC_OscConfig+0x618>)
 8006e64:	4b25      	ldr	r3, [pc, #148]	@ (8006efc <HAL_RCC_OscConfig+0x620>)
 8006e66:	4013      	ands	r3, r2
 8006e68:	60cb      	str	r3, [r1, #12]
 8006e6a:	e03e      	b.n	8006eea <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	69db      	ldr	r3, [r3, #28]
 8006e70:	2b01      	cmp	r3, #1
 8006e72:	d101      	bne.n	8006e78 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8006e74:	2301      	movs	r3, #1
 8006e76:	e039      	b.n	8006eec <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8006e78:	4b1e      	ldr	r3, [pc, #120]	@ (8006ef4 <HAL_RCC_OscConfig+0x618>)
 8006e7a:	68db      	ldr	r3, [r3, #12]
 8006e7c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006e7e:	697b      	ldr	r3, [r7, #20]
 8006e80:	f003 0203 	and.w	r2, r3, #3
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	6a1b      	ldr	r3, [r3, #32]
 8006e88:	429a      	cmp	r2, r3
 8006e8a:	d12c      	bne.n	8006ee6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006e8c:	697b      	ldr	r3, [r7, #20]
 8006e8e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e96:	3b01      	subs	r3, #1
 8006e98:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006e9a:	429a      	cmp	r2, r3
 8006e9c:	d123      	bne.n	8006ee6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006e9e:	697b      	ldr	r3, [r7, #20]
 8006ea0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ea8:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006eaa:	429a      	cmp	r2, r3
 8006eac:	d11b      	bne.n	8006ee6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006eae:	697b      	ldr	r3, [r7, #20]
 8006eb0:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006eb8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006eba:	429a      	cmp	r2, r3
 8006ebc:	d113      	bne.n	8006ee6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006ebe:	697b      	ldr	r3, [r7, #20]
 8006ec0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ec8:	085b      	lsrs	r3, r3, #1
 8006eca:	3b01      	subs	r3, #1
 8006ecc:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006ece:	429a      	cmp	r2, r3
 8006ed0:	d109      	bne.n	8006ee6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006ed2:	697b      	ldr	r3, [r7, #20]
 8006ed4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006edc:	085b      	lsrs	r3, r3, #1
 8006ede:	3b01      	subs	r3, #1
 8006ee0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006ee2:	429a      	cmp	r2, r3
 8006ee4:	d001      	beq.n	8006eea <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8006ee6:	2301      	movs	r3, #1
 8006ee8:	e000      	b.n	8006eec <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8006eea:	2300      	movs	r3, #0
}
 8006eec:	4618      	mov	r0, r3
 8006eee:	3720      	adds	r7, #32
 8006ef0:	46bd      	mov	sp, r7
 8006ef2:	bd80      	pop	{r7, pc}
 8006ef4:	40021000 	.word	0x40021000
 8006ef8:	019f800c 	.word	0x019f800c
 8006efc:	feeefffc 	.word	0xfeeefffc

08006f00 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006f00:	b580      	push	{r7, lr}
 8006f02:	b086      	sub	sp, #24
 8006f04:	af00      	add	r7, sp, #0
 8006f06:	6078      	str	r0, [r7, #4]
 8006f08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8006f0a:	2300      	movs	r3, #0
 8006f0c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d101      	bne.n	8006f18 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006f14:	2301      	movs	r3, #1
 8006f16:	e11e      	b.n	8007156 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006f18:	4b91      	ldr	r3, [pc, #580]	@ (8007160 <HAL_RCC_ClockConfig+0x260>)
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	f003 030f 	and.w	r3, r3, #15
 8006f20:	683a      	ldr	r2, [r7, #0]
 8006f22:	429a      	cmp	r2, r3
 8006f24:	d910      	bls.n	8006f48 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006f26:	4b8e      	ldr	r3, [pc, #568]	@ (8007160 <HAL_RCC_ClockConfig+0x260>)
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	f023 020f 	bic.w	r2, r3, #15
 8006f2e:	498c      	ldr	r1, [pc, #560]	@ (8007160 <HAL_RCC_ClockConfig+0x260>)
 8006f30:	683b      	ldr	r3, [r7, #0]
 8006f32:	4313      	orrs	r3, r2
 8006f34:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006f36:	4b8a      	ldr	r3, [pc, #552]	@ (8007160 <HAL_RCC_ClockConfig+0x260>)
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	f003 030f 	and.w	r3, r3, #15
 8006f3e:	683a      	ldr	r2, [r7, #0]
 8006f40:	429a      	cmp	r2, r3
 8006f42:	d001      	beq.n	8006f48 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006f44:	2301      	movs	r3, #1
 8006f46:	e106      	b.n	8007156 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	f003 0301 	and.w	r3, r3, #1
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d073      	beq.n	800703c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	685b      	ldr	r3, [r3, #4]
 8006f58:	2b03      	cmp	r3, #3
 8006f5a:	d129      	bne.n	8006fb0 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006f5c:	4b81      	ldr	r3, [pc, #516]	@ (8007164 <HAL_RCC_ClockConfig+0x264>)
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d101      	bne.n	8006f6c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8006f68:	2301      	movs	r3, #1
 8006f6a:	e0f4      	b.n	8007156 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8006f6c:	f000 f9ce 	bl	800730c <RCC_GetSysClockFreqFromPLLSource>
 8006f70:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8006f72:	693b      	ldr	r3, [r7, #16]
 8006f74:	4a7c      	ldr	r2, [pc, #496]	@ (8007168 <HAL_RCC_ClockConfig+0x268>)
 8006f76:	4293      	cmp	r3, r2
 8006f78:	d93f      	bls.n	8006ffa <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006f7a:	4b7a      	ldr	r3, [pc, #488]	@ (8007164 <HAL_RCC_ClockConfig+0x264>)
 8006f7c:	689b      	ldr	r3, [r3, #8]
 8006f7e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d009      	beq.n	8006f9a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d033      	beq.n	8006ffa <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d12f      	bne.n	8006ffa <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006f9a:	4b72      	ldr	r3, [pc, #456]	@ (8007164 <HAL_RCC_ClockConfig+0x264>)
 8006f9c:	689b      	ldr	r3, [r3, #8]
 8006f9e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006fa2:	4a70      	ldr	r2, [pc, #448]	@ (8007164 <HAL_RCC_ClockConfig+0x264>)
 8006fa4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006fa8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8006faa:	2380      	movs	r3, #128	@ 0x80
 8006fac:	617b      	str	r3, [r7, #20]
 8006fae:	e024      	b.n	8006ffa <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	685b      	ldr	r3, [r3, #4]
 8006fb4:	2b02      	cmp	r3, #2
 8006fb6:	d107      	bne.n	8006fc8 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006fb8:	4b6a      	ldr	r3, [pc, #424]	@ (8007164 <HAL_RCC_ClockConfig+0x264>)
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d109      	bne.n	8006fd8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006fc4:	2301      	movs	r3, #1
 8006fc6:	e0c6      	b.n	8007156 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006fc8:	4b66      	ldr	r3, [pc, #408]	@ (8007164 <HAL_RCC_ClockConfig+0x264>)
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d101      	bne.n	8006fd8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006fd4:	2301      	movs	r3, #1
 8006fd6:	e0be      	b.n	8007156 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8006fd8:	f000 f8ce 	bl	8007178 <HAL_RCC_GetSysClockFreq>
 8006fdc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8006fde:	693b      	ldr	r3, [r7, #16]
 8006fe0:	4a61      	ldr	r2, [pc, #388]	@ (8007168 <HAL_RCC_ClockConfig+0x268>)
 8006fe2:	4293      	cmp	r3, r2
 8006fe4:	d909      	bls.n	8006ffa <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006fe6:	4b5f      	ldr	r3, [pc, #380]	@ (8007164 <HAL_RCC_ClockConfig+0x264>)
 8006fe8:	689b      	ldr	r3, [r3, #8]
 8006fea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006fee:	4a5d      	ldr	r2, [pc, #372]	@ (8007164 <HAL_RCC_ClockConfig+0x264>)
 8006ff0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006ff4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8006ff6:	2380      	movs	r3, #128	@ 0x80
 8006ff8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006ffa:	4b5a      	ldr	r3, [pc, #360]	@ (8007164 <HAL_RCC_ClockConfig+0x264>)
 8006ffc:	689b      	ldr	r3, [r3, #8]
 8006ffe:	f023 0203 	bic.w	r2, r3, #3
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	685b      	ldr	r3, [r3, #4]
 8007006:	4957      	ldr	r1, [pc, #348]	@ (8007164 <HAL_RCC_ClockConfig+0x264>)
 8007008:	4313      	orrs	r3, r2
 800700a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800700c:	f7fd ff1a 	bl	8004e44 <HAL_GetTick>
 8007010:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007012:	e00a      	b.n	800702a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007014:	f7fd ff16 	bl	8004e44 <HAL_GetTick>
 8007018:	4602      	mov	r2, r0
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	1ad3      	subs	r3, r2, r3
 800701e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007022:	4293      	cmp	r3, r2
 8007024:	d901      	bls.n	800702a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8007026:	2303      	movs	r3, #3
 8007028:	e095      	b.n	8007156 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800702a:	4b4e      	ldr	r3, [pc, #312]	@ (8007164 <HAL_RCC_ClockConfig+0x264>)
 800702c:	689b      	ldr	r3, [r3, #8]
 800702e:	f003 020c 	and.w	r2, r3, #12
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	685b      	ldr	r3, [r3, #4]
 8007036:	009b      	lsls	r3, r3, #2
 8007038:	429a      	cmp	r2, r3
 800703a:	d1eb      	bne.n	8007014 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	f003 0302 	and.w	r3, r3, #2
 8007044:	2b00      	cmp	r3, #0
 8007046:	d023      	beq.n	8007090 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	f003 0304 	and.w	r3, r3, #4
 8007050:	2b00      	cmp	r3, #0
 8007052:	d005      	beq.n	8007060 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007054:	4b43      	ldr	r3, [pc, #268]	@ (8007164 <HAL_RCC_ClockConfig+0x264>)
 8007056:	689b      	ldr	r3, [r3, #8]
 8007058:	4a42      	ldr	r2, [pc, #264]	@ (8007164 <HAL_RCC_ClockConfig+0x264>)
 800705a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800705e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	f003 0308 	and.w	r3, r3, #8
 8007068:	2b00      	cmp	r3, #0
 800706a:	d007      	beq.n	800707c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800706c:	4b3d      	ldr	r3, [pc, #244]	@ (8007164 <HAL_RCC_ClockConfig+0x264>)
 800706e:	689b      	ldr	r3, [r3, #8]
 8007070:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007074:	4a3b      	ldr	r2, [pc, #236]	@ (8007164 <HAL_RCC_ClockConfig+0x264>)
 8007076:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800707a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800707c:	4b39      	ldr	r3, [pc, #228]	@ (8007164 <HAL_RCC_ClockConfig+0x264>)
 800707e:	689b      	ldr	r3, [r3, #8]
 8007080:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	689b      	ldr	r3, [r3, #8]
 8007088:	4936      	ldr	r1, [pc, #216]	@ (8007164 <HAL_RCC_ClockConfig+0x264>)
 800708a:	4313      	orrs	r3, r2
 800708c:	608b      	str	r3, [r1, #8]
 800708e:	e008      	b.n	80070a2 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8007090:	697b      	ldr	r3, [r7, #20]
 8007092:	2b80      	cmp	r3, #128	@ 0x80
 8007094:	d105      	bne.n	80070a2 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8007096:	4b33      	ldr	r3, [pc, #204]	@ (8007164 <HAL_RCC_ClockConfig+0x264>)
 8007098:	689b      	ldr	r3, [r3, #8]
 800709a:	4a32      	ldr	r2, [pc, #200]	@ (8007164 <HAL_RCC_ClockConfig+0x264>)
 800709c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80070a0:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80070a2:	4b2f      	ldr	r3, [pc, #188]	@ (8007160 <HAL_RCC_ClockConfig+0x260>)
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	f003 030f 	and.w	r3, r3, #15
 80070aa:	683a      	ldr	r2, [r7, #0]
 80070ac:	429a      	cmp	r2, r3
 80070ae:	d21d      	bcs.n	80070ec <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80070b0:	4b2b      	ldr	r3, [pc, #172]	@ (8007160 <HAL_RCC_ClockConfig+0x260>)
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	f023 020f 	bic.w	r2, r3, #15
 80070b8:	4929      	ldr	r1, [pc, #164]	@ (8007160 <HAL_RCC_ClockConfig+0x260>)
 80070ba:	683b      	ldr	r3, [r7, #0]
 80070bc:	4313      	orrs	r3, r2
 80070be:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80070c0:	f7fd fec0 	bl	8004e44 <HAL_GetTick>
 80070c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80070c6:	e00a      	b.n	80070de <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80070c8:	f7fd febc 	bl	8004e44 <HAL_GetTick>
 80070cc:	4602      	mov	r2, r0
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	1ad3      	subs	r3, r2, r3
 80070d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80070d6:	4293      	cmp	r3, r2
 80070d8:	d901      	bls.n	80070de <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80070da:	2303      	movs	r3, #3
 80070dc:	e03b      	b.n	8007156 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80070de:	4b20      	ldr	r3, [pc, #128]	@ (8007160 <HAL_RCC_ClockConfig+0x260>)
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	f003 030f 	and.w	r3, r3, #15
 80070e6:	683a      	ldr	r2, [r7, #0]
 80070e8:	429a      	cmp	r2, r3
 80070ea:	d1ed      	bne.n	80070c8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	f003 0304 	and.w	r3, r3, #4
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d008      	beq.n	800710a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80070f8:	4b1a      	ldr	r3, [pc, #104]	@ (8007164 <HAL_RCC_ClockConfig+0x264>)
 80070fa:	689b      	ldr	r3, [r3, #8]
 80070fc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	68db      	ldr	r3, [r3, #12]
 8007104:	4917      	ldr	r1, [pc, #92]	@ (8007164 <HAL_RCC_ClockConfig+0x264>)
 8007106:	4313      	orrs	r3, r2
 8007108:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	f003 0308 	and.w	r3, r3, #8
 8007112:	2b00      	cmp	r3, #0
 8007114:	d009      	beq.n	800712a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007116:	4b13      	ldr	r3, [pc, #76]	@ (8007164 <HAL_RCC_ClockConfig+0x264>)
 8007118:	689b      	ldr	r3, [r3, #8]
 800711a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	691b      	ldr	r3, [r3, #16]
 8007122:	00db      	lsls	r3, r3, #3
 8007124:	490f      	ldr	r1, [pc, #60]	@ (8007164 <HAL_RCC_ClockConfig+0x264>)
 8007126:	4313      	orrs	r3, r2
 8007128:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800712a:	f000 f825 	bl	8007178 <HAL_RCC_GetSysClockFreq>
 800712e:	4602      	mov	r2, r0
 8007130:	4b0c      	ldr	r3, [pc, #48]	@ (8007164 <HAL_RCC_ClockConfig+0x264>)
 8007132:	689b      	ldr	r3, [r3, #8]
 8007134:	091b      	lsrs	r3, r3, #4
 8007136:	f003 030f 	and.w	r3, r3, #15
 800713a:	490c      	ldr	r1, [pc, #48]	@ (800716c <HAL_RCC_ClockConfig+0x26c>)
 800713c:	5ccb      	ldrb	r3, [r1, r3]
 800713e:	f003 031f 	and.w	r3, r3, #31
 8007142:	fa22 f303 	lsr.w	r3, r2, r3
 8007146:	4a0a      	ldr	r2, [pc, #40]	@ (8007170 <HAL_RCC_ClockConfig+0x270>)
 8007148:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800714a:	4b0a      	ldr	r3, [pc, #40]	@ (8007174 <HAL_RCC_ClockConfig+0x274>)
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	4618      	mov	r0, r3
 8007150:	f7fd f8a6 	bl	80042a0 <HAL_InitTick>
 8007154:	4603      	mov	r3, r0
}
 8007156:	4618      	mov	r0, r3
 8007158:	3718      	adds	r7, #24
 800715a:	46bd      	mov	sp, r7
 800715c:	bd80      	pop	{r7, pc}
 800715e:	bf00      	nop
 8007160:	40022000 	.word	0x40022000
 8007164:	40021000 	.word	0x40021000
 8007168:	04c4b400 	.word	0x04c4b400
 800716c:	08011a6c 	.word	0x08011a6c
 8007170:	20000000 	.word	0x20000000
 8007174:	20000004 	.word	0x20000004

08007178 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007178:	b480      	push	{r7}
 800717a:	b087      	sub	sp, #28
 800717c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800717e:	4b2c      	ldr	r3, [pc, #176]	@ (8007230 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007180:	689b      	ldr	r3, [r3, #8]
 8007182:	f003 030c 	and.w	r3, r3, #12
 8007186:	2b04      	cmp	r3, #4
 8007188:	d102      	bne.n	8007190 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800718a:	4b2a      	ldr	r3, [pc, #168]	@ (8007234 <HAL_RCC_GetSysClockFreq+0xbc>)
 800718c:	613b      	str	r3, [r7, #16]
 800718e:	e047      	b.n	8007220 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8007190:	4b27      	ldr	r3, [pc, #156]	@ (8007230 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007192:	689b      	ldr	r3, [r3, #8]
 8007194:	f003 030c 	and.w	r3, r3, #12
 8007198:	2b08      	cmp	r3, #8
 800719a:	d102      	bne.n	80071a2 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800719c:	4b25      	ldr	r3, [pc, #148]	@ (8007234 <HAL_RCC_GetSysClockFreq+0xbc>)
 800719e:	613b      	str	r3, [r7, #16]
 80071a0:	e03e      	b.n	8007220 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80071a2:	4b23      	ldr	r3, [pc, #140]	@ (8007230 <HAL_RCC_GetSysClockFreq+0xb8>)
 80071a4:	689b      	ldr	r3, [r3, #8]
 80071a6:	f003 030c 	and.w	r3, r3, #12
 80071aa:	2b0c      	cmp	r3, #12
 80071ac:	d136      	bne.n	800721c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80071ae:	4b20      	ldr	r3, [pc, #128]	@ (8007230 <HAL_RCC_GetSysClockFreq+0xb8>)
 80071b0:	68db      	ldr	r3, [r3, #12]
 80071b2:	f003 0303 	and.w	r3, r3, #3
 80071b6:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80071b8:	4b1d      	ldr	r3, [pc, #116]	@ (8007230 <HAL_RCC_GetSysClockFreq+0xb8>)
 80071ba:	68db      	ldr	r3, [r3, #12]
 80071bc:	091b      	lsrs	r3, r3, #4
 80071be:	f003 030f 	and.w	r3, r3, #15
 80071c2:	3301      	adds	r3, #1
 80071c4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	2b03      	cmp	r3, #3
 80071ca:	d10c      	bne.n	80071e6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80071cc:	4a19      	ldr	r2, [pc, #100]	@ (8007234 <HAL_RCC_GetSysClockFreq+0xbc>)
 80071ce:	68bb      	ldr	r3, [r7, #8]
 80071d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80071d4:	4a16      	ldr	r2, [pc, #88]	@ (8007230 <HAL_RCC_GetSysClockFreq+0xb8>)
 80071d6:	68d2      	ldr	r2, [r2, #12]
 80071d8:	0a12      	lsrs	r2, r2, #8
 80071da:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80071de:	fb02 f303 	mul.w	r3, r2, r3
 80071e2:	617b      	str	r3, [r7, #20]
      break;
 80071e4:	e00c      	b.n	8007200 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80071e6:	4a13      	ldr	r2, [pc, #76]	@ (8007234 <HAL_RCC_GetSysClockFreq+0xbc>)
 80071e8:	68bb      	ldr	r3, [r7, #8]
 80071ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80071ee:	4a10      	ldr	r2, [pc, #64]	@ (8007230 <HAL_RCC_GetSysClockFreq+0xb8>)
 80071f0:	68d2      	ldr	r2, [r2, #12]
 80071f2:	0a12      	lsrs	r2, r2, #8
 80071f4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80071f8:	fb02 f303 	mul.w	r3, r2, r3
 80071fc:	617b      	str	r3, [r7, #20]
      break;
 80071fe:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007200:	4b0b      	ldr	r3, [pc, #44]	@ (8007230 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007202:	68db      	ldr	r3, [r3, #12]
 8007204:	0e5b      	lsrs	r3, r3, #25
 8007206:	f003 0303 	and.w	r3, r3, #3
 800720a:	3301      	adds	r3, #1
 800720c:	005b      	lsls	r3, r3, #1
 800720e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8007210:	697a      	ldr	r2, [r7, #20]
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	fbb2 f3f3 	udiv	r3, r2, r3
 8007218:	613b      	str	r3, [r7, #16]
 800721a:	e001      	b.n	8007220 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800721c:	2300      	movs	r3, #0
 800721e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8007220:	693b      	ldr	r3, [r7, #16]
}
 8007222:	4618      	mov	r0, r3
 8007224:	371c      	adds	r7, #28
 8007226:	46bd      	mov	sp, r7
 8007228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800722c:	4770      	bx	lr
 800722e:	bf00      	nop
 8007230:	40021000 	.word	0x40021000
 8007234:	00f42400 	.word	0x00f42400

08007238 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007238:	b480      	push	{r7}
 800723a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800723c:	4b03      	ldr	r3, [pc, #12]	@ (800724c <HAL_RCC_GetHCLKFreq+0x14>)
 800723e:	681b      	ldr	r3, [r3, #0]
}
 8007240:	4618      	mov	r0, r3
 8007242:	46bd      	mov	sp, r7
 8007244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007248:	4770      	bx	lr
 800724a:	bf00      	nop
 800724c:	20000000 	.word	0x20000000

08007250 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007250:	b580      	push	{r7, lr}
 8007252:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007254:	f7ff fff0 	bl	8007238 <HAL_RCC_GetHCLKFreq>
 8007258:	4602      	mov	r2, r0
 800725a:	4b06      	ldr	r3, [pc, #24]	@ (8007274 <HAL_RCC_GetPCLK1Freq+0x24>)
 800725c:	689b      	ldr	r3, [r3, #8]
 800725e:	0a1b      	lsrs	r3, r3, #8
 8007260:	f003 0307 	and.w	r3, r3, #7
 8007264:	4904      	ldr	r1, [pc, #16]	@ (8007278 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007266:	5ccb      	ldrb	r3, [r1, r3]
 8007268:	f003 031f 	and.w	r3, r3, #31
 800726c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007270:	4618      	mov	r0, r3
 8007272:	bd80      	pop	{r7, pc}
 8007274:	40021000 	.word	0x40021000
 8007278:	08011a7c 	.word	0x08011a7c

0800727c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800727c:	b580      	push	{r7, lr}
 800727e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007280:	f7ff ffda 	bl	8007238 <HAL_RCC_GetHCLKFreq>
 8007284:	4602      	mov	r2, r0
 8007286:	4b06      	ldr	r3, [pc, #24]	@ (80072a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007288:	689b      	ldr	r3, [r3, #8]
 800728a:	0adb      	lsrs	r3, r3, #11
 800728c:	f003 0307 	and.w	r3, r3, #7
 8007290:	4904      	ldr	r1, [pc, #16]	@ (80072a4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007292:	5ccb      	ldrb	r3, [r1, r3]
 8007294:	f003 031f 	and.w	r3, r3, #31
 8007298:	fa22 f303 	lsr.w	r3, r2, r3
}
 800729c:	4618      	mov	r0, r3
 800729e:	bd80      	pop	{r7, pc}
 80072a0:	40021000 	.word	0x40021000
 80072a4:	08011a7c 	.word	0x08011a7c

080072a8 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80072a8:	b480      	push	{r7}
 80072aa:	b083      	sub	sp, #12
 80072ac:	af00      	add	r7, sp, #0
 80072ae:	6078      	str	r0, [r7, #4]
 80072b0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	220f      	movs	r2, #15
 80072b6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80072b8:	4b12      	ldr	r3, [pc, #72]	@ (8007304 <HAL_RCC_GetClockConfig+0x5c>)
 80072ba:	689b      	ldr	r3, [r3, #8]
 80072bc:	f003 0203 	and.w	r2, r3, #3
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80072c4:	4b0f      	ldr	r3, [pc, #60]	@ (8007304 <HAL_RCC_GetClockConfig+0x5c>)
 80072c6:	689b      	ldr	r3, [r3, #8]
 80072c8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80072d0:	4b0c      	ldr	r3, [pc, #48]	@ (8007304 <HAL_RCC_GetClockConfig+0x5c>)
 80072d2:	689b      	ldr	r3, [r3, #8]
 80072d4:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80072dc:	4b09      	ldr	r3, [pc, #36]	@ (8007304 <HAL_RCC_GetClockConfig+0x5c>)
 80072de:	689b      	ldr	r3, [r3, #8]
 80072e0:	08db      	lsrs	r3, r3, #3
 80072e2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80072ea:	4b07      	ldr	r3, [pc, #28]	@ (8007308 <HAL_RCC_GetClockConfig+0x60>)
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	f003 020f 	and.w	r2, r3, #15
 80072f2:	683b      	ldr	r3, [r7, #0]
 80072f4:	601a      	str	r2, [r3, #0]
}
 80072f6:	bf00      	nop
 80072f8:	370c      	adds	r7, #12
 80072fa:	46bd      	mov	sp, r7
 80072fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007300:	4770      	bx	lr
 8007302:	bf00      	nop
 8007304:	40021000 	.word	0x40021000
 8007308:	40022000 	.word	0x40022000

0800730c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800730c:	b480      	push	{r7}
 800730e:	b087      	sub	sp, #28
 8007310:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007312:	4b1e      	ldr	r3, [pc, #120]	@ (800738c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007314:	68db      	ldr	r3, [r3, #12]
 8007316:	f003 0303 	and.w	r3, r3, #3
 800731a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800731c:	4b1b      	ldr	r3, [pc, #108]	@ (800738c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800731e:	68db      	ldr	r3, [r3, #12]
 8007320:	091b      	lsrs	r3, r3, #4
 8007322:	f003 030f 	and.w	r3, r3, #15
 8007326:	3301      	adds	r3, #1
 8007328:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800732a:	693b      	ldr	r3, [r7, #16]
 800732c:	2b03      	cmp	r3, #3
 800732e:	d10c      	bne.n	800734a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007330:	4a17      	ldr	r2, [pc, #92]	@ (8007390 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	fbb2 f3f3 	udiv	r3, r2, r3
 8007338:	4a14      	ldr	r2, [pc, #80]	@ (800738c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800733a:	68d2      	ldr	r2, [r2, #12]
 800733c:	0a12      	lsrs	r2, r2, #8
 800733e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007342:	fb02 f303 	mul.w	r3, r2, r3
 8007346:	617b      	str	r3, [r7, #20]
    break;
 8007348:	e00c      	b.n	8007364 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800734a:	4a11      	ldr	r2, [pc, #68]	@ (8007390 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007352:	4a0e      	ldr	r2, [pc, #56]	@ (800738c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007354:	68d2      	ldr	r2, [r2, #12]
 8007356:	0a12      	lsrs	r2, r2, #8
 8007358:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800735c:	fb02 f303 	mul.w	r3, r2, r3
 8007360:	617b      	str	r3, [r7, #20]
    break;
 8007362:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007364:	4b09      	ldr	r3, [pc, #36]	@ (800738c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007366:	68db      	ldr	r3, [r3, #12]
 8007368:	0e5b      	lsrs	r3, r3, #25
 800736a:	f003 0303 	and.w	r3, r3, #3
 800736e:	3301      	adds	r3, #1
 8007370:	005b      	lsls	r3, r3, #1
 8007372:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8007374:	697a      	ldr	r2, [r7, #20]
 8007376:	68bb      	ldr	r3, [r7, #8]
 8007378:	fbb2 f3f3 	udiv	r3, r2, r3
 800737c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800737e:	687b      	ldr	r3, [r7, #4]
}
 8007380:	4618      	mov	r0, r3
 8007382:	371c      	adds	r7, #28
 8007384:	46bd      	mov	sp, r7
 8007386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800738a:	4770      	bx	lr
 800738c:	40021000 	.word	0x40021000
 8007390:	00f42400 	.word	0x00f42400

08007394 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007394:	b580      	push	{r7, lr}
 8007396:	b086      	sub	sp, #24
 8007398:	af00      	add	r7, sp, #0
 800739a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800739c:	2300      	movs	r3, #0
 800739e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80073a0:	2300      	movs	r3, #0
 80073a2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	f000 8098 	beq.w	80074e2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80073b2:	2300      	movs	r3, #0
 80073b4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80073b6:	4b43      	ldr	r3, [pc, #268]	@ (80074c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80073b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d10d      	bne.n	80073de <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80073c2:	4b40      	ldr	r3, [pc, #256]	@ (80074c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80073c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073c6:	4a3f      	ldr	r2, [pc, #252]	@ (80074c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80073c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80073cc:	6593      	str	r3, [r2, #88]	@ 0x58
 80073ce:	4b3d      	ldr	r3, [pc, #244]	@ (80074c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80073d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80073d6:	60bb      	str	r3, [r7, #8]
 80073d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80073da:	2301      	movs	r3, #1
 80073dc:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80073de:	4b3a      	ldr	r3, [pc, #232]	@ (80074c8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	4a39      	ldr	r2, [pc, #228]	@ (80074c8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80073e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80073e8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80073ea:	f7fd fd2b 	bl	8004e44 <HAL_GetTick>
 80073ee:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80073f0:	e009      	b.n	8007406 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80073f2:	f7fd fd27 	bl	8004e44 <HAL_GetTick>
 80073f6:	4602      	mov	r2, r0
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	1ad3      	subs	r3, r2, r3
 80073fc:	2b02      	cmp	r3, #2
 80073fe:	d902      	bls.n	8007406 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8007400:	2303      	movs	r3, #3
 8007402:	74fb      	strb	r3, [r7, #19]
        break;
 8007404:	e005      	b.n	8007412 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007406:	4b30      	ldr	r3, [pc, #192]	@ (80074c8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800740e:	2b00      	cmp	r3, #0
 8007410:	d0ef      	beq.n	80073f2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8007412:	7cfb      	ldrb	r3, [r7, #19]
 8007414:	2b00      	cmp	r3, #0
 8007416:	d159      	bne.n	80074cc <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007418:	4b2a      	ldr	r3, [pc, #168]	@ (80074c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800741a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800741e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007422:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007424:	697b      	ldr	r3, [r7, #20]
 8007426:	2b00      	cmp	r3, #0
 8007428:	d01e      	beq.n	8007468 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800742e:	697a      	ldr	r2, [r7, #20]
 8007430:	429a      	cmp	r2, r3
 8007432:	d019      	beq.n	8007468 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007434:	4b23      	ldr	r3, [pc, #140]	@ (80074c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007436:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800743a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800743e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007440:	4b20      	ldr	r3, [pc, #128]	@ (80074c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007442:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007446:	4a1f      	ldr	r2, [pc, #124]	@ (80074c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007448:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800744c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007450:	4b1c      	ldr	r3, [pc, #112]	@ (80074c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007452:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007456:	4a1b      	ldr	r2, [pc, #108]	@ (80074c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007458:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800745c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007460:	4a18      	ldr	r2, [pc, #96]	@ (80074c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007462:	697b      	ldr	r3, [r7, #20]
 8007464:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007468:	697b      	ldr	r3, [r7, #20]
 800746a:	f003 0301 	and.w	r3, r3, #1
 800746e:	2b00      	cmp	r3, #0
 8007470:	d016      	beq.n	80074a0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007472:	f7fd fce7 	bl	8004e44 <HAL_GetTick>
 8007476:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007478:	e00b      	b.n	8007492 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800747a:	f7fd fce3 	bl	8004e44 <HAL_GetTick>
 800747e:	4602      	mov	r2, r0
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	1ad3      	subs	r3, r2, r3
 8007484:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007488:	4293      	cmp	r3, r2
 800748a:	d902      	bls.n	8007492 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800748c:	2303      	movs	r3, #3
 800748e:	74fb      	strb	r3, [r7, #19]
            break;
 8007490:	e006      	b.n	80074a0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007492:	4b0c      	ldr	r3, [pc, #48]	@ (80074c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007494:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007498:	f003 0302 	and.w	r3, r3, #2
 800749c:	2b00      	cmp	r3, #0
 800749e:	d0ec      	beq.n	800747a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80074a0:	7cfb      	ldrb	r3, [r7, #19]
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d10b      	bne.n	80074be <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80074a6:	4b07      	ldr	r3, [pc, #28]	@ (80074c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80074a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80074ac:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074b4:	4903      	ldr	r1, [pc, #12]	@ (80074c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80074b6:	4313      	orrs	r3, r2
 80074b8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80074bc:	e008      	b.n	80074d0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80074be:	7cfb      	ldrb	r3, [r7, #19]
 80074c0:	74bb      	strb	r3, [r7, #18]
 80074c2:	e005      	b.n	80074d0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80074c4:	40021000 	.word	0x40021000
 80074c8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80074cc:	7cfb      	ldrb	r3, [r7, #19]
 80074ce:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80074d0:	7c7b      	ldrb	r3, [r7, #17]
 80074d2:	2b01      	cmp	r3, #1
 80074d4:	d105      	bne.n	80074e2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80074d6:	4ba6      	ldr	r3, [pc, #664]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80074d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80074da:	4aa5      	ldr	r2, [pc, #660]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80074dc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80074e0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	f003 0301 	and.w	r3, r3, #1
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d00a      	beq.n	8007504 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80074ee:	4ba0      	ldr	r3, [pc, #640]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80074f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80074f4:	f023 0203 	bic.w	r2, r3, #3
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	685b      	ldr	r3, [r3, #4]
 80074fc:	499c      	ldr	r1, [pc, #624]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80074fe:	4313      	orrs	r3, r2
 8007500:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	f003 0302 	and.w	r3, r3, #2
 800750c:	2b00      	cmp	r3, #0
 800750e:	d00a      	beq.n	8007526 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007510:	4b97      	ldr	r3, [pc, #604]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007512:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007516:	f023 020c 	bic.w	r2, r3, #12
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	689b      	ldr	r3, [r3, #8]
 800751e:	4994      	ldr	r1, [pc, #592]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007520:	4313      	orrs	r3, r2
 8007522:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	f003 0304 	and.w	r3, r3, #4
 800752e:	2b00      	cmp	r3, #0
 8007530:	d00a      	beq.n	8007548 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007532:	4b8f      	ldr	r3, [pc, #572]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007534:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007538:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	68db      	ldr	r3, [r3, #12]
 8007540:	498b      	ldr	r1, [pc, #556]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007542:	4313      	orrs	r3, r2
 8007544:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	f003 0308 	and.w	r3, r3, #8
 8007550:	2b00      	cmp	r3, #0
 8007552:	d00a      	beq.n	800756a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007554:	4b86      	ldr	r3, [pc, #536]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007556:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800755a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	691b      	ldr	r3, [r3, #16]
 8007562:	4983      	ldr	r1, [pc, #524]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007564:	4313      	orrs	r3, r2
 8007566:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	f003 0320 	and.w	r3, r3, #32
 8007572:	2b00      	cmp	r3, #0
 8007574:	d00a      	beq.n	800758c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007576:	4b7e      	ldr	r3, [pc, #504]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007578:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800757c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	695b      	ldr	r3, [r3, #20]
 8007584:	497a      	ldr	r1, [pc, #488]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007586:	4313      	orrs	r3, r2
 8007588:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007594:	2b00      	cmp	r3, #0
 8007596:	d00a      	beq.n	80075ae <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007598:	4b75      	ldr	r3, [pc, #468]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800759a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800759e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	699b      	ldr	r3, [r3, #24]
 80075a6:	4972      	ldr	r1, [pc, #456]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80075a8:	4313      	orrs	r3, r2
 80075aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d00a      	beq.n	80075d0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80075ba:	4b6d      	ldr	r3, [pc, #436]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80075bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075c0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	69db      	ldr	r3, [r3, #28]
 80075c8:	4969      	ldr	r1, [pc, #420]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80075ca:	4313      	orrs	r3, r2
 80075cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d00a      	beq.n	80075f2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80075dc:	4b64      	ldr	r3, [pc, #400]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80075de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075e2:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	6a1b      	ldr	r3, [r3, #32]
 80075ea:	4961      	ldr	r1, [pc, #388]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80075ec:	4313      	orrs	r3, r2
 80075ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d00a      	beq.n	8007614 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80075fe:	4b5c      	ldr	r3, [pc, #368]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007600:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007604:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800760c:	4958      	ldr	r1, [pc, #352]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800760e:	4313      	orrs	r3, r2
 8007610:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800761c:	2b00      	cmp	r3, #0
 800761e:	d015      	beq.n	800764c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007620:	4b53      	ldr	r3, [pc, #332]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007622:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007626:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800762e:	4950      	ldr	r1, [pc, #320]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007630:	4313      	orrs	r3, r2
 8007632:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800763a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800763e:	d105      	bne.n	800764c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007640:	4b4b      	ldr	r3, [pc, #300]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007642:	68db      	ldr	r3, [r3, #12]
 8007644:	4a4a      	ldr	r2, [pc, #296]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007646:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800764a:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007654:	2b00      	cmp	r3, #0
 8007656:	d015      	beq.n	8007684 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007658:	4b45      	ldr	r3, [pc, #276]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800765a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800765e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007666:	4942      	ldr	r1, [pc, #264]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007668:	4313      	orrs	r3, r2
 800766a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007672:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007676:	d105      	bne.n	8007684 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007678:	4b3d      	ldr	r3, [pc, #244]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800767a:	68db      	ldr	r3, [r3, #12]
 800767c:	4a3c      	ldr	r2, [pc, #240]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800767e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007682:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800768c:	2b00      	cmp	r3, #0
 800768e:	d015      	beq.n	80076bc <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007690:	4b37      	ldr	r3, [pc, #220]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007692:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007696:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800769e:	4934      	ldr	r1, [pc, #208]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80076a0:	4313      	orrs	r3, r2
 80076a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076aa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80076ae:	d105      	bne.n	80076bc <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80076b0:	4b2f      	ldr	r3, [pc, #188]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80076b2:	68db      	ldr	r3, [r3, #12]
 80076b4:	4a2e      	ldr	r2, [pc, #184]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80076b6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80076ba:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d015      	beq.n	80076f4 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80076c8:	4b29      	ldr	r3, [pc, #164]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80076ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80076ce:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80076d6:	4926      	ldr	r1, [pc, #152]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80076d8:	4313      	orrs	r3, r2
 80076da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80076e2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80076e6:	d105      	bne.n	80076f4 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80076e8:	4b21      	ldr	r3, [pc, #132]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80076ea:	68db      	ldr	r3, [r3, #12]
 80076ec:	4a20      	ldr	r2, [pc, #128]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80076ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80076f2:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d015      	beq.n	800772c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007700:	4b1b      	ldr	r3, [pc, #108]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007702:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007706:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800770e:	4918      	ldr	r1, [pc, #96]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007710:	4313      	orrs	r3, r2
 8007712:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800771a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800771e:	d105      	bne.n	800772c <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007720:	4b13      	ldr	r3, [pc, #76]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007722:	68db      	ldr	r3, [r3, #12]
 8007724:	4a12      	ldr	r2, [pc, #72]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007726:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800772a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007734:	2b00      	cmp	r3, #0
 8007736:	d015      	beq.n	8007764 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8007738:	4b0d      	ldr	r3, [pc, #52]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800773a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800773e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007746:	490a      	ldr	r1, [pc, #40]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007748:	4313      	orrs	r3, r2
 800774a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007752:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007756:	d105      	bne.n	8007764 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007758:	4b05      	ldr	r3, [pc, #20]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800775a:	68db      	ldr	r3, [r3, #12]
 800775c:	4a04      	ldr	r2, [pc, #16]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800775e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007762:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8007764:	7cbb      	ldrb	r3, [r7, #18]
}
 8007766:	4618      	mov	r0, r3
 8007768:	3718      	adds	r7, #24
 800776a:	46bd      	mov	sp, r7
 800776c:	bd80      	pop	{r7, pc}
 800776e:	bf00      	nop
 8007770:	40021000 	.word	0x40021000

08007774 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007774:	b580      	push	{r7, lr}
 8007776:	b082      	sub	sp, #8
 8007778:	af00      	add	r7, sp, #0
 800777a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	2b00      	cmp	r3, #0
 8007780:	d101      	bne.n	8007786 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007782:	2301      	movs	r3, #1
 8007784:	e049      	b.n	800781a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800778c:	b2db      	uxtb	r3, r3
 800778e:	2b00      	cmp	r3, #0
 8007790:	d106      	bne.n	80077a0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	2200      	movs	r2, #0
 8007796:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800779a:	6878      	ldr	r0, [r7, #4]
 800779c:	f000 f841 	bl	8007822 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	2202      	movs	r2, #2
 80077a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681a      	ldr	r2, [r3, #0]
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	3304      	adds	r3, #4
 80077b0:	4619      	mov	r1, r3
 80077b2:	4610      	mov	r0, r2
 80077b4:	f000 fdc2 	bl	800833c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	2201      	movs	r2, #1
 80077bc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	2201      	movs	r2, #1
 80077c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	2201      	movs	r2, #1
 80077cc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	2201      	movs	r2, #1
 80077d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	2201      	movs	r2, #1
 80077dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	2201      	movs	r2, #1
 80077e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	2201      	movs	r2, #1
 80077ec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	2201      	movs	r2, #1
 80077f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	2201      	movs	r2, #1
 80077fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	2201      	movs	r2, #1
 8007804:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	2201      	movs	r2, #1
 800780c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	2201      	movs	r2, #1
 8007814:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007818:	2300      	movs	r3, #0
}
 800781a:	4618      	mov	r0, r3
 800781c:	3708      	adds	r7, #8
 800781e:	46bd      	mov	sp, r7
 8007820:	bd80      	pop	{r7, pc}

08007822 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8007822:	b480      	push	{r7}
 8007824:	b083      	sub	sp, #12
 8007826:	af00      	add	r7, sp, #0
 8007828:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800782a:	bf00      	nop
 800782c:	370c      	adds	r7, #12
 800782e:	46bd      	mov	sp, r7
 8007830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007834:	4770      	bx	lr
	...

08007838 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007838:	b480      	push	{r7}
 800783a:	b085      	sub	sp, #20
 800783c:	af00      	add	r7, sp, #0
 800783e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007846:	b2db      	uxtb	r3, r3
 8007848:	2b01      	cmp	r3, #1
 800784a:	d001      	beq.n	8007850 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800784c:	2301      	movs	r3, #1
 800784e:	e04a      	b.n	80078e6 <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	2202      	movs	r2, #2
 8007854:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	68da      	ldr	r2, [r3, #12]
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	f042 0201 	orr.w	r2, r2, #1
 8007866:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	4a21      	ldr	r2, [pc, #132]	@ (80078f4 <HAL_TIM_Base_Start_IT+0xbc>)
 800786e:	4293      	cmp	r3, r2
 8007870:	d018      	beq.n	80078a4 <HAL_TIM_Base_Start_IT+0x6c>
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800787a:	d013      	beq.n	80078a4 <HAL_TIM_Base_Start_IT+0x6c>
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	4a1d      	ldr	r2, [pc, #116]	@ (80078f8 <HAL_TIM_Base_Start_IT+0xc0>)
 8007882:	4293      	cmp	r3, r2
 8007884:	d00e      	beq.n	80078a4 <HAL_TIM_Base_Start_IT+0x6c>
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	4a1c      	ldr	r2, [pc, #112]	@ (80078fc <HAL_TIM_Base_Start_IT+0xc4>)
 800788c:	4293      	cmp	r3, r2
 800788e:	d009      	beq.n	80078a4 <HAL_TIM_Base_Start_IT+0x6c>
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	4a1a      	ldr	r2, [pc, #104]	@ (8007900 <HAL_TIM_Base_Start_IT+0xc8>)
 8007896:	4293      	cmp	r3, r2
 8007898:	d004      	beq.n	80078a4 <HAL_TIM_Base_Start_IT+0x6c>
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	4a19      	ldr	r2, [pc, #100]	@ (8007904 <HAL_TIM_Base_Start_IT+0xcc>)
 80078a0:	4293      	cmp	r3, r2
 80078a2:	d115      	bne.n	80078d0 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	689a      	ldr	r2, [r3, #8]
 80078aa:	4b17      	ldr	r3, [pc, #92]	@ (8007908 <HAL_TIM_Base_Start_IT+0xd0>)
 80078ac:	4013      	ands	r3, r2
 80078ae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	2b06      	cmp	r3, #6
 80078b4:	d015      	beq.n	80078e2 <HAL_TIM_Base_Start_IT+0xaa>
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80078bc:	d011      	beq.n	80078e2 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	681a      	ldr	r2, [r3, #0]
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	f042 0201 	orr.w	r2, r2, #1
 80078cc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80078ce:	e008      	b.n	80078e2 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	681a      	ldr	r2, [r3, #0]
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	f042 0201 	orr.w	r2, r2, #1
 80078de:	601a      	str	r2, [r3, #0]
 80078e0:	e000      	b.n	80078e4 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80078e2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80078e4:	2300      	movs	r3, #0
}
 80078e6:	4618      	mov	r0, r3
 80078e8:	3714      	adds	r7, #20
 80078ea:	46bd      	mov	sp, r7
 80078ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f0:	4770      	bx	lr
 80078f2:	bf00      	nop
 80078f4:	40012c00 	.word	0x40012c00
 80078f8:	40000400 	.word	0x40000400
 80078fc:	40000800 	.word	0x40000800
 8007900:	40013400 	.word	0x40013400
 8007904:	40014000 	.word	0x40014000
 8007908:	00010007 	.word	0x00010007

0800790c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800790c:	b580      	push	{r7, lr}
 800790e:	b082      	sub	sp, #8
 8007910:	af00      	add	r7, sp, #0
 8007912:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	2b00      	cmp	r3, #0
 8007918:	d101      	bne.n	800791e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800791a:	2301      	movs	r3, #1
 800791c:	e049      	b.n	80079b2 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007924:	b2db      	uxtb	r3, r3
 8007926:	2b00      	cmp	r3, #0
 8007928:	d106      	bne.n	8007938 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	2200      	movs	r2, #0
 800792e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007932:	6878      	ldr	r0, [r7, #4]
 8007934:	f7fc ffd4 	bl	80048e0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	2202      	movs	r2, #2
 800793c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681a      	ldr	r2, [r3, #0]
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	3304      	adds	r3, #4
 8007948:	4619      	mov	r1, r3
 800794a:	4610      	mov	r0, r2
 800794c:	f000 fcf6 	bl	800833c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	2201      	movs	r2, #1
 8007954:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	2201      	movs	r2, #1
 800795c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	2201      	movs	r2, #1
 8007964:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	2201      	movs	r2, #1
 800796c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	2201      	movs	r2, #1
 8007974:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	2201      	movs	r2, #1
 800797c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	2201      	movs	r2, #1
 8007984:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	2201      	movs	r2, #1
 800798c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	2201      	movs	r2, #1
 8007994:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	2201      	movs	r2, #1
 800799c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	2201      	movs	r2, #1
 80079a4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	2201      	movs	r2, #1
 80079ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80079b0:	2300      	movs	r3, #0
}
 80079b2:	4618      	mov	r0, r3
 80079b4:	3708      	adds	r7, #8
 80079b6:	46bd      	mov	sp, r7
 80079b8:	bd80      	pop	{r7, pc}
	...

080079bc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80079bc:	b580      	push	{r7, lr}
 80079be:	b084      	sub	sp, #16
 80079c0:	af00      	add	r7, sp, #0
 80079c2:	6078      	str	r0, [r7, #4]
 80079c4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80079c6:	683b      	ldr	r3, [r7, #0]
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d109      	bne.n	80079e0 <HAL_TIM_PWM_Start+0x24>
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80079d2:	b2db      	uxtb	r3, r3
 80079d4:	2b01      	cmp	r3, #1
 80079d6:	bf14      	ite	ne
 80079d8:	2301      	movne	r3, #1
 80079da:	2300      	moveq	r3, #0
 80079dc:	b2db      	uxtb	r3, r3
 80079de:	e03c      	b.n	8007a5a <HAL_TIM_PWM_Start+0x9e>
 80079e0:	683b      	ldr	r3, [r7, #0]
 80079e2:	2b04      	cmp	r3, #4
 80079e4:	d109      	bne.n	80079fa <HAL_TIM_PWM_Start+0x3e>
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80079ec:	b2db      	uxtb	r3, r3
 80079ee:	2b01      	cmp	r3, #1
 80079f0:	bf14      	ite	ne
 80079f2:	2301      	movne	r3, #1
 80079f4:	2300      	moveq	r3, #0
 80079f6:	b2db      	uxtb	r3, r3
 80079f8:	e02f      	b.n	8007a5a <HAL_TIM_PWM_Start+0x9e>
 80079fa:	683b      	ldr	r3, [r7, #0]
 80079fc:	2b08      	cmp	r3, #8
 80079fe:	d109      	bne.n	8007a14 <HAL_TIM_PWM_Start+0x58>
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007a06:	b2db      	uxtb	r3, r3
 8007a08:	2b01      	cmp	r3, #1
 8007a0a:	bf14      	ite	ne
 8007a0c:	2301      	movne	r3, #1
 8007a0e:	2300      	moveq	r3, #0
 8007a10:	b2db      	uxtb	r3, r3
 8007a12:	e022      	b.n	8007a5a <HAL_TIM_PWM_Start+0x9e>
 8007a14:	683b      	ldr	r3, [r7, #0]
 8007a16:	2b0c      	cmp	r3, #12
 8007a18:	d109      	bne.n	8007a2e <HAL_TIM_PWM_Start+0x72>
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007a20:	b2db      	uxtb	r3, r3
 8007a22:	2b01      	cmp	r3, #1
 8007a24:	bf14      	ite	ne
 8007a26:	2301      	movne	r3, #1
 8007a28:	2300      	moveq	r3, #0
 8007a2a:	b2db      	uxtb	r3, r3
 8007a2c:	e015      	b.n	8007a5a <HAL_TIM_PWM_Start+0x9e>
 8007a2e:	683b      	ldr	r3, [r7, #0]
 8007a30:	2b10      	cmp	r3, #16
 8007a32:	d109      	bne.n	8007a48 <HAL_TIM_PWM_Start+0x8c>
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007a3a:	b2db      	uxtb	r3, r3
 8007a3c:	2b01      	cmp	r3, #1
 8007a3e:	bf14      	ite	ne
 8007a40:	2301      	movne	r3, #1
 8007a42:	2300      	moveq	r3, #0
 8007a44:	b2db      	uxtb	r3, r3
 8007a46:	e008      	b.n	8007a5a <HAL_TIM_PWM_Start+0x9e>
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007a4e:	b2db      	uxtb	r3, r3
 8007a50:	2b01      	cmp	r3, #1
 8007a52:	bf14      	ite	ne
 8007a54:	2301      	movne	r3, #1
 8007a56:	2300      	moveq	r3, #0
 8007a58:	b2db      	uxtb	r3, r3
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d001      	beq.n	8007a62 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8007a5e:	2301      	movs	r3, #1
 8007a60:	e097      	b.n	8007b92 <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007a62:	683b      	ldr	r3, [r7, #0]
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d104      	bne.n	8007a72 <HAL_TIM_PWM_Start+0xb6>
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	2202      	movs	r2, #2
 8007a6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007a70:	e023      	b.n	8007aba <HAL_TIM_PWM_Start+0xfe>
 8007a72:	683b      	ldr	r3, [r7, #0]
 8007a74:	2b04      	cmp	r3, #4
 8007a76:	d104      	bne.n	8007a82 <HAL_TIM_PWM_Start+0xc6>
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	2202      	movs	r2, #2
 8007a7c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007a80:	e01b      	b.n	8007aba <HAL_TIM_PWM_Start+0xfe>
 8007a82:	683b      	ldr	r3, [r7, #0]
 8007a84:	2b08      	cmp	r3, #8
 8007a86:	d104      	bne.n	8007a92 <HAL_TIM_PWM_Start+0xd6>
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	2202      	movs	r2, #2
 8007a8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007a90:	e013      	b.n	8007aba <HAL_TIM_PWM_Start+0xfe>
 8007a92:	683b      	ldr	r3, [r7, #0]
 8007a94:	2b0c      	cmp	r3, #12
 8007a96:	d104      	bne.n	8007aa2 <HAL_TIM_PWM_Start+0xe6>
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	2202      	movs	r2, #2
 8007a9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007aa0:	e00b      	b.n	8007aba <HAL_TIM_PWM_Start+0xfe>
 8007aa2:	683b      	ldr	r3, [r7, #0]
 8007aa4:	2b10      	cmp	r3, #16
 8007aa6:	d104      	bne.n	8007ab2 <HAL_TIM_PWM_Start+0xf6>
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	2202      	movs	r2, #2
 8007aac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007ab0:	e003      	b.n	8007aba <HAL_TIM_PWM_Start+0xfe>
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	2202      	movs	r2, #2
 8007ab6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	2201      	movs	r2, #1
 8007ac0:	6839      	ldr	r1, [r7, #0]
 8007ac2:	4618      	mov	r0, r3
 8007ac4:	f000 ffcc 	bl	8008a60 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	4a33      	ldr	r2, [pc, #204]	@ (8007b9c <HAL_TIM_PWM_Start+0x1e0>)
 8007ace:	4293      	cmp	r3, r2
 8007ad0:	d013      	beq.n	8007afa <HAL_TIM_PWM_Start+0x13e>
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	4a32      	ldr	r2, [pc, #200]	@ (8007ba0 <HAL_TIM_PWM_Start+0x1e4>)
 8007ad8:	4293      	cmp	r3, r2
 8007ada:	d00e      	beq.n	8007afa <HAL_TIM_PWM_Start+0x13e>
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	4a30      	ldr	r2, [pc, #192]	@ (8007ba4 <HAL_TIM_PWM_Start+0x1e8>)
 8007ae2:	4293      	cmp	r3, r2
 8007ae4:	d009      	beq.n	8007afa <HAL_TIM_PWM_Start+0x13e>
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	4a2f      	ldr	r2, [pc, #188]	@ (8007ba8 <HAL_TIM_PWM_Start+0x1ec>)
 8007aec:	4293      	cmp	r3, r2
 8007aee:	d004      	beq.n	8007afa <HAL_TIM_PWM_Start+0x13e>
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	4a2d      	ldr	r2, [pc, #180]	@ (8007bac <HAL_TIM_PWM_Start+0x1f0>)
 8007af6:	4293      	cmp	r3, r2
 8007af8:	d101      	bne.n	8007afe <HAL_TIM_PWM_Start+0x142>
 8007afa:	2301      	movs	r3, #1
 8007afc:	e000      	b.n	8007b00 <HAL_TIM_PWM_Start+0x144>
 8007afe:	2300      	movs	r3, #0
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d007      	beq.n	8007b14 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007b12:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	4a20      	ldr	r2, [pc, #128]	@ (8007b9c <HAL_TIM_PWM_Start+0x1e0>)
 8007b1a:	4293      	cmp	r3, r2
 8007b1c:	d018      	beq.n	8007b50 <HAL_TIM_PWM_Start+0x194>
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b26:	d013      	beq.n	8007b50 <HAL_TIM_PWM_Start+0x194>
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	4a20      	ldr	r2, [pc, #128]	@ (8007bb0 <HAL_TIM_PWM_Start+0x1f4>)
 8007b2e:	4293      	cmp	r3, r2
 8007b30:	d00e      	beq.n	8007b50 <HAL_TIM_PWM_Start+0x194>
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	4a1f      	ldr	r2, [pc, #124]	@ (8007bb4 <HAL_TIM_PWM_Start+0x1f8>)
 8007b38:	4293      	cmp	r3, r2
 8007b3a:	d009      	beq.n	8007b50 <HAL_TIM_PWM_Start+0x194>
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	4a17      	ldr	r2, [pc, #92]	@ (8007ba0 <HAL_TIM_PWM_Start+0x1e4>)
 8007b42:	4293      	cmp	r3, r2
 8007b44:	d004      	beq.n	8007b50 <HAL_TIM_PWM_Start+0x194>
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	4a16      	ldr	r2, [pc, #88]	@ (8007ba4 <HAL_TIM_PWM_Start+0x1e8>)
 8007b4c:	4293      	cmp	r3, r2
 8007b4e:	d115      	bne.n	8007b7c <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	689a      	ldr	r2, [r3, #8]
 8007b56:	4b18      	ldr	r3, [pc, #96]	@ (8007bb8 <HAL_TIM_PWM_Start+0x1fc>)
 8007b58:	4013      	ands	r3, r2
 8007b5a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	2b06      	cmp	r3, #6
 8007b60:	d015      	beq.n	8007b8e <HAL_TIM_PWM_Start+0x1d2>
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007b68:	d011      	beq.n	8007b8e <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	681a      	ldr	r2, [r3, #0]
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	f042 0201 	orr.w	r2, r2, #1
 8007b78:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007b7a:	e008      	b.n	8007b8e <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	681a      	ldr	r2, [r3, #0]
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	f042 0201 	orr.w	r2, r2, #1
 8007b8a:	601a      	str	r2, [r3, #0]
 8007b8c:	e000      	b.n	8007b90 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007b8e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007b90:	2300      	movs	r3, #0
}
 8007b92:	4618      	mov	r0, r3
 8007b94:	3710      	adds	r7, #16
 8007b96:	46bd      	mov	sp, r7
 8007b98:	bd80      	pop	{r7, pc}
 8007b9a:	bf00      	nop
 8007b9c:	40012c00 	.word	0x40012c00
 8007ba0:	40013400 	.word	0x40013400
 8007ba4:	40014000 	.word	0x40014000
 8007ba8:	40014400 	.word	0x40014400
 8007bac:	40014800 	.word	0x40014800
 8007bb0:	40000400 	.word	0x40000400
 8007bb4:	40000800 	.word	0x40000800
 8007bb8:	00010007 	.word	0x00010007

08007bbc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8007bbc:	b580      	push	{r7, lr}
 8007bbe:	b086      	sub	sp, #24
 8007bc0:	af00      	add	r7, sp, #0
 8007bc2:	6078      	str	r0, [r7, #4]
 8007bc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d101      	bne.n	8007bd0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8007bcc:	2301      	movs	r3, #1
 8007bce:	e097      	b.n	8007d00 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007bd6:	b2db      	uxtb	r3, r3
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d106      	bne.n	8007bea <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	2200      	movs	r2, #0
 8007be0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8007be4:	6878      	ldr	r0, [r7, #4]
 8007be6:	f7fc fe09 	bl	80047fc <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	2202      	movs	r2, #2
 8007bee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	689b      	ldr	r3, [r3, #8]
 8007bf8:	687a      	ldr	r2, [r7, #4]
 8007bfa:	6812      	ldr	r2, [r2, #0]
 8007bfc:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8007c00:	f023 0307 	bic.w	r3, r3, #7
 8007c04:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681a      	ldr	r2, [r3, #0]
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	3304      	adds	r3, #4
 8007c0e:	4619      	mov	r1, r3
 8007c10:	4610      	mov	r0, r2
 8007c12:	f000 fb93 	bl	800833c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	689b      	ldr	r3, [r3, #8]
 8007c1c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	699b      	ldr	r3, [r3, #24]
 8007c24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	6a1b      	ldr	r3, [r3, #32]
 8007c2c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8007c2e:	683b      	ldr	r3, [r7, #0]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	697a      	ldr	r2, [r7, #20]
 8007c34:	4313      	orrs	r3, r2
 8007c36:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8007c38:	693b      	ldr	r3, [r7, #16]
 8007c3a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007c3e:	f023 0303 	bic.w	r3, r3, #3
 8007c42:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8007c44:	683b      	ldr	r3, [r7, #0]
 8007c46:	689a      	ldr	r2, [r3, #8]
 8007c48:	683b      	ldr	r3, [r7, #0]
 8007c4a:	699b      	ldr	r3, [r3, #24]
 8007c4c:	021b      	lsls	r3, r3, #8
 8007c4e:	4313      	orrs	r3, r2
 8007c50:	693a      	ldr	r2, [r7, #16]
 8007c52:	4313      	orrs	r3, r2
 8007c54:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8007c56:	693b      	ldr	r3, [r7, #16]
 8007c58:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8007c5c:	f023 030c 	bic.w	r3, r3, #12
 8007c60:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8007c62:	693b      	ldr	r3, [r7, #16]
 8007c64:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007c68:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007c6c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8007c6e:	683b      	ldr	r3, [r7, #0]
 8007c70:	68da      	ldr	r2, [r3, #12]
 8007c72:	683b      	ldr	r3, [r7, #0]
 8007c74:	69db      	ldr	r3, [r3, #28]
 8007c76:	021b      	lsls	r3, r3, #8
 8007c78:	4313      	orrs	r3, r2
 8007c7a:	693a      	ldr	r2, [r7, #16]
 8007c7c:	4313      	orrs	r3, r2
 8007c7e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8007c80:	683b      	ldr	r3, [r7, #0]
 8007c82:	691b      	ldr	r3, [r3, #16]
 8007c84:	011a      	lsls	r2, r3, #4
 8007c86:	683b      	ldr	r3, [r7, #0]
 8007c88:	6a1b      	ldr	r3, [r3, #32]
 8007c8a:	031b      	lsls	r3, r3, #12
 8007c8c:	4313      	orrs	r3, r2
 8007c8e:	693a      	ldr	r2, [r7, #16]
 8007c90:	4313      	orrs	r3, r2
 8007c92:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8007c9a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8007ca2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8007ca4:	683b      	ldr	r3, [r7, #0]
 8007ca6:	685a      	ldr	r2, [r3, #4]
 8007ca8:	683b      	ldr	r3, [r7, #0]
 8007caa:	695b      	ldr	r3, [r3, #20]
 8007cac:	011b      	lsls	r3, r3, #4
 8007cae:	4313      	orrs	r3, r2
 8007cb0:	68fa      	ldr	r2, [r7, #12]
 8007cb2:	4313      	orrs	r3, r2
 8007cb4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	697a      	ldr	r2, [r7, #20]
 8007cbc:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	693a      	ldr	r2, [r7, #16]
 8007cc4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	68fa      	ldr	r2, [r7, #12]
 8007ccc:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	2201      	movs	r2, #1
 8007cd2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	2201      	movs	r2, #1
 8007cda:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	2201      	movs	r2, #1
 8007ce2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	2201      	movs	r2, #1
 8007cea:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	2201      	movs	r2, #1
 8007cf2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	2201      	movs	r2, #1
 8007cfa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007cfe:	2300      	movs	r3, #0
}
 8007d00:	4618      	mov	r0, r3
 8007d02:	3718      	adds	r7, #24
 8007d04:	46bd      	mov	sp, r7
 8007d06:	bd80      	pop	{r7, pc}

08007d08 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007d08:	b580      	push	{r7, lr}
 8007d0a:	b084      	sub	sp, #16
 8007d0c:	af00      	add	r7, sp, #0
 8007d0e:	6078      	str	r0, [r7, #4]
 8007d10:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007d18:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007d20:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007d28:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007d30:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8007d32:	683b      	ldr	r3, [r7, #0]
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d110      	bne.n	8007d5a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007d38:	7bfb      	ldrb	r3, [r7, #15]
 8007d3a:	2b01      	cmp	r3, #1
 8007d3c:	d102      	bne.n	8007d44 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8007d3e:	7b7b      	ldrb	r3, [r7, #13]
 8007d40:	2b01      	cmp	r3, #1
 8007d42:	d001      	beq.n	8007d48 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8007d44:	2301      	movs	r3, #1
 8007d46:	e069      	b.n	8007e1c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	2202      	movs	r2, #2
 8007d4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	2202      	movs	r2, #2
 8007d54:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007d58:	e031      	b.n	8007dbe <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8007d5a:	683b      	ldr	r3, [r7, #0]
 8007d5c:	2b04      	cmp	r3, #4
 8007d5e:	d110      	bne.n	8007d82 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007d60:	7bbb      	ldrb	r3, [r7, #14]
 8007d62:	2b01      	cmp	r3, #1
 8007d64:	d102      	bne.n	8007d6c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007d66:	7b3b      	ldrb	r3, [r7, #12]
 8007d68:	2b01      	cmp	r3, #1
 8007d6a:	d001      	beq.n	8007d70 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8007d6c:	2301      	movs	r3, #1
 8007d6e:	e055      	b.n	8007e1c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	2202      	movs	r2, #2
 8007d74:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	2202      	movs	r2, #2
 8007d7c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007d80:	e01d      	b.n	8007dbe <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007d82:	7bfb      	ldrb	r3, [r7, #15]
 8007d84:	2b01      	cmp	r3, #1
 8007d86:	d108      	bne.n	8007d9a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007d88:	7bbb      	ldrb	r3, [r7, #14]
 8007d8a:	2b01      	cmp	r3, #1
 8007d8c:	d105      	bne.n	8007d9a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007d8e:	7b7b      	ldrb	r3, [r7, #13]
 8007d90:	2b01      	cmp	r3, #1
 8007d92:	d102      	bne.n	8007d9a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007d94:	7b3b      	ldrb	r3, [r7, #12]
 8007d96:	2b01      	cmp	r3, #1
 8007d98:	d001      	beq.n	8007d9e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8007d9a:	2301      	movs	r3, #1
 8007d9c:	e03e      	b.n	8007e1c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	2202      	movs	r2, #2
 8007da2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	2202      	movs	r2, #2
 8007daa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	2202      	movs	r2, #2
 8007db2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	2202      	movs	r2, #2
 8007dba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8007dbe:	683b      	ldr	r3, [r7, #0]
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d003      	beq.n	8007dcc <HAL_TIM_Encoder_Start+0xc4>
 8007dc4:	683b      	ldr	r3, [r7, #0]
 8007dc6:	2b04      	cmp	r3, #4
 8007dc8:	d008      	beq.n	8007ddc <HAL_TIM_Encoder_Start+0xd4>
 8007dca:	e00f      	b.n	8007dec <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	2201      	movs	r2, #1
 8007dd2:	2100      	movs	r1, #0
 8007dd4:	4618      	mov	r0, r3
 8007dd6:	f000 fe43 	bl	8008a60 <TIM_CCxChannelCmd>
      break;
 8007dda:	e016      	b.n	8007e0a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	2201      	movs	r2, #1
 8007de2:	2104      	movs	r1, #4
 8007de4:	4618      	mov	r0, r3
 8007de6:	f000 fe3b 	bl	8008a60 <TIM_CCxChannelCmd>
      break;
 8007dea:	e00e      	b.n	8007e0a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	2201      	movs	r2, #1
 8007df2:	2100      	movs	r1, #0
 8007df4:	4618      	mov	r0, r3
 8007df6:	f000 fe33 	bl	8008a60 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	2201      	movs	r2, #1
 8007e00:	2104      	movs	r1, #4
 8007e02:	4618      	mov	r0, r3
 8007e04:	f000 fe2c 	bl	8008a60 <TIM_CCxChannelCmd>
      break;
 8007e08:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	681a      	ldr	r2, [r3, #0]
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	f042 0201 	orr.w	r2, r2, #1
 8007e18:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8007e1a:	2300      	movs	r3, #0
}
 8007e1c:	4618      	mov	r0, r3
 8007e1e:	3710      	adds	r7, #16
 8007e20:	46bd      	mov	sp, r7
 8007e22:	bd80      	pop	{r7, pc}

08007e24 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007e24:	b580      	push	{r7, lr}
 8007e26:	b084      	sub	sp, #16
 8007e28:	af00      	add	r7, sp, #0
 8007e2a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	68db      	ldr	r3, [r3, #12]
 8007e32:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	691b      	ldr	r3, [r3, #16]
 8007e3a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007e3c:	68bb      	ldr	r3, [r7, #8]
 8007e3e:	f003 0302 	and.w	r3, r3, #2
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d020      	beq.n	8007e88 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	f003 0302 	and.w	r3, r3, #2
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d01b      	beq.n	8007e88 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	f06f 0202 	mvn.w	r2, #2
 8007e58:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	2201      	movs	r2, #1
 8007e5e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	699b      	ldr	r3, [r3, #24]
 8007e66:	f003 0303 	and.w	r3, r3, #3
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d003      	beq.n	8007e76 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007e6e:	6878      	ldr	r0, [r7, #4]
 8007e70:	f000 fa46 	bl	8008300 <HAL_TIM_IC_CaptureCallback>
 8007e74:	e005      	b.n	8007e82 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007e76:	6878      	ldr	r0, [r7, #4]
 8007e78:	f000 fa38 	bl	80082ec <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007e7c:	6878      	ldr	r0, [r7, #4]
 8007e7e:	f000 fa49 	bl	8008314 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	2200      	movs	r2, #0
 8007e86:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007e88:	68bb      	ldr	r3, [r7, #8]
 8007e8a:	f003 0304 	and.w	r3, r3, #4
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d020      	beq.n	8007ed4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	f003 0304 	and.w	r3, r3, #4
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d01b      	beq.n	8007ed4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	f06f 0204 	mvn.w	r2, #4
 8007ea4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	2202      	movs	r2, #2
 8007eaa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	699b      	ldr	r3, [r3, #24]
 8007eb2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d003      	beq.n	8007ec2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007eba:	6878      	ldr	r0, [r7, #4]
 8007ebc:	f000 fa20 	bl	8008300 <HAL_TIM_IC_CaptureCallback>
 8007ec0:	e005      	b.n	8007ece <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007ec2:	6878      	ldr	r0, [r7, #4]
 8007ec4:	f000 fa12 	bl	80082ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007ec8:	6878      	ldr	r0, [r7, #4]
 8007eca:	f000 fa23 	bl	8008314 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	2200      	movs	r2, #0
 8007ed2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007ed4:	68bb      	ldr	r3, [r7, #8]
 8007ed6:	f003 0308 	and.w	r3, r3, #8
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d020      	beq.n	8007f20 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	f003 0308 	and.w	r3, r3, #8
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d01b      	beq.n	8007f20 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	f06f 0208 	mvn.w	r2, #8
 8007ef0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	2204      	movs	r2, #4
 8007ef6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	69db      	ldr	r3, [r3, #28]
 8007efe:	f003 0303 	and.w	r3, r3, #3
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d003      	beq.n	8007f0e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007f06:	6878      	ldr	r0, [r7, #4]
 8007f08:	f000 f9fa 	bl	8008300 <HAL_TIM_IC_CaptureCallback>
 8007f0c:	e005      	b.n	8007f1a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007f0e:	6878      	ldr	r0, [r7, #4]
 8007f10:	f000 f9ec 	bl	80082ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f14:	6878      	ldr	r0, [r7, #4]
 8007f16:	f000 f9fd 	bl	8008314 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	2200      	movs	r2, #0
 8007f1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007f20:	68bb      	ldr	r3, [r7, #8]
 8007f22:	f003 0310 	and.w	r3, r3, #16
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d020      	beq.n	8007f6c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	f003 0310 	and.w	r3, r3, #16
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d01b      	beq.n	8007f6c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	f06f 0210 	mvn.w	r2, #16
 8007f3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	2208      	movs	r2, #8
 8007f42:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	69db      	ldr	r3, [r3, #28]
 8007f4a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d003      	beq.n	8007f5a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007f52:	6878      	ldr	r0, [r7, #4]
 8007f54:	f000 f9d4 	bl	8008300 <HAL_TIM_IC_CaptureCallback>
 8007f58:	e005      	b.n	8007f66 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007f5a:	6878      	ldr	r0, [r7, #4]
 8007f5c:	f000 f9c6 	bl	80082ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f60:	6878      	ldr	r0, [r7, #4]
 8007f62:	f000 f9d7 	bl	8008314 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	2200      	movs	r2, #0
 8007f6a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007f6c:	68bb      	ldr	r3, [r7, #8]
 8007f6e:	f003 0301 	and.w	r3, r3, #1
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d00c      	beq.n	8007f90 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	f003 0301 	and.w	r3, r3, #1
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d007      	beq.n	8007f90 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	f06f 0201 	mvn.w	r2, #1
 8007f88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007f8a:	6878      	ldr	r0, [r7, #4]
 8007f8c:	f7fc f946 	bl	800421c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007f90:	68bb      	ldr	r3, [r7, #8]
 8007f92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d104      	bne.n	8007fa4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8007f9a:	68bb      	ldr	r3, [r7, #8]
 8007f9c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d00c      	beq.n	8007fbe <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d007      	beq.n	8007fbe <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8007fb6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007fb8:	6878      	ldr	r0, [r7, #4]
 8007fba:	f000 fe03 	bl	8008bc4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007fbe:	68bb      	ldr	r3, [r7, #8]
 8007fc0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d00c      	beq.n	8007fe2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d007      	beq.n	8007fe2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8007fda:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007fdc:	6878      	ldr	r0, [r7, #4]
 8007fde:	f000 fdfb 	bl	8008bd8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007fe2:	68bb      	ldr	r3, [r7, #8]
 8007fe4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d00c      	beq.n	8008006 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d007      	beq.n	8008006 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007ffe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008000:	6878      	ldr	r0, [r7, #4]
 8008002:	f000 f991 	bl	8008328 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008006:	68bb      	ldr	r3, [r7, #8]
 8008008:	f003 0320 	and.w	r3, r3, #32
 800800c:	2b00      	cmp	r3, #0
 800800e:	d00c      	beq.n	800802a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	f003 0320 	and.w	r3, r3, #32
 8008016:	2b00      	cmp	r3, #0
 8008018:	d007      	beq.n	800802a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	f06f 0220 	mvn.w	r2, #32
 8008022:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008024:	6878      	ldr	r0, [r7, #4]
 8008026:	f000 fdc3 	bl	8008bb0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800802a:	68bb      	ldr	r3, [r7, #8]
 800802c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008030:	2b00      	cmp	r3, #0
 8008032:	d00c      	beq.n	800804e <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800803a:	2b00      	cmp	r3, #0
 800803c:	d007      	beq.n	800804e <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8008046:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8008048:	6878      	ldr	r0, [r7, #4]
 800804a:	f000 fdcf 	bl	8008bec <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800804e:	68bb      	ldr	r3, [r7, #8]
 8008050:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008054:	2b00      	cmp	r3, #0
 8008056:	d00c      	beq.n	8008072 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800805e:	2b00      	cmp	r3, #0
 8008060:	d007      	beq.n	8008072 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800806a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800806c:	6878      	ldr	r0, [r7, #4]
 800806e:	f000 fdc7 	bl	8008c00 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8008072:	68bb      	ldr	r3, [r7, #8]
 8008074:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008078:	2b00      	cmp	r3, #0
 800807a:	d00c      	beq.n	8008096 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008082:	2b00      	cmp	r3, #0
 8008084:	d007      	beq.n	8008096 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800808e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8008090:	6878      	ldr	r0, [r7, #4]
 8008092:	f000 fdbf 	bl	8008c14 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8008096:	68bb      	ldr	r3, [r7, #8]
 8008098:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800809c:	2b00      	cmp	r3, #0
 800809e:	d00c      	beq.n	80080ba <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d007      	beq.n	80080ba <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 80080b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80080b4:	6878      	ldr	r0, [r7, #4]
 80080b6:	f000 fdb7 	bl	8008c28 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80080ba:	bf00      	nop
 80080bc:	3710      	adds	r7, #16
 80080be:	46bd      	mov	sp, r7
 80080c0:	bd80      	pop	{r7, pc}
	...

080080c4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80080c4:	b580      	push	{r7, lr}
 80080c6:	b086      	sub	sp, #24
 80080c8:	af00      	add	r7, sp, #0
 80080ca:	60f8      	str	r0, [r7, #12]
 80080cc:	60b9      	str	r1, [r7, #8]
 80080ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80080d0:	2300      	movs	r3, #0
 80080d2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80080da:	2b01      	cmp	r3, #1
 80080dc:	d101      	bne.n	80080e2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80080de:	2302      	movs	r3, #2
 80080e0:	e0ff      	b.n	80082e2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	2201      	movs	r2, #1
 80080e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	2b14      	cmp	r3, #20
 80080ee:	f200 80f0 	bhi.w	80082d2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80080f2:	a201      	add	r2, pc, #4	@ (adr r2, 80080f8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80080f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080f8:	0800814d 	.word	0x0800814d
 80080fc:	080082d3 	.word	0x080082d3
 8008100:	080082d3 	.word	0x080082d3
 8008104:	080082d3 	.word	0x080082d3
 8008108:	0800818d 	.word	0x0800818d
 800810c:	080082d3 	.word	0x080082d3
 8008110:	080082d3 	.word	0x080082d3
 8008114:	080082d3 	.word	0x080082d3
 8008118:	080081cf 	.word	0x080081cf
 800811c:	080082d3 	.word	0x080082d3
 8008120:	080082d3 	.word	0x080082d3
 8008124:	080082d3 	.word	0x080082d3
 8008128:	0800820f 	.word	0x0800820f
 800812c:	080082d3 	.word	0x080082d3
 8008130:	080082d3 	.word	0x080082d3
 8008134:	080082d3 	.word	0x080082d3
 8008138:	08008251 	.word	0x08008251
 800813c:	080082d3 	.word	0x080082d3
 8008140:	080082d3 	.word	0x080082d3
 8008144:	080082d3 	.word	0x080082d3
 8008148:	08008291 	.word	0x08008291
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	68b9      	ldr	r1, [r7, #8]
 8008152:	4618      	mov	r0, r3
 8008154:	f000 f98e 	bl	8008474 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	699a      	ldr	r2, [r3, #24]
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	f042 0208 	orr.w	r2, r2, #8
 8008166:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	699a      	ldr	r2, [r3, #24]
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	f022 0204 	bic.w	r2, r2, #4
 8008176:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	6999      	ldr	r1, [r3, #24]
 800817e:	68bb      	ldr	r3, [r7, #8]
 8008180:	691a      	ldr	r2, [r3, #16]
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	430a      	orrs	r2, r1
 8008188:	619a      	str	r2, [r3, #24]
      break;
 800818a:	e0a5      	b.n	80082d8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	68b9      	ldr	r1, [r7, #8]
 8008192:	4618      	mov	r0, r3
 8008194:	f000 f9fe 	bl	8008594 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	699a      	ldr	r2, [r3, #24]
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80081a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	699a      	ldr	r2, [r3, #24]
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80081b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	6999      	ldr	r1, [r3, #24]
 80081be:	68bb      	ldr	r3, [r7, #8]
 80081c0:	691b      	ldr	r3, [r3, #16]
 80081c2:	021a      	lsls	r2, r3, #8
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	430a      	orrs	r2, r1
 80081ca:	619a      	str	r2, [r3, #24]
      break;
 80081cc:	e084      	b.n	80082d8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	68b9      	ldr	r1, [r7, #8]
 80081d4:	4618      	mov	r0, r3
 80081d6:	f000 fa67 	bl	80086a8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	69da      	ldr	r2, [r3, #28]
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	f042 0208 	orr.w	r2, r2, #8
 80081e8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	69da      	ldr	r2, [r3, #28]
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	f022 0204 	bic.w	r2, r2, #4
 80081f8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	69d9      	ldr	r1, [r3, #28]
 8008200:	68bb      	ldr	r3, [r7, #8]
 8008202:	691a      	ldr	r2, [r3, #16]
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	430a      	orrs	r2, r1
 800820a:	61da      	str	r2, [r3, #28]
      break;
 800820c:	e064      	b.n	80082d8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	68b9      	ldr	r1, [r7, #8]
 8008214:	4618      	mov	r0, r3
 8008216:	f000 facf 	bl	80087b8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	69da      	ldr	r2, [r3, #28]
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008228:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	69da      	ldr	r2, [r3, #28]
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008238:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	69d9      	ldr	r1, [r3, #28]
 8008240:	68bb      	ldr	r3, [r7, #8]
 8008242:	691b      	ldr	r3, [r3, #16]
 8008244:	021a      	lsls	r2, r3, #8
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	430a      	orrs	r2, r1
 800824c:	61da      	str	r2, [r3, #28]
      break;
 800824e:	e043      	b.n	80082d8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	68b9      	ldr	r1, [r7, #8]
 8008256:	4618      	mov	r0, r3
 8008258:	f000 fb38 	bl	80088cc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	f042 0208 	orr.w	r2, r2, #8
 800826a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	f022 0204 	bic.w	r2, r2, #4
 800827a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8008282:	68bb      	ldr	r3, [r7, #8]
 8008284:	691a      	ldr	r2, [r3, #16]
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	430a      	orrs	r2, r1
 800828c:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800828e:	e023      	b.n	80082d8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	68b9      	ldr	r1, [r7, #8]
 8008296:	4618      	mov	r0, r3
 8008298:	f000 fb7c 	bl	8008994 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80082aa:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80082ba:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80082c2:	68bb      	ldr	r3, [r7, #8]
 80082c4:	691b      	ldr	r3, [r3, #16]
 80082c6:	021a      	lsls	r2, r3, #8
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	430a      	orrs	r2, r1
 80082ce:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80082d0:	e002      	b.n	80082d8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80082d2:	2301      	movs	r3, #1
 80082d4:	75fb      	strb	r3, [r7, #23]
      break;
 80082d6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	2200      	movs	r2, #0
 80082dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80082e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80082e2:	4618      	mov	r0, r3
 80082e4:	3718      	adds	r7, #24
 80082e6:	46bd      	mov	sp, r7
 80082e8:	bd80      	pop	{r7, pc}
 80082ea:	bf00      	nop

080082ec <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80082ec:	b480      	push	{r7}
 80082ee:	b083      	sub	sp, #12
 80082f0:	af00      	add	r7, sp, #0
 80082f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80082f4:	bf00      	nop
 80082f6:	370c      	adds	r7, #12
 80082f8:	46bd      	mov	sp, r7
 80082fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082fe:	4770      	bx	lr

08008300 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008300:	b480      	push	{r7}
 8008302:	b083      	sub	sp, #12
 8008304:	af00      	add	r7, sp, #0
 8008306:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008308:	bf00      	nop
 800830a:	370c      	adds	r7, #12
 800830c:	46bd      	mov	sp, r7
 800830e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008312:	4770      	bx	lr

08008314 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008314:	b480      	push	{r7}
 8008316:	b083      	sub	sp, #12
 8008318:	af00      	add	r7, sp, #0
 800831a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800831c:	bf00      	nop
 800831e:	370c      	adds	r7, #12
 8008320:	46bd      	mov	sp, r7
 8008322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008326:	4770      	bx	lr

08008328 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008328:	b480      	push	{r7}
 800832a:	b083      	sub	sp, #12
 800832c:	af00      	add	r7, sp, #0
 800832e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008330:	bf00      	nop
 8008332:	370c      	adds	r7, #12
 8008334:	46bd      	mov	sp, r7
 8008336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800833a:	4770      	bx	lr

0800833c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800833c:	b480      	push	{r7}
 800833e:	b085      	sub	sp, #20
 8008340:	af00      	add	r7, sp, #0
 8008342:	6078      	str	r0, [r7, #4]
 8008344:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	4a42      	ldr	r2, [pc, #264]	@ (8008458 <TIM_Base_SetConfig+0x11c>)
 8008350:	4293      	cmp	r3, r2
 8008352:	d00f      	beq.n	8008374 <TIM_Base_SetConfig+0x38>
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800835a:	d00b      	beq.n	8008374 <TIM_Base_SetConfig+0x38>
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	4a3f      	ldr	r2, [pc, #252]	@ (800845c <TIM_Base_SetConfig+0x120>)
 8008360:	4293      	cmp	r3, r2
 8008362:	d007      	beq.n	8008374 <TIM_Base_SetConfig+0x38>
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	4a3e      	ldr	r2, [pc, #248]	@ (8008460 <TIM_Base_SetConfig+0x124>)
 8008368:	4293      	cmp	r3, r2
 800836a:	d003      	beq.n	8008374 <TIM_Base_SetConfig+0x38>
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	4a3d      	ldr	r2, [pc, #244]	@ (8008464 <TIM_Base_SetConfig+0x128>)
 8008370:	4293      	cmp	r3, r2
 8008372:	d108      	bne.n	8008386 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800837a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800837c:	683b      	ldr	r3, [r7, #0]
 800837e:	685b      	ldr	r3, [r3, #4]
 8008380:	68fa      	ldr	r2, [r7, #12]
 8008382:	4313      	orrs	r3, r2
 8008384:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	4a33      	ldr	r2, [pc, #204]	@ (8008458 <TIM_Base_SetConfig+0x11c>)
 800838a:	4293      	cmp	r3, r2
 800838c:	d01b      	beq.n	80083c6 <TIM_Base_SetConfig+0x8a>
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008394:	d017      	beq.n	80083c6 <TIM_Base_SetConfig+0x8a>
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	4a30      	ldr	r2, [pc, #192]	@ (800845c <TIM_Base_SetConfig+0x120>)
 800839a:	4293      	cmp	r3, r2
 800839c:	d013      	beq.n	80083c6 <TIM_Base_SetConfig+0x8a>
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	4a2f      	ldr	r2, [pc, #188]	@ (8008460 <TIM_Base_SetConfig+0x124>)
 80083a2:	4293      	cmp	r3, r2
 80083a4:	d00f      	beq.n	80083c6 <TIM_Base_SetConfig+0x8a>
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	4a2e      	ldr	r2, [pc, #184]	@ (8008464 <TIM_Base_SetConfig+0x128>)
 80083aa:	4293      	cmp	r3, r2
 80083ac:	d00b      	beq.n	80083c6 <TIM_Base_SetConfig+0x8a>
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	4a2d      	ldr	r2, [pc, #180]	@ (8008468 <TIM_Base_SetConfig+0x12c>)
 80083b2:	4293      	cmp	r3, r2
 80083b4:	d007      	beq.n	80083c6 <TIM_Base_SetConfig+0x8a>
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	4a2c      	ldr	r2, [pc, #176]	@ (800846c <TIM_Base_SetConfig+0x130>)
 80083ba:	4293      	cmp	r3, r2
 80083bc:	d003      	beq.n	80083c6 <TIM_Base_SetConfig+0x8a>
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	4a2b      	ldr	r2, [pc, #172]	@ (8008470 <TIM_Base_SetConfig+0x134>)
 80083c2:	4293      	cmp	r3, r2
 80083c4:	d108      	bne.n	80083d8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80083cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80083ce:	683b      	ldr	r3, [r7, #0]
 80083d0:	68db      	ldr	r3, [r3, #12]
 80083d2:	68fa      	ldr	r2, [r7, #12]
 80083d4:	4313      	orrs	r3, r2
 80083d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80083de:	683b      	ldr	r3, [r7, #0]
 80083e0:	695b      	ldr	r3, [r3, #20]
 80083e2:	4313      	orrs	r3, r2
 80083e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	68fa      	ldr	r2, [r7, #12]
 80083ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80083ec:	683b      	ldr	r3, [r7, #0]
 80083ee:	689a      	ldr	r2, [r3, #8]
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80083f4:	683b      	ldr	r3, [r7, #0]
 80083f6:	681a      	ldr	r2, [r3, #0]
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	4a16      	ldr	r2, [pc, #88]	@ (8008458 <TIM_Base_SetConfig+0x11c>)
 8008400:	4293      	cmp	r3, r2
 8008402:	d00f      	beq.n	8008424 <TIM_Base_SetConfig+0xe8>
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	4a17      	ldr	r2, [pc, #92]	@ (8008464 <TIM_Base_SetConfig+0x128>)
 8008408:	4293      	cmp	r3, r2
 800840a:	d00b      	beq.n	8008424 <TIM_Base_SetConfig+0xe8>
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	4a16      	ldr	r2, [pc, #88]	@ (8008468 <TIM_Base_SetConfig+0x12c>)
 8008410:	4293      	cmp	r3, r2
 8008412:	d007      	beq.n	8008424 <TIM_Base_SetConfig+0xe8>
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	4a15      	ldr	r2, [pc, #84]	@ (800846c <TIM_Base_SetConfig+0x130>)
 8008418:	4293      	cmp	r3, r2
 800841a:	d003      	beq.n	8008424 <TIM_Base_SetConfig+0xe8>
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	4a14      	ldr	r2, [pc, #80]	@ (8008470 <TIM_Base_SetConfig+0x134>)
 8008420:	4293      	cmp	r3, r2
 8008422:	d103      	bne.n	800842c <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008424:	683b      	ldr	r3, [r7, #0]
 8008426:	691a      	ldr	r2, [r3, #16]
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	2201      	movs	r2, #1
 8008430:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	691b      	ldr	r3, [r3, #16]
 8008436:	f003 0301 	and.w	r3, r3, #1
 800843a:	2b01      	cmp	r3, #1
 800843c:	d105      	bne.n	800844a <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	691b      	ldr	r3, [r3, #16]
 8008442:	f023 0201 	bic.w	r2, r3, #1
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	611a      	str	r2, [r3, #16]
  }
}
 800844a:	bf00      	nop
 800844c:	3714      	adds	r7, #20
 800844e:	46bd      	mov	sp, r7
 8008450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008454:	4770      	bx	lr
 8008456:	bf00      	nop
 8008458:	40012c00 	.word	0x40012c00
 800845c:	40000400 	.word	0x40000400
 8008460:	40000800 	.word	0x40000800
 8008464:	40013400 	.word	0x40013400
 8008468:	40014000 	.word	0x40014000
 800846c:	40014400 	.word	0x40014400
 8008470:	40014800 	.word	0x40014800

08008474 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008474:	b480      	push	{r7}
 8008476:	b087      	sub	sp, #28
 8008478:	af00      	add	r7, sp, #0
 800847a:	6078      	str	r0, [r7, #4]
 800847c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	6a1b      	ldr	r3, [r3, #32]
 8008482:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	6a1b      	ldr	r3, [r3, #32]
 8008488:	f023 0201 	bic.w	r2, r3, #1
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	685b      	ldr	r3, [r3, #4]
 8008494:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	699b      	ldr	r3, [r3, #24]
 800849a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80084a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80084a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	f023 0303 	bic.w	r3, r3, #3
 80084ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80084b0:	683b      	ldr	r3, [r7, #0]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	68fa      	ldr	r2, [r7, #12]
 80084b6:	4313      	orrs	r3, r2
 80084b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80084ba:	697b      	ldr	r3, [r7, #20]
 80084bc:	f023 0302 	bic.w	r3, r3, #2
 80084c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80084c2:	683b      	ldr	r3, [r7, #0]
 80084c4:	689b      	ldr	r3, [r3, #8]
 80084c6:	697a      	ldr	r2, [r7, #20]
 80084c8:	4313      	orrs	r3, r2
 80084ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	4a2c      	ldr	r2, [pc, #176]	@ (8008580 <TIM_OC1_SetConfig+0x10c>)
 80084d0:	4293      	cmp	r3, r2
 80084d2:	d00f      	beq.n	80084f4 <TIM_OC1_SetConfig+0x80>
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	4a2b      	ldr	r2, [pc, #172]	@ (8008584 <TIM_OC1_SetConfig+0x110>)
 80084d8:	4293      	cmp	r3, r2
 80084da:	d00b      	beq.n	80084f4 <TIM_OC1_SetConfig+0x80>
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	4a2a      	ldr	r2, [pc, #168]	@ (8008588 <TIM_OC1_SetConfig+0x114>)
 80084e0:	4293      	cmp	r3, r2
 80084e2:	d007      	beq.n	80084f4 <TIM_OC1_SetConfig+0x80>
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	4a29      	ldr	r2, [pc, #164]	@ (800858c <TIM_OC1_SetConfig+0x118>)
 80084e8:	4293      	cmp	r3, r2
 80084ea:	d003      	beq.n	80084f4 <TIM_OC1_SetConfig+0x80>
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	4a28      	ldr	r2, [pc, #160]	@ (8008590 <TIM_OC1_SetConfig+0x11c>)
 80084f0:	4293      	cmp	r3, r2
 80084f2:	d10c      	bne.n	800850e <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80084f4:	697b      	ldr	r3, [r7, #20]
 80084f6:	f023 0308 	bic.w	r3, r3, #8
 80084fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80084fc:	683b      	ldr	r3, [r7, #0]
 80084fe:	68db      	ldr	r3, [r3, #12]
 8008500:	697a      	ldr	r2, [r7, #20]
 8008502:	4313      	orrs	r3, r2
 8008504:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008506:	697b      	ldr	r3, [r7, #20]
 8008508:	f023 0304 	bic.w	r3, r3, #4
 800850c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	4a1b      	ldr	r2, [pc, #108]	@ (8008580 <TIM_OC1_SetConfig+0x10c>)
 8008512:	4293      	cmp	r3, r2
 8008514:	d00f      	beq.n	8008536 <TIM_OC1_SetConfig+0xc2>
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	4a1a      	ldr	r2, [pc, #104]	@ (8008584 <TIM_OC1_SetConfig+0x110>)
 800851a:	4293      	cmp	r3, r2
 800851c:	d00b      	beq.n	8008536 <TIM_OC1_SetConfig+0xc2>
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	4a19      	ldr	r2, [pc, #100]	@ (8008588 <TIM_OC1_SetConfig+0x114>)
 8008522:	4293      	cmp	r3, r2
 8008524:	d007      	beq.n	8008536 <TIM_OC1_SetConfig+0xc2>
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	4a18      	ldr	r2, [pc, #96]	@ (800858c <TIM_OC1_SetConfig+0x118>)
 800852a:	4293      	cmp	r3, r2
 800852c:	d003      	beq.n	8008536 <TIM_OC1_SetConfig+0xc2>
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	4a17      	ldr	r2, [pc, #92]	@ (8008590 <TIM_OC1_SetConfig+0x11c>)
 8008532:	4293      	cmp	r3, r2
 8008534:	d111      	bne.n	800855a <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008536:	693b      	ldr	r3, [r7, #16]
 8008538:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800853c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800853e:	693b      	ldr	r3, [r7, #16]
 8008540:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008544:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008546:	683b      	ldr	r3, [r7, #0]
 8008548:	695b      	ldr	r3, [r3, #20]
 800854a:	693a      	ldr	r2, [r7, #16]
 800854c:	4313      	orrs	r3, r2
 800854e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008550:	683b      	ldr	r3, [r7, #0]
 8008552:	699b      	ldr	r3, [r3, #24]
 8008554:	693a      	ldr	r2, [r7, #16]
 8008556:	4313      	orrs	r3, r2
 8008558:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	693a      	ldr	r2, [r7, #16]
 800855e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	68fa      	ldr	r2, [r7, #12]
 8008564:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008566:	683b      	ldr	r3, [r7, #0]
 8008568:	685a      	ldr	r2, [r3, #4]
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	697a      	ldr	r2, [r7, #20]
 8008572:	621a      	str	r2, [r3, #32]
}
 8008574:	bf00      	nop
 8008576:	371c      	adds	r7, #28
 8008578:	46bd      	mov	sp, r7
 800857a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800857e:	4770      	bx	lr
 8008580:	40012c00 	.word	0x40012c00
 8008584:	40013400 	.word	0x40013400
 8008588:	40014000 	.word	0x40014000
 800858c:	40014400 	.word	0x40014400
 8008590:	40014800 	.word	0x40014800

08008594 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008594:	b480      	push	{r7}
 8008596:	b087      	sub	sp, #28
 8008598:	af00      	add	r7, sp, #0
 800859a:	6078      	str	r0, [r7, #4]
 800859c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	6a1b      	ldr	r3, [r3, #32]
 80085a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	6a1b      	ldr	r3, [r3, #32]
 80085a8:	f023 0210 	bic.w	r2, r3, #16
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	685b      	ldr	r3, [r3, #4]
 80085b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	699b      	ldr	r3, [r3, #24]
 80085ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80085c2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80085c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80085ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80085d0:	683b      	ldr	r3, [r7, #0]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	021b      	lsls	r3, r3, #8
 80085d6:	68fa      	ldr	r2, [r7, #12]
 80085d8:	4313      	orrs	r3, r2
 80085da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80085dc:	697b      	ldr	r3, [r7, #20]
 80085de:	f023 0320 	bic.w	r3, r3, #32
 80085e2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80085e4:	683b      	ldr	r3, [r7, #0]
 80085e6:	689b      	ldr	r3, [r3, #8]
 80085e8:	011b      	lsls	r3, r3, #4
 80085ea:	697a      	ldr	r2, [r7, #20]
 80085ec:	4313      	orrs	r3, r2
 80085ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	4a28      	ldr	r2, [pc, #160]	@ (8008694 <TIM_OC2_SetConfig+0x100>)
 80085f4:	4293      	cmp	r3, r2
 80085f6:	d003      	beq.n	8008600 <TIM_OC2_SetConfig+0x6c>
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	4a27      	ldr	r2, [pc, #156]	@ (8008698 <TIM_OC2_SetConfig+0x104>)
 80085fc:	4293      	cmp	r3, r2
 80085fe:	d10d      	bne.n	800861c <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008600:	697b      	ldr	r3, [r7, #20]
 8008602:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008606:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008608:	683b      	ldr	r3, [r7, #0]
 800860a:	68db      	ldr	r3, [r3, #12]
 800860c:	011b      	lsls	r3, r3, #4
 800860e:	697a      	ldr	r2, [r7, #20]
 8008610:	4313      	orrs	r3, r2
 8008612:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008614:	697b      	ldr	r3, [r7, #20]
 8008616:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800861a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	4a1d      	ldr	r2, [pc, #116]	@ (8008694 <TIM_OC2_SetConfig+0x100>)
 8008620:	4293      	cmp	r3, r2
 8008622:	d00f      	beq.n	8008644 <TIM_OC2_SetConfig+0xb0>
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	4a1c      	ldr	r2, [pc, #112]	@ (8008698 <TIM_OC2_SetConfig+0x104>)
 8008628:	4293      	cmp	r3, r2
 800862a:	d00b      	beq.n	8008644 <TIM_OC2_SetConfig+0xb0>
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	4a1b      	ldr	r2, [pc, #108]	@ (800869c <TIM_OC2_SetConfig+0x108>)
 8008630:	4293      	cmp	r3, r2
 8008632:	d007      	beq.n	8008644 <TIM_OC2_SetConfig+0xb0>
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	4a1a      	ldr	r2, [pc, #104]	@ (80086a0 <TIM_OC2_SetConfig+0x10c>)
 8008638:	4293      	cmp	r3, r2
 800863a:	d003      	beq.n	8008644 <TIM_OC2_SetConfig+0xb0>
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	4a19      	ldr	r2, [pc, #100]	@ (80086a4 <TIM_OC2_SetConfig+0x110>)
 8008640:	4293      	cmp	r3, r2
 8008642:	d113      	bne.n	800866c <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008644:	693b      	ldr	r3, [r7, #16]
 8008646:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800864a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800864c:	693b      	ldr	r3, [r7, #16]
 800864e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008652:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008654:	683b      	ldr	r3, [r7, #0]
 8008656:	695b      	ldr	r3, [r3, #20]
 8008658:	009b      	lsls	r3, r3, #2
 800865a:	693a      	ldr	r2, [r7, #16]
 800865c:	4313      	orrs	r3, r2
 800865e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008660:	683b      	ldr	r3, [r7, #0]
 8008662:	699b      	ldr	r3, [r3, #24]
 8008664:	009b      	lsls	r3, r3, #2
 8008666:	693a      	ldr	r2, [r7, #16]
 8008668:	4313      	orrs	r3, r2
 800866a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	693a      	ldr	r2, [r7, #16]
 8008670:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	68fa      	ldr	r2, [r7, #12]
 8008676:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008678:	683b      	ldr	r3, [r7, #0]
 800867a:	685a      	ldr	r2, [r3, #4]
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	697a      	ldr	r2, [r7, #20]
 8008684:	621a      	str	r2, [r3, #32]
}
 8008686:	bf00      	nop
 8008688:	371c      	adds	r7, #28
 800868a:	46bd      	mov	sp, r7
 800868c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008690:	4770      	bx	lr
 8008692:	bf00      	nop
 8008694:	40012c00 	.word	0x40012c00
 8008698:	40013400 	.word	0x40013400
 800869c:	40014000 	.word	0x40014000
 80086a0:	40014400 	.word	0x40014400
 80086a4:	40014800 	.word	0x40014800

080086a8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80086a8:	b480      	push	{r7}
 80086aa:	b087      	sub	sp, #28
 80086ac:	af00      	add	r7, sp, #0
 80086ae:	6078      	str	r0, [r7, #4]
 80086b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	6a1b      	ldr	r3, [r3, #32]
 80086b6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	6a1b      	ldr	r3, [r3, #32]
 80086bc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	685b      	ldr	r3, [r3, #4]
 80086c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	69db      	ldr	r3, [r3, #28]
 80086ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80086d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80086da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	f023 0303 	bic.w	r3, r3, #3
 80086e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80086e4:	683b      	ldr	r3, [r7, #0]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	68fa      	ldr	r2, [r7, #12]
 80086ea:	4313      	orrs	r3, r2
 80086ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80086ee:	697b      	ldr	r3, [r7, #20]
 80086f0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80086f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80086f6:	683b      	ldr	r3, [r7, #0]
 80086f8:	689b      	ldr	r3, [r3, #8]
 80086fa:	021b      	lsls	r3, r3, #8
 80086fc:	697a      	ldr	r2, [r7, #20]
 80086fe:	4313      	orrs	r3, r2
 8008700:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	4a27      	ldr	r2, [pc, #156]	@ (80087a4 <TIM_OC3_SetConfig+0xfc>)
 8008706:	4293      	cmp	r3, r2
 8008708:	d003      	beq.n	8008712 <TIM_OC3_SetConfig+0x6a>
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	4a26      	ldr	r2, [pc, #152]	@ (80087a8 <TIM_OC3_SetConfig+0x100>)
 800870e:	4293      	cmp	r3, r2
 8008710:	d10d      	bne.n	800872e <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008712:	697b      	ldr	r3, [r7, #20]
 8008714:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008718:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800871a:	683b      	ldr	r3, [r7, #0]
 800871c:	68db      	ldr	r3, [r3, #12]
 800871e:	021b      	lsls	r3, r3, #8
 8008720:	697a      	ldr	r2, [r7, #20]
 8008722:	4313      	orrs	r3, r2
 8008724:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008726:	697b      	ldr	r3, [r7, #20]
 8008728:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800872c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	4a1c      	ldr	r2, [pc, #112]	@ (80087a4 <TIM_OC3_SetConfig+0xfc>)
 8008732:	4293      	cmp	r3, r2
 8008734:	d00f      	beq.n	8008756 <TIM_OC3_SetConfig+0xae>
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	4a1b      	ldr	r2, [pc, #108]	@ (80087a8 <TIM_OC3_SetConfig+0x100>)
 800873a:	4293      	cmp	r3, r2
 800873c:	d00b      	beq.n	8008756 <TIM_OC3_SetConfig+0xae>
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	4a1a      	ldr	r2, [pc, #104]	@ (80087ac <TIM_OC3_SetConfig+0x104>)
 8008742:	4293      	cmp	r3, r2
 8008744:	d007      	beq.n	8008756 <TIM_OC3_SetConfig+0xae>
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	4a19      	ldr	r2, [pc, #100]	@ (80087b0 <TIM_OC3_SetConfig+0x108>)
 800874a:	4293      	cmp	r3, r2
 800874c:	d003      	beq.n	8008756 <TIM_OC3_SetConfig+0xae>
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	4a18      	ldr	r2, [pc, #96]	@ (80087b4 <TIM_OC3_SetConfig+0x10c>)
 8008752:	4293      	cmp	r3, r2
 8008754:	d113      	bne.n	800877e <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008756:	693b      	ldr	r3, [r7, #16]
 8008758:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800875c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800875e:	693b      	ldr	r3, [r7, #16]
 8008760:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008764:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008766:	683b      	ldr	r3, [r7, #0]
 8008768:	695b      	ldr	r3, [r3, #20]
 800876a:	011b      	lsls	r3, r3, #4
 800876c:	693a      	ldr	r2, [r7, #16]
 800876e:	4313      	orrs	r3, r2
 8008770:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008772:	683b      	ldr	r3, [r7, #0]
 8008774:	699b      	ldr	r3, [r3, #24]
 8008776:	011b      	lsls	r3, r3, #4
 8008778:	693a      	ldr	r2, [r7, #16]
 800877a:	4313      	orrs	r3, r2
 800877c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	693a      	ldr	r2, [r7, #16]
 8008782:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	68fa      	ldr	r2, [r7, #12]
 8008788:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800878a:	683b      	ldr	r3, [r7, #0]
 800878c:	685a      	ldr	r2, [r3, #4]
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	697a      	ldr	r2, [r7, #20]
 8008796:	621a      	str	r2, [r3, #32]
}
 8008798:	bf00      	nop
 800879a:	371c      	adds	r7, #28
 800879c:	46bd      	mov	sp, r7
 800879e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087a2:	4770      	bx	lr
 80087a4:	40012c00 	.word	0x40012c00
 80087a8:	40013400 	.word	0x40013400
 80087ac:	40014000 	.word	0x40014000
 80087b0:	40014400 	.word	0x40014400
 80087b4:	40014800 	.word	0x40014800

080087b8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80087b8:	b480      	push	{r7}
 80087ba:	b087      	sub	sp, #28
 80087bc:	af00      	add	r7, sp, #0
 80087be:	6078      	str	r0, [r7, #4]
 80087c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	6a1b      	ldr	r3, [r3, #32]
 80087c6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	6a1b      	ldr	r3, [r3, #32]
 80087cc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	685b      	ldr	r3, [r3, #4]
 80087d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	69db      	ldr	r3, [r3, #28]
 80087de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80087e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80087ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80087f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80087f4:	683b      	ldr	r3, [r7, #0]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	021b      	lsls	r3, r3, #8
 80087fa:	68fa      	ldr	r2, [r7, #12]
 80087fc:	4313      	orrs	r3, r2
 80087fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008800:	697b      	ldr	r3, [r7, #20]
 8008802:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008806:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008808:	683b      	ldr	r3, [r7, #0]
 800880a:	689b      	ldr	r3, [r3, #8]
 800880c:	031b      	lsls	r3, r3, #12
 800880e:	697a      	ldr	r2, [r7, #20]
 8008810:	4313      	orrs	r3, r2
 8008812:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	4a28      	ldr	r2, [pc, #160]	@ (80088b8 <TIM_OC4_SetConfig+0x100>)
 8008818:	4293      	cmp	r3, r2
 800881a:	d003      	beq.n	8008824 <TIM_OC4_SetConfig+0x6c>
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	4a27      	ldr	r2, [pc, #156]	@ (80088bc <TIM_OC4_SetConfig+0x104>)
 8008820:	4293      	cmp	r3, r2
 8008822:	d10d      	bne.n	8008840 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8008824:	697b      	ldr	r3, [r7, #20]
 8008826:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800882a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800882c:	683b      	ldr	r3, [r7, #0]
 800882e:	68db      	ldr	r3, [r3, #12]
 8008830:	031b      	lsls	r3, r3, #12
 8008832:	697a      	ldr	r2, [r7, #20]
 8008834:	4313      	orrs	r3, r2
 8008836:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8008838:	697b      	ldr	r3, [r7, #20]
 800883a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800883e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	4a1d      	ldr	r2, [pc, #116]	@ (80088b8 <TIM_OC4_SetConfig+0x100>)
 8008844:	4293      	cmp	r3, r2
 8008846:	d00f      	beq.n	8008868 <TIM_OC4_SetConfig+0xb0>
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	4a1c      	ldr	r2, [pc, #112]	@ (80088bc <TIM_OC4_SetConfig+0x104>)
 800884c:	4293      	cmp	r3, r2
 800884e:	d00b      	beq.n	8008868 <TIM_OC4_SetConfig+0xb0>
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	4a1b      	ldr	r2, [pc, #108]	@ (80088c0 <TIM_OC4_SetConfig+0x108>)
 8008854:	4293      	cmp	r3, r2
 8008856:	d007      	beq.n	8008868 <TIM_OC4_SetConfig+0xb0>
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	4a1a      	ldr	r2, [pc, #104]	@ (80088c4 <TIM_OC4_SetConfig+0x10c>)
 800885c:	4293      	cmp	r3, r2
 800885e:	d003      	beq.n	8008868 <TIM_OC4_SetConfig+0xb0>
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	4a19      	ldr	r2, [pc, #100]	@ (80088c8 <TIM_OC4_SetConfig+0x110>)
 8008864:	4293      	cmp	r3, r2
 8008866:	d113      	bne.n	8008890 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008868:	693b      	ldr	r3, [r7, #16]
 800886a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800886e:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8008870:	693b      	ldr	r3, [r7, #16]
 8008872:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008876:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008878:	683b      	ldr	r3, [r7, #0]
 800887a:	695b      	ldr	r3, [r3, #20]
 800887c:	019b      	lsls	r3, r3, #6
 800887e:	693a      	ldr	r2, [r7, #16]
 8008880:	4313      	orrs	r3, r2
 8008882:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8008884:	683b      	ldr	r3, [r7, #0]
 8008886:	699b      	ldr	r3, [r3, #24]
 8008888:	019b      	lsls	r3, r3, #6
 800888a:	693a      	ldr	r2, [r7, #16]
 800888c:	4313      	orrs	r3, r2
 800888e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	693a      	ldr	r2, [r7, #16]
 8008894:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	68fa      	ldr	r2, [r7, #12]
 800889a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800889c:	683b      	ldr	r3, [r7, #0]
 800889e:	685a      	ldr	r2, [r3, #4]
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	697a      	ldr	r2, [r7, #20]
 80088a8:	621a      	str	r2, [r3, #32]
}
 80088aa:	bf00      	nop
 80088ac:	371c      	adds	r7, #28
 80088ae:	46bd      	mov	sp, r7
 80088b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b4:	4770      	bx	lr
 80088b6:	bf00      	nop
 80088b8:	40012c00 	.word	0x40012c00
 80088bc:	40013400 	.word	0x40013400
 80088c0:	40014000 	.word	0x40014000
 80088c4:	40014400 	.word	0x40014400
 80088c8:	40014800 	.word	0x40014800

080088cc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80088cc:	b480      	push	{r7}
 80088ce:	b087      	sub	sp, #28
 80088d0:	af00      	add	r7, sp, #0
 80088d2:	6078      	str	r0, [r7, #4]
 80088d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	6a1b      	ldr	r3, [r3, #32]
 80088da:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	6a1b      	ldr	r3, [r3, #32]
 80088e0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	685b      	ldr	r3, [r3, #4]
 80088ec:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80088f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80088fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80088fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008900:	683b      	ldr	r3, [r7, #0]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	68fa      	ldr	r2, [r7, #12]
 8008906:	4313      	orrs	r3, r2
 8008908:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800890a:	693b      	ldr	r3, [r7, #16]
 800890c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8008910:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8008912:	683b      	ldr	r3, [r7, #0]
 8008914:	689b      	ldr	r3, [r3, #8]
 8008916:	041b      	lsls	r3, r3, #16
 8008918:	693a      	ldr	r2, [r7, #16]
 800891a:	4313      	orrs	r3, r2
 800891c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	4a17      	ldr	r2, [pc, #92]	@ (8008980 <TIM_OC5_SetConfig+0xb4>)
 8008922:	4293      	cmp	r3, r2
 8008924:	d00f      	beq.n	8008946 <TIM_OC5_SetConfig+0x7a>
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	4a16      	ldr	r2, [pc, #88]	@ (8008984 <TIM_OC5_SetConfig+0xb8>)
 800892a:	4293      	cmp	r3, r2
 800892c:	d00b      	beq.n	8008946 <TIM_OC5_SetConfig+0x7a>
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	4a15      	ldr	r2, [pc, #84]	@ (8008988 <TIM_OC5_SetConfig+0xbc>)
 8008932:	4293      	cmp	r3, r2
 8008934:	d007      	beq.n	8008946 <TIM_OC5_SetConfig+0x7a>
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	4a14      	ldr	r2, [pc, #80]	@ (800898c <TIM_OC5_SetConfig+0xc0>)
 800893a:	4293      	cmp	r3, r2
 800893c:	d003      	beq.n	8008946 <TIM_OC5_SetConfig+0x7a>
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	4a13      	ldr	r2, [pc, #76]	@ (8008990 <TIM_OC5_SetConfig+0xc4>)
 8008942:	4293      	cmp	r3, r2
 8008944:	d109      	bne.n	800895a <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8008946:	697b      	ldr	r3, [r7, #20]
 8008948:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800894c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800894e:	683b      	ldr	r3, [r7, #0]
 8008950:	695b      	ldr	r3, [r3, #20]
 8008952:	021b      	lsls	r3, r3, #8
 8008954:	697a      	ldr	r2, [r7, #20]
 8008956:	4313      	orrs	r3, r2
 8008958:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	697a      	ldr	r2, [r7, #20]
 800895e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	68fa      	ldr	r2, [r7, #12]
 8008964:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8008966:	683b      	ldr	r3, [r7, #0]
 8008968:	685a      	ldr	r2, [r3, #4]
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	693a      	ldr	r2, [r7, #16]
 8008972:	621a      	str	r2, [r3, #32]
}
 8008974:	bf00      	nop
 8008976:	371c      	adds	r7, #28
 8008978:	46bd      	mov	sp, r7
 800897a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800897e:	4770      	bx	lr
 8008980:	40012c00 	.word	0x40012c00
 8008984:	40013400 	.word	0x40013400
 8008988:	40014000 	.word	0x40014000
 800898c:	40014400 	.word	0x40014400
 8008990:	40014800 	.word	0x40014800

08008994 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008994:	b480      	push	{r7}
 8008996:	b087      	sub	sp, #28
 8008998:	af00      	add	r7, sp, #0
 800899a:	6078      	str	r0, [r7, #4]
 800899c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	6a1b      	ldr	r3, [r3, #32]
 80089a2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	6a1b      	ldr	r3, [r3, #32]
 80089a8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	685b      	ldr	r3, [r3, #4]
 80089b4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80089ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80089c2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80089c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80089c8:	683b      	ldr	r3, [r7, #0]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	021b      	lsls	r3, r3, #8
 80089ce:	68fa      	ldr	r2, [r7, #12]
 80089d0:	4313      	orrs	r3, r2
 80089d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80089d4:	693b      	ldr	r3, [r7, #16]
 80089d6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80089da:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80089dc:	683b      	ldr	r3, [r7, #0]
 80089de:	689b      	ldr	r3, [r3, #8]
 80089e0:	051b      	lsls	r3, r3, #20
 80089e2:	693a      	ldr	r2, [r7, #16]
 80089e4:	4313      	orrs	r3, r2
 80089e6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	4a18      	ldr	r2, [pc, #96]	@ (8008a4c <TIM_OC6_SetConfig+0xb8>)
 80089ec:	4293      	cmp	r3, r2
 80089ee:	d00f      	beq.n	8008a10 <TIM_OC6_SetConfig+0x7c>
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	4a17      	ldr	r2, [pc, #92]	@ (8008a50 <TIM_OC6_SetConfig+0xbc>)
 80089f4:	4293      	cmp	r3, r2
 80089f6:	d00b      	beq.n	8008a10 <TIM_OC6_SetConfig+0x7c>
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	4a16      	ldr	r2, [pc, #88]	@ (8008a54 <TIM_OC6_SetConfig+0xc0>)
 80089fc:	4293      	cmp	r3, r2
 80089fe:	d007      	beq.n	8008a10 <TIM_OC6_SetConfig+0x7c>
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	4a15      	ldr	r2, [pc, #84]	@ (8008a58 <TIM_OC6_SetConfig+0xc4>)
 8008a04:	4293      	cmp	r3, r2
 8008a06:	d003      	beq.n	8008a10 <TIM_OC6_SetConfig+0x7c>
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	4a14      	ldr	r2, [pc, #80]	@ (8008a5c <TIM_OC6_SetConfig+0xc8>)
 8008a0c:	4293      	cmp	r3, r2
 8008a0e:	d109      	bne.n	8008a24 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008a10:	697b      	ldr	r3, [r7, #20]
 8008a12:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008a16:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008a18:	683b      	ldr	r3, [r7, #0]
 8008a1a:	695b      	ldr	r3, [r3, #20]
 8008a1c:	029b      	lsls	r3, r3, #10
 8008a1e:	697a      	ldr	r2, [r7, #20]
 8008a20:	4313      	orrs	r3, r2
 8008a22:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	697a      	ldr	r2, [r7, #20]
 8008a28:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	68fa      	ldr	r2, [r7, #12]
 8008a2e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8008a30:	683b      	ldr	r3, [r7, #0]
 8008a32:	685a      	ldr	r2, [r3, #4]
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	693a      	ldr	r2, [r7, #16]
 8008a3c:	621a      	str	r2, [r3, #32]
}
 8008a3e:	bf00      	nop
 8008a40:	371c      	adds	r7, #28
 8008a42:	46bd      	mov	sp, r7
 8008a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a48:	4770      	bx	lr
 8008a4a:	bf00      	nop
 8008a4c:	40012c00 	.word	0x40012c00
 8008a50:	40013400 	.word	0x40013400
 8008a54:	40014000 	.word	0x40014000
 8008a58:	40014400 	.word	0x40014400
 8008a5c:	40014800 	.word	0x40014800

08008a60 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008a60:	b480      	push	{r7}
 8008a62:	b087      	sub	sp, #28
 8008a64:	af00      	add	r7, sp, #0
 8008a66:	60f8      	str	r0, [r7, #12]
 8008a68:	60b9      	str	r1, [r7, #8]
 8008a6a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008a6c:	68bb      	ldr	r3, [r7, #8]
 8008a6e:	f003 031f 	and.w	r3, r3, #31
 8008a72:	2201      	movs	r2, #1
 8008a74:	fa02 f303 	lsl.w	r3, r2, r3
 8008a78:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	6a1a      	ldr	r2, [r3, #32]
 8008a7e:	697b      	ldr	r3, [r7, #20]
 8008a80:	43db      	mvns	r3, r3
 8008a82:	401a      	ands	r2, r3
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	6a1a      	ldr	r2, [r3, #32]
 8008a8c:	68bb      	ldr	r3, [r7, #8]
 8008a8e:	f003 031f 	and.w	r3, r3, #31
 8008a92:	6879      	ldr	r1, [r7, #4]
 8008a94:	fa01 f303 	lsl.w	r3, r1, r3
 8008a98:	431a      	orrs	r2, r3
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	621a      	str	r2, [r3, #32]
}
 8008a9e:	bf00      	nop
 8008aa0:	371c      	adds	r7, #28
 8008aa2:	46bd      	mov	sp, r7
 8008aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa8:	4770      	bx	lr
	...

08008aac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008aac:	b480      	push	{r7}
 8008aae:	b085      	sub	sp, #20
 8008ab0:	af00      	add	r7, sp, #0
 8008ab2:	6078      	str	r0, [r7, #4]
 8008ab4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008abc:	2b01      	cmp	r3, #1
 8008abe:	d101      	bne.n	8008ac4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008ac0:	2302      	movs	r3, #2
 8008ac2:	e065      	b.n	8008b90 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	2201      	movs	r2, #1
 8008ac8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	2202      	movs	r2, #2
 8008ad0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	685b      	ldr	r3, [r3, #4]
 8008ada:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	689b      	ldr	r3, [r3, #8]
 8008ae2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	4a2c      	ldr	r2, [pc, #176]	@ (8008b9c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008aea:	4293      	cmp	r3, r2
 8008aec:	d004      	beq.n	8008af8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	4a2b      	ldr	r2, [pc, #172]	@ (8008ba0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008af4:	4293      	cmp	r3, r2
 8008af6:	d108      	bne.n	8008b0a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8008afe:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008b00:	683b      	ldr	r3, [r7, #0]
 8008b02:	685b      	ldr	r3, [r3, #4]
 8008b04:	68fa      	ldr	r2, [r7, #12]
 8008b06:	4313      	orrs	r3, r2
 8008b08:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8008b10:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008b14:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008b16:	683b      	ldr	r3, [r7, #0]
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	68fa      	ldr	r2, [r7, #12]
 8008b1c:	4313      	orrs	r3, r2
 8008b1e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	68fa      	ldr	r2, [r7, #12]
 8008b26:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	4a1b      	ldr	r2, [pc, #108]	@ (8008b9c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008b2e:	4293      	cmp	r3, r2
 8008b30:	d018      	beq.n	8008b64 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008b3a:	d013      	beq.n	8008b64 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	4a18      	ldr	r2, [pc, #96]	@ (8008ba4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8008b42:	4293      	cmp	r3, r2
 8008b44:	d00e      	beq.n	8008b64 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	4a17      	ldr	r2, [pc, #92]	@ (8008ba8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008b4c:	4293      	cmp	r3, r2
 8008b4e:	d009      	beq.n	8008b64 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	4a12      	ldr	r2, [pc, #72]	@ (8008ba0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008b56:	4293      	cmp	r3, r2
 8008b58:	d004      	beq.n	8008b64 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	4a13      	ldr	r2, [pc, #76]	@ (8008bac <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008b60:	4293      	cmp	r3, r2
 8008b62:	d10c      	bne.n	8008b7e <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008b64:	68bb      	ldr	r3, [r7, #8]
 8008b66:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008b6a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008b6c:	683b      	ldr	r3, [r7, #0]
 8008b6e:	689b      	ldr	r3, [r3, #8]
 8008b70:	68ba      	ldr	r2, [r7, #8]
 8008b72:	4313      	orrs	r3, r2
 8008b74:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	68ba      	ldr	r2, [r7, #8]
 8008b7c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	2201      	movs	r2, #1
 8008b82:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	2200      	movs	r2, #0
 8008b8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008b8e:	2300      	movs	r3, #0
}
 8008b90:	4618      	mov	r0, r3
 8008b92:	3714      	adds	r7, #20
 8008b94:	46bd      	mov	sp, r7
 8008b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b9a:	4770      	bx	lr
 8008b9c:	40012c00 	.word	0x40012c00
 8008ba0:	40013400 	.word	0x40013400
 8008ba4:	40000400 	.word	0x40000400
 8008ba8:	40000800 	.word	0x40000800
 8008bac:	40014000 	.word	0x40014000

08008bb0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008bb0:	b480      	push	{r7}
 8008bb2:	b083      	sub	sp, #12
 8008bb4:	af00      	add	r7, sp, #0
 8008bb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008bb8:	bf00      	nop
 8008bba:	370c      	adds	r7, #12
 8008bbc:	46bd      	mov	sp, r7
 8008bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc2:	4770      	bx	lr

08008bc4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008bc4:	b480      	push	{r7}
 8008bc6:	b083      	sub	sp, #12
 8008bc8:	af00      	add	r7, sp, #0
 8008bca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008bcc:	bf00      	nop
 8008bce:	370c      	adds	r7, #12
 8008bd0:	46bd      	mov	sp, r7
 8008bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bd6:	4770      	bx	lr

08008bd8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008bd8:	b480      	push	{r7}
 8008bda:	b083      	sub	sp, #12
 8008bdc:	af00      	add	r7, sp, #0
 8008bde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008be0:	bf00      	nop
 8008be2:	370c      	adds	r7, #12
 8008be4:	46bd      	mov	sp, r7
 8008be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bea:	4770      	bx	lr

08008bec <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8008bec:	b480      	push	{r7}
 8008bee:	b083      	sub	sp, #12
 8008bf0:	af00      	add	r7, sp, #0
 8008bf2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8008bf4:	bf00      	nop
 8008bf6:	370c      	adds	r7, #12
 8008bf8:	46bd      	mov	sp, r7
 8008bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bfe:	4770      	bx	lr

08008c00 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8008c00:	b480      	push	{r7}
 8008c02:	b083      	sub	sp, #12
 8008c04:	af00      	add	r7, sp, #0
 8008c06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8008c08:	bf00      	nop
 8008c0a:	370c      	adds	r7, #12
 8008c0c:	46bd      	mov	sp, r7
 8008c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c12:	4770      	bx	lr

08008c14 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8008c14:	b480      	push	{r7}
 8008c16:	b083      	sub	sp, #12
 8008c18:	af00      	add	r7, sp, #0
 8008c1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8008c1c:	bf00      	nop
 8008c1e:	370c      	adds	r7, #12
 8008c20:	46bd      	mov	sp, r7
 8008c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c26:	4770      	bx	lr

08008c28 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8008c28:	b480      	push	{r7}
 8008c2a:	b083      	sub	sp, #12
 8008c2c:	af00      	add	r7, sp, #0
 8008c2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8008c30:	bf00      	nop
 8008c32:	370c      	adds	r7, #12
 8008c34:	46bd      	mov	sp, r7
 8008c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c3a:	4770      	bx	lr

08008c3c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008c3c:	b580      	push	{r7, lr}
 8008c3e:	b082      	sub	sp, #8
 8008c40:	af00      	add	r7, sp, #0
 8008c42:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d101      	bne.n	8008c4e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008c4a:	2301      	movs	r3, #1
 8008c4c:	e042      	b.n	8008cd4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	d106      	bne.n	8008c66 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	2200      	movs	r2, #0
 8008c5c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008c60:	6878      	ldr	r0, [r7, #4]
 8008c62:	f7fb ff95 	bl	8004b90 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	2224      	movs	r2, #36	@ 0x24
 8008c6a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	681a      	ldr	r2, [r3, #0]
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	f022 0201 	bic.w	r2, r2, #1
 8008c7c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d002      	beq.n	8008c8c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8008c86:	6878      	ldr	r0, [r7, #4]
 8008c88:	f000 fc50 	bl	800952c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008c8c:	6878      	ldr	r0, [r7, #4]
 8008c8e:	f000 f981 	bl	8008f94 <UART_SetConfig>
 8008c92:	4603      	mov	r3, r0
 8008c94:	2b01      	cmp	r3, #1
 8008c96:	d101      	bne.n	8008c9c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8008c98:	2301      	movs	r3, #1
 8008c9a:	e01b      	b.n	8008cd4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	685a      	ldr	r2, [r3, #4]
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008caa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	689a      	ldr	r2, [r3, #8]
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008cba:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	681a      	ldr	r2, [r3, #0]
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	f042 0201 	orr.w	r2, r2, #1
 8008cca:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008ccc:	6878      	ldr	r0, [r7, #4]
 8008cce:	f000 fccf 	bl	8009670 <UART_CheckIdleState>
 8008cd2:	4603      	mov	r3, r0
}
 8008cd4:	4618      	mov	r0, r3
 8008cd6:	3708      	adds	r7, #8
 8008cd8:	46bd      	mov	sp, r7
 8008cda:	bd80      	pop	{r7, pc}

08008cdc <HAL_HalfDuplex_Init>:
  *        parameters in the UART_InitTypeDef and creates the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 8008cdc:	b580      	push	{r7, lr}
 8008cde:	b082      	sub	sp, #8
 8008ce0:	af00      	add	r7, sp, #0
 8008ce2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d101      	bne.n	8008cee <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 8008cea:	2301      	movs	r3, #1
 8008cec:	e04a      	b.n	8008d84 <HAL_HalfDuplex_Init+0xa8>
  }

  /* Check UART instance */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d106      	bne.n	8008d06 <HAL_HalfDuplex_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	2200      	movs	r2, #0
 8008cfc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008d00:	6878      	ldr	r0, [r7, #4]
 8008d02:	f7fb ff45 	bl	8004b90 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	2224      	movs	r2, #36	@ 0x24
 8008d0a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	681a      	ldr	r2, [r3, #0]
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	f022 0201 	bic.w	r2, r2, #1
 8008d1c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	d002      	beq.n	8008d2c <HAL_HalfDuplex_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8008d26:	6878      	ldr	r0, [r7, #4]
 8008d28:	f000 fc00 	bl	800952c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008d2c:	6878      	ldr	r0, [r7, #4]
 8008d2e:	f000 f931 	bl	8008f94 <UART_SetConfig>
 8008d32:	4603      	mov	r3, r0
 8008d34:	2b01      	cmp	r3, #1
 8008d36:	d101      	bne.n	8008d3c <HAL_HalfDuplex_Init+0x60>
  {
    return HAL_ERROR;
 8008d38:	2301      	movs	r3, #1
 8008d3a:	e023      	b.n	8008d84 <HAL_HalfDuplex_Init+0xa8>
  }

  /* In half-duplex mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	685a      	ldr	r2, [r3, #4]
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008d4a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	689a      	ldr	r2, [r3, #8]
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	f022 0222 	bic.w	r2, r2, #34	@ 0x22
 8008d5a:	609a      	str	r2, [r3, #8]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	689a      	ldr	r2, [r3, #8]
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	f042 0208 	orr.w	r2, r2, #8
 8008d6a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	681a      	ldr	r2, [r3, #0]
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	f042 0201 	orr.w	r2, r2, #1
 8008d7a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008d7c:	6878      	ldr	r0, [r7, #4]
 8008d7e:	f000 fc77 	bl	8009670 <UART_CheckIdleState>
 8008d82:	4603      	mov	r3, r0
}
 8008d84:	4618      	mov	r0, r3
 8008d86:	3708      	adds	r7, #8
 8008d88:	46bd      	mov	sp, r7
 8008d8a:	bd80      	pop	{r7, pc}

08008d8c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008d8c:	b580      	push	{r7, lr}
 8008d8e:	b08a      	sub	sp, #40	@ 0x28
 8008d90:	af02      	add	r7, sp, #8
 8008d92:	60f8      	str	r0, [r7, #12]
 8008d94:	60b9      	str	r1, [r7, #8]
 8008d96:	603b      	str	r3, [r7, #0]
 8008d98:	4613      	mov	r3, r2
 8008d9a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008da2:	2b20      	cmp	r3, #32
 8008da4:	d17b      	bne.n	8008e9e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8008da6:	68bb      	ldr	r3, [r7, #8]
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d002      	beq.n	8008db2 <HAL_UART_Transmit+0x26>
 8008dac:	88fb      	ldrh	r3, [r7, #6]
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d101      	bne.n	8008db6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8008db2:	2301      	movs	r3, #1
 8008db4:	e074      	b.n	8008ea0 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	2200      	movs	r2, #0
 8008dba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	2221      	movs	r2, #33	@ 0x21
 8008dc2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008dc6:	f7fc f83d 	bl	8004e44 <HAL_GetTick>
 8008dca:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	88fa      	ldrh	r2, [r7, #6]
 8008dd0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	88fa      	ldrh	r2, [r7, #6]
 8008dd8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	689b      	ldr	r3, [r3, #8]
 8008de0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008de4:	d108      	bne.n	8008df8 <HAL_UART_Transmit+0x6c>
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	691b      	ldr	r3, [r3, #16]
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d104      	bne.n	8008df8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008dee:	2300      	movs	r3, #0
 8008df0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008df2:	68bb      	ldr	r3, [r7, #8]
 8008df4:	61bb      	str	r3, [r7, #24]
 8008df6:	e003      	b.n	8008e00 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008df8:	68bb      	ldr	r3, [r7, #8]
 8008dfa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008dfc:	2300      	movs	r3, #0
 8008dfe:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008e00:	e030      	b.n	8008e64 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008e02:	683b      	ldr	r3, [r7, #0]
 8008e04:	9300      	str	r3, [sp, #0]
 8008e06:	697b      	ldr	r3, [r7, #20]
 8008e08:	2200      	movs	r2, #0
 8008e0a:	2180      	movs	r1, #128	@ 0x80
 8008e0c:	68f8      	ldr	r0, [r7, #12]
 8008e0e:	f000 fcd9 	bl	80097c4 <UART_WaitOnFlagUntilTimeout>
 8008e12:	4603      	mov	r3, r0
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d005      	beq.n	8008e24 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	2220      	movs	r2, #32
 8008e1c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8008e20:	2303      	movs	r3, #3
 8008e22:	e03d      	b.n	8008ea0 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8008e24:	69fb      	ldr	r3, [r7, #28]
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d10b      	bne.n	8008e42 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008e2a:	69bb      	ldr	r3, [r7, #24]
 8008e2c:	881b      	ldrh	r3, [r3, #0]
 8008e2e:	461a      	mov	r2, r3
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008e38:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8008e3a:	69bb      	ldr	r3, [r7, #24]
 8008e3c:	3302      	adds	r3, #2
 8008e3e:	61bb      	str	r3, [r7, #24]
 8008e40:	e007      	b.n	8008e52 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008e42:	69fb      	ldr	r3, [r7, #28]
 8008e44:	781a      	ldrb	r2, [r3, #0]
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8008e4c:	69fb      	ldr	r3, [r7, #28]
 8008e4e:	3301      	adds	r3, #1
 8008e50:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008e58:	b29b      	uxth	r3, r3
 8008e5a:	3b01      	subs	r3, #1
 8008e5c:	b29a      	uxth	r2, r3
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008e6a:	b29b      	uxth	r3, r3
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d1c8      	bne.n	8008e02 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008e70:	683b      	ldr	r3, [r7, #0]
 8008e72:	9300      	str	r3, [sp, #0]
 8008e74:	697b      	ldr	r3, [r7, #20]
 8008e76:	2200      	movs	r2, #0
 8008e78:	2140      	movs	r1, #64	@ 0x40
 8008e7a:	68f8      	ldr	r0, [r7, #12]
 8008e7c:	f000 fca2 	bl	80097c4 <UART_WaitOnFlagUntilTimeout>
 8008e80:	4603      	mov	r3, r0
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d005      	beq.n	8008e92 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	2220      	movs	r2, #32
 8008e8a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8008e8e:	2303      	movs	r3, #3
 8008e90:	e006      	b.n	8008ea0 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	2220      	movs	r2, #32
 8008e96:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8008e9a:	2300      	movs	r3, #0
 8008e9c:	e000      	b.n	8008ea0 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8008e9e:	2302      	movs	r3, #2
  }
}
 8008ea0:	4618      	mov	r0, r3
 8008ea2:	3720      	adds	r7, #32
 8008ea4:	46bd      	mov	sp, r7
 8008ea6:	bd80      	pop	{r7, pc}

08008ea8 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008ea8:	b580      	push	{r7, lr}
 8008eaa:	b08a      	sub	sp, #40	@ 0x28
 8008eac:	af00      	add	r7, sp, #0
 8008eae:	60f8      	str	r0, [r7, #12]
 8008eb0:	60b9      	str	r1, [r7, #8]
 8008eb2:	4613      	mov	r3, r2
 8008eb4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008ebc:	2b20      	cmp	r3, #32
 8008ebe:	d137      	bne.n	8008f30 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8008ec0:	68bb      	ldr	r3, [r7, #8]
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d002      	beq.n	8008ecc <HAL_UART_Receive_DMA+0x24>
 8008ec6:	88fb      	ldrh	r3, [r7, #6]
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d101      	bne.n	8008ed0 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8008ecc:	2301      	movs	r3, #1
 8008ece:	e030      	b.n	8008f32 <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	2200      	movs	r2, #0
 8008ed4:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	4a18      	ldr	r2, [pc, #96]	@ (8008f3c <HAL_UART_Receive_DMA+0x94>)
 8008edc:	4293      	cmp	r3, r2
 8008ede:	d01f      	beq.n	8008f20 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	685b      	ldr	r3, [r3, #4]
 8008ee6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d018      	beq.n	8008f20 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ef4:	697b      	ldr	r3, [r7, #20]
 8008ef6:	e853 3f00 	ldrex	r3, [r3]
 8008efa:	613b      	str	r3, [r7, #16]
   return(result);
 8008efc:	693b      	ldr	r3, [r7, #16]
 8008efe:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008f02:	627b      	str	r3, [r7, #36]	@ 0x24
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	461a      	mov	r2, r3
 8008f0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f0c:	623b      	str	r3, [r7, #32]
 8008f0e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f10:	69f9      	ldr	r1, [r7, #28]
 8008f12:	6a3a      	ldr	r2, [r7, #32]
 8008f14:	e841 2300 	strex	r3, r2, [r1]
 8008f18:	61bb      	str	r3, [r7, #24]
   return(result);
 8008f1a:	69bb      	ldr	r3, [r7, #24]
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d1e6      	bne.n	8008eee <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8008f20:	88fb      	ldrh	r3, [r7, #6]
 8008f22:	461a      	mov	r2, r3
 8008f24:	68b9      	ldr	r1, [r7, #8]
 8008f26:	68f8      	ldr	r0, [r7, #12]
 8008f28:	f000 fcba 	bl	80098a0 <UART_Start_Receive_DMA>
 8008f2c:	4603      	mov	r3, r0
 8008f2e:	e000      	b.n	8008f32 <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008f30:	2302      	movs	r3, #2
  }
}
 8008f32:	4618      	mov	r0, r3
 8008f34:	3728      	adds	r7, #40	@ 0x28
 8008f36:	46bd      	mov	sp, r7
 8008f38:	bd80      	pop	{r7, pc}
 8008f3a:	bf00      	nop
 8008f3c:	40008000 	.word	0x40008000

08008f40 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008f40:	b480      	push	{r7}
 8008f42:	b083      	sub	sp, #12
 8008f44:	af00      	add	r7, sp, #0
 8008f46:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8008f48:	bf00      	nop
 8008f4a:	370c      	adds	r7, #12
 8008f4c:	46bd      	mov	sp, r7
 8008f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f52:	4770      	bx	lr

08008f54 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008f54:	b480      	push	{r7}
 8008f56:	b083      	sub	sp, #12
 8008f58:	af00      	add	r7, sp, #0
 8008f5a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8008f5c:	bf00      	nop
 8008f5e:	370c      	adds	r7, #12
 8008f60:	46bd      	mov	sp, r7
 8008f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f66:	4770      	bx	lr

08008f68 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008f68:	b480      	push	{r7}
 8008f6a:	b083      	sub	sp, #12
 8008f6c:	af00      	add	r7, sp, #0
 8008f6e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008f70:	bf00      	nop
 8008f72:	370c      	adds	r7, #12
 8008f74:	46bd      	mov	sp, r7
 8008f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f7a:	4770      	bx	lr

08008f7c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008f7c:	b480      	push	{r7}
 8008f7e:	b083      	sub	sp, #12
 8008f80:	af00      	add	r7, sp, #0
 8008f82:	6078      	str	r0, [r7, #4]
 8008f84:	460b      	mov	r3, r1
 8008f86:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008f88:	bf00      	nop
 8008f8a:	370c      	adds	r7, #12
 8008f8c:	46bd      	mov	sp, r7
 8008f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f92:	4770      	bx	lr

08008f94 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008f94:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008f98:	b08c      	sub	sp, #48	@ 0x30
 8008f9a:	af00      	add	r7, sp, #0
 8008f9c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008f9e:	2300      	movs	r3, #0
 8008fa0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008fa4:	697b      	ldr	r3, [r7, #20]
 8008fa6:	689a      	ldr	r2, [r3, #8]
 8008fa8:	697b      	ldr	r3, [r7, #20]
 8008faa:	691b      	ldr	r3, [r3, #16]
 8008fac:	431a      	orrs	r2, r3
 8008fae:	697b      	ldr	r3, [r7, #20]
 8008fb0:	695b      	ldr	r3, [r3, #20]
 8008fb2:	431a      	orrs	r2, r3
 8008fb4:	697b      	ldr	r3, [r7, #20]
 8008fb6:	69db      	ldr	r3, [r3, #28]
 8008fb8:	4313      	orrs	r3, r2
 8008fba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008fbc:	697b      	ldr	r3, [r7, #20]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	681a      	ldr	r2, [r3, #0]
 8008fc2:	4bab      	ldr	r3, [pc, #684]	@ (8009270 <UART_SetConfig+0x2dc>)
 8008fc4:	4013      	ands	r3, r2
 8008fc6:	697a      	ldr	r2, [r7, #20]
 8008fc8:	6812      	ldr	r2, [r2, #0]
 8008fca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008fcc:	430b      	orrs	r3, r1
 8008fce:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008fd0:	697b      	ldr	r3, [r7, #20]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	685b      	ldr	r3, [r3, #4]
 8008fd6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008fda:	697b      	ldr	r3, [r7, #20]
 8008fdc:	68da      	ldr	r2, [r3, #12]
 8008fde:	697b      	ldr	r3, [r7, #20]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	430a      	orrs	r2, r1
 8008fe4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008fe6:	697b      	ldr	r3, [r7, #20]
 8008fe8:	699b      	ldr	r3, [r3, #24]
 8008fea:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008fec:	697b      	ldr	r3, [r7, #20]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	4aa0      	ldr	r2, [pc, #640]	@ (8009274 <UART_SetConfig+0x2e0>)
 8008ff2:	4293      	cmp	r3, r2
 8008ff4:	d004      	beq.n	8009000 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008ff6:	697b      	ldr	r3, [r7, #20]
 8008ff8:	6a1b      	ldr	r3, [r3, #32]
 8008ffa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008ffc:	4313      	orrs	r3, r2
 8008ffe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009000:	697b      	ldr	r3, [r7, #20]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	689b      	ldr	r3, [r3, #8]
 8009006:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800900a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800900e:	697a      	ldr	r2, [r7, #20]
 8009010:	6812      	ldr	r2, [r2, #0]
 8009012:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009014:	430b      	orrs	r3, r1
 8009016:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009018:	697b      	ldr	r3, [r7, #20]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800901e:	f023 010f 	bic.w	r1, r3, #15
 8009022:	697b      	ldr	r3, [r7, #20]
 8009024:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009026:	697b      	ldr	r3, [r7, #20]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	430a      	orrs	r2, r1
 800902c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800902e:	697b      	ldr	r3, [r7, #20]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	4a91      	ldr	r2, [pc, #580]	@ (8009278 <UART_SetConfig+0x2e4>)
 8009034:	4293      	cmp	r3, r2
 8009036:	d125      	bne.n	8009084 <UART_SetConfig+0xf0>
 8009038:	4b90      	ldr	r3, [pc, #576]	@ (800927c <UART_SetConfig+0x2e8>)
 800903a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800903e:	f003 0303 	and.w	r3, r3, #3
 8009042:	2b03      	cmp	r3, #3
 8009044:	d81a      	bhi.n	800907c <UART_SetConfig+0xe8>
 8009046:	a201      	add	r2, pc, #4	@ (adr r2, 800904c <UART_SetConfig+0xb8>)
 8009048:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800904c:	0800905d 	.word	0x0800905d
 8009050:	0800906d 	.word	0x0800906d
 8009054:	08009065 	.word	0x08009065
 8009058:	08009075 	.word	0x08009075
 800905c:	2301      	movs	r3, #1
 800905e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009062:	e0d6      	b.n	8009212 <UART_SetConfig+0x27e>
 8009064:	2302      	movs	r3, #2
 8009066:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800906a:	e0d2      	b.n	8009212 <UART_SetConfig+0x27e>
 800906c:	2304      	movs	r3, #4
 800906e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009072:	e0ce      	b.n	8009212 <UART_SetConfig+0x27e>
 8009074:	2308      	movs	r3, #8
 8009076:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800907a:	e0ca      	b.n	8009212 <UART_SetConfig+0x27e>
 800907c:	2310      	movs	r3, #16
 800907e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009082:	e0c6      	b.n	8009212 <UART_SetConfig+0x27e>
 8009084:	697b      	ldr	r3, [r7, #20]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	4a7d      	ldr	r2, [pc, #500]	@ (8009280 <UART_SetConfig+0x2ec>)
 800908a:	4293      	cmp	r3, r2
 800908c:	d138      	bne.n	8009100 <UART_SetConfig+0x16c>
 800908e:	4b7b      	ldr	r3, [pc, #492]	@ (800927c <UART_SetConfig+0x2e8>)
 8009090:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009094:	f003 030c 	and.w	r3, r3, #12
 8009098:	2b0c      	cmp	r3, #12
 800909a:	d82d      	bhi.n	80090f8 <UART_SetConfig+0x164>
 800909c:	a201      	add	r2, pc, #4	@ (adr r2, 80090a4 <UART_SetConfig+0x110>)
 800909e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090a2:	bf00      	nop
 80090a4:	080090d9 	.word	0x080090d9
 80090a8:	080090f9 	.word	0x080090f9
 80090ac:	080090f9 	.word	0x080090f9
 80090b0:	080090f9 	.word	0x080090f9
 80090b4:	080090e9 	.word	0x080090e9
 80090b8:	080090f9 	.word	0x080090f9
 80090bc:	080090f9 	.word	0x080090f9
 80090c0:	080090f9 	.word	0x080090f9
 80090c4:	080090e1 	.word	0x080090e1
 80090c8:	080090f9 	.word	0x080090f9
 80090cc:	080090f9 	.word	0x080090f9
 80090d0:	080090f9 	.word	0x080090f9
 80090d4:	080090f1 	.word	0x080090f1
 80090d8:	2300      	movs	r3, #0
 80090da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090de:	e098      	b.n	8009212 <UART_SetConfig+0x27e>
 80090e0:	2302      	movs	r3, #2
 80090e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090e6:	e094      	b.n	8009212 <UART_SetConfig+0x27e>
 80090e8:	2304      	movs	r3, #4
 80090ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090ee:	e090      	b.n	8009212 <UART_SetConfig+0x27e>
 80090f0:	2308      	movs	r3, #8
 80090f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090f6:	e08c      	b.n	8009212 <UART_SetConfig+0x27e>
 80090f8:	2310      	movs	r3, #16
 80090fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090fe:	e088      	b.n	8009212 <UART_SetConfig+0x27e>
 8009100:	697b      	ldr	r3, [r7, #20]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	4a5f      	ldr	r2, [pc, #380]	@ (8009284 <UART_SetConfig+0x2f0>)
 8009106:	4293      	cmp	r3, r2
 8009108:	d125      	bne.n	8009156 <UART_SetConfig+0x1c2>
 800910a:	4b5c      	ldr	r3, [pc, #368]	@ (800927c <UART_SetConfig+0x2e8>)
 800910c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009110:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8009114:	2b30      	cmp	r3, #48	@ 0x30
 8009116:	d016      	beq.n	8009146 <UART_SetConfig+0x1b2>
 8009118:	2b30      	cmp	r3, #48	@ 0x30
 800911a:	d818      	bhi.n	800914e <UART_SetConfig+0x1ba>
 800911c:	2b20      	cmp	r3, #32
 800911e:	d00a      	beq.n	8009136 <UART_SetConfig+0x1a2>
 8009120:	2b20      	cmp	r3, #32
 8009122:	d814      	bhi.n	800914e <UART_SetConfig+0x1ba>
 8009124:	2b00      	cmp	r3, #0
 8009126:	d002      	beq.n	800912e <UART_SetConfig+0x19a>
 8009128:	2b10      	cmp	r3, #16
 800912a:	d008      	beq.n	800913e <UART_SetConfig+0x1aa>
 800912c:	e00f      	b.n	800914e <UART_SetConfig+0x1ba>
 800912e:	2300      	movs	r3, #0
 8009130:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009134:	e06d      	b.n	8009212 <UART_SetConfig+0x27e>
 8009136:	2302      	movs	r3, #2
 8009138:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800913c:	e069      	b.n	8009212 <UART_SetConfig+0x27e>
 800913e:	2304      	movs	r3, #4
 8009140:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009144:	e065      	b.n	8009212 <UART_SetConfig+0x27e>
 8009146:	2308      	movs	r3, #8
 8009148:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800914c:	e061      	b.n	8009212 <UART_SetConfig+0x27e>
 800914e:	2310      	movs	r3, #16
 8009150:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009154:	e05d      	b.n	8009212 <UART_SetConfig+0x27e>
 8009156:	697b      	ldr	r3, [r7, #20]
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	4a4b      	ldr	r2, [pc, #300]	@ (8009288 <UART_SetConfig+0x2f4>)
 800915c:	4293      	cmp	r3, r2
 800915e:	d125      	bne.n	80091ac <UART_SetConfig+0x218>
 8009160:	4b46      	ldr	r3, [pc, #280]	@ (800927c <UART_SetConfig+0x2e8>)
 8009162:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009166:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800916a:	2bc0      	cmp	r3, #192	@ 0xc0
 800916c:	d016      	beq.n	800919c <UART_SetConfig+0x208>
 800916e:	2bc0      	cmp	r3, #192	@ 0xc0
 8009170:	d818      	bhi.n	80091a4 <UART_SetConfig+0x210>
 8009172:	2b80      	cmp	r3, #128	@ 0x80
 8009174:	d00a      	beq.n	800918c <UART_SetConfig+0x1f8>
 8009176:	2b80      	cmp	r3, #128	@ 0x80
 8009178:	d814      	bhi.n	80091a4 <UART_SetConfig+0x210>
 800917a:	2b00      	cmp	r3, #0
 800917c:	d002      	beq.n	8009184 <UART_SetConfig+0x1f0>
 800917e:	2b40      	cmp	r3, #64	@ 0x40
 8009180:	d008      	beq.n	8009194 <UART_SetConfig+0x200>
 8009182:	e00f      	b.n	80091a4 <UART_SetConfig+0x210>
 8009184:	2300      	movs	r3, #0
 8009186:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800918a:	e042      	b.n	8009212 <UART_SetConfig+0x27e>
 800918c:	2302      	movs	r3, #2
 800918e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009192:	e03e      	b.n	8009212 <UART_SetConfig+0x27e>
 8009194:	2304      	movs	r3, #4
 8009196:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800919a:	e03a      	b.n	8009212 <UART_SetConfig+0x27e>
 800919c:	2308      	movs	r3, #8
 800919e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80091a2:	e036      	b.n	8009212 <UART_SetConfig+0x27e>
 80091a4:	2310      	movs	r3, #16
 80091a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80091aa:	e032      	b.n	8009212 <UART_SetConfig+0x27e>
 80091ac:	697b      	ldr	r3, [r7, #20]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	4a30      	ldr	r2, [pc, #192]	@ (8009274 <UART_SetConfig+0x2e0>)
 80091b2:	4293      	cmp	r3, r2
 80091b4:	d12a      	bne.n	800920c <UART_SetConfig+0x278>
 80091b6:	4b31      	ldr	r3, [pc, #196]	@ (800927c <UART_SetConfig+0x2e8>)
 80091b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80091bc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80091c0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80091c4:	d01a      	beq.n	80091fc <UART_SetConfig+0x268>
 80091c6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80091ca:	d81b      	bhi.n	8009204 <UART_SetConfig+0x270>
 80091cc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80091d0:	d00c      	beq.n	80091ec <UART_SetConfig+0x258>
 80091d2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80091d6:	d815      	bhi.n	8009204 <UART_SetConfig+0x270>
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d003      	beq.n	80091e4 <UART_SetConfig+0x250>
 80091dc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80091e0:	d008      	beq.n	80091f4 <UART_SetConfig+0x260>
 80091e2:	e00f      	b.n	8009204 <UART_SetConfig+0x270>
 80091e4:	2300      	movs	r3, #0
 80091e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80091ea:	e012      	b.n	8009212 <UART_SetConfig+0x27e>
 80091ec:	2302      	movs	r3, #2
 80091ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80091f2:	e00e      	b.n	8009212 <UART_SetConfig+0x27e>
 80091f4:	2304      	movs	r3, #4
 80091f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80091fa:	e00a      	b.n	8009212 <UART_SetConfig+0x27e>
 80091fc:	2308      	movs	r3, #8
 80091fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009202:	e006      	b.n	8009212 <UART_SetConfig+0x27e>
 8009204:	2310      	movs	r3, #16
 8009206:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800920a:	e002      	b.n	8009212 <UART_SetConfig+0x27e>
 800920c:	2310      	movs	r3, #16
 800920e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009212:	697b      	ldr	r3, [r7, #20]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	4a17      	ldr	r2, [pc, #92]	@ (8009274 <UART_SetConfig+0x2e0>)
 8009218:	4293      	cmp	r3, r2
 800921a:	f040 80a8 	bne.w	800936e <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800921e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009222:	2b08      	cmp	r3, #8
 8009224:	d834      	bhi.n	8009290 <UART_SetConfig+0x2fc>
 8009226:	a201      	add	r2, pc, #4	@ (adr r2, 800922c <UART_SetConfig+0x298>)
 8009228:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800922c:	08009251 	.word	0x08009251
 8009230:	08009291 	.word	0x08009291
 8009234:	08009259 	.word	0x08009259
 8009238:	08009291 	.word	0x08009291
 800923c:	0800925f 	.word	0x0800925f
 8009240:	08009291 	.word	0x08009291
 8009244:	08009291 	.word	0x08009291
 8009248:	08009291 	.word	0x08009291
 800924c:	08009267 	.word	0x08009267
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009250:	f7fd fffe 	bl	8007250 <HAL_RCC_GetPCLK1Freq>
 8009254:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009256:	e021      	b.n	800929c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009258:	4b0c      	ldr	r3, [pc, #48]	@ (800928c <UART_SetConfig+0x2f8>)
 800925a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800925c:	e01e      	b.n	800929c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800925e:	f7fd ff8b 	bl	8007178 <HAL_RCC_GetSysClockFreq>
 8009262:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009264:	e01a      	b.n	800929c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009266:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800926a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800926c:	e016      	b.n	800929c <UART_SetConfig+0x308>
 800926e:	bf00      	nop
 8009270:	cfff69f3 	.word	0xcfff69f3
 8009274:	40008000 	.word	0x40008000
 8009278:	40013800 	.word	0x40013800
 800927c:	40021000 	.word	0x40021000
 8009280:	40004400 	.word	0x40004400
 8009284:	40004800 	.word	0x40004800
 8009288:	40004c00 	.word	0x40004c00
 800928c:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8009290:	2300      	movs	r3, #0
 8009292:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009294:	2301      	movs	r3, #1
 8009296:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800929a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800929c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800929e:	2b00      	cmp	r3, #0
 80092a0:	f000 812a 	beq.w	80094f8 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80092a4:	697b      	ldr	r3, [r7, #20]
 80092a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092a8:	4a9e      	ldr	r2, [pc, #632]	@ (8009524 <UART_SetConfig+0x590>)
 80092aa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80092ae:	461a      	mov	r2, r3
 80092b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092b2:	fbb3 f3f2 	udiv	r3, r3, r2
 80092b6:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80092b8:	697b      	ldr	r3, [r7, #20]
 80092ba:	685a      	ldr	r2, [r3, #4]
 80092bc:	4613      	mov	r3, r2
 80092be:	005b      	lsls	r3, r3, #1
 80092c0:	4413      	add	r3, r2
 80092c2:	69ba      	ldr	r2, [r7, #24]
 80092c4:	429a      	cmp	r2, r3
 80092c6:	d305      	bcc.n	80092d4 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80092c8:	697b      	ldr	r3, [r7, #20]
 80092ca:	685b      	ldr	r3, [r3, #4]
 80092cc:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80092ce:	69ba      	ldr	r2, [r7, #24]
 80092d0:	429a      	cmp	r2, r3
 80092d2:	d903      	bls.n	80092dc <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 80092d4:	2301      	movs	r3, #1
 80092d6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80092da:	e10d      	b.n	80094f8 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80092dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092de:	2200      	movs	r2, #0
 80092e0:	60bb      	str	r3, [r7, #8]
 80092e2:	60fa      	str	r2, [r7, #12]
 80092e4:	697b      	ldr	r3, [r7, #20]
 80092e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092e8:	4a8e      	ldr	r2, [pc, #568]	@ (8009524 <UART_SetConfig+0x590>)
 80092ea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80092ee:	b29b      	uxth	r3, r3
 80092f0:	2200      	movs	r2, #0
 80092f2:	603b      	str	r3, [r7, #0]
 80092f4:	607a      	str	r2, [r7, #4]
 80092f6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80092fa:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80092fe:	f7f7 fceb 	bl	8000cd8 <__aeabi_uldivmod>
 8009302:	4602      	mov	r2, r0
 8009304:	460b      	mov	r3, r1
 8009306:	4610      	mov	r0, r2
 8009308:	4619      	mov	r1, r3
 800930a:	f04f 0200 	mov.w	r2, #0
 800930e:	f04f 0300 	mov.w	r3, #0
 8009312:	020b      	lsls	r3, r1, #8
 8009314:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009318:	0202      	lsls	r2, r0, #8
 800931a:	6979      	ldr	r1, [r7, #20]
 800931c:	6849      	ldr	r1, [r1, #4]
 800931e:	0849      	lsrs	r1, r1, #1
 8009320:	2000      	movs	r0, #0
 8009322:	460c      	mov	r4, r1
 8009324:	4605      	mov	r5, r0
 8009326:	eb12 0804 	adds.w	r8, r2, r4
 800932a:	eb43 0905 	adc.w	r9, r3, r5
 800932e:	697b      	ldr	r3, [r7, #20]
 8009330:	685b      	ldr	r3, [r3, #4]
 8009332:	2200      	movs	r2, #0
 8009334:	469a      	mov	sl, r3
 8009336:	4693      	mov	fp, r2
 8009338:	4652      	mov	r2, sl
 800933a:	465b      	mov	r3, fp
 800933c:	4640      	mov	r0, r8
 800933e:	4649      	mov	r1, r9
 8009340:	f7f7 fcca 	bl	8000cd8 <__aeabi_uldivmod>
 8009344:	4602      	mov	r2, r0
 8009346:	460b      	mov	r3, r1
 8009348:	4613      	mov	r3, r2
 800934a:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800934c:	6a3b      	ldr	r3, [r7, #32]
 800934e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009352:	d308      	bcc.n	8009366 <UART_SetConfig+0x3d2>
 8009354:	6a3b      	ldr	r3, [r7, #32]
 8009356:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800935a:	d204      	bcs.n	8009366 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800935c:	697b      	ldr	r3, [r7, #20]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	6a3a      	ldr	r2, [r7, #32]
 8009362:	60da      	str	r2, [r3, #12]
 8009364:	e0c8      	b.n	80094f8 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8009366:	2301      	movs	r3, #1
 8009368:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800936c:	e0c4      	b.n	80094f8 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800936e:	697b      	ldr	r3, [r7, #20]
 8009370:	69db      	ldr	r3, [r3, #28]
 8009372:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009376:	d167      	bne.n	8009448 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8009378:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800937c:	2b08      	cmp	r3, #8
 800937e:	d828      	bhi.n	80093d2 <UART_SetConfig+0x43e>
 8009380:	a201      	add	r2, pc, #4	@ (adr r2, 8009388 <UART_SetConfig+0x3f4>)
 8009382:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009386:	bf00      	nop
 8009388:	080093ad 	.word	0x080093ad
 800938c:	080093b5 	.word	0x080093b5
 8009390:	080093bd 	.word	0x080093bd
 8009394:	080093d3 	.word	0x080093d3
 8009398:	080093c3 	.word	0x080093c3
 800939c:	080093d3 	.word	0x080093d3
 80093a0:	080093d3 	.word	0x080093d3
 80093a4:	080093d3 	.word	0x080093d3
 80093a8:	080093cb 	.word	0x080093cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80093ac:	f7fd ff50 	bl	8007250 <HAL_RCC_GetPCLK1Freq>
 80093b0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80093b2:	e014      	b.n	80093de <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80093b4:	f7fd ff62 	bl	800727c <HAL_RCC_GetPCLK2Freq>
 80093b8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80093ba:	e010      	b.n	80093de <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80093bc:	4b5a      	ldr	r3, [pc, #360]	@ (8009528 <UART_SetConfig+0x594>)
 80093be:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80093c0:	e00d      	b.n	80093de <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80093c2:	f7fd fed9 	bl	8007178 <HAL_RCC_GetSysClockFreq>
 80093c6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80093c8:	e009      	b.n	80093de <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80093ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80093ce:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80093d0:	e005      	b.n	80093de <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 80093d2:	2300      	movs	r3, #0
 80093d4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80093d6:	2301      	movs	r3, #1
 80093d8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80093dc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80093de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	f000 8089 	beq.w	80094f8 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80093e6:	697b      	ldr	r3, [r7, #20]
 80093e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093ea:	4a4e      	ldr	r2, [pc, #312]	@ (8009524 <UART_SetConfig+0x590>)
 80093ec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80093f0:	461a      	mov	r2, r3
 80093f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093f4:	fbb3 f3f2 	udiv	r3, r3, r2
 80093f8:	005a      	lsls	r2, r3, #1
 80093fa:	697b      	ldr	r3, [r7, #20]
 80093fc:	685b      	ldr	r3, [r3, #4]
 80093fe:	085b      	lsrs	r3, r3, #1
 8009400:	441a      	add	r2, r3
 8009402:	697b      	ldr	r3, [r7, #20]
 8009404:	685b      	ldr	r3, [r3, #4]
 8009406:	fbb2 f3f3 	udiv	r3, r2, r3
 800940a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800940c:	6a3b      	ldr	r3, [r7, #32]
 800940e:	2b0f      	cmp	r3, #15
 8009410:	d916      	bls.n	8009440 <UART_SetConfig+0x4ac>
 8009412:	6a3b      	ldr	r3, [r7, #32]
 8009414:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009418:	d212      	bcs.n	8009440 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800941a:	6a3b      	ldr	r3, [r7, #32]
 800941c:	b29b      	uxth	r3, r3
 800941e:	f023 030f 	bic.w	r3, r3, #15
 8009422:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009424:	6a3b      	ldr	r3, [r7, #32]
 8009426:	085b      	lsrs	r3, r3, #1
 8009428:	b29b      	uxth	r3, r3
 800942a:	f003 0307 	and.w	r3, r3, #7
 800942e:	b29a      	uxth	r2, r3
 8009430:	8bfb      	ldrh	r3, [r7, #30]
 8009432:	4313      	orrs	r3, r2
 8009434:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8009436:	697b      	ldr	r3, [r7, #20]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	8bfa      	ldrh	r2, [r7, #30]
 800943c:	60da      	str	r2, [r3, #12]
 800943e:	e05b      	b.n	80094f8 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8009440:	2301      	movs	r3, #1
 8009442:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009446:	e057      	b.n	80094f8 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009448:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800944c:	2b08      	cmp	r3, #8
 800944e:	d828      	bhi.n	80094a2 <UART_SetConfig+0x50e>
 8009450:	a201      	add	r2, pc, #4	@ (adr r2, 8009458 <UART_SetConfig+0x4c4>)
 8009452:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009456:	bf00      	nop
 8009458:	0800947d 	.word	0x0800947d
 800945c:	08009485 	.word	0x08009485
 8009460:	0800948d 	.word	0x0800948d
 8009464:	080094a3 	.word	0x080094a3
 8009468:	08009493 	.word	0x08009493
 800946c:	080094a3 	.word	0x080094a3
 8009470:	080094a3 	.word	0x080094a3
 8009474:	080094a3 	.word	0x080094a3
 8009478:	0800949b 	.word	0x0800949b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800947c:	f7fd fee8 	bl	8007250 <HAL_RCC_GetPCLK1Freq>
 8009480:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009482:	e014      	b.n	80094ae <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009484:	f7fd fefa 	bl	800727c <HAL_RCC_GetPCLK2Freq>
 8009488:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800948a:	e010      	b.n	80094ae <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800948c:	4b26      	ldr	r3, [pc, #152]	@ (8009528 <UART_SetConfig+0x594>)
 800948e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009490:	e00d      	b.n	80094ae <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009492:	f7fd fe71 	bl	8007178 <HAL_RCC_GetSysClockFreq>
 8009496:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009498:	e009      	b.n	80094ae <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800949a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800949e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80094a0:	e005      	b.n	80094ae <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 80094a2:	2300      	movs	r3, #0
 80094a4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80094a6:	2301      	movs	r3, #1
 80094a8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80094ac:	bf00      	nop
    }

    if (pclk != 0U)
 80094ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	d021      	beq.n	80094f8 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80094b4:	697b      	ldr	r3, [r7, #20]
 80094b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094b8:	4a1a      	ldr	r2, [pc, #104]	@ (8009524 <UART_SetConfig+0x590>)
 80094ba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80094be:	461a      	mov	r2, r3
 80094c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094c2:	fbb3 f2f2 	udiv	r2, r3, r2
 80094c6:	697b      	ldr	r3, [r7, #20]
 80094c8:	685b      	ldr	r3, [r3, #4]
 80094ca:	085b      	lsrs	r3, r3, #1
 80094cc:	441a      	add	r2, r3
 80094ce:	697b      	ldr	r3, [r7, #20]
 80094d0:	685b      	ldr	r3, [r3, #4]
 80094d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80094d6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80094d8:	6a3b      	ldr	r3, [r7, #32]
 80094da:	2b0f      	cmp	r3, #15
 80094dc:	d909      	bls.n	80094f2 <UART_SetConfig+0x55e>
 80094de:	6a3b      	ldr	r3, [r7, #32]
 80094e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80094e4:	d205      	bcs.n	80094f2 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80094e6:	6a3b      	ldr	r3, [r7, #32]
 80094e8:	b29a      	uxth	r2, r3
 80094ea:	697b      	ldr	r3, [r7, #20]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	60da      	str	r2, [r3, #12]
 80094f0:	e002      	b.n	80094f8 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80094f2:	2301      	movs	r3, #1
 80094f4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80094f8:	697b      	ldr	r3, [r7, #20]
 80094fa:	2201      	movs	r2, #1
 80094fc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009500:	697b      	ldr	r3, [r7, #20]
 8009502:	2201      	movs	r2, #1
 8009504:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009508:	697b      	ldr	r3, [r7, #20]
 800950a:	2200      	movs	r2, #0
 800950c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800950e:	697b      	ldr	r3, [r7, #20]
 8009510:	2200      	movs	r2, #0
 8009512:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009514:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8009518:	4618      	mov	r0, r3
 800951a:	3730      	adds	r7, #48	@ 0x30
 800951c:	46bd      	mov	sp, r7
 800951e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009522:	bf00      	nop
 8009524:	08011a84 	.word	0x08011a84
 8009528:	00f42400 	.word	0x00f42400

0800952c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800952c:	b480      	push	{r7}
 800952e:	b083      	sub	sp, #12
 8009530:	af00      	add	r7, sp, #0
 8009532:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009538:	f003 0308 	and.w	r3, r3, #8
 800953c:	2b00      	cmp	r3, #0
 800953e:	d00a      	beq.n	8009556 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	685b      	ldr	r3, [r3, #4]
 8009546:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	430a      	orrs	r2, r1
 8009554:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800955a:	f003 0301 	and.w	r3, r3, #1
 800955e:	2b00      	cmp	r3, #0
 8009560:	d00a      	beq.n	8009578 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	685b      	ldr	r3, [r3, #4]
 8009568:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	430a      	orrs	r2, r1
 8009576:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800957c:	f003 0302 	and.w	r3, r3, #2
 8009580:	2b00      	cmp	r3, #0
 8009582:	d00a      	beq.n	800959a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	685b      	ldr	r3, [r3, #4]
 800958a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	430a      	orrs	r2, r1
 8009598:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800959e:	f003 0304 	and.w	r3, r3, #4
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d00a      	beq.n	80095bc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	685b      	ldr	r3, [r3, #4]
 80095ac:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	430a      	orrs	r2, r1
 80095ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095c0:	f003 0310 	and.w	r3, r3, #16
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d00a      	beq.n	80095de <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	689b      	ldr	r3, [r3, #8]
 80095ce:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	430a      	orrs	r2, r1
 80095dc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095e2:	f003 0320 	and.w	r3, r3, #32
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d00a      	beq.n	8009600 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	689b      	ldr	r3, [r3, #8]
 80095f0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	430a      	orrs	r2, r1
 80095fe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009604:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009608:	2b00      	cmp	r3, #0
 800960a:	d01a      	beq.n	8009642 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	685b      	ldr	r3, [r3, #4]
 8009612:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	430a      	orrs	r2, r1
 8009620:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009626:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800962a:	d10a      	bne.n	8009642 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	685b      	ldr	r3, [r3, #4]
 8009632:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	430a      	orrs	r2, r1
 8009640:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009646:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800964a:	2b00      	cmp	r3, #0
 800964c:	d00a      	beq.n	8009664 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	685b      	ldr	r3, [r3, #4]
 8009654:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	430a      	orrs	r2, r1
 8009662:	605a      	str	r2, [r3, #4]
  }
}
 8009664:	bf00      	nop
 8009666:	370c      	adds	r7, #12
 8009668:	46bd      	mov	sp, r7
 800966a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800966e:	4770      	bx	lr

08009670 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009670:	b580      	push	{r7, lr}
 8009672:	b098      	sub	sp, #96	@ 0x60
 8009674:	af02      	add	r7, sp, #8
 8009676:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	2200      	movs	r2, #0
 800967c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009680:	f7fb fbe0 	bl	8004e44 <HAL_GetTick>
 8009684:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	f003 0308 	and.w	r3, r3, #8
 8009690:	2b08      	cmp	r3, #8
 8009692:	d12f      	bne.n	80096f4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009694:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009698:	9300      	str	r3, [sp, #0]
 800969a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800969c:	2200      	movs	r2, #0
 800969e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80096a2:	6878      	ldr	r0, [r7, #4]
 80096a4:	f000 f88e 	bl	80097c4 <UART_WaitOnFlagUntilTimeout>
 80096a8:	4603      	mov	r3, r0
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d022      	beq.n	80096f4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096b6:	e853 3f00 	ldrex	r3, [r3]
 80096ba:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80096bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80096be:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80096c2:	653b      	str	r3, [r7, #80]	@ 0x50
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	461a      	mov	r2, r3
 80096ca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80096cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80096ce:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096d0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80096d2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80096d4:	e841 2300 	strex	r3, r2, [r1]
 80096d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80096da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d1e6      	bne.n	80096ae <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	2220      	movs	r2, #32
 80096e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	2200      	movs	r2, #0
 80096ec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80096f0:	2303      	movs	r3, #3
 80096f2:	e063      	b.n	80097bc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	f003 0304 	and.w	r3, r3, #4
 80096fe:	2b04      	cmp	r3, #4
 8009700:	d149      	bne.n	8009796 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009702:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009706:	9300      	str	r3, [sp, #0]
 8009708:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800970a:	2200      	movs	r2, #0
 800970c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009710:	6878      	ldr	r0, [r7, #4]
 8009712:	f000 f857 	bl	80097c4 <UART_WaitOnFlagUntilTimeout>
 8009716:	4603      	mov	r3, r0
 8009718:	2b00      	cmp	r3, #0
 800971a:	d03c      	beq.n	8009796 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009722:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009724:	e853 3f00 	ldrex	r3, [r3]
 8009728:	623b      	str	r3, [r7, #32]
   return(result);
 800972a:	6a3b      	ldr	r3, [r7, #32]
 800972c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009730:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	461a      	mov	r2, r3
 8009738:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800973a:	633b      	str	r3, [r7, #48]	@ 0x30
 800973c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800973e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009740:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009742:	e841 2300 	strex	r3, r2, [r1]
 8009746:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009748:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800974a:	2b00      	cmp	r3, #0
 800974c:	d1e6      	bne.n	800971c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	3308      	adds	r3, #8
 8009754:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009756:	693b      	ldr	r3, [r7, #16]
 8009758:	e853 3f00 	ldrex	r3, [r3]
 800975c:	60fb      	str	r3, [r7, #12]
   return(result);
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	f023 0301 	bic.w	r3, r3, #1
 8009764:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	3308      	adds	r3, #8
 800976c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800976e:	61fa      	str	r2, [r7, #28]
 8009770:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009772:	69b9      	ldr	r1, [r7, #24]
 8009774:	69fa      	ldr	r2, [r7, #28]
 8009776:	e841 2300 	strex	r3, r2, [r1]
 800977a:	617b      	str	r3, [r7, #20]
   return(result);
 800977c:	697b      	ldr	r3, [r7, #20]
 800977e:	2b00      	cmp	r3, #0
 8009780:	d1e5      	bne.n	800974e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	2220      	movs	r2, #32
 8009786:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	2200      	movs	r2, #0
 800978e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009792:	2303      	movs	r3, #3
 8009794:	e012      	b.n	80097bc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	2220      	movs	r2, #32
 800979a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	2220      	movs	r2, #32
 80097a2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	2200      	movs	r2, #0
 80097aa:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	2200      	movs	r2, #0
 80097b0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	2200      	movs	r2, #0
 80097b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80097ba:	2300      	movs	r3, #0
}
 80097bc:	4618      	mov	r0, r3
 80097be:	3758      	adds	r7, #88	@ 0x58
 80097c0:	46bd      	mov	sp, r7
 80097c2:	bd80      	pop	{r7, pc}

080097c4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80097c4:	b580      	push	{r7, lr}
 80097c6:	b084      	sub	sp, #16
 80097c8:	af00      	add	r7, sp, #0
 80097ca:	60f8      	str	r0, [r7, #12]
 80097cc:	60b9      	str	r1, [r7, #8]
 80097ce:	603b      	str	r3, [r7, #0]
 80097d0:	4613      	mov	r3, r2
 80097d2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80097d4:	e04f      	b.n	8009876 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80097d6:	69bb      	ldr	r3, [r7, #24]
 80097d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80097dc:	d04b      	beq.n	8009876 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80097de:	f7fb fb31 	bl	8004e44 <HAL_GetTick>
 80097e2:	4602      	mov	r2, r0
 80097e4:	683b      	ldr	r3, [r7, #0]
 80097e6:	1ad3      	subs	r3, r2, r3
 80097e8:	69ba      	ldr	r2, [r7, #24]
 80097ea:	429a      	cmp	r2, r3
 80097ec:	d302      	bcc.n	80097f4 <UART_WaitOnFlagUntilTimeout+0x30>
 80097ee:	69bb      	ldr	r3, [r7, #24]
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d101      	bne.n	80097f8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80097f4:	2303      	movs	r3, #3
 80097f6:	e04e      	b.n	8009896 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	f003 0304 	and.w	r3, r3, #4
 8009802:	2b00      	cmp	r3, #0
 8009804:	d037      	beq.n	8009876 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009806:	68bb      	ldr	r3, [r7, #8]
 8009808:	2b80      	cmp	r3, #128	@ 0x80
 800980a:	d034      	beq.n	8009876 <UART_WaitOnFlagUntilTimeout+0xb2>
 800980c:	68bb      	ldr	r3, [r7, #8]
 800980e:	2b40      	cmp	r3, #64	@ 0x40
 8009810:	d031      	beq.n	8009876 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	69db      	ldr	r3, [r3, #28]
 8009818:	f003 0308 	and.w	r3, r3, #8
 800981c:	2b08      	cmp	r3, #8
 800981e:	d110      	bne.n	8009842 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	2208      	movs	r2, #8
 8009826:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009828:	68f8      	ldr	r0, [r7, #12]
 800982a:	f000 f920 	bl	8009a6e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	2208      	movs	r2, #8
 8009832:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	2200      	movs	r2, #0
 800983a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800983e:	2301      	movs	r3, #1
 8009840:	e029      	b.n	8009896 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	69db      	ldr	r3, [r3, #28]
 8009848:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800984c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009850:	d111      	bne.n	8009876 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800985a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800985c:	68f8      	ldr	r0, [r7, #12]
 800985e:	f000 f906 	bl	8009a6e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	2220      	movs	r2, #32
 8009866:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	2200      	movs	r2, #0
 800986e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009872:	2303      	movs	r3, #3
 8009874:	e00f      	b.n	8009896 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	69da      	ldr	r2, [r3, #28]
 800987c:	68bb      	ldr	r3, [r7, #8]
 800987e:	4013      	ands	r3, r2
 8009880:	68ba      	ldr	r2, [r7, #8]
 8009882:	429a      	cmp	r2, r3
 8009884:	bf0c      	ite	eq
 8009886:	2301      	moveq	r3, #1
 8009888:	2300      	movne	r3, #0
 800988a:	b2db      	uxtb	r3, r3
 800988c:	461a      	mov	r2, r3
 800988e:	79fb      	ldrb	r3, [r7, #7]
 8009890:	429a      	cmp	r2, r3
 8009892:	d0a0      	beq.n	80097d6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009894:	2300      	movs	r3, #0
}
 8009896:	4618      	mov	r0, r3
 8009898:	3710      	adds	r7, #16
 800989a:	46bd      	mov	sp, r7
 800989c:	bd80      	pop	{r7, pc}
	...

080098a0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80098a0:	b580      	push	{r7, lr}
 80098a2:	b096      	sub	sp, #88	@ 0x58
 80098a4:	af00      	add	r7, sp, #0
 80098a6:	60f8      	str	r0, [r7, #12]
 80098a8:	60b9      	str	r1, [r7, #8]
 80098aa:	4613      	mov	r3, r2
 80098ac:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	68ba      	ldr	r2, [r7, #8]
 80098b2:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 80098b4:	68fb      	ldr	r3, [r7, #12]
 80098b6:	88fa      	ldrh	r2, [r7, #6]
 80098b8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	2200      	movs	r2, #0
 80098c0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	2222      	movs	r2, #34	@ 0x22
 80098c8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 80098cc:	68fb      	ldr	r3, [r7, #12]
 80098ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	d02d      	beq.n	8009932 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80098dc:	4a40      	ldr	r2, [pc, #256]	@ (80099e0 <UART_Start_Receive_DMA+0x140>)
 80098de:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80098e6:	4a3f      	ldr	r2, [pc, #252]	@ (80099e4 <UART_Start_Receive_DMA+0x144>)
 80098e8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80098f0:	4a3d      	ldr	r2, [pc, #244]	@ (80099e8 <UART_Start_Receive_DMA+0x148>)
 80098f2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80098fa:	2200      	movs	r2, #0
 80098fc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	3324      	adds	r3, #36	@ 0x24
 800990a:	4619      	mov	r1, r3
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009910:	461a      	mov	r2, r3
 8009912:	88fb      	ldrh	r3, [r7, #6]
 8009914:	f7fb fc4c 	bl	80051b0 <HAL_DMA_Start_IT>
 8009918:	4603      	mov	r3, r0
 800991a:	2b00      	cmp	r3, #0
 800991c:	d009      	beq.n	8009932 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	2210      	movs	r2, #16
 8009922:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	2220      	movs	r2, #32
 800992a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800992e:	2301      	movs	r3, #1
 8009930:	e051      	b.n	80099d6 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	691b      	ldr	r3, [r3, #16]
 8009936:	2b00      	cmp	r3, #0
 8009938:	d018      	beq.n	800996c <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009940:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009942:	e853 3f00 	ldrex	r3, [r3]
 8009946:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009948:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800994a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800994e:	657b      	str	r3, [r7, #84]	@ 0x54
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	461a      	mov	r2, r3
 8009956:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009958:	64bb      	str	r3, [r7, #72]	@ 0x48
 800995a:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800995c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800995e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009960:	e841 2300 	strex	r3, r2, [r1]
 8009964:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8009966:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009968:	2b00      	cmp	r3, #0
 800996a:	d1e6      	bne.n	800993a <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	3308      	adds	r3, #8
 8009972:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009974:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009976:	e853 3f00 	ldrex	r3, [r3]
 800997a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800997c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800997e:	f043 0301 	orr.w	r3, r3, #1
 8009982:	653b      	str	r3, [r7, #80]	@ 0x50
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	3308      	adds	r3, #8
 800998a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800998c:	637a      	str	r2, [r7, #52]	@ 0x34
 800998e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009990:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009992:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009994:	e841 2300 	strex	r3, r2, [r1]
 8009998:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800999a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800999c:	2b00      	cmp	r3, #0
 800999e:	d1e5      	bne.n	800996c <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80099a0:	68fb      	ldr	r3, [r7, #12]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	3308      	adds	r3, #8
 80099a6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099a8:	697b      	ldr	r3, [r7, #20]
 80099aa:	e853 3f00 	ldrex	r3, [r3]
 80099ae:	613b      	str	r3, [r7, #16]
   return(result);
 80099b0:	693b      	ldr	r3, [r7, #16]
 80099b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80099b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	3308      	adds	r3, #8
 80099be:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80099c0:	623a      	str	r2, [r7, #32]
 80099c2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099c4:	69f9      	ldr	r1, [r7, #28]
 80099c6:	6a3a      	ldr	r2, [r7, #32]
 80099c8:	e841 2300 	strex	r3, r2, [r1]
 80099cc:	61bb      	str	r3, [r7, #24]
   return(result);
 80099ce:	69bb      	ldr	r3, [r7, #24]
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	d1e5      	bne.n	80099a0 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 80099d4:	2300      	movs	r3, #0
}
 80099d6:	4618      	mov	r0, r3
 80099d8:	3758      	adds	r7, #88	@ 0x58
 80099da:	46bd      	mov	sp, r7
 80099dc:	bd80      	pop	{r7, pc}
 80099de:	bf00      	nop
 80099e0:	08009b3b 	.word	0x08009b3b
 80099e4:	08009c67 	.word	0x08009c67
 80099e8:	08009ca5 	.word	0x08009ca5

080099ec <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80099ec:	b480      	push	{r7}
 80099ee:	b08f      	sub	sp, #60	@ 0x3c
 80099f0:	af00      	add	r7, sp, #0
 80099f2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099fa:	6a3b      	ldr	r3, [r7, #32]
 80099fc:	e853 3f00 	ldrex	r3, [r3]
 8009a00:	61fb      	str	r3, [r7, #28]
   return(result);
 8009a02:	69fb      	ldr	r3, [r7, #28]
 8009a04:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8009a08:	637b      	str	r3, [r7, #52]	@ 0x34
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	461a      	mov	r2, r3
 8009a10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a12:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009a14:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a16:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009a18:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009a1a:	e841 2300 	strex	r3, r2, [r1]
 8009a1e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009a20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d1e6      	bne.n	80099f4 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	3308      	adds	r3, #8
 8009a2c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	e853 3f00 	ldrex	r3, [r3]
 8009a34:	60bb      	str	r3, [r7, #8]
   return(result);
 8009a36:	68bb      	ldr	r3, [r7, #8]
 8009a38:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8009a3c:	633b      	str	r3, [r7, #48]	@ 0x30
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	3308      	adds	r3, #8
 8009a44:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009a46:	61ba      	str	r2, [r7, #24]
 8009a48:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a4a:	6979      	ldr	r1, [r7, #20]
 8009a4c:	69ba      	ldr	r2, [r7, #24]
 8009a4e:	e841 2300 	strex	r3, r2, [r1]
 8009a52:	613b      	str	r3, [r7, #16]
   return(result);
 8009a54:	693b      	ldr	r3, [r7, #16]
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d1e5      	bne.n	8009a26 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	2220      	movs	r2, #32
 8009a5e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8009a62:	bf00      	nop
 8009a64:	373c      	adds	r7, #60	@ 0x3c
 8009a66:	46bd      	mov	sp, r7
 8009a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a6c:	4770      	bx	lr

08009a6e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009a6e:	b480      	push	{r7}
 8009a70:	b095      	sub	sp, #84	@ 0x54
 8009a72:	af00      	add	r7, sp, #0
 8009a74:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a7e:	e853 3f00 	ldrex	r3, [r3]
 8009a82:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009a84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a86:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009a8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	461a      	mov	r2, r3
 8009a92:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009a94:	643b      	str	r3, [r7, #64]	@ 0x40
 8009a96:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a98:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009a9a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009a9c:	e841 2300 	strex	r3, r2, [r1]
 8009aa0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009aa2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d1e6      	bne.n	8009a76 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	3308      	adds	r3, #8
 8009aae:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ab0:	6a3b      	ldr	r3, [r7, #32]
 8009ab2:	e853 3f00 	ldrex	r3, [r3]
 8009ab6:	61fb      	str	r3, [r7, #28]
   return(result);
 8009ab8:	69fb      	ldr	r3, [r7, #28]
 8009aba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009abe:	f023 0301 	bic.w	r3, r3, #1
 8009ac2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	3308      	adds	r3, #8
 8009aca:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009acc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009ace:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ad0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009ad2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009ad4:	e841 2300 	strex	r3, r2, [r1]
 8009ad8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009ada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	d1e3      	bne.n	8009aa8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009ae4:	2b01      	cmp	r3, #1
 8009ae6:	d118      	bne.n	8009b1a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	e853 3f00 	ldrex	r3, [r3]
 8009af4:	60bb      	str	r3, [r7, #8]
   return(result);
 8009af6:	68bb      	ldr	r3, [r7, #8]
 8009af8:	f023 0310 	bic.w	r3, r3, #16
 8009afc:	647b      	str	r3, [r7, #68]	@ 0x44
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	461a      	mov	r2, r3
 8009b04:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009b06:	61bb      	str	r3, [r7, #24]
 8009b08:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b0a:	6979      	ldr	r1, [r7, #20]
 8009b0c:	69ba      	ldr	r2, [r7, #24]
 8009b0e:	e841 2300 	strex	r3, r2, [r1]
 8009b12:	613b      	str	r3, [r7, #16]
   return(result);
 8009b14:	693b      	ldr	r3, [r7, #16]
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d1e6      	bne.n	8009ae8 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	2220      	movs	r2, #32
 8009b1e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	2200      	movs	r2, #0
 8009b26:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	2200      	movs	r2, #0
 8009b2c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009b2e:	bf00      	nop
 8009b30:	3754      	adds	r7, #84	@ 0x54
 8009b32:	46bd      	mov	sp, r7
 8009b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b38:	4770      	bx	lr

08009b3a <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009b3a:	b580      	push	{r7, lr}
 8009b3c:	b09c      	sub	sp, #112	@ 0x70
 8009b3e:	af00      	add	r7, sp, #0
 8009b40:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b46:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	f003 0320 	and.w	r3, r3, #32
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d171      	bne.n	8009c3a <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8009b56:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009b58:	2200      	movs	r2, #0
 8009b5a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009b5e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b64:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009b66:	e853 3f00 	ldrex	r3, [r3]
 8009b6a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009b6c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009b6e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009b72:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009b74:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	461a      	mov	r2, r3
 8009b7a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009b7c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009b7e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b80:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009b82:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009b84:	e841 2300 	strex	r3, r2, [r1]
 8009b88:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009b8a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	d1e6      	bne.n	8009b5e <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009b90:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	3308      	adds	r3, #8
 8009b96:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b9a:	e853 3f00 	ldrex	r3, [r3]
 8009b9e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009ba0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ba2:	f023 0301 	bic.w	r3, r3, #1
 8009ba6:	667b      	str	r3, [r7, #100]	@ 0x64
 8009ba8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	3308      	adds	r3, #8
 8009bae:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8009bb0:	647a      	str	r2, [r7, #68]	@ 0x44
 8009bb2:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bb4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009bb6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009bb8:	e841 2300 	strex	r3, r2, [r1]
 8009bbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009bbe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009bc0:	2b00      	cmp	r3, #0
 8009bc2:	d1e5      	bne.n	8009b90 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009bc4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	3308      	adds	r3, #8
 8009bca:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bce:	e853 3f00 	ldrex	r3, [r3]
 8009bd2:	623b      	str	r3, [r7, #32]
   return(result);
 8009bd4:	6a3b      	ldr	r3, [r7, #32]
 8009bd6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009bda:	663b      	str	r3, [r7, #96]	@ 0x60
 8009bdc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	3308      	adds	r3, #8
 8009be2:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009be4:	633a      	str	r2, [r7, #48]	@ 0x30
 8009be6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009be8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009bea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009bec:	e841 2300 	strex	r3, r2, [r1]
 8009bf0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009bf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d1e5      	bne.n	8009bc4 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009bf8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009bfa:	2220      	movs	r2, #32
 8009bfc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009c00:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009c02:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009c04:	2b01      	cmp	r3, #1
 8009c06:	d118      	bne.n	8009c3a <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009c08:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c0e:	693b      	ldr	r3, [r7, #16]
 8009c10:	e853 3f00 	ldrex	r3, [r3]
 8009c14:	60fb      	str	r3, [r7, #12]
   return(result);
 8009c16:	68fb      	ldr	r3, [r7, #12]
 8009c18:	f023 0310 	bic.w	r3, r3, #16
 8009c1c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009c1e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	461a      	mov	r2, r3
 8009c24:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009c26:	61fb      	str	r3, [r7, #28]
 8009c28:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c2a:	69b9      	ldr	r1, [r7, #24]
 8009c2c:	69fa      	ldr	r2, [r7, #28]
 8009c2e:	e841 2300 	strex	r3, r2, [r1]
 8009c32:	617b      	str	r3, [r7, #20]
   return(result);
 8009c34:	697b      	ldr	r3, [r7, #20]
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d1e6      	bne.n	8009c08 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009c3a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009c3c:	2200      	movs	r2, #0
 8009c3e:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009c40:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009c42:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009c44:	2b01      	cmp	r3, #1
 8009c46:	d107      	bne.n	8009c58 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009c48:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009c4a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009c4e:	4619      	mov	r1, r3
 8009c50:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009c52:	f7ff f993 	bl	8008f7c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009c56:	e002      	b.n	8009c5e <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8009c58:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009c5a:	f7ff f971 	bl	8008f40 <HAL_UART_RxCpltCallback>
}
 8009c5e:	bf00      	nop
 8009c60:	3770      	adds	r7, #112	@ 0x70
 8009c62:	46bd      	mov	sp, r7
 8009c64:	bd80      	pop	{r7, pc}

08009c66 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009c66:	b580      	push	{r7, lr}
 8009c68:	b084      	sub	sp, #16
 8009c6a:	af00      	add	r7, sp, #0
 8009c6c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c72:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8009c74:	68fb      	ldr	r3, [r7, #12]
 8009c76:	2201      	movs	r2, #1
 8009c78:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009c7a:	68fb      	ldr	r3, [r7, #12]
 8009c7c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009c7e:	2b01      	cmp	r3, #1
 8009c80:	d109      	bne.n	8009c96 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009c88:	085b      	lsrs	r3, r3, #1
 8009c8a:	b29b      	uxth	r3, r3
 8009c8c:	4619      	mov	r1, r3
 8009c8e:	68f8      	ldr	r0, [r7, #12]
 8009c90:	f7ff f974 	bl	8008f7c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009c94:	e002      	b.n	8009c9c <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8009c96:	68f8      	ldr	r0, [r7, #12]
 8009c98:	f7ff f95c 	bl	8008f54 <HAL_UART_RxHalfCpltCallback>
}
 8009c9c:	bf00      	nop
 8009c9e:	3710      	adds	r7, #16
 8009ca0:	46bd      	mov	sp, r7
 8009ca2:	bd80      	pop	{r7, pc}

08009ca4 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009ca4:	b580      	push	{r7, lr}
 8009ca6:	b086      	sub	sp, #24
 8009ca8:	af00      	add	r7, sp, #0
 8009caa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009cb0:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8009cb2:	697b      	ldr	r3, [r7, #20]
 8009cb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009cb8:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8009cba:	697b      	ldr	r3, [r7, #20]
 8009cbc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009cc0:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8009cc2:	697b      	ldr	r3, [r7, #20]
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	689b      	ldr	r3, [r3, #8]
 8009cc8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009ccc:	2b80      	cmp	r3, #128	@ 0x80
 8009cce:	d109      	bne.n	8009ce4 <UART_DMAError+0x40>
 8009cd0:	693b      	ldr	r3, [r7, #16]
 8009cd2:	2b21      	cmp	r3, #33	@ 0x21
 8009cd4:	d106      	bne.n	8009ce4 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8009cd6:	697b      	ldr	r3, [r7, #20]
 8009cd8:	2200      	movs	r2, #0
 8009cda:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8009cde:	6978      	ldr	r0, [r7, #20]
 8009ce0:	f7ff fe84 	bl	80099ec <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8009ce4:	697b      	ldr	r3, [r7, #20]
 8009ce6:	681b      	ldr	r3, [r3, #0]
 8009ce8:	689b      	ldr	r3, [r3, #8]
 8009cea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009cee:	2b40      	cmp	r3, #64	@ 0x40
 8009cf0:	d109      	bne.n	8009d06 <UART_DMAError+0x62>
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	2b22      	cmp	r3, #34	@ 0x22
 8009cf6:	d106      	bne.n	8009d06 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8009cf8:	697b      	ldr	r3, [r7, #20]
 8009cfa:	2200      	movs	r2, #0
 8009cfc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8009d00:	6978      	ldr	r0, [r7, #20]
 8009d02:	f7ff feb4 	bl	8009a6e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009d06:	697b      	ldr	r3, [r7, #20]
 8009d08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009d0c:	f043 0210 	orr.w	r2, r3, #16
 8009d10:	697b      	ldr	r3, [r7, #20]
 8009d12:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009d16:	6978      	ldr	r0, [r7, #20]
 8009d18:	f7ff f926 	bl	8008f68 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009d1c:	bf00      	nop
 8009d1e:	3718      	adds	r7, #24
 8009d20:	46bd      	mov	sp, r7
 8009d22:	bd80      	pop	{r7, pc}

08009d24 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009d24:	b480      	push	{r7}
 8009d26:	b085      	sub	sp, #20
 8009d28:	af00      	add	r7, sp, #0
 8009d2a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009d32:	2b01      	cmp	r3, #1
 8009d34:	d101      	bne.n	8009d3a <HAL_UARTEx_DisableFifoMode+0x16>
 8009d36:	2302      	movs	r3, #2
 8009d38:	e027      	b.n	8009d8a <HAL_UARTEx_DisableFifoMode+0x66>
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	2201      	movs	r2, #1
 8009d3e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	2224      	movs	r2, #36	@ 0x24
 8009d46:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	681a      	ldr	r2, [r3, #0]
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	f022 0201 	bic.w	r2, r2, #1
 8009d60:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009d68:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	2200      	movs	r2, #0
 8009d6e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	68fa      	ldr	r2, [r7, #12]
 8009d76:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	2220      	movs	r2, #32
 8009d7c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	2200      	movs	r2, #0
 8009d84:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009d88:	2300      	movs	r3, #0
}
 8009d8a:	4618      	mov	r0, r3
 8009d8c:	3714      	adds	r7, #20
 8009d8e:	46bd      	mov	sp, r7
 8009d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d94:	4770      	bx	lr

08009d96 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009d96:	b580      	push	{r7, lr}
 8009d98:	b084      	sub	sp, #16
 8009d9a:	af00      	add	r7, sp, #0
 8009d9c:	6078      	str	r0, [r7, #4]
 8009d9e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009da6:	2b01      	cmp	r3, #1
 8009da8:	d101      	bne.n	8009dae <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009daa:	2302      	movs	r3, #2
 8009dac:	e02d      	b.n	8009e0a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	2201      	movs	r2, #1
 8009db2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	2224      	movs	r2, #36	@ 0x24
 8009dba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	681a      	ldr	r2, [r3, #0]
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	f022 0201 	bic.w	r2, r2, #1
 8009dd4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	689b      	ldr	r3, [r3, #8]
 8009ddc:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	683a      	ldr	r2, [r7, #0]
 8009de6:	430a      	orrs	r2, r1
 8009de8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009dea:	6878      	ldr	r0, [r7, #4]
 8009dec:	f000 f850 	bl	8009e90 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	68fa      	ldr	r2, [r7, #12]
 8009df6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	2220      	movs	r2, #32
 8009dfc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	2200      	movs	r2, #0
 8009e04:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009e08:	2300      	movs	r3, #0
}
 8009e0a:	4618      	mov	r0, r3
 8009e0c:	3710      	adds	r7, #16
 8009e0e:	46bd      	mov	sp, r7
 8009e10:	bd80      	pop	{r7, pc}

08009e12 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009e12:	b580      	push	{r7, lr}
 8009e14:	b084      	sub	sp, #16
 8009e16:	af00      	add	r7, sp, #0
 8009e18:	6078      	str	r0, [r7, #4]
 8009e1a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009e22:	2b01      	cmp	r3, #1
 8009e24:	d101      	bne.n	8009e2a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009e26:	2302      	movs	r3, #2
 8009e28:	e02d      	b.n	8009e86 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	2201      	movs	r2, #1
 8009e2e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	2224      	movs	r2, #36	@ 0x24
 8009e36:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	681a      	ldr	r2, [r3, #0]
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	f022 0201 	bic.w	r2, r2, #1
 8009e50:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	689b      	ldr	r3, [r3, #8]
 8009e58:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	683a      	ldr	r2, [r7, #0]
 8009e62:	430a      	orrs	r2, r1
 8009e64:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009e66:	6878      	ldr	r0, [r7, #4]
 8009e68:	f000 f812 	bl	8009e90 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	68fa      	ldr	r2, [r7, #12]
 8009e72:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	2220      	movs	r2, #32
 8009e78:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	2200      	movs	r2, #0
 8009e80:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009e84:	2300      	movs	r3, #0
}
 8009e86:	4618      	mov	r0, r3
 8009e88:	3710      	adds	r7, #16
 8009e8a:	46bd      	mov	sp, r7
 8009e8c:	bd80      	pop	{r7, pc}
	...

08009e90 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009e90:	b480      	push	{r7}
 8009e92:	b085      	sub	sp, #20
 8009e94:	af00      	add	r7, sp, #0
 8009e96:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d108      	bne.n	8009eb2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	2201      	movs	r2, #1
 8009ea4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	2201      	movs	r2, #1
 8009eac:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009eb0:	e031      	b.n	8009f16 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009eb2:	2308      	movs	r3, #8
 8009eb4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009eb6:	2308      	movs	r3, #8
 8009eb8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	689b      	ldr	r3, [r3, #8]
 8009ec0:	0e5b      	lsrs	r3, r3, #25
 8009ec2:	b2db      	uxtb	r3, r3
 8009ec4:	f003 0307 	and.w	r3, r3, #7
 8009ec8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	689b      	ldr	r3, [r3, #8]
 8009ed0:	0f5b      	lsrs	r3, r3, #29
 8009ed2:	b2db      	uxtb	r3, r3
 8009ed4:	f003 0307 	and.w	r3, r3, #7
 8009ed8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009eda:	7bbb      	ldrb	r3, [r7, #14]
 8009edc:	7b3a      	ldrb	r2, [r7, #12]
 8009ede:	4911      	ldr	r1, [pc, #68]	@ (8009f24 <UARTEx_SetNbDataToProcess+0x94>)
 8009ee0:	5c8a      	ldrb	r2, [r1, r2]
 8009ee2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009ee6:	7b3a      	ldrb	r2, [r7, #12]
 8009ee8:	490f      	ldr	r1, [pc, #60]	@ (8009f28 <UARTEx_SetNbDataToProcess+0x98>)
 8009eea:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009eec:	fb93 f3f2 	sdiv	r3, r3, r2
 8009ef0:	b29a      	uxth	r2, r3
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009ef8:	7bfb      	ldrb	r3, [r7, #15]
 8009efa:	7b7a      	ldrb	r2, [r7, #13]
 8009efc:	4909      	ldr	r1, [pc, #36]	@ (8009f24 <UARTEx_SetNbDataToProcess+0x94>)
 8009efe:	5c8a      	ldrb	r2, [r1, r2]
 8009f00:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009f04:	7b7a      	ldrb	r2, [r7, #13]
 8009f06:	4908      	ldr	r1, [pc, #32]	@ (8009f28 <UARTEx_SetNbDataToProcess+0x98>)
 8009f08:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009f0a:	fb93 f3f2 	sdiv	r3, r3, r2
 8009f0e:	b29a      	uxth	r2, r3
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8009f16:	bf00      	nop
 8009f18:	3714      	adds	r7, #20
 8009f1a:	46bd      	mov	sp, r7
 8009f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f20:	4770      	bx	lr
 8009f22:	bf00      	nop
 8009f24:	08011a9c 	.word	0x08011a9c
 8009f28:	08011aa4 	.word	0x08011aa4

08009f2c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8009f2c:	b580      	push	{r7, lr}
 8009f2e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8009f30:	f000 fec0 	bl	800acb4 <vTaskStartScheduler>
  
  return osOK;
 8009f34:	2300      	movs	r3, #0
}
 8009f36:	4618      	mov	r0, r3
 8009f38:	bd80      	pop	{r7, pc}

08009f3a <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009f3a:	b480      	push	{r7}
 8009f3c:	b083      	sub	sp, #12
 8009f3e:	af00      	add	r7, sp, #0
 8009f40:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	f103 0208 	add.w	r2, r3, #8
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	f04f 32ff 	mov.w	r2, #4294967295
 8009f52:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	f103 0208 	add.w	r2, r3, #8
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	f103 0208 	add.w	r2, r3, #8
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	2200      	movs	r2, #0
 8009f6c:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009f6e:	bf00      	nop
 8009f70:	370c      	adds	r7, #12
 8009f72:	46bd      	mov	sp, r7
 8009f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f78:	4770      	bx	lr

08009f7a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009f7a:	b480      	push	{r7}
 8009f7c:	b083      	sub	sp, #12
 8009f7e:	af00      	add	r7, sp, #0
 8009f80:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	2200      	movs	r2, #0
 8009f86:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009f88:	bf00      	nop
 8009f8a:	370c      	adds	r7, #12
 8009f8c:	46bd      	mov	sp, r7
 8009f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f92:	4770      	bx	lr

08009f94 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009f94:	b480      	push	{r7}
 8009f96:	b085      	sub	sp, #20
 8009f98:	af00      	add	r7, sp, #0
 8009f9a:	6078      	str	r0, [r7, #4]
 8009f9c:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	685b      	ldr	r3, [r3, #4]
 8009fa2:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009fa4:	683b      	ldr	r3, [r7, #0]
 8009fa6:	68fa      	ldr	r2, [r7, #12]
 8009fa8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009faa:	68fb      	ldr	r3, [r7, #12]
 8009fac:	689a      	ldr	r2, [r3, #8]
 8009fae:	683b      	ldr	r3, [r7, #0]
 8009fb0:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	689b      	ldr	r3, [r3, #8]
 8009fb6:	683a      	ldr	r2, [r7, #0]
 8009fb8:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009fba:	68fb      	ldr	r3, [r7, #12]
 8009fbc:	683a      	ldr	r2, [r7, #0]
 8009fbe:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8009fc0:	683b      	ldr	r3, [r7, #0]
 8009fc2:	687a      	ldr	r2, [r7, #4]
 8009fc4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	1c5a      	adds	r2, r3, #1
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	601a      	str	r2, [r3, #0]
}
 8009fd0:	bf00      	nop
 8009fd2:	3714      	adds	r7, #20
 8009fd4:	46bd      	mov	sp, r7
 8009fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fda:	4770      	bx	lr

08009fdc <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009fdc:	b480      	push	{r7}
 8009fde:	b085      	sub	sp, #20
 8009fe0:	af00      	add	r7, sp, #0
 8009fe2:	6078      	str	r0, [r7, #4]
 8009fe4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009fe6:	683b      	ldr	r3, [r7, #0]
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009fec:	68bb      	ldr	r3, [r7, #8]
 8009fee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ff2:	d103      	bne.n	8009ffc <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	691b      	ldr	r3, [r3, #16]
 8009ff8:	60fb      	str	r3, [r7, #12]
 8009ffa:	e00c      	b.n	800a016 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	3308      	adds	r3, #8
 800a000:	60fb      	str	r3, [r7, #12]
 800a002:	e002      	b.n	800a00a <vListInsert+0x2e>
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	685b      	ldr	r3, [r3, #4]
 800a008:	60fb      	str	r3, [r7, #12]
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	685b      	ldr	r3, [r3, #4]
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	68ba      	ldr	r2, [r7, #8]
 800a012:	429a      	cmp	r2, r3
 800a014:	d2f6      	bcs.n	800a004 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800a016:	68fb      	ldr	r3, [r7, #12]
 800a018:	685a      	ldr	r2, [r3, #4]
 800a01a:	683b      	ldr	r3, [r7, #0]
 800a01c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800a01e:	683b      	ldr	r3, [r7, #0]
 800a020:	685b      	ldr	r3, [r3, #4]
 800a022:	683a      	ldr	r2, [r7, #0]
 800a024:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800a026:	683b      	ldr	r3, [r7, #0]
 800a028:	68fa      	ldr	r2, [r7, #12]
 800a02a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	683a      	ldr	r2, [r7, #0]
 800a030:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800a032:	683b      	ldr	r3, [r7, #0]
 800a034:	687a      	ldr	r2, [r7, #4]
 800a036:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	1c5a      	adds	r2, r3, #1
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	601a      	str	r2, [r3, #0]
}
 800a042:	bf00      	nop
 800a044:	3714      	adds	r7, #20
 800a046:	46bd      	mov	sp, r7
 800a048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a04c:	4770      	bx	lr

0800a04e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a04e:	b480      	push	{r7}
 800a050:	b085      	sub	sp, #20
 800a052:	af00      	add	r7, sp, #0
 800a054:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	691b      	ldr	r3, [r3, #16]
 800a05a:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	685b      	ldr	r3, [r3, #4]
 800a060:	687a      	ldr	r2, [r7, #4]
 800a062:	6892      	ldr	r2, [r2, #8]
 800a064:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	689b      	ldr	r3, [r3, #8]
 800a06a:	687a      	ldr	r2, [r7, #4]
 800a06c:	6852      	ldr	r2, [r2, #4]
 800a06e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	685b      	ldr	r3, [r3, #4]
 800a074:	687a      	ldr	r2, [r7, #4]
 800a076:	429a      	cmp	r2, r3
 800a078:	d103      	bne.n	800a082 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	689a      	ldr	r2, [r3, #8]
 800a07e:	68fb      	ldr	r3, [r7, #12]
 800a080:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	2200      	movs	r2, #0
 800a086:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	1e5a      	subs	r2, r3, #1
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a092:	68fb      	ldr	r3, [r7, #12]
 800a094:	681b      	ldr	r3, [r3, #0]
}
 800a096:	4618      	mov	r0, r3
 800a098:	3714      	adds	r7, #20
 800a09a:	46bd      	mov	sp, r7
 800a09c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0a0:	4770      	bx	lr
	...

0800a0a4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800a0a4:	b580      	push	{r7, lr}
 800a0a6:	b084      	sub	sp, #16
 800a0a8:	af00      	add	r7, sp, #0
 800a0aa:	6078      	str	r0, [r7, #4]
 800a0ac:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a0b2:	68fb      	ldr	r3, [r7, #12]
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	d10b      	bne.n	800a0d0 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800a0b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0bc:	f383 8811 	msr	BASEPRI, r3
 800a0c0:	f3bf 8f6f 	isb	sy
 800a0c4:	f3bf 8f4f 	dsb	sy
 800a0c8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800a0ca:	bf00      	nop
 800a0cc:	bf00      	nop
 800a0ce:	e7fd      	b.n	800a0cc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800a0d0:	f001 fe22 	bl	800bd18 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	681a      	ldr	r2, [r3, #0]
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a0dc:	68f9      	ldr	r1, [r7, #12]
 800a0de:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800a0e0:	fb01 f303 	mul.w	r3, r1, r3
 800a0e4:	441a      	add	r2, r3
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	2200      	movs	r2, #0
 800a0ee:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	681a      	ldr	r2, [r3, #0]
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	681a      	ldr	r2, [r3, #0]
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a100:	3b01      	subs	r3, #1
 800a102:	68f9      	ldr	r1, [r7, #12]
 800a104:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800a106:	fb01 f303 	mul.w	r3, r1, r3
 800a10a:	441a      	add	r2, r3
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	22ff      	movs	r2, #255	@ 0xff
 800a114:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800a118:	68fb      	ldr	r3, [r7, #12]
 800a11a:	22ff      	movs	r2, #255	@ 0xff
 800a11c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800a120:	683b      	ldr	r3, [r7, #0]
 800a122:	2b00      	cmp	r3, #0
 800a124:	d114      	bne.n	800a150 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a126:	68fb      	ldr	r3, [r7, #12]
 800a128:	691b      	ldr	r3, [r3, #16]
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	d01a      	beq.n	800a164 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a12e:	68fb      	ldr	r3, [r7, #12]
 800a130:	3310      	adds	r3, #16
 800a132:	4618      	mov	r0, r3
 800a134:	f001 f810 	bl	800b158 <xTaskRemoveFromEventList>
 800a138:	4603      	mov	r3, r0
 800a13a:	2b00      	cmp	r3, #0
 800a13c:	d012      	beq.n	800a164 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800a13e:	4b0d      	ldr	r3, [pc, #52]	@ (800a174 <xQueueGenericReset+0xd0>)
 800a140:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a144:	601a      	str	r2, [r3, #0]
 800a146:	f3bf 8f4f 	dsb	sy
 800a14a:	f3bf 8f6f 	isb	sy
 800a14e:	e009      	b.n	800a164 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800a150:	68fb      	ldr	r3, [r7, #12]
 800a152:	3310      	adds	r3, #16
 800a154:	4618      	mov	r0, r3
 800a156:	f7ff fef0 	bl	8009f3a <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800a15a:	68fb      	ldr	r3, [r7, #12]
 800a15c:	3324      	adds	r3, #36	@ 0x24
 800a15e:	4618      	mov	r0, r3
 800a160:	f7ff feeb 	bl	8009f3a <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800a164:	f001 fe0a 	bl	800bd7c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800a168:	2301      	movs	r3, #1
}
 800a16a:	4618      	mov	r0, r3
 800a16c:	3710      	adds	r7, #16
 800a16e:	46bd      	mov	sp, r7
 800a170:	bd80      	pop	{r7, pc}
 800a172:	bf00      	nop
 800a174:	e000ed04 	.word	0xe000ed04

0800a178 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800a178:	b580      	push	{r7, lr}
 800a17a:	b08a      	sub	sp, #40	@ 0x28
 800a17c:	af02      	add	r7, sp, #8
 800a17e:	60f8      	str	r0, [r7, #12]
 800a180:	60b9      	str	r1, [r7, #8]
 800a182:	4613      	mov	r3, r2
 800a184:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	2b00      	cmp	r3, #0
 800a18a:	d10b      	bne.n	800a1a4 <xQueueGenericCreate+0x2c>
	__asm volatile
 800a18c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a190:	f383 8811 	msr	BASEPRI, r3
 800a194:	f3bf 8f6f 	isb	sy
 800a198:	f3bf 8f4f 	dsb	sy
 800a19c:	613b      	str	r3, [r7, #16]
}
 800a19e:	bf00      	nop
 800a1a0:	bf00      	nop
 800a1a2:	e7fd      	b.n	800a1a0 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a1a4:	68fb      	ldr	r3, [r7, #12]
 800a1a6:	68ba      	ldr	r2, [r7, #8]
 800a1a8:	fb02 f303 	mul.w	r3, r2, r3
 800a1ac:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800a1ae:	69fb      	ldr	r3, [r7, #28]
 800a1b0:	3348      	adds	r3, #72	@ 0x48
 800a1b2:	4618      	mov	r0, r3
 800a1b4:	f001 fed2 	bl	800bf5c <pvPortMalloc>
 800a1b8:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800a1ba:	69bb      	ldr	r3, [r7, #24]
 800a1bc:	2b00      	cmp	r3, #0
 800a1be:	d00d      	beq.n	800a1dc <xQueueGenericCreate+0x64>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800a1c0:	69bb      	ldr	r3, [r7, #24]
 800a1c2:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a1c4:	697b      	ldr	r3, [r7, #20]
 800a1c6:	3348      	adds	r3, #72	@ 0x48
 800a1c8:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a1ca:	79fa      	ldrb	r2, [r7, #7]
 800a1cc:	69bb      	ldr	r3, [r7, #24]
 800a1ce:	9300      	str	r3, [sp, #0]
 800a1d0:	4613      	mov	r3, r2
 800a1d2:	697a      	ldr	r2, [r7, #20]
 800a1d4:	68b9      	ldr	r1, [r7, #8]
 800a1d6:	68f8      	ldr	r0, [r7, #12]
 800a1d8:	f000 f805 	bl	800a1e6 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a1dc:	69bb      	ldr	r3, [r7, #24]
	}
 800a1de:	4618      	mov	r0, r3
 800a1e0:	3720      	adds	r7, #32
 800a1e2:	46bd      	mov	sp, r7
 800a1e4:	bd80      	pop	{r7, pc}

0800a1e6 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800a1e6:	b580      	push	{r7, lr}
 800a1e8:	b084      	sub	sp, #16
 800a1ea:	af00      	add	r7, sp, #0
 800a1ec:	60f8      	str	r0, [r7, #12]
 800a1ee:	60b9      	str	r1, [r7, #8]
 800a1f0:	607a      	str	r2, [r7, #4]
 800a1f2:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800a1f4:	68bb      	ldr	r3, [r7, #8]
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d103      	bne.n	800a202 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a1fa:	69bb      	ldr	r3, [r7, #24]
 800a1fc:	69ba      	ldr	r2, [r7, #24]
 800a1fe:	601a      	str	r2, [r3, #0]
 800a200:	e002      	b.n	800a208 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a202:	69bb      	ldr	r3, [r7, #24]
 800a204:	687a      	ldr	r2, [r7, #4]
 800a206:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800a208:	69bb      	ldr	r3, [r7, #24]
 800a20a:	68fa      	ldr	r2, [r7, #12]
 800a20c:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a20e:	69bb      	ldr	r3, [r7, #24]
 800a210:	68ba      	ldr	r2, [r7, #8]
 800a212:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a214:	2101      	movs	r1, #1
 800a216:	69b8      	ldr	r0, [r7, #24]
 800a218:	f7ff ff44 	bl	800a0a4 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800a21c:	bf00      	nop
 800a21e:	3710      	adds	r7, #16
 800a220:	46bd      	mov	sp, r7
 800a222:	bd80      	pop	{r7, pc}

0800a224 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800a224:	b580      	push	{r7, lr}
 800a226:	b082      	sub	sp, #8
 800a228:	af00      	add	r7, sp, #0
 800a22a:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	2b00      	cmp	r3, #0
 800a230:	d00e      	beq.n	800a250 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	2200      	movs	r2, #0
 800a236:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	2200      	movs	r2, #0
 800a23c:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	2200      	movs	r2, #0
 800a242:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800a244:	2300      	movs	r3, #0
 800a246:	2200      	movs	r2, #0
 800a248:	2100      	movs	r1, #0
 800a24a:	6878      	ldr	r0, [r7, #4]
 800a24c:	f000 f81c 	bl	800a288 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800a250:	bf00      	nop
 800a252:	3708      	adds	r7, #8
 800a254:	46bd      	mov	sp, r7
 800a256:	bd80      	pop	{r7, pc}

0800a258 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800a258:	b580      	push	{r7, lr}
 800a25a:	b086      	sub	sp, #24
 800a25c:	af00      	add	r7, sp, #0
 800a25e:	4603      	mov	r3, r0
 800a260:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800a262:	2301      	movs	r3, #1
 800a264:	617b      	str	r3, [r7, #20]
 800a266:	2300      	movs	r3, #0
 800a268:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800a26a:	79fb      	ldrb	r3, [r7, #7]
 800a26c:	461a      	mov	r2, r3
 800a26e:	6939      	ldr	r1, [r7, #16]
 800a270:	6978      	ldr	r0, [r7, #20]
 800a272:	f7ff ff81 	bl	800a178 <xQueueGenericCreate>
 800a276:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800a278:	68f8      	ldr	r0, [r7, #12]
 800a27a:	f7ff ffd3 	bl	800a224 <prvInitialiseMutex>

		return xNewQueue;
 800a27e:	68fb      	ldr	r3, [r7, #12]
	}
 800a280:	4618      	mov	r0, r3
 800a282:	3718      	adds	r7, #24
 800a284:	46bd      	mov	sp, r7
 800a286:	bd80      	pop	{r7, pc}

0800a288 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800a288:	b580      	push	{r7, lr}
 800a28a:	b08e      	sub	sp, #56	@ 0x38
 800a28c:	af00      	add	r7, sp, #0
 800a28e:	60f8      	str	r0, [r7, #12]
 800a290:	60b9      	str	r1, [r7, #8]
 800a292:	607a      	str	r2, [r7, #4]
 800a294:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800a296:	2300      	movs	r3, #0
 800a298:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a29a:	68fb      	ldr	r3, [r7, #12]
 800a29c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800a29e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d10b      	bne.n	800a2bc <xQueueGenericSend+0x34>
	__asm volatile
 800a2a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2a8:	f383 8811 	msr	BASEPRI, r3
 800a2ac:	f3bf 8f6f 	isb	sy
 800a2b0:	f3bf 8f4f 	dsb	sy
 800a2b4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800a2b6:	bf00      	nop
 800a2b8:	bf00      	nop
 800a2ba:	e7fd      	b.n	800a2b8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a2bc:	68bb      	ldr	r3, [r7, #8]
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d103      	bne.n	800a2ca <xQueueGenericSend+0x42>
 800a2c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	d101      	bne.n	800a2ce <xQueueGenericSend+0x46>
 800a2ca:	2301      	movs	r3, #1
 800a2cc:	e000      	b.n	800a2d0 <xQueueGenericSend+0x48>
 800a2ce:	2300      	movs	r3, #0
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	d10b      	bne.n	800a2ec <xQueueGenericSend+0x64>
	__asm volatile
 800a2d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2d8:	f383 8811 	msr	BASEPRI, r3
 800a2dc:	f3bf 8f6f 	isb	sy
 800a2e0:	f3bf 8f4f 	dsb	sy
 800a2e4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a2e6:	bf00      	nop
 800a2e8:	bf00      	nop
 800a2ea:	e7fd      	b.n	800a2e8 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a2ec:	683b      	ldr	r3, [r7, #0]
 800a2ee:	2b02      	cmp	r3, #2
 800a2f0:	d103      	bne.n	800a2fa <xQueueGenericSend+0x72>
 800a2f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a2f6:	2b01      	cmp	r3, #1
 800a2f8:	d101      	bne.n	800a2fe <xQueueGenericSend+0x76>
 800a2fa:	2301      	movs	r3, #1
 800a2fc:	e000      	b.n	800a300 <xQueueGenericSend+0x78>
 800a2fe:	2300      	movs	r3, #0
 800a300:	2b00      	cmp	r3, #0
 800a302:	d10b      	bne.n	800a31c <xQueueGenericSend+0x94>
	__asm volatile
 800a304:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a308:	f383 8811 	msr	BASEPRI, r3
 800a30c:	f3bf 8f6f 	isb	sy
 800a310:	f3bf 8f4f 	dsb	sy
 800a314:	623b      	str	r3, [r7, #32]
}
 800a316:	bf00      	nop
 800a318:	bf00      	nop
 800a31a:	e7fd      	b.n	800a318 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a31c:	f001 f8c2 	bl	800b4a4 <xTaskGetSchedulerState>
 800a320:	4603      	mov	r3, r0
 800a322:	2b00      	cmp	r3, #0
 800a324:	d102      	bne.n	800a32c <xQueueGenericSend+0xa4>
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	2b00      	cmp	r3, #0
 800a32a:	d101      	bne.n	800a330 <xQueueGenericSend+0xa8>
 800a32c:	2301      	movs	r3, #1
 800a32e:	e000      	b.n	800a332 <xQueueGenericSend+0xaa>
 800a330:	2300      	movs	r3, #0
 800a332:	2b00      	cmp	r3, #0
 800a334:	d10b      	bne.n	800a34e <xQueueGenericSend+0xc6>
	__asm volatile
 800a336:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a33a:	f383 8811 	msr	BASEPRI, r3
 800a33e:	f3bf 8f6f 	isb	sy
 800a342:	f3bf 8f4f 	dsb	sy
 800a346:	61fb      	str	r3, [r7, #28]
}
 800a348:	bf00      	nop
 800a34a:	bf00      	nop
 800a34c:	e7fd      	b.n	800a34a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a34e:	f001 fce3 	bl	800bd18 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a352:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a354:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a356:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a358:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a35a:	429a      	cmp	r2, r3
 800a35c:	d302      	bcc.n	800a364 <xQueueGenericSend+0xdc>
 800a35e:	683b      	ldr	r3, [r7, #0]
 800a360:	2b02      	cmp	r3, #2
 800a362:	d129      	bne.n	800a3b8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a364:	683a      	ldr	r2, [r7, #0]
 800a366:	68b9      	ldr	r1, [r7, #8]
 800a368:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a36a:	f000 f9b7 	bl	800a6dc <prvCopyDataToQueue>
 800a36e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a370:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a372:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a374:	2b00      	cmp	r3, #0
 800a376:	d010      	beq.n	800a39a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a378:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a37a:	3324      	adds	r3, #36	@ 0x24
 800a37c:	4618      	mov	r0, r3
 800a37e:	f000 feeb 	bl	800b158 <xTaskRemoveFromEventList>
 800a382:	4603      	mov	r3, r0
 800a384:	2b00      	cmp	r3, #0
 800a386:	d013      	beq.n	800a3b0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800a388:	4b3f      	ldr	r3, [pc, #252]	@ (800a488 <xQueueGenericSend+0x200>)
 800a38a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a38e:	601a      	str	r2, [r3, #0]
 800a390:	f3bf 8f4f 	dsb	sy
 800a394:	f3bf 8f6f 	isb	sy
 800a398:	e00a      	b.n	800a3b0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800a39a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	d007      	beq.n	800a3b0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800a3a0:	4b39      	ldr	r3, [pc, #228]	@ (800a488 <xQueueGenericSend+0x200>)
 800a3a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a3a6:	601a      	str	r2, [r3, #0]
 800a3a8:	f3bf 8f4f 	dsb	sy
 800a3ac:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800a3b0:	f001 fce4 	bl	800bd7c <vPortExitCritical>
				return pdPASS;
 800a3b4:	2301      	movs	r3, #1
 800a3b6:	e063      	b.n	800a480 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d103      	bne.n	800a3c6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a3be:	f001 fcdd 	bl	800bd7c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800a3c2:	2300      	movs	r3, #0
 800a3c4:	e05c      	b.n	800a480 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a3c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a3c8:	2b00      	cmp	r3, #0
 800a3ca:	d106      	bne.n	800a3da <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a3cc:	f107 0314 	add.w	r3, r7, #20
 800a3d0:	4618      	mov	r0, r3
 800a3d2:	f000 ff25 	bl	800b220 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a3d6:	2301      	movs	r3, #1
 800a3d8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a3da:	f001 fccf 	bl	800bd7c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a3de:	f000 fcbb 	bl	800ad58 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a3e2:	f001 fc99 	bl	800bd18 <vPortEnterCritical>
 800a3e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3e8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a3ec:	b25b      	sxtb	r3, r3
 800a3ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3f2:	d103      	bne.n	800a3fc <xQueueGenericSend+0x174>
 800a3f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3f6:	2200      	movs	r2, #0
 800a3f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a3fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3fe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a402:	b25b      	sxtb	r3, r3
 800a404:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a408:	d103      	bne.n	800a412 <xQueueGenericSend+0x18a>
 800a40a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a40c:	2200      	movs	r2, #0
 800a40e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a412:	f001 fcb3 	bl	800bd7c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a416:	1d3a      	adds	r2, r7, #4
 800a418:	f107 0314 	add.w	r3, r7, #20
 800a41c:	4611      	mov	r1, r2
 800a41e:	4618      	mov	r0, r3
 800a420:	f000 ff14 	bl	800b24c <xTaskCheckForTimeOut>
 800a424:	4603      	mov	r3, r0
 800a426:	2b00      	cmp	r3, #0
 800a428:	d124      	bne.n	800a474 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800a42a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a42c:	f000 fa28 	bl	800a880 <prvIsQueueFull>
 800a430:	4603      	mov	r3, r0
 800a432:	2b00      	cmp	r3, #0
 800a434:	d018      	beq.n	800a468 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800a436:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a438:	3310      	adds	r3, #16
 800a43a:	687a      	ldr	r2, [r7, #4]
 800a43c:	4611      	mov	r1, r2
 800a43e:	4618      	mov	r0, r3
 800a440:	f000 fe64 	bl	800b10c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800a444:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a446:	f000 f9b3 	bl	800a7b0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800a44a:	f000 fc93 	bl	800ad74 <xTaskResumeAll>
 800a44e:	4603      	mov	r3, r0
 800a450:	2b00      	cmp	r3, #0
 800a452:	f47f af7c 	bne.w	800a34e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800a456:	4b0c      	ldr	r3, [pc, #48]	@ (800a488 <xQueueGenericSend+0x200>)
 800a458:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a45c:	601a      	str	r2, [r3, #0]
 800a45e:	f3bf 8f4f 	dsb	sy
 800a462:	f3bf 8f6f 	isb	sy
 800a466:	e772      	b.n	800a34e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800a468:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a46a:	f000 f9a1 	bl	800a7b0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a46e:	f000 fc81 	bl	800ad74 <xTaskResumeAll>
 800a472:	e76c      	b.n	800a34e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800a474:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a476:	f000 f99b 	bl	800a7b0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a47a:	f000 fc7b 	bl	800ad74 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800a47e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800a480:	4618      	mov	r0, r3
 800a482:	3738      	adds	r7, #56	@ 0x38
 800a484:	46bd      	mov	sp, r7
 800a486:	bd80      	pop	{r7, pc}
 800a488:	e000ed04 	.word	0xe000ed04

0800a48c <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800a48c:	b580      	push	{r7, lr}
 800a48e:	b08e      	sub	sp, #56	@ 0x38
 800a490:	af00      	add	r7, sp, #0
 800a492:	6078      	str	r0, [r7, #4]
 800a494:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800a496:	2300      	movs	r3, #0
 800a498:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800a49e:	2300      	movs	r3, #0
 800a4a0:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a4a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	d10b      	bne.n	800a4c0 <xQueueSemaphoreTake+0x34>
	__asm volatile
 800a4a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4ac:	f383 8811 	msr	BASEPRI, r3
 800a4b0:	f3bf 8f6f 	isb	sy
 800a4b4:	f3bf 8f4f 	dsb	sy
 800a4b8:	623b      	str	r3, [r7, #32]
}
 800a4ba:	bf00      	nop
 800a4bc:	bf00      	nop
 800a4be:	e7fd      	b.n	800a4bc <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800a4c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a4c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	d00b      	beq.n	800a4e0 <xQueueSemaphoreTake+0x54>
	__asm volatile
 800a4c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4cc:	f383 8811 	msr	BASEPRI, r3
 800a4d0:	f3bf 8f6f 	isb	sy
 800a4d4:	f3bf 8f4f 	dsb	sy
 800a4d8:	61fb      	str	r3, [r7, #28]
}
 800a4da:	bf00      	nop
 800a4dc:	bf00      	nop
 800a4de:	e7fd      	b.n	800a4dc <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a4e0:	f000 ffe0 	bl	800b4a4 <xTaskGetSchedulerState>
 800a4e4:	4603      	mov	r3, r0
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	d102      	bne.n	800a4f0 <xQueueSemaphoreTake+0x64>
 800a4ea:	683b      	ldr	r3, [r7, #0]
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d101      	bne.n	800a4f4 <xQueueSemaphoreTake+0x68>
 800a4f0:	2301      	movs	r3, #1
 800a4f2:	e000      	b.n	800a4f6 <xQueueSemaphoreTake+0x6a>
 800a4f4:	2300      	movs	r3, #0
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d10b      	bne.n	800a512 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800a4fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4fe:	f383 8811 	msr	BASEPRI, r3
 800a502:	f3bf 8f6f 	isb	sy
 800a506:	f3bf 8f4f 	dsb	sy
 800a50a:	61bb      	str	r3, [r7, #24]
}
 800a50c:	bf00      	nop
 800a50e:	bf00      	nop
 800a510:	e7fd      	b.n	800a50e <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a512:	f001 fc01 	bl	800bd18 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800a516:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a518:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a51a:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800a51c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a51e:	2b00      	cmp	r3, #0
 800a520:	d024      	beq.n	800a56c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800a522:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a524:	1e5a      	subs	r2, r3, #1
 800a526:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a528:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a52a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a52c:	681b      	ldr	r3, [r3, #0]
 800a52e:	2b00      	cmp	r3, #0
 800a530:	d104      	bne.n	800a53c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800a532:	f001 f963 	bl	800b7fc <pvTaskIncrementMutexHeldCount>
 800a536:	4602      	mov	r2, r0
 800a538:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a53a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a53c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a53e:	691b      	ldr	r3, [r3, #16]
 800a540:	2b00      	cmp	r3, #0
 800a542:	d00f      	beq.n	800a564 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a544:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a546:	3310      	adds	r3, #16
 800a548:	4618      	mov	r0, r3
 800a54a:	f000 fe05 	bl	800b158 <xTaskRemoveFromEventList>
 800a54e:	4603      	mov	r3, r0
 800a550:	2b00      	cmp	r3, #0
 800a552:	d007      	beq.n	800a564 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a554:	4b54      	ldr	r3, [pc, #336]	@ (800a6a8 <xQueueSemaphoreTake+0x21c>)
 800a556:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a55a:	601a      	str	r2, [r3, #0]
 800a55c:	f3bf 8f4f 	dsb	sy
 800a560:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a564:	f001 fc0a 	bl	800bd7c <vPortExitCritical>
				return pdPASS;
 800a568:	2301      	movs	r3, #1
 800a56a:	e098      	b.n	800a69e <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a56c:	683b      	ldr	r3, [r7, #0]
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d112      	bne.n	800a598 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800a572:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a574:	2b00      	cmp	r3, #0
 800a576:	d00b      	beq.n	800a590 <xQueueSemaphoreTake+0x104>
	__asm volatile
 800a578:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a57c:	f383 8811 	msr	BASEPRI, r3
 800a580:	f3bf 8f6f 	isb	sy
 800a584:	f3bf 8f4f 	dsb	sy
 800a588:	617b      	str	r3, [r7, #20]
}
 800a58a:	bf00      	nop
 800a58c:	bf00      	nop
 800a58e:	e7fd      	b.n	800a58c <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800a590:	f001 fbf4 	bl	800bd7c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a594:	2300      	movs	r3, #0
 800a596:	e082      	b.n	800a69e <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a598:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	d106      	bne.n	800a5ac <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a59e:	f107 030c 	add.w	r3, r7, #12
 800a5a2:	4618      	mov	r0, r3
 800a5a4:	f000 fe3c 	bl	800b220 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a5a8:	2301      	movs	r3, #1
 800a5aa:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a5ac:	f001 fbe6 	bl	800bd7c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a5b0:	f000 fbd2 	bl	800ad58 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a5b4:	f001 fbb0 	bl	800bd18 <vPortEnterCritical>
 800a5b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5ba:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a5be:	b25b      	sxtb	r3, r3
 800a5c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a5c4:	d103      	bne.n	800a5ce <xQueueSemaphoreTake+0x142>
 800a5c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5c8:	2200      	movs	r2, #0
 800a5ca:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a5ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5d0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a5d4:	b25b      	sxtb	r3, r3
 800a5d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a5da:	d103      	bne.n	800a5e4 <xQueueSemaphoreTake+0x158>
 800a5dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5de:	2200      	movs	r2, #0
 800a5e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a5e4:	f001 fbca 	bl	800bd7c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a5e8:	463a      	mov	r2, r7
 800a5ea:	f107 030c 	add.w	r3, r7, #12
 800a5ee:	4611      	mov	r1, r2
 800a5f0:	4618      	mov	r0, r3
 800a5f2:	f000 fe2b 	bl	800b24c <xTaskCheckForTimeOut>
 800a5f6:	4603      	mov	r3, r0
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	d132      	bne.n	800a662 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a5fc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a5fe:	f000 f929 	bl	800a854 <prvIsQueueEmpty>
 800a602:	4603      	mov	r3, r0
 800a604:	2b00      	cmp	r3, #0
 800a606:	d026      	beq.n	800a656 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a608:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	2b00      	cmp	r3, #0
 800a60e:	d109      	bne.n	800a624 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800a610:	f001 fb82 	bl	800bd18 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a614:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a616:	689b      	ldr	r3, [r3, #8]
 800a618:	4618      	mov	r0, r3
 800a61a:	f000 ff61 	bl	800b4e0 <xTaskPriorityInherit>
 800a61e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800a620:	f001 fbac 	bl	800bd7c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a624:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a626:	3324      	adds	r3, #36	@ 0x24
 800a628:	683a      	ldr	r2, [r7, #0]
 800a62a:	4611      	mov	r1, r2
 800a62c:	4618      	mov	r0, r3
 800a62e:	f000 fd6d 	bl	800b10c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a632:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a634:	f000 f8bc 	bl	800a7b0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a638:	f000 fb9c 	bl	800ad74 <xTaskResumeAll>
 800a63c:	4603      	mov	r3, r0
 800a63e:	2b00      	cmp	r3, #0
 800a640:	f47f af67 	bne.w	800a512 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800a644:	4b18      	ldr	r3, [pc, #96]	@ (800a6a8 <xQueueSemaphoreTake+0x21c>)
 800a646:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a64a:	601a      	str	r2, [r3, #0]
 800a64c:	f3bf 8f4f 	dsb	sy
 800a650:	f3bf 8f6f 	isb	sy
 800a654:	e75d      	b.n	800a512 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800a656:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a658:	f000 f8aa 	bl	800a7b0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a65c:	f000 fb8a 	bl	800ad74 <xTaskResumeAll>
 800a660:	e757      	b.n	800a512 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800a662:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a664:	f000 f8a4 	bl	800a7b0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a668:	f000 fb84 	bl	800ad74 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a66c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a66e:	f000 f8f1 	bl	800a854 <prvIsQueueEmpty>
 800a672:	4603      	mov	r3, r0
 800a674:	2b00      	cmp	r3, #0
 800a676:	f43f af4c 	beq.w	800a512 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800a67a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d00d      	beq.n	800a69c <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800a680:	f001 fb4a 	bl	800bd18 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800a684:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a686:	f000 f811 	bl	800a6ac <prvGetDisinheritPriorityAfterTimeout>
 800a68a:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800a68c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a68e:	689b      	ldr	r3, [r3, #8]
 800a690:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a692:	4618      	mov	r0, r3
 800a694:	f001 f822 	bl	800b6dc <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800a698:	f001 fb70 	bl	800bd7c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a69c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a69e:	4618      	mov	r0, r3
 800a6a0:	3738      	adds	r7, #56	@ 0x38
 800a6a2:	46bd      	mov	sp, r7
 800a6a4:	bd80      	pop	{r7, pc}
 800a6a6:	bf00      	nop
 800a6a8:	e000ed04 	.word	0xe000ed04

0800a6ac <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800a6ac:	b480      	push	{r7}
 800a6ae:	b085      	sub	sp, #20
 800a6b0:	af00      	add	r7, sp, #0
 800a6b2:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	d006      	beq.n	800a6ca <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	f1c3 0307 	rsb	r3, r3, #7
 800a6c6:	60fb      	str	r3, [r7, #12]
 800a6c8:	e001      	b.n	800a6ce <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800a6ca:	2300      	movs	r3, #0
 800a6cc:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800a6ce:	68fb      	ldr	r3, [r7, #12]
	}
 800a6d0:	4618      	mov	r0, r3
 800a6d2:	3714      	adds	r7, #20
 800a6d4:	46bd      	mov	sp, r7
 800a6d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6da:	4770      	bx	lr

0800a6dc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800a6dc:	b580      	push	{r7, lr}
 800a6de:	b086      	sub	sp, #24
 800a6e0:	af00      	add	r7, sp, #0
 800a6e2:	60f8      	str	r0, [r7, #12]
 800a6e4:	60b9      	str	r1, [r7, #8]
 800a6e6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800a6e8:	2300      	movs	r3, #0
 800a6ea:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a6ec:	68fb      	ldr	r3, [r7, #12]
 800a6ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a6f0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a6f2:	68fb      	ldr	r3, [r7, #12]
 800a6f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a6f6:	2b00      	cmp	r3, #0
 800a6f8:	d10d      	bne.n	800a716 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a6fa:	68fb      	ldr	r3, [r7, #12]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	d14d      	bne.n	800a79e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a702:	68fb      	ldr	r3, [r7, #12]
 800a704:	689b      	ldr	r3, [r3, #8]
 800a706:	4618      	mov	r0, r3
 800a708:	f000 ff60 	bl	800b5cc <xTaskPriorityDisinherit>
 800a70c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800a70e:	68fb      	ldr	r3, [r7, #12]
 800a710:	2200      	movs	r2, #0
 800a712:	609a      	str	r2, [r3, #8]
 800a714:	e043      	b.n	800a79e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	2b00      	cmp	r3, #0
 800a71a:	d119      	bne.n	800a750 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a71c:	68fb      	ldr	r3, [r7, #12]
 800a71e:	6858      	ldr	r0, [r3, #4]
 800a720:	68fb      	ldr	r3, [r7, #12]
 800a722:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a724:	461a      	mov	r2, r3
 800a726:	68b9      	ldr	r1, [r7, #8]
 800a728:	f002 ff73 	bl	800d612 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a72c:	68fb      	ldr	r3, [r7, #12]
 800a72e:	685a      	ldr	r2, [r3, #4]
 800a730:	68fb      	ldr	r3, [r7, #12]
 800a732:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a734:	441a      	add	r2, r3
 800a736:	68fb      	ldr	r3, [r7, #12]
 800a738:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a73a:	68fb      	ldr	r3, [r7, #12]
 800a73c:	685a      	ldr	r2, [r3, #4]
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	689b      	ldr	r3, [r3, #8]
 800a742:	429a      	cmp	r2, r3
 800a744:	d32b      	bcc.n	800a79e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800a746:	68fb      	ldr	r3, [r7, #12]
 800a748:	681a      	ldr	r2, [r3, #0]
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	605a      	str	r2, [r3, #4]
 800a74e:	e026      	b.n	800a79e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	68d8      	ldr	r0, [r3, #12]
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a758:	461a      	mov	r2, r3
 800a75a:	68b9      	ldr	r1, [r7, #8]
 800a75c:	f002 ff59 	bl	800d612 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800a760:	68fb      	ldr	r3, [r7, #12]
 800a762:	68da      	ldr	r2, [r3, #12]
 800a764:	68fb      	ldr	r3, [r7, #12]
 800a766:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a768:	425b      	negs	r3, r3
 800a76a:	441a      	add	r2, r3
 800a76c:	68fb      	ldr	r3, [r7, #12]
 800a76e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a770:	68fb      	ldr	r3, [r7, #12]
 800a772:	68da      	ldr	r2, [r3, #12]
 800a774:	68fb      	ldr	r3, [r7, #12]
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	429a      	cmp	r2, r3
 800a77a:	d207      	bcs.n	800a78c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800a77c:	68fb      	ldr	r3, [r7, #12]
 800a77e:	689a      	ldr	r2, [r3, #8]
 800a780:	68fb      	ldr	r3, [r7, #12]
 800a782:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a784:	425b      	negs	r3, r3
 800a786:	441a      	add	r2, r3
 800a788:	68fb      	ldr	r3, [r7, #12]
 800a78a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	2b02      	cmp	r3, #2
 800a790:	d105      	bne.n	800a79e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a792:	693b      	ldr	r3, [r7, #16]
 800a794:	2b00      	cmp	r3, #0
 800a796:	d002      	beq.n	800a79e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800a798:	693b      	ldr	r3, [r7, #16]
 800a79a:	3b01      	subs	r3, #1
 800a79c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a79e:	693b      	ldr	r3, [r7, #16]
 800a7a0:	1c5a      	adds	r2, r3, #1
 800a7a2:	68fb      	ldr	r3, [r7, #12]
 800a7a4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800a7a6:	697b      	ldr	r3, [r7, #20]
}
 800a7a8:	4618      	mov	r0, r3
 800a7aa:	3718      	adds	r7, #24
 800a7ac:	46bd      	mov	sp, r7
 800a7ae:	bd80      	pop	{r7, pc}

0800a7b0 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a7b0:	b580      	push	{r7, lr}
 800a7b2:	b084      	sub	sp, #16
 800a7b4:	af00      	add	r7, sp, #0
 800a7b6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a7b8:	f001 faae 	bl	800bd18 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a7c2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a7c4:	e011      	b.n	800a7ea <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a7ca:	2b00      	cmp	r3, #0
 800a7cc:	d012      	beq.n	800a7f4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	3324      	adds	r3, #36	@ 0x24
 800a7d2:	4618      	mov	r0, r3
 800a7d4:	f000 fcc0 	bl	800b158 <xTaskRemoveFromEventList>
 800a7d8:	4603      	mov	r3, r0
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d001      	beq.n	800a7e2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a7de:	f000 fd99 	bl	800b314 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a7e2:	7bfb      	ldrb	r3, [r7, #15]
 800a7e4:	3b01      	subs	r3, #1
 800a7e6:	b2db      	uxtb	r3, r3
 800a7e8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a7ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	dce9      	bgt.n	800a7c6 <prvUnlockQueue+0x16>
 800a7f2:	e000      	b.n	800a7f6 <prvUnlockQueue+0x46>
					break;
 800a7f4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	22ff      	movs	r2, #255	@ 0xff
 800a7fa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800a7fe:	f001 fabd 	bl	800bd7c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a802:	f001 fa89 	bl	800bd18 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a80c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a80e:	e011      	b.n	800a834 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	691b      	ldr	r3, [r3, #16]
 800a814:	2b00      	cmp	r3, #0
 800a816:	d012      	beq.n	800a83e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	3310      	adds	r3, #16
 800a81c:	4618      	mov	r0, r3
 800a81e:	f000 fc9b 	bl	800b158 <xTaskRemoveFromEventList>
 800a822:	4603      	mov	r3, r0
 800a824:	2b00      	cmp	r3, #0
 800a826:	d001      	beq.n	800a82c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a828:	f000 fd74 	bl	800b314 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a82c:	7bbb      	ldrb	r3, [r7, #14]
 800a82e:	3b01      	subs	r3, #1
 800a830:	b2db      	uxtb	r3, r3
 800a832:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a834:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a838:	2b00      	cmp	r3, #0
 800a83a:	dce9      	bgt.n	800a810 <prvUnlockQueue+0x60>
 800a83c:	e000      	b.n	800a840 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a83e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	22ff      	movs	r2, #255	@ 0xff
 800a844:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800a848:	f001 fa98 	bl	800bd7c <vPortExitCritical>
}
 800a84c:	bf00      	nop
 800a84e:	3710      	adds	r7, #16
 800a850:	46bd      	mov	sp, r7
 800a852:	bd80      	pop	{r7, pc}

0800a854 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a854:	b580      	push	{r7, lr}
 800a856:	b084      	sub	sp, #16
 800a858:	af00      	add	r7, sp, #0
 800a85a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a85c:	f001 fa5c 	bl	800bd18 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a864:	2b00      	cmp	r3, #0
 800a866:	d102      	bne.n	800a86e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a868:	2301      	movs	r3, #1
 800a86a:	60fb      	str	r3, [r7, #12]
 800a86c:	e001      	b.n	800a872 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a86e:	2300      	movs	r3, #0
 800a870:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a872:	f001 fa83 	bl	800bd7c <vPortExitCritical>

	return xReturn;
 800a876:	68fb      	ldr	r3, [r7, #12]
}
 800a878:	4618      	mov	r0, r3
 800a87a:	3710      	adds	r7, #16
 800a87c:	46bd      	mov	sp, r7
 800a87e:	bd80      	pop	{r7, pc}

0800a880 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a880:	b580      	push	{r7, lr}
 800a882:	b084      	sub	sp, #16
 800a884:	af00      	add	r7, sp, #0
 800a886:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a888:	f001 fa46 	bl	800bd18 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a894:	429a      	cmp	r2, r3
 800a896:	d102      	bne.n	800a89e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a898:	2301      	movs	r3, #1
 800a89a:	60fb      	str	r3, [r7, #12]
 800a89c:	e001      	b.n	800a8a2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a89e:	2300      	movs	r3, #0
 800a8a0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a8a2:	f001 fa6b 	bl	800bd7c <vPortExitCritical>

	return xReturn;
 800a8a6:	68fb      	ldr	r3, [r7, #12]
}
 800a8a8:	4618      	mov	r0, r3
 800a8aa:	3710      	adds	r7, #16
 800a8ac:	46bd      	mov	sp, r7
 800a8ae:	bd80      	pop	{r7, pc}

0800a8b0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a8b0:	b580      	push	{r7, lr}
 800a8b2:	b08c      	sub	sp, #48	@ 0x30
 800a8b4:	af04      	add	r7, sp, #16
 800a8b6:	60f8      	str	r0, [r7, #12]
 800a8b8:	60b9      	str	r1, [r7, #8]
 800a8ba:	603b      	str	r3, [r7, #0]
 800a8bc:	4613      	mov	r3, r2
 800a8be:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a8c0:	88fb      	ldrh	r3, [r7, #6]
 800a8c2:	009b      	lsls	r3, r3, #2
 800a8c4:	4618      	mov	r0, r3
 800a8c6:	f001 fb49 	bl	800bf5c <pvPortMalloc>
 800a8ca:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a8cc:	697b      	ldr	r3, [r7, #20]
 800a8ce:	2b00      	cmp	r3, #0
 800a8d0:	d00e      	beq.n	800a8f0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a8d2:	20a0      	movs	r0, #160	@ 0xa0
 800a8d4:	f001 fb42 	bl	800bf5c <pvPortMalloc>
 800a8d8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a8da:	69fb      	ldr	r3, [r7, #28]
 800a8dc:	2b00      	cmp	r3, #0
 800a8de:	d003      	beq.n	800a8e8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a8e0:	69fb      	ldr	r3, [r7, #28]
 800a8e2:	697a      	ldr	r2, [r7, #20]
 800a8e4:	631a      	str	r2, [r3, #48]	@ 0x30
 800a8e6:	e005      	b.n	800a8f4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a8e8:	6978      	ldr	r0, [r7, #20]
 800a8ea:	f001 fc05 	bl	800c0f8 <vPortFree>
 800a8ee:	e001      	b.n	800a8f4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a8f0:	2300      	movs	r3, #0
 800a8f2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a8f4:	69fb      	ldr	r3, [r7, #28]
 800a8f6:	2b00      	cmp	r3, #0
 800a8f8:	d013      	beq.n	800a922 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a8fa:	88fa      	ldrh	r2, [r7, #6]
 800a8fc:	2300      	movs	r3, #0
 800a8fe:	9303      	str	r3, [sp, #12]
 800a900:	69fb      	ldr	r3, [r7, #28]
 800a902:	9302      	str	r3, [sp, #8]
 800a904:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a906:	9301      	str	r3, [sp, #4]
 800a908:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a90a:	9300      	str	r3, [sp, #0]
 800a90c:	683b      	ldr	r3, [r7, #0]
 800a90e:	68b9      	ldr	r1, [r7, #8]
 800a910:	68f8      	ldr	r0, [r7, #12]
 800a912:	f000 f80f 	bl	800a934 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a916:	69f8      	ldr	r0, [r7, #28]
 800a918:	f000 f8ac 	bl	800aa74 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a91c:	2301      	movs	r3, #1
 800a91e:	61bb      	str	r3, [r7, #24]
 800a920:	e002      	b.n	800a928 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a922:	f04f 33ff 	mov.w	r3, #4294967295
 800a926:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a928:	69bb      	ldr	r3, [r7, #24]
	}
 800a92a:	4618      	mov	r0, r3
 800a92c:	3720      	adds	r7, #32
 800a92e:	46bd      	mov	sp, r7
 800a930:	bd80      	pop	{r7, pc}
	...

0800a934 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a934:	b580      	push	{r7, lr}
 800a936:	b088      	sub	sp, #32
 800a938:	af00      	add	r7, sp, #0
 800a93a:	60f8      	str	r0, [r7, #12]
 800a93c:	60b9      	str	r1, [r7, #8]
 800a93e:	607a      	str	r2, [r7, #4]
 800a940:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a942:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a944:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a94c:	3b01      	subs	r3, #1
 800a94e:	009b      	lsls	r3, r3, #2
 800a950:	4413      	add	r3, r2
 800a952:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a954:	69bb      	ldr	r3, [r7, #24]
 800a956:	f023 0307 	bic.w	r3, r3, #7
 800a95a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a95c:	69bb      	ldr	r3, [r7, #24]
 800a95e:	f003 0307 	and.w	r3, r3, #7
 800a962:	2b00      	cmp	r3, #0
 800a964:	d00b      	beq.n	800a97e <prvInitialiseNewTask+0x4a>
	__asm volatile
 800a966:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a96a:	f383 8811 	msr	BASEPRI, r3
 800a96e:	f3bf 8f6f 	isb	sy
 800a972:	f3bf 8f4f 	dsb	sy
 800a976:	617b      	str	r3, [r7, #20]
}
 800a978:	bf00      	nop
 800a97a:	bf00      	nop
 800a97c:	e7fd      	b.n	800a97a <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a97e:	68bb      	ldr	r3, [r7, #8]
 800a980:	2b00      	cmp	r3, #0
 800a982:	d01f      	beq.n	800a9c4 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a984:	2300      	movs	r3, #0
 800a986:	61fb      	str	r3, [r7, #28]
 800a988:	e012      	b.n	800a9b0 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a98a:	68ba      	ldr	r2, [r7, #8]
 800a98c:	69fb      	ldr	r3, [r7, #28]
 800a98e:	4413      	add	r3, r2
 800a990:	7819      	ldrb	r1, [r3, #0]
 800a992:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a994:	69fb      	ldr	r3, [r7, #28]
 800a996:	4413      	add	r3, r2
 800a998:	3334      	adds	r3, #52	@ 0x34
 800a99a:	460a      	mov	r2, r1
 800a99c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a99e:	68ba      	ldr	r2, [r7, #8]
 800a9a0:	69fb      	ldr	r3, [r7, #28]
 800a9a2:	4413      	add	r3, r2
 800a9a4:	781b      	ldrb	r3, [r3, #0]
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	d006      	beq.n	800a9b8 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a9aa:	69fb      	ldr	r3, [r7, #28]
 800a9ac:	3301      	adds	r3, #1
 800a9ae:	61fb      	str	r3, [r7, #28]
 800a9b0:	69fb      	ldr	r3, [r7, #28]
 800a9b2:	2b0f      	cmp	r3, #15
 800a9b4:	d9e9      	bls.n	800a98a <prvInitialiseNewTask+0x56>
 800a9b6:	e000      	b.n	800a9ba <prvInitialiseNewTask+0x86>
			{
				break;
 800a9b8:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a9ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9bc:	2200      	movs	r2, #0
 800a9be:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a9c2:	e003      	b.n	800a9cc <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a9c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9c6:	2200      	movs	r2, #0
 800a9c8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a9cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a9ce:	2b06      	cmp	r3, #6
 800a9d0:	d901      	bls.n	800a9d6 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a9d2:	2306      	movs	r3, #6
 800a9d4:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a9d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9d8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a9da:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a9dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9de:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a9e0:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800a9e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9e4:	2200      	movs	r2, #0
 800a9e6:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a9e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9ea:	3304      	adds	r3, #4
 800a9ec:	4618      	mov	r0, r3
 800a9ee:	f7ff fac4 	bl	8009f7a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a9f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9f4:	3318      	adds	r3, #24
 800a9f6:	4618      	mov	r0, r3
 800a9f8:	f7ff fabf 	bl	8009f7a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a9fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aa00:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800aa02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa04:	f1c3 0207 	rsb	r2, r3, #7
 800aa08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa0a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800aa0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa0e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aa10:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800aa12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa14:	2200      	movs	r2, #0
 800aa16:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800aa1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa1c:	2200      	movs	r2, #0
 800aa1e:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800aa22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa24:	334c      	adds	r3, #76	@ 0x4c
 800aa26:	224c      	movs	r2, #76	@ 0x4c
 800aa28:	2100      	movs	r1, #0
 800aa2a:	4618      	mov	r0, r3
 800aa2c:	f002 fd14 	bl	800d458 <memset>
 800aa30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa32:	4a0d      	ldr	r2, [pc, #52]	@ (800aa68 <prvInitialiseNewTask+0x134>)
 800aa34:	651a      	str	r2, [r3, #80]	@ 0x50
 800aa36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa38:	4a0c      	ldr	r2, [pc, #48]	@ (800aa6c <prvInitialiseNewTask+0x138>)
 800aa3a:	655a      	str	r2, [r3, #84]	@ 0x54
 800aa3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa3e:	4a0c      	ldr	r2, [pc, #48]	@ (800aa70 <prvInitialiseNewTask+0x13c>)
 800aa40:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800aa42:	683a      	ldr	r2, [r7, #0]
 800aa44:	68f9      	ldr	r1, [r7, #12]
 800aa46:	69b8      	ldr	r0, [r7, #24]
 800aa48:	f001 f834 	bl	800bab4 <pxPortInitialiseStack>
 800aa4c:	4602      	mov	r2, r0
 800aa4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa50:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800aa52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa54:	2b00      	cmp	r3, #0
 800aa56:	d002      	beq.n	800aa5e <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800aa58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa5a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aa5c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800aa5e:	bf00      	nop
 800aa60:	3720      	adds	r7, #32
 800aa62:	46bd      	mov	sp, r7
 800aa64:	bd80      	pop	{r7, pc}
 800aa66:	bf00      	nop
 800aa68:	20005f24 	.word	0x20005f24
 800aa6c:	20005f8c 	.word	0x20005f8c
 800aa70:	20005ff4 	.word	0x20005ff4

0800aa74 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800aa74:	b580      	push	{r7, lr}
 800aa76:	b082      	sub	sp, #8
 800aa78:	af00      	add	r7, sp, #0
 800aa7a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800aa7c:	f001 f94c 	bl	800bd18 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800aa80:	4b2a      	ldr	r3, [pc, #168]	@ (800ab2c <prvAddNewTaskToReadyList+0xb8>)
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	3301      	adds	r3, #1
 800aa86:	4a29      	ldr	r2, [pc, #164]	@ (800ab2c <prvAddNewTaskToReadyList+0xb8>)
 800aa88:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800aa8a:	4b29      	ldr	r3, [pc, #164]	@ (800ab30 <prvAddNewTaskToReadyList+0xbc>)
 800aa8c:	681b      	ldr	r3, [r3, #0]
 800aa8e:	2b00      	cmp	r3, #0
 800aa90:	d109      	bne.n	800aaa6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800aa92:	4a27      	ldr	r2, [pc, #156]	@ (800ab30 <prvAddNewTaskToReadyList+0xbc>)
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800aa98:	4b24      	ldr	r3, [pc, #144]	@ (800ab2c <prvAddNewTaskToReadyList+0xb8>)
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	2b01      	cmp	r3, #1
 800aa9e:	d110      	bne.n	800aac2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800aaa0:	f000 fc5c 	bl	800b35c <prvInitialiseTaskLists>
 800aaa4:	e00d      	b.n	800aac2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800aaa6:	4b23      	ldr	r3, [pc, #140]	@ (800ab34 <prvAddNewTaskToReadyList+0xc0>)
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	d109      	bne.n	800aac2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800aaae:	4b20      	ldr	r3, [pc, #128]	@ (800ab30 <prvAddNewTaskToReadyList+0xbc>)
 800aab0:	681b      	ldr	r3, [r3, #0]
 800aab2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aab8:	429a      	cmp	r2, r3
 800aaba:	d802      	bhi.n	800aac2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800aabc:	4a1c      	ldr	r2, [pc, #112]	@ (800ab30 <prvAddNewTaskToReadyList+0xbc>)
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800aac2:	4b1d      	ldr	r3, [pc, #116]	@ (800ab38 <prvAddNewTaskToReadyList+0xc4>)
 800aac4:	681b      	ldr	r3, [r3, #0]
 800aac6:	3301      	adds	r3, #1
 800aac8:	4a1b      	ldr	r2, [pc, #108]	@ (800ab38 <prvAddNewTaskToReadyList+0xc4>)
 800aaca:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aad0:	2201      	movs	r2, #1
 800aad2:	409a      	lsls	r2, r3
 800aad4:	4b19      	ldr	r3, [pc, #100]	@ (800ab3c <prvAddNewTaskToReadyList+0xc8>)
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	4313      	orrs	r3, r2
 800aada:	4a18      	ldr	r2, [pc, #96]	@ (800ab3c <prvAddNewTaskToReadyList+0xc8>)
 800aadc:	6013      	str	r3, [r2, #0]
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aae2:	4613      	mov	r3, r2
 800aae4:	009b      	lsls	r3, r3, #2
 800aae6:	4413      	add	r3, r2
 800aae8:	009b      	lsls	r3, r3, #2
 800aaea:	4a15      	ldr	r2, [pc, #84]	@ (800ab40 <prvAddNewTaskToReadyList+0xcc>)
 800aaec:	441a      	add	r2, r3
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	3304      	adds	r3, #4
 800aaf2:	4619      	mov	r1, r3
 800aaf4:	4610      	mov	r0, r2
 800aaf6:	f7ff fa4d 	bl	8009f94 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800aafa:	f001 f93f 	bl	800bd7c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800aafe:	4b0d      	ldr	r3, [pc, #52]	@ (800ab34 <prvAddNewTaskToReadyList+0xc0>)
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	d00e      	beq.n	800ab24 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800ab06:	4b0a      	ldr	r3, [pc, #40]	@ (800ab30 <prvAddNewTaskToReadyList+0xbc>)
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab10:	429a      	cmp	r2, r3
 800ab12:	d207      	bcs.n	800ab24 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800ab14:	4b0b      	ldr	r3, [pc, #44]	@ (800ab44 <prvAddNewTaskToReadyList+0xd0>)
 800ab16:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ab1a:	601a      	str	r2, [r3, #0]
 800ab1c:	f3bf 8f4f 	dsb	sy
 800ab20:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ab24:	bf00      	nop
 800ab26:	3708      	adds	r7, #8
 800ab28:	46bd      	mov	sp, r7
 800ab2a:	bd80      	pop	{r7, pc}
 800ab2c:	200010b0 	.word	0x200010b0
 800ab30:	20000fb0 	.word	0x20000fb0
 800ab34:	200010bc 	.word	0x200010bc
 800ab38:	200010cc 	.word	0x200010cc
 800ab3c:	200010b8 	.word	0x200010b8
 800ab40:	20000fb4 	.word	0x20000fb4
 800ab44:	e000ed04 	.word	0xe000ed04

0800ab48 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800ab48:	b580      	push	{r7, lr}
 800ab4a:	b08a      	sub	sp, #40	@ 0x28
 800ab4c:	af00      	add	r7, sp, #0
 800ab4e:	6078      	str	r0, [r7, #4]
 800ab50:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800ab52:	2300      	movs	r3, #0
 800ab54:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	2b00      	cmp	r3, #0
 800ab5a:	d10b      	bne.n	800ab74 <vTaskDelayUntil+0x2c>
	__asm volatile
 800ab5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab60:	f383 8811 	msr	BASEPRI, r3
 800ab64:	f3bf 8f6f 	isb	sy
 800ab68:	f3bf 8f4f 	dsb	sy
 800ab6c:	617b      	str	r3, [r7, #20]
}
 800ab6e:	bf00      	nop
 800ab70:	bf00      	nop
 800ab72:	e7fd      	b.n	800ab70 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 800ab74:	683b      	ldr	r3, [r7, #0]
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	d10b      	bne.n	800ab92 <vTaskDelayUntil+0x4a>
	__asm volatile
 800ab7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab7e:	f383 8811 	msr	BASEPRI, r3
 800ab82:	f3bf 8f6f 	isb	sy
 800ab86:	f3bf 8f4f 	dsb	sy
 800ab8a:	613b      	str	r3, [r7, #16]
}
 800ab8c:	bf00      	nop
 800ab8e:	bf00      	nop
 800ab90:	e7fd      	b.n	800ab8e <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 800ab92:	4b2a      	ldr	r3, [pc, #168]	@ (800ac3c <vTaskDelayUntil+0xf4>)
 800ab94:	681b      	ldr	r3, [r3, #0]
 800ab96:	2b00      	cmp	r3, #0
 800ab98:	d00b      	beq.n	800abb2 <vTaskDelayUntil+0x6a>
	__asm volatile
 800ab9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab9e:	f383 8811 	msr	BASEPRI, r3
 800aba2:	f3bf 8f6f 	isb	sy
 800aba6:	f3bf 8f4f 	dsb	sy
 800abaa:	60fb      	str	r3, [r7, #12]
}
 800abac:	bf00      	nop
 800abae:	bf00      	nop
 800abb0:	e7fd      	b.n	800abae <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 800abb2:	f000 f8d1 	bl	800ad58 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800abb6:	4b22      	ldr	r3, [pc, #136]	@ (800ac40 <vTaskDelayUntil+0xf8>)
 800abb8:	681b      	ldr	r3, [r3, #0]
 800abba:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	683a      	ldr	r2, [r7, #0]
 800abc2:	4413      	add	r3, r2
 800abc4:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	681b      	ldr	r3, [r3, #0]
 800abca:	6a3a      	ldr	r2, [r7, #32]
 800abcc:	429a      	cmp	r2, r3
 800abce:	d20b      	bcs.n	800abe8 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	69fa      	ldr	r2, [r7, #28]
 800abd6:	429a      	cmp	r2, r3
 800abd8:	d211      	bcs.n	800abfe <vTaskDelayUntil+0xb6>
 800abda:	69fa      	ldr	r2, [r7, #28]
 800abdc:	6a3b      	ldr	r3, [r7, #32]
 800abde:	429a      	cmp	r2, r3
 800abe0:	d90d      	bls.n	800abfe <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 800abe2:	2301      	movs	r3, #1
 800abe4:	627b      	str	r3, [r7, #36]	@ 0x24
 800abe6:	e00a      	b.n	800abfe <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	681b      	ldr	r3, [r3, #0]
 800abec:	69fa      	ldr	r2, [r7, #28]
 800abee:	429a      	cmp	r2, r3
 800abf0:	d303      	bcc.n	800abfa <vTaskDelayUntil+0xb2>
 800abf2:	69fa      	ldr	r2, [r7, #28]
 800abf4:	6a3b      	ldr	r3, [r7, #32]
 800abf6:	429a      	cmp	r2, r3
 800abf8:	d901      	bls.n	800abfe <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 800abfa:	2301      	movs	r3, #1
 800abfc:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	69fa      	ldr	r2, [r7, #28]
 800ac02:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800ac04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	d006      	beq.n	800ac18 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800ac0a:	69fa      	ldr	r2, [r7, #28]
 800ac0c:	6a3b      	ldr	r3, [r7, #32]
 800ac0e:	1ad3      	subs	r3, r2, r3
 800ac10:	2100      	movs	r1, #0
 800ac12:	4618      	mov	r0, r3
 800ac14:	f000 fee8 	bl	800b9e8 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800ac18:	f000 f8ac 	bl	800ad74 <xTaskResumeAll>
 800ac1c:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800ac1e:	69bb      	ldr	r3, [r7, #24]
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	d107      	bne.n	800ac34 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 800ac24:	4b07      	ldr	r3, [pc, #28]	@ (800ac44 <vTaskDelayUntil+0xfc>)
 800ac26:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ac2a:	601a      	str	r2, [r3, #0]
 800ac2c:	f3bf 8f4f 	dsb	sy
 800ac30:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ac34:	bf00      	nop
 800ac36:	3728      	adds	r7, #40	@ 0x28
 800ac38:	46bd      	mov	sp, r7
 800ac3a:	bd80      	pop	{r7, pc}
 800ac3c:	200010d8 	.word	0x200010d8
 800ac40:	200010b4 	.word	0x200010b4
 800ac44:	e000ed04 	.word	0xe000ed04

0800ac48 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800ac48:	b580      	push	{r7, lr}
 800ac4a:	b084      	sub	sp, #16
 800ac4c:	af00      	add	r7, sp, #0
 800ac4e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800ac50:	2300      	movs	r3, #0
 800ac52:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	d018      	beq.n	800ac8c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800ac5a:	4b14      	ldr	r3, [pc, #80]	@ (800acac <vTaskDelay+0x64>)
 800ac5c:	681b      	ldr	r3, [r3, #0]
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	d00b      	beq.n	800ac7a <vTaskDelay+0x32>
	__asm volatile
 800ac62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac66:	f383 8811 	msr	BASEPRI, r3
 800ac6a:	f3bf 8f6f 	isb	sy
 800ac6e:	f3bf 8f4f 	dsb	sy
 800ac72:	60bb      	str	r3, [r7, #8]
}
 800ac74:	bf00      	nop
 800ac76:	bf00      	nop
 800ac78:	e7fd      	b.n	800ac76 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800ac7a:	f000 f86d 	bl	800ad58 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800ac7e:	2100      	movs	r1, #0
 800ac80:	6878      	ldr	r0, [r7, #4]
 800ac82:	f000 feb1 	bl	800b9e8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800ac86:	f000 f875 	bl	800ad74 <xTaskResumeAll>
 800ac8a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800ac8c:	68fb      	ldr	r3, [r7, #12]
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	d107      	bne.n	800aca2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800ac92:	4b07      	ldr	r3, [pc, #28]	@ (800acb0 <vTaskDelay+0x68>)
 800ac94:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ac98:	601a      	str	r2, [r3, #0]
 800ac9a:	f3bf 8f4f 	dsb	sy
 800ac9e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800aca2:	bf00      	nop
 800aca4:	3710      	adds	r7, #16
 800aca6:	46bd      	mov	sp, r7
 800aca8:	bd80      	pop	{r7, pc}
 800acaa:	bf00      	nop
 800acac:	200010d8 	.word	0x200010d8
 800acb0:	e000ed04 	.word	0xe000ed04

0800acb4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800acb4:	b580      	push	{r7, lr}
 800acb6:	b086      	sub	sp, #24
 800acb8:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 800acba:	4b1f      	ldr	r3, [pc, #124]	@ (800ad38 <vTaskStartScheduler+0x84>)
 800acbc:	9301      	str	r3, [sp, #4]
 800acbe:	2300      	movs	r3, #0
 800acc0:	9300      	str	r3, [sp, #0]
 800acc2:	2300      	movs	r3, #0
 800acc4:	2280      	movs	r2, #128	@ 0x80
 800acc6:	491d      	ldr	r1, [pc, #116]	@ (800ad3c <vTaskStartScheduler+0x88>)
 800acc8:	481d      	ldr	r0, [pc, #116]	@ (800ad40 <vTaskStartScheduler+0x8c>)
 800acca:	f7ff fdf1 	bl	800a8b0 <xTaskCreate>
 800acce:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800acd0:	68fb      	ldr	r3, [r7, #12]
 800acd2:	2b01      	cmp	r3, #1
 800acd4:	d11b      	bne.n	800ad0e <vTaskStartScheduler+0x5a>
	__asm volatile
 800acd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acda:	f383 8811 	msr	BASEPRI, r3
 800acde:	f3bf 8f6f 	isb	sy
 800ace2:	f3bf 8f4f 	dsb	sy
 800ace6:	60bb      	str	r3, [r7, #8]
}
 800ace8:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800acea:	4b16      	ldr	r3, [pc, #88]	@ (800ad44 <vTaskStartScheduler+0x90>)
 800acec:	681b      	ldr	r3, [r3, #0]
 800acee:	334c      	adds	r3, #76	@ 0x4c
 800acf0:	4a15      	ldr	r2, [pc, #84]	@ (800ad48 <vTaskStartScheduler+0x94>)
 800acf2:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800acf4:	4b15      	ldr	r3, [pc, #84]	@ (800ad4c <vTaskStartScheduler+0x98>)
 800acf6:	f04f 32ff 	mov.w	r2, #4294967295
 800acfa:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800acfc:	4b14      	ldr	r3, [pc, #80]	@ (800ad50 <vTaskStartScheduler+0x9c>)
 800acfe:	2201      	movs	r2, #1
 800ad00:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800ad02:	4b14      	ldr	r3, [pc, #80]	@ (800ad54 <vTaskStartScheduler+0xa0>)
 800ad04:	2200      	movs	r2, #0
 800ad06:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800ad08:	f000 ff62 	bl	800bbd0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800ad0c:	e00f      	b.n	800ad2e <vTaskStartScheduler+0x7a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800ad0e:	68fb      	ldr	r3, [r7, #12]
 800ad10:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad14:	d10b      	bne.n	800ad2e <vTaskStartScheduler+0x7a>
	__asm volatile
 800ad16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad1a:	f383 8811 	msr	BASEPRI, r3
 800ad1e:	f3bf 8f6f 	isb	sy
 800ad22:	f3bf 8f4f 	dsb	sy
 800ad26:	607b      	str	r3, [r7, #4]
}
 800ad28:	bf00      	nop
 800ad2a:	bf00      	nop
 800ad2c:	e7fd      	b.n	800ad2a <vTaskStartScheduler+0x76>
}
 800ad2e:	bf00      	nop
 800ad30:	3710      	adds	r7, #16
 800ad32:	46bd      	mov	sp, r7
 800ad34:	bd80      	pop	{r7, pc}
 800ad36:	bf00      	nop
 800ad38:	200010d4 	.word	0x200010d4
 800ad3c:	08011a64 	.word	0x08011a64
 800ad40:	0800b32d 	.word	0x0800b32d
 800ad44:	20000fb0 	.word	0x20000fb0
 800ad48:	2000001c 	.word	0x2000001c
 800ad4c:	200010d0 	.word	0x200010d0
 800ad50:	200010bc 	.word	0x200010bc
 800ad54:	200010b4 	.word	0x200010b4

0800ad58 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800ad58:	b480      	push	{r7}
 800ad5a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800ad5c:	4b04      	ldr	r3, [pc, #16]	@ (800ad70 <vTaskSuspendAll+0x18>)
 800ad5e:	681b      	ldr	r3, [r3, #0]
 800ad60:	3301      	adds	r3, #1
 800ad62:	4a03      	ldr	r2, [pc, #12]	@ (800ad70 <vTaskSuspendAll+0x18>)
 800ad64:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800ad66:	bf00      	nop
 800ad68:	46bd      	mov	sp, r7
 800ad6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad6e:	4770      	bx	lr
 800ad70:	200010d8 	.word	0x200010d8

0800ad74 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800ad74:	b580      	push	{r7, lr}
 800ad76:	b084      	sub	sp, #16
 800ad78:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800ad7a:	2300      	movs	r3, #0
 800ad7c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800ad7e:	2300      	movs	r3, #0
 800ad80:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800ad82:	4b42      	ldr	r3, [pc, #264]	@ (800ae8c <xTaskResumeAll+0x118>)
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	2b00      	cmp	r3, #0
 800ad88:	d10b      	bne.n	800ada2 <xTaskResumeAll+0x2e>
	__asm volatile
 800ad8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad8e:	f383 8811 	msr	BASEPRI, r3
 800ad92:	f3bf 8f6f 	isb	sy
 800ad96:	f3bf 8f4f 	dsb	sy
 800ad9a:	603b      	str	r3, [r7, #0]
}
 800ad9c:	bf00      	nop
 800ad9e:	bf00      	nop
 800ada0:	e7fd      	b.n	800ad9e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800ada2:	f000 ffb9 	bl	800bd18 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800ada6:	4b39      	ldr	r3, [pc, #228]	@ (800ae8c <xTaskResumeAll+0x118>)
 800ada8:	681b      	ldr	r3, [r3, #0]
 800adaa:	3b01      	subs	r3, #1
 800adac:	4a37      	ldr	r2, [pc, #220]	@ (800ae8c <xTaskResumeAll+0x118>)
 800adae:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800adb0:	4b36      	ldr	r3, [pc, #216]	@ (800ae8c <xTaskResumeAll+0x118>)
 800adb2:	681b      	ldr	r3, [r3, #0]
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	d161      	bne.n	800ae7c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800adb8:	4b35      	ldr	r3, [pc, #212]	@ (800ae90 <xTaskResumeAll+0x11c>)
 800adba:	681b      	ldr	r3, [r3, #0]
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	d05d      	beq.n	800ae7c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800adc0:	e02e      	b.n	800ae20 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800adc2:	4b34      	ldr	r3, [pc, #208]	@ (800ae94 <xTaskResumeAll+0x120>)
 800adc4:	68db      	ldr	r3, [r3, #12]
 800adc6:	68db      	ldr	r3, [r3, #12]
 800adc8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800adca:	68fb      	ldr	r3, [r7, #12]
 800adcc:	3318      	adds	r3, #24
 800adce:	4618      	mov	r0, r3
 800add0:	f7ff f93d 	bl	800a04e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800add4:	68fb      	ldr	r3, [r7, #12]
 800add6:	3304      	adds	r3, #4
 800add8:	4618      	mov	r0, r3
 800adda:	f7ff f938 	bl	800a04e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800adde:	68fb      	ldr	r3, [r7, #12]
 800ade0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ade2:	2201      	movs	r2, #1
 800ade4:	409a      	lsls	r2, r3
 800ade6:	4b2c      	ldr	r3, [pc, #176]	@ (800ae98 <xTaskResumeAll+0x124>)
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	4313      	orrs	r3, r2
 800adec:	4a2a      	ldr	r2, [pc, #168]	@ (800ae98 <xTaskResumeAll+0x124>)
 800adee:	6013      	str	r3, [r2, #0]
 800adf0:	68fb      	ldr	r3, [r7, #12]
 800adf2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800adf4:	4613      	mov	r3, r2
 800adf6:	009b      	lsls	r3, r3, #2
 800adf8:	4413      	add	r3, r2
 800adfa:	009b      	lsls	r3, r3, #2
 800adfc:	4a27      	ldr	r2, [pc, #156]	@ (800ae9c <xTaskResumeAll+0x128>)
 800adfe:	441a      	add	r2, r3
 800ae00:	68fb      	ldr	r3, [r7, #12]
 800ae02:	3304      	adds	r3, #4
 800ae04:	4619      	mov	r1, r3
 800ae06:	4610      	mov	r0, r2
 800ae08:	f7ff f8c4 	bl	8009f94 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ae0c:	68fb      	ldr	r3, [r7, #12]
 800ae0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ae10:	4b23      	ldr	r3, [pc, #140]	@ (800aea0 <xTaskResumeAll+0x12c>)
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae16:	429a      	cmp	r2, r3
 800ae18:	d302      	bcc.n	800ae20 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800ae1a:	4b22      	ldr	r3, [pc, #136]	@ (800aea4 <xTaskResumeAll+0x130>)
 800ae1c:	2201      	movs	r2, #1
 800ae1e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ae20:	4b1c      	ldr	r3, [pc, #112]	@ (800ae94 <xTaskResumeAll+0x120>)
 800ae22:	681b      	ldr	r3, [r3, #0]
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	d1cc      	bne.n	800adc2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800ae28:	68fb      	ldr	r3, [r7, #12]
 800ae2a:	2b00      	cmp	r3, #0
 800ae2c:	d001      	beq.n	800ae32 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800ae2e:	f000 fb19 	bl	800b464 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800ae32:	4b1d      	ldr	r3, [pc, #116]	@ (800aea8 <xTaskResumeAll+0x134>)
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	d010      	beq.n	800ae60 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800ae3e:	f000 f847 	bl	800aed0 <xTaskIncrementTick>
 800ae42:	4603      	mov	r3, r0
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	d002      	beq.n	800ae4e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800ae48:	4b16      	ldr	r3, [pc, #88]	@ (800aea4 <xTaskResumeAll+0x130>)
 800ae4a:	2201      	movs	r2, #1
 800ae4c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	3b01      	subs	r3, #1
 800ae52:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d1f1      	bne.n	800ae3e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800ae5a:	4b13      	ldr	r3, [pc, #76]	@ (800aea8 <xTaskResumeAll+0x134>)
 800ae5c:	2200      	movs	r2, #0
 800ae5e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800ae60:	4b10      	ldr	r3, [pc, #64]	@ (800aea4 <xTaskResumeAll+0x130>)
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	2b00      	cmp	r3, #0
 800ae66:	d009      	beq.n	800ae7c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800ae68:	2301      	movs	r3, #1
 800ae6a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800ae6c:	4b0f      	ldr	r3, [pc, #60]	@ (800aeac <xTaskResumeAll+0x138>)
 800ae6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ae72:	601a      	str	r2, [r3, #0]
 800ae74:	f3bf 8f4f 	dsb	sy
 800ae78:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ae7c:	f000 ff7e 	bl	800bd7c <vPortExitCritical>

	return xAlreadyYielded;
 800ae80:	68bb      	ldr	r3, [r7, #8]
}
 800ae82:	4618      	mov	r0, r3
 800ae84:	3710      	adds	r7, #16
 800ae86:	46bd      	mov	sp, r7
 800ae88:	bd80      	pop	{r7, pc}
 800ae8a:	bf00      	nop
 800ae8c:	200010d8 	.word	0x200010d8
 800ae90:	200010b0 	.word	0x200010b0
 800ae94:	20001070 	.word	0x20001070
 800ae98:	200010b8 	.word	0x200010b8
 800ae9c:	20000fb4 	.word	0x20000fb4
 800aea0:	20000fb0 	.word	0x20000fb0
 800aea4:	200010c4 	.word	0x200010c4
 800aea8:	200010c0 	.word	0x200010c0
 800aeac:	e000ed04 	.word	0xe000ed04

0800aeb0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800aeb0:	b480      	push	{r7}
 800aeb2:	b083      	sub	sp, #12
 800aeb4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800aeb6:	4b05      	ldr	r3, [pc, #20]	@ (800aecc <xTaskGetTickCount+0x1c>)
 800aeb8:	681b      	ldr	r3, [r3, #0]
 800aeba:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800aebc:	687b      	ldr	r3, [r7, #4]
}
 800aebe:	4618      	mov	r0, r3
 800aec0:	370c      	adds	r7, #12
 800aec2:	46bd      	mov	sp, r7
 800aec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aec8:	4770      	bx	lr
 800aeca:	bf00      	nop
 800aecc:	200010b4 	.word	0x200010b4

0800aed0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800aed0:	b580      	push	{r7, lr}
 800aed2:	b086      	sub	sp, #24
 800aed4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800aed6:	2300      	movs	r3, #0
 800aed8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800aeda:	4b4f      	ldr	r3, [pc, #316]	@ (800b018 <xTaskIncrementTick+0x148>)
 800aedc:	681b      	ldr	r3, [r3, #0]
 800aede:	2b00      	cmp	r3, #0
 800aee0:	f040 808f 	bne.w	800b002 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800aee4:	4b4d      	ldr	r3, [pc, #308]	@ (800b01c <xTaskIncrementTick+0x14c>)
 800aee6:	681b      	ldr	r3, [r3, #0]
 800aee8:	3301      	adds	r3, #1
 800aeea:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800aeec:	4a4b      	ldr	r2, [pc, #300]	@ (800b01c <xTaskIncrementTick+0x14c>)
 800aeee:	693b      	ldr	r3, [r7, #16]
 800aef0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800aef2:	693b      	ldr	r3, [r7, #16]
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	d121      	bne.n	800af3c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800aef8:	4b49      	ldr	r3, [pc, #292]	@ (800b020 <xTaskIncrementTick+0x150>)
 800aefa:	681b      	ldr	r3, [r3, #0]
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	2b00      	cmp	r3, #0
 800af00:	d00b      	beq.n	800af1a <xTaskIncrementTick+0x4a>
	__asm volatile
 800af02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af06:	f383 8811 	msr	BASEPRI, r3
 800af0a:	f3bf 8f6f 	isb	sy
 800af0e:	f3bf 8f4f 	dsb	sy
 800af12:	603b      	str	r3, [r7, #0]
}
 800af14:	bf00      	nop
 800af16:	bf00      	nop
 800af18:	e7fd      	b.n	800af16 <xTaskIncrementTick+0x46>
 800af1a:	4b41      	ldr	r3, [pc, #260]	@ (800b020 <xTaskIncrementTick+0x150>)
 800af1c:	681b      	ldr	r3, [r3, #0]
 800af1e:	60fb      	str	r3, [r7, #12]
 800af20:	4b40      	ldr	r3, [pc, #256]	@ (800b024 <xTaskIncrementTick+0x154>)
 800af22:	681b      	ldr	r3, [r3, #0]
 800af24:	4a3e      	ldr	r2, [pc, #248]	@ (800b020 <xTaskIncrementTick+0x150>)
 800af26:	6013      	str	r3, [r2, #0]
 800af28:	4a3e      	ldr	r2, [pc, #248]	@ (800b024 <xTaskIncrementTick+0x154>)
 800af2a:	68fb      	ldr	r3, [r7, #12]
 800af2c:	6013      	str	r3, [r2, #0]
 800af2e:	4b3e      	ldr	r3, [pc, #248]	@ (800b028 <xTaskIncrementTick+0x158>)
 800af30:	681b      	ldr	r3, [r3, #0]
 800af32:	3301      	adds	r3, #1
 800af34:	4a3c      	ldr	r2, [pc, #240]	@ (800b028 <xTaskIncrementTick+0x158>)
 800af36:	6013      	str	r3, [r2, #0]
 800af38:	f000 fa94 	bl	800b464 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800af3c:	4b3b      	ldr	r3, [pc, #236]	@ (800b02c <xTaskIncrementTick+0x15c>)
 800af3e:	681b      	ldr	r3, [r3, #0]
 800af40:	693a      	ldr	r2, [r7, #16]
 800af42:	429a      	cmp	r2, r3
 800af44:	d348      	bcc.n	800afd8 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800af46:	4b36      	ldr	r3, [pc, #216]	@ (800b020 <xTaskIncrementTick+0x150>)
 800af48:	681b      	ldr	r3, [r3, #0]
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	2b00      	cmp	r3, #0
 800af4e:	d104      	bne.n	800af5a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800af50:	4b36      	ldr	r3, [pc, #216]	@ (800b02c <xTaskIncrementTick+0x15c>)
 800af52:	f04f 32ff 	mov.w	r2, #4294967295
 800af56:	601a      	str	r2, [r3, #0]
					break;
 800af58:	e03e      	b.n	800afd8 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800af5a:	4b31      	ldr	r3, [pc, #196]	@ (800b020 <xTaskIncrementTick+0x150>)
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	68db      	ldr	r3, [r3, #12]
 800af60:	68db      	ldr	r3, [r3, #12]
 800af62:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800af64:	68bb      	ldr	r3, [r7, #8]
 800af66:	685b      	ldr	r3, [r3, #4]
 800af68:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800af6a:	693a      	ldr	r2, [r7, #16]
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	429a      	cmp	r2, r3
 800af70:	d203      	bcs.n	800af7a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800af72:	4a2e      	ldr	r2, [pc, #184]	@ (800b02c <xTaskIncrementTick+0x15c>)
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800af78:	e02e      	b.n	800afd8 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800af7a:	68bb      	ldr	r3, [r7, #8]
 800af7c:	3304      	adds	r3, #4
 800af7e:	4618      	mov	r0, r3
 800af80:	f7ff f865 	bl	800a04e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800af84:	68bb      	ldr	r3, [r7, #8]
 800af86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af88:	2b00      	cmp	r3, #0
 800af8a:	d004      	beq.n	800af96 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800af8c:	68bb      	ldr	r3, [r7, #8]
 800af8e:	3318      	adds	r3, #24
 800af90:	4618      	mov	r0, r3
 800af92:	f7ff f85c 	bl	800a04e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800af96:	68bb      	ldr	r3, [r7, #8]
 800af98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af9a:	2201      	movs	r2, #1
 800af9c:	409a      	lsls	r2, r3
 800af9e:	4b24      	ldr	r3, [pc, #144]	@ (800b030 <xTaskIncrementTick+0x160>)
 800afa0:	681b      	ldr	r3, [r3, #0]
 800afa2:	4313      	orrs	r3, r2
 800afa4:	4a22      	ldr	r2, [pc, #136]	@ (800b030 <xTaskIncrementTick+0x160>)
 800afa6:	6013      	str	r3, [r2, #0]
 800afa8:	68bb      	ldr	r3, [r7, #8]
 800afaa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800afac:	4613      	mov	r3, r2
 800afae:	009b      	lsls	r3, r3, #2
 800afb0:	4413      	add	r3, r2
 800afb2:	009b      	lsls	r3, r3, #2
 800afb4:	4a1f      	ldr	r2, [pc, #124]	@ (800b034 <xTaskIncrementTick+0x164>)
 800afb6:	441a      	add	r2, r3
 800afb8:	68bb      	ldr	r3, [r7, #8]
 800afba:	3304      	adds	r3, #4
 800afbc:	4619      	mov	r1, r3
 800afbe:	4610      	mov	r0, r2
 800afc0:	f7fe ffe8 	bl	8009f94 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800afc4:	68bb      	ldr	r3, [r7, #8]
 800afc6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800afc8:	4b1b      	ldr	r3, [pc, #108]	@ (800b038 <xTaskIncrementTick+0x168>)
 800afca:	681b      	ldr	r3, [r3, #0]
 800afcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800afce:	429a      	cmp	r2, r3
 800afd0:	d3b9      	bcc.n	800af46 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800afd2:	2301      	movs	r3, #1
 800afd4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800afd6:	e7b6      	b.n	800af46 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800afd8:	4b17      	ldr	r3, [pc, #92]	@ (800b038 <xTaskIncrementTick+0x168>)
 800afda:	681b      	ldr	r3, [r3, #0]
 800afdc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800afde:	4915      	ldr	r1, [pc, #84]	@ (800b034 <xTaskIncrementTick+0x164>)
 800afe0:	4613      	mov	r3, r2
 800afe2:	009b      	lsls	r3, r3, #2
 800afe4:	4413      	add	r3, r2
 800afe6:	009b      	lsls	r3, r3, #2
 800afe8:	440b      	add	r3, r1
 800afea:	681b      	ldr	r3, [r3, #0]
 800afec:	2b01      	cmp	r3, #1
 800afee:	d901      	bls.n	800aff4 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800aff0:	2301      	movs	r3, #1
 800aff2:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800aff4:	4b11      	ldr	r3, [pc, #68]	@ (800b03c <xTaskIncrementTick+0x16c>)
 800aff6:	681b      	ldr	r3, [r3, #0]
 800aff8:	2b00      	cmp	r3, #0
 800affa:	d007      	beq.n	800b00c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800affc:	2301      	movs	r3, #1
 800affe:	617b      	str	r3, [r7, #20]
 800b000:	e004      	b.n	800b00c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800b002:	4b0f      	ldr	r3, [pc, #60]	@ (800b040 <xTaskIncrementTick+0x170>)
 800b004:	681b      	ldr	r3, [r3, #0]
 800b006:	3301      	adds	r3, #1
 800b008:	4a0d      	ldr	r2, [pc, #52]	@ (800b040 <xTaskIncrementTick+0x170>)
 800b00a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800b00c:	697b      	ldr	r3, [r7, #20]
}
 800b00e:	4618      	mov	r0, r3
 800b010:	3718      	adds	r7, #24
 800b012:	46bd      	mov	sp, r7
 800b014:	bd80      	pop	{r7, pc}
 800b016:	bf00      	nop
 800b018:	200010d8 	.word	0x200010d8
 800b01c:	200010b4 	.word	0x200010b4
 800b020:	20001068 	.word	0x20001068
 800b024:	2000106c 	.word	0x2000106c
 800b028:	200010c8 	.word	0x200010c8
 800b02c:	200010d0 	.word	0x200010d0
 800b030:	200010b8 	.word	0x200010b8
 800b034:	20000fb4 	.word	0x20000fb4
 800b038:	20000fb0 	.word	0x20000fb0
 800b03c:	200010c4 	.word	0x200010c4
 800b040:	200010c0 	.word	0x200010c0

0800b044 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b044:	b480      	push	{r7}
 800b046:	b087      	sub	sp, #28
 800b048:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b04a:	4b2a      	ldr	r3, [pc, #168]	@ (800b0f4 <vTaskSwitchContext+0xb0>)
 800b04c:	681b      	ldr	r3, [r3, #0]
 800b04e:	2b00      	cmp	r3, #0
 800b050:	d003      	beq.n	800b05a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b052:	4b29      	ldr	r3, [pc, #164]	@ (800b0f8 <vTaskSwitchContext+0xb4>)
 800b054:	2201      	movs	r2, #1
 800b056:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b058:	e045      	b.n	800b0e6 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 800b05a:	4b27      	ldr	r3, [pc, #156]	@ (800b0f8 <vTaskSwitchContext+0xb4>)
 800b05c:	2200      	movs	r2, #0
 800b05e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b060:	4b26      	ldr	r3, [pc, #152]	@ (800b0fc <vTaskSwitchContext+0xb8>)
 800b062:	681b      	ldr	r3, [r3, #0]
 800b064:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800b066:	68fb      	ldr	r3, [r7, #12]
 800b068:	fab3 f383 	clz	r3, r3
 800b06c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800b06e:	7afb      	ldrb	r3, [r7, #11]
 800b070:	f1c3 031f 	rsb	r3, r3, #31
 800b074:	617b      	str	r3, [r7, #20]
 800b076:	4922      	ldr	r1, [pc, #136]	@ (800b100 <vTaskSwitchContext+0xbc>)
 800b078:	697a      	ldr	r2, [r7, #20]
 800b07a:	4613      	mov	r3, r2
 800b07c:	009b      	lsls	r3, r3, #2
 800b07e:	4413      	add	r3, r2
 800b080:	009b      	lsls	r3, r3, #2
 800b082:	440b      	add	r3, r1
 800b084:	681b      	ldr	r3, [r3, #0]
 800b086:	2b00      	cmp	r3, #0
 800b088:	d10b      	bne.n	800b0a2 <vTaskSwitchContext+0x5e>
	__asm volatile
 800b08a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b08e:	f383 8811 	msr	BASEPRI, r3
 800b092:	f3bf 8f6f 	isb	sy
 800b096:	f3bf 8f4f 	dsb	sy
 800b09a:	607b      	str	r3, [r7, #4]
}
 800b09c:	bf00      	nop
 800b09e:	bf00      	nop
 800b0a0:	e7fd      	b.n	800b09e <vTaskSwitchContext+0x5a>
 800b0a2:	697a      	ldr	r2, [r7, #20]
 800b0a4:	4613      	mov	r3, r2
 800b0a6:	009b      	lsls	r3, r3, #2
 800b0a8:	4413      	add	r3, r2
 800b0aa:	009b      	lsls	r3, r3, #2
 800b0ac:	4a14      	ldr	r2, [pc, #80]	@ (800b100 <vTaskSwitchContext+0xbc>)
 800b0ae:	4413      	add	r3, r2
 800b0b0:	613b      	str	r3, [r7, #16]
 800b0b2:	693b      	ldr	r3, [r7, #16]
 800b0b4:	685b      	ldr	r3, [r3, #4]
 800b0b6:	685a      	ldr	r2, [r3, #4]
 800b0b8:	693b      	ldr	r3, [r7, #16]
 800b0ba:	605a      	str	r2, [r3, #4]
 800b0bc:	693b      	ldr	r3, [r7, #16]
 800b0be:	685a      	ldr	r2, [r3, #4]
 800b0c0:	693b      	ldr	r3, [r7, #16]
 800b0c2:	3308      	adds	r3, #8
 800b0c4:	429a      	cmp	r2, r3
 800b0c6:	d104      	bne.n	800b0d2 <vTaskSwitchContext+0x8e>
 800b0c8:	693b      	ldr	r3, [r7, #16]
 800b0ca:	685b      	ldr	r3, [r3, #4]
 800b0cc:	685a      	ldr	r2, [r3, #4]
 800b0ce:	693b      	ldr	r3, [r7, #16]
 800b0d0:	605a      	str	r2, [r3, #4]
 800b0d2:	693b      	ldr	r3, [r7, #16]
 800b0d4:	685b      	ldr	r3, [r3, #4]
 800b0d6:	68db      	ldr	r3, [r3, #12]
 800b0d8:	4a0a      	ldr	r2, [pc, #40]	@ (800b104 <vTaskSwitchContext+0xc0>)
 800b0da:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b0dc:	4b09      	ldr	r3, [pc, #36]	@ (800b104 <vTaskSwitchContext+0xc0>)
 800b0de:	681b      	ldr	r3, [r3, #0]
 800b0e0:	334c      	adds	r3, #76	@ 0x4c
 800b0e2:	4a09      	ldr	r2, [pc, #36]	@ (800b108 <vTaskSwitchContext+0xc4>)
 800b0e4:	6013      	str	r3, [r2, #0]
}
 800b0e6:	bf00      	nop
 800b0e8:	371c      	adds	r7, #28
 800b0ea:	46bd      	mov	sp, r7
 800b0ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0f0:	4770      	bx	lr
 800b0f2:	bf00      	nop
 800b0f4:	200010d8 	.word	0x200010d8
 800b0f8:	200010c4 	.word	0x200010c4
 800b0fc:	200010b8 	.word	0x200010b8
 800b100:	20000fb4 	.word	0x20000fb4
 800b104:	20000fb0 	.word	0x20000fb0
 800b108:	2000001c 	.word	0x2000001c

0800b10c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800b10c:	b580      	push	{r7, lr}
 800b10e:	b084      	sub	sp, #16
 800b110:	af00      	add	r7, sp, #0
 800b112:	6078      	str	r0, [r7, #4]
 800b114:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	2b00      	cmp	r3, #0
 800b11a:	d10b      	bne.n	800b134 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800b11c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b120:	f383 8811 	msr	BASEPRI, r3
 800b124:	f3bf 8f6f 	isb	sy
 800b128:	f3bf 8f4f 	dsb	sy
 800b12c:	60fb      	str	r3, [r7, #12]
}
 800b12e:	bf00      	nop
 800b130:	bf00      	nop
 800b132:	e7fd      	b.n	800b130 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b134:	4b07      	ldr	r3, [pc, #28]	@ (800b154 <vTaskPlaceOnEventList+0x48>)
 800b136:	681b      	ldr	r3, [r3, #0]
 800b138:	3318      	adds	r3, #24
 800b13a:	4619      	mov	r1, r3
 800b13c:	6878      	ldr	r0, [r7, #4]
 800b13e:	f7fe ff4d 	bl	8009fdc <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b142:	2101      	movs	r1, #1
 800b144:	6838      	ldr	r0, [r7, #0]
 800b146:	f000 fc4f 	bl	800b9e8 <prvAddCurrentTaskToDelayedList>
}
 800b14a:	bf00      	nop
 800b14c:	3710      	adds	r7, #16
 800b14e:	46bd      	mov	sp, r7
 800b150:	bd80      	pop	{r7, pc}
 800b152:	bf00      	nop
 800b154:	20000fb0 	.word	0x20000fb0

0800b158 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b158:	b580      	push	{r7, lr}
 800b15a:	b086      	sub	sp, #24
 800b15c:	af00      	add	r7, sp, #0
 800b15e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	68db      	ldr	r3, [r3, #12]
 800b164:	68db      	ldr	r3, [r3, #12]
 800b166:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800b168:	693b      	ldr	r3, [r7, #16]
 800b16a:	2b00      	cmp	r3, #0
 800b16c:	d10b      	bne.n	800b186 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800b16e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b172:	f383 8811 	msr	BASEPRI, r3
 800b176:	f3bf 8f6f 	isb	sy
 800b17a:	f3bf 8f4f 	dsb	sy
 800b17e:	60fb      	str	r3, [r7, #12]
}
 800b180:	bf00      	nop
 800b182:	bf00      	nop
 800b184:	e7fd      	b.n	800b182 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800b186:	693b      	ldr	r3, [r7, #16]
 800b188:	3318      	adds	r3, #24
 800b18a:	4618      	mov	r0, r3
 800b18c:	f7fe ff5f 	bl	800a04e <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b190:	4b1d      	ldr	r3, [pc, #116]	@ (800b208 <xTaskRemoveFromEventList+0xb0>)
 800b192:	681b      	ldr	r3, [r3, #0]
 800b194:	2b00      	cmp	r3, #0
 800b196:	d11c      	bne.n	800b1d2 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800b198:	693b      	ldr	r3, [r7, #16]
 800b19a:	3304      	adds	r3, #4
 800b19c:	4618      	mov	r0, r3
 800b19e:	f7fe ff56 	bl	800a04e <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800b1a2:	693b      	ldr	r3, [r7, #16]
 800b1a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b1a6:	2201      	movs	r2, #1
 800b1a8:	409a      	lsls	r2, r3
 800b1aa:	4b18      	ldr	r3, [pc, #96]	@ (800b20c <xTaskRemoveFromEventList+0xb4>)
 800b1ac:	681b      	ldr	r3, [r3, #0]
 800b1ae:	4313      	orrs	r3, r2
 800b1b0:	4a16      	ldr	r2, [pc, #88]	@ (800b20c <xTaskRemoveFromEventList+0xb4>)
 800b1b2:	6013      	str	r3, [r2, #0]
 800b1b4:	693b      	ldr	r3, [r7, #16]
 800b1b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b1b8:	4613      	mov	r3, r2
 800b1ba:	009b      	lsls	r3, r3, #2
 800b1bc:	4413      	add	r3, r2
 800b1be:	009b      	lsls	r3, r3, #2
 800b1c0:	4a13      	ldr	r2, [pc, #76]	@ (800b210 <xTaskRemoveFromEventList+0xb8>)
 800b1c2:	441a      	add	r2, r3
 800b1c4:	693b      	ldr	r3, [r7, #16]
 800b1c6:	3304      	adds	r3, #4
 800b1c8:	4619      	mov	r1, r3
 800b1ca:	4610      	mov	r0, r2
 800b1cc:	f7fe fee2 	bl	8009f94 <vListInsertEnd>
 800b1d0:	e005      	b.n	800b1de <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b1d2:	693b      	ldr	r3, [r7, #16]
 800b1d4:	3318      	adds	r3, #24
 800b1d6:	4619      	mov	r1, r3
 800b1d8:	480e      	ldr	r0, [pc, #56]	@ (800b214 <xTaskRemoveFromEventList+0xbc>)
 800b1da:	f7fe fedb 	bl	8009f94 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b1de:	693b      	ldr	r3, [r7, #16]
 800b1e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b1e2:	4b0d      	ldr	r3, [pc, #52]	@ (800b218 <xTaskRemoveFromEventList+0xc0>)
 800b1e4:	681b      	ldr	r3, [r3, #0]
 800b1e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b1e8:	429a      	cmp	r2, r3
 800b1ea:	d905      	bls.n	800b1f8 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800b1ec:	2301      	movs	r3, #1
 800b1ee:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800b1f0:	4b0a      	ldr	r3, [pc, #40]	@ (800b21c <xTaskRemoveFromEventList+0xc4>)
 800b1f2:	2201      	movs	r2, #1
 800b1f4:	601a      	str	r2, [r3, #0]
 800b1f6:	e001      	b.n	800b1fc <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800b1f8:	2300      	movs	r3, #0
 800b1fa:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800b1fc:	697b      	ldr	r3, [r7, #20]
}
 800b1fe:	4618      	mov	r0, r3
 800b200:	3718      	adds	r7, #24
 800b202:	46bd      	mov	sp, r7
 800b204:	bd80      	pop	{r7, pc}
 800b206:	bf00      	nop
 800b208:	200010d8 	.word	0x200010d8
 800b20c:	200010b8 	.word	0x200010b8
 800b210:	20000fb4 	.word	0x20000fb4
 800b214:	20001070 	.word	0x20001070
 800b218:	20000fb0 	.word	0x20000fb0
 800b21c:	200010c4 	.word	0x200010c4

0800b220 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800b220:	b480      	push	{r7}
 800b222:	b083      	sub	sp, #12
 800b224:	af00      	add	r7, sp, #0
 800b226:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800b228:	4b06      	ldr	r3, [pc, #24]	@ (800b244 <vTaskInternalSetTimeOutState+0x24>)
 800b22a:	681a      	ldr	r2, [r3, #0]
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800b230:	4b05      	ldr	r3, [pc, #20]	@ (800b248 <vTaskInternalSetTimeOutState+0x28>)
 800b232:	681a      	ldr	r2, [r3, #0]
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	605a      	str	r2, [r3, #4]
}
 800b238:	bf00      	nop
 800b23a:	370c      	adds	r7, #12
 800b23c:	46bd      	mov	sp, r7
 800b23e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b242:	4770      	bx	lr
 800b244:	200010c8 	.word	0x200010c8
 800b248:	200010b4 	.word	0x200010b4

0800b24c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800b24c:	b580      	push	{r7, lr}
 800b24e:	b088      	sub	sp, #32
 800b250:	af00      	add	r7, sp, #0
 800b252:	6078      	str	r0, [r7, #4]
 800b254:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	2b00      	cmp	r3, #0
 800b25a:	d10b      	bne.n	800b274 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800b25c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b260:	f383 8811 	msr	BASEPRI, r3
 800b264:	f3bf 8f6f 	isb	sy
 800b268:	f3bf 8f4f 	dsb	sy
 800b26c:	613b      	str	r3, [r7, #16]
}
 800b26e:	bf00      	nop
 800b270:	bf00      	nop
 800b272:	e7fd      	b.n	800b270 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800b274:	683b      	ldr	r3, [r7, #0]
 800b276:	2b00      	cmp	r3, #0
 800b278:	d10b      	bne.n	800b292 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800b27a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b27e:	f383 8811 	msr	BASEPRI, r3
 800b282:	f3bf 8f6f 	isb	sy
 800b286:	f3bf 8f4f 	dsb	sy
 800b28a:	60fb      	str	r3, [r7, #12]
}
 800b28c:	bf00      	nop
 800b28e:	bf00      	nop
 800b290:	e7fd      	b.n	800b28e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800b292:	f000 fd41 	bl	800bd18 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800b296:	4b1d      	ldr	r3, [pc, #116]	@ (800b30c <xTaskCheckForTimeOut+0xc0>)
 800b298:	681b      	ldr	r3, [r3, #0]
 800b29a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	685b      	ldr	r3, [r3, #4]
 800b2a0:	69ba      	ldr	r2, [r7, #24]
 800b2a2:	1ad3      	subs	r3, r2, r3
 800b2a4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800b2a6:	683b      	ldr	r3, [r7, #0]
 800b2a8:	681b      	ldr	r3, [r3, #0]
 800b2aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b2ae:	d102      	bne.n	800b2b6 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800b2b0:	2300      	movs	r3, #0
 800b2b2:	61fb      	str	r3, [r7, #28]
 800b2b4:	e023      	b.n	800b2fe <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	681a      	ldr	r2, [r3, #0]
 800b2ba:	4b15      	ldr	r3, [pc, #84]	@ (800b310 <xTaskCheckForTimeOut+0xc4>)
 800b2bc:	681b      	ldr	r3, [r3, #0]
 800b2be:	429a      	cmp	r2, r3
 800b2c0:	d007      	beq.n	800b2d2 <xTaskCheckForTimeOut+0x86>
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	685b      	ldr	r3, [r3, #4]
 800b2c6:	69ba      	ldr	r2, [r7, #24]
 800b2c8:	429a      	cmp	r2, r3
 800b2ca:	d302      	bcc.n	800b2d2 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800b2cc:	2301      	movs	r3, #1
 800b2ce:	61fb      	str	r3, [r7, #28]
 800b2d0:	e015      	b.n	800b2fe <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b2d2:	683b      	ldr	r3, [r7, #0]
 800b2d4:	681b      	ldr	r3, [r3, #0]
 800b2d6:	697a      	ldr	r2, [r7, #20]
 800b2d8:	429a      	cmp	r2, r3
 800b2da:	d20b      	bcs.n	800b2f4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800b2dc:	683b      	ldr	r3, [r7, #0]
 800b2de:	681a      	ldr	r2, [r3, #0]
 800b2e0:	697b      	ldr	r3, [r7, #20]
 800b2e2:	1ad2      	subs	r2, r2, r3
 800b2e4:	683b      	ldr	r3, [r7, #0]
 800b2e6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800b2e8:	6878      	ldr	r0, [r7, #4]
 800b2ea:	f7ff ff99 	bl	800b220 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800b2ee:	2300      	movs	r3, #0
 800b2f0:	61fb      	str	r3, [r7, #28]
 800b2f2:	e004      	b.n	800b2fe <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800b2f4:	683b      	ldr	r3, [r7, #0]
 800b2f6:	2200      	movs	r2, #0
 800b2f8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800b2fa:	2301      	movs	r3, #1
 800b2fc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800b2fe:	f000 fd3d 	bl	800bd7c <vPortExitCritical>

	return xReturn;
 800b302:	69fb      	ldr	r3, [r7, #28]
}
 800b304:	4618      	mov	r0, r3
 800b306:	3720      	adds	r7, #32
 800b308:	46bd      	mov	sp, r7
 800b30a:	bd80      	pop	{r7, pc}
 800b30c:	200010b4 	.word	0x200010b4
 800b310:	200010c8 	.word	0x200010c8

0800b314 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b314:	b480      	push	{r7}
 800b316:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b318:	4b03      	ldr	r3, [pc, #12]	@ (800b328 <vTaskMissedYield+0x14>)
 800b31a:	2201      	movs	r2, #1
 800b31c:	601a      	str	r2, [r3, #0]
}
 800b31e:	bf00      	nop
 800b320:	46bd      	mov	sp, r7
 800b322:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b326:	4770      	bx	lr
 800b328:	200010c4 	.word	0x200010c4

0800b32c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b32c:	b580      	push	{r7, lr}
 800b32e:	b082      	sub	sp, #8
 800b330:	af00      	add	r7, sp, #0
 800b332:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b334:	f000 f852 	bl	800b3dc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b338:	4b06      	ldr	r3, [pc, #24]	@ (800b354 <prvIdleTask+0x28>)
 800b33a:	681b      	ldr	r3, [r3, #0]
 800b33c:	2b01      	cmp	r3, #1
 800b33e:	d9f9      	bls.n	800b334 <prvIdleTask+0x8>
			{
				taskYIELD();
 800b340:	4b05      	ldr	r3, [pc, #20]	@ (800b358 <prvIdleTask+0x2c>)
 800b342:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b346:	601a      	str	r2, [r3, #0]
 800b348:	f3bf 8f4f 	dsb	sy
 800b34c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800b350:	e7f0      	b.n	800b334 <prvIdleTask+0x8>
 800b352:	bf00      	nop
 800b354:	20000fb4 	.word	0x20000fb4
 800b358:	e000ed04 	.word	0xe000ed04

0800b35c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b35c:	b580      	push	{r7, lr}
 800b35e:	b082      	sub	sp, #8
 800b360:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b362:	2300      	movs	r3, #0
 800b364:	607b      	str	r3, [r7, #4]
 800b366:	e00c      	b.n	800b382 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b368:	687a      	ldr	r2, [r7, #4]
 800b36a:	4613      	mov	r3, r2
 800b36c:	009b      	lsls	r3, r3, #2
 800b36e:	4413      	add	r3, r2
 800b370:	009b      	lsls	r3, r3, #2
 800b372:	4a12      	ldr	r2, [pc, #72]	@ (800b3bc <prvInitialiseTaskLists+0x60>)
 800b374:	4413      	add	r3, r2
 800b376:	4618      	mov	r0, r3
 800b378:	f7fe fddf 	bl	8009f3a <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	3301      	adds	r3, #1
 800b380:	607b      	str	r3, [r7, #4]
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	2b06      	cmp	r3, #6
 800b386:	d9ef      	bls.n	800b368 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b388:	480d      	ldr	r0, [pc, #52]	@ (800b3c0 <prvInitialiseTaskLists+0x64>)
 800b38a:	f7fe fdd6 	bl	8009f3a <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b38e:	480d      	ldr	r0, [pc, #52]	@ (800b3c4 <prvInitialiseTaskLists+0x68>)
 800b390:	f7fe fdd3 	bl	8009f3a <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b394:	480c      	ldr	r0, [pc, #48]	@ (800b3c8 <prvInitialiseTaskLists+0x6c>)
 800b396:	f7fe fdd0 	bl	8009f3a <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b39a:	480c      	ldr	r0, [pc, #48]	@ (800b3cc <prvInitialiseTaskLists+0x70>)
 800b39c:	f7fe fdcd 	bl	8009f3a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b3a0:	480b      	ldr	r0, [pc, #44]	@ (800b3d0 <prvInitialiseTaskLists+0x74>)
 800b3a2:	f7fe fdca 	bl	8009f3a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b3a6:	4b0b      	ldr	r3, [pc, #44]	@ (800b3d4 <prvInitialiseTaskLists+0x78>)
 800b3a8:	4a05      	ldr	r2, [pc, #20]	@ (800b3c0 <prvInitialiseTaskLists+0x64>)
 800b3aa:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b3ac:	4b0a      	ldr	r3, [pc, #40]	@ (800b3d8 <prvInitialiseTaskLists+0x7c>)
 800b3ae:	4a05      	ldr	r2, [pc, #20]	@ (800b3c4 <prvInitialiseTaskLists+0x68>)
 800b3b0:	601a      	str	r2, [r3, #0]
}
 800b3b2:	bf00      	nop
 800b3b4:	3708      	adds	r7, #8
 800b3b6:	46bd      	mov	sp, r7
 800b3b8:	bd80      	pop	{r7, pc}
 800b3ba:	bf00      	nop
 800b3bc:	20000fb4 	.word	0x20000fb4
 800b3c0:	20001040 	.word	0x20001040
 800b3c4:	20001054 	.word	0x20001054
 800b3c8:	20001070 	.word	0x20001070
 800b3cc:	20001084 	.word	0x20001084
 800b3d0:	2000109c 	.word	0x2000109c
 800b3d4:	20001068 	.word	0x20001068
 800b3d8:	2000106c 	.word	0x2000106c

0800b3dc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b3dc:	b580      	push	{r7, lr}
 800b3de:	b082      	sub	sp, #8
 800b3e0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b3e2:	e019      	b.n	800b418 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800b3e4:	f000 fc98 	bl	800bd18 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b3e8:	4b10      	ldr	r3, [pc, #64]	@ (800b42c <prvCheckTasksWaitingTermination+0x50>)
 800b3ea:	68db      	ldr	r3, [r3, #12]
 800b3ec:	68db      	ldr	r3, [r3, #12]
 800b3ee:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	3304      	adds	r3, #4
 800b3f4:	4618      	mov	r0, r3
 800b3f6:	f7fe fe2a 	bl	800a04e <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b3fa:	4b0d      	ldr	r3, [pc, #52]	@ (800b430 <prvCheckTasksWaitingTermination+0x54>)
 800b3fc:	681b      	ldr	r3, [r3, #0]
 800b3fe:	3b01      	subs	r3, #1
 800b400:	4a0b      	ldr	r2, [pc, #44]	@ (800b430 <prvCheckTasksWaitingTermination+0x54>)
 800b402:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b404:	4b0b      	ldr	r3, [pc, #44]	@ (800b434 <prvCheckTasksWaitingTermination+0x58>)
 800b406:	681b      	ldr	r3, [r3, #0]
 800b408:	3b01      	subs	r3, #1
 800b40a:	4a0a      	ldr	r2, [pc, #40]	@ (800b434 <prvCheckTasksWaitingTermination+0x58>)
 800b40c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b40e:	f000 fcb5 	bl	800bd7c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b412:	6878      	ldr	r0, [r7, #4]
 800b414:	f000 f810 	bl	800b438 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b418:	4b06      	ldr	r3, [pc, #24]	@ (800b434 <prvCheckTasksWaitingTermination+0x58>)
 800b41a:	681b      	ldr	r3, [r3, #0]
 800b41c:	2b00      	cmp	r3, #0
 800b41e:	d1e1      	bne.n	800b3e4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b420:	bf00      	nop
 800b422:	bf00      	nop
 800b424:	3708      	adds	r7, #8
 800b426:	46bd      	mov	sp, r7
 800b428:	bd80      	pop	{r7, pc}
 800b42a:	bf00      	nop
 800b42c:	20001084 	.word	0x20001084
 800b430:	200010b0 	.word	0x200010b0
 800b434:	20001098 	.word	0x20001098

0800b438 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b438:	b580      	push	{r7, lr}
 800b43a:	b082      	sub	sp, #8
 800b43c:	af00      	add	r7, sp, #0
 800b43e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	334c      	adds	r3, #76	@ 0x4c
 800b444:	4618      	mov	r0, r3
 800b446:	f002 f823 	bl	800d490 <_reclaim_reent>

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b44e:	4618      	mov	r0, r3
 800b450:	f000 fe52 	bl	800c0f8 <vPortFree>
			vPortFree( pxTCB );
 800b454:	6878      	ldr	r0, [r7, #4]
 800b456:	f000 fe4f 	bl	800c0f8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b45a:	bf00      	nop
 800b45c:	3708      	adds	r7, #8
 800b45e:	46bd      	mov	sp, r7
 800b460:	bd80      	pop	{r7, pc}
	...

0800b464 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b464:	b480      	push	{r7}
 800b466:	b083      	sub	sp, #12
 800b468:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b46a:	4b0c      	ldr	r3, [pc, #48]	@ (800b49c <prvResetNextTaskUnblockTime+0x38>)
 800b46c:	681b      	ldr	r3, [r3, #0]
 800b46e:	681b      	ldr	r3, [r3, #0]
 800b470:	2b00      	cmp	r3, #0
 800b472:	d104      	bne.n	800b47e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b474:	4b0a      	ldr	r3, [pc, #40]	@ (800b4a0 <prvResetNextTaskUnblockTime+0x3c>)
 800b476:	f04f 32ff 	mov.w	r2, #4294967295
 800b47a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b47c:	e008      	b.n	800b490 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b47e:	4b07      	ldr	r3, [pc, #28]	@ (800b49c <prvResetNextTaskUnblockTime+0x38>)
 800b480:	681b      	ldr	r3, [r3, #0]
 800b482:	68db      	ldr	r3, [r3, #12]
 800b484:	68db      	ldr	r3, [r3, #12]
 800b486:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	685b      	ldr	r3, [r3, #4]
 800b48c:	4a04      	ldr	r2, [pc, #16]	@ (800b4a0 <prvResetNextTaskUnblockTime+0x3c>)
 800b48e:	6013      	str	r3, [r2, #0]
}
 800b490:	bf00      	nop
 800b492:	370c      	adds	r7, #12
 800b494:	46bd      	mov	sp, r7
 800b496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b49a:	4770      	bx	lr
 800b49c:	20001068 	.word	0x20001068
 800b4a0:	200010d0 	.word	0x200010d0

0800b4a4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b4a4:	b480      	push	{r7}
 800b4a6:	b083      	sub	sp, #12
 800b4a8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b4aa:	4b0b      	ldr	r3, [pc, #44]	@ (800b4d8 <xTaskGetSchedulerState+0x34>)
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	2b00      	cmp	r3, #0
 800b4b0:	d102      	bne.n	800b4b8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b4b2:	2301      	movs	r3, #1
 800b4b4:	607b      	str	r3, [r7, #4]
 800b4b6:	e008      	b.n	800b4ca <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b4b8:	4b08      	ldr	r3, [pc, #32]	@ (800b4dc <xTaskGetSchedulerState+0x38>)
 800b4ba:	681b      	ldr	r3, [r3, #0]
 800b4bc:	2b00      	cmp	r3, #0
 800b4be:	d102      	bne.n	800b4c6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b4c0:	2302      	movs	r3, #2
 800b4c2:	607b      	str	r3, [r7, #4]
 800b4c4:	e001      	b.n	800b4ca <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b4c6:	2300      	movs	r3, #0
 800b4c8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b4ca:	687b      	ldr	r3, [r7, #4]
	}
 800b4cc:	4618      	mov	r0, r3
 800b4ce:	370c      	adds	r7, #12
 800b4d0:	46bd      	mov	sp, r7
 800b4d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4d6:	4770      	bx	lr
 800b4d8:	200010bc 	.word	0x200010bc
 800b4dc:	200010d8 	.word	0x200010d8

0800b4e0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800b4e0:	b580      	push	{r7, lr}
 800b4e2:	b084      	sub	sp, #16
 800b4e4:	af00      	add	r7, sp, #0
 800b4e6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800b4ec:	2300      	movs	r3, #0
 800b4ee:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	d05e      	beq.n	800b5b4 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800b4f6:	68bb      	ldr	r3, [r7, #8]
 800b4f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b4fa:	4b31      	ldr	r3, [pc, #196]	@ (800b5c0 <xTaskPriorityInherit+0xe0>)
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b500:	429a      	cmp	r2, r3
 800b502:	d24e      	bcs.n	800b5a2 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800b504:	68bb      	ldr	r3, [r7, #8]
 800b506:	699b      	ldr	r3, [r3, #24]
 800b508:	2b00      	cmp	r3, #0
 800b50a:	db06      	blt.n	800b51a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b50c:	4b2c      	ldr	r3, [pc, #176]	@ (800b5c0 <xTaskPriorityInherit+0xe0>)
 800b50e:	681b      	ldr	r3, [r3, #0]
 800b510:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b512:	f1c3 0207 	rsb	r2, r3, #7
 800b516:	68bb      	ldr	r3, [r7, #8]
 800b518:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800b51a:	68bb      	ldr	r3, [r7, #8]
 800b51c:	6959      	ldr	r1, [r3, #20]
 800b51e:	68bb      	ldr	r3, [r7, #8]
 800b520:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b522:	4613      	mov	r3, r2
 800b524:	009b      	lsls	r3, r3, #2
 800b526:	4413      	add	r3, r2
 800b528:	009b      	lsls	r3, r3, #2
 800b52a:	4a26      	ldr	r2, [pc, #152]	@ (800b5c4 <xTaskPriorityInherit+0xe4>)
 800b52c:	4413      	add	r3, r2
 800b52e:	4299      	cmp	r1, r3
 800b530:	d12f      	bne.n	800b592 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b532:	68bb      	ldr	r3, [r7, #8]
 800b534:	3304      	adds	r3, #4
 800b536:	4618      	mov	r0, r3
 800b538:	f7fe fd89 	bl	800a04e <uxListRemove>
 800b53c:	4603      	mov	r3, r0
 800b53e:	2b00      	cmp	r3, #0
 800b540:	d10a      	bne.n	800b558 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800b542:	68bb      	ldr	r3, [r7, #8]
 800b544:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b546:	2201      	movs	r2, #1
 800b548:	fa02 f303 	lsl.w	r3, r2, r3
 800b54c:	43da      	mvns	r2, r3
 800b54e:	4b1e      	ldr	r3, [pc, #120]	@ (800b5c8 <xTaskPriorityInherit+0xe8>)
 800b550:	681b      	ldr	r3, [r3, #0]
 800b552:	4013      	ands	r3, r2
 800b554:	4a1c      	ldr	r2, [pc, #112]	@ (800b5c8 <xTaskPriorityInherit+0xe8>)
 800b556:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b558:	4b19      	ldr	r3, [pc, #100]	@ (800b5c0 <xTaskPriorityInherit+0xe0>)
 800b55a:	681b      	ldr	r3, [r3, #0]
 800b55c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b55e:	68bb      	ldr	r3, [r7, #8]
 800b560:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800b562:	68bb      	ldr	r3, [r7, #8]
 800b564:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b566:	2201      	movs	r2, #1
 800b568:	409a      	lsls	r2, r3
 800b56a:	4b17      	ldr	r3, [pc, #92]	@ (800b5c8 <xTaskPriorityInherit+0xe8>)
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	4313      	orrs	r3, r2
 800b570:	4a15      	ldr	r2, [pc, #84]	@ (800b5c8 <xTaskPriorityInherit+0xe8>)
 800b572:	6013      	str	r3, [r2, #0]
 800b574:	68bb      	ldr	r3, [r7, #8]
 800b576:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b578:	4613      	mov	r3, r2
 800b57a:	009b      	lsls	r3, r3, #2
 800b57c:	4413      	add	r3, r2
 800b57e:	009b      	lsls	r3, r3, #2
 800b580:	4a10      	ldr	r2, [pc, #64]	@ (800b5c4 <xTaskPriorityInherit+0xe4>)
 800b582:	441a      	add	r2, r3
 800b584:	68bb      	ldr	r3, [r7, #8]
 800b586:	3304      	adds	r3, #4
 800b588:	4619      	mov	r1, r3
 800b58a:	4610      	mov	r0, r2
 800b58c:	f7fe fd02 	bl	8009f94 <vListInsertEnd>
 800b590:	e004      	b.n	800b59c <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b592:	4b0b      	ldr	r3, [pc, #44]	@ (800b5c0 <xTaskPriorityInherit+0xe0>)
 800b594:	681b      	ldr	r3, [r3, #0]
 800b596:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b598:	68bb      	ldr	r3, [r7, #8]
 800b59a:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800b59c:	2301      	movs	r3, #1
 800b59e:	60fb      	str	r3, [r7, #12]
 800b5a0:	e008      	b.n	800b5b4 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800b5a2:	68bb      	ldr	r3, [r7, #8]
 800b5a4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b5a6:	4b06      	ldr	r3, [pc, #24]	@ (800b5c0 <xTaskPriorityInherit+0xe0>)
 800b5a8:	681b      	ldr	r3, [r3, #0]
 800b5aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b5ac:	429a      	cmp	r2, r3
 800b5ae:	d201      	bcs.n	800b5b4 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800b5b0:	2301      	movs	r3, #1
 800b5b2:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b5b4:	68fb      	ldr	r3, [r7, #12]
	}
 800b5b6:	4618      	mov	r0, r3
 800b5b8:	3710      	adds	r7, #16
 800b5ba:	46bd      	mov	sp, r7
 800b5bc:	bd80      	pop	{r7, pc}
 800b5be:	bf00      	nop
 800b5c0:	20000fb0 	.word	0x20000fb0
 800b5c4:	20000fb4 	.word	0x20000fb4
 800b5c8:	200010b8 	.word	0x200010b8

0800b5cc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b5cc:	b580      	push	{r7, lr}
 800b5ce:	b086      	sub	sp, #24
 800b5d0:	af00      	add	r7, sp, #0
 800b5d2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800b5d8:	2300      	movs	r3, #0
 800b5da:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	2b00      	cmp	r3, #0
 800b5e0:	d070      	beq.n	800b6c4 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800b5e2:	4b3b      	ldr	r3, [pc, #236]	@ (800b6d0 <xTaskPriorityDisinherit+0x104>)
 800b5e4:	681b      	ldr	r3, [r3, #0]
 800b5e6:	693a      	ldr	r2, [r7, #16]
 800b5e8:	429a      	cmp	r2, r3
 800b5ea:	d00b      	beq.n	800b604 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800b5ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5f0:	f383 8811 	msr	BASEPRI, r3
 800b5f4:	f3bf 8f6f 	isb	sy
 800b5f8:	f3bf 8f4f 	dsb	sy
 800b5fc:	60fb      	str	r3, [r7, #12]
}
 800b5fe:	bf00      	nop
 800b600:	bf00      	nop
 800b602:	e7fd      	b.n	800b600 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800b604:	693b      	ldr	r3, [r7, #16]
 800b606:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b608:	2b00      	cmp	r3, #0
 800b60a:	d10b      	bne.n	800b624 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800b60c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b610:	f383 8811 	msr	BASEPRI, r3
 800b614:	f3bf 8f6f 	isb	sy
 800b618:	f3bf 8f4f 	dsb	sy
 800b61c:	60bb      	str	r3, [r7, #8]
}
 800b61e:	bf00      	nop
 800b620:	bf00      	nop
 800b622:	e7fd      	b.n	800b620 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800b624:	693b      	ldr	r3, [r7, #16]
 800b626:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b628:	1e5a      	subs	r2, r3, #1
 800b62a:	693b      	ldr	r3, [r7, #16]
 800b62c:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b62e:	693b      	ldr	r3, [r7, #16]
 800b630:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b632:	693b      	ldr	r3, [r7, #16]
 800b634:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b636:	429a      	cmp	r2, r3
 800b638:	d044      	beq.n	800b6c4 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b63a:	693b      	ldr	r3, [r7, #16]
 800b63c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b63e:	2b00      	cmp	r3, #0
 800b640:	d140      	bne.n	800b6c4 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b642:	693b      	ldr	r3, [r7, #16]
 800b644:	3304      	adds	r3, #4
 800b646:	4618      	mov	r0, r3
 800b648:	f7fe fd01 	bl	800a04e <uxListRemove>
 800b64c:	4603      	mov	r3, r0
 800b64e:	2b00      	cmp	r3, #0
 800b650:	d115      	bne.n	800b67e <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800b652:	693b      	ldr	r3, [r7, #16]
 800b654:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b656:	491f      	ldr	r1, [pc, #124]	@ (800b6d4 <xTaskPriorityDisinherit+0x108>)
 800b658:	4613      	mov	r3, r2
 800b65a:	009b      	lsls	r3, r3, #2
 800b65c:	4413      	add	r3, r2
 800b65e:	009b      	lsls	r3, r3, #2
 800b660:	440b      	add	r3, r1
 800b662:	681b      	ldr	r3, [r3, #0]
 800b664:	2b00      	cmp	r3, #0
 800b666:	d10a      	bne.n	800b67e <xTaskPriorityDisinherit+0xb2>
 800b668:	693b      	ldr	r3, [r7, #16]
 800b66a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b66c:	2201      	movs	r2, #1
 800b66e:	fa02 f303 	lsl.w	r3, r2, r3
 800b672:	43da      	mvns	r2, r3
 800b674:	4b18      	ldr	r3, [pc, #96]	@ (800b6d8 <xTaskPriorityDisinherit+0x10c>)
 800b676:	681b      	ldr	r3, [r3, #0]
 800b678:	4013      	ands	r3, r2
 800b67a:	4a17      	ldr	r2, [pc, #92]	@ (800b6d8 <xTaskPriorityDisinherit+0x10c>)
 800b67c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b67e:	693b      	ldr	r3, [r7, #16]
 800b680:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b682:	693b      	ldr	r3, [r7, #16]
 800b684:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b686:	693b      	ldr	r3, [r7, #16]
 800b688:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b68a:	f1c3 0207 	rsb	r2, r3, #7
 800b68e:	693b      	ldr	r3, [r7, #16]
 800b690:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b692:	693b      	ldr	r3, [r7, #16]
 800b694:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b696:	2201      	movs	r2, #1
 800b698:	409a      	lsls	r2, r3
 800b69a:	4b0f      	ldr	r3, [pc, #60]	@ (800b6d8 <xTaskPriorityDisinherit+0x10c>)
 800b69c:	681b      	ldr	r3, [r3, #0]
 800b69e:	4313      	orrs	r3, r2
 800b6a0:	4a0d      	ldr	r2, [pc, #52]	@ (800b6d8 <xTaskPriorityDisinherit+0x10c>)
 800b6a2:	6013      	str	r3, [r2, #0]
 800b6a4:	693b      	ldr	r3, [r7, #16]
 800b6a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b6a8:	4613      	mov	r3, r2
 800b6aa:	009b      	lsls	r3, r3, #2
 800b6ac:	4413      	add	r3, r2
 800b6ae:	009b      	lsls	r3, r3, #2
 800b6b0:	4a08      	ldr	r2, [pc, #32]	@ (800b6d4 <xTaskPriorityDisinherit+0x108>)
 800b6b2:	441a      	add	r2, r3
 800b6b4:	693b      	ldr	r3, [r7, #16]
 800b6b6:	3304      	adds	r3, #4
 800b6b8:	4619      	mov	r1, r3
 800b6ba:	4610      	mov	r0, r2
 800b6bc:	f7fe fc6a 	bl	8009f94 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b6c0:	2301      	movs	r3, #1
 800b6c2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b6c4:	697b      	ldr	r3, [r7, #20]
	}
 800b6c6:	4618      	mov	r0, r3
 800b6c8:	3718      	adds	r7, #24
 800b6ca:	46bd      	mov	sp, r7
 800b6cc:	bd80      	pop	{r7, pc}
 800b6ce:	bf00      	nop
 800b6d0:	20000fb0 	.word	0x20000fb0
 800b6d4:	20000fb4 	.word	0x20000fb4
 800b6d8:	200010b8 	.word	0x200010b8

0800b6dc <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800b6dc:	b580      	push	{r7, lr}
 800b6de:	b088      	sub	sp, #32
 800b6e0:	af00      	add	r7, sp, #0
 800b6e2:	6078      	str	r0, [r7, #4]
 800b6e4:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800b6ea:	2301      	movs	r3, #1
 800b6ec:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	2b00      	cmp	r3, #0
 800b6f2:	d079      	beq.n	800b7e8 <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800b6f4:	69bb      	ldr	r3, [r7, #24]
 800b6f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	d10b      	bne.n	800b714 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800b6fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b700:	f383 8811 	msr	BASEPRI, r3
 800b704:	f3bf 8f6f 	isb	sy
 800b708:	f3bf 8f4f 	dsb	sy
 800b70c:	60fb      	str	r3, [r7, #12]
}
 800b70e:	bf00      	nop
 800b710:	bf00      	nop
 800b712:	e7fd      	b.n	800b710 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800b714:	69bb      	ldr	r3, [r7, #24]
 800b716:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b718:	683a      	ldr	r2, [r7, #0]
 800b71a:	429a      	cmp	r2, r3
 800b71c:	d902      	bls.n	800b724 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800b71e:	683b      	ldr	r3, [r7, #0]
 800b720:	61fb      	str	r3, [r7, #28]
 800b722:	e002      	b.n	800b72a <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800b724:	69bb      	ldr	r3, [r7, #24]
 800b726:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b728:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800b72a:	69bb      	ldr	r3, [r7, #24]
 800b72c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b72e:	69fa      	ldr	r2, [r7, #28]
 800b730:	429a      	cmp	r2, r3
 800b732:	d059      	beq.n	800b7e8 <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800b734:	69bb      	ldr	r3, [r7, #24]
 800b736:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b738:	697a      	ldr	r2, [r7, #20]
 800b73a:	429a      	cmp	r2, r3
 800b73c:	d154      	bne.n	800b7e8 <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800b73e:	4b2c      	ldr	r3, [pc, #176]	@ (800b7f0 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800b740:	681b      	ldr	r3, [r3, #0]
 800b742:	69ba      	ldr	r2, [r7, #24]
 800b744:	429a      	cmp	r2, r3
 800b746:	d10b      	bne.n	800b760 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800b748:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b74c:	f383 8811 	msr	BASEPRI, r3
 800b750:	f3bf 8f6f 	isb	sy
 800b754:	f3bf 8f4f 	dsb	sy
 800b758:	60bb      	str	r3, [r7, #8]
}
 800b75a:	bf00      	nop
 800b75c:	bf00      	nop
 800b75e:	e7fd      	b.n	800b75c <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800b760:	69bb      	ldr	r3, [r7, #24]
 800b762:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b764:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800b766:	69bb      	ldr	r3, [r7, #24]
 800b768:	69fa      	ldr	r2, [r7, #28]
 800b76a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800b76c:	69bb      	ldr	r3, [r7, #24]
 800b76e:	699b      	ldr	r3, [r3, #24]
 800b770:	2b00      	cmp	r3, #0
 800b772:	db04      	blt.n	800b77e <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b774:	69fb      	ldr	r3, [r7, #28]
 800b776:	f1c3 0207 	rsb	r2, r3, #7
 800b77a:	69bb      	ldr	r3, [r7, #24]
 800b77c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800b77e:	69bb      	ldr	r3, [r7, #24]
 800b780:	6959      	ldr	r1, [r3, #20]
 800b782:	693a      	ldr	r2, [r7, #16]
 800b784:	4613      	mov	r3, r2
 800b786:	009b      	lsls	r3, r3, #2
 800b788:	4413      	add	r3, r2
 800b78a:	009b      	lsls	r3, r3, #2
 800b78c:	4a19      	ldr	r2, [pc, #100]	@ (800b7f4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800b78e:	4413      	add	r3, r2
 800b790:	4299      	cmp	r1, r3
 800b792:	d129      	bne.n	800b7e8 <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b794:	69bb      	ldr	r3, [r7, #24]
 800b796:	3304      	adds	r3, #4
 800b798:	4618      	mov	r0, r3
 800b79a:	f7fe fc58 	bl	800a04e <uxListRemove>
 800b79e:	4603      	mov	r3, r0
 800b7a0:	2b00      	cmp	r3, #0
 800b7a2:	d10a      	bne.n	800b7ba <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800b7a4:	69bb      	ldr	r3, [r7, #24]
 800b7a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b7a8:	2201      	movs	r2, #1
 800b7aa:	fa02 f303 	lsl.w	r3, r2, r3
 800b7ae:	43da      	mvns	r2, r3
 800b7b0:	4b11      	ldr	r3, [pc, #68]	@ (800b7f8 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800b7b2:	681b      	ldr	r3, [r3, #0]
 800b7b4:	4013      	ands	r3, r2
 800b7b6:	4a10      	ldr	r2, [pc, #64]	@ (800b7f8 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800b7b8:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800b7ba:	69bb      	ldr	r3, [r7, #24]
 800b7bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b7be:	2201      	movs	r2, #1
 800b7c0:	409a      	lsls	r2, r3
 800b7c2:	4b0d      	ldr	r3, [pc, #52]	@ (800b7f8 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800b7c4:	681b      	ldr	r3, [r3, #0]
 800b7c6:	4313      	orrs	r3, r2
 800b7c8:	4a0b      	ldr	r2, [pc, #44]	@ (800b7f8 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800b7ca:	6013      	str	r3, [r2, #0]
 800b7cc:	69bb      	ldr	r3, [r7, #24]
 800b7ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b7d0:	4613      	mov	r3, r2
 800b7d2:	009b      	lsls	r3, r3, #2
 800b7d4:	4413      	add	r3, r2
 800b7d6:	009b      	lsls	r3, r3, #2
 800b7d8:	4a06      	ldr	r2, [pc, #24]	@ (800b7f4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800b7da:	441a      	add	r2, r3
 800b7dc:	69bb      	ldr	r3, [r7, #24]
 800b7de:	3304      	adds	r3, #4
 800b7e0:	4619      	mov	r1, r3
 800b7e2:	4610      	mov	r0, r2
 800b7e4:	f7fe fbd6 	bl	8009f94 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b7e8:	bf00      	nop
 800b7ea:	3720      	adds	r7, #32
 800b7ec:	46bd      	mov	sp, r7
 800b7ee:	bd80      	pop	{r7, pc}
 800b7f0:	20000fb0 	.word	0x20000fb0
 800b7f4:	20000fb4 	.word	0x20000fb4
 800b7f8:	200010b8 	.word	0x200010b8

0800b7fc <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800b7fc:	b480      	push	{r7}
 800b7fe:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800b800:	4b07      	ldr	r3, [pc, #28]	@ (800b820 <pvTaskIncrementMutexHeldCount+0x24>)
 800b802:	681b      	ldr	r3, [r3, #0]
 800b804:	2b00      	cmp	r3, #0
 800b806:	d004      	beq.n	800b812 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800b808:	4b05      	ldr	r3, [pc, #20]	@ (800b820 <pvTaskIncrementMutexHeldCount+0x24>)
 800b80a:	681b      	ldr	r3, [r3, #0]
 800b80c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b80e:	3201      	adds	r2, #1
 800b810:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 800b812:	4b03      	ldr	r3, [pc, #12]	@ (800b820 <pvTaskIncrementMutexHeldCount+0x24>)
 800b814:	681b      	ldr	r3, [r3, #0]
	}
 800b816:	4618      	mov	r0, r3
 800b818:	46bd      	mov	sp, r7
 800b81a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b81e:	4770      	bx	lr
 800b820:	20000fb0 	.word	0x20000fb0

0800b824 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 800b824:	b580      	push	{r7, lr}
 800b826:	b084      	sub	sp, #16
 800b828:	af00      	add	r7, sp, #0
 800b82a:	6078      	str	r0, [r7, #4]
 800b82c:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 800b82e:	f000 fa73 	bl	800bd18 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 800b832:	4b20      	ldr	r3, [pc, #128]	@ (800b8b4 <ulTaskNotifyTake+0x90>)
 800b834:	681b      	ldr	r3, [r3, #0]
 800b836:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b83a:	2b00      	cmp	r3, #0
 800b83c:	d113      	bne.n	800b866 <ulTaskNotifyTake+0x42>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800b83e:	4b1d      	ldr	r3, [pc, #116]	@ (800b8b4 <ulTaskNotifyTake+0x90>)
 800b840:	681b      	ldr	r3, [r3, #0]
 800b842:	2201      	movs	r2, #1
 800b844:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c

				if( xTicksToWait > ( TickType_t ) 0 )
 800b848:	683b      	ldr	r3, [r7, #0]
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	d00b      	beq.n	800b866 <ulTaskNotifyTake+0x42>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b84e:	2101      	movs	r1, #1
 800b850:	6838      	ldr	r0, [r7, #0]
 800b852:	f000 f8c9 	bl	800b9e8 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800b856:	4b18      	ldr	r3, [pc, #96]	@ (800b8b8 <ulTaskNotifyTake+0x94>)
 800b858:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b85c:	601a      	str	r2, [r3, #0]
 800b85e:	f3bf 8f4f 	dsb	sy
 800b862:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800b866:	f000 fa89 	bl	800bd7c <vPortExitCritical>

		taskENTER_CRITICAL();
 800b86a:	f000 fa55 	bl	800bd18 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 800b86e:	4b11      	ldr	r3, [pc, #68]	@ (800b8b4 <ulTaskNotifyTake+0x90>)
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b876:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 800b878:	68fb      	ldr	r3, [r7, #12]
 800b87a:	2b00      	cmp	r3, #0
 800b87c:	d00e      	beq.n	800b89c <ulTaskNotifyTake+0x78>
			{
				if( xClearCountOnExit != pdFALSE )
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	2b00      	cmp	r3, #0
 800b882:	d005      	beq.n	800b890 <ulTaskNotifyTake+0x6c>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 800b884:	4b0b      	ldr	r3, [pc, #44]	@ (800b8b4 <ulTaskNotifyTake+0x90>)
 800b886:	681b      	ldr	r3, [r3, #0]
 800b888:	2200      	movs	r2, #0
 800b88a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 800b88e:	e005      	b.n	800b89c <ulTaskNotifyTake+0x78>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 800b890:	4b08      	ldr	r3, [pc, #32]	@ (800b8b4 <ulTaskNotifyTake+0x90>)
 800b892:	681b      	ldr	r3, [r3, #0]
 800b894:	68fa      	ldr	r2, [r7, #12]
 800b896:	3a01      	subs	r2, #1
 800b898:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b89c:	4b05      	ldr	r3, [pc, #20]	@ (800b8b4 <ulTaskNotifyTake+0x90>)
 800b89e:	681b      	ldr	r3, [r3, #0]
 800b8a0:	2200      	movs	r2, #0
 800b8a2:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
		}
		taskEXIT_CRITICAL();
 800b8a6:	f000 fa69 	bl	800bd7c <vPortExitCritical>

		return ulReturn;
 800b8aa:	68fb      	ldr	r3, [r7, #12]
	}
 800b8ac:	4618      	mov	r0, r3
 800b8ae:	3710      	adds	r7, #16
 800b8b0:	46bd      	mov	sp, r7
 800b8b2:	bd80      	pop	{r7, pc}
 800b8b4:	20000fb0 	.word	0x20000fb0
 800b8b8:	e000ed04 	.word	0xe000ed04

0800b8bc <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800b8bc:	b580      	push	{r7, lr}
 800b8be:	b08a      	sub	sp, #40	@ 0x28
 800b8c0:	af00      	add	r7, sp, #0
 800b8c2:	6078      	str	r0, [r7, #4]
 800b8c4:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	2b00      	cmp	r3, #0
 800b8ca:	d10b      	bne.n	800b8e4 <vTaskNotifyGiveFromISR+0x28>
	__asm volatile
 800b8cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b8d0:	f383 8811 	msr	BASEPRI, r3
 800b8d4:	f3bf 8f6f 	isb	sy
 800b8d8:	f3bf 8f4f 	dsb	sy
 800b8dc:	61bb      	str	r3, [r7, #24]
}
 800b8de:	bf00      	nop
 800b8e0:	bf00      	nop
 800b8e2:	e7fd      	b.n	800b8e0 <vTaskNotifyGiveFromISR+0x24>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b8e4:	f000 faf8 	bl	800bed8 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	627b      	str	r3, [r7, #36]	@ 0x24

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800b8ec:	f3ef 8211 	mrs	r2, BASEPRI
 800b8f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b8f4:	f383 8811 	msr	BASEPRI, r3
 800b8f8:	f3bf 8f6f 	isb	sy
 800b8fc:	f3bf 8f4f 	dsb	sy
 800b900:	617a      	str	r2, [r7, #20]
 800b902:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800b904:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b906:	623b      	str	r3, [r7, #32]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800b908:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b90a:	f893 309c 	ldrb.w	r3, [r3, #156]	@ 0x9c
 800b90e:	77fb      	strb	r3, [r7, #31]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800b910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b912:	2202      	movs	r2, #2
 800b914:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 800b918:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b91a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b91e:	1c5a      	adds	r2, r3, #1
 800b920:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b922:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800b926:	7ffb      	ldrb	r3, [r7, #31]
 800b928:	2b01      	cmp	r3, #1
 800b92a:	d146      	bne.n	800b9ba <vTaskNotifyGiveFromISR+0xfe>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800b92c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b92e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b930:	2b00      	cmp	r3, #0
 800b932:	d00b      	beq.n	800b94c <vTaskNotifyGiveFromISR+0x90>
	__asm volatile
 800b934:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b938:	f383 8811 	msr	BASEPRI, r3
 800b93c:	f3bf 8f6f 	isb	sy
 800b940:	f3bf 8f4f 	dsb	sy
 800b944:	60fb      	str	r3, [r7, #12]
}
 800b946:	bf00      	nop
 800b948:	bf00      	nop
 800b94a:	e7fd      	b.n	800b948 <vTaskNotifyGiveFromISR+0x8c>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b94c:	4b20      	ldr	r3, [pc, #128]	@ (800b9d0 <vTaskNotifyGiveFromISR+0x114>)
 800b94e:	681b      	ldr	r3, [r3, #0]
 800b950:	2b00      	cmp	r3, #0
 800b952:	d11c      	bne.n	800b98e <vTaskNotifyGiveFromISR+0xd2>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b954:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b956:	3304      	adds	r3, #4
 800b958:	4618      	mov	r0, r3
 800b95a:	f7fe fb78 	bl	800a04e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b95e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b960:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b962:	2201      	movs	r2, #1
 800b964:	409a      	lsls	r2, r3
 800b966:	4b1b      	ldr	r3, [pc, #108]	@ (800b9d4 <vTaskNotifyGiveFromISR+0x118>)
 800b968:	681b      	ldr	r3, [r3, #0]
 800b96a:	4313      	orrs	r3, r2
 800b96c:	4a19      	ldr	r2, [pc, #100]	@ (800b9d4 <vTaskNotifyGiveFromISR+0x118>)
 800b96e:	6013      	str	r3, [r2, #0]
 800b970:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b972:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b974:	4613      	mov	r3, r2
 800b976:	009b      	lsls	r3, r3, #2
 800b978:	4413      	add	r3, r2
 800b97a:	009b      	lsls	r3, r3, #2
 800b97c:	4a16      	ldr	r2, [pc, #88]	@ (800b9d8 <vTaskNotifyGiveFromISR+0x11c>)
 800b97e:	441a      	add	r2, r3
 800b980:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b982:	3304      	adds	r3, #4
 800b984:	4619      	mov	r1, r3
 800b986:	4610      	mov	r0, r2
 800b988:	f7fe fb04 	bl	8009f94 <vListInsertEnd>
 800b98c:	e005      	b.n	800b99a <vTaskNotifyGiveFromISR+0xde>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800b98e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b990:	3318      	adds	r3, #24
 800b992:	4619      	mov	r1, r3
 800b994:	4811      	ldr	r0, [pc, #68]	@ (800b9dc <vTaskNotifyGiveFromISR+0x120>)
 800b996:	f7fe fafd 	bl	8009f94 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b99a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b99c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b99e:	4b10      	ldr	r3, [pc, #64]	@ (800b9e0 <vTaskNotifyGiveFromISR+0x124>)
 800b9a0:	681b      	ldr	r3, [r3, #0]
 800b9a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b9a4:	429a      	cmp	r2, r3
 800b9a6:	d908      	bls.n	800b9ba <vTaskNotifyGiveFromISR+0xfe>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800b9a8:	683b      	ldr	r3, [r7, #0]
 800b9aa:	2b00      	cmp	r3, #0
 800b9ac:	d002      	beq.n	800b9b4 <vTaskNotifyGiveFromISR+0xf8>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800b9ae:	683b      	ldr	r3, [r7, #0]
 800b9b0:	2201      	movs	r2, #1
 800b9b2:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800b9b4:	4b0b      	ldr	r3, [pc, #44]	@ (800b9e4 <vTaskNotifyGiveFromISR+0x128>)
 800b9b6:	2201      	movs	r2, #1
 800b9b8:	601a      	str	r2, [r3, #0]
 800b9ba:	6a3b      	ldr	r3, [r7, #32]
 800b9bc:	60bb      	str	r3, [r7, #8]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800b9be:	68bb      	ldr	r3, [r7, #8]
 800b9c0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800b9c4:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 800b9c6:	bf00      	nop
 800b9c8:	3728      	adds	r7, #40	@ 0x28
 800b9ca:	46bd      	mov	sp, r7
 800b9cc:	bd80      	pop	{r7, pc}
 800b9ce:	bf00      	nop
 800b9d0:	200010d8 	.word	0x200010d8
 800b9d4:	200010b8 	.word	0x200010b8
 800b9d8:	20000fb4 	.word	0x20000fb4
 800b9dc:	20001070 	.word	0x20001070
 800b9e0:	20000fb0 	.word	0x20000fb0
 800b9e4:	200010c4 	.word	0x200010c4

0800b9e8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b9e8:	b580      	push	{r7, lr}
 800b9ea:	b084      	sub	sp, #16
 800b9ec:	af00      	add	r7, sp, #0
 800b9ee:	6078      	str	r0, [r7, #4]
 800b9f0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b9f2:	4b29      	ldr	r3, [pc, #164]	@ (800ba98 <prvAddCurrentTaskToDelayedList+0xb0>)
 800b9f4:	681b      	ldr	r3, [r3, #0]
 800b9f6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b9f8:	4b28      	ldr	r3, [pc, #160]	@ (800ba9c <prvAddCurrentTaskToDelayedList+0xb4>)
 800b9fa:	681b      	ldr	r3, [r3, #0]
 800b9fc:	3304      	adds	r3, #4
 800b9fe:	4618      	mov	r0, r3
 800ba00:	f7fe fb25 	bl	800a04e <uxListRemove>
 800ba04:	4603      	mov	r3, r0
 800ba06:	2b00      	cmp	r3, #0
 800ba08:	d10b      	bne.n	800ba22 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800ba0a:	4b24      	ldr	r3, [pc, #144]	@ (800ba9c <prvAddCurrentTaskToDelayedList+0xb4>)
 800ba0c:	681b      	ldr	r3, [r3, #0]
 800ba0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba10:	2201      	movs	r2, #1
 800ba12:	fa02 f303 	lsl.w	r3, r2, r3
 800ba16:	43da      	mvns	r2, r3
 800ba18:	4b21      	ldr	r3, [pc, #132]	@ (800baa0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800ba1a:	681b      	ldr	r3, [r3, #0]
 800ba1c:	4013      	ands	r3, r2
 800ba1e:	4a20      	ldr	r2, [pc, #128]	@ (800baa0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800ba20:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ba28:	d10a      	bne.n	800ba40 <prvAddCurrentTaskToDelayedList+0x58>
 800ba2a:	683b      	ldr	r3, [r7, #0]
 800ba2c:	2b00      	cmp	r3, #0
 800ba2e:	d007      	beq.n	800ba40 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ba30:	4b1a      	ldr	r3, [pc, #104]	@ (800ba9c <prvAddCurrentTaskToDelayedList+0xb4>)
 800ba32:	681b      	ldr	r3, [r3, #0]
 800ba34:	3304      	adds	r3, #4
 800ba36:	4619      	mov	r1, r3
 800ba38:	481a      	ldr	r0, [pc, #104]	@ (800baa4 <prvAddCurrentTaskToDelayedList+0xbc>)
 800ba3a:	f7fe faab 	bl	8009f94 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800ba3e:	e026      	b.n	800ba8e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800ba40:	68fa      	ldr	r2, [r7, #12]
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	4413      	add	r3, r2
 800ba46:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800ba48:	4b14      	ldr	r3, [pc, #80]	@ (800ba9c <prvAddCurrentTaskToDelayedList+0xb4>)
 800ba4a:	681b      	ldr	r3, [r3, #0]
 800ba4c:	68ba      	ldr	r2, [r7, #8]
 800ba4e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800ba50:	68ba      	ldr	r2, [r7, #8]
 800ba52:	68fb      	ldr	r3, [r7, #12]
 800ba54:	429a      	cmp	r2, r3
 800ba56:	d209      	bcs.n	800ba6c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ba58:	4b13      	ldr	r3, [pc, #76]	@ (800baa8 <prvAddCurrentTaskToDelayedList+0xc0>)
 800ba5a:	681a      	ldr	r2, [r3, #0]
 800ba5c:	4b0f      	ldr	r3, [pc, #60]	@ (800ba9c <prvAddCurrentTaskToDelayedList+0xb4>)
 800ba5e:	681b      	ldr	r3, [r3, #0]
 800ba60:	3304      	adds	r3, #4
 800ba62:	4619      	mov	r1, r3
 800ba64:	4610      	mov	r0, r2
 800ba66:	f7fe fab9 	bl	8009fdc <vListInsert>
}
 800ba6a:	e010      	b.n	800ba8e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ba6c:	4b0f      	ldr	r3, [pc, #60]	@ (800baac <prvAddCurrentTaskToDelayedList+0xc4>)
 800ba6e:	681a      	ldr	r2, [r3, #0]
 800ba70:	4b0a      	ldr	r3, [pc, #40]	@ (800ba9c <prvAddCurrentTaskToDelayedList+0xb4>)
 800ba72:	681b      	ldr	r3, [r3, #0]
 800ba74:	3304      	adds	r3, #4
 800ba76:	4619      	mov	r1, r3
 800ba78:	4610      	mov	r0, r2
 800ba7a:	f7fe faaf 	bl	8009fdc <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800ba7e:	4b0c      	ldr	r3, [pc, #48]	@ (800bab0 <prvAddCurrentTaskToDelayedList+0xc8>)
 800ba80:	681b      	ldr	r3, [r3, #0]
 800ba82:	68ba      	ldr	r2, [r7, #8]
 800ba84:	429a      	cmp	r2, r3
 800ba86:	d202      	bcs.n	800ba8e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800ba88:	4a09      	ldr	r2, [pc, #36]	@ (800bab0 <prvAddCurrentTaskToDelayedList+0xc8>)
 800ba8a:	68bb      	ldr	r3, [r7, #8]
 800ba8c:	6013      	str	r3, [r2, #0]
}
 800ba8e:	bf00      	nop
 800ba90:	3710      	adds	r7, #16
 800ba92:	46bd      	mov	sp, r7
 800ba94:	bd80      	pop	{r7, pc}
 800ba96:	bf00      	nop
 800ba98:	200010b4 	.word	0x200010b4
 800ba9c:	20000fb0 	.word	0x20000fb0
 800baa0:	200010b8 	.word	0x200010b8
 800baa4:	2000109c 	.word	0x2000109c
 800baa8:	2000106c 	.word	0x2000106c
 800baac:	20001068 	.word	0x20001068
 800bab0:	200010d0 	.word	0x200010d0

0800bab4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800bab4:	b480      	push	{r7}
 800bab6:	b085      	sub	sp, #20
 800bab8:	af00      	add	r7, sp, #0
 800baba:	60f8      	str	r0, [r7, #12]
 800babc:	60b9      	str	r1, [r7, #8]
 800babe:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800bac0:	68fb      	ldr	r3, [r7, #12]
 800bac2:	3b04      	subs	r3, #4
 800bac4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800bac6:	68fb      	ldr	r3, [r7, #12]
 800bac8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800bacc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800bace:	68fb      	ldr	r3, [r7, #12]
 800bad0:	3b04      	subs	r3, #4
 800bad2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800bad4:	68bb      	ldr	r3, [r7, #8]
 800bad6:	f023 0201 	bic.w	r2, r3, #1
 800bada:	68fb      	ldr	r3, [r7, #12]
 800badc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800bade:	68fb      	ldr	r3, [r7, #12]
 800bae0:	3b04      	subs	r3, #4
 800bae2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800bae4:	4a0c      	ldr	r2, [pc, #48]	@ (800bb18 <pxPortInitialiseStack+0x64>)
 800bae6:	68fb      	ldr	r3, [r7, #12]
 800bae8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800baea:	68fb      	ldr	r3, [r7, #12]
 800baec:	3b14      	subs	r3, #20
 800baee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800baf0:	687a      	ldr	r2, [r7, #4]
 800baf2:	68fb      	ldr	r3, [r7, #12]
 800baf4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800baf6:	68fb      	ldr	r3, [r7, #12]
 800baf8:	3b04      	subs	r3, #4
 800bafa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800bafc:	68fb      	ldr	r3, [r7, #12]
 800bafe:	f06f 0202 	mvn.w	r2, #2
 800bb02:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800bb04:	68fb      	ldr	r3, [r7, #12]
 800bb06:	3b20      	subs	r3, #32
 800bb08:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800bb0a:	68fb      	ldr	r3, [r7, #12]
}
 800bb0c:	4618      	mov	r0, r3
 800bb0e:	3714      	adds	r7, #20
 800bb10:	46bd      	mov	sp, r7
 800bb12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb16:	4770      	bx	lr
 800bb18:	0800bb1d 	.word	0x0800bb1d

0800bb1c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800bb1c:	b480      	push	{r7}
 800bb1e:	b085      	sub	sp, #20
 800bb20:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800bb22:	2300      	movs	r3, #0
 800bb24:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800bb26:	4b13      	ldr	r3, [pc, #76]	@ (800bb74 <prvTaskExitError+0x58>)
 800bb28:	681b      	ldr	r3, [r3, #0]
 800bb2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb2e:	d00b      	beq.n	800bb48 <prvTaskExitError+0x2c>
	__asm volatile
 800bb30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb34:	f383 8811 	msr	BASEPRI, r3
 800bb38:	f3bf 8f6f 	isb	sy
 800bb3c:	f3bf 8f4f 	dsb	sy
 800bb40:	60fb      	str	r3, [r7, #12]
}
 800bb42:	bf00      	nop
 800bb44:	bf00      	nop
 800bb46:	e7fd      	b.n	800bb44 <prvTaskExitError+0x28>
	__asm volatile
 800bb48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb4c:	f383 8811 	msr	BASEPRI, r3
 800bb50:	f3bf 8f6f 	isb	sy
 800bb54:	f3bf 8f4f 	dsb	sy
 800bb58:	60bb      	str	r3, [r7, #8]
}
 800bb5a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800bb5c:	bf00      	nop
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	2b00      	cmp	r3, #0
 800bb62:	d0fc      	beq.n	800bb5e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800bb64:	bf00      	nop
 800bb66:	bf00      	nop
 800bb68:	3714      	adds	r7, #20
 800bb6a:	46bd      	mov	sp, r7
 800bb6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb70:	4770      	bx	lr
 800bb72:	bf00      	nop
 800bb74:	2000000c 	.word	0x2000000c
	...

0800bb80 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800bb80:	4b07      	ldr	r3, [pc, #28]	@ (800bba0 <pxCurrentTCBConst2>)
 800bb82:	6819      	ldr	r1, [r3, #0]
 800bb84:	6808      	ldr	r0, [r1, #0]
 800bb86:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb8a:	f380 8809 	msr	PSP, r0
 800bb8e:	f3bf 8f6f 	isb	sy
 800bb92:	f04f 0000 	mov.w	r0, #0
 800bb96:	f380 8811 	msr	BASEPRI, r0
 800bb9a:	4770      	bx	lr
 800bb9c:	f3af 8000 	nop.w

0800bba0 <pxCurrentTCBConst2>:
 800bba0:	20000fb0 	.word	0x20000fb0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800bba4:	bf00      	nop
 800bba6:	bf00      	nop

0800bba8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800bba8:	4808      	ldr	r0, [pc, #32]	@ (800bbcc <prvPortStartFirstTask+0x24>)
 800bbaa:	6800      	ldr	r0, [r0, #0]
 800bbac:	6800      	ldr	r0, [r0, #0]
 800bbae:	f380 8808 	msr	MSP, r0
 800bbb2:	f04f 0000 	mov.w	r0, #0
 800bbb6:	f380 8814 	msr	CONTROL, r0
 800bbba:	b662      	cpsie	i
 800bbbc:	b661      	cpsie	f
 800bbbe:	f3bf 8f4f 	dsb	sy
 800bbc2:	f3bf 8f6f 	isb	sy
 800bbc6:	df00      	svc	0
 800bbc8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800bbca:	bf00      	nop
 800bbcc:	e000ed08 	.word	0xe000ed08

0800bbd0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800bbd0:	b580      	push	{r7, lr}
 800bbd2:	b086      	sub	sp, #24
 800bbd4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800bbd6:	4b47      	ldr	r3, [pc, #284]	@ (800bcf4 <xPortStartScheduler+0x124>)
 800bbd8:	681b      	ldr	r3, [r3, #0]
 800bbda:	4a47      	ldr	r2, [pc, #284]	@ (800bcf8 <xPortStartScheduler+0x128>)
 800bbdc:	4293      	cmp	r3, r2
 800bbde:	d10b      	bne.n	800bbf8 <xPortStartScheduler+0x28>
	__asm volatile
 800bbe0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bbe4:	f383 8811 	msr	BASEPRI, r3
 800bbe8:	f3bf 8f6f 	isb	sy
 800bbec:	f3bf 8f4f 	dsb	sy
 800bbf0:	60fb      	str	r3, [r7, #12]
}
 800bbf2:	bf00      	nop
 800bbf4:	bf00      	nop
 800bbf6:	e7fd      	b.n	800bbf4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800bbf8:	4b3e      	ldr	r3, [pc, #248]	@ (800bcf4 <xPortStartScheduler+0x124>)
 800bbfa:	681b      	ldr	r3, [r3, #0]
 800bbfc:	4a3f      	ldr	r2, [pc, #252]	@ (800bcfc <xPortStartScheduler+0x12c>)
 800bbfe:	4293      	cmp	r3, r2
 800bc00:	d10b      	bne.n	800bc1a <xPortStartScheduler+0x4a>
	__asm volatile
 800bc02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc06:	f383 8811 	msr	BASEPRI, r3
 800bc0a:	f3bf 8f6f 	isb	sy
 800bc0e:	f3bf 8f4f 	dsb	sy
 800bc12:	613b      	str	r3, [r7, #16]
}
 800bc14:	bf00      	nop
 800bc16:	bf00      	nop
 800bc18:	e7fd      	b.n	800bc16 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800bc1a:	4b39      	ldr	r3, [pc, #228]	@ (800bd00 <xPortStartScheduler+0x130>)
 800bc1c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800bc1e:	697b      	ldr	r3, [r7, #20]
 800bc20:	781b      	ldrb	r3, [r3, #0]
 800bc22:	b2db      	uxtb	r3, r3
 800bc24:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800bc26:	697b      	ldr	r3, [r7, #20]
 800bc28:	22ff      	movs	r2, #255	@ 0xff
 800bc2a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800bc2c:	697b      	ldr	r3, [r7, #20]
 800bc2e:	781b      	ldrb	r3, [r3, #0]
 800bc30:	b2db      	uxtb	r3, r3
 800bc32:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800bc34:	78fb      	ldrb	r3, [r7, #3]
 800bc36:	b2db      	uxtb	r3, r3
 800bc38:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800bc3c:	b2da      	uxtb	r2, r3
 800bc3e:	4b31      	ldr	r3, [pc, #196]	@ (800bd04 <xPortStartScheduler+0x134>)
 800bc40:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800bc42:	4b31      	ldr	r3, [pc, #196]	@ (800bd08 <xPortStartScheduler+0x138>)
 800bc44:	2207      	movs	r2, #7
 800bc46:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bc48:	e009      	b.n	800bc5e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800bc4a:	4b2f      	ldr	r3, [pc, #188]	@ (800bd08 <xPortStartScheduler+0x138>)
 800bc4c:	681b      	ldr	r3, [r3, #0]
 800bc4e:	3b01      	subs	r3, #1
 800bc50:	4a2d      	ldr	r2, [pc, #180]	@ (800bd08 <xPortStartScheduler+0x138>)
 800bc52:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800bc54:	78fb      	ldrb	r3, [r7, #3]
 800bc56:	b2db      	uxtb	r3, r3
 800bc58:	005b      	lsls	r3, r3, #1
 800bc5a:	b2db      	uxtb	r3, r3
 800bc5c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bc5e:	78fb      	ldrb	r3, [r7, #3]
 800bc60:	b2db      	uxtb	r3, r3
 800bc62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bc66:	2b80      	cmp	r3, #128	@ 0x80
 800bc68:	d0ef      	beq.n	800bc4a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800bc6a:	4b27      	ldr	r3, [pc, #156]	@ (800bd08 <xPortStartScheduler+0x138>)
 800bc6c:	681b      	ldr	r3, [r3, #0]
 800bc6e:	f1c3 0307 	rsb	r3, r3, #7
 800bc72:	2b04      	cmp	r3, #4
 800bc74:	d00b      	beq.n	800bc8e <xPortStartScheduler+0xbe>
	__asm volatile
 800bc76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc7a:	f383 8811 	msr	BASEPRI, r3
 800bc7e:	f3bf 8f6f 	isb	sy
 800bc82:	f3bf 8f4f 	dsb	sy
 800bc86:	60bb      	str	r3, [r7, #8]
}
 800bc88:	bf00      	nop
 800bc8a:	bf00      	nop
 800bc8c:	e7fd      	b.n	800bc8a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800bc8e:	4b1e      	ldr	r3, [pc, #120]	@ (800bd08 <xPortStartScheduler+0x138>)
 800bc90:	681b      	ldr	r3, [r3, #0]
 800bc92:	021b      	lsls	r3, r3, #8
 800bc94:	4a1c      	ldr	r2, [pc, #112]	@ (800bd08 <xPortStartScheduler+0x138>)
 800bc96:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800bc98:	4b1b      	ldr	r3, [pc, #108]	@ (800bd08 <xPortStartScheduler+0x138>)
 800bc9a:	681b      	ldr	r3, [r3, #0]
 800bc9c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800bca0:	4a19      	ldr	r2, [pc, #100]	@ (800bd08 <xPortStartScheduler+0x138>)
 800bca2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	b2da      	uxtb	r2, r3
 800bca8:	697b      	ldr	r3, [r7, #20]
 800bcaa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800bcac:	4b17      	ldr	r3, [pc, #92]	@ (800bd0c <xPortStartScheduler+0x13c>)
 800bcae:	681b      	ldr	r3, [r3, #0]
 800bcb0:	4a16      	ldr	r2, [pc, #88]	@ (800bd0c <xPortStartScheduler+0x13c>)
 800bcb2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800bcb6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800bcb8:	4b14      	ldr	r3, [pc, #80]	@ (800bd0c <xPortStartScheduler+0x13c>)
 800bcba:	681b      	ldr	r3, [r3, #0]
 800bcbc:	4a13      	ldr	r2, [pc, #76]	@ (800bd0c <xPortStartScheduler+0x13c>)
 800bcbe:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800bcc2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800bcc4:	f000 f8da 	bl	800be7c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800bcc8:	4b11      	ldr	r3, [pc, #68]	@ (800bd10 <xPortStartScheduler+0x140>)
 800bcca:	2200      	movs	r2, #0
 800bccc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800bcce:	f000 f8f9 	bl	800bec4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800bcd2:	4b10      	ldr	r3, [pc, #64]	@ (800bd14 <xPortStartScheduler+0x144>)
 800bcd4:	681b      	ldr	r3, [r3, #0]
 800bcd6:	4a0f      	ldr	r2, [pc, #60]	@ (800bd14 <xPortStartScheduler+0x144>)
 800bcd8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800bcdc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800bcde:	f7ff ff63 	bl	800bba8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800bce2:	f7ff f9af 	bl	800b044 <vTaskSwitchContext>
	prvTaskExitError();
 800bce6:	f7ff ff19 	bl	800bb1c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800bcea:	2300      	movs	r3, #0
}
 800bcec:	4618      	mov	r0, r3
 800bcee:	3718      	adds	r7, #24
 800bcf0:	46bd      	mov	sp, r7
 800bcf2:	bd80      	pop	{r7, pc}
 800bcf4:	e000ed00 	.word	0xe000ed00
 800bcf8:	410fc271 	.word	0x410fc271
 800bcfc:	410fc270 	.word	0x410fc270
 800bd00:	e000e400 	.word	0xe000e400
 800bd04:	200010dc 	.word	0x200010dc
 800bd08:	200010e0 	.word	0x200010e0
 800bd0c:	e000ed20 	.word	0xe000ed20
 800bd10:	2000000c 	.word	0x2000000c
 800bd14:	e000ef34 	.word	0xe000ef34

0800bd18 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800bd18:	b480      	push	{r7}
 800bd1a:	b083      	sub	sp, #12
 800bd1c:	af00      	add	r7, sp, #0
	__asm volatile
 800bd1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd22:	f383 8811 	msr	BASEPRI, r3
 800bd26:	f3bf 8f6f 	isb	sy
 800bd2a:	f3bf 8f4f 	dsb	sy
 800bd2e:	607b      	str	r3, [r7, #4]
}
 800bd30:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800bd32:	4b10      	ldr	r3, [pc, #64]	@ (800bd74 <vPortEnterCritical+0x5c>)
 800bd34:	681b      	ldr	r3, [r3, #0]
 800bd36:	3301      	adds	r3, #1
 800bd38:	4a0e      	ldr	r2, [pc, #56]	@ (800bd74 <vPortEnterCritical+0x5c>)
 800bd3a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800bd3c:	4b0d      	ldr	r3, [pc, #52]	@ (800bd74 <vPortEnterCritical+0x5c>)
 800bd3e:	681b      	ldr	r3, [r3, #0]
 800bd40:	2b01      	cmp	r3, #1
 800bd42:	d110      	bne.n	800bd66 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800bd44:	4b0c      	ldr	r3, [pc, #48]	@ (800bd78 <vPortEnterCritical+0x60>)
 800bd46:	681b      	ldr	r3, [r3, #0]
 800bd48:	b2db      	uxtb	r3, r3
 800bd4a:	2b00      	cmp	r3, #0
 800bd4c:	d00b      	beq.n	800bd66 <vPortEnterCritical+0x4e>
	__asm volatile
 800bd4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd52:	f383 8811 	msr	BASEPRI, r3
 800bd56:	f3bf 8f6f 	isb	sy
 800bd5a:	f3bf 8f4f 	dsb	sy
 800bd5e:	603b      	str	r3, [r7, #0]
}
 800bd60:	bf00      	nop
 800bd62:	bf00      	nop
 800bd64:	e7fd      	b.n	800bd62 <vPortEnterCritical+0x4a>
	}
}
 800bd66:	bf00      	nop
 800bd68:	370c      	adds	r7, #12
 800bd6a:	46bd      	mov	sp, r7
 800bd6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd70:	4770      	bx	lr
 800bd72:	bf00      	nop
 800bd74:	2000000c 	.word	0x2000000c
 800bd78:	e000ed04 	.word	0xe000ed04

0800bd7c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800bd7c:	b480      	push	{r7}
 800bd7e:	b083      	sub	sp, #12
 800bd80:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800bd82:	4b12      	ldr	r3, [pc, #72]	@ (800bdcc <vPortExitCritical+0x50>)
 800bd84:	681b      	ldr	r3, [r3, #0]
 800bd86:	2b00      	cmp	r3, #0
 800bd88:	d10b      	bne.n	800bda2 <vPortExitCritical+0x26>
	__asm volatile
 800bd8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd8e:	f383 8811 	msr	BASEPRI, r3
 800bd92:	f3bf 8f6f 	isb	sy
 800bd96:	f3bf 8f4f 	dsb	sy
 800bd9a:	607b      	str	r3, [r7, #4]
}
 800bd9c:	bf00      	nop
 800bd9e:	bf00      	nop
 800bda0:	e7fd      	b.n	800bd9e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800bda2:	4b0a      	ldr	r3, [pc, #40]	@ (800bdcc <vPortExitCritical+0x50>)
 800bda4:	681b      	ldr	r3, [r3, #0]
 800bda6:	3b01      	subs	r3, #1
 800bda8:	4a08      	ldr	r2, [pc, #32]	@ (800bdcc <vPortExitCritical+0x50>)
 800bdaa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800bdac:	4b07      	ldr	r3, [pc, #28]	@ (800bdcc <vPortExitCritical+0x50>)
 800bdae:	681b      	ldr	r3, [r3, #0]
 800bdb0:	2b00      	cmp	r3, #0
 800bdb2:	d105      	bne.n	800bdc0 <vPortExitCritical+0x44>
 800bdb4:	2300      	movs	r3, #0
 800bdb6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bdb8:	683b      	ldr	r3, [r7, #0]
 800bdba:	f383 8811 	msr	BASEPRI, r3
}
 800bdbe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800bdc0:	bf00      	nop
 800bdc2:	370c      	adds	r7, #12
 800bdc4:	46bd      	mov	sp, r7
 800bdc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdca:	4770      	bx	lr
 800bdcc:	2000000c 	.word	0x2000000c

0800bdd0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800bdd0:	f3ef 8009 	mrs	r0, PSP
 800bdd4:	f3bf 8f6f 	isb	sy
 800bdd8:	4b15      	ldr	r3, [pc, #84]	@ (800be30 <pxCurrentTCBConst>)
 800bdda:	681a      	ldr	r2, [r3, #0]
 800bddc:	f01e 0f10 	tst.w	lr, #16
 800bde0:	bf08      	it	eq
 800bde2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800bde6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bdea:	6010      	str	r0, [r2, #0]
 800bdec:	e92d 0009 	stmdb	sp!, {r0, r3}
 800bdf0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800bdf4:	f380 8811 	msr	BASEPRI, r0
 800bdf8:	f3bf 8f4f 	dsb	sy
 800bdfc:	f3bf 8f6f 	isb	sy
 800be00:	f7ff f920 	bl	800b044 <vTaskSwitchContext>
 800be04:	f04f 0000 	mov.w	r0, #0
 800be08:	f380 8811 	msr	BASEPRI, r0
 800be0c:	bc09      	pop	{r0, r3}
 800be0e:	6819      	ldr	r1, [r3, #0]
 800be10:	6808      	ldr	r0, [r1, #0]
 800be12:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be16:	f01e 0f10 	tst.w	lr, #16
 800be1a:	bf08      	it	eq
 800be1c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800be20:	f380 8809 	msr	PSP, r0
 800be24:	f3bf 8f6f 	isb	sy
 800be28:	4770      	bx	lr
 800be2a:	bf00      	nop
 800be2c:	f3af 8000 	nop.w

0800be30 <pxCurrentTCBConst>:
 800be30:	20000fb0 	.word	0x20000fb0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800be34:	bf00      	nop
 800be36:	bf00      	nop

0800be38 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800be38:	b580      	push	{r7, lr}
 800be3a:	b082      	sub	sp, #8
 800be3c:	af00      	add	r7, sp, #0
	__asm volatile
 800be3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be42:	f383 8811 	msr	BASEPRI, r3
 800be46:	f3bf 8f6f 	isb	sy
 800be4a:	f3bf 8f4f 	dsb	sy
 800be4e:	607b      	str	r3, [r7, #4]
}
 800be50:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800be52:	f7ff f83d 	bl	800aed0 <xTaskIncrementTick>
 800be56:	4603      	mov	r3, r0
 800be58:	2b00      	cmp	r3, #0
 800be5a:	d003      	beq.n	800be64 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800be5c:	4b06      	ldr	r3, [pc, #24]	@ (800be78 <SysTick_Handler+0x40>)
 800be5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800be62:	601a      	str	r2, [r3, #0]
 800be64:	2300      	movs	r3, #0
 800be66:	603b      	str	r3, [r7, #0]
	__asm volatile
 800be68:	683b      	ldr	r3, [r7, #0]
 800be6a:	f383 8811 	msr	BASEPRI, r3
}
 800be6e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800be70:	bf00      	nop
 800be72:	3708      	adds	r7, #8
 800be74:	46bd      	mov	sp, r7
 800be76:	bd80      	pop	{r7, pc}
 800be78:	e000ed04 	.word	0xe000ed04

0800be7c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800be7c:	b480      	push	{r7}
 800be7e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800be80:	4b0b      	ldr	r3, [pc, #44]	@ (800beb0 <vPortSetupTimerInterrupt+0x34>)
 800be82:	2200      	movs	r2, #0
 800be84:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800be86:	4b0b      	ldr	r3, [pc, #44]	@ (800beb4 <vPortSetupTimerInterrupt+0x38>)
 800be88:	2200      	movs	r2, #0
 800be8a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800be8c:	4b0a      	ldr	r3, [pc, #40]	@ (800beb8 <vPortSetupTimerInterrupt+0x3c>)
 800be8e:	681b      	ldr	r3, [r3, #0]
 800be90:	4a0a      	ldr	r2, [pc, #40]	@ (800bebc <vPortSetupTimerInterrupt+0x40>)
 800be92:	fba2 2303 	umull	r2, r3, r2, r3
 800be96:	099b      	lsrs	r3, r3, #6
 800be98:	4a09      	ldr	r2, [pc, #36]	@ (800bec0 <vPortSetupTimerInterrupt+0x44>)
 800be9a:	3b01      	subs	r3, #1
 800be9c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800be9e:	4b04      	ldr	r3, [pc, #16]	@ (800beb0 <vPortSetupTimerInterrupt+0x34>)
 800bea0:	2207      	movs	r2, #7
 800bea2:	601a      	str	r2, [r3, #0]
}
 800bea4:	bf00      	nop
 800bea6:	46bd      	mov	sp, r7
 800bea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beac:	4770      	bx	lr
 800beae:	bf00      	nop
 800beb0:	e000e010 	.word	0xe000e010
 800beb4:	e000e018 	.word	0xe000e018
 800beb8:	20000000 	.word	0x20000000
 800bebc:	10624dd3 	.word	0x10624dd3
 800bec0:	e000e014 	.word	0xe000e014

0800bec4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800bec4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800bed4 <vPortEnableVFP+0x10>
 800bec8:	6801      	ldr	r1, [r0, #0]
 800beca:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800bece:	6001      	str	r1, [r0, #0]
 800bed0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800bed2:	bf00      	nop
 800bed4:	e000ed88 	.word	0xe000ed88

0800bed8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800bed8:	b480      	push	{r7}
 800beda:	b085      	sub	sp, #20
 800bedc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800bede:	f3ef 8305 	mrs	r3, IPSR
 800bee2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800bee4:	68fb      	ldr	r3, [r7, #12]
 800bee6:	2b0f      	cmp	r3, #15
 800bee8:	d915      	bls.n	800bf16 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800beea:	4a18      	ldr	r2, [pc, #96]	@ (800bf4c <vPortValidateInterruptPriority+0x74>)
 800beec:	68fb      	ldr	r3, [r7, #12]
 800beee:	4413      	add	r3, r2
 800bef0:	781b      	ldrb	r3, [r3, #0]
 800bef2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800bef4:	4b16      	ldr	r3, [pc, #88]	@ (800bf50 <vPortValidateInterruptPriority+0x78>)
 800bef6:	781b      	ldrb	r3, [r3, #0]
 800bef8:	7afa      	ldrb	r2, [r7, #11]
 800befa:	429a      	cmp	r2, r3
 800befc:	d20b      	bcs.n	800bf16 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800befe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf02:	f383 8811 	msr	BASEPRI, r3
 800bf06:	f3bf 8f6f 	isb	sy
 800bf0a:	f3bf 8f4f 	dsb	sy
 800bf0e:	607b      	str	r3, [r7, #4]
}
 800bf10:	bf00      	nop
 800bf12:	bf00      	nop
 800bf14:	e7fd      	b.n	800bf12 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800bf16:	4b0f      	ldr	r3, [pc, #60]	@ (800bf54 <vPortValidateInterruptPriority+0x7c>)
 800bf18:	681b      	ldr	r3, [r3, #0]
 800bf1a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800bf1e:	4b0e      	ldr	r3, [pc, #56]	@ (800bf58 <vPortValidateInterruptPriority+0x80>)
 800bf20:	681b      	ldr	r3, [r3, #0]
 800bf22:	429a      	cmp	r2, r3
 800bf24:	d90b      	bls.n	800bf3e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800bf26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf2a:	f383 8811 	msr	BASEPRI, r3
 800bf2e:	f3bf 8f6f 	isb	sy
 800bf32:	f3bf 8f4f 	dsb	sy
 800bf36:	603b      	str	r3, [r7, #0]
}
 800bf38:	bf00      	nop
 800bf3a:	bf00      	nop
 800bf3c:	e7fd      	b.n	800bf3a <vPortValidateInterruptPriority+0x62>
	}
 800bf3e:	bf00      	nop
 800bf40:	3714      	adds	r7, #20
 800bf42:	46bd      	mov	sp, r7
 800bf44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf48:	4770      	bx	lr
 800bf4a:	bf00      	nop
 800bf4c:	e000e3f0 	.word	0xe000e3f0
 800bf50:	200010dc 	.word	0x200010dc
 800bf54:	e000ed0c 	.word	0xe000ed0c
 800bf58:	200010e0 	.word	0x200010e0

0800bf5c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800bf5c:	b580      	push	{r7, lr}
 800bf5e:	b08a      	sub	sp, #40	@ 0x28
 800bf60:	af00      	add	r7, sp, #0
 800bf62:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800bf64:	2300      	movs	r3, #0
 800bf66:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800bf68:	f7fe fef6 	bl	800ad58 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800bf6c:	4b5c      	ldr	r3, [pc, #368]	@ (800c0e0 <pvPortMalloc+0x184>)
 800bf6e:	681b      	ldr	r3, [r3, #0]
 800bf70:	2b00      	cmp	r3, #0
 800bf72:	d101      	bne.n	800bf78 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800bf74:	f000 f924 	bl	800c1c0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800bf78:	4b5a      	ldr	r3, [pc, #360]	@ (800c0e4 <pvPortMalloc+0x188>)
 800bf7a:	681a      	ldr	r2, [r3, #0]
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	4013      	ands	r3, r2
 800bf80:	2b00      	cmp	r3, #0
 800bf82:	f040 8095 	bne.w	800c0b0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	2b00      	cmp	r3, #0
 800bf8a:	d01e      	beq.n	800bfca <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800bf8c:	2208      	movs	r2, #8
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	4413      	add	r3, r2
 800bf92:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	f003 0307 	and.w	r3, r3, #7
 800bf9a:	2b00      	cmp	r3, #0
 800bf9c:	d015      	beq.n	800bfca <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	f023 0307 	bic.w	r3, r3, #7
 800bfa4:	3308      	adds	r3, #8
 800bfa6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	f003 0307 	and.w	r3, r3, #7
 800bfae:	2b00      	cmp	r3, #0
 800bfb0:	d00b      	beq.n	800bfca <pvPortMalloc+0x6e>
	__asm volatile
 800bfb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bfb6:	f383 8811 	msr	BASEPRI, r3
 800bfba:	f3bf 8f6f 	isb	sy
 800bfbe:	f3bf 8f4f 	dsb	sy
 800bfc2:	617b      	str	r3, [r7, #20]
}
 800bfc4:	bf00      	nop
 800bfc6:	bf00      	nop
 800bfc8:	e7fd      	b.n	800bfc6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	2b00      	cmp	r3, #0
 800bfce:	d06f      	beq.n	800c0b0 <pvPortMalloc+0x154>
 800bfd0:	4b45      	ldr	r3, [pc, #276]	@ (800c0e8 <pvPortMalloc+0x18c>)
 800bfd2:	681b      	ldr	r3, [r3, #0]
 800bfd4:	687a      	ldr	r2, [r7, #4]
 800bfd6:	429a      	cmp	r2, r3
 800bfd8:	d86a      	bhi.n	800c0b0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800bfda:	4b44      	ldr	r3, [pc, #272]	@ (800c0ec <pvPortMalloc+0x190>)
 800bfdc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800bfde:	4b43      	ldr	r3, [pc, #268]	@ (800c0ec <pvPortMalloc+0x190>)
 800bfe0:	681b      	ldr	r3, [r3, #0]
 800bfe2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800bfe4:	e004      	b.n	800bff0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800bfe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfe8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800bfea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfec:	681b      	ldr	r3, [r3, #0]
 800bfee:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800bff0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bff2:	685b      	ldr	r3, [r3, #4]
 800bff4:	687a      	ldr	r2, [r7, #4]
 800bff6:	429a      	cmp	r2, r3
 800bff8:	d903      	bls.n	800c002 <pvPortMalloc+0xa6>
 800bffa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bffc:	681b      	ldr	r3, [r3, #0]
 800bffe:	2b00      	cmp	r3, #0
 800c000:	d1f1      	bne.n	800bfe6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800c002:	4b37      	ldr	r3, [pc, #220]	@ (800c0e0 <pvPortMalloc+0x184>)
 800c004:	681b      	ldr	r3, [r3, #0]
 800c006:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c008:	429a      	cmp	r2, r3
 800c00a:	d051      	beq.n	800c0b0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c00c:	6a3b      	ldr	r3, [r7, #32]
 800c00e:	681b      	ldr	r3, [r3, #0]
 800c010:	2208      	movs	r2, #8
 800c012:	4413      	add	r3, r2
 800c014:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c018:	681a      	ldr	r2, [r3, #0]
 800c01a:	6a3b      	ldr	r3, [r7, #32]
 800c01c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c01e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c020:	685a      	ldr	r2, [r3, #4]
 800c022:	687b      	ldr	r3, [r7, #4]
 800c024:	1ad2      	subs	r2, r2, r3
 800c026:	2308      	movs	r3, #8
 800c028:	005b      	lsls	r3, r3, #1
 800c02a:	429a      	cmp	r2, r3
 800c02c:	d920      	bls.n	800c070 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c02e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	4413      	add	r3, r2
 800c034:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c036:	69bb      	ldr	r3, [r7, #24]
 800c038:	f003 0307 	and.w	r3, r3, #7
 800c03c:	2b00      	cmp	r3, #0
 800c03e:	d00b      	beq.n	800c058 <pvPortMalloc+0xfc>
	__asm volatile
 800c040:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c044:	f383 8811 	msr	BASEPRI, r3
 800c048:	f3bf 8f6f 	isb	sy
 800c04c:	f3bf 8f4f 	dsb	sy
 800c050:	613b      	str	r3, [r7, #16]
}
 800c052:	bf00      	nop
 800c054:	bf00      	nop
 800c056:	e7fd      	b.n	800c054 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c058:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c05a:	685a      	ldr	r2, [r3, #4]
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	1ad2      	subs	r2, r2, r3
 800c060:	69bb      	ldr	r3, [r7, #24]
 800c062:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c064:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c066:	687a      	ldr	r2, [r7, #4]
 800c068:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c06a:	69b8      	ldr	r0, [r7, #24]
 800c06c:	f000 f90a 	bl	800c284 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c070:	4b1d      	ldr	r3, [pc, #116]	@ (800c0e8 <pvPortMalloc+0x18c>)
 800c072:	681a      	ldr	r2, [r3, #0]
 800c074:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c076:	685b      	ldr	r3, [r3, #4]
 800c078:	1ad3      	subs	r3, r2, r3
 800c07a:	4a1b      	ldr	r2, [pc, #108]	@ (800c0e8 <pvPortMalloc+0x18c>)
 800c07c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c07e:	4b1a      	ldr	r3, [pc, #104]	@ (800c0e8 <pvPortMalloc+0x18c>)
 800c080:	681a      	ldr	r2, [r3, #0]
 800c082:	4b1b      	ldr	r3, [pc, #108]	@ (800c0f0 <pvPortMalloc+0x194>)
 800c084:	681b      	ldr	r3, [r3, #0]
 800c086:	429a      	cmp	r2, r3
 800c088:	d203      	bcs.n	800c092 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c08a:	4b17      	ldr	r3, [pc, #92]	@ (800c0e8 <pvPortMalloc+0x18c>)
 800c08c:	681b      	ldr	r3, [r3, #0]
 800c08e:	4a18      	ldr	r2, [pc, #96]	@ (800c0f0 <pvPortMalloc+0x194>)
 800c090:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c094:	685a      	ldr	r2, [r3, #4]
 800c096:	4b13      	ldr	r3, [pc, #76]	@ (800c0e4 <pvPortMalloc+0x188>)
 800c098:	681b      	ldr	r3, [r3, #0]
 800c09a:	431a      	orrs	r2, r3
 800c09c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c09e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c0a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0a2:	2200      	movs	r2, #0
 800c0a4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800c0a6:	4b13      	ldr	r3, [pc, #76]	@ (800c0f4 <pvPortMalloc+0x198>)
 800c0a8:	681b      	ldr	r3, [r3, #0]
 800c0aa:	3301      	adds	r3, #1
 800c0ac:	4a11      	ldr	r2, [pc, #68]	@ (800c0f4 <pvPortMalloc+0x198>)
 800c0ae:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c0b0:	f7fe fe60 	bl	800ad74 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c0b4:	69fb      	ldr	r3, [r7, #28]
 800c0b6:	f003 0307 	and.w	r3, r3, #7
 800c0ba:	2b00      	cmp	r3, #0
 800c0bc:	d00b      	beq.n	800c0d6 <pvPortMalloc+0x17a>
	__asm volatile
 800c0be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c0c2:	f383 8811 	msr	BASEPRI, r3
 800c0c6:	f3bf 8f6f 	isb	sy
 800c0ca:	f3bf 8f4f 	dsb	sy
 800c0ce:	60fb      	str	r3, [r7, #12]
}
 800c0d0:	bf00      	nop
 800c0d2:	bf00      	nop
 800c0d4:	e7fd      	b.n	800c0d2 <pvPortMalloc+0x176>
	return pvReturn;
 800c0d6:	69fb      	ldr	r3, [r7, #28]
}
 800c0d8:	4618      	mov	r0, r3
 800c0da:	3728      	adds	r7, #40	@ 0x28
 800c0dc:	46bd      	mov	sp, r7
 800c0de:	bd80      	pop	{r7, pc}
 800c0e0:	20005f0c 	.word	0x20005f0c
 800c0e4:	20005f20 	.word	0x20005f20
 800c0e8:	20005f10 	.word	0x20005f10
 800c0ec:	20005f04 	.word	0x20005f04
 800c0f0:	20005f14 	.word	0x20005f14
 800c0f4:	20005f18 	.word	0x20005f18

0800c0f8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c0f8:	b580      	push	{r7, lr}
 800c0fa:	b086      	sub	sp, #24
 800c0fc:	af00      	add	r7, sp, #0
 800c0fe:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c100:	687b      	ldr	r3, [r7, #4]
 800c102:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	2b00      	cmp	r3, #0
 800c108:	d04f      	beq.n	800c1aa <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c10a:	2308      	movs	r3, #8
 800c10c:	425b      	negs	r3, r3
 800c10e:	697a      	ldr	r2, [r7, #20]
 800c110:	4413      	add	r3, r2
 800c112:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c114:	697b      	ldr	r3, [r7, #20]
 800c116:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c118:	693b      	ldr	r3, [r7, #16]
 800c11a:	685a      	ldr	r2, [r3, #4]
 800c11c:	4b25      	ldr	r3, [pc, #148]	@ (800c1b4 <vPortFree+0xbc>)
 800c11e:	681b      	ldr	r3, [r3, #0]
 800c120:	4013      	ands	r3, r2
 800c122:	2b00      	cmp	r3, #0
 800c124:	d10b      	bne.n	800c13e <vPortFree+0x46>
	__asm volatile
 800c126:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c12a:	f383 8811 	msr	BASEPRI, r3
 800c12e:	f3bf 8f6f 	isb	sy
 800c132:	f3bf 8f4f 	dsb	sy
 800c136:	60fb      	str	r3, [r7, #12]
}
 800c138:	bf00      	nop
 800c13a:	bf00      	nop
 800c13c:	e7fd      	b.n	800c13a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c13e:	693b      	ldr	r3, [r7, #16]
 800c140:	681b      	ldr	r3, [r3, #0]
 800c142:	2b00      	cmp	r3, #0
 800c144:	d00b      	beq.n	800c15e <vPortFree+0x66>
	__asm volatile
 800c146:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c14a:	f383 8811 	msr	BASEPRI, r3
 800c14e:	f3bf 8f6f 	isb	sy
 800c152:	f3bf 8f4f 	dsb	sy
 800c156:	60bb      	str	r3, [r7, #8]
}
 800c158:	bf00      	nop
 800c15a:	bf00      	nop
 800c15c:	e7fd      	b.n	800c15a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c15e:	693b      	ldr	r3, [r7, #16]
 800c160:	685a      	ldr	r2, [r3, #4]
 800c162:	4b14      	ldr	r3, [pc, #80]	@ (800c1b4 <vPortFree+0xbc>)
 800c164:	681b      	ldr	r3, [r3, #0]
 800c166:	4013      	ands	r3, r2
 800c168:	2b00      	cmp	r3, #0
 800c16a:	d01e      	beq.n	800c1aa <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c16c:	693b      	ldr	r3, [r7, #16]
 800c16e:	681b      	ldr	r3, [r3, #0]
 800c170:	2b00      	cmp	r3, #0
 800c172:	d11a      	bne.n	800c1aa <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c174:	693b      	ldr	r3, [r7, #16]
 800c176:	685a      	ldr	r2, [r3, #4]
 800c178:	4b0e      	ldr	r3, [pc, #56]	@ (800c1b4 <vPortFree+0xbc>)
 800c17a:	681b      	ldr	r3, [r3, #0]
 800c17c:	43db      	mvns	r3, r3
 800c17e:	401a      	ands	r2, r3
 800c180:	693b      	ldr	r3, [r7, #16]
 800c182:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c184:	f7fe fde8 	bl	800ad58 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c188:	693b      	ldr	r3, [r7, #16]
 800c18a:	685a      	ldr	r2, [r3, #4]
 800c18c:	4b0a      	ldr	r3, [pc, #40]	@ (800c1b8 <vPortFree+0xc0>)
 800c18e:	681b      	ldr	r3, [r3, #0]
 800c190:	4413      	add	r3, r2
 800c192:	4a09      	ldr	r2, [pc, #36]	@ (800c1b8 <vPortFree+0xc0>)
 800c194:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c196:	6938      	ldr	r0, [r7, #16]
 800c198:	f000 f874 	bl	800c284 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800c19c:	4b07      	ldr	r3, [pc, #28]	@ (800c1bc <vPortFree+0xc4>)
 800c19e:	681b      	ldr	r3, [r3, #0]
 800c1a0:	3301      	adds	r3, #1
 800c1a2:	4a06      	ldr	r2, [pc, #24]	@ (800c1bc <vPortFree+0xc4>)
 800c1a4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800c1a6:	f7fe fde5 	bl	800ad74 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c1aa:	bf00      	nop
 800c1ac:	3718      	adds	r7, #24
 800c1ae:	46bd      	mov	sp, r7
 800c1b0:	bd80      	pop	{r7, pc}
 800c1b2:	bf00      	nop
 800c1b4:	20005f20 	.word	0x20005f20
 800c1b8:	20005f10 	.word	0x20005f10
 800c1bc:	20005f1c 	.word	0x20005f1c

0800c1c0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800c1c0:	b480      	push	{r7}
 800c1c2:	b085      	sub	sp, #20
 800c1c4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c1c6:	f644 6320 	movw	r3, #20000	@ 0x4e20
 800c1ca:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800c1cc:	4b27      	ldr	r3, [pc, #156]	@ (800c26c <prvHeapInit+0xac>)
 800c1ce:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c1d0:	68fb      	ldr	r3, [r7, #12]
 800c1d2:	f003 0307 	and.w	r3, r3, #7
 800c1d6:	2b00      	cmp	r3, #0
 800c1d8:	d00c      	beq.n	800c1f4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c1da:	68fb      	ldr	r3, [r7, #12]
 800c1dc:	3307      	adds	r3, #7
 800c1de:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c1e0:	68fb      	ldr	r3, [r7, #12]
 800c1e2:	f023 0307 	bic.w	r3, r3, #7
 800c1e6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c1e8:	68ba      	ldr	r2, [r7, #8]
 800c1ea:	68fb      	ldr	r3, [r7, #12]
 800c1ec:	1ad3      	subs	r3, r2, r3
 800c1ee:	4a1f      	ldr	r2, [pc, #124]	@ (800c26c <prvHeapInit+0xac>)
 800c1f0:	4413      	add	r3, r2
 800c1f2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c1f4:	68fb      	ldr	r3, [r7, #12]
 800c1f6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c1f8:	4a1d      	ldr	r2, [pc, #116]	@ (800c270 <prvHeapInit+0xb0>)
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c1fe:	4b1c      	ldr	r3, [pc, #112]	@ (800c270 <prvHeapInit+0xb0>)
 800c200:	2200      	movs	r2, #0
 800c202:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	68ba      	ldr	r2, [r7, #8]
 800c208:	4413      	add	r3, r2
 800c20a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c20c:	2208      	movs	r2, #8
 800c20e:	68fb      	ldr	r3, [r7, #12]
 800c210:	1a9b      	subs	r3, r3, r2
 800c212:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c214:	68fb      	ldr	r3, [r7, #12]
 800c216:	f023 0307 	bic.w	r3, r3, #7
 800c21a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c21c:	68fb      	ldr	r3, [r7, #12]
 800c21e:	4a15      	ldr	r2, [pc, #84]	@ (800c274 <prvHeapInit+0xb4>)
 800c220:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c222:	4b14      	ldr	r3, [pc, #80]	@ (800c274 <prvHeapInit+0xb4>)
 800c224:	681b      	ldr	r3, [r3, #0]
 800c226:	2200      	movs	r2, #0
 800c228:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c22a:	4b12      	ldr	r3, [pc, #72]	@ (800c274 <prvHeapInit+0xb4>)
 800c22c:	681b      	ldr	r3, [r3, #0]
 800c22e:	2200      	movs	r2, #0
 800c230:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c236:	683b      	ldr	r3, [r7, #0]
 800c238:	68fa      	ldr	r2, [r7, #12]
 800c23a:	1ad2      	subs	r2, r2, r3
 800c23c:	683b      	ldr	r3, [r7, #0]
 800c23e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c240:	4b0c      	ldr	r3, [pc, #48]	@ (800c274 <prvHeapInit+0xb4>)
 800c242:	681a      	ldr	r2, [r3, #0]
 800c244:	683b      	ldr	r3, [r7, #0]
 800c246:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c248:	683b      	ldr	r3, [r7, #0]
 800c24a:	685b      	ldr	r3, [r3, #4]
 800c24c:	4a0a      	ldr	r2, [pc, #40]	@ (800c278 <prvHeapInit+0xb8>)
 800c24e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c250:	683b      	ldr	r3, [r7, #0]
 800c252:	685b      	ldr	r3, [r3, #4]
 800c254:	4a09      	ldr	r2, [pc, #36]	@ (800c27c <prvHeapInit+0xbc>)
 800c256:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c258:	4b09      	ldr	r3, [pc, #36]	@ (800c280 <prvHeapInit+0xc0>)
 800c25a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800c25e:	601a      	str	r2, [r3, #0]
}
 800c260:	bf00      	nop
 800c262:	3714      	adds	r7, #20
 800c264:	46bd      	mov	sp, r7
 800c266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c26a:	4770      	bx	lr
 800c26c:	200010e4 	.word	0x200010e4
 800c270:	20005f04 	.word	0x20005f04
 800c274:	20005f0c 	.word	0x20005f0c
 800c278:	20005f14 	.word	0x20005f14
 800c27c:	20005f10 	.word	0x20005f10
 800c280:	20005f20 	.word	0x20005f20

0800c284 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c284:	b480      	push	{r7}
 800c286:	b085      	sub	sp, #20
 800c288:	af00      	add	r7, sp, #0
 800c28a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c28c:	4b28      	ldr	r3, [pc, #160]	@ (800c330 <prvInsertBlockIntoFreeList+0xac>)
 800c28e:	60fb      	str	r3, [r7, #12]
 800c290:	e002      	b.n	800c298 <prvInsertBlockIntoFreeList+0x14>
 800c292:	68fb      	ldr	r3, [r7, #12]
 800c294:	681b      	ldr	r3, [r3, #0]
 800c296:	60fb      	str	r3, [r7, #12]
 800c298:	68fb      	ldr	r3, [r7, #12]
 800c29a:	681b      	ldr	r3, [r3, #0]
 800c29c:	687a      	ldr	r2, [r7, #4]
 800c29e:	429a      	cmp	r2, r3
 800c2a0:	d8f7      	bhi.n	800c292 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c2a2:	68fb      	ldr	r3, [r7, #12]
 800c2a4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c2a6:	68fb      	ldr	r3, [r7, #12]
 800c2a8:	685b      	ldr	r3, [r3, #4]
 800c2aa:	68ba      	ldr	r2, [r7, #8]
 800c2ac:	4413      	add	r3, r2
 800c2ae:	687a      	ldr	r2, [r7, #4]
 800c2b0:	429a      	cmp	r2, r3
 800c2b2:	d108      	bne.n	800c2c6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c2b4:	68fb      	ldr	r3, [r7, #12]
 800c2b6:	685a      	ldr	r2, [r3, #4]
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	685b      	ldr	r3, [r3, #4]
 800c2bc:	441a      	add	r2, r3
 800c2be:	68fb      	ldr	r3, [r7, #12]
 800c2c0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c2c2:	68fb      	ldr	r3, [r7, #12]
 800c2c4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	685b      	ldr	r3, [r3, #4]
 800c2ce:	68ba      	ldr	r2, [r7, #8]
 800c2d0:	441a      	add	r2, r3
 800c2d2:	68fb      	ldr	r3, [r7, #12]
 800c2d4:	681b      	ldr	r3, [r3, #0]
 800c2d6:	429a      	cmp	r2, r3
 800c2d8:	d118      	bne.n	800c30c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c2da:	68fb      	ldr	r3, [r7, #12]
 800c2dc:	681a      	ldr	r2, [r3, #0]
 800c2de:	4b15      	ldr	r3, [pc, #84]	@ (800c334 <prvInsertBlockIntoFreeList+0xb0>)
 800c2e0:	681b      	ldr	r3, [r3, #0]
 800c2e2:	429a      	cmp	r2, r3
 800c2e4:	d00d      	beq.n	800c302 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	685a      	ldr	r2, [r3, #4]
 800c2ea:	68fb      	ldr	r3, [r7, #12]
 800c2ec:	681b      	ldr	r3, [r3, #0]
 800c2ee:	685b      	ldr	r3, [r3, #4]
 800c2f0:	441a      	add	r2, r3
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c2f6:	68fb      	ldr	r3, [r7, #12]
 800c2f8:	681b      	ldr	r3, [r3, #0]
 800c2fa:	681a      	ldr	r2, [r3, #0]
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	601a      	str	r2, [r3, #0]
 800c300:	e008      	b.n	800c314 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c302:	4b0c      	ldr	r3, [pc, #48]	@ (800c334 <prvInsertBlockIntoFreeList+0xb0>)
 800c304:	681a      	ldr	r2, [r3, #0]
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	601a      	str	r2, [r3, #0]
 800c30a:	e003      	b.n	800c314 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c30c:	68fb      	ldr	r3, [r7, #12]
 800c30e:	681a      	ldr	r2, [r3, #0]
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c314:	68fa      	ldr	r2, [r7, #12]
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	429a      	cmp	r2, r3
 800c31a:	d002      	beq.n	800c322 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c31c:	68fb      	ldr	r3, [r7, #12]
 800c31e:	687a      	ldr	r2, [r7, #4]
 800c320:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c322:	bf00      	nop
 800c324:	3714      	adds	r7, #20
 800c326:	46bd      	mov	sp, r7
 800c328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c32c:	4770      	bx	lr
 800c32e:	bf00      	nop
 800c330:	20005f04 	.word	0x20005f04
 800c334:	20005f0c 	.word	0x20005f0c

0800c338 <__cvt>:
 800c338:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c33c:	ec57 6b10 	vmov	r6, r7, d0
 800c340:	2f00      	cmp	r7, #0
 800c342:	460c      	mov	r4, r1
 800c344:	4619      	mov	r1, r3
 800c346:	463b      	mov	r3, r7
 800c348:	bfbb      	ittet	lt
 800c34a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800c34e:	461f      	movlt	r7, r3
 800c350:	2300      	movge	r3, #0
 800c352:	232d      	movlt	r3, #45	@ 0x2d
 800c354:	700b      	strb	r3, [r1, #0]
 800c356:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c358:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800c35c:	4691      	mov	r9, r2
 800c35e:	f023 0820 	bic.w	r8, r3, #32
 800c362:	bfbc      	itt	lt
 800c364:	4632      	movlt	r2, r6
 800c366:	4616      	movlt	r6, r2
 800c368:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c36c:	d005      	beq.n	800c37a <__cvt+0x42>
 800c36e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800c372:	d100      	bne.n	800c376 <__cvt+0x3e>
 800c374:	3401      	adds	r4, #1
 800c376:	2102      	movs	r1, #2
 800c378:	e000      	b.n	800c37c <__cvt+0x44>
 800c37a:	2103      	movs	r1, #3
 800c37c:	ab03      	add	r3, sp, #12
 800c37e:	9301      	str	r3, [sp, #4]
 800c380:	ab02      	add	r3, sp, #8
 800c382:	9300      	str	r3, [sp, #0]
 800c384:	ec47 6b10 	vmov	d0, r6, r7
 800c388:	4653      	mov	r3, sl
 800c38a:	4622      	mov	r2, r4
 800c38c:	f001 f9e0 	bl	800d750 <_dtoa_r>
 800c390:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800c394:	4605      	mov	r5, r0
 800c396:	d119      	bne.n	800c3cc <__cvt+0x94>
 800c398:	f019 0f01 	tst.w	r9, #1
 800c39c:	d00e      	beq.n	800c3bc <__cvt+0x84>
 800c39e:	eb00 0904 	add.w	r9, r0, r4
 800c3a2:	2200      	movs	r2, #0
 800c3a4:	2300      	movs	r3, #0
 800c3a6:	4630      	mov	r0, r6
 800c3a8:	4639      	mov	r1, r7
 800c3aa:	f7f4 fbb5 	bl	8000b18 <__aeabi_dcmpeq>
 800c3ae:	b108      	cbz	r0, 800c3b4 <__cvt+0x7c>
 800c3b0:	f8cd 900c 	str.w	r9, [sp, #12]
 800c3b4:	2230      	movs	r2, #48	@ 0x30
 800c3b6:	9b03      	ldr	r3, [sp, #12]
 800c3b8:	454b      	cmp	r3, r9
 800c3ba:	d31e      	bcc.n	800c3fa <__cvt+0xc2>
 800c3bc:	9b03      	ldr	r3, [sp, #12]
 800c3be:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c3c0:	1b5b      	subs	r3, r3, r5
 800c3c2:	4628      	mov	r0, r5
 800c3c4:	6013      	str	r3, [r2, #0]
 800c3c6:	b004      	add	sp, #16
 800c3c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c3cc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c3d0:	eb00 0904 	add.w	r9, r0, r4
 800c3d4:	d1e5      	bne.n	800c3a2 <__cvt+0x6a>
 800c3d6:	7803      	ldrb	r3, [r0, #0]
 800c3d8:	2b30      	cmp	r3, #48	@ 0x30
 800c3da:	d10a      	bne.n	800c3f2 <__cvt+0xba>
 800c3dc:	2200      	movs	r2, #0
 800c3de:	2300      	movs	r3, #0
 800c3e0:	4630      	mov	r0, r6
 800c3e2:	4639      	mov	r1, r7
 800c3e4:	f7f4 fb98 	bl	8000b18 <__aeabi_dcmpeq>
 800c3e8:	b918      	cbnz	r0, 800c3f2 <__cvt+0xba>
 800c3ea:	f1c4 0401 	rsb	r4, r4, #1
 800c3ee:	f8ca 4000 	str.w	r4, [sl]
 800c3f2:	f8da 3000 	ldr.w	r3, [sl]
 800c3f6:	4499      	add	r9, r3
 800c3f8:	e7d3      	b.n	800c3a2 <__cvt+0x6a>
 800c3fa:	1c59      	adds	r1, r3, #1
 800c3fc:	9103      	str	r1, [sp, #12]
 800c3fe:	701a      	strb	r2, [r3, #0]
 800c400:	e7d9      	b.n	800c3b6 <__cvt+0x7e>

0800c402 <__exponent>:
 800c402:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c404:	2900      	cmp	r1, #0
 800c406:	bfba      	itte	lt
 800c408:	4249      	neglt	r1, r1
 800c40a:	232d      	movlt	r3, #45	@ 0x2d
 800c40c:	232b      	movge	r3, #43	@ 0x2b
 800c40e:	2909      	cmp	r1, #9
 800c410:	7002      	strb	r2, [r0, #0]
 800c412:	7043      	strb	r3, [r0, #1]
 800c414:	dd29      	ble.n	800c46a <__exponent+0x68>
 800c416:	f10d 0307 	add.w	r3, sp, #7
 800c41a:	461d      	mov	r5, r3
 800c41c:	270a      	movs	r7, #10
 800c41e:	461a      	mov	r2, r3
 800c420:	fbb1 f6f7 	udiv	r6, r1, r7
 800c424:	fb07 1416 	mls	r4, r7, r6, r1
 800c428:	3430      	adds	r4, #48	@ 0x30
 800c42a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800c42e:	460c      	mov	r4, r1
 800c430:	2c63      	cmp	r4, #99	@ 0x63
 800c432:	f103 33ff 	add.w	r3, r3, #4294967295
 800c436:	4631      	mov	r1, r6
 800c438:	dcf1      	bgt.n	800c41e <__exponent+0x1c>
 800c43a:	3130      	adds	r1, #48	@ 0x30
 800c43c:	1e94      	subs	r4, r2, #2
 800c43e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800c442:	1c41      	adds	r1, r0, #1
 800c444:	4623      	mov	r3, r4
 800c446:	42ab      	cmp	r3, r5
 800c448:	d30a      	bcc.n	800c460 <__exponent+0x5e>
 800c44a:	f10d 0309 	add.w	r3, sp, #9
 800c44e:	1a9b      	subs	r3, r3, r2
 800c450:	42ac      	cmp	r4, r5
 800c452:	bf88      	it	hi
 800c454:	2300      	movhi	r3, #0
 800c456:	3302      	adds	r3, #2
 800c458:	4403      	add	r3, r0
 800c45a:	1a18      	subs	r0, r3, r0
 800c45c:	b003      	add	sp, #12
 800c45e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c460:	f813 6b01 	ldrb.w	r6, [r3], #1
 800c464:	f801 6f01 	strb.w	r6, [r1, #1]!
 800c468:	e7ed      	b.n	800c446 <__exponent+0x44>
 800c46a:	2330      	movs	r3, #48	@ 0x30
 800c46c:	3130      	adds	r1, #48	@ 0x30
 800c46e:	7083      	strb	r3, [r0, #2]
 800c470:	70c1      	strb	r1, [r0, #3]
 800c472:	1d03      	adds	r3, r0, #4
 800c474:	e7f1      	b.n	800c45a <__exponent+0x58>
	...

0800c478 <_printf_float>:
 800c478:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c47c:	b08d      	sub	sp, #52	@ 0x34
 800c47e:	460c      	mov	r4, r1
 800c480:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800c484:	4616      	mov	r6, r2
 800c486:	461f      	mov	r7, r3
 800c488:	4605      	mov	r5, r0
 800c48a:	f000 ffed 	bl	800d468 <_localeconv_r>
 800c48e:	6803      	ldr	r3, [r0, #0]
 800c490:	9304      	str	r3, [sp, #16]
 800c492:	4618      	mov	r0, r3
 800c494:	f7f3 ff14 	bl	80002c0 <strlen>
 800c498:	2300      	movs	r3, #0
 800c49a:	930a      	str	r3, [sp, #40]	@ 0x28
 800c49c:	f8d8 3000 	ldr.w	r3, [r8]
 800c4a0:	9005      	str	r0, [sp, #20]
 800c4a2:	3307      	adds	r3, #7
 800c4a4:	f023 0307 	bic.w	r3, r3, #7
 800c4a8:	f103 0208 	add.w	r2, r3, #8
 800c4ac:	f894 a018 	ldrb.w	sl, [r4, #24]
 800c4b0:	f8d4 b000 	ldr.w	fp, [r4]
 800c4b4:	f8c8 2000 	str.w	r2, [r8]
 800c4b8:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c4bc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800c4c0:	9307      	str	r3, [sp, #28]
 800c4c2:	f8cd 8018 	str.w	r8, [sp, #24]
 800c4c6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800c4ca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c4ce:	4b9c      	ldr	r3, [pc, #624]	@ (800c740 <_printf_float+0x2c8>)
 800c4d0:	f04f 32ff 	mov.w	r2, #4294967295
 800c4d4:	f7f4 fb52 	bl	8000b7c <__aeabi_dcmpun>
 800c4d8:	bb70      	cbnz	r0, 800c538 <_printf_float+0xc0>
 800c4da:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c4de:	4b98      	ldr	r3, [pc, #608]	@ (800c740 <_printf_float+0x2c8>)
 800c4e0:	f04f 32ff 	mov.w	r2, #4294967295
 800c4e4:	f7f4 fb2c 	bl	8000b40 <__aeabi_dcmple>
 800c4e8:	bb30      	cbnz	r0, 800c538 <_printf_float+0xc0>
 800c4ea:	2200      	movs	r2, #0
 800c4ec:	2300      	movs	r3, #0
 800c4ee:	4640      	mov	r0, r8
 800c4f0:	4649      	mov	r1, r9
 800c4f2:	f7f4 fb1b 	bl	8000b2c <__aeabi_dcmplt>
 800c4f6:	b110      	cbz	r0, 800c4fe <_printf_float+0x86>
 800c4f8:	232d      	movs	r3, #45	@ 0x2d
 800c4fa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c4fe:	4a91      	ldr	r2, [pc, #580]	@ (800c744 <_printf_float+0x2cc>)
 800c500:	4b91      	ldr	r3, [pc, #580]	@ (800c748 <_printf_float+0x2d0>)
 800c502:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800c506:	bf8c      	ite	hi
 800c508:	4690      	movhi	r8, r2
 800c50a:	4698      	movls	r8, r3
 800c50c:	2303      	movs	r3, #3
 800c50e:	6123      	str	r3, [r4, #16]
 800c510:	f02b 0304 	bic.w	r3, fp, #4
 800c514:	6023      	str	r3, [r4, #0]
 800c516:	f04f 0900 	mov.w	r9, #0
 800c51a:	9700      	str	r7, [sp, #0]
 800c51c:	4633      	mov	r3, r6
 800c51e:	aa0b      	add	r2, sp, #44	@ 0x2c
 800c520:	4621      	mov	r1, r4
 800c522:	4628      	mov	r0, r5
 800c524:	f000 f9d2 	bl	800c8cc <_printf_common>
 800c528:	3001      	adds	r0, #1
 800c52a:	f040 808d 	bne.w	800c648 <_printf_float+0x1d0>
 800c52e:	f04f 30ff 	mov.w	r0, #4294967295
 800c532:	b00d      	add	sp, #52	@ 0x34
 800c534:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c538:	4642      	mov	r2, r8
 800c53a:	464b      	mov	r3, r9
 800c53c:	4640      	mov	r0, r8
 800c53e:	4649      	mov	r1, r9
 800c540:	f7f4 fb1c 	bl	8000b7c <__aeabi_dcmpun>
 800c544:	b140      	cbz	r0, 800c558 <_printf_float+0xe0>
 800c546:	464b      	mov	r3, r9
 800c548:	2b00      	cmp	r3, #0
 800c54a:	bfbc      	itt	lt
 800c54c:	232d      	movlt	r3, #45	@ 0x2d
 800c54e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800c552:	4a7e      	ldr	r2, [pc, #504]	@ (800c74c <_printf_float+0x2d4>)
 800c554:	4b7e      	ldr	r3, [pc, #504]	@ (800c750 <_printf_float+0x2d8>)
 800c556:	e7d4      	b.n	800c502 <_printf_float+0x8a>
 800c558:	6863      	ldr	r3, [r4, #4]
 800c55a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800c55e:	9206      	str	r2, [sp, #24]
 800c560:	1c5a      	adds	r2, r3, #1
 800c562:	d13b      	bne.n	800c5dc <_printf_float+0x164>
 800c564:	2306      	movs	r3, #6
 800c566:	6063      	str	r3, [r4, #4]
 800c568:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800c56c:	2300      	movs	r3, #0
 800c56e:	6022      	str	r2, [r4, #0]
 800c570:	9303      	str	r3, [sp, #12]
 800c572:	ab0a      	add	r3, sp, #40	@ 0x28
 800c574:	e9cd a301 	strd	sl, r3, [sp, #4]
 800c578:	ab09      	add	r3, sp, #36	@ 0x24
 800c57a:	9300      	str	r3, [sp, #0]
 800c57c:	6861      	ldr	r1, [r4, #4]
 800c57e:	ec49 8b10 	vmov	d0, r8, r9
 800c582:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800c586:	4628      	mov	r0, r5
 800c588:	f7ff fed6 	bl	800c338 <__cvt>
 800c58c:	9b06      	ldr	r3, [sp, #24]
 800c58e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c590:	2b47      	cmp	r3, #71	@ 0x47
 800c592:	4680      	mov	r8, r0
 800c594:	d129      	bne.n	800c5ea <_printf_float+0x172>
 800c596:	1cc8      	adds	r0, r1, #3
 800c598:	db02      	blt.n	800c5a0 <_printf_float+0x128>
 800c59a:	6863      	ldr	r3, [r4, #4]
 800c59c:	4299      	cmp	r1, r3
 800c59e:	dd41      	ble.n	800c624 <_printf_float+0x1ac>
 800c5a0:	f1aa 0a02 	sub.w	sl, sl, #2
 800c5a4:	fa5f fa8a 	uxtb.w	sl, sl
 800c5a8:	3901      	subs	r1, #1
 800c5aa:	4652      	mov	r2, sl
 800c5ac:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800c5b0:	9109      	str	r1, [sp, #36]	@ 0x24
 800c5b2:	f7ff ff26 	bl	800c402 <__exponent>
 800c5b6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c5b8:	1813      	adds	r3, r2, r0
 800c5ba:	2a01      	cmp	r2, #1
 800c5bc:	4681      	mov	r9, r0
 800c5be:	6123      	str	r3, [r4, #16]
 800c5c0:	dc02      	bgt.n	800c5c8 <_printf_float+0x150>
 800c5c2:	6822      	ldr	r2, [r4, #0]
 800c5c4:	07d2      	lsls	r2, r2, #31
 800c5c6:	d501      	bpl.n	800c5cc <_printf_float+0x154>
 800c5c8:	3301      	adds	r3, #1
 800c5ca:	6123      	str	r3, [r4, #16]
 800c5cc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800c5d0:	2b00      	cmp	r3, #0
 800c5d2:	d0a2      	beq.n	800c51a <_printf_float+0xa2>
 800c5d4:	232d      	movs	r3, #45	@ 0x2d
 800c5d6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c5da:	e79e      	b.n	800c51a <_printf_float+0xa2>
 800c5dc:	9a06      	ldr	r2, [sp, #24]
 800c5de:	2a47      	cmp	r2, #71	@ 0x47
 800c5e0:	d1c2      	bne.n	800c568 <_printf_float+0xf0>
 800c5e2:	2b00      	cmp	r3, #0
 800c5e4:	d1c0      	bne.n	800c568 <_printf_float+0xf0>
 800c5e6:	2301      	movs	r3, #1
 800c5e8:	e7bd      	b.n	800c566 <_printf_float+0xee>
 800c5ea:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c5ee:	d9db      	bls.n	800c5a8 <_printf_float+0x130>
 800c5f0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800c5f4:	d118      	bne.n	800c628 <_printf_float+0x1b0>
 800c5f6:	2900      	cmp	r1, #0
 800c5f8:	6863      	ldr	r3, [r4, #4]
 800c5fa:	dd0b      	ble.n	800c614 <_printf_float+0x19c>
 800c5fc:	6121      	str	r1, [r4, #16]
 800c5fe:	b913      	cbnz	r3, 800c606 <_printf_float+0x18e>
 800c600:	6822      	ldr	r2, [r4, #0]
 800c602:	07d0      	lsls	r0, r2, #31
 800c604:	d502      	bpl.n	800c60c <_printf_float+0x194>
 800c606:	3301      	adds	r3, #1
 800c608:	440b      	add	r3, r1
 800c60a:	6123      	str	r3, [r4, #16]
 800c60c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800c60e:	f04f 0900 	mov.w	r9, #0
 800c612:	e7db      	b.n	800c5cc <_printf_float+0x154>
 800c614:	b913      	cbnz	r3, 800c61c <_printf_float+0x1a4>
 800c616:	6822      	ldr	r2, [r4, #0]
 800c618:	07d2      	lsls	r2, r2, #31
 800c61a:	d501      	bpl.n	800c620 <_printf_float+0x1a8>
 800c61c:	3302      	adds	r3, #2
 800c61e:	e7f4      	b.n	800c60a <_printf_float+0x192>
 800c620:	2301      	movs	r3, #1
 800c622:	e7f2      	b.n	800c60a <_printf_float+0x192>
 800c624:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800c628:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c62a:	4299      	cmp	r1, r3
 800c62c:	db05      	blt.n	800c63a <_printf_float+0x1c2>
 800c62e:	6823      	ldr	r3, [r4, #0]
 800c630:	6121      	str	r1, [r4, #16]
 800c632:	07d8      	lsls	r0, r3, #31
 800c634:	d5ea      	bpl.n	800c60c <_printf_float+0x194>
 800c636:	1c4b      	adds	r3, r1, #1
 800c638:	e7e7      	b.n	800c60a <_printf_float+0x192>
 800c63a:	2900      	cmp	r1, #0
 800c63c:	bfd4      	ite	le
 800c63e:	f1c1 0202 	rsble	r2, r1, #2
 800c642:	2201      	movgt	r2, #1
 800c644:	4413      	add	r3, r2
 800c646:	e7e0      	b.n	800c60a <_printf_float+0x192>
 800c648:	6823      	ldr	r3, [r4, #0]
 800c64a:	055a      	lsls	r2, r3, #21
 800c64c:	d407      	bmi.n	800c65e <_printf_float+0x1e6>
 800c64e:	6923      	ldr	r3, [r4, #16]
 800c650:	4642      	mov	r2, r8
 800c652:	4631      	mov	r1, r6
 800c654:	4628      	mov	r0, r5
 800c656:	47b8      	blx	r7
 800c658:	3001      	adds	r0, #1
 800c65a:	d12b      	bne.n	800c6b4 <_printf_float+0x23c>
 800c65c:	e767      	b.n	800c52e <_printf_float+0xb6>
 800c65e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c662:	f240 80dd 	bls.w	800c820 <_printf_float+0x3a8>
 800c666:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c66a:	2200      	movs	r2, #0
 800c66c:	2300      	movs	r3, #0
 800c66e:	f7f4 fa53 	bl	8000b18 <__aeabi_dcmpeq>
 800c672:	2800      	cmp	r0, #0
 800c674:	d033      	beq.n	800c6de <_printf_float+0x266>
 800c676:	4a37      	ldr	r2, [pc, #220]	@ (800c754 <_printf_float+0x2dc>)
 800c678:	2301      	movs	r3, #1
 800c67a:	4631      	mov	r1, r6
 800c67c:	4628      	mov	r0, r5
 800c67e:	47b8      	blx	r7
 800c680:	3001      	adds	r0, #1
 800c682:	f43f af54 	beq.w	800c52e <_printf_float+0xb6>
 800c686:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800c68a:	4543      	cmp	r3, r8
 800c68c:	db02      	blt.n	800c694 <_printf_float+0x21c>
 800c68e:	6823      	ldr	r3, [r4, #0]
 800c690:	07d8      	lsls	r0, r3, #31
 800c692:	d50f      	bpl.n	800c6b4 <_printf_float+0x23c>
 800c694:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c698:	4631      	mov	r1, r6
 800c69a:	4628      	mov	r0, r5
 800c69c:	47b8      	blx	r7
 800c69e:	3001      	adds	r0, #1
 800c6a0:	f43f af45 	beq.w	800c52e <_printf_float+0xb6>
 800c6a4:	f04f 0900 	mov.w	r9, #0
 800c6a8:	f108 38ff 	add.w	r8, r8, #4294967295
 800c6ac:	f104 0a1a 	add.w	sl, r4, #26
 800c6b0:	45c8      	cmp	r8, r9
 800c6b2:	dc09      	bgt.n	800c6c8 <_printf_float+0x250>
 800c6b4:	6823      	ldr	r3, [r4, #0]
 800c6b6:	079b      	lsls	r3, r3, #30
 800c6b8:	f100 8103 	bmi.w	800c8c2 <_printf_float+0x44a>
 800c6bc:	68e0      	ldr	r0, [r4, #12]
 800c6be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c6c0:	4298      	cmp	r0, r3
 800c6c2:	bfb8      	it	lt
 800c6c4:	4618      	movlt	r0, r3
 800c6c6:	e734      	b.n	800c532 <_printf_float+0xba>
 800c6c8:	2301      	movs	r3, #1
 800c6ca:	4652      	mov	r2, sl
 800c6cc:	4631      	mov	r1, r6
 800c6ce:	4628      	mov	r0, r5
 800c6d0:	47b8      	blx	r7
 800c6d2:	3001      	adds	r0, #1
 800c6d4:	f43f af2b 	beq.w	800c52e <_printf_float+0xb6>
 800c6d8:	f109 0901 	add.w	r9, r9, #1
 800c6dc:	e7e8      	b.n	800c6b0 <_printf_float+0x238>
 800c6de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c6e0:	2b00      	cmp	r3, #0
 800c6e2:	dc39      	bgt.n	800c758 <_printf_float+0x2e0>
 800c6e4:	4a1b      	ldr	r2, [pc, #108]	@ (800c754 <_printf_float+0x2dc>)
 800c6e6:	2301      	movs	r3, #1
 800c6e8:	4631      	mov	r1, r6
 800c6ea:	4628      	mov	r0, r5
 800c6ec:	47b8      	blx	r7
 800c6ee:	3001      	adds	r0, #1
 800c6f0:	f43f af1d 	beq.w	800c52e <_printf_float+0xb6>
 800c6f4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800c6f8:	ea59 0303 	orrs.w	r3, r9, r3
 800c6fc:	d102      	bne.n	800c704 <_printf_float+0x28c>
 800c6fe:	6823      	ldr	r3, [r4, #0]
 800c700:	07d9      	lsls	r1, r3, #31
 800c702:	d5d7      	bpl.n	800c6b4 <_printf_float+0x23c>
 800c704:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c708:	4631      	mov	r1, r6
 800c70a:	4628      	mov	r0, r5
 800c70c:	47b8      	blx	r7
 800c70e:	3001      	adds	r0, #1
 800c710:	f43f af0d 	beq.w	800c52e <_printf_float+0xb6>
 800c714:	f04f 0a00 	mov.w	sl, #0
 800c718:	f104 0b1a 	add.w	fp, r4, #26
 800c71c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c71e:	425b      	negs	r3, r3
 800c720:	4553      	cmp	r3, sl
 800c722:	dc01      	bgt.n	800c728 <_printf_float+0x2b0>
 800c724:	464b      	mov	r3, r9
 800c726:	e793      	b.n	800c650 <_printf_float+0x1d8>
 800c728:	2301      	movs	r3, #1
 800c72a:	465a      	mov	r2, fp
 800c72c:	4631      	mov	r1, r6
 800c72e:	4628      	mov	r0, r5
 800c730:	47b8      	blx	r7
 800c732:	3001      	adds	r0, #1
 800c734:	f43f aefb 	beq.w	800c52e <_printf_float+0xb6>
 800c738:	f10a 0a01 	add.w	sl, sl, #1
 800c73c:	e7ee      	b.n	800c71c <_printf_float+0x2a4>
 800c73e:	bf00      	nop
 800c740:	7fefffff 	.word	0x7fefffff
 800c744:	08011ab0 	.word	0x08011ab0
 800c748:	08011aac 	.word	0x08011aac
 800c74c:	08011ab8 	.word	0x08011ab8
 800c750:	08011ab4 	.word	0x08011ab4
 800c754:	08011abc 	.word	0x08011abc
 800c758:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c75a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c75e:	4553      	cmp	r3, sl
 800c760:	bfa8      	it	ge
 800c762:	4653      	movge	r3, sl
 800c764:	2b00      	cmp	r3, #0
 800c766:	4699      	mov	r9, r3
 800c768:	dc36      	bgt.n	800c7d8 <_printf_float+0x360>
 800c76a:	f04f 0b00 	mov.w	fp, #0
 800c76e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c772:	f104 021a 	add.w	r2, r4, #26
 800c776:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c778:	9306      	str	r3, [sp, #24]
 800c77a:	eba3 0309 	sub.w	r3, r3, r9
 800c77e:	455b      	cmp	r3, fp
 800c780:	dc31      	bgt.n	800c7e6 <_printf_float+0x36e>
 800c782:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c784:	459a      	cmp	sl, r3
 800c786:	dc3a      	bgt.n	800c7fe <_printf_float+0x386>
 800c788:	6823      	ldr	r3, [r4, #0]
 800c78a:	07da      	lsls	r2, r3, #31
 800c78c:	d437      	bmi.n	800c7fe <_printf_float+0x386>
 800c78e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c790:	ebaa 0903 	sub.w	r9, sl, r3
 800c794:	9b06      	ldr	r3, [sp, #24]
 800c796:	ebaa 0303 	sub.w	r3, sl, r3
 800c79a:	4599      	cmp	r9, r3
 800c79c:	bfa8      	it	ge
 800c79e:	4699      	movge	r9, r3
 800c7a0:	f1b9 0f00 	cmp.w	r9, #0
 800c7a4:	dc33      	bgt.n	800c80e <_printf_float+0x396>
 800c7a6:	f04f 0800 	mov.w	r8, #0
 800c7aa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c7ae:	f104 0b1a 	add.w	fp, r4, #26
 800c7b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c7b4:	ebaa 0303 	sub.w	r3, sl, r3
 800c7b8:	eba3 0309 	sub.w	r3, r3, r9
 800c7bc:	4543      	cmp	r3, r8
 800c7be:	f77f af79 	ble.w	800c6b4 <_printf_float+0x23c>
 800c7c2:	2301      	movs	r3, #1
 800c7c4:	465a      	mov	r2, fp
 800c7c6:	4631      	mov	r1, r6
 800c7c8:	4628      	mov	r0, r5
 800c7ca:	47b8      	blx	r7
 800c7cc:	3001      	adds	r0, #1
 800c7ce:	f43f aeae 	beq.w	800c52e <_printf_float+0xb6>
 800c7d2:	f108 0801 	add.w	r8, r8, #1
 800c7d6:	e7ec      	b.n	800c7b2 <_printf_float+0x33a>
 800c7d8:	4642      	mov	r2, r8
 800c7da:	4631      	mov	r1, r6
 800c7dc:	4628      	mov	r0, r5
 800c7de:	47b8      	blx	r7
 800c7e0:	3001      	adds	r0, #1
 800c7e2:	d1c2      	bne.n	800c76a <_printf_float+0x2f2>
 800c7e4:	e6a3      	b.n	800c52e <_printf_float+0xb6>
 800c7e6:	2301      	movs	r3, #1
 800c7e8:	4631      	mov	r1, r6
 800c7ea:	4628      	mov	r0, r5
 800c7ec:	9206      	str	r2, [sp, #24]
 800c7ee:	47b8      	blx	r7
 800c7f0:	3001      	adds	r0, #1
 800c7f2:	f43f ae9c 	beq.w	800c52e <_printf_float+0xb6>
 800c7f6:	9a06      	ldr	r2, [sp, #24]
 800c7f8:	f10b 0b01 	add.w	fp, fp, #1
 800c7fc:	e7bb      	b.n	800c776 <_printf_float+0x2fe>
 800c7fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c802:	4631      	mov	r1, r6
 800c804:	4628      	mov	r0, r5
 800c806:	47b8      	blx	r7
 800c808:	3001      	adds	r0, #1
 800c80a:	d1c0      	bne.n	800c78e <_printf_float+0x316>
 800c80c:	e68f      	b.n	800c52e <_printf_float+0xb6>
 800c80e:	9a06      	ldr	r2, [sp, #24]
 800c810:	464b      	mov	r3, r9
 800c812:	4442      	add	r2, r8
 800c814:	4631      	mov	r1, r6
 800c816:	4628      	mov	r0, r5
 800c818:	47b8      	blx	r7
 800c81a:	3001      	adds	r0, #1
 800c81c:	d1c3      	bne.n	800c7a6 <_printf_float+0x32e>
 800c81e:	e686      	b.n	800c52e <_printf_float+0xb6>
 800c820:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c824:	f1ba 0f01 	cmp.w	sl, #1
 800c828:	dc01      	bgt.n	800c82e <_printf_float+0x3b6>
 800c82a:	07db      	lsls	r3, r3, #31
 800c82c:	d536      	bpl.n	800c89c <_printf_float+0x424>
 800c82e:	2301      	movs	r3, #1
 800c830:	4642      	mov	r2, r8
 800c832:	4631      	mov	r1, r6
 800c834:	4628      	mov	r0, r5
 800c836:	47b8      	blx	r7
 800c838:	3001      	adds	r0, #1
 800c83a:	f43f ae78 	beq.w	800c52e <_printf_float+0xb6>
 800c83e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c842:	4631      	mov	r1, r6
 800c844:	4628      	mov	r0, r5
 800c846:	47b8      	blx	r7
 800c848:	3001      	adds	r0, #1
 800c84a:	f43f ae70 	beq.w	800c52e <_printf_float+0xb6>
 800c84e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c852:	2200      	movs	r2, #0
 800c854:	2300      	movs	r3, #0
 800c856:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c85a:	f7f4 f95d 	bl	8000b18 <__aeabi_dcmpeq>
 800c85e:	b9c0      	cbnz	r0, 800c892 <_printf_float+0x41a>
 800c860:	4653      	mov	r3, sl
 800c862:	f108 0201 	add.w	r2, r8, #1
 800c866:	4631      	mov	r1, r6
 800c868:	4628      	mov	r0, r5
 800c86a:	47b8      	blx	r7
 800c86c:	3001      	adds	r0, #1
 800c86e:	d10c      	bne.n	800c88a <_printf_float+0x412>
 800c870:	e65d      	b.n	800c52e <_printf_float+0xb6>
 800c872:	2301      	movs	r3, #1
 800c874:	465a      	mov	r2, fp
 800c876:	4631      	mov	r1, r6
 800c878:	4628      	mov	r0, r5
 800c87a:	47b8      	blx	r7
 800c87c:	3001      	adds	r0, #1
 800c87e:	f43f ae56 	beq.w	800c52e <_printf_float+0xb6>
 800c882:	f108 0801 	add.w	r8, r8, #1
 800c886:	45d0      	cmp	r8, sl
 800c888:	dbf3      	blt.n	800c872 <_printf_float+0x3fa>
 800c88a:	464b      	mov	r3, r9
 800c88c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800c890:	e6df      	b.n	800c652 <_printf_float+0x1da>
 800c892:	f04f 0800 	mov.w	r8, #0
 800c896:	f104 0b1a 	add.w	fp, r4, #26
 800c89a:	e7f4      	b.n	800c886 <_printf_float+0x40e>
 800c89c:	2301      	movs	r3, #1
 800c89e:	4642      	mov	r2, r8
 800c8a0:	e7e1      	b.n	800c866 <_printf_float+0x3ee>
 800c8a2:	2301      	movs	r3, #1
 800c8a4:	464a      	mov	r2, r9
 800c8a6:	4631      	mov	r1, r6
 800c8a8:	4628      	mov	r0, r5
 800c8aa:	47b8      	blx	r7
 800c8ac:	3001      	adds	r0, #1
 800c8ae:	f43f ae3e 	beq.w	800c52e <_printf_float+0xb6>
 800c8b2:	f108 0801 	add.w	r8, r8, #1
 800c8b6:	68e3      	ldr	r3, [r4, #12]
 800c8b8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c8ba:	1a5b      	subs	r3, r3, r1
 800c8bc:	4543      	cmp	r3, r8
 800c8be:	dcf0      	bgt.n	800c8a2 <_printf_float+0x42a>
 800c8c0:	e6fc      	b.n	800c6bc <_printf_float+0x244>
 800c8c2:	f04f 0800 	mov.w	r8, #0
 800c8c6:	f104 0919 	add.w	r9, r4, #25
 800c8ca:	e7f4      	b.n	800c8b6 <_printf_float+0x43e>

0800c8cc <_printf_common>:
 800c8cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c8d0:	4616      	mov	r6, r2
 800c8d2:	4698      	mov	r8, r3
 800c8d4:	688a      	ldr	r2, [r1, #8]
 800c8d6:	690b      	ldr	r3, [r1, #16]
 800c8d8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c8dc:	4293      	cmp	r3, r2
 800c8de:	bfb8      	it	lt
 800c8e0:	4613      	movlt	r3, r2
 800c8e2:	6033      	str	r3, [r6, #0]
 800c8e4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c8e8:	4607      	mov	r7, r0
 800c8ea:	460c      	mov	r4, r1
 800c8ec:	b10a      	cbz	r2, 800c8f2 <_printf_common+0x26>
 800c8ee:	3301      	adds	r3, #1
 800c8f0:	6033      	str	r3, [r6, #0]
 800c8f2:	6823      	ldr	r3, [r4, #0]
 800c8f4:	0699      	lsls	r1, r3, #26
 800c8f6:	bf42      	ittt	mi
 800c8f8:	6833      	ldrmi	r3, [r6, #0]
 800c8fa:	3302      	addmi	r3, #2
 800c8fc:	6033      	strmi	r3, [r6, #0]
 800c8fe:	6825      	ldr	r5, [r4, #0]
 800c900:	f015 0506 	ands.w	r5, r5, #6
 800c904:	d106      	bne.n	800c914 <_printf_common+0x48>
 800c906:	f104 0a19 	add.w	sl, r4, #25
 800c90a:	68e3      	ldr	r3, [r4, #12]
 800c90c:	6832      	ldr	r2, [r6, #0]
 800c90e:	1a9b      	subs	r3, r3, r2
 800c910:	42ab      	cmp	r3, r5
 800c912:	dc26      	bgt.n	800c962 <_printf_common+0x96>
 800c914:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c918:	6822      	ldr	r2, [r4, #0]
 800c91a:	3b00      	subs	r3, #0
 800c91c:	bf18      	it	ne
 800c91e:	2301      	movne	r3, #1
 800c920:	0692      	lsls	r2, r2, #26
 800c922:	d42b      	bmi.n	800c97c <_printf_common+0xb0>
 800c924:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c928:	4641      	mov	r1, r8
 800c92a:	4638      	mov	r0, r7
 800c92c:	47c8      	blx	r9
 800c92e:	3001      	adds	r0, #1
 800c930:	d01e      	beq.n	800c970 <_printf_common+0xa4>
 800c932:	6823      	ldr	r3, [r4, #0]
 800c934:	6922      	ldr	r2, [r4, #16]
 800c936:	f003 0306 	and.w	r3, r3, #6
 800c93a:	2b04      	cmp	r3, #4
 800c93c:	bf02      	ittt	eq
 800c93e:	68e5      	ldreq	r5, [r4, #12]
 800c940:	6833      	ldreq	r3, [r6, #0]
 800c942:	1aed      	subeq	r5, r5, r3
 800c944:	68a3      	ldr	r3, [r4, #8]
 800c946:	bf0c      	ite	eq
 800c948:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c94c:	2500      	movne	r5, #0
 800c94e:	4293      	cmp	r3, r2
 800c950:	bfc4      	itt	gt
 800c952:	1a9b      	subgt	r3, r3, r2
 800c954:	18ed      	addgt	r5, r5, r3
 800c956:	2600      	movs	r6, #0
 800c958:	341a      	adds	r4, #26
 800c95a:	42b5      	cmp	r5, r6
 800c95c:	d11a      	bne.n	800c994 <_printf_common+0xc8>
 800c95e:	2000      	movs	r0, #0
 800c960:	e008      	b.n	800c974 <_printf_common+0xa8>
 800c962:	2301      	movs	r3, #1
 800c964:	4652      	mov	r2, sl
 800c966:	4641      	mov	r1, r8
 800c968:	4638      	mov	r0, r7
 800c96a:	47c8      	blx	r9
 800c96c:	3001      	adds	r0, #1
 800c96e:	d103      	bne.n	800c978 <_printf_common+0xac>
 800c970:	f04f 30ff 	mov.w	r0, #4294967295
 800c974:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c978:	3501      	adds	r5, #1
 800c97a:	e7c6      	b.n	800c90a <_printf_common+0x3e>
 800c97c:	18e1      	adds	r1, r4, r3
 800c97e:	1c5a      	adds	r2, r3, #1
 800c980:	2030      	movs	r0, #48	@ 0x30
 800c982:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c986:	4422      	add	r2, r4
 800c988:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c98c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c990:	3302      	adds	r3, #2
 800c992:	e7c7      	b.n	800c924 <_printf_common+0x58>
 800c994:	2301      	movs	r3, #1
 800c996:	4622      	mov	r2, r4
 800c998:	4641      	mov	r1, r8
 800c99a:	4638      	mov	r0, r7
 800c99c:	47c8      	blx	r9
 800c99e:	3001      	adds	r0, #1
 800c9a0:	d0e6      	beq.n	800c970 <_printf_common+0xa4>
 800c9a2:	3601      	adds	r6, #1
 800c9a4:	e7d9      	b.n	800c95a <_printf_common+0x8e>
	...

0800c9a8 <_printf_i>:
 800c9a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c9ac:	7e0f      	ldrb	r7, [r1, #24]
 800c9ae:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c9b0:	2f78      	cmp	r7, #120	@ 0x78
 800c9b2:	4691      	mov	r9, r2
 800c9b4:	4680      	mov	r8, r0
 800c9b6:	460c      	mov	r4, r1
 800c9b8:	469a      	mov	sl, r3
 800c9ba:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c9be:	d807      	bhi.n	800c9d0 <_printf_i+0x28>
 800c9c0:	2f62      	cmp	r7, #98	@ 0x62
 800c9c2:	d80a      	bhi.n	800c9da <_printf_i+0x32>
 800c9c4:	2f00      	cmp	r7, #0
 800c9c6:	f000 80d1 	beq.w	800cb6c <_printf_i+0x1c4>
 800c9ca:	2f58      	cmp	r7, #88	@ 0x58
 800c9cc:	f000 80b8 	beq.w	800cb40 <_printf_i+0x198>
 800c9d0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c9d4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c9d8:	e03a      	b.n	800ca50 <_printf_i+0xa8>
 800c9da:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c9de:	2b15      	cmp	r3, #21
 800c9e0:	d8f6      	bhi.n	800c9d0 <_printf_i+0x28>
 800c9e2:	a101      	add	r1, pc, #4	@ (adr r1, 800c9e8 <_printf_i+0x40>)
 800c9e4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c9e8:	0800ca41 	.word	0x0800ca41
 800c9ec:	0800ca55 	.word	0x0800ca55
 800c9f0:	0800c9d1 	.word	0x0800c9d1
 800c9f4:	0800c9d1 	.word	0x0800c9d1
 800c9f8:	0800c9d1 	.word	0x0800c9d1
 800c9fc:	0800c9d1 	.word	0x0800c9d1
 800ca00:	0800ca55 	.word	0x0800ca55
 800ca04:	0800c9d1 	.word	0x0800c9d1
 800ca08:	0800c9d1 	.word	0x0800c9d1
 800ca0c:	0800c9d1 	.word	0x0800c9d1
 800ca10:	0800c9d1 	.word	0x0800c9d1
 800ca14:	0800cb53 	.word	0x0800cb53
 800ca18:	0800ca7f 	.word	0x0800ca7f
 800ca1c:	0800cb0d 	.word	0x0800cb0d
 800ca20:	0800c9d1 	.word	0x0800c9d1
 800ca24:	0800c9d1 	.word	0x0800c9d1
 800ca28:	0800cb75 	.word	0x0800cb75
 800ca2c:	0800c9d1 	.word	0x0800c9d1
 800ca30:	0800ca7f 	.word	0x0800ca7f
 800ca34:	0800c9d1 	.word	0x0800c9d1
 800ca38:	0800c9d1 	.word	0x0800c9d1
 800ca3c:	0800cb15 	.word	0x0800cb15
 800ca40:	6833      	ldr	r3, [r6, #0]
 800ca42:	1d1a      	adds	r2, r3, #4
 800ca44:	681b      	ldr	r3, [r3, #0]
 800ca46:	6032      	str	r2, [r6, #0]
 800ca48:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ca4c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ca50:	2301      	movs	r3, #1
 800ca52:	e09c      	b.n	800cb8e <_printf_i+0x1e6>
 800ca54:	6833      	ldr	r3, [r6, #0]
 800ca56:	6820      	ldr	r0, [r4, #0]
 800ca58:	1d19      	adds	r1, r3, #4
 800ca5a:	6031      	str	r1, [r6, #0]
 800ca5c:	0606      	lsls	r6, r0, #24
 800ca5e:	d501      	bpl.n	800ca64 <_printf_i+0xbc>
 800ca60:	681d      	ldr	r5, [r3, #0]
 800ca62:	e003      	b.n	800ca6c <_printf_i+0xc4>
 800ca64:	0645      	lsls	r5, r0, #25
 800ca66:	d5fb      	bpl.n	800ca60 <_printf_i+0xb8>
 800ca68:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ca6c:	2d00      	cmp	r5, #0
 800ca6e:	da03      	bge.n	800ca78 <_printf_i+0xd0>
 800ca70:	232d      	movs	r3, #45	@ 0x2d
 800ca72:	426d      	negs	r5, r5
 800ca74:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ca78:	4858      	ldr	r0, [pc, #352]	@ (800cbdc <_printf_i+0x234>)
 800ca7a:	230a      	movs	r3, #10
 800ca7c:	e011      	b.n	800caa2 <_printf_i+0xfa>
 800ca7e:	6821      	ldr	r1, [r4, #0]
 800ca80:	6833      	ldr	r3, [r6, #0]
 800ca82:	0608      	lsls	r0, r1, #24
 800ca84:	f853 5b04 	ldr.w	r5, [r3], #4
 800ca88:	d402      	bmi.n	800ca90 <_printf_i+0xe8>
 800ca8a:	0649      	lsls	r1, r1, #25
 800ca8c:	bf48      	it	mi
 800ca8e:	b2ad      	uxthmi	r5, r5
 800ca90:	2f6f      	cmp	r7, #111	@ 0x6f
 800ca92:	4852      	ldr	r0, [pc, #328]	@ (800cbdc <_printf_i+0x234>)
 800ca94:	6033      	str	r3, [r6, #0]
 800ca96:	bf14      	ite	ne
 800ca98:	230a      	movne	r3, #10
 800ca9a:	2308      	moveq	r3, #8
 800ca9c:	2100      	movs	r1, #0
 800ca9e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800caa2:	6866      	ldr	r6, [r4, #4]
 800caa4:	60a6      	str	r6, [r4, #8]
 800caa6:	2e00      	cmp	r6, #0
 800caa8:	db05      	blt.n	800cab6 <_printf_i+0x10e>
 800caaa:	6821      	ldr	r1, [r4, #0]
 800caac:	432e      	orrs	r6, r5
 800caae:	f021 0104 	bic.w	r1, r1, #4
 800cab2:	6021      	str	r1, [r4, #0]
 800cab4:	d04b      	beq.n	800cb4e <_printf_i+0x1a6>
 800cab6:	4616      	mov	r6, r2
 800cab8:	fbb5 f1f3 	udiv	r1, r5, r3
 800cabc:	fb03 5711 	mls	r7, r3, r1, r5
 800cac0:	5dc7      	ldrb	r7, [r0, r7]
 800cac2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800cac6:	462f      	mov	r7, r5
 800cac8:	42bb      	cmp	r3, r7
 800caca:	460d      	mov	r5, r1
 800cacc:	d9f4      	bls.n	800cab8 <_printf_i+0x110>
 800cace:	2b08      	cmp	r3, #8
 800cad0:	d10b      	bne.n	800caea <_printf_i+0x142>
 800cad2:	6823      	ldr	r3, [r4, #0]
 800cad4:	07df      	lsls	r7, r3, #31
 800cad6:	d508      	bpl.n	800caea <_printf_i+0x142>
 800cad8:	6923      	ldr	r3, [r4, #16]
 800cada:	6861      	ldr	r1, [r4, #4]
 800cadc:	4299      	cmp	r1, r3
 800cade:	bfde      	ittt	le
 800cae0:	2330      	movle	r3, #48	@ 0x30
 800cae2:	f806 3c01 	strble.w	r3, [r6, #-1]
 800cae6:	f106 36ff 	addle.w	r6, r6, #4294967295
 800caea:	1b92      	subs	r2, r2, r6
 800caec:	6122      	str	r2, [r4, #16]
 800caee:	f8cd a000 	str.w	sl, [sp]
 800caf2:	464b      	mov	r3, r9
 800caf4:	aa03      	add	r2, sp, #12
 800caf6:	4621      	mov	r1, r4
 800caf8:	4640      	mov	r0, r8
 800cafa:	f7ff fee7 	bl	800c8cc <_printf_common>
 800cafe:	3001      	adds	r0, #1
 800cb00:	d14a      	bne.n	800cb98 <_printf_i+0x1f0>
 800cb02:	f04f 30ff 	mov.w	r0, #4294967295
 800cb06:	b004      	add	sp, #16
 800cb08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cb0c:	6823      	ldr	r3, [r4, #0]
 800cb0e:	f043 0320 	orr.w	r3, r3, #32
 800cb12:	6023      	str	r3, [r4, #0]
 800cb14:	4832      	ldr	r0, [pc, #200]	@ (800cbe0 <_printf_i+0x238>)
 800cb16:	2778      	movs	r7, #120	@ 0x78
 800cb18:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800cb1c:	6823      	ldr	r3, [r4, #0]
 800cb1e:	6831      	ldr	r1, [r6, #0]
 800cb20:	061f      	lsls	r7, r3, #24
 800cb22:	f851 5b04 	ldr.w	r5, [r1], #4
 800cb26:	d402      	bmi.n	800cb2e <_printf_i+0x186>
 800cb28:	065f      	lsls	r7, r3, #25
 800cb2a:	bf48      	it	mi
 800cb2c:	b2ad      	uxthmi	r5, r5
 800cb2e:	6031      	str	r1, [r6, #0]
 800cb30:	07d9      	lsls	r1, r3, #31
 800cb32:	bf44      	itt	mi
 800cb34:	f043 0320 	orrmi.w	r3, r3, #32
 800cb38:	6023      	strmi	r3, [r4, #0]
 800cb3a:	b11d      	cbz	r5, 800cb44 <_printf_i+0x19c>
 800cb3c:	2310      	movs	r3, #16
 800cb3e:	e7ad      	b.n	800ca9c <_printf_i+0xf4>
 800cb40:	4826      	ldr	r0, [pc, #152]	@ (800cbdc <_printf_i+0x234>)
 800cb42:	e7e9      	b.n	800cb18 <_printf_i+0x170>
 800cb44:	6823      	ldr	r3, [r4, #0]
 800cb46:	f023 0320 	bic.w	r3, r3, #32
 800cb4a:	6023      	str	r3, [r4, #0]
 800cb4c:	e7f6      	b.n	800cb3c <_printf_i+0x194>
 800cb4e:	4616      	mov	r6, r2
 800cb50:	e7bd      	b.n	800cace <_printf_i+0x126>
 800cb52:	6833      	ldr	r3, [r6, #0]
 800cb54:	6825      	ldr	r5, [r4, #0]
 800cb56:	6961      	ldr	r1, [r4, #20]
 800cb58:	1d18      	adds	r0, r3, #4
 800cb5a:	6030      	str	r0, [r6, #0]
 800cb5c:	062e      	lsls	r6, r5, #24
 800cb5e:	681b      	ldr	r3, [r3, #0]
 800cb60:	d501      	bpl.n	800cb66 <_printf_i+0x1be>
 800cb62:	6019      	str	r1, [r3, #0]
 800cb64:	e002      	b.n	800cb6c <_printf_i+0x1c4>
 800cb66:	0668      	lsls	r0, r5, #25
 800cb68:	d5fb      	bpl.n	800cb62 <_printf_i+0x1ba>
 800cb6a:	8019      	strh	r1, [r3, #0]
 800cb6c:	2300      	movs	r3, #0
 800cb6e:	6123      	str	r3, [r4, #16]
 800cb70:	4616      	mov	r6, r2
 800cb72:	e7bc      	b.n	800caee <_printf_i+0x146>
 800cb74:	6833      	ldr	r3, [r6, #0]
 800cb76:	1d1a      	adds	r2, r3, #4
 800cb78:	6032      	str	r2, [r6, #0]
 800cb7a:	681e      	ldr	r6, [r3, #0]
 800cb7c:	6862      	ldr	r2, [r4, #4]
 800cb7e:	2100      	movs	r1, #0
 800cb80:	4630      	mov	r0, r6
 800cb82:	f7f3 fb4d 	bl	8000220 <memchr>
 800cb86:	b108      	cbz	r0, 800cb8c <_printf_i+0x1e4>
 800cb88:	1b80      	subs	r0, r0, r6
 800cb8a:	6060      	str	r0, [r4, #4]
 800cb8c:	6863      	ldr	r3, [r4, #4]
 800cb8e:	6123      	str	r3, [r4, #16]
 800cb90:	2300      	movs	r3, #0
 800cb92:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cb96:	e7aa      	b.n	800caee <_printf_i+0x146>
 800cb98:	6923      	ldr	r3, [r4, #16]
 800cb9a:	4632      	mov	r2, r6
 800cb9c:	4649      	mov	r1, r9
 800cb9e:	4640      	mov	r0, r8
 800cba0:	47d0      	blx	sl
 800cba2:	3001      	adds	r0, #1
 800cba4:	d0ad      	beq.n	800cb02 <_printf_i+0x15a>
 800cba6:	6823      	ldr	r3, [r4, #0]
 800cba8:	079b      	lsls	r3, r3, #30
 800cbaa:	d413      	bmi.n	800cbd4 <_printf_i+0x22c>
 800cbac:	68e0      	ldr	r0, [r4, #12]
 800cbae:	9b03      	ldr	r3, [sp, #12]
 800cbb0:	4298      	cmp	r0, r3
 800cbb2:	bfb8      	it	lt
 800cbb4:	4618      	movlt	r0, r3
 800cbb6:	e7a6      	b.n	800cb06 <_printf_i+0x15e>
 800cbb8:	2301      	movs	r3, #1
 800cbba:	4632      	mov	r2, r6
 800cbbc:	4649      	mov	r1, r9
 800cbbe:	4640      	mov	r0, r8
 800cbc0:	47d0      	blx	sl
 800cbc2:	3001      	adds	r0, #1
 800cbc4:	d09d      	beq.n	800cb02 <_printf_i+0x15a>
 800cbc6:	3501      	adds	r5, #1
 800cbc8:	68e3      	ldr	r3, [r4, #12]
 800cbca:	9903      	ldr	r1, [sp, #12]
 800cbcc:	1a5b      	subs	r3, r3, r1
 800cbce:	42ab      	cmp	r3, r5
 800cbd0:	dcf2      	bgt.n	800cbb8 <_printf_i+0x210>
 800cbd2:	e7eb      	b.n	800cbac <_printf_i+0x204>
 800cbd4:	2500      	movs	r5, #0
 800cbd6:	f104 0619 	add.w	r6, r4, #25
 800cbda:	e7f5      	b.n	800cbc8 <_printf_i+0x220>
 800cbdc:	08011abe 	.word	0x08011abe
 800cbe0:	08011acf 	.word	0x08011acf

0800cbe4 <_scanf_float>:
 800cbe4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cbe8:	b087      	sub	sp, #28
 800cbea:	4691      	mov	r9, r2
 800cbec:	9303      	str	r3, [sp, #12]
 800cbee:	688b      	ldr	r3, [r1, #8]
 800cbf0:	1e5a      	subs	r2, r3, #1
 800cbf2:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800cbf6:	bf81      	itttt	hi
 800cbf8:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800cbfc:	eb03 0b05 	addhi.w	fp, r3, r5
 800cc00:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800cc04:	608b      	strhi	r3, [r1, #8]
 800cc06:	680b      	ldr	r3, [r1, #0]
 800cc08:	460a      	mov	r2, r1
 800cc0a:	f04f 0500 	mov.w	r5, #0
 800cc0e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800cc12:	f842 3b1c 	str.w	r3, [r2], #28
 800cc16:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800cc1a:	4680      	mov	r8, r0
 800cc1c:	460c      	mov	r4, r1
 800cc1e:	bf98      	it	ls
 800cc20:	f04f 0b00 	movls.w	fp, #0
 800cc24:	9201      	str	r2, [sp, #4]
 800cc26:	4616      	mov	r6, r2
 800cc28:	46aa      	mov	sl, r5
 800cc2a:	462f      	mov	r7, r5
 800cc2c:	9502      	str	r5, [sp, #8]
 800cc2e:	68a2      	ldr	r2, [r4, #8]
 800cc30:	b15a      	cbz	r2, 800cc4a <_scanf_float+0x66>
 800cc32:	f8d9 3000 	ldr.w	r3, [r9]
 800cc36:	781b      	ldrb	r3, [r3, #0]
 800cc38:	2b4e      	cmp	r3, #78	@ 0x4e
 800cc3a:	d863      	bhi.n	800cd04 <_scanf_float+0x120>
 800cc3c:	2b40      	cmp	r3, #64	@ 0x40
 800cc3e:	d83b      	bhi.n	800ccb8 <_scanf_float+0xd4>
 800cc40:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800cc44:	b2c8      	uxtb	r0, r1
 800cc46:	280e      	cmp	r0, #14
 800cc48:	d939      	bls.n	800ccbe <_scanf_float+0xda>
 800cc4a:	b11f      	cbz	r7, 800cc54 <_scanf_float+0x70>
 800cc4c:	6823      	ldr	r3, [r4, #0]
 800cc4e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800cc52:	6023      	str	r3, [r4, #0]
 800cc54:	f10a 3aff 	add.w	sl, sl, #4294967295
 800cc58:	f1ba 0f01 	cmp.w	sl, #1
 800cc5c:	f200 8114 	bhi.w	800ce88 <_scanf_float+0x2a4>
 800cc60:	9b01      	ldr	r3, [sp, #4]
 800cc62:	429e      	cmp	r6, r3
 800cc64:	f200 8105 	bhi.w	800ce72 <_scanf_float+0x28e>
 800cc68:	2001      	movs	r0, #1
 800cc6a:	b007      	add	sp, #28
 800cc6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc70:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800cc74:	2a0d      	cmp	r2, #13
 800cc76:	d8e8      	bhi.n	800cc4a <_scanf_float+0x66>
 800cc78:	a101      	add	r1, pc, #4	@ (adr r1, 800cc80 <_scanf_float+0x9c>)
 800cc7a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800cc7e:	bf00      	nop
 800cc80:	0800cdc9 	.word	0x0800cdc9
 800cc84:	0800cc4b 	.word	0x0800cc4b
 800cc88:	0800cc4b 	.word	0x0800cc4b
 800cc8c:	0800cc4b 	.word	0x0800cc4b
 800cc90:	0800ce25 	.word	0x0800ce25
 800cc94:	0800cdff 	.word	0x0800cdff
 800cc98:	0800cc4b 	.word	0x0800cc4b
 800cc9c:	0800cc4b 	.word	0x0800cc4b
 800cca0:	0800cdd7 	.word	0x0800cdd7
 800cca4:	0800cc4b 	.word	0x0800cc4b
 800cca8:	0800cc4b 	.word	0x0800cc4b
 800ccac:	0800cc4b 	.word	0x0800cc4b
 800ccb0:	0800cc4b 	.word	0x0800cc4b
 800ccb4:	0800cd93 	.word	0x0800cd93
 800ccb8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800ccbc:	e7da      	b.n	800cc74 <_scanf_float+0x90>
 800ccbe:	290e      	cmp	r1, #14
 800ccc0:	d8c3      	bhi.n	800cc4a <_scanf_float+0x66>
 800ccc2:	a001      	add	r0, pc, #4	@ (adr r0, 800ccc8 <_scanf_float+0xe4>)
 800ccc4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800ccc8:	0800cd83 	.word	0x0800cd83
 800cccc:	0800cc4b 	.word	0x0800cc4b
 800ccd0:	0800cd83 	.word	0x0800cd83
 800ccd4:	0800ce13 	.word	0x0800ce13
 800ccd8:	0800cc4b 	.word	0x0800cc4b
 800ccdc:	0800cd25 	.word	0x0800cd25
 800cce0:	0800cd69 	.word	0x0800cd69
 800cce4:	0800cd69 	.word	0x0800cd69
 800cce8:	0800cd69 	.word	0x0800cd69
 800ccec:	0800cd69 	.word	0x0800cd69
 800ccf0:	0800cd69 	.word	0x0800cd69
 800ccf4:	0800cd69 	.word	0x0800cd69
 800ccf8:	0800cd69 	.word	0x0800cd69
 800ccfc:	0800cd69 	.word	0x0800cd69
 800cd00:	0800cd69 	.word	0x0800cd69
 800cd04:	2b6e      	cmp	r3, #110	@ 0x6e
 800cd06:	d809      	bhi.n	800cd1c <_scanf_float+0x138>
 800cd08:	2b60      	cmp	r3, #96	@ 0x60
 800cd0a:	d8b1      	bhi.n	800cc70 <_scanf_float+0x8c>
 800cd0c:	2b54      	cmp	r3, #84	@ 0x54
 800cd0e:	d07b      	beq.n	800ce08 <_scanf_float+0x224>
 800cd10:	2b59      	cmp	r3, #89	@ 0x59
 800cd12:	d19a      	bne.n	800cc4a <_scanf_float+0x66>
 800cd14:	2d07      	cmp	r5, #7
 800cd16:	d198      	bne.n	800cc4a <_scanf_float+0x66>
 800cd18:	2508      	movs	r5, #8
 800cd1a:	e02f      	b.n	800cd7c <_scanf_float+0x198>
 800cd1c:	2b74      	cmp	r3, #116	@ 0x74
 800cd1e:	d073      	beq.n	800ce08 <_scanf_float+0x224>
 800cd20:	2b79      	cmp	r3, #121	@ 0x79
 800cd22:	e7f6      	b.n	800cd12 <_scanf_float+0x12e>
 800cd24:	6821      	ldr	r1, [r4, #0]
 800cd26:	05c8      	lsls	r0, r1, #23
 800cd28:	d51e      	bpl.n	800cd68 <_scanf_float+0x184>
 800cd2a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800cd2e:	6021      	str	r1, [r4, #0]
 800cd30:	3701      	adds	r7, #1
 800cd32:	f1bb 0f00 	cmp.w	fp, #0
 800cd36:	d003      	beq.n	800cd40 <_scanf_float+0x15c>
 800cd38:	3201      	adds	r2, #1
 800cd3a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800cd3e:	60a2      	str	r2, [r4, #8]
 800cd40:	68a3      	ldr	r3, [r4, #8]
 800cd42:	3b01      	subs	r3, #1
 800cd44:	60a3      	str	r3, [r4, #8]
 800cd46:	6923      	ldr	r3, [r4, #16]
 800cd48:	3301      	adds	r3, #1
 800cd4a:	6123      	str	r3, [r4, #16]
 800cd4c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800cd50:	3b01      	subs	r3, #1
 800cd52:	2b00      	cmp	r3, #0
 800cd54:	f8c9 3004 	str.w	r3, [r9, #4]
 800cd58:	f340 8082 	ble.w	800ce60 <_scanf_float+0x27c>
 800cd5c:	f8d9 3000 	ldr.w	r3, [r9]
 800cd60:	3301      	adds	r3, #1
 800cd62:	f8c9 3000 	str.w	r3, [r9]
 800cd66:	e762      	b.n	800cc2e <_scanf_float+0x4a>
 800cd68:	eb1a 0105 	adds.w	r1, sl, r5
 800cd6c:	f47f af6d 	bne.w	800cc4a <_scanf_float+0x66>
 800cd70:	6822      	ldr	r2, [r4, #0]
 800cd72:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800cd76:	6022      	str	r2, [r4, #0]
 800cd78:	460d      	mov	r5, r1
 800cd7a:	468a      	mov	sl, r1
 800cd7c:	f806 3b01 	strb.w	r3, [r6], #1
 800cd80:	e7de      	b.n	800cd40 <_scanf_float+0x15c>
 800cd82:	6822      	ldr	r2, [r4, #0]
 800cd84:	0610      	lsls	r0, r2, #24
 800cd86:	f57f af60 	bpl.w	800cc4a <_scanf_float+0x66>
 800cd8a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800cd8e:	6022      	str	r2, [r4, #0]
 800cd90:	e7f4      	b.n	800cd7c <_scanf_float+0x198>
 800cd92:	f1ba 0f00 	cmp.w	sl, #0
 800cd96:	d10c      	bne.n	800cdb2 <_scanf_float+0x1ce>
 800cd98:	b977      	cbnz	r7, 800cdb8 <_scanf_float+0x1d4>
 800cd9a:	6822      	ldr	r2, [r4, #0]
 800cd9c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800cda0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800cda4:	d108      	bne.n	800cdb8 <_scanf_float+0x1d4>
 800cda6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800cdaa:	6022      	str	r2, [r4, #0]
 800cdac:	f04f 0a01 	mov.w	sl, #1
 800cdb0:	e7e4      	b.n	800cd7c <_scanf_float+0x198>
 800cdb2:	f1ba 0f02 	cmp.w	sl, #2
 800cdb6:	d050      	beq.n	800ce5a <_scanf_float+0x276>
 800cdb8:	2d01      	cmp	r5, #1
 800cdba:	d002      	beq.n	800cdc2 <_scanf_float+0x1de>
 800cdbc:	2d04      	cmp	r5, #4
 800cdbe:	f47f af44 	bne.w	800cc4a <_scanf_float+0x66>
 800cdc2:	3501      	adds	r5, #1
 800cdc4:	b2ed      	uxtb	r5, r5
 800cdc6:	e7d9      	b.n	800cd7c <_scanf_float+0x198>
 800cdc8:	f1ba 0f01 	cmp.w	sl, #1
 800cdcc:	f47f af3d 	bne.w	800cc4a <_scanf_float+0x66>
 800cdd0:	f04f 0a02 	mov.w	sl, #2
 800cdd4:	e7d2      	b.n	800cd7c <_scanf_float+0x198>
 800cdd6:	b975      	cbnz	r5, 800cdf6 <_scanf_float+0x212>
 800cdd8:	2f00      	cmp	r7, #0
 800cdda:	f47f af37 	bne.w	800cc4c <_scanf_float+0x68>
 800cdde:	6822      	ldr	r2, [r4, #0]
 800cde0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800cde4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800cde8:	f040 8103 	bne.w	800cff2 <_scanf_float+0x40e>
 800cdec:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800cdf0:	6022      	str	r2, [r4, #0]
 800cdf2:	2501      	movs	r5, #1
 800cdf4:	e7c2      	b.n	800cd7c <_scanf_float+0x198>
 800cdf6:	2d03      	cmp	r5, #3
 800cdf8:	d0e3      	beq.n	800cdc2 <_scanf_float+0x1de>
 800cdfa:	2d05      	cmp	r5, #5
 800cdfc:	e7df      	b.n	800cdbe <_scanf_float+0x1da>
 800cdfe:	2d02      	cmp	r5, #2
 800ce00:	f47f af23 	bne.w	800cc4a <_scanf_float+0x66>
 800ce04:	2503      	movs	r5, #3
 800ce06:	e7b9      	b.n	800cd7c <_scanf_float+0x198>
 800ce08:	2d06      	cmp	r5, #6
 800ce0a:	f47f af1e 	bne.w	800cc4a <_scanf_float+0x66>
 800ce0e:	2507      	movs	r5, #7
 800ce10:	e7b4      	b.n	800cd7c <_scanf_float+0x198>
 800ce12:	6822      	ldr	r2, [r4, #0]
 800ce14:	0591      	lsls	r1, r2, #22
 800ce16:	f57f af18 	bpl.w	800cc4a <_scanf_float+0x66>
 800ce1a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800ce1e:	6022      	str	r2, [r4, #0]
 800ce20:	9702      	str	r7, [sp, #8]
 800ce22:	e7ab      	b.n	800cd7c <_scanf_float+0x198>
 800ce24:	6822      	ldr	r2, [r4, #0]
 800ce26:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800ce2a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800ce2e:	d005      	beq.n	800ce3c <_scanf_float+0x258>
 800ce30:	0550      	lsls	r0, r2, #21
 800ce32:	f57f af0a 	bpl.w	800cc4a <_scanf_float+0x66>
 800ce36:	2f00      	cmp	r7, #0
 800ce38:	f000 80db 	beq.w	800cff2 <_scanf_float+0x40e>
 800ce3c:	0591      	lsls	r1, r2, #22
 800ce3e:	bf58      	it	pl
 800ce40:	9902      	ldrpl	r1, [sp, #8]
 800ce42:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800ce46:	bf58      	it	pl
 800ce48:	1a79      	subpl	r1, r7, r1
 800ce4a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800ce4e:	bf58      	it	pl
 800ce50:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800ce54:	6022      	str	r2, [r4, #0]
 800ce56:	2700      	movs	r7, #0
 800ce58:	e790      	b.n	800cd7c <_scanf_float+0x198>
 800ce5a:	f04f 0a03 	mov.w	sl, #3
 800ce5e:	e78d      	b.n	800cd7c <_scanf_float+0x198>
 800ce60:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800ce64:	4649      	mov	r1, r9
 800ce66:	4640      	mov	r0, r8
 800ce68:	4798      	blx	r3
 800ce6a:	2800      	cmp	r0, #0
 800ce6c:	f43f aedf 	beq.w	800cc2e <_scanf_float+0x4a>
 800ce70:	e6eb      	b.n	800cc4a <_scanf_float+0x66>
 800ce72:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ce76:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ce7a:	464a      	mov	r2, r9
 800ce7c:	4640      	mov	r0, r8
 800ce7e:	4798      	blx	r3
 800ce80:	6923      	ldr	r3, [r4, #16]
 800ce82:	3b01      	subs	r3, #1
 800ce84:	6123      	str	r3, [r4, #16]
 800ce86:	e6eb      	b.n	800cc60 <_scanf_float+0x7c>
 800ce88:	1e6b      	subs	r3, r5, #1
 800ce8a:	2b06      	cmp	r3, #6
 800ce8c:	d824      	bhi.n	800ced8 <_scanf_float+0x2f4>
 800ce8e:	2d02      	cmp	r5, #2
 800ce90:	d836      	bhi.n	800cf00 <_scanf_float+0x31c>
 800ce92:	9b01      	ldr	r3, [sp, #4]
 800ce94:	429e      	cmp	r6, r3
 800ce96:	f67f aee7 	bls.w	800cc68 <_scanf_float+0x84>
 800ce9a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ce9e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800cea2:	464a      	mov	r2, r9
 800cea4:	4640      	mov	r0, r8
 800cea6:	4798      	blx	r3
 800cea8:	6923      	ldr	r3, [r4, #16]
 800ceaa:	3b01      	subs	r3, #1
 800ceac:	6123      	str	r3, [r4, #16]
 800ceae:	e7f0      	b.n	800ce92 <_scanf_float+0x2ae>
 800ceb0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ceb4:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800ceb8:	464a      	mov	r2, r9
 800ceba:	4640      	mov	r0, r8
 800cebc:	4798      	blx	r3
 800cebe:	6923      	ldr	r3, [r4, #16]
 800cec0:	3b01      	subs	r3, #1
 800cec2:	6123      	str	r3, [r4, #16]
 800cec4:	f10a 3aff 	add.w	sl, sl, #4294967295
 800cec8:	fa5f fa8a 	uxtb.w	sl, sl
 800cecc:	f1ba 0f02 	cmp.w	sl, #2
 800ced0:	d1ee      	bne.n	800ceb0 <_scanf_float+0x2cc>
 800ced2:	3d03      	subs	r5, #3
 800ced4:	b2ed      	uxtb	r5, r5
 800ced6:	1b76      	subs	r6, r6, r5
 800ced8:	6823      	ldr	r3, [r4, #0]
 800ceda:	05da      	lsls	r2, r3, #23
 800cedc:	d530      	bpl.n	800cf40 <_scanf_float+0x35c>
 800cede:	055b      	lsls	r3, r3, #21
 800cee0:	d511      	bpl.n	800cf06 <_scanf_float+0x322>
 800cee2:	9b01      	ldr	r3, [sp, #4]
 800cee4:	429e      	cmp	r6, r3
 800cee6:	f67f aebf 	bls.w	800cc68 <_scanf_float+0x84>
 800ceea:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ceee:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800cef2:	464a      	mov	r2, r9
 800cef4:	4640      	mov	r0, r8
 800cef6:	4798      	blx	r3
 800cef8:	6923      	ldr	r3, [r4, #16]
 800cefa:	3b01      	subs	r3, #1
 800cefc:	6123      	str	r3, [r4, #16]
 800cefe:	e7f0      	b.n	800cee2 <_scanf_float+0x2fe>
 800cf00:	46aa      	mov	sl, r5
 800cf02:	46b3      	mov	fp, r6
 800cf04:	e7de      	b.n	800cec4 <_scanf_float+0x2e0>
 800cf06:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800cf0a:	6923      	ldr	r3, [r4, #16]
 800cf0c:	2965      	cmp	r1, #101	@ 0x65
 800cf0e:	f103 33ff 	add.w	r3, r3, #4294967295
 800cf12:	f106 35ff 	add.w	r5, r6, #4294967295
 800cf16:	6123      	str	r3, [r4, #16]
 800cf18:	d00c      	beq.n	800cf34 <_scanf_float+0x350>
 800cf1a:	2945      	cmp	r1, #69	@ 0x45
 800cf1c:	d00a      	beq.n	800cf34 <_scanf_float+0x350>
 800cf1e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800cf22:	464a      	mov	r2, r9
 800cf24:	4640      	mov	r0, r8
 800cf26:	4798      	blx	r3
 800cf28:	6923      	ldr	r3, [r4, #16]
 800cf2a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800cf2e:	3b01      	subs	r3, #1
 800cf30:	1eb5      	subs	r5, r6, #2
 800cf32:	6123      	str	r3, [r4, #16]
 800cf34:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800cf38:	464a      	mov	r2, r9
 800cf3a:	4640      	mov	r0, r8
 800cf3c:	4798      	blx	r3
 800cf3e:	462e      	mov	r6, r5
 800cf40:	6822      	ldr	r2, [r4, #0]
 800cf42:	f012 0210 	ands.w	r2, r2, #16
 800cf46:	d001      	beq.n	800cf4c <_scanf_float+0x368>
 800cf48:	2000      	movs	r0, #0
 800cf4a:	e68e      	b.n	800cc6a <_scanf_float+0x86>
 800cf4c:	7032      	strb	r2, [r6, #0]
 800cf4e:	6823      	ldr	r3, [r4, #0]
 800cf50:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800cf54:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cf58:	d125      	bne.n	800cfa6 <_scanf_float+0x3c2>
 800cf5a:	9b02      	ldr	r3, [sp, #8]
 800cf5c:	429f      	cmp	r7, r3
 800cf5e:	d00a      	beq.n	800cf76 <_scanf_float+0x392>
 800cf60:	1bda      	subs	r2, r3, r7
 800cf62:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800cf66:	429e      	cmp	r6, r3
 800cf68:	bf28      	it	cs
 800cf6a:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800cf6e:	4922      	ldr	r1, [pc, #136]	@ (800cff8 <_scanf_float+0x414>)
 800cf70:	4630      	mov	r0, r6
 800cf72:	f000 f977 	bl	800d264 <siprintf>
 800cf76:	9901      	ldr	r1, [sp, #4]
 800cf78:	2200      	movs	r2, #0
 800cf7a:	4640      	mov	r0, r8
 800cf7c:	f002 fd64 	bl	800fa48 <_strtod_r>
 800cf80:	9b03      	ldr	r3, [sp, #12]
 800cf82:	6821      	ldr	r1, [r4, #0]
 800cf84:	681b      	ldr	r3, [r3, #0]
 800cf86:	f011 0f02 	tst.w	r1, #2
 800cf8a:	ec57 6b10 	vmov	r6, r7, d0
 800cf8e:	f103 0204 	add.w	r2, r3, #4
 800cf92:	d015      	beq.n	800cfc0 <_scanf_float+0x3dc>
 800cf94:	9903      	ldr	r1, [sp, #12]
 800cf96:	600a      	str	r2, [r1, #0]
 800cf98:	681b      	ldr	r3, [r3, #0]
 800cf9a:	e9c3 6700 	strd	r6, r7, [r3]
 800cf9e:	68e3      	ldr	r3, [r4, #12]
 800cfa0:	3301      	adds	r3, #1
 800cfa2:	60e3      	str	r3, [r4, #12]
 800cfa4:	e7d0      	b.n	800cf48 <_scanf_float+0x364>
 800cfa6:	9b04      	ldr	r3, [sp, #16]
 800cfa8:	2b00      	cmp	r3, #0
 800cfaa:	d0e4      	beq.n	800cf76 <_scanf_float+0x392>
 800cfac:	9905      	ldr	r1, [sp, #20]
 800cfae:	230a      	movs	r3, #10
 800cfb0:	3101      	adds	r1, #1
 800cfb2:	4640      	mov	r0, r8
 800cfb4:	f002 fdc8 	bl	800fb48 <_strtol_r>
 800cfb8:	9b04      	ldr	r3, [sp, #16]
 800cfba:	9e05      	ldr	r6, [sp, #20]
 800cfbc:	1ac2      	subs	r2, r0, r3
 800cfbe:	e7d0      	b.n	800cf62 <_scanf_float+0x37e>
 800cfc0:	f011 0f04 	tst.w	r1, #4
 800cfc4:	9903      	ldr	r1, [sp, #12]
 800cfc6:	600a      	str	r2, [r1, #0]
 800cfc8:	d1e6      	bne.n	800cf98 <_scanf_float+0x3b4>
 800cfca:	681d      	ldr	r5, [r3, #0]
 800cfcc:	4632      	mov	r2, r6
 800cfce:	463b      	mov	r3, r7
 800cfd0:	4630      	mov	r0, r6
 800cfd2:	4639      	mov	r1, r7
 800cfd4:	f7f3 fdd2 	bl	8000b7c <__aeabi_dcmpun>
 800cfd8:	b128      	cbz	r0, 800cfe6 <_scanf_float+0x402>
 800cfda:	4808      	ldr	r0, [pc, #32]	@ (800cffc <_scanf_float+0x418>)
 800cfdc:	f000 fb28 	bl	800d630 <nanf>
 800cfe0:	ed85 0a00 	vstr	s0, [r5]
 800cfe4:	e7db      	b.n	800cf9e <_scanf_float+0x3ba>
 800cfe6:	4630      	mov	r0, r6
 800cfe8:	4639      	mov	r1, r7
 800cfea:	f7f3 fe25 	bl	8000c38 <__aeabi_d2f>
 800cfee:	6028      	str	r0, [r5, #0]
 800cff0:	e7d5      	b.n	800cf9e <_scanf_float+0x3ba>
 800cff2:	2700      	movs	r7, #0
 800cff4:	e62e      	b.n	800cc54 <_scanf_float+0x70>
 800cff6:	bf00      	nop
 800cff8:	08011ae0 	.word	0x08011ae0
 800cffc:	08011c21 	.word	0x08011c21

0800d000 <std>:
 800d000:	2300      	movs	r3, #0
 800d002:	b510      	push	{r4, lr}
 800d004:	4604      	mov	r4, r0
 800d006:	e9c0 3300 	strd	r3, r3, [r0]
 800d00a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d00e:	6083      	str	r3, [r0, #8]
 800d010:	8181      	strh	r1, [r0, #12]
 800d012:	6643      	str	r3, [r0, #100]	@ 0x64
 800d014:	81c2      	strh	r2, [r0, #14]
 800d016:	6183      	str	r3, [r0, #24]
 800d018:	4619      	mov	r1, r3
 800d01a:	2208      	movs	r2, #8
 800d01c:	305c      	adds	r0, #92	@ 0x5c
 800d01e:	f000 fa1b 	bl	800d458 <memset>
 800d022:	4b0d      	ldr	r3, [pc, #52]	@ (800d058 <std+0x58>)
 800d024:	6263      	str	r3, [r4, #36]	@ 0x24
 800d026:	4b0d      	ldr	r3, [pc, #52]	@ (800d05c <std+0x5c>)
 800d028:	62a3      	str	r3, [r4, #40]	@ 0x28
 800d02a:	4b0d      	ldr	r3, [pc, #52]	@ (800d060 <std+0x60>)
 800d02c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800d02e:	4b0d      	ldr	r3, [pc, #52]	@ (800d064 <std+0x64>)
 800d030:	6323      	str	r3, [r4, #48]	@ 0x30
 800d032:	4b0d      	ldr	r3, [pc, #52]	@ (800d068 <std+0x68>)
 800d034:	6224      	str	r4, [r4, #32]
 800d036:	429c      	cmp	r4, r3
 800d038:	d006      	beq.n	800d048 <std+0x48>
 800d03a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800d03e:	4294      	cmp	r4, r2
 800d040:	d002      	beq.n	800d048 <std+0x48>
 800d042:	33d0      	adds	r3, #208	@ 0xd0
 800d044:	429c      	cmp	r4, r3
 800d046:	d105      	bne.n	800d054 <std+0x54>
 800d048:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800d04c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d050:	f000 badc 	b.w	800d60c <__retarget_lock_init_recursive>
 800d054:	bd10      	pop	{r4, pc}
 800d056:	bf00      	nop
 800d058:	0800d2a9 	.word	0x0800d2a9
 800d05c:	0800d2cb 	.word	0x0800d2cb
 800d060:	0800d303 	.word	0x0800d303
 800d064:	0800d327 	.word	0x0800d327
 800d068:	20005f24 	.word	0x20005f24

0800d06c <stdio_exit_handler>:
 800d06c:	4a02      	ldr	r2, [pc, #8]	@ (800d078 <stdio_exit_handler+0xc>)
 800d06e:	4903      	ldr	r1, [pc, #12]	@ (800d07c <stdio_exit_handler+0x10>)
 800d070:	4803      	ldr	r0, [pc, #12]	@ (800d080 <stdio_exit_handler+0x14>)
 800d072:	f000 b869 	b.w	800d148 <_fwalk_sglue>
 800d076:	bf00      	nop
 800d078:	20000010 	.word	0x20000010
 800d07c:	08010189 	.word	0x08010189
 800d080:	20000020 	.word	0x20000020

0800d084 <cleanup_stdio>:
 800d084:	6841      	ldr	r1, [r0, #4]
 800d086:	4b0c      	ldr	r3, [pc, #48]	@ (800d0b8 <cleanup_stdio+0x34>)
 800d088:	4299      	cmp	r1, r3
 800d08a:	b510      	push	{r4, lr}
 800d08c:	4604      	mov	r4, r0
 800d08e:	d001      	beq.n	800d094 <cleanup_stdio+0x10>
 800d090:	f003 f87a 	bl	8010188 <_fflush_r>
 800d094:	68a1      	ldr	r1, [r4, #8]
 800d096:	4b09      	ldr	r3, [pc, #36]	@ (800d0bc <cleanup_stdio+0x38>)
 800d098:	4299      	cmp	r1, r3
 800d09a:	d002      	beq.n	800d0a2 <cleanup_stdio+0x1e>
 800d09c:	4620      	mov	r0, r4
 800d09e:	f003 f873 	bl	8010188 <_fflush_r>
 800d0a2:	68e1      	ldr	r1, [r4, #12]
 800d0a4:	4b06      	ldr	r3, [pc, #24]	@ (800d0c0 <cleanup_stdio+0x3c>)
 800d0a6:	4299      	cmp	r1, r3
 800d0a8:	d004      	beq.n	800d0b4 <cleanup_stdio+0x30>
 800d0aa:	4620      	mov	r0, r4
 800d0ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d0b0:	f003 b86a 	b.w	8010188 <_fflush_r>
 800d0b4:	bd10      	pop	{r4, pc}
 800d0b6:	bf00      	nop
 800d0b8:	20005f24 	.word	0x20005f24
 800d0bc:	20005f8c 	.word	0x20005f8c
 800d0c0:	20005ff4 	.word	0x20005ff4

0800d0c4 <global_stdio_init.part.0>:
 800d0c4:	b510      	push	{r4, lr}
 800d0c6:	4b0b      	ldr	r3, [pc, #44]	@ (800d0f4 <global_stdio_init.part.0+0x30>)
 800d0c8:	4c0b      	ldr	r4, [pc, #44]	@ (800d0f8 <global_stdio_init.part.0+0x34>)
 800d0ca:	4a0c      	ldr	r2, [pc, #48]	@ (800d0fc <global_stdio_init.part.0+0x38>)
 800d0cc:	601a      	str	r2, [r3, #0]
 800d0ce:	4620      	mov	r0, r4
 800d0d0:	2200      	movs	r2, #0
 800d0d2:	2104      	movs	r1, #4
 800d0d4:	f7ff ff94 	bl	800d000 <std>
 800d0d8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800d0dc:	2201      	movs	r2, #1
 800d0de:	2109      	movs	r1, #9
 800d0e0:	f7ff ff8e 	bl	800d000 <std>
 800d0e4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800d0e8:	2202      	movs	r2, #2
 800d0ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d0ee:	2112      	movs	r1, #18
 800d0f0:	f7ff bf86 	b.w	800d000 <std>
 800d0f4:	2000605c 	.word	0x2000605c
 800d0f8:	20005f24 	.word	0x20005f24
 800d0fc:	0800d06d 	.word	0x0800d06d

0800d100 <__sfp_lock_acquire>:
 800d100:	4801      	ldr	r0, [pc, #4]	@ (800d108 <__sfp_lock_acquire+0x8>)
 800d102:	f000 ba84 	b.w	800d60e <__retarget_lock_acquire_recursive>
 800d106:	bf00      	nop
 800d108:	20006065 	.word	0x20006065

0800d10c <__sfp_lock_release>:
 800d10c:	4801      	ldr	r0, [pc, #4]	@ (800d114 <__sfp_lock_release+0x8>)
 800d10e:	f000 ba7f 	b.w	800d610 <__retarget_lock_release_recursive>
 800d112:	bf00      	nop
 800d114:	20006065 	.word	0x20006065

0800d118 <__sinit>:
 800d118:	b510      	push	{r4, lr}
 800d11a:	4604      	mov	r4, r0
 800d11c:	f7ff fff0 	bl	800d100 <__sfp_lock_acquire>
 800d120:	6a23      	ldr	r3, [r4, #32]
 800d122:	b11b      	cbz	r3, 800d12c <__sinit+0x14>
 800d124:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d128:	f7ff bff0 	b.w	800d10c <__sfp_lock_release>
 800d12c:	4b04      	ldr	r3, [pc, #16]	@ (800d140 <__sinit+0x28>)
 800d12e:	6223      	str	r3, [r4, #32]
 800d130:	4b04      	ldr	r3, [pc, #16]	@ (800d144 <__sinit+0x2c>)
 800d132:	681b      	ldr	r3, [r3, #0]
 800d134:	2b00      	cmp	r3, #0
 800d136:	d1f5      	bne.n	800d124 <__sinit+0xc>
 800d138:	f7ff ffc4 	bl	800d0c4 <global_stdio_init.part.0>
 800d13c:	e7f2      	b.n	800d124 <__sinit+0xc>
 800d13e:	bf00      	nop
 800d140:	0800d085 	.word	0x0800d085
 800d144:	2000605c 	.word	0x2000605c

0800d148 <_fwalk_sglue>:
 800d148:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d14c:	4607      	mov	r7, r0
 800d14e:	4688      	mov	r8, r1
 800d150:	4614      	mov	r4, r2
 800d152:	2600      	movs	r6, #0
 800d154:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d158:	f1b9 0901 	subs.w	r9, r9, #1
 800d15c:	d505      	bpl.n	800d16a <_fwalk_sglue+0x22>
 800d15e:	6824      	ldr	r4, [r4, #0]
 800d160:	2c00      	cmp	r4, #0
 800d162:	d1f7      	bne.n	800d154 <_fwalk_sglue+0xc>
 800d164:	4630      	mov	r0, r6
 800d166:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d16a:	89ab      	ldrh	r3, [r5, #12]
 800d16c:	2b01      	cmp	r3, #1
 800d16e:	d907      	bls.n	800d180 <_fwalk_sglue+0x38>
 800d170:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d174:	3301      	adds	r3, #1
 800d176:	d003      	beq.n	800d180 <_fwalk_sglue+0x38>
 800d178:	4629      	mov	r1, r5
 800d17a:	4638      	mov	r0, r7
 800d17c:	47c0      	blx	r8
 800d17e:	4306      	orrs	r6, r0
 800d180:	3568      	adds	r5, #104	@ 0x68
 800d182:	e7e9      	b.n	800d158 <_fwalk_sglue+0x10>

0800d184 <iprintf>:
 800d184:	b40f      	push	{r0, r1, r2, r3}
 800d186:	b507      	push	{r0, r1, r2, lr}
 800d188:	4906      	ldr	r1, [pc, #24]	@ (800d1a4 <iprintf+0x20>)
 800d18a:	ab04      	add	r3, sp, #16
 800d18c:	6808      	ldr	r0, [r1, #0]
 800d18e:	f853 2b04 	ldr.w	r2, [r3], #4
 800d192:	6881      	ldr	r1, [r0, #8]
 800d194:	9301      	str	r3, [sp, #4]
 800d196:	f002 fe5b 	bl	800fe50 <_vfiprintf_r>
 800d19a:	b003      	add	sp, #12
 800d19c:	f85d eb04 	ldr.w	lr, [sp], #4
 800d1a0:	b004      	add	sp, #16
 800d1a2:	4770      	bx	lr
 800d1a4:	2000001c 	.word	0x2000001c

0800d1a8 <_puts_r>:
 800d1a8:	6a03      	ldr	r3, [r0, #32]
 800d1aa:	b570      	push	{r4, r5, r6, lr}
 800d1ac:	6884      	ldr	r4, [r0, #8]
 800d1ae:	4605      	mov	r5, r0
 800d1b0:	460e      	mov	r6, r1
 800d1b2:	b90b      	cbnz	r3, 800d1b8 <_puts_r+0x10>
 800d1b4:	f7ff ffb0 	bl	800d118 <__sinit>
 800d1b8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d1ba:	07db      	lsls	r3, r3, #31
 800d1bc:	d405      	bmi.n	800d1ca <_puts_r+0x22>
 800d1be:	89a3      	ldrh	r3, [r4, #12]
 800d1c0:	0598      	lsls	r0, r3, #22
 800d1c2:	d402      	bmi.n	800d1ca <_puts_r+0x22>
 800d1c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d1c6:	f000 fa22 	bl	800d60e <__retarget_lock_acquire_recursive>
 800d1ca:	89a3      	ldrh	r3, [r4, #12]
 800d1cc:	0719      	lsls	r1, r3, #28
 800d1ce:	d502      	bpl.n	800d1d6 <_puts_r+0x2e>
 800d1d0:	6923      	ldr	r3, [r4, #16]
 800d1d2:	2b00      	cmp	r3, #0
 800d1d4:	d135      	bne.n	800d242 <_puts_r+0x9a>
 800d1d6:	4621      	mov	r1, r4
 800d1d8:	4628      	mov	r0, r5
 800d1da:	f000 f8e7 	bl	800d3ac <__swsetup_r>
 800d1de:	b380      	cbz	r0, 800d242 <_puts_r+0x9a>
 800d1e0:	f04f 35ff 	mov.w	r5, #4294967295
 800d1e4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d1e6:	07da      	lsls	r2, r3, #31
 800d1e8:	d405      	bmi.n	800d1f6 <_puts_r+0x4e>
 800d1ea:	89a3      	ldrh	r3, [r4, #12]
 800d1ec:	059b      	lsls	r3, r3, #22
 800d1ee:	d402      	bmi.n	800d1f6 <_puts_r+0x4e>
 800d1f0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d1f2:	f000 fa0d 	bl	800d610 <__retarget_lock_release_recursive>
 800d1f6:	4628      	mov	r0, r5
 800d1f8:	bd70      	pop	{r4, r5, r6, pc}
 800d1fa:	2b00      	cmp	r3, #0
 800d1fc:	da04      	bge.n	800d208 <_puts_r+0x60>
 800d1fe:	69a2      	ldr	r2, [r4, #24]
 800d200:	429a      	cmp	r2, r3
 800d202:	dc17      	bgt.n	800d234 <_puts_r+0x8c>
 800d204:	290a      	cmp	r1, #10
 800d206:	d015      	beq.n	800d234 <_puts_r+0x8c>
 800d208:	6823      	ldr	r3, [r4, #0]
 800d20a:	1c5a      	adds	r2, r3, #1
 800d20c:	6022      	str	r2, [r4, #0]
 800d20e:	7019      	strb	r1, [r3, #0]
 800d210:	68a3      	ldr	r3, [r4, #8]
 800d212:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800d216:	3b01      	subs	r3, #1
 800d218:	60a3      	str	r3, [r4, #8]
 800d21a:	2900      	cmp	r1, #0
 800d21c:	d1ed      	bne.n	800d1fa <_puts_r+0x52>
 800d21e:	2b00      	cmp	r3, #0
 800d220:	da11      	bge.n	800d246 <_puts_r+0x9e>
 800d222:	4622      	mov	r2, r4
 800d224:	210a      	movs	r1, #10
 800d226:	4628      	mov	r0, r5
 800d228:	f000 f881 	bl	800d32e <__swbuf_r>
 800d22c:	3001      	adds	r0, #1
 800d22e:	d0d7      	beq.n	800d1e0 <_puts_r+0x38>
 800d230:	250a      	movs	r5, #10
 800d232:	e7d7      	b.n	800d1e4 <_puts_r+0x3c>
 800d234:	4622      	mov	r2, r4
 800d236:	4628      	mov	r0, r5
 800d238:	f000 f879 	bl	800d32e <__swbuf_r>
 800d23c:	3001      	adds	r0, #1
 800d23e:	d1e7      	bne.n	800d210 <_puts_r+0x68>
 800d240:	e7ce      	b.n	800d1e0 <_puts_r+0x38>
 800d242:	3e01      	subs	r6, #1
 800d244:	e7e4      	b.n	800d210 <_puts_r+0x68>
 800d246:	6823      	ldr	r3, [r4, #0]
 800d248:	1c5a      	adds	r2, r3, #1
 800d24a:	6022      	str	r2, [r4, #0]
 800d24c:	220a      	movs	r2, #10
 800d24e:	701a      	strb	r2, [r3, #0]
 800d250:	e7ee      	b.n	800d230 <_puts_r+0x88>
	...

0800d254 <puts>:
 800d254:	4b02      	ldr	r3, [pc, #8]	@ (800d260 <puts+0xc>)
 800d256:	4601      	mov	r1, r0
 800d258:	6818      	ldr	r0, [r3, #0]
 800d25a:	f7ff bfa5 	b.w	800d1a8 <_puts_r>
 800d25e:	bf00      	nop
 800d260:	2000001c 	.word	0x2000001c

0800d264 <siprintf>:
 800d264:	b40e      	push	{r1, r2, r3}
 800d266:	b510      	push	{r4, lr}
 800d268:	b09d      	sub	sp, #116	@ 0x74
 800d26a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800d26c:	9002      	str	r0, [sp, #8]
 800d26e:	9006      	str	r0, [sp, #24]
 800d270:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800d274:	480a      	ldr	r0, [pc, #40]	@ (800d2a0 <siprintf+0x3c>)
 800d276:	9107      	str	r1, [sp, #28]
 800d278:	9104      	str	r1, [sp, #16]
 800d27a:	490a      	ldr	r1, [pc, #40]	@ (800d2a4 <siprintf+0x40>)
 800d27c:	f853 2b04 	ldr.w	r2, [r3], #4
 800d280:	9105      	str	r1, [sp, #20]
 800d282:	2400      	movs	r4, #0
 800d284:	a902      	add	r1, sp, #8
 800d286:	6800      	ldr	r0, [r0, #0]
 800d288:	9301      	str	r3, [sp, #4]
 800d28a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800d28c:	f002 fcba 	bl	800fc04 <_svfiprintf_r>
 800d290:	9b02      	ldr	r3, [sp, #8]
 800d292:	701c      	strb	r4, [r3, #0]
 800d294:	b01d      	add	sp, #116	@ 0x74
 800d296:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d29a:	b003      	add	sp, #12
 800d29c:	4770      	bx	lr
 800d29e:	bf00      	nop
 800d2a0:	2000001c 	.word	0x2000001c
 800d2a4:	ffff0208 	.word	0xffff0208

0800d2a8 <__sread>:
 800d2a8:	b510      	push	{r4, lr}
 800d2aa:	460c      	mov	r4, r1
 800d2ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d2b0:	f000 f95e 	bl	800d570 <_read_r>
 800d2b4:	2800      	cmp	r0, #0
 800d2b6:	bfab      	itete	ge
 800d2b8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800d2ba:	89a3      	ldrhlt	r3, [r4, #12]
 800d2bc:	181b      	addge	r3, r3, r0
 800d2be:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800d2c2:	bfac      	ite	ge
 800d2c4:	6563      	strge	r3, [r4, #84]	@ 0x54
 800d2c6:	81a3      	strhlt	r3, [r4, #12]
 800d2c8:	bd10      	pop	{r4, pc}

0800d2ca <__swrite>:
 800d2ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d2ce:	461f      	mov	r7, r3
 800d2d0:	898b      	ldrh	r3, [r1, #12]
 800d2d2:	05db      	lsls	r3, r3, #23
 800d2d4:	4605      	mov	r5, r0
 800d2d6:	460c      	mov	r4, r1
 800d2d8:	4616      	mov	r6, r2
 800d2da:	d505      	bpl.n	800d2e8 <__swrite+0x1e>
 800d2dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d2e0:	2302      	movs	r3, #2
 800d2e2:	2200      	movs	r2, #0
 800d2e4:	f000 f932 	bl	800d54c <_lseek_r>
 800d2e8:	89a3      	ldrh	r3, [r4, #12]
 800d2ea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d2ee:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d2f2:	81a3      	strh	r3, [r4, #12]
 800d2f4:	4632      	mov	r2, r6
 800d2f6:	463b      	mov	r3, r7
 800d2f8:	4628      	mov	r0, r5
 800d2fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d2fe:	f000 b949 	b.w	800d594 <_write_r>

0800d302 <__sseek>:
 800d302:	b510      	push	{r4, lr}
 800d304:	460c      	mov	r4, r1
 800d306:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d30a:	f000 f91f 	bl	800d54c <_lseek_r>
 800d30e:	1c43      	adds	r3, r0, #1
 800d310:	89a3      	ldrh	r3, [r4, #12]
 800d312:	bf15      	itete	ne
 800d314:	6560      	strne	r0, [r4, #84]	@ 0x54
 800d316:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800d31a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800d31e:	81a3      	strheq	r3, [r4, #12]
 800d320:	bf18      	it	ne
 800d322:	81a3      	strhne	r3, [r4, #12]
 800d324:	bd10      	pop	{r4, pc}

0800d326 <__sclose>:
 800d326:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d32a:	f000 b8a1 	b.w	800d470 <_close_r>

0800d32e <__swbuf_r>:
 800d32e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d330:	460e      	mov	r6, r1
 800d332:	4614      	mov	r4, r2
 800d334:	4605      	mov	r5, r0
 800d336:	b118      	cbz	r0, 800d340 <__swbuf_r+0x12>
 800d338:	6a03      	ldr	r3, [r0, #32]
 800d33a:	b90b      	cbnz	r3, 800d340 <__swbuf_r+0x12>
 800d33c:	f7ff feec 	bl	800d118 <__sinit>
 800d340:	69a3      	ldr	r3, [r4, #24]
 800d342:	60a3      	str	r3, [r4, #8]
 800d344:	89a3      	ldrh	r3, [r4, #12]
 800d346:	071a      	lsls	r2, r3, #28
 800d348:	d501      	bpl.n	800d34e <__swbuf_r+0x20>
 800d34a:	6923      	ldr	r3, [r4, #16]
 800d34c:	b943      	cbnz	r3, 800d360 <__swbuf_r+0x32>
 800d34e:	4621      	mov	r1, r4
 800d350:	4628      	mov	r0, r5
 800d352:	f000 f82b 	bl	800d3ac <__swsetup_r>
 800d356:	b118      	cbz	r0, 800d360 <__swbuf_r+0x32>
 800d358:	f04f 37ff 	mov.w	r7, #4294967295
 800d35c:	4638      	mov	r0, r7
 800d35e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d360:	6823      	ldr	r3, [r4, #0]
 800d362:	6922      	ldr	r2, [r4, #16]
 800d364:	1a98      	subs	r0, r3, r2
 800d366:	6963      	ldr	r3, [r4, #20]
 800d368:	b2f6      	uxtb	r6, r6
 800d36a:	4283      	cmp	r3, r0
 800d36c:	4637      	mov	r7, r6
 800d36e:	dc05      	bgt.n	800d37c <__swbuf_r+0x4e>
 800d370:	4621      	mov	r1, r4
 800d372:	4628      	mov	r0, r5
 800d374:	f002 ff08 	bl	8010188 <_fflush_r>
 800d378:	2800      	cmp	r0, #0
 800d37a:	d1ed      	bne.n	800d358 <__swbuf_r+0x2a>
 800d37c:	68a3      	ldr	r3, [r4, #8]
 800d37e:	3b01      	subs	r3, #1
 800d380:	60a3      	str	r3, [r4, #8]
 800d382:	6823      	ldr	r3, [r4, #0]
 800d384:	1c5a      	adds	r2, r3, #1
 800d386:	6022      	str	r2, [r4, #0]
 800d388:	701e      	strb	r6, [r3, #0]
 800d38a:	6962      	ldr	r2, [r4, #20]
 800d38c:	1c43      	adds	r3, r0, #1
 800d38e:	429a      	cmp	r2, r3
 800d390:	d004      	beq.n	800d39c <__swbuf_r+0x6e>
 800d392:	89a3      	ldrh	r3, [r4, #12]
 800d394:	07db      	lsls	r3, r3, #31
 800d396:	d5e1      	bpl.n	800d35c <__swbuf_r+0x2e>
 800d398:	2e0a      	cmp	r6, #10
 800d39a:	d1df      	bne.n	800d35c <__swbuf_r+0x2e>
 800d39c:	4621      	mov	r1, r4
 800d39e:	4628      	mov	r0, r5
 800d3a0:	f002 fef2 	bl	8010188 <_fflush_r>
 800d3a4:	2800      	cmp	r0, #0
 800d3a6:	d0d9      	beq.n	800d35c <__swbuf_r+0x2e>
 800d3a8:	e7d6      	b.n	800d358 <__swbuf_r+0x2a>
	...

0800d3ac <__swsetup_r>:
 800d3ac:	b538      	push	{r3, r4, r5, lr}
 800d3ae:	4b29      	ldr	r3, [pc, #164]	@ (800d454 <__swsetup_r+0xa8>)
 800d3b0:	4605      	mov	r5, r0
 800d3b2:	6818      	ldr	r0, [r3, #0]
 800d3b4:	460c      	mov	r4, r1
 800d3b6:	b118      	cbz	r0, 800d3c0 <__swsetup_r+0x14>
 800d3b8:	6a03      	ldr	r3, [r0, #32]
 800d3ba:	b90b      	cbnz	r3, 800d3c0 <__swsetup_r+0x14>
 800d3bc:	f7ff feac 	bl	800d118 <__sinit>
 800d3c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d3c4:	0719      	lsls	r1, r3, #28
 800d3c6:	d422      	bmi.n	800d40e <__swsetup_r+0x62>
 800d3c8:	06da      	lsls	r2, r3, #27
 800d3ca:	d407      	bmi.n	800d3dc <__swsetup_r+0x30>
 800d3cc:	2209      	movs	r2, #9
 800d3ce:	602a      	str	r2, [r5, #0]
 800d3d0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d3d4:	81a3      	strh	r3, [r4, #12]
 800d3d6:	f04f 30ff 	mov.w	r0, #4294967295
 800d3da:	e033      	b.n	800d444 <__swsetup_r+0x98>
 800d3dc:	0758      	lsls	r0, r3, #29
 800d3de:	d512      	bpl.n	800d406 <__swsetup_r+0x5a>
 800d3e0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d3e2:	b141      	cbz	r1, 800d3f6 <__swsetup_r+0x4a>
 800d3e4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d3e8:	4299      	cmp	r1, r3
 800d3ea:	d002      	beq.n	800d3f2 <__swsetup_r+0x46>
 800d3ec:	4628      	mov	r0, r5
 800d3ee:	f000 ff7f 	bl	800e2f0 <_free_r>
 800d3f2:	2300      	movs	r3, #0
 800d3f4:	6363      	str	r3, [r4, #52]	@ 0x34
 800d3f6:	89a3      	ldrh	r3, [r4, #12]
 800d3f8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d3fc:	81a3      	strh	r3, [r4, #12]
 800d3fe:	2300      	movs	r3, #0
 800d400:	6063      	str	r3, [r4, #4]
 800d402:	6923      	ldr	r3, [r4, #16]
 800d404:	6023      	str	r3, [r4, #0]
 800d406:	89a3      	ldrh	r3, [r4, #12]
 800d408:	f043 0308 	orr.w	r3, r3, #8
 800d40c:	81a3      	strh	r3, [r4, #12]
 800d40e:	6923      	ldr	r3, [r4, #16]
 800d410:	b94b      	cbnz	r3, 800d426 <__swsetup_r+0x7a>
 800d412:	89a3      	ldrh	r3, [r4, #12]
 800d414:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d418:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d41c:	d003      	beq.n	800d426 <__swsetup_r+0x7a>
 800d41e:	4621      	mov	r1, r4
 800d420:	4628      	mov	r0, r5
 800d422:	f002 feff 	bl	8010224 <__smakebuf_r>
 800d426:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d42a:	f013 0201 	ands.w	r2, r3, #1
 800d42e:	d00a      	beq.n	800d446 <__swsetup_r+0x9a>
 800d430:	2200      	movs	r2, #0
 800d432:	60a2      	str	r2, [r4, #8]
 800d434:	6962      	ldr	r2, [r4, #20]
 800d436:	4252      	negs	r2, r2
 800d438:	61a2      	str	r2, [r4, #24]
 800d43a:	6922      	ldr	r2, [r4, #16]
 800d43c:	b942      	cbnz	r2, 800d450 <__swsetup_r+0xa4>
 800d43e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d442:	d1c5      	bne.n	800d3d0 <__swsetup_r+0x24>
 800d444:	bd38      	pop	{r3, r4, r5, pc}
 800d446:	0799      	lsls	r1, r3, #30
 800d448:	bf58      	it	pl
 800d44a:	6962      	ldrpl	r2, [r4, #20]
 800d44c:	60a2      	str	r2, [r4, #8]
 800d44e:	e7f4      	b.n	800d43a <__swsetup_r+0x8e>
 800d450:	2000      	movs	r0, #0
 800d452:	e7f7      	b.n	800d444 <__swsetup_r+0x98>
 800d454:	2000001c 	.word	0x2000001c

0800d458 <memset>:
 800d458:	4402      	add	r2, r0
 800d45a:	4603      	mov	r3, r0
 800d45c:	4293      	cmp	r3, r2
 800d45e:	d100      	bne.n	800d462 <memset+0xa>
 800d460:	4770      	bx	lr
 800d462:	f803 1b01 	strb.w	r1, [r3], #1
 800d466:	e7f9      	b.n	800d45c <memset+0x4>

0800d468 <_localeconv_r>:
 800d468:	4800      	ldr	r0, [pc, #0]	@ (800d46c <_localeconv_r+0x4>)
 800d46a:	4770      	bx	lr
 800d46c:	2000015c 	.word	0x2000015c

0800d470 <_close_r>:
 800d470:	b538      	push	{r3, r4, r5, lr}
 800d472:	4d06      	ldr	r5, [pc, #24]	@ (800d48c <_close_r+0x1c>)
 800d474:	2300      	movs	r3, #0
 800d476:	4604      	mov	r4, r0
 800d478:	4608      	mov	r0, r1
 800d47a:	602b      	str	r3, [r5, #0]
 800d47c:	f7f7 f81c 	bl	80044b8 <_close>
 800d480:	1c43      	adds	r3, r0, #1
 800d482:	d102      	bne.n	800d48a <_close_r+0x1a>
 800d484:	682b      	ldr	r3, [r5, #0]
 800d486:	b103      	cbz	r3, 800d48a <_close_r+0x1a>
 800d488:	6023      	str	r3, [r4, #0]
 800d48a:	bd38      	pop	{r3, r4, r5, pc}
 800d48c:	20006060 	.word	0x20006060

0800d490 <_reclaim_reent>:
 800d490:	4b2d      	ldr	r3, [pc, #180]	@ (800d548 <_reclaim_reent+0xb8>)
 800d492:	681b      	ldr	r3, [r3, #0]
 800d494:	4283      	cmp	r3, r0
 800d496:	b570      	push	{r4, r5, r6, lr}
 800d498:	4604      	mov	r4, r0
 800d49a:	d053      	beq.n	800d544 <_reclaim_reent+0xb4>
 800d49c:	69c3      	ldr	r3, [r0, #28]
 800d49e:	b31b      	cbz	r3, 800d4e8 <_reclaim_reent+0x58>
 800d4a0:	68db      	ldr	r3, [r3, #12]
 800d4a2:	b163      	cbz	r3, 800d4be <_reclaim_reent+0x2e>
 800d4a4:	2500      	movs	r5, #0
 800d4a6:	69e3      	ldr	r3, [r4, #28]
 800d4a8:	68db      	ldr	r3, [r3, #12]
 800d4aa:	5959      	ldr	r1, [r3, r5]
 800d4ac:	b9b1      	cbnz	r1, 800d4dc <_reclaim_reent+0x4c>
 800d4ae:	3504      	adds	r5, #4
 800d4b0:	2d80      	cmp	r5, #128	@ 0x80
 800d4b2:	d1f8      	bne.n	800d4a6 <_reclaim_reent+0x16>
 800d4b4:	69e3      	ldr	r3, [r4, #28]
 800d4b6:	4620      	mov	r0, r4
 800d4b8:	68d9      	ldr	r1, [r3, #12]
 800d4ba:	f000 ff19 	bl	800e2f0 <_free_r>
 800d4be:	69e3      	ldr	r3, [r4, #28]
 800d4c0:	6819      	ldr	r1, [r3, #0]
 800d4c2:	b111      	cbz	r1, 800d4ca <_reclaim_reent+0x3a>
 800d4c4:	4620      	mov	r0, r4
 800d4c6:	f000 ff13 	bl	800e2f0 <_free_r>
 800d4ca:	69e3      	ldr	r3, [r4, #28]
 800d4cc:	689d      	ldr	r5, [r3, #8]
 800d4ce:	b15d      	cbz	r5, 800d4e8 <_reclaim_reent+0x58>
 800d4d0:	4629      	mov	r1, r5
 800d4d2:	4620      	mov	r0, r4
 800d4d4:	682d      	ldr	r5, [r5, #0]
 800d4d6:	f000 ff0b 	bl	800e2f0 <_free_r>
 800d4da:	e7f8      	b.n	800d4ce <_reclaim_reent+0x3e>
 800d4dc:	680e      	ldr	r6, [r1, #0]
 800d4de:	4620      	mov	r0, r4
 800d4e0:	f000 ff06 	bl	800e2f0 <_free_r>
 800d4e4:	4631      	mov	r1, r6
 800d4e6:	e7e1      	b.n	800d4ac <_reclaim_reent+0x1c>
 800d4e8:	6961      	ldr	r1, [r4, #20]
 800d4ea:	b111      	cbz	r1, 800d4f2 <_reclaim_reent+0x62>
 800d4ec:	4620      	mov	r0, r4
 800d4ee:	f000 feff 	bl	800e2f0 <_free_r>
 800d4f2:	69e1      	ldr	r1, [r4, #28]
 800d4f4:	b111      	cbz	r1, 800d4fc <_reclaim_reent+0x6c>
 800d4f6:	4620      	mov	r0, r4
 800d4f8:	f000 fefa 	bl	800e2f0 <_free_r>
 800d4fc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800d4fe:	b111      	cbz	r1, 800d506 <_reclaim_reent+0x76>
 800d500:	4620      	mov	r0, r4
 800d502:	f000 fef5 	bl	800e2f0 <_free_r>
 800d506:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d508:	b111      	cbz	r1, 800d510 <_reclaim_reent+0x80>
 800d50a:	4620      	mov	r0, r4
 800d50c:	f000 fef0 	bl	800e2f0 <_free_r>
 800d510:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800d512:	b111      	cbz	r1, 800d51a <_reclaim_reent+0x8a>
 800d514:	4620      	mov	r0, r4
 800d516:	f000 feeb 	bl	800e2f0 <_free_r>
 800d51a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800d51c:	b111      	cbz	r1, 800d524 <_reclaim_reent+0x94>
 800d51e:	4620      	mov	r0, r4
 800d520:	f000 fee6 	bl	800e2f0 <_free_r>
 800d524:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800d526:	b111      	cbz	r1, 800d52e <_reclaim_reent+0x9e>
 800d528:	4620      	mov	r0, r4
 800d52a:	f000 fee1 	bl	800e2f0 <_free_r>
 800d52e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800d530:	b111      	cbz	r1, 800d538 <_reclaim_reent+0xa8>
 800d532:	4620      	mov	r0, r4
 800d534:	f000 fedc 	bl	800e2f0 <_free_r>
 800d538:	6a23      	ldr	r3, [r4, #32]
 800d53a:	b11b      	cbz	r3, 800d544 <_reclaim_reent+0xb4>
 800d53c:	4620      	mov	r0, r4
 800d53e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d542:	4718      	bx	r3
 800d544:	bd70      	pop	{r4, r5, r6, pc}
 800d546:	bf00      	nop
 800d548:	2000001c 	.word	0x2000001c

0800d54c <_lseek_r>:
 800d54c:	b538      	push	{r3, r4, r5, lr}
 800d54e:	4d07      	ldr	r5, [pc, #28]	@ (800d56c <_lseek_r+0x20>)
 800d550:	4604      	mov	r4, r0
 800d552:	4608      	mov	r0, r1
 800d554:	4611      	mov	r1, r2
 800d556:	2200      	movs	r2, #0
 800d558:	602a      	str	r2, [r5, #0]
 800d55a:	461a      	mov	r2, r3
 800d55c:	f7f6 ffd3 	bl	8004506 <_lseek>
 800d560:	1c43      	adds	r3, r0, #1
 800d562:	d102      	bne.n	800d56a <_lseek_r+0x1e>
 800d564:	682b      	ldr	r3, [r5, #0]
 800d566:	b103      	cbz	r3, 800d56a <_lseek_r+0x1e>
 800d568:	6023      	str	r3, [r4, #0]
 800d56a:	bd38      	pop	{r3, r4, r5, pc}
 800d56c:	20006060 	.word	0x20006060

0800d570 <_read_r>:
 800d570:	b538      	push	{r3, r4, r5, lr}
 800d572:	4d07      	ldr	r5, [pc, #28]	@ (800d590 <_read_r+0x20>)
 800d574:	4604      	mov	r4, r0
 800d576:	4608      	mov	r0, r1
 800d578:	4611      	mov	r1, r2
 800d57a:	2200      	movs	r2, #0
 800d57c:	602a      	str	r2, [r5, #0]
 800d57e:	461a      	mov	r2, r3
 800d580:	f7f6 ff61 	bl	8004446 <_read>
 800d584:	1c43      	adds	r3, r0, #1
 800d586:	d102      	bne.n	800d58e <_read_r+0x1e>
 800d588:	682b      	ldr	r3, [r5, #0]
 800d58a:	b103      	cbz	r3, 800d58e <_read_r+0x1e>
 800d58c:	6023      	str	r3, [r4, #0]
 800d58e:	bd38      	pop	{r3, r4, r5, pc}
 800d590:	20006060 	.word	0x20006060

0800d594 <_write_r>:
 800d594:	b538      	push	{r3, r4, r5, lr}
 800d596:	4d07      	ldr	r5, [pc, #28]	@ (800d5b4 <_write_r+0x20>)
 800d598:	4604      	mov	r4, r0
 800d59a:	4608      	mov	r0, r1
 800d59c:	4611      	mov	r1, r2
 800d59e:	2200      	movs	r2, #0
 800d5a0:	602a      	str	r2, [r5, #0]
 800d5a2:	461a      	mov	r2, r3
 800d5a4:	f7f6 ff6c 	bl	8004480 <_write>
 800d5a8:	1c43      	adds	r3, r0, #1
 800d5aa:	d102      	bne.n	800d5b2 <_write_r+0x1e>
 800d5ac:	682b      	ldr	r3, [r5, #0]
 800d5ae:	b103      	cbz	r3, 800d5b2 <_write_r+0x1e>
 800d5b0:	6023      	str	r3, [r4, #0]
 800d5b2:	bd38      	pop	{r3, r4, r5, pc}
 800d5b4:	20006060 	.word	0x20006060

0800d5b8 <__errno>:
 800d5b8:	4b01      	ldr	r3, [pc, #4]	@ (800d5c0 <__errno+0x8>)
 800d5ba:	6818      	ldr	r0, [r3, #0]
 800d5bc:	4770      	bx	lr
 800d5be:	bf00      	nop
 800d5c0:	2000001c 	.word	0x2000001c

0800d5c4 <__libc_init_array>:
 800d5c4:	b570      	push	{r4, r5, r6, lr}
 800d5c6:	4d0d      	ldr	r5, [pc, #52]	@ (800d5fc <__libc_init_array+0x38>)
 800d5c8:	4c0d      	ldr	r4, [pc, #52]	@ (800d600 <__libc_init_array+0x3c>)
 800d5ca:	1b64      	subs	r4, r4, r5
 800d5cc:	10a4      	asrs	r4, r4, #2
 800d5ce:	2600      	movs	r6, #0
 800d5d0:	42a6      	cmp	r6, r4
 800d5d2:	d109      	bne.n	800d5e8 <__libc_init_array+0x24>
 800d5d4:	4d0b      	ldr	r5, [pc, #44]	@ (800d604 <__libc_init_array+0x40>)
 800d5d6:	4c0c      	ldr	r4, [pc, #48]	@ (800d608 <__libc_init_array+0x44>)
 800d5d8:	f004 f92c 	bl	8011834 <_init>
 800d5dc:	1b64      	subs	r4, r4, r5
 800d5de:	10a4      	asrs	r4, r4, #2
 800d5e0:	2600      	movs	r6, #0
 800d5e2:	42a6      	cmp	r6, r4
 800d5e4:	d105      	bne.n	800d5f2 <__libc_init_array+0x2e>
 800d5e6:	bd70      	pop	{r4, r5, r6, pc}
 800d5e8:	f855 3b04 	ldr.w	r3, [r5], #4
 800d5ec:	4798      	blx	r3
 800d5ee:	3601      	adds	r6, #1
 800d5f0:	e7ee      	b.n	800d5d0 <__libc_init_array+0xc>
 800d5f2:	f855 3b04 	ldr.w	r3, [r5], #4
 800d5f6:	4798      	blx	r3
 800d5f8:	3601      	adds	r6, #1
 800d5fa:	e7f2      	b.n	800d5e2 <__libc_init_array+0x1e>
 800d5fc:	080122cc 	.word	0x080122cc
 800d600:	080122cc 	.word	0x080122cc
 800d604:	080122cc 	.word	0x080122cc
 800d608:	080122d0 	.word	0x080122d0

0800d60c <__retarget_lock_init_recursive>:
 800d60c:	4770      	bx	lr

0800d60e <__retarget_lock_acquire_recursive>:
 800d60e:	4770      	bx	lr

0800d610 <__retarget_lock_release_recursive>:
 800d610:	4770      	bx	lr

0800d612 <memcpy>:
 800d612:	440a      	add	r2, r1
 800d614:	4291      	cmp	r1, r2
 800d616:	f100 33ff 	add.w	r3, r0, #4294967295
 800d61a:	d100      	bne.n	800d61e <memcpy+0xc>
 800d61c:	4770      	bx	lr
 800d61e:	b510      	push	{r4, lr}
 800d620:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d624:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d628:	4291      	cmp	r1, r2
 800d62a:	d1f9      	bne.n	800d620 <memcpy+0xe>
 800d62c:	bd10      	pop	{r4, pc}
	...

0800d630 <nanf>:
 800d630:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800d638 <nanf+0x8>
 800d634:	4770      	bx	lr
 800d636:	bf00      	nop
 800d638:	7fc00000 	.word	0x7fc00000

0800d63c <quorem>:
 800d63c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d640:	6903      	ldr	r3, [r0, #16]
 800d642:	690c      	ldr	r4, [r1, #16]
 800d644:	42a3      	cmp	r3, r4
 800d646:	4607      	mov	r7, r0
 800d648:	db7e      	blt.n	800d748 <quorem+0x10c>
 800d64a:	3c01      	subs	r4, #1
 800d64c:	f101 0814 	add.w	r8, r1, #20
 800d650:	00a3      	lsls	r3, r4, #2
 800d652:	f100 0514 	add.w	r5, r0, #20
 800d656:	9300      	str	r3, [sp, #0]
 800d658:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d65c:	9301      	str	r3, [sp, #4]
 800d65e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d662:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d666:	3301      	adds	r3, #1
 800d668:	429a      	cmp	r2, r3
 800d66a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d66e:	fbb2 f6f3 	udiv	r6, r2, r3
 800d672:	d32e      	bcc.n	800d6d2 <quorem+0x96>
 800d674:	f04f 0a00 	mov.w	sl, #0
 800d678:	46c4      	mov	ip, r8
 800d67a:	46ae      	mov	lr, r5
 800d67c:	46d3      	mov	fp, sl
 800d67e:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d682:	b298      	uxth	r0, r3
 800d684:	fb06 a000 	mla	r0, r6, r0, sl
 800d688:	0c02      	lsrs	r2, r0, #16
 800d68a:	0c1b      	lsrs	r3, r3, #16
 800d68c:	fb06 2303 	mla	r3, r6, r3, r2
 800d690:	f8de 2000 	ldr.w	r2, [lr]
 800d694:	b280      	uxth	r0, r0
 800d696:	b292      	uxth	r2, r2
 800d698:	1a12      	subs	r2, r2, r0
 800d69a:	445a      	add	r2, fp
 800d69c:	f8de 0000 	ldr.w	r0, [lr]
 800d6a0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d6a4:	b29b      	uxth	r3, r3
 800d6a6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800d6aa:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800d6ae:	b292      	uxth	r2, r2
 800d6b0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800d6b4:	45e1      	cmp	r9, ip
 800d6b6:	f84e 2b04 	str.w	r2, [lr], #4
 800d6ba:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800d6be:	d2de      	bcs.n	800d67e <quorem+0x42>
 800d6c0:	9b00      	ldr	r3, [sp, #0]
 800d6c2:	58eb      	ldr	r3, [r5, r3]
 800d6c4:	b92b      	cbnz	r3, 800d6d2 <quorem+0x96>
 800d6c6:	9b01      	ldr	r3, [sp, #4]
 800d6c8:	3b04      	subs	r3, #4
 800d6ca:	429d      	cmp	r5, r3
 800d6cc:	461a      	mov	r2, r3
 800d6ce:	d32f      	bcc.n	800d730 <quorem+0xf4>
 800d6d0:	613c      	str	r4, [r7, #16]
 800d6d2:	4638      	mov	r0, r7
 800d6d4:	f001 f9c8 	bl	800ea68 <__mcmp>
 800d6d8:	2800      	cmp	r0, #0
 800d6da:	db25      	blt.n	800d728 <quorem+0xec>
 800d6dc:	4629      	mov	r1, r5
 800d6de:	2000      	movs	r0, #0
 800d6e0:	f858 2b04 	ldr.w	r2, [r8], #4
 800d6e4:	f8d1 c000 	ldr.w	ip, [r1]
 800d6e8:	fa1f fe82 	uxth.w	lr, r2
 800d6ec:	fa1f f38c 	uxth.w	r3, ip
 800d6f0:	eba3 030e 	sub.w	r3, r3, lr
 800d6f4:	4403      	add	r3, r0
 800d6f6:	0c12      	lsrs	r2, r2, #16
 800d6f8:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800d6fc:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800d700:	b29b      	uxth	r3, r3
 800d702:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d706:	45c1      	cmp	r9, r8
 800d708:	f841 3b04 	str.w	r3, [r1], #4
 800d70c:	ea4f 4022 	mov.w	r0, r2, asr #16
 800d710:	d2e6      	bcs.n	800d6e0 <quorem+0xa4>
 800d712:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d716:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d71a:	b922      	cbnz	r2, 800d726 <quorem+0xea>
 800d71c:	3b04      	subs	r3, #4
 800d71e:	429d      	cmp	r5, r3
 800d720:	461a      	mov	r2, r3
 800d722:	d30b      	bcc.n	800d73c <quorem+0x100>
 800d724:	613c      	str	r4, [r7, #16]
 800d726:	3601      	adds	r6, #1
 800d728:	4630      	mov	r0, r6
 800d72a:	b003      	add	sp, #12
 800d72c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d730:	6812      	ldr	r2, [r2, #0]
 800d732:	3b04      	subs	r3, #4
 800d734:	2a00      	cmp	r2, #0
 800d736:	d1cb      	bne.n	800d6d0 <quorem+0x94>
 800d738:	3c01      	subs	r4, #1
 800d73a:	e7c6      	b.n	800d6ca <quorem+0x8e>
 800d73c:	6812      	ldr	r2, [r2, #0]
 800d73e:	3b04      	subs	r3, #4
 800d740:	2a00      	cmp	r2, #0
 800d742:	d1ef      	bne.n	800d724 <quorem+0xe8>
 800d744:	3c01      	subs	r4, #1
 800d746:	e7ea      	b.n	800d71e <quorem+0xe2>
 800d748:	2000      	movs	r0, #0
 800d74a:	e7ee      	b.n	800d72a <quorem+0xee>
 800d74c:	0000      	movs	r0, r0
	...

0800d750 <_dtoa_r>:
 800d750:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d754:	69c7      	ldr	r7, [r0, #28]
 800d756:	b097      	sub	sp, #92	@ 0x5c
 800d758:	ed8d 0b04 	vstr	d0, [sp, #16]
 800d75c:	ec55 4b10 	vmov	r4, r5, d0
 800d760:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800d762:	9107      	str	r1, [sp, #28]
 800d764:	4681      	mov	r9, r0
 800d766:	920c      	str	r2, [sp, #48]	@ 0x30
 800d768:	9311      	str	r3, [sp, #68]	@ 0x44
 800d76a:	b97f      	cbnz	r7, 800d78c <_dtoa_r+0x3c>
 800d76c:	2010      	movs	r0, #16
 800d76e:	f000 fe09 	bl	800e384 <malloc>
 800d772:	4602      	mov	r2, r0
 800d774:	f8c9 001c 	str.w	r0, [r9, #28]
 800d778:	b920      	cbnz	r0, 800d784 <_dtoa_r+0x34>
 800d77a:	4ba9      	ldr	r3, [pc, #676]	@ (800da20 <_dtoa_r+0x2d0>)
 800d77c:	21ef      	movs	r1, #239	@ 0xef
 800d77e:	48a9      	ldr	r0, [pc, #676]	@ (800da24 <_dtoa_r+0x2d4>)
 800d780:	f002 fdf2 	bl	8010368 <__assert_func>
 800d784:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800d788:	6007      	str	r7, [r0, #0]
 800d78a:	60c7      	str	r7, [r0, #12]
 800d78c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d790:	6819      	ldr	r1, [r3, #0]
 800d792:	b159      	cbz	r1, 800d7ac <_dtoa_r+0x5c>
 800d794:	685a      	ldr	r2, [r3, #4]
 800d796:	604a      	str	r2, [r1, #4]
 800d798:	2301      	movs	r3, #1
 800d79a:	4093      	lsls	r3, r2
 800d79c:	608b      	str	r3, [r1, #8]
 800d79e:	4648      	mov	r0, r9
 800d7a0:	f000 fee6 	bl	800e570 <_Bfree>
 800d7a4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d7a8:	2200      	movs	r2, #0
 800d7aa:	601a      	str	r2, [r3, #0]
 800d7ac:	1e2b      	subs	r3, r5, #0
 800d7ae:	bfb9      	ittee	lt
 800d7b0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800d7b4:	9305      	strlt	r3, [sp, #20]
 800d7b6:	2300      	movge	r3, #0
 800d7b8:	6033      	strge	r3, [r6, #0]
 800d7ba:	9f05      	ldr	r7, [sp, #20]
 800d7bc:	4b9a      	ldr	r3, [pc, #616]	@ (800da28 <_dtoa_r+0x2d8>)
 800d7be:	bfbc      	itt	lt
 800d7c0:	2201      	movlt	r2, #1
 800d7c2:	6032      	strlt	r2, [r6, #0]
 800d7c4:	43bb      	bics	r3, r7
 800d7c6:	d112      	bne.n	800d7ee <_dtoa_r+0x9e>
 800d7c8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800d7ca:	f242 730f 	movw	r3, #9999	@ 0x270f
 800d7ce:	6013      	str	r3, [r2, #0]
 800d7d0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d7d4:	4323      	orrs	r3, r4
 800d7d6:	f000 855a 	beq.w	800e28e <_dtoa_r+0xb3e>
 800d7da:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d7dc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800da3c <_dtoa_r+0x2ec>
 800d7e0:	2b00      	cmp	r3, #0
 800d7e2:	f000 855c 	beq.w	800e29e <_dtoa_r+0xb4e>
 800d7e6:	f10a 0303 	add.w	r3, sl, #3
 800d7ea:	f000 bd56 	b.w	800e29a <_dtoa_r+0xb4a>
 800d7ee:	ed9d 7b04 	vldr	d7, [sp, #16]
 800d7f2:	2200      	movs	r2, #0
 800d7f4:	ec51 0b17 	vmov	r0, r1, d7
 800d7f8:	2300      	movs	r3, #0
 800d7fa:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800d7fe:	f7f3 f98b 	bl	8000b18 <__aeabi_dcmpeq>
 800d802:	4680      	mov	r8, r0
 800d804:	b158      	cbz	r0, 800d81e <_dtoa_r+0xce>
 800d806:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800d808:	2301      	movs	r3, #1
 800d80a:	6013      	str	r3, [r2, #0]
 800d80c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d80e:	b113      	cbz	r3, 800d816 <_dtoa_r+0xc6>
 800d810:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800d812:	4b86      	ldr	r3, [pc, #536]	@ (800da2c <_dtoa_r+0x2dc>)
 800d814:	6013      	str	r3, [r2, #0]
 800d816:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800da40 <_dtoa_r+0x2f0>
 800d81a:	f000 bd40 	b.w	800e29e <_dtoa_r+0xb4e>
 800d81e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800d822:	aa14      	add	r2, sp, #80	@ 0x50
 800d824:	a915      	add	r1, sp, #84	@ 0x54
 800d826:	4648      	mov	r0, r9
 800d828:	f001 fa3e 	bl	800eca8 <__d2b>
 800d82c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800d830:	9002      	str	r0, [sp, #8]
 800d832:	2e00      	cmp	r6, #0
 800d834:	d078      	beq.n	800d928 <_dtoa_r+0x1d8>
 800d836:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d838:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800d83c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d840:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d844:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800d848:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800d84c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800d850:	4619      	mov	r1, r3
 800d852:	2200      	movs	r2, #0
 800d854:	4b76      	ldr	r3, [pc, #472]	@ (800da30 <_dtoa_r+0x2e0>)
 800d856:	f7f2 fd3f 	bl	80002d8 <__aeabi_dsub>
 800d85a:	a36b      	add	r3, pc, #428	@ (adr r3, 800da08 <_dtoa_r+0x2b8>)
 800d85c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d860:	f7f2 fef2 	bl	8000648 <__aeabi_dmul>
 800d864:	a36a      	add	r3, pc, #424	@ (adr r3, 800da10 <_dtoa_r+0x2c0>)
 800d866:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d86a:	f7f2 fd37 	bl	80002dc <__adddf3>
 800d86e:	4604      	mov	r4, r0
 800d870:	4630      	mov	r0, r6
 800d872:	460d      	mov	r5, r1
 800d874:	f7f2 fe7e 	bl	8000574 <__aeabi_i2d>
 800d878:	a367      	add	r3, pc, #412	@ (adr r3, 800da18 <_dtoa_r+0x2c8>)
 800d87a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d87e:	f7f2 fee3 	bl	8000648 <__aeabi_dmul>
 800d882:	4602      	mov	r2, r0
 800d884:	460b      	mov	r3, r1
 800d886:	4620      	mov	r0, r4
 800d888:	4629      	mov	r1, r5
 800d88a:	f7f2 fd27 	bl	80002dc <__adddf3>
 800d88e:	4604      	mov	r4, r0
 800d890:	460d      	mov	r5, r1
 800d892:	f7f3 f989 	bl	8000ba8 <__aeabi_d2iz>
 800d896:	2200      	movs	r2, #0
 800d898:	4607      	mov	r7, r0
 800d89a:	2300      	movs	r3, #0
 800d89c:	4620      	mov	r0, r4
 800d89e:	4629      	mov	r1, r5
 800d8a0:	f7f3 f944 	bl	8000b2c <__aeabi_dcmplt>
 800d8a4:	b140      	cbz	r0, 800d8b8 <_dtoa_r+0x168>
 800d8a6:	4638      	mov	r0, r7
 800d8a8:	f7f2 fe64 	bl	8000574 <__aeabi_i2d>
 800d8ac:	4622      	mov	r2, r4
 800d8ae:	462b      	mov	r3, r5
 800d8b0:	f7f3 f932 	bl	8000b18 <__aeabi_dcmpeq>
 800d8b4:	b900      	cbnz	r0, 800d8b8 <_dtoa_r+0x168>
 800d8b6:	3f01      	subs	r7, #1
 800d8b8:	2f16      	cmp	r7, #22
 800d8ba:	d852      	bhi.n	800d962 <_dtoa_r+0x212>
 800d8bc:	4b5d      	ldr	r3, [pc, #372]	@ (800da34 <_dtoa_r+0x2e4>)
 800d8be:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d8c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8c6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d8ca:	f7f3 f92f 	bl	8000b2c <__aeabi_dcmplt>
 800d8ce:	2800      	cmp	r0, #0
 800d8d0:	d049      	beq.n	800d966 <_dtoa_r+0x216>
 800d8d2:	3f01      	subs	r7, #1
 800d8d4:	2300      	movs	r3, #0
 800d8d6:	9310      	str	r3, [sp, #64]	@ 0x40
 800d8d8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d8da:	1b9b      	subs	r3, r3, r6
 800d8dc:	1e5a      	subs	r2, r3, #1
 800d8de:	bf45      	ittet	mi
 800d8e0:	f1c3 0301 	rsbmi	r3, r3, #1
 800d8e4:	9300      	strmi	r3, [sp, #0]
 800d8e6:	2300      	movpl	r3, #0
 800d8e8:	2300      	movmi	r3, #0
 800d8ea:	9206      	str	r2, [sp, #24]
 800d8ec:	bf54      	ite	pl
 800d8ee:	9300      	strpl	r3, [sp, #0]
 800d8f0:	9306      	strmi	r3, [sp, #24]
 800d8f2:	2f00      	cmp	r7, #0
 800d8f4:	db39      	blt.n	800d96a <_dtoa_r+0x21a>
 800d8f6:	9b06      	ldr	r3, [sp, #24]
 800d8f8:	970d      	str	r7, [sp, #52]	@ 0x34
 800d8fa:	443b      	add	r3, r7
 800d8fc:	9306      	str	r3, [sp, #24]
 800d8fe:	2300      	movs	r3, #0
 800d900:	9308      	str	r3, [sp, #32]
 800d902:	9b07      	ldr	r3, [sp, #28]
 800d904:	2b09      	cmp	r3, #9
 800d906:	d863      	bhi.n	800d9d0 <_dtoa_r+0x280>
 800d908:	2b05      	cmp	r3, #5
 800d90a:	bfc4      	itt	gt
 800d90c:	3b04      	subgt	r3, #4
 800d90e:	9307      	strgt	r3, [sp, #28]
 800d910:	9b07      	ldr	r3, [sp, #28]
 800d912:	f1a3 0302 	sub.w	r3, r3, #2
 800d916:	bfcc      	ite	gt
 800d918:	2400      	movgt	r4, #0
 800d91a:	2401      	movle	r4, #1
 800d91c:	2b03      	cmp	r3, #3
 800d91e:	d863      	bhi.n	800d9e8 <_dtoa_r+0x298>
 800d920:	e8df f003 	tbb	[pc, r3]
 800d924:	2b375452 	.word	0x2b375452
 800d928:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800d92c:	441e      	add	r6, r3
 800d92e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800d932:	2b20      	cmp	r3, #32
 800d934:	bfc1      	itttt	gt
 800d936:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800d93a:	409f      	lslgt	r7, r3
 800d93c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800d940:	fa24 f303 	lsrgt.w	r3, r4, r3
 800d944:	bfd6      	itet	le
 800d946:	f1c3 0320 	rsble	r3, r3, #32
 800d94a:	ea47 0003 	orrgt.w	r0, r7, r3
 800d94e:	fa04 f003 	lslle.w	r0, r4, r3
 800d952:	f7f2 fdff 	bl	8000554 <__aeabi_ui2d>
 800d956:	2201      	movs	r2, #1
 800d958:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800d95c:	3e01      	subs	r6, #1
 800d95e:	9212      	str	r2, [sp, #72]	@ 0x48
 800d960:	e776      	b.n	800d850 <_dtoa_r+0x100>
 800d962:	2301      	movs	r3, #1
 800d964:	e7b7      	b.n	800d8d6 <_dtoa_r+0x186>
 800d966:	9010      	str	r0, [sp, #64]	@ 0x40
 800d968:	e7b6      	b.n	800d8d8 <_dtoa_r+0x188>
 800d96a:	9b00      	ldr	r3, [sp, #0]
 800d96c:	1bdb      	subs	r3, r3, r7
 800d96e:	9300      	str	r3, [sp, #0]
 800d970:	427b      	negs	r3, r7
 800d972:	9308      	str	r3, [sp, #32]
 800d974:	2300      	movs	r3, #0
 800d976:	930d      	str	r3, [sp, #52]	@ 0x34
 800d978:	e7c3      	b.n	800d902 <_dtoa_r+0x1b2>
 800d97a:	2301      	movs	r3, #1
 800d97c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d97e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d980:	eb07 0b03 	add.w	fp, r7, r3
 800d984:	f10b 0301 	add.w	r3, fp, #1
 800d988:	2b01      	cmp	r3, #1
 800d98a:	9303      	str	r3, [sp, #12]
 800d98c:	bfb8      	it	lt
 800d98e:	2301      	movlt	r3, #1
 800d990:	e006      	b.n	800d9a0 <_dtoa_r+0x250>
 800d992:	2301      	movs	r3, #1
 800d994:	9309      	str	r3, [sp, #36]	@ 0x24
 800d996:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d998:	2b00      	cmp	r3, #0
 800d99a:	dd28      	ble.n	800d9ee <_dtoa_r+0x29e>
 800d99c:	469b      	mov	fp, r3
 800d99e:	9303      	str	r3, [sp, #12]
 800d9a0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800d9a4:	2100      	movs	r1, #0
 800d9a6:	2204      	movs	r2, #4
 800d9a8:	f102 0514 	add.w	r5, r2, #20
 800d9ac:	429d      	cmp	r5, r3
 800d9ae:	d926      	bls.n	800d9fe <_dtoa_r+0x2ae>
 800d9b0:	6041      	str	r1, [r0, #4]
 800d9b2:	4648      	mov	r0, r9
 800d9b4:	f000 fd9c 	bl	800e4f0 <_Balloc>
 800d9b8:	4682      	mov	sl, r0
 800d9ba:	2800      	cmp	r0, #0
 800d9bc:	d142      	bne.n	800da44 <_dtoa_r+0x2f4>
 800d9be:	4b1e      	ldr	r3, [pc, #120]	@ (800da38 <_dtoa_r+0x2e8>)
 800d9c0:	4602      	mov	r2, r0
 800d9c2:	f240 11af 	movw	r1, #431	@ 0x1af
 800d9c6:	e6da      	b.n	800d77e <_dtoa_r+0x2e>
 800d9c8:	2300      	movs	r3, #0
 800d9ca:	e7e3      	b.n	800d994 <_dtoa_r+0x244>
 800d9cc:	2300      	movs	r3, #0
 800d9ce:	e7d5      	b.n	800d97c <_dtoa_r+0x22c>
 800d9d0:	2401      	movs	r4, #1
 800d9d2:	2300      	movs	r3, #0
 800d9d4:	9307      	str	r3, [sp, #28]
 800d9d6:	9409      	str	r4, [sp, #36]	@ 0x24
 800d9d8:	f04f 3bff 	mov.w	fp, #4294967295
 800d9dc:	2200      	movs	r2, #0
 800d9de:	f8cd b00c 	str.w	fp, [sp, #12]
 800d9e2:	2312      	movs	r3, #18
 800d9e4:	920c      	str	r2, [sp, #48]	@ 0x30
 800d9e6:	e7db      	b.n	800d9a0 <_dtoa_r+0x250>
 800d9e8:	2301      	movs	r3, #1
 800d9ea:	9309      	str	r3, [sp, #36]	@ 0x24
 800d9ec:	e7f4      	b.n	800d9d8 <_dtoa_r+0x288>
 800d9ee:	f04f 0b01 	mov.w	fp, #1
 800d9f2:	f8cd b00c 	str.w	fp, [sp, #12]
 800d9f6:	465b      	mov	r3, fp
 800d9f8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800d9fc:	e7d0      	b.n	800d9a0 <_dtoa_r+0x250>
 800d9fe:	3101      	adds	r1, #1
 800da00:	0052      	lsls	r2, r2, #1
 800da02:	e7d1      	b.n	800d9a8 <_dtoa_r+0x258>
 800da04:	f3af 8000 	nop.w
 800da08:	636f4361 	.word	0x636f4361
 800da0c:	3fd287a7 	.word	0x3fd287a7
 800da10:	8b60c8b3 	.word	0x8b60c8b3
 800da14:	3fc68a28 	.word	0x3fc68a28
 800da18:	509f79fb 	.word	0x509f79fb
 800da1c:	3fd34413 	.word	0x3fd34413
 800da20:	08011af2 	.word	0x08011af2
 800da24:	08011b09 	.word	0x08011b09
 800da28:	7ff00000 	.word	0x7ff00000
 800da2c:	08011abd 	.word	0x08011abd
 800da30:	3ff80000 	.word	0x3ff80000
 800da34:	08011cb8 	.word	0x08011cb8
 800da38:	08011b61 	.word	0x08011b61
 800da3c:	08011aee 	.word	0x08011aee
 800da40:	08011abc 	.word	0x08011abc
 800da44:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800da48:	6018      	str	r0, [r3, #0]
 800da4a:	9b03      	ldr	r3, [sp, #12]
 800da4c:	2b0e      	cmp	r3, #14
 800da4e:	f200 80a1 	bhi.w	800db94 <_dtoa_r+0x444>
 800da52:	2c00      	cmp	r4, #0
 800da54:	f000 809e 	beq.w	800db94 <_dtoa_r+0x444>
 800da58:	2f00      	cmp	r7, #0
 800da5a:	dd33      	ble.n	800dac4 <_dtoa_r+0x374>
 800da5c:	4b9c      	ldr	r3, [pc, #624]	@ (800dcd0 <_dtoa_r+0x580>)
 800da5e:	f007 020f 	and.w	r2, r7, #15
 800da62:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800da66:	ed93 7b00 	vldr	d7, [r3]
 800da6a:	05f8      	lsls	r0, r7, #23
 800da6c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800da70:	ea4f 1427 	mov.w	r4, r7, asr #4
 800da74:	d516      	bpl.n	800daa4 <_dtoa_r+0x354>
 800da76:	4b97      	ldr	r3, [pc, #604]	@ (800dcd4 <_dtoa_r+0x584>)
 800da78:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800da7c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800da80:	f7f2 ff0c 	bl	800089c <__aeabi_ddiv>
 800da84:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800da88:	f004 040f 	and.w	r4, r4, #15
 800da8c:	2603      	movs	r6, #3
 800da8e:	4d91      	ldr	r5, [pc, #580]	@ (800dcd4 <_dtoa_r+0x584>)
 800da90:	b954      	cbnz	r4, 800daa8 <_dtoa_r+0x358>
 800da92:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800da96:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800da9a:	f7f2 feff 	bl	800089c <__aeabi_ddiv>
 800da9e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800daa2:	e028      	b.n	800daf6 <_dtoa_r+0x3a6>
 800daa4:	2602      	movs	r6, #2
 800daa6:	e7f2      	b.n	800da8e <_dtoa_r+0x33e>
 800daa8:	07e1      	lsls	r1, r4, #31
 800daaa:	d508      	bpl.n	800dabe <_dtoa_r+0x36e>
 800daac:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800dab0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800dab4:	f7f2 fdc8 	bl	8000648 <__aeabi_dmul>
 800dab8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800dabc:	3601      	adds	r6, #1
 800dabe:	1064      	asrs	r4, r4, #1
 800dac0:	3508      	adds	r5, #8
 800dac2:	e7e5      	b.n	800da90 <_dtoa_r+0x340>
 800dac4:	f000 80af 	beq.w	800dc26 <_dtoa_r+0x4d6>
 800dac8:	427c      	negs	r4, r7
 800daca:	4b81      	ldr	r3, [pc, #516]	@ (800dcd0 <_dtoa_r+0x580>)
 800dacc:	4d81      	ldr	r5, [pc, #516]	@ (800dcd4 <_dtoa_r+0x584>)
 800dace:	f004 020f 	and.w	r2, r4, #15
 800dad2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dad6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dada:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800dade:	f7f2 fdb3 	bl	8000648 <__aeabi_dmul>
 800dae2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dae6:	1124      	asrs	r4, r4, #4
 800dae8:	2300      	movs	r3, #0
 800daea:	2602      	movs	r6, #2
 800daec:	2c00      	cmp	r4, #0
 800daee:	f040 808f 	bne.w	800dc10 <_dtoa_r+0x4c0>
 800daf2:	2b00      	cmp	r3, #0
 800daf4:	d1d3      	bne.n	800da9e <_dtoa_r+0x34e>
 800daf6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800daf8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800dafc:	2b00      	cmp	r3, #0
 800dafe:	f000 8094 	beq.w	800dc2a <_dtoa_r+0x4da>
 800db02:	4b75      	ldr	r3, [pc, #468]	@ (800dcd8 <_dtoa_r+0x588>)
 800db04:	2200      	movs	r2, #0
 800db06:	4620      	mov	r0, r4
 800db08:	4629      	mov	r1, r5
 800db0a:	f7f3 f80f 	bl	8000b2c <__aeabi_dcmplt>
 800db0e:	2800      	cmp	r0, #0
 800db10:	f000 808b 	beq.w	800dc2a <_dtoa_r+0x4da>
 800db14:	9b03      	ldr	r3, [sp, #12]
 800db16:	2b00      	cmp	r3, #0
 800db18:	f000 8087 	beq.w	800dc2a <_dtoa_r+0x4da>
 800db1c:	f1bb 0f00 	cmp.w	fp, #0
 800db20:	dd34      	ble.n	800db8c <_dtoa_r+0x43c>
 800db22:	4620      	mov	r0, r4
 800db24:	4b6d      	ldr	r3, [pc, #436]	@ (800dcdc <_dtoa_r+0x58c>)
 800db26:	2200      	movs	r2, #0
 800db28:	4629      	mov	r1, r5
 800db2a:	f7f2 fd8d 	bl	8000648 <__aeabi_dmul>
 800db2e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800db32:	f107 38ff 	add.w	r8, r7, #4294967295
 800db36:	3601      	adds	r6, #1
 800db38:	465c      	mov	r4, fp
 800db3a:	4630      	mov	r0, r6
 800db3c:	f7f2 fd1a 	bl	8000574 <__aeabi_i2d>
 800db40:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800db44:	f7f2 fd80 	bl	8000648 <__aeabi_dmul>
 800db48:	4b65      	ldr	r3, [pc, #404]	@ (800dce0 <_dtoa_r+0x590>)
 800db4a:	2200      	movs	r2, #0
 800db4c:	f7f2 fbc6 	bl	80002dc <__adddf3>
 800db50:	4605      	mov	r5, r0
 800db52:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800db56:	2c00      	cmp	r4, #0
 800db58:	d16a      	bne.n	800dc30 <_dtoa_r+0x4e0>
 800db5a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800db5e:	4b61      	ldr	r3, [pc, #388]	@ (800dce4 <_dtoa_r+0x594>)
 800db60:	2200      	movs	r2, #0
 800db62:	f7f2 fbb9 	bl	80002d8 <__aeabi_dsub>
 800db66:	4602      	mov	r2, r0
 800db68:	460b      	mov	r3, r1
 800db6a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800db6e:	462a      	mov	r2, r5
 800db70:	4633      	mov	r3, r6
 800db72:	f7f2 fff9 	bl	8000b68 <__aeabi_dcmpgt>
 800db76:	2800      	cmp	r0, #0
 800db78:	f040 8298 	bne.w	800e0ac <_dtoa_r+0x95c>
 800db7c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800db80:	462a      	mov	r2, r5
 800db82:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800db86:	f7f2 ffd1 	bl	8000b2c <__aeabi_dcmplt>
 800db8a:	bb38      	cbnz	r0, 800dbdc <_dtoa_r+0x48c>
 800db8c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800db90:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800db94:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800db96:	2b00      	cmp	r3, #0
 800db98:	f2c0 8157 	blt.w	800de4a <_dtoa_r+0x6fa>
 800db9c:	2f0e      	cmp	r7, #14
 800db9e:	f300 8154 	bgt.w	800de4a <_dtoa_r+0x6fa>
 800dba2:	4b4b      	ldr	r3, [pc, #300]	@ (800dcd0 <_dtoa_r+0x580>)
 800dba4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800dba8:	ed93 7b00 	vldr	d7, [r3]
 800dbac:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800dbae:	2b00      	cmp	r3, #0
 800dbb0:	ed8d 7b00 	vstr	d7, [sp]
 800dbb4:	f280 80e5 	bge.w	800dd82 <_dtoa_r+0x632>
 800dbb8:	9b03      	ldr	r3, [sp, #12]
 800dbba:	2b00      	cmp	r3, #0
 800dbbc:	f300 80e1 	bgt.w	800dd82 <_dtoa_r+0x632>
 800dbc0:	d10c      	bne.n	800dbdc <_dtoa_r+0x48c>
 800dbc2:	4b48      	ldr	r3, [pc, #288]	@ (800dce4 <_dtoa_r+0x594>)
 800dbc4:	2200      	movs	r2, #0
 800dbc6:	ec51 0b17 	vmov	r0, r1, d7
 800dbca:	f7f2 fd3d 	bl	8000648 <__aeabi_dmul>
 800dbce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dbd2:	f7f2 ffbf 	bl	8000b54 <__aeabi_dcmpge>
 800dbd6:	2800      	cmp	r0, #0
 800dbd8:	f000 8266 	beq.w	800e0a8 <_dtoa_r+0x958>
 800dbdc:	2400      	movs	r4, #0
 800dbde:	4625      	mov	r5, r4
 800dbe0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800dbe2:	4656      	mov	r6, sl
 800dbe4:	ea6f 0803 	mvn.w	r8, r3
 800dbe8:	2700      	movs	r7, #0
 800dbea:	4621      	mov	r1, r4
 800dbec:	4648      	mov	r0, r9
 800dbee:	f000 fcbf 	bl	800e570 <_Bfree>
 800dbf2:	2d00      	cmp	r5, #0
 800dbf4:	f000 80bd 	beq.w	800dd72 <_dtoa_r+0x622>
 800dbf8:	b12f      	cbz	r7, 800dc06 <_dtoa_r+0x4b6>
 800dbfa:	42af      	cmp	r7, r5
 800dbfc:	d003      	beq.n	800dc06 <_dtoa_r+0x4b6>
 800dbfe:	4639      	mov	r1, r7
 800dc00:	4648      	mov	r0, r9
 800dc02:	f000 fcb5 	bl	800e570 <_Bfree>
 800dc06:	4629      	mov	r1, r5
 800dc08:	4648      	mov	r0, r9
 800dc0a:	f000 fcb1 	bl	800e570 <_Bfree>
 800dc0e:	e0b0      	b.n	800dd72 <_dtoa_r+0x622>
 800dc10:	07e2      	lsls	r2, r4, #31
 800dc12:	d505      	bpl.n	800dc20 <_dtoa_r+0x4d0>
 800dc14:	e9d5 2300 	ldrd	r2, r3, [r5]
 800dc18:	f7f2 fd16 	bl	8000648 <__aeabi_dmul>
 800dc1c:	3601      	adds	r6, #1
 800dc1e:	2301      	movs	r3, #1
 800dc20:	1064      	asrs	r4, r4, #1
 800dc22:	3508      	adds	r5, #8
 800dc24:	e762      	b.n	800daec <_dtoa_r+0x39c>
 800dc26:	2602      	movs	r6, #2
 800dc28:	e765      	b.n	800daf6 <_dtoa_r+0x3a6>
 800dc2a:	9c03      	ldr	r4, [sp, #12]
 800dc2c:	46b8      	mov	r8, r7
 800dc2e:	e784      	b.n	800db3a <_dtoa_r+0x3ea>
 800dc30:	4b27      	ldr	r3, [pc, #156]	@ (800dcd0 <_dtoa_r+0x580>)
 800dc32:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800dc34:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800dc38:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800dc3c:	4454      	add	r4, sl
 800dc3e:	2900      	cmp	r1, #0
 800dc40:	d054      	beq.n	800dcec <_dtoa_r+0x59c>
 800dc42:	4929      	ldr	r1, [pc, #164]	@ (800dce8 <_dtoa_r+0x598>)
 800dc44:	2000      	movs	r0, #0
 800dc46:	f7f2 fe29 	bl	800089c <__aeabi_ddiv>
 800dc4a:	4633      	mov	r3, r6
 800dc4c:	462a      	mov	r2, r5
 800dc4e:	f7f2 fb43 	bl	80002d8 <__aeabi_dsub>
 800dc52:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800dc56:	4656      	mov	r6, sl
 800dc58:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dc5c:	f7f2 ffa4 	bl	8000ba8 <__aeabi_d2iz>
 800dc60:	4605      	mov	r5, r0
 800dc62:	f7f2 fc87 	bl	8000574 <__aeabi_i2d>
 800dc66:	4602      	mov	r2, r0
 800dc68:	460b      	mov	r3, r1
 800dc6a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dc6e:	f7f2 fb33 	bl	80002d8 <__aeabi_dsub>
 800dc72:	3530      	adds	r5, #48	@ 0x30
 800dc74:	4602      	mov	r2, r0
 800dc76:	460b      	mov	r3, r1
 800dc78:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800dc7c:	f806 5b01 	strb.w	r5, [r6], #1
 800dc80:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800dc84:	f7f2 ff52 	bl	8000b2c <__aeabi_dcmplt>
 800dc88:	2800      	cmp	r0, #0
 800dc8a:	d172      	bne.n	800dd72 <_dtoa_r+0x622>
 800dc8c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dc90:	4911      	ldr	r1, [pc, #68]	@ (800dcd8 <_dtoa_r+0x588>)
 800dc92:	2000      	movs	r0, #0
 800dc94:	f7f2 fb20 	bl	80002d8 <__aeabi_dsub>
 800dc98:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800dc9c:	f7f2 ff46 	bl	8000b2c <__aeabi_dcmplt>
 800dca0:	2800      	cmp	r0, #0
 800dca2:	f040 80b4 	bne.w	800de0e <_dtoa_r+0x6be>
 800dca6:	42a6      	cmp	r6, r4
 800dca8:	f43f af70 	beq.w	800db8c <_dtoa_r+0x43c>
 800dcac:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800dcb0:	4b0a      	ldr	r3, [pc, #40]	@ (800dcdc <_dtoa_r+0x58c>)
 800dcb2:	2200      	movs	r2, #0
 800dcb4:	f7f2 fcc8 	bl	8000648 <__aeabi_dmul>
 800dcb8:	4b08      	ldr	r3, [pc, #32]	@ (800dcdc <_dtoa_r+0x58c>)
 800dcba:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800dcbe:	2200      	movs	r2, #0
 800dcc0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dcc4:	f7f2 fcc0 	bl	8000648 <__aeabi_dmul>
 800dcc8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dccc:	e7c4      	b.n	800dc58 <_dtoa_r+0x508>
 800dcce:	bf00      	nop
 800dcd0:	08011cb8 	.word	0x08011cb8
 800dcd4:	08011c90 	.word	0x08011c90
 800dcd8:	3ff00000 	.word	0x3ff00000
 800dcdc:	40240000 	.word	0x40240000
 800dce0:	401c0000 	.word	0x401c0000
 800dce4:	40140000 	.word	0x40140000
 800dce8:	3fe00000 	.word	0x3fe00000
 800dcec:	4631      	mov	r1, r6
 800dcee:	4628      	mov	r0, r5
 800dcf0:	f7f2 fcaa 	bl	8000648 <__aeabi_dmul>
 800dcf4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800dcf8:	9413      	str	r4, [sp, #76]	@ 0x4c
 800dcfa:	4656      	mov	r6, sl
 800dcfc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dd00:	f7f2 ff52 	bl	8000ba8 <__aeabi_d2iz>
 800dd04:	4605      	mov	r5, r0
 800dd06:	f7f2 fc35 	bl	8000574 <__aeabi_i2d>
 800dd0a:	4602      	mov	r2, r0
 800dd0c:	460b      	mov	r3, r1
 800dd0e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dd12:	f7f2 fae1 	bl	80002d8 <__aeabi_dsub>
 800dd16:	3530      	adds	r5, #48	@ 0x30
 800dd18:	f806 5b01 	strb.w	r5, [r6], #1
 800dd1c:	4602      	mov	r2, r0
 800dd1e:	460b      	mov	r3, r1
 800dd20:	42a6      	cmp	r6, r4
 800dd22:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800dd26:	f04f 0200 	mov.w	r2, #0
 800dd2a:	d124      	bne.n	800dd76 <_dtoa_r+0x626>
 800dd2c:	4baf      	ldr	r3, [pc, #700]	@ (800dfec <_dtoa_r+0x89c>)
 800dd2e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800dd32:	f7f2 fad3 	bl	80002dc <__adddf3>
 800dd36:	4602      	mov	r2, r0
 800dd38:	460b      	mov	r3, r1
 800dd3a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dd3e:	f7f2 ff13 	bl	8000b68 <__aeabi_dcmpgt>
 800dd42:	2800      	cmp	r0, #0
 800dd44:	d163      	bne.n	800de0e <_dtoa_r+0x6be>
 800dd46:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800dd4a:	49a8      	ldr	r1, [pc, #672]	@ (800dfec <_dtoa_r+0x89c>)
 800dd4c:	2000      	movs	r0, #0
 800dd4e:	f7f2 fac3 	bl	80002d8 <__aeabi_dsub>
 800dd52:	4602      	mov	r2, r0
 800dd54:	460b      	mov	r3, r1
 800dd56:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dd5a:	f7f2 fee7 	bl	8000b2c <__aeabi_dcmplt>
 800dd5e:	2800      	cmp	r0, #0
 800dd60:	f43f af14 	beq.w	800db8c <_dtoa_r+0x43c>
 800dd64:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800dd66:	1e73      	subs	r3, r6, #1
 800dd68:	9313      	str	r3, [sp, #76]	@ 0x4c
 800dd6a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800dd6e:	2b30      	cmp	r3, #48	@ 0x30
 800dd70:	d0f8      	beq.n	800dd64 <_dtoa_r+0x614>
 800dd72:	4647      	mov	r7, r8
 800dd74:	e03b      	b.n	800ddee <_dtoa_r+0x69e>
 800dd76:	4b9e      	ldr	r3, [pc, #632]	@ (800dff0 <_dtoa_r+0x8a0>)
 800dd78:	f7f2 fc66 	bl	8000648 <__aeabi_dmul>
 800dd7c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dd80:	e7bc      	b.n	800dcfc <_dtoa_r+0x5ac>
 800dd82:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800dd86:	4656      	mov	r6, sl
 800dd88:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dd8c:	4620      	mov	r0, r4
 800dd8e:	4629      	mov	r1, r5
 800dd90:	f7f2 fd84 	bl	800089c <__aeabi_ddiv>
 800dd94:	f7f2 ff08 	bl	8000ba8 <__aeabi_d2iz>
 800dd98:	4680      	mov	r8, r0
 800dd9a:	f7f2 fbeb 	bl	8000574 <__aeabi_i2d>
 800dd9e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dda2:	f7f2 fc51 	bl	8000648 <__aeabi_dmul>
 800dda6:	4602      	mov	r2, r0
 800dda8:	460b      	mov	r3, r1
 800ddaa:	4620      	mov	r0, r4
 800ddac:	4629      	mov	r1, r5
 800ddae:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800ddb2:	f7f2 fa91 	bl	80002d8 <__aeabi_dsub>
 800ddb6:	f806 4b01 	strb.w	r4, [r6], #1
 800ddba:	9d03      	ldr	r5, [sp, #12]
 800ddbc:	eba6 040a 	sub.w	r4, r6, sl
 800ddc0:	42a5      	cmp	r5, r4
 800ddc2:	4602      	mov	r2, r0
 800ddc4:	460b      	mov	r3, r1
 800ddc6:	d133      	bne.n	800de30 <_dtoa_r+0x6e0>
 800ddc8:	f7f2 fa88 	bl	80002dc <__adddf3>
 800ddcc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ddd0:	4604      	mov	r4, r0
 800ddd2:	460d      	mov	r5, r1
 800ddd4:	f7f2 fec8 	bl	8000b68 <__aeabi_dcmpgt>
 800ddd8:	b9c0      	cbnz	r0, 800de0c <_dtoa_r+0x6bc>
 800ddda:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ddde:	4620      	mov	r0, r4
 800dde0:	4629      	mov	r1, r5
 800dde2:	f7f2 fe99 	bl	8000b18 <__aeabi_dcmpeq>
 800dde6:	b110      	cbz	r0, 800ddee <_dtoa_r+0x69e>
 800dde8:	f018 0f01 	tst.w	r8, #1
 800ddec:	d10e      	bne.n	800de0c <_dtoa_r+0x6bc>
 800ddee:	9902      	ldr	r1, [sp, #8]
 800ddf0:	4648      	mov	r0, r9
 800ddf2:	f000 fbbd 	bl	800e570 <_Bfree>
 800ddf6:	2300      	movs	r3, #0
 800ddf8:	7033      	strb	r3, [r6, #0]
 800ddfa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ddfc:	3701      	adds	r7, #1
 800ddfe:	601f      	str	r7, [r3, #0]
 800de00:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800de02:	2b00      	cmp	r3, #0
 800de04:	f000 824b 	beq.w	800e29e <_dtoa_r+0xb4e>
 800de08:	601e      	str	r6, [r3, #0]
 800de0a:	e248      	b.n	800e29e <_dtoa_r+0xb4e>
 800de0c:	46b8      	mov	r8, r7
 800de0e:	4633      	mov	r3, r6
 800de10:	461e      	mov	r6, r3
 800de12:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800de16:	2a39      	cmp	r2, #57	@ 0x39
 800de18:	d106      	bne.n	800de28 <_dtoa_r+0x6d8>
 800de1a:	459a      	cmp	sl, r3
 800de1c:	d1f8      	bne.n	800de10 <_dtoa_r+0x6c0>
 800de1e:	2230      	movs	r2, #48	@ 0x30
 800de20:	f108 0801 	add.w	r8, r8, #1
 800de24:	f88a 2000 	strb.w	r2, [sl]
 800de28:	781a      	ldrb	r2, [r3, #0]
 800de2a:	3201      	adds	r2, #1
 800de2c:	701a      	strb	r2, [r3, #0]
 800de2e:	e7a0      	b.n	800dd72 <_dtoa_r+0x622>
 800de30:	4b6f      	ldr	r3, [pc, #444]	@ (800dff0 <_dtoa_r+0x8a0>)
 800de32:	2200      	movs	r2, #0
 800de34:	f7f2 fc08 	bl	8000648 <__aeabi_dmul>
 800de38:	2200      	movs	r2, #0
 800de3a:	2300      	movs	r3, #0
 800de3c:	4604      	mov	r4, r0
 800de3e:	460d      	mov	r5, r1
 800de40:	f7f2 fe6a 	bl	8000b18 <__aeabi_dcmpeq>
 800de44:	2800      	cmp	r0, #0
 800de46:	d09f      	beq.n	800dd88 <_dtoa_r+0x638>
 800de48:	e7d1      	b.n	800ddee <_dtoa_r+0x69e>
 800de4a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800de4c:	2a00      	cmp	r2, #0
 800de4e:	f000 80ea 	beq.w	800e026 <_dtoa_r+0x8d6>
 800de52:	9a07      	ldr	r2, [sp, #28]
 800de54:	2a01      	cmp	r2, #1
 800de56:	f300 80cd 	bgt.w	800dff4 <_dtoa_r+0x8a4>
 800de5a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800de5c:	2a00      	cmp	r2, #0
 800de5e:	f000 80c1 	beq.w	800dfe4 <_dtoa_r+0x894>
 800de62:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800de66:	9c08      	ldr	r4, [sp, #32]
 800de68:	9e00      	ldr	r6, [sp, #0]
 800de6a:	9a00      	ldr	r2, [sp, #0]
 800de6c:	441a      	add	r2, r3
 800de6e:	9200      	str	r2, [sp, #0]
 800de70:	9a06      	ldr	r2, [sp, #24]
 800de72:	2101      	movs	r1, #1
 800de74:	441a      	add	r2, r3
 800de76:	4648      	mov	r0, r9
 800de78:	9206      	str	r2, [sp, #24]
 800de7a:	f000 fc77 	bl	800e76c <__i2b>
 800de7e:	4605      	mov	r5, r0
 800de80:	b166      	cbz	r6, 800de9c <_dtoa_r+0x74c>
 800de82:	9b06      	ldr	r3, [sp, #24]
 800de84:	2b00      	cmp	r3, #0
 800de86:	dd09      	ble.n	800de9c <_dtoa_r+0x74c>
 800de88:	42b3      	cmp	r3, r6
 800de8a:	9a00      	ldr	r2, [sp, #0]
 800de8c:	bfa8      	it	ge
 800de8e:	4633      	movge	r3, r6
 800de90:	1ad2      	subs	r2, r2, r3
 800de92:	9200      	str	r2, [sp, #0]
 800de94:	9a06      	ldr	r2, [sp, #24]
 800de96:	1af6      	subs	r6, r6, r3
 800de98:	1ad3      	subs	r3, r2, r3
 800de9a:	9306      	str	r3, [sp, #24]
 800de9c:	9b08      	ldr	r3, [sp, #32]
 800de9e:	b30b      	cbz	r3, 800dee4 <_dtoa_r+0x794>
 800dea0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dea2:	2b00      	cmp	r3, #0
 800dea4:	f000 80c6 	beq.w	800e034 <_dtoa_r+0x8e4>
 800dea8:	2c00      	cmp	r4, #0
 800deaa:	f000 80c0 	beq.w	800e02e <_dtoa_r+0x8de>
 800deae:	4629      	mov	r1, r5
 800deb0:	4622      	mov	r2, r4
 800deb2:	4648      	mov	r0, r9
 800deb4:	f000 fd12 	bl	800e8dc <__pow5mult>
 800deb8:	9a02      	ldr	r2, [sp, #8]
 800deba:	4601      	mov	r1, r0
 800debc:	4605      	mov	r5, r0
 800debe:	4648      	mov	r0, r9
 800dec0:	f000 fc6a 	bl	800e798 <__multiply>
 800dec4:	9902      	ldr	r1, [sp, #8]
 800dec6:	4680      	mov	r8, r0
 800dec8:	4648      	mov	r0, r9
 800deca:	f000 fb51 	bl	800e570 <_Bfree>
 800dece:	9b08      	ldr	r3, [sp, #32]
 800ded0:	1b1b      	subs	r3, r3, r4
 800ded2:	9308      	str	r3, [sp, #32]
 800ded4:	f000 80b1 	beq.w	800e03a <_dtoa_r+0x8ea>
 800ded8:	9a08      	ldr	r2, [sp, #32]
 800deda:	4641      	mov	r1, r8
 800dedc:	4648      	mov	r0, r9
 800dede:	f000 fcfd 	bl	800e8dc <__pow5mult>
 800dee2:	9002      	str	r0, [sp, #8]
 800dee4:	2101      	movs	r1, #1
 800dee6:	4648      	mov	r0, r9
 800dee8:	f000 fc40 	bl	800e76c <__i2b>
 800deec:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800deee:	4604      	mov	r4, r0
 800def0:	2b00      	cmp	r3, #0
 800def2:	f000 81d8 	beq.w	800e2a6 <_dtoa_r+0xb56>
 800def6:	461a      	mov	r2, r3
 800def8:	4601      	mov	r1, r0
 800defa:	4648      	mov	r0, r9
 800defc:	f000 fcee 	bl	800e8dc <__pow5mult>
 800df00:	9b07      	ldr	r3, [sp, #28]
 800df02:	2b01      	cmp	r3, #1
 800df04:	4604      	mov	r4, r0
 800df06:	f300 809f 	bgt.w	800e048 <_dtoa_r+0x8f8>
 800df0a:	9b04      	ldr	r3, [sp, #16]
 800df0c:	2b00      	cmp	r3, #0
 800df0e:	f040 8097 	bne.w	800e040 <_dtoa_r+0x8f0>
 800df12:	9b05      	ldr	r3, [sp, #20]
 800df14:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800df18:	2b00      	cmp	r3, #0
 800df1a:	f040 8093 	bne.w	800e044 <_dtoa_r+0x8f4>
 800df1e:	9b05      	ldr	r3, [sp, #20]
 800df20:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800df24:	0d1b      	lsrs	r3, r3, #20
 800df26:	051b      	lsls	r3, r3, #20
 800df28:	b133      	cbz	r3, 800df38 <_dtoa_r+0x7e8>
 800df2a:	9b00      	ldr	r3, [sp, #0]
 800df2c:	3301      	adds	r3, #1
 800df2e:	9300      	str	r3, [sp, #0]
 800df30:	9b06      	ldr	r3, [sp, #24]
 800df32:	3301      	adds	r3, #1
 800df34:	9306      	str	r3, [sp, #24]
 800df36:	2301      	movs	r3, #1
 800df38:	9308      	str	r3, [sp, #32]
 800df3a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800df3c:	2b00      	cmp	r3, #0
 800df3e:	f000 81b8 	beq.w	800e2b2 <_dtoa_r+0xb62>
 800df42:	6923      	ldr	r3, [r4, #16]
 800df44:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800df48:	6918      	ldr	r0, [r3, #16]
 800df4a:	f000 fbc3 	bl	800e6d4 <__hi0bits>
 800df4e:	f1c0 0020 	rsb	r0, r0, #32
 800df52:	9b06      	ldr	r3, [sp, #24]
 800df54:	4418      	add	r0, r3
 800df56:	f010 001f 	ands.w	r0, r0, #31
 800df5a:	f000 8082 	beq.w	800e062 <_dtoa_r+0x912>
 800df5e:	f1c0 0320 	rsb	r3, r0, #32
 800df62:	2b04      	cmp	r3, #4
 800df64:	dd73      	ble.n	800e04e <_dtoa_r+0x8fe>
 800df66:	9b00      	ldr	r3, [sp, #0]
 800df68:	f1c0 001c 	rsb	r0, r0, #28
 800df6c:	4403      	add	r3, r0
 800df6e:	9300      	str	r3, [sp, #0]
 800df70:	9b06      	ldr	r3, [sp, #24]
 800df72:	4403      	add	r3, r0
 800df74:	4406      	add	r6, r0
 800df76:	9306      	str	r3, [sp, #24]
 800df78:	9b00      	ldr	r3, [sp, #0]
 800df7a:	2b00      	cmp	r3, #0
 800df7c:	dd05      	ble.n	800df8a <_dtoa_r+0x83a>
 800df7e:	9902      	ldr	r1, [sp, #8]
 800df80:	461a      	mov	r2, r3
 800df82:	4648      	mov	r0, r9
 800df84:	f000 fd04 	bl	800e990 <__lshift>
 800df88:	9002      	str	r0, [sp, #8]
 800df8a:	9b06      	ldr	r3, [sp, #24]
 800df8c:	2b00      	cmp	r3, #0
 800df8e:	dd05      	ble.n	800df9c <_dtoa_r+0x84c>
 800df90:	4621      	mov	r1, r4
 800df92:	461a      	mov	r2, r3
 800df94:	4648      	mov	r0, r9
 800df96:	f000 fcfb 	bl	800e990 <__lshift>
 800df9a:	4604      	mov	r4, r0
 800df9c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800df9e:	2b00      	cmp	r3, #0
 800dfa0:	d061      	beq.n	800e066 <_dtoa_r+0x916>
 800dfa2:	9802      	ldr	r0, [sp, #8]
 800dfa4:	4621      	mov	r1, r4
 800dfa6:	f000 fd5f 	bl	800ea68 <__mcmp>
 800dfaa:	2800      	cmp	r0, #0
 800dfac:	da5b      	bge.n	800e066 <_dtoa_r+0x916>
 800dfae:	2300      	movs	r3, #0
 800dfb0:	9902      	ldr	r1, [sp, #8]
 800dfb2:	220a      	movs	r2, #10
 800dfb4:	4648      	mov	r0, r9
 800dfb6:	f000 fafd 	bl	800e5b4 <__multadd>
 800dfba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dfbc:	9002      	str	r0, [sp, #8]
 800dfbe:	f107 38ff 	add.w	r8, r7, #4294967295
 800dfc2:	2b00      	cmp	r3, #0
 800dfc4:	f000 8177 	beq.w	800e2b6 <_dtoa_r+0xb66>
 800dfc8:	4629      	mov	r1, r5
 800dfca:	2300      	movs	r3, #0
 800dfcc:	220a      	movs	r2, #10
 800dfce:	4648      	mov	r0, r9
 800dfd0:	f000 faf0 	bl	800e5b4 <__multadd>
 800dfd4:	f1bb 0f00 	cmp.w	fp, #0
 800dfd8:	4605      	mov	r5, r0
 800dfda:	dc6f      	bgt.n	800e0bc <_dtoa_r+0x96c>
 800dfdc:	9b07      	ldr	r3, [sp, #28]
 800dfde:	2b02      	cmp	r3, #2
 800dfe0:	dc49      	bgt.n	800e076 <_dtoa_r+0x926>
 800dfe2:	e06b      	b.n	800e0bc <_dtoa_r+0x96c>
 800dfe4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800dfe6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800dfea:	e73c      	b.n	800de66 <_dtoa_r+0x716>
 800dfec:	3fe00000 	.word	0x3fe00000
 800dff0:	40240000 	.word	0x40240000
 800dff4:	9b03      	ldr	r3, [sp, #12]
 800dff6:	1e5c      	subs	r4, r3, #1
 800dff8:	9b08      	ldr	r3, [sp, #32]
 800dffa:	42a3      	cmp	r3, r4
 800dffc:	db09      	blt.n	800e012 <_dtoa_r+0x8c2>
 800dffe:	1b1c      	subs	r4, r3, r4
 800e000:	9b03      	ldr	r3, [sp, #12]
 800e002:	2b00      	cmp	r3, #0
 800e004:	f6bf af30 	bge.w	800de68 <_dtoa_r+0x718>
 800e008:	9b00      	ldr	r3, [sp, #0]
 800e00a:	9a03      	ldr	r2, [sp, #12]
 800e00c:	1a9e      	subs	r6, r3, r2
 800e00e:	2300      	movs	r3, #0
 800e010:	e72b      	b.n	800de6a <_dtoa_r+0x71a>
 800e012:	9b08      	ldr	r3, [sp, #32]
 800e014:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e016:	9408      	str	r4, [sp, #32]
 800e018:	1ae3      	subs	r3, r4, r3
 800e01a:	441a      	add	r2, r3
 800e01c:	9e00      	ldr	r6, [sp, #0]
 800e01e:	9b03      	ldr	r3, [sp, #12]
 800e020:	920d      	str	r2, [sp, #52]	@ 0x34
 800e022:	2400      	movs	r4, #0
 800e024:	e721      	b.n	800de6a <_dtoa_r+0x71a>
 800e026:	9c08      	ldr	r4, [sp, #32]
 800e028:	9e00      	ldr	r6, [sp, #0]
 800e02a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800e02c:	e728      	b.n	800de80 <_dtoa_r+0x730>
 800e02e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800e032:	e751      	b.n	800ded8 <_dtoa_r+0x788>
 800e034:	9a08      	ldr	r2, [sp, #32]
 800e036:	9902      	ldr	r1, [sp, #8]
 800e038:	e750      	b.n	800dedc <_dtoa_r+0x78c>
 800e03a:	f8cd 8008 	str.w	r8, [sp, #8]
 800e03e:	e751      	b.n	800dee4 <_dtoa_r+0x794>
 800e040:	2300      	movs	r3, #0
 800e042:	e779      	b.n	800df38 <_dtoa_r+0x7e8>
 800e044:	9b04      	ldr	r3, [sp, #16]
 800e046:	e777      	b.n	800df38 <_dtoa_r+0x7e8>
 800e048:	2300      	movs	r3, #0
 800e04a:	9308      	str	r3, [sp, #32]
 800e04c:	e779      	b.n	800df42 <_dtoa_r+0x7f2>
 800e04e:	d093      	beq.n	800df78 <_dtoa_r+0x828>
 800e050:	9a00      	ldr	r2, [sp, #0]
 800e052:	331c      	adds	r3, #28
 800e054:	441a      	add	r2, r3
 800e056:	9200      	str	r2, [sp, #0]
 800e058:	9a06      	ldr	r2, [sp, #24]
 800e05a:	441a      	add	r2, r3
 800e05c:	441e      	add	r6, r3
 800e05e:	9206      	str	r2, [sp, #24]
 800e060:	e78a      	b.n	800df78 <_dtoa_r+0x828>
 800e062:	4603      	mov	r3, r0
 800e064:	e7f4      	b.n	800e050 <_dtoa_r+0x900>
 800e066:	9b03      	ldr	r3, [sp, #12]
 800e068:	2b00      	cmp	r3, #0
 800e06a:	46b8      	mov	r8, r7
 800e06c:	dc20      	bgt.n	800e0b0 <_dtoa_r+0x960>
 800e06e:	469b      	mov	fp, r3
 800e070:	9b07      	ldr	r3, [sp, #28]
 800e072:	2b02      	cmp	r3, #2
 800e074:	dd1e      	ble.n	800e0b4 <_dtoa_r+0x964>
 800e076:	f1bb 0f00 	cmp.w	fp, #0
 800e07a:	f47f adb1 	bne.w	800dbe0 <_dtoa_r+0x490>
 800e07e:	4621      	mov	r1, r4
 800e080:	465b      	mov	r3, fp
 800e082:	2205      	movs	r2, #5
 800e084:	4648      	mov	r0, r9
 800e086:	f000 fa95 	bl	800e5b4 <__multadd>
 800e08a:	4601      	mov	r1, r0
 800e08c:	4604      	mov	r4, r0
 800e08e:	9802      	ldr	r0, [sp, #8]
 800e090:	f000 fcea 	bl	800ea68 <__mcmp>
 800e094:	2800      	cmp	r0, #0
 800e096:	f77f ada3 	ble.w	800dbe0 <_dtoa_r+0x490>
 800e09a:	4656      	mov	r6, sl
 800e09c:	2331      	movs	r3, #49	@ 0x31
 800e09e:	f806 3b01 	strb.w	r3, [r6], #1
 800e0a2:	f108 0801 	add.w	r8, r8, #1
 800e0a6:	e59f      	b.n	800dbe8 <_dtoa_r+0x498>
 800e0a8:	9c03      	ldr	r4, [sp, #12]
 800e0aa:	46b8      	mov	r8, r7
 800e0ac:	4625      	mov	r5, r4
 800e0ae:	e7f4      	b.n	800e09a <_dtoa_r+0x94a>
 800e0b0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800e0b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e0b6:	2b00      	cmp	r3, #0
 800e0b8:	f000 8101 	beq.w	800e2be <_dtoa_r+0xb6e>
 800e0bc:	2e00      	cmp	r6, #0
 800e0be:	dd05      	ble.n	800e0cc <_dtoa_r+0x97c>
 800e0c0:	4629      	mov	r1, r5
 800e0c2:	4632      	mov	r2, r6
 800e0c4:	4648      	mov	r0, r9
 800e0c6:	f000 fc63 	bl	800e990 <__lshift>
 800e0ca:	4605      	mov	r5, r0
 800e0cc:	9b08      	ldr	r3, [sp, #32]
 800e0ce:	2b00      	cmp	r3, #0
 800e0d0:	d05c      	beq.n	800e18c <_dtoa_r+0xa3c>
 800e0d2:	6869      	ldr	r1, [r5, #4]
 800e0d4:	4648      	mov	r0, r9
 800e0d6:	f000 fa0b 	bl	800e4f0 <_Balloc>
 800e0da:	4606      	mov	r6, r0
 800e0dc:	b928      	cbnz	r0, 800e0ea <_dtoa_r+0x99a>
 800e0de:	4b82      	ldr	r3, [pc, #520]	@ (800e2e8 <_dtoa_r+0xb98>)
 800e0e0:	4602      	mov	r2, r0
 800e0e2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800e0e6:	f7ff bb4a 	b.w	800d77e <_dtoa_r+0x2e>
 800e0ea:	692a      	ldr	r2, [r5, #16]
 800e0ec:	3202      	adds	r2, #2
 800e0ee:	0092      	lsls	r2, r2, #2
 800e0f0:	f105 010c 	add.w	r1, r5, #12
 800e0f4:	300c      	adds	r0, #12
 800e0f6:	f7ff fa8c 	bl	800d612 <memcpy>
 800e0fa:	2201      	movs	r2, #1
 800e0fc:	4631      	mov	r1, r6
 800e0fe:	4648      	mov	r0, r9
 800e100:	f000 fc46 	bl	800e990 <__lshift>
 800e104:	f10a 0301 	add.w	r3, sl, #1
 800e108:	9300      	str	r3, [sp, #0]
 800e10a:	eb0a 030b 	add.w	r3, sl, fp
 800e10e:	9308      	str	r3, [sp, #32]
 800e110:	9b04      	ldr	r3, [sp, #16]
 800e112:	f003 0301 	and.w	r3, r3, #1
 800e116:	462f      	mov	r7, r5
 800e118:	9306      	str	r3, [sp, #24]
 800e11a:	4605      	mov	r5, r0
 800e11c:	9b00      	ldr	r3, [sp, #0]
 800e11e:	9802      	ldr	r0, [sp, #8]
 800e120:	4621      	mov	r1, r4
 800e122:	f103 3bff 	add.w	fp, r3, #4294967295
 800e126:	f7ff fa89 	bl	800d63c <quorem>
 800e12a:	4603      	mov	r3, r0
 800e12c:	3330      	adds	r3, #48	@ 0x30
 800e12e:	9003      	str	r0, [sp, #12]
 800e130:	4639      	mov	r1, r7
 800e132:	9802      	ldr	r0, [sp, #8]
 800e134:	9309      	str	r3, [sp, #36]	@ 0x24
 800e136:	f000 fc97 	bl	800ea68 <__mcmp>
 800e13a:	462a      	mov	r2, r5
 800e13c:	9004      	str	r0, [sp, #16]
 800e13e:	4621      	mov	r1, r4
 800e140:	4648      	mov	r0, r9
 800e142:	f000 fcad 	bl	800eaa0 <__mdiff>
 800e146:	68c2      	ldr	r2, [r0, #12]
 800e148:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e14a:	4606      	mov	r6, r0
 800e14c:	bb02      	cbnz	r2, 800e190 <_dtoa_r+0xa40>
 800e14e:	4601      	mov	r1, r0
 800e150:	9802      	ldr	r0, [sp, #8]
 800e152:	f000 fc89 	bl	800ea68 <__mcmp>
 800e156:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e158:	4602      	mov	r2, r0
 800e15a:	4631      	mov	r1, r6
 800e15c:	4648      	mov	r0, r9
 800e15e:	920c      	str	r2, [sp, #48]	@ 0x30
 800e160:	9309      	str	r3, [sp, #36]	@ 0x24
 800e162:	f000 fa05 	bl	800e570 <_Bfree>
 800e166:	9b07      	ldr	r3, [sp, #28]
 800e168:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800e16a:	9e00      	ldr	r6, [sp, #0]
 800e16c:	ea42 0103 	orr.w	r1, r2, r3
 800e170:	9b06      	ldr	r3, [sp, #24]
 800e172:	4319      	orrs	r1, r3
 800e174:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e176:	d10d      	bne.n	800e194 <_dtoa_r+0xa44>
 800e178:	2b39      	cmp	r3, #57	@ 0x39
 800e17a:	d027      	beq.n	800e1cc <_dtoa_r+0xa7c>
 800e17c:	9a04      	ldr	r2, [sp, #16]
 800e17e:	2a00      	cmp	r2, #0
 800e180:	dd01      	ble.n	800e186 <_dtoa_r+0xa36>
 800e182:	9b03      	ldr	r3, [sp, #12]
 800e184:	3331      	adds	r3, #49	@ 0x31
 800e186:	f88b 3000 	strb.w	r3, [fp]
 800e18a:	e52e      	b.n	800dbea <_dtoa_r+0x49a>
 800e18c:	4628      	mov	r0, r5
 800e18e:	e7b9      	b.n	800e104 <_dtoa_r+0x9b4>
 800e190:	2201      	movs	r2, #1
 800e192:	e7e2      	b.n	800e15a <_dtoa_r+0xa0a>
 800e194:	9904      	ldr	r1, [sp, #16]
 800e196:	2900      	cmp	r1, #0
 800e198:	db04      	blt.n	800e1a4 <_dtoa_r+0xa54>
 800e19a:	9807      	ldr	r0, [sp, #28]
 800e19c:	4301      	orrs	r1, r0
 800e19e:	9806      	ldr	r0, [sp, #24]
 800e1a0:	4301      	orrs	r1, r0
 800e1a2:	d120      	bne.n	800e1e6 <_dtoa_r+0xa96>
 800e1a4:	2a00      	cmp	r2, #0
 800e1a6:	ddee      	ble.n	800e186 <_dtoa_r+0xa36>
 800e1a8:	9902      	ldr	r1, [sp, #8]
 800e1aa:	9300      	str	r3, [sp, #0]
 800e1ac:	2201      	movs	r2, #1
 800e1ae:	4648      	mov	r0, r9
 800e1b0:	f000 fbee 	bl	800e990 <__lshift>
 800e1b4:	4621      	mov	r1, r4
 800e1b6:	9002      	str	r0, [sp, #8]
 800e1b8:	f000 fc56 	bl	800ea68 <__mcmp>
 800e1bc:	2800      	cmp	r0, #0
 800e1be:	9b00      	ldr	r3, [sp, #0]
 800e1c0:	dc02      	bgt.n	800e1c8 <_dtoa_r+0xa78>
 800e1c2:	d1e0      	bne.n	800e186 <_dtoa_r+0xa36>
 800e1c4:	07da      	lsls	r2, r3, #31
 800e1c6:	d5de      	bpl.n	800e186 <_dtoa_r+0xa36>
 800e1c8:	2b39      	cmp	r3, #57	@ 0x39
 800e1ca:	d1da      	bne.n	800e182 <_dtoa_r+0xa32>
 800e1cc:	2339      	movs	r3, #57	@ 0x39
 800e1ce:	f88b 3000 	strb.w	r3, [fp]
 800e1d2:	4633      	mov	r3, r6
 800e1d4:	461e      	mov	r6, r3
 800e1d6:	3b01      	subs	r3, #1
 800e1d8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800e1dc:	2a39      	cmp	r2, #57	@ 0x39
 800e1de:	d04e      	beq.n	800e27e <_dtoa_r+0xb2e>
 800e1e0:	3201      	adds	r2, #1
 800e1e2:	701a      	strb	r2, [r3, #0]
 800e1e4:	e501      	b.n	800dbea <_dtoa_r+0x49a>
 800e1e6:	2a00      	cmp	r2, #0
 800e1e8:	dd03      	ble.n	800e1f2 <_dtoa_r+0xaa2>
 800e1ea:	2b39      	cmp	r3, #57	@ 0x39
 800e1ec:	d0ee      	beq.n	800e1cc <_dtoa_r+0xa7c>
 800e1ee:	3301      	adds	r3, #1
 800e1f0:	e7c9      	b.n	800e186 <_dtoa_r+0xa36>
 800e1f2:	9a00      	ldr	r2, [sp, #0]
 800e1f4:	9908      	ldr	r1, [sp, #32]
 800e1f6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800e1fa:	428a      	cmp	r2, r1
 800e1fc:	d028      	beq.n	800e250 <_dtoa_r+0xb00>
 800e1fe:	9902      	ldr	r1, [sp, #8]
 800e200:	2300      	movs	r3, #0
 800e202:	220a      	movs	r2, #10
 800e204:	4648      	mov	r0, r9
 800e206:	f000 f9d5 	bl	800e5b4 <__multadd>
 800e20a:	42af      	cmp	r7, r5
 800e20c:	9002      	str	r0, [sp, #8]
 800e20e:	f04f 0300 	mov.w	r3, #0
 800e212:	f04f 020a 	mov.w	r2, #10
 800e216:	4639      	mov	r1, r7
 800e218:	4648      	mov	r0, r9
 800e21a:	d107      	bne.n	800e22c <_dtoa_r+0xadc>
 800e21c:	f000 f9ca 	bl	800e5b4 <__multadd>
 800e220:	4607      	mov	r7, r0
 800e222:	4605      	mov	r5, r0
 800e224:	9b00      	ldr	r3, [sp, #0]
 800e226:	3301      	adds	r3, #1
 800e228:	9300      	str	r3, [sp, #0]
 800e22a:	e777      	b.n	800e11c <_dtoa_r+0x9cc>
 800e22c:	f000 f9c2 	bl	800e5b4 <__multadd>
 800e230:	4629      	mov	r1, r5
 800e232:	4607      	mov	r7, r0
 800e234:	2300      	movs	r3, #0
 800e236:	220a      	movs	r2, #10
 800e238:	4648      	mov	r0, r9
 800e23a:	f000 f9bb 	bl	800e5b4 <__multadd>
 800e23e:	4605      	mov	r5, r0
 800e240:	e7f0      	b.n	800e224 <_dtoa_r+0xad4>
 800e242:	f1bb 0f00 	cmp.w	fp, #0
 800e246:	bfcc      	ite	gt
 800e248:	465e      	movgt	r6, fp
 800e24a:	2601      	movle	r6, #1
 800e24c:	4456      	add	r6, sl
 800e24e:	2700      	movs	r7, #0
 800e250:	9902      	ldr	r1, [sp, #8]
 800e252:	9300      	str	r3, [sp, #0]
 800e254:	2201      	movs	r2, #1
 800e256:	4648      	mov	r0, r9
 800e258:	f000 fb9a 	bl	800e990 <__lshift>
 800e25c:	4621      	mov	r1, r4
 800e25e:	9002      	str	r0, [sp, #8]
 800e260:	f000 fc02 	bl	800ea68 <__mcmp>
 800e264:	2800      	cmp	r0, #0
 800e266:	dcb4      	bgt.n	800e1d2 <_dtoa_r+0xa82>
 800e268:	d102      	bne.n	800e270 <_dtoa_r+0xb20>
 800e26a:	9b00      	ldr	r3, [sp, #0]
 800e26c:	07db      	lsls	r3, r3, #31
 800e26e:	d4b0      	bmi.n	800e1d2 <_dtoa_r+0xa82>
 800e270:	4633      	mov	r3, r6
 800e272:	461e      	mov	r6, r3
 800e274:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e278:	2a30      	cmp	r2, #48	@ 0x30
 800e27a:	d0fa      	beq.n	800e272 <_dtoa_r+0xb22>
 800e27c:	e4b5      	b.n	800dbea <_dtoa_r+0x49a>
 800e27e:	459a      	cmp	sl, r3
 800e280:	d1a8      	bne.n	800e1d4 <_dtoa_r+0xa84>
 800e282:	2331      	movs	r3, #49	@ 0x31
 800e284:	f108 0801 	add.w	r8, r8, #1
 800e288:	f88a 3000 	strb.w	r3, [sl]
 800e28c:	e4ad      	b.n	800dbea <_dtoa_r+0x49a>
 800e28e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e290:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800e2ec <_dtoa_r+0xb9c>
 800e294:	b11b      	cbz	r3, 800e29e <_dtoa_r+0xb4e>
 800e296:	f10a 0308 	add.w	r3, sl, #8
 800e29a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800e29c:	6013      	str	r3, [r2, #0]
 800e29e:	4650      	mov	r0, sl
 800e2a0:	b017      	add	sp, #92	@ 0x5c
 800e2a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e2a6:	9b07      	ldr	r3, [sp, #28]
 800e2a8:	2b01      	cmp	r3, #1
 800e2aa:	f77f ae2e 	ble.w	800df0a <_dtoa_r+0x7ba>
 800e2ae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e2b0:	9308      	str	r3, [sp, #32]
 800e2b2:	2001      	movs	r0, #1
 800e2b4:	e64d      	b.n	800df52 <_dtoa_r+0x802>
 800e2b6:	f1bb 0f00 	cmp.w	fp, #0
 800e2ba:	f77f aed9 	ble.w	800e070 <_dtoa_r+0x920>
 800e2be:	4656      	mov	r6, sl
 800e2c0:	9802      	ldr	r0, [sp, #8]
 800e2c2:	4621      	mov	r1, r4
 800e2c4:	f7ff f9ba 	bl	800d63c <quorem>
 800e2c8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800e2cc:	f806 3b01 	strb.w	r3, [r6], #1
 800e2d0:	eba6 020a 	sub.w	r2, r6, sl
 800e2d4:	4593      	cmp	fp, r2
 800e2d6:	ddb4      	ble.n	800e242 <_dtoa_r+0xaf2>
 800e2d8:	9902      	ldr	r1, [sp, #8]
 800e2da:	2300      	movs	r3, #0
 800e2dc:	220a      	movs	r2, #10
 800e2de:	4648      	mov	r0, r9
 800e2e0:	f000 f968 	bl	800e5b4 <__multadd>
 800e2e4:	9002      	str	r0, [sp, #8]
 800e2e6:	e7eb      	b.n	800e2c0 <_dtoa_r+0xb70>
 800e2e8:	08011b61 	.word	0x08011b61
 800e2ec:	08011ae5 	.word	0x08011ae5

0800e2f0 <_free_r>:
 800e2f0:	b538      	push	{r3, r4, r5, lr}
 800e2f2:	4605      	mov	r5, r0
 800e2f4:	2900      	cmp	r1, #0
 800e2f6:	d041      	beq.n	800e37c <_free_r+0x8c>
 800e2f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e2fc:	1f0c      	subs	r4, r1, #4
 800e2fe:	2b00      	cmp	r3, #0
 800e300:	bfb8      	it	lt
 800e302:	18e4      	addlt	r4, r4, r3
 800e304:	f000 f8e8 	bl	800e4d8 <__malloc_lock>
 800e308:	4a1d      	ldr	r2, [pc, #116]	@ (800e380 <_free_r+0x90>)
 800e30a:	6813      	ldr	r3, [r2, #0]
 800e30c:	b933      	cbnz	r3, 800e31c <_free_r+0x2c>
 800e30e:	6063      	str	r3, [r4, #4]
 800e310:	6014      	str	r4, [r2, #0]
 800e312:	4628      	mov	r0, r5
 800e314:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e318:	f000 b8e4 	b.w	800e4e4 <__malloc_unlock>
 800e31c:	42a3      	cmp	r3, r4
 800e31e:	d908      	bls.n	800e332 <_free_r+0x42>
 800e320:	6820      	ldr	r0, [r4, #0]
 800e322:	1821      	adds	r1, r4, r0
 800e324:	428b      	cmp	r3, r1
 800e326:	bf01      	itttt	eq
 800e328:	6819      	ldreq	r1, [r3, #0]
 800e32a:	685b      	ldreq	r3, [r3, #4]
 800e32c:	1809      	addeq	r1, r1, r0
 800e32e:	6021      	streq	r1, [r4, #0]
 800e330:	e7ed      	b.n	800e30e <_free_r+0x1e>
 800e332:	461a      	mov	r2, r3
 800e334:	685b      	ldr	r3, [r3, #4]
 800e336:	b10b      	cbz	r3, 800e33c <_free_r+0x4c>
 800e338:	42a3      	cmp	r3, r4
 800e33a:	d9fa      	bls.n	800e332 <_free_r+0x42>
 800e33c:	6811      	ldr	r1, [r2, #0]
 800e33e:	1850      	adds	r0, r2, r1
 800e340:	42a0      	cmp	r0, r4
 800e342:	d10b      	bne.n	800e35c <_free_r+0x6c>
 800e344:	6820      	ldr	r0, [r4, #0]
 800e346:	4401      	add	r1, r0
 800e348:	1850      	adds	r0, r2, r1
 800e34a:	4283      	cmp	r3, r0
 800e34c:	6011      	str	r1, [r2, #0]
 800e34e:	d1e0      	bne.n	800e312 <_free_r+0x22>
 800e350:	6818      	ldr	r0, [r3, #0]
 800e352:	685b      	ldr	r3, [r3, #4]
 800e354:	6053      	str	r3, [r2, #4]
 800e356:	4408      	add	r0, r1
 800e358:	6010      	str	r0, [r2, #0]
 800e35a:	e7da      	b.n	800e312 <_free_r+0x22>
 800e35c:	d902      	bls.n	800e364 <_free_r+0x74>
 800e35e:	230c      	movs	r3, #12
 800e360:	602b      	str	r3, [r5, #0]
 800e362:	e7d6      	b.n	800e312 <_free_r+0x22>
 800e364:	6820      	ldr	r0, [r4, #0]
 800e366:	1821      	adds	r1, r4, r0
 800e368:	428b      	cmp	r3, r1
 800e36a:	bf04      	itt	eq
 800e36c:	6819      	ldreq	r1, [r3, #0]
 800e36e:	685b      	ldreq	r3, [r3, #4]
 800e370:	6063      	str	r3, [r4, #4]
 800e372:	bf04      	itt	eq
 800e374:	1809      	addeq	r1, r1, r0
 800e376:	6021      	streq	r1, [r4, #0]
 800e378:	6054      	str	r4, [r2, #4]
 800e37a:	e7ca      	b.n	800e312 <_free_r+0x22>
 800e37c:	bd38      	pop	{r3, r4, r5, pc}
 800e37e:	bf00      	nop
 800e380:	2000606c 	.word	0x2000606c

0800e384 <malloc>:
 800e384:	4b02      	ldr	r3, [pc, #8]	@ (800e390 <malloc+0xc>)
 800e386:	4601      	mov	r1, r0
 800e388:	6818      	ldr	r0, [r3, #0]
 800e38a:	f000 b825 	b.w	800e3d8 <_malloc_r>
 800e38e:	bf00      	nop
 800e390:	2000001c 	.word	0x2000001c

0800e394 <sbrk_aligned>:
 800e394:	b570      	push	{r4, r5, r6, lr}
 800e396:	4e0f      	ldr	r6, [pc, #60]	@ (800e3d4 <sbrk_aligned+0x40>)
 800e398:	460c      	mov	r4, r1
 800e39a:	6831      	ldr	r1, [r6, #0]
 800e39c:	4605      	mov	r5, r0
 800e39e:	b911      	cbnz	r1, 800e3a6 <sbrk_aligned+0x12>
 800e3a0:	f001 ffca 	bl	8010338 <_sbrk_r>
 800e3a4:	6030      	str	r0, [r6, #0]
 800e3a6:	4621      	mov	r1, r4
 800e3a8:	4628      	mov	r0, r5
 800e3aa:	f001 ffc5 	bl	8010338 <_sbrk_r>
 800e3ae:	1c43      	adds	r3, r0, #1
 800e3b0:	d103      	bne.n	800e3ba <sbrk_aligned+0x26>
 800e3b2:	f04f 34ff 	mov.w	r4, #4294967295
 800e3b6:	4620      	mov	r0, r4
 800e3b8:	bd70      	pop	{r4, r5, r6, pc}
 800e3ba:	1cc4      	adds	r4, r0, #3
 800e3bc:	f024 0403 	bic.w	r4, r4, #3
 800e3c0:	42a0      	cmp	r0, r4
 800e3c2:	d0f8      	beq.n	800e3b6 <sbrk_aligned+0x22>
 800e3c4:	1a21      	subs	r1, r4, r0
 800e3c6:	4628      	mov	r0, r5
 800e3c8:	f001 ffb6 	bl	8010338 <_sbrk_r>
 800e3cc:	3001      	adds	r0, #1
 800e3ce:	d1f2      	bne.n	800e3b6 <sbrk_aligned+0x22>
 800e3d0:	e7ef      	b.n	800e3b2 <sbrk_aligned+0x1e>
 800e3d2:	bf00      	nop
 800e3d4:	20006068 	.word	0x20006068

0800e3d8 <_malloc_r>:
 800e3d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e3dc:	1ccd      	adds	r5, r1, #3
 800e3de:	f025 0503 	bic.w	r5, r5, #3
 800e3e2:	3508      	adds	r5, #8
 800e3e4:	2d0c      	cmp	r5, #12
 800e3e6:	bf38      	it	cc
 800e3e8:	250c      	movcc	r5, #12
 800e3ea:	2d00      	cmp	r5, #0
 800e3ec:	4606      	mov	r6, r0
 800e3ee:	db01      	blt.n	800e3f4 <_malloc_r+0x1c>
 800e3f0:	42a9      	cmp	r1, r5
 800e3f2:	d904      	bls.n	800e3fe <_malloc_r+0x26>
 800e3f4:	230c      	movs	r3, #12
 800e3f6:	6033      	str	r3, [r6, #0]
 800e3f8:	2000      	movs	r0, #0
 800e3fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e3fe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e4d4 <_malloc_r+0xfc>
 800e402:	f000 f869 	bl	800e4d8 <__malloc_lock>
 800e406:	f8d8 3000 	ldr.w	r3, [r8]
 800e40a:	461c      	mov	r4, r3
 800e40c:	bb44      	cbnz	r4, 800e460 <_malloc_r+0x88>
 800e40e:	4629      	mov	r1, r5
 800e410:	4630      	mov	r0, r6
 800e412:	f7ff ffbf 	bl	800e394 <sbrk_aligned>
 800e416:	1c43      	adds	r3, r0, #1
 800e418:	4604      	mov	r4, r0
 800e41a:	d158      	bne.n	800e4ce <_malloc_r+0xf6>
 800e41c:	f8d8 4000 	ldr.w	r4, [r8]
 800e420:	4627      	mov	r7, r4
 800e422:	2f00      	cmp	r7, #0
 800e424:	d143      	bne.n	800e4ae <_malloc_r+0xd6>
 800e426:	2c00      	cmp	r4, #0
 800e428:	d04b      	beq.n	800e4c2 <_malloc_r+0xea>
 800e42a:	6823      	ldr	r3, [r4, #0]
 800e42c:	4639      	mov	r1, r7
 800e42e:	4630      	mov	r0, r6
 800e430:	eb04 0903 	add.w	r9, r4, r3
 800e434:	f001 ff80 	bl	8010338 <_sbrk_r>
 800e438:	4581      	cmp	r9, r0
 800e43a:	d142      	bne.n	800e4c2 <_malloc_r+0xea>
 800e43c:	6821      	ldr	r1, [r4, #0]
 800e43e:	1a6d      	subs	r5, r5, r1
 800e440:	4629      	mov	r1, r5
 800e442:	4630      	mov	r0, r6
 800e444:	f7ff ffa6 	bl	800e394 <sbrk_aligned>
 800e448:	3001      	adds	r0, #1
 800e44a:	d03a      	beq.n	800e4c2 <_malloc_r+0xea>
 800e44c:	6823      	ldr	r3, [r4, #0]
 800e44e:	442b      	add	r3, r5
 800e450:	6023      	str	r3, [r4, #0]
 800e452:	f8d8 3000 	ldr.w	r3, [r8]
 800e456:	685a      	ldr	r2, [r3, #4]
 800e458:	bb62      	cbnz	r2, 800e4b4 <_malloc_r+0xdc>
 800e45a:	f8c8 7000 	str.w	r7, [r8]
 800e45e:	e00f      	b.n	800e480 <_malloc_r+0xa8>
 800e460:	6822      	ldr	r2, [r4, #0]
 800e462:	1b52      	subs	r2, r2, r5
 800e464:	d420      	bmi.n	800e4a8 <_malloc_r+0xd0>
 800e466:	2a0b      	cmp	r2, #11
 800e468:	d917      	bls.n	800e49a <_malloc_r+0xc2>
 800e46a:	1961      	adds	r1, r4, r5
 800e46c:	42a3      	cmp	r3, r4
 800e46e:	6025      	str	r5, [r4, #0]
 800e470:	bf18      	it	ne
 800e472:	6059      	strne	r1, [r3, #4]
 800e474:	6863      	ldr	r3, [r4, #4]
 800e476:	bf08      	it	eq
 800e478:	f8c8 1000 	streq.w	r1, [r8]
 800e47c:	5162      	str	r2, [r4, r5]
 800e47e:	604b      	str	r3, [r1, #4]
 800e480:	4630      	mov	r0, r6
 800e482:	f000 f82f 	bl	800e4e4 <__malloc_unlock>
 800e486:	f104 000b 	add.w	r0, r4, #11
 800e48a:	1d23      	adds	r3, r4, #4
 800e48c:	f020 0007 	bic.w	r0, r0, #7
 800e490:	1ac2      	subs	r2, r0, r3
 800e492:	bf1c      	itt	ne
 800e494:	1a1b      	subne	r3, r3, r0
 800e496:	50a3      	strne	r3, [r4, r2]
 800e498:	e7af      	b.n	800e3fa <_malloc_r+0x22>
 800e49a:	6862      	ldr	r2, [r4, #4]
 800e49c:	42a3      	cmp	r3, r4
 800e49e:	bf0c      	ite	eq
 800e4a0:	f8c8 2000 	streq.w	r2, [r8]
 800e4a4:	605a      	strne	r2, [r3, #4]
 800e4a6:	e7eb      	b.n	800e480 <_malloc_r+0xa8>
 800e4a8:	4623      	mov	r3, r4
 800e4aa:	6864      	ldr	r4, [r4, #4]
 800e4ac:	e7ae      	b.n	800e40c <_malloc_r+0x34>
 800e4ae:	463c      	mov	r4, r7
 800e4b0:	687f      	ldr	r7, [r7, #4]
 800e4b2:	e7b6      	b.n	800e422 <_malloc_r+0x4a>
 800e4b4:	461a      	mov	r2, r3
 800e4b6:	685b      	ldr	r3, [r3, #4]
 800e4b8:	42a3      	cmp	r3, r4
 800e4ba:	d1fb      	bne.n	800e4b4 <_malloc_r+0xdc>
 800e4bc:	2300      	movs	r3, #0
 800e4be:	6053      	str	r3, [r2, #4]
 800e4c0:	e7de      	b.n	800e480 <_malloc_r+0xa8>
 800e4c2:	230c      	movs	r3, #12
 800e4c4:	6033      	str	r3, [r6, #0]
 800e4c6:	4630      	mov	r0, r6
 800e4c8:	f000 f80c 	bl	800e4e4 <__malloc_unlock>
 800e4cc:	e794      	b.n	800e3f8 <_malloc_r+0x20>
 800e4ce:	6005      	str	r5, [r0, #0]
 800e4d0:	e7d6      	b.n	800e480 <_malloc_r+0xa8>
 800e4d2:	bf00      	nop
 800e4d4:	2000606c 	.word	0x2000606c

0800e4d8 <__malloc_lock>:
 800e4d8:	4801      	ldr	r0, [pc, #4]	@ (800e4e0 <__malloc_lock+0x8>)
 800e4da:	f7ff b898 	b.w	800d60e <__retarget_lock_acquire_recursive>
 800e4de:	bf00      	nop
 800e4e0:	20006064 	.word	0x20006064

0800e4e4 <__malloc_unlock>:
 800e4e4:	4801      	ldr	r0, [pc, #4]	@ (800e4ec <__malloc_unlock+0x8>)
 800e4e6:	f7ff b893 	b.w	800d610 <__retarget_lock_release_recursive>
 800e4ea:	bf00      	nop
 800e4ec:	20006064 	.word	0x20006064

0800e4f0 <_Balloc>:
 800e4f0:	b570      	push	{r4, r5, r6, lr}
 800e4f2:	69c6      	ldr	r6, [r0, #28]
 800e4f4:	4604      	mov	r4, r0
 800e4f6:	460d      	mov	r5, r1
 800e4f8:	b976      	cbnz	r6, 800e518 <_Balloc+0x28>
 800e4fa:	2010      	movs	r0, #16
 800e4fc:	f7ff ff42 	bl	800e384 <malloc>
 800e500:	4602      	mov	r2, r0
 800e502:	61e0      	str	r0, [r4, #28]
 800e504:	b920      	cbnz	r0, 800e510 <_Balloc+0x20>
 800e506:	4b18      	ldr	r3, [pc, #96]	@ (800e568 <_Balloc+0x78>)
 800e508:	4818      	ldr	r0, [pc, #96]	@ (800e56c <_Balloc+0x7c>)
 800e50a:	216b      	movs	r1, #107	@ 0x6b
 800e50c:	f001 ff2c 	bl	8010368 <__assert_func>
 800e510:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e514:	6006      	str	r6, [r0, #0]
 800e516:	60c6      	str	r6, [r0, #12]
 800e518:	69e6      	ldr	r6, [r4, #28]
 800e51a:	68f3      	ldr	r3, [r6, #12]
 800e51c:	b183      	cbz	r3, 800e540 <_Balloc+0x50>
 800e51e:	69e3      	ldr	r3, [r4, #28]
 800e520:	68db      	ldr	r3, [r3, #12]
 800e522:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e526:	b9b8      	cbnz	r0, 800e558 <_Balloc+0x68>
 800e528:	2101      	movs	r1, #1
 800e52a:	fa01 f605 	lsl.w	r6, r1, r5
 800e52e:	1d72      	adds	r2, r6, #5
 800e530:	0092      	lsls	r2, r2, #2
 800e532:	4620      	mov	r0, r4
 800e534:	f001 ff36 	bl	80103a4 <_calloc_r>
 800e538:	b160      	cbz	r0, 800e554 <_Balloc+0x64>
 800e53a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e53e:	e00e      	b.n	800e55e <_Balloc+0x6e>
 800e540:	2221      	movs	r2, #33	@ 0x21
 800e542:	2104      	movs	r1, #4
 800e544:	4620      	mov	r0, r4
 800e546:	f001 ff2d 	bl	80103a4 <_calloc_r>
 800e54a:	69e3      	ldr	r3, [r4, #28]
 800e54c:	60f0      	str	r0, [r6, #12]
 800e54e:	68db      	ldr	r3, [r3, #12]
 800e550:	2b00      	cmp	r3, #0
 800e552:	d1e4      	bne.n	800e51e <_Balloc+0x2e>
 800e554:	2000      	movs	r0, #0
 800e556:	bd70      	pop	{r4, r5, r6, pc}
 800e558:	6802      	ldr	r2, [r0, #0]
 800e55a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e55e:	2300      	movs	r3, #0
 800e560:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e564:	e7f7      	b.n	800e556 <_Balloc+0x66>
 800e566:	bf00      	nop
 800e568:	08011af2 	.word	0x08011af2
 800e56c:	08011b72 	.word	0x08011b72

0800e570 <_Bfree>:
 800e570:	b570      	push	{r4, r5, r6, lr}
 800e572:	69c6      	ldr	r6, [r0, #28]
 800e574:	4605      	mov	r5, r0
 800e576:	460c      	mov	r4, r1
 800e578:	b976      	cbnz	r6, 800e598 <_Bfree+0x28>
 800e57a:	2010      	movs	r0, #16
 800e57c:	f7ff ff02 	bl	800e384 <malloc>
 800e580:	4602      	mov	r2, r0
 800e582:	61e8      	str	r0, [r5, #28]
 800e584:	b920      	cbnz	r0, 800e590 <_Bfree+0x20>
 800e586:	4b09      	ldr	r3, [pc, #36]	@ (800e5ac <_Bfree+0x3c>)
 800e588:	4809      	ldr	r0, [pc, #36]	@ (800e5b0 <_Bfree+0x40>)
 800e58a:	218f      	movs	r1, #143	@ 0x8f
 800e58c:	f001 feec 	bl	8010368 <__assert_func>
 800e590:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e594:	6006      	str	r6, [r0, #0]
 800e596:	60c6      	str	r6, [r0, #12]
 800e598:	b13c      	cbz	r4, 800e5aa <_Bfree+0x3a>
 800e59a:	69eb      	ldr	r3, [r5, #28]
 800e59c:	6862      	ldr	r2, [r4, #4]
 800e59e:	68db      	ldr	r3, [r3, #12]
 800e5a0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e5a4:	6021      	str	r1, [r4, #0]
 800e5a6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e5aa:	bd70      	pop	{r4, r5, r6, pc}
 800e5ac:	08011af2 	.word	0x08011af2
 800e5b0:	08011b72 	.word	0x08011b72

0800e5b4 <__multadd>:
 800e5b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e5b8:	690d      	ldr	r5, [r1, #16]
 800e5ba:	4607      	mov	r7, r0
 800e5bc:	460c      	mov	r4, r1
 800e5be:	461e      	mov	r6, r3
 800e5c0:	f101 0c14 	add.w	ip, r1, #20
 800e5c4:	2000      	movs	r0, #0
 800e5c6:	f8dc 3000 	ldr.w	r3, [ip]
 800e5ca:	b299      	uxth	r1, r3
 800e5cc:	fb02 6101 	mla	r1, r2, r1, r6
 800e5d0:	0c1e      	lsrs	r6, r3, #16
 800e5d2:	0c0b      	lsrs	r3, r1, #16
 800e5d4:	fb02 3306 	mla	r3, r2, r6, r3
 800e5d8:	b289      	uxth	r1, r1
 800e5da:	3001      	adds	r0, #1
 800e5dc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e5e0:	4285      	cmp	r5, r0
 800e5e2:	f84c 1b04 	str.w	r1, [ip], #4
 800e5e6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e5ea:	dcec      	bgt.n	800e5c6 <__multadd+0x12>
 800e5ec:	b30e      	cbz	r6, 800e632 <__multadd+0x7e>
 800e5ee:	68a3      	ldr	r3, [r4, #8]
 800e5f0:	42ab      	cmp	r3, r5
 800e5f2:	dc19      	bgt.n	800e628 <__multadd+0x74>
 800e5f4:	6861      	ldr	r1, [r4, #4]
 800e5f6:	4638      	mov	r0, r7
 800e5f8:	3101      	adds	r1, #1
 800e5fa:	f7ff ff79 	bl	800e4f0 <_Balloc>
 800e5fe:	4680      	mov	r8, r0
 800e600:	b928      	cbnz	r0, 800e60e <__multadd+0x5a>
 800e602:	4602      	mov	r2, r0
 800e604:	4b0c      	ldr	r3, [pc, #48]	@ (800e638 <__multadd+0x84>)
 800e606:	480d      	ldr	r0, [pc, #52]	@ (800e63c <__multadd+0x88>)
 800e608:	21ba      	movs	r1, #186	@ 0xba
 800e60a:	f001 fead 	bl	8010368 <__assert_func>
 800e60e:	6922      	ldr	r2, [r4, #16]
 800e610:	3202      	adds	r2, #2
 800e612:	f104 010c 	add.w	r1, r4, #12
 800e616:	0092      	lsls	r2, r2, #2
 800e618:	300c      	adds	r0, #12
 800e61a:	f7fe fffa 	bl	800d612 <memcpy>
 800e61e:	4621      	mov	r1, r4
 800e620:	4638      	mov	r0, r7
 800e622:	f7ff ffa5 	bl	800e570 <_Bfree>
 800e626:	4644      	mov	r4, r8
 800e628:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e62c:	3501      	adds	r5, #1
 800e62e:	615e      	str	r6, [r3, #20]
 800e630:	6125      	str	r5, [r4, #16]
 800e632:	4620      	mov	r0, r4
 800e634:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e638:	08011b61 	.word	0x08011b61
 800e63c:	08011b72 	.word	0x08011b72

0800e640 <__s2b>:
 800e640:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e644:	460c      	mov	r4, r1
 800e646:	4615      	mov	r5, r2
 800e648:	461f      	mov	r7, r3
 800e64a:	2209      	movs	r2, #9
 800e64c:	3308      	adds	r3, #8
 800e64e:	4606      	mov	r6, r0
 800e650:	fb93 f3f2 	sdiv	r3, r3, r2
 800e654:	2100      	movs	r1, #0
 800e656:	2201      	movs	r2, #1
 800e658:	429a      	cmp	r2, r3
 800e65a:	db09      	blt.n	800e670 <__s2b+0x30>
 800e65c:	4630      	mov	r0, r6
 800e65e:	f7ff ff47 	bl	800e4f0 <_Balloc>
 800e662:	b940      	cbnz	r0, 800e676 <__s2b+0x36>
 800e664:	4602      	mov	r2, r0
 800e666:	4b19      	ldr	r3, [pc, #100]	@ (800e6cc <__s2b+0x8c>)
 800e668:	4819      	ldr	r0, [pc, #100]	@ (800e6d0 <__s2b+0x90>)
 800e66a:	21d3      	movs	r1, #211	@ 0xd3
 800e66c:	f001 fe7c 	bl	8010368 <__assert_func>
 800e670:	0052      	lsls	r2, r2, #1
 800e672:	3101      	adds	r1, #1
 800e674:	e7f0      	b.n	800e658 <__s2b+0x18>
 800e676:	9b08      	ldr	r3, [sp, #32]
 800e678:	6143      	str	r3, [r0, #20]
 800e67a:	2d09      	cmp	r5, #9
 800e67c:	f04f 0301 	mov.w	r3, #1
 800e680:	6103      	str	r3, [r0, #16]
 800e682:	dd16      	ble.n	800e6b2 <__s2b+0x72>
 800e684:	f104 0909 	add.w	r9, r4, #9
 800e688:	46c8      	mov	r8, r9
 800e68a:	442c      	add	r4, r5
 800e68c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800e690:	4601      	mov	r1, r0
 800e692:	3b30      	subs	r3, #48	@ 0x30
 800e694:	220a      	movs	r2, #10
 800e696:	4630      	mov	r0, r6
 800e698:	f7ff ff8c 	bl	800e5b4 <__multadd>
 800e69c:	45a0      	cmp	r8, r4
 800e69e:	d1f5      	bne.n	800e68c <__s2b+0x4c>
 800e6a0:	f1a5 0408 	sub.w	r4, r5, #8
 800e6a4:	444c      	add	r4, r9
 800e6a6:	1b2d      	subs	r5, r5, r4
 800e6a8:	1963      	adds	r3, r4, r5
 800e6aa:	42bb      	cmp	r3, r7
 800e6ac:	db04      	blt.n	800e6b8 <__s2b+0x78>
 800e6ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e6b2:	340a      	adds	r4, #10
 800e6b4:	2509      	movs	r5, #9
 800e6b6:	e7f6      	b.n	800e6a6 <__s2b+0x66>
 800e6b8:	f814 3b01 	ldrb.w	r3, [r4], #1
 800e6bc:	4601      	mov	r1, r0
 800e6be:	3b30      	subs	r3, #48	@ 0x30
 800e6c0:	220a      	movs	r2, #10
 800e6c2:	4630      	mov	r0, r6
 800e6c4:	f7ff ff76 	bl	800e5b4 <__multadd>
 800e6c8:	e7ee      	b.n	800e6a8 <__s2b+0x68>
 800e6ca:	bf00      	nop
 800e6cc:	08011b61 	.word	0x08011b61
 800e6d0:	08011b72 	.word	0x08011b72

0800e6d4 <__hi0bits>:
 800e6d4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800e6d8:	4603      	mov	r3, r0
 800e6da:	bf36      	itet	cc
 800e6dc:	0403      	lslcc	r3, r0, #16
 800e6de:	2000      	movcs	r0, #0
 800e6e0:	2010      	movcc	r0, #16
 800e6e2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e6e6:	bf3c      	itt	cc
 800e6e8:	021b      	lslcc	r3, r3, #8
 800e6ea:	3008      	addcc	r0, #8
 800e6ec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e6f0:	bf3c      	itt	cc
 800e6f2:	011b      	lslcc	r3, r3, #4
 800e6f4:	3004      	addcc	r0, #4
 800e6f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e6fa:	bf3c      	itt	cc
 800e6fc:	009b      	lslcc	r3, r3, #2
 800e6fe:	3002      	addcc	r0, #2
 800e700:	2b00      	cmp	r3, #0
 800e702:	db05      	blt.n	800e710 <__hi0bits+0x3c>
 800e704:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800e708:	f100 0001 	add.w	r0, r0, #1
 800e70c:	bf08      	it	eq
 800e70e:	2020      	moveq	r0, #32
 800e710:	4770      	bx	lr

0800e712 <__lo0bits>:
 800e712:	6803      	ldr	r3, [r0, #0]
 800e714:	4602      	mov	r2, r0
 800e716:	f013 0007 	ands.w	r0, r3, #7
 800e71a:	d00b      	beq.n	800e734 <__lo0bits+0x22>
 800e71c:	07d9      	lsls	r1, r3, #31
 800e71e:	d421      	bmi.n	800e764 <__lo0bits+0x52>
 800e720:	0798      	lsls	r0, r3, #30
 800e722:	bf49      	itett	mi
 800e724:	085b      	lsrmi	r3, r3, #1
 800e726:	089b      	lsrpl	r3, r3, #2
 800e728:	2001      	movmi	r0, #1
 800e72a:	6013      	strmi	r3, [r2, #0]
 800e72c:	bf5c      	itt	pl
 800e72e:	6013      	strpl	r3, [r2, #0]
 800e730:	2002      	movpl	r0, #2
 800e732:	4770      	bx	lr
 800e734:	b299      	uxth	r1, r3
 800e736:	b909      	cbnz	r1, 800e73c <__lo0bits+0x2a>
 800e738:	0c1b      	lsrs	r3, r3, #16
 800e73a:	2010      	movs	r0, #16
 800e73c:	b2d9      	uxtb	r1, r3
 800e73e:	b909      	cbnz	r1, 800e744 <__lo0bits+0x32>
 800e740:	3008      	adds	r0, #8
 800e742:	0a1b      	lsrs	r3, r3, #8
 800e744:	0719      	lsls	r1, r3, #28
 800e746:	bf04      	itt	eq
 800e748:	091b      	lsreq	r3, r3, #4
 800e74a:	3004      	addeq	r0, #4
 800e74c:	0799      	lsls	r1, r3, #30
 800e74e:	bf04      	itt	eq
 800e750:	089b      	lsreq	r3, r3, #2
 800e752:	3002      	addeq	r0, #2
 800e754:	07d9      	lsls	r1, r3, #31
 800e756:	d403      	bmi.n	800e760 <__lo0bits+0x4e>
 800e758:	085b      	lsrs	r3, r3, #1
 800e75a:	f100 0001 	add.w	r0, r0, #1
 800e75e:	d003      	beq.n	800e768 <__lo0bits+0x56>
 800e760:	6013      	str	r3, [r2, #0]
 800e762:	4770      	bx	lr
 800e764:	2000      	movs	r0, #0
 800e766:	4770      	bx	lr
 800e768:	2020      	movs	r0, #32
 800e76a:	4770      	bx	lr

0800e76c <__i2b>:
 800e76c:	b510      	push	{r4, lr}
 800e76e:	460c      	mov	r4, r1
 800e770:	2101      	movs	r1, #1
 800e772:	f7ff febd 	bl	800e4f0 <_Balloc>
 800e776:	4602      	mov	r2, r0
 800e778:	b928      	cbnz	r0, 800e786 <__i2b+0x1a>
 800e77a:	4b05      	ldr	r3, [pc, #20]	@ (800e790 <__i2b+0x24>)
 800e77c:	4805      	ldr	r0, [pc, #20]	@ (800e794 <__i2b+0x28>)
 800e77e:	f240 1145 	movw	r1, #325	@ 0x145
 800e782:	f001 fdf1 	bl	8010368 <__assert_func>
 800e786:	2301      	movs	r3, #1
 800e788:	6144      	str	r4, [r0, #20]
 800e78a:	6103      	str	r3, [r0, #16]
 800e78c:	bd10      	pop	{r4, pc}
 800e78e:	bf00      	nop
 800e790:	08011b61 	.word	0x08011b61
 800e794:	08011b72 	.word	0x08011b72

0800e798 <__multiply>:
 800e798:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e79c:	4617      	mov	r7, r2
 800e79e:	690a      	ldr	r2, [r1, #16]
 800e7a0:	693b      	ldr	r3, [r7, #16]
 800e7a2:	429a      	cmp	r2, r3
 800e7a4:	bfa8      	it	ge
 800e7a6:	463b      	movge	r3, r7
 800e7a8:	4689      	mov	r9, r1
 800e7aa:	bfa4      	itt	ge
 800e7ac:	460f      	movge	r7, r1
 800e7ae:	4699      	movge	r9, r3
 800e7b0:	693d      	ldr	r5, [r7, #16]
 800e7b2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e7b6:	68bb      	ldr	r3, [r7, #8]
 800e7b8:	6879      	ldr	r1, [r7, #4]
 800e7ba:	eb05 060a 	add.w	r6, r5, sl
 800e7be:	42b3      	cmp	r3, r6
 800e7c0:	b085      	sub	sp, #20
 800e7c2:	bfb8      	it	lt
 800e7c4:	3101      	addlt	r1, #1
 800e7c6:	f7ff fe93 	bl	800e4f0 <_Balloc>
 800e7ca:	b930      	cbnz	r0, 800e7da <__multiply+0x42>
 800e7cc:	4602      	mov	r2, r0
 800e7ce:	4b41      	ldr	r3, [pc, #260]	@ (800e8d4 <__multiply+0x13c>)
 800e7d0:	4841      	ldr	r0, [pc, #260]	@ (800e8d8 <__multiply+0x140>)
 800e7d2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800e7d6:	f001 fdc7 	bl	8010368 <__assert_func>
 800e7da:	f100 0414 	add.w	r4, r0, #20
 800e7de:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800e7e2:	4623      	mov	r3, r4
 800e7e4:	2200      	movs	r2, #0
 800e7e6:	4573      	cmp	r3, lr
 800e7e8:	d320      	bcc.n	800e82c <__multiply+0x94>
 800e7ea:	f107 0814 	add.w	r8, r7, #20
 800e7ee:	f109 0114 	add.w	r1, r9, #20
 800e7f2:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800e7f6:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800e7fa:	9302      	str	r3, [sp, #8]
 800e7fc:	1beb      	subs	r3, r5, r7
 800e7fe:	3b15      	subs	r3, #21
 800e800:	f023 0303 	bic.w	r3, r3, #3
 800e804:	3304      	adds	r3, #4
 800e806:	3715      	adds	r7, #21
 800e808:	42bd      	cmp	r5, r7
 800e80a:	bf38      	it	cc
 800e80c:	2304      	movcc	r3, #4
 800e80e:	9301      	str	r3, [sp, #4]
 800e810:	9b02      	ldr	r3, [sp, #8]
 800e812:	9103      	str	r1, [sp, #12]
 800e814:	428b      	cmp	r3, r1
 800e816:	d80c      	bhi.n	800e832 <__multiply+0x9a>
 800e818:	2e00      	cmp	r6, #0
 800e81a:	dd03      	ble.n	800e824 <__multiply+0x8c>
 800e81c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800e820:	2b00      	cmp	r3, #0
 800e822:	d055      	beq.n	800e8d0 <__multiply+0x138>
 800e824:	6106      	str	r6, [r0, #16]
 800e826:	b005      	add	sp, #20
 800e828:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e82c:	f843 2b04 	str.w	r2, [r3], #4
 800e830:	e7d9      	b.n	800e7e6 <__multiply+0x4e>
 800e832:	f8b1 a000 	ldrh.w	sl, [r1]
 800e836:	f1ba 0f00 	cmp.w	sl, #0
 800e83a:	d01f      	beq.n	800e87c <__multiply+0xe4>
 800e83c:	46c4      	mov	ip, r8
 800e83e:	46a1      	mov	r9, r4
 800e840:	2700      	movs	r7, #0
 800e842:	f85c 2b04 	ldr.w	r2, [ip], #4
 800e846:	f8d9 3000 	ldr.w	r3, [r9]
 800e84a:	fa1f fb82 	uxth.w	fp, r2
 800e84e:	b29b      	uxth	r3, r3
 800e850:	fb0a 330b 	mla	r3, sl, fp, r3
 800e854:	443b      	add	r3, r7
 800e856:	f8d9 7000 	ldr.w	r7, [r9]
 800e85a:	0c12      	lsrs	r2, r2, #16
 800e85c:	0c3f      	lsrs	r7, r7, #16
 800e85e:	fb0a 7202 	mla	r2, sl, r2, r7
 800e862:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800e866:	b29b      	uxth	r3, r3
 800e868:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e86c:	4565      	cmp	r5, ip
 800e86e:	f849 3b04 	str.w	r3, [r9], #4
 800e872:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800e876:	d8e4      	bhi.n	800e842 <__multiply+0xaa>
 800e878:	9b01      	ldr	r3, [sp, #4]
 800e87a:	50e7      	str	r7, [r4, r3]
 800e87c:	9b03      	ldr	r3, [sp, #12]
 800e87e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800e882:	3104      	adds	r1, #4
 800e884:	f1b9 0f00 	cmp.w	r9, #0
 800e888:	d020      	beq.n	800e8cc <__multiply+0x134>
 800e88a:	6823      	ldr	r3, [r4, #0]
 800e88c:	4647      	mov	r7, r8
 800e88e:	46a4      	mov	ip, r4
 800e890:	f04f 0a00 	mov.w	sl, #0
 800e894:	f8b7 b000 	ldrh.w	fp, [r7]
 800e898:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800e89c:	fb09 220b 	mla	r2, r9, fp, r2
 800e8a0:	4452      	add	r2, sl
 800e8a2:	b29b      	uxth	r3, r3
 800e8a4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e8a8:	f84c 3b04 	str.w	r3, [ip], #4
 800e8ac:	f857 3b04 	ldr.w	r3, [r7], #4
 800e8b0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e8b4:	f8bc 3000 	ldrh.w	r3, [ip]
 800e8b8:	fb09 330a 	mla	r3, r9, sl, r3
 800e8bc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800e8c0:	42bd      	cmp	r5, r7
 800e8c2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e8c6:	d8e5      	bhi.n	800e894 <__multiply+0xfc>
 800e8c8:	9a01      	ldr	r2, [sp, #4]
 800e8ca:	50a3      	str	r3, [r4, r2]
 800e8cc:	3404      	adds	r4, #4
 800e8ce:	e79f      	b.n	800e810 <__multiply+0x78>
 800e8d0:	3e01      	subs	r6, #1
 800e8d2:	e7a1      	b.n	800e818 <__multiply+0x80>
 800e8d4:	08011b61 	.word	0x08011b61
 800e8d8:	08011b72 	.word	0x08011b72

0800e8dc <__pow5mult>:
 800e8dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e8e0:	4615      	mov	r5, r2
 800e8e2:	f012 0203 	ands.w	r2, r2, #3
 800e8e6:	4607      	mov	r7, r0
 800e8e8:	460e      	mov	r6, r1
 800e8ea:	d007      	beq.n	800e8fc <__pow5mult+0x20>
 800e8ec:	4c25      	ldr	r4, [pc, #148]	@ (800e984 <__pow5mult+0xa8>)
 800e8ee:	3a01      	subs	r2, #1
 800e8f0:	2300      	movs	r3, #0
 800e8f2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e8f6:	f7ff fe5d 	bl	800e5b4 <__multadd>
 800e8fa:	4606      	mov	r6, r0
 800e8fc:	10ad      	asrs	r5, r5, #2
 800e8fe:	d03d      	beq.n	800e97c <__pow5mult+0xa0>
 800e900:	69fc      	ldr	r4, [r7, #28]
 800e902:	b97c      	cbnz	r4, 800e924 <__pow5mult+0x48>
 800e904:	2010      	movs	r0, #16
 800e906:	f7ff fd3d 	bl	800e384 <malloc>
 800e90a:	4602      	mov	r2, r0
 800e90c:	61f8      	str	r0, [r7, #28]
 800e90e:	b928      	cbnz	r0, 800e91c <__pow5mult+0x40>
 800e910:	4b1d      	ldr	r3, [pc, #116]	@ (800e988 <__pow5mult+0xac>)
 800e912:	481e      	ldr	r0, [pc, #120]	@ (800e98c <__pow5mult+0xb0>)
 800e914:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800e918:	f001 fd26 	bl	8010368 <__assert_func>
 800e91c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e920:	6004      	str	r4, [r0, #0]
 800e922:	60c4      	str	r4, [r0, #12]
 800e924:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800e928:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e92c:	b94c      	cbnz	r4, 800e942 <__pow5mult+0x66>
 800e92e:	f240 2171 	movw	r1, #625	@ 0x271
 800e932:	4638      	mov	r0, r7
 800e934:	f7ff ff1a 	bl	800e76c <__i2b>
 800e938:	2300      	movs	r3, #0
 800e93a:	f8c8 0008 	str.w	r0, [r8, #8]
 800e93e:	4604      	mov	r4, r0
 800e940:	6003      	str	r3, [r0, #0]
 800e942:	f04f 0900 	mov.w	r9, #0
 800e946:	07eb      	lsls	r3, r5, #31
 800e948:	d50a      	bpl.n	800e960 <__pow5mult+0x84>
 800e94a:	4631      	mov	r1, r6
 800e94c:	4622      	mov	r2, r4
 800e94e:	4638      	mov	r0, r7
 800e950:	f7ff ff22 	bl	800e798 <__multiply>
 800e954:	4631      	mov	r1, r6
 800e956:	4680      	mov	r8, r0
 800e958:	4638      	mov	r0, r7
 800e95a:	f7ff fe09 	bl	800e570 <_Bfree>
 800e95e:	4646      	mov	r6, r8
 800e960:	106d      	asrs	r5, r5, #1
 800e962:	d00b      	beq.n	800e97c <__pow5mult+0xa0>
 800e964:	6820      	ldr	r0, [r4, #0]
 800e966:	b938      	cbnz	r0, 800e978 <__pow5mult+0x9c>
 800e968:	4622      	mov	r2, r4
 800e96a:	4621      	mov	r1, r4
 800e96c:	4638      	mov	r0, r7
 800e96e:	f7ff ff13 	bl	800e798 <__multiply>
 800e972:	6020      	str	r0, [r4, #0]
 800e974:	f8c0 9000 	str.w	r9, [r0]
 800e978:	4604      	mov	r4, r0
 800e97a:	e7e4      	b.n	800e946 <__pow5mult+0x6a>
 800e97c:	4630      	mov	r0, r6
 800e97e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e982:	bf00      	nop
 800e984:	08011c84 	.word	0x08011c84
 800e988:	08011af2 	.word	0x08011af2
 800e98c:	08011b72 	.word	0x08011b72

0800e990 <__lshift>:
 800e990:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e994:	460c      	mov	r4, r1
 800e996:	6849      	ldr	r1, [r1, #4]
 800e998:	6923      	ldr	r3, [r4, #16]
 800e99a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e99e:	68a3      	ldr	r3, [r4, #8]
 800e9a0:	4607      	mov	r7, r0
 800e9a2:	4691      	mov	r9, r2
 800e9a4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e9a8:	f108 0601 	add.w	r6, r8, #1
 800e9ac:	42b3      	cmp	r3, r6
 800e9ae:	db0b      	blt.n	800e9c8 <__lshift+0x38>
 800e9b0:	4638      	mov	r0, r7
 800e9b2:	f7ff fd9d 	bl	800e4f0 <_Balloc>
 800e9b6:	4605      	mov	r5, r0
 800e9b8:	b948      	cbnz	r0, 800e9ce <__lshift+0x3e>
 800e9ba:	4602      	mov	r2, r0
 800e9bc:	4b28      	ldr	r3, [pc, #160]	@ (800ea60 <__lshift+0xd0>)
 800e9be:	4829      	ldr	r0, [pc, #164]	@ (800ea64 <__lshift+0xd4>)
 800e9c0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800e9c4:	f001 fcd0 	bl	8010368 <__assert_func>
 800e9c8:	3101      	adds	r1, #1
 800e9ca:	005b      	lsls	r3, r3, #1
 800e9cc:	e7ee      	b.n	800e9ac <__lshift+0x1c>
 800e9ce:	2300      	movs	r3, #0
 800e9d0:	f100 0114 	add.w	r1, r0, #20
 800e9d4:	f100 0210 	add.w	r2, r0, #16
 800e9d8:	4618      	mov	r0, r3
 800e9da:	4553      	cmp	r3, sl
 800e9dc:	db33      	blt.n	800ea46 <__lshift+0xb6>
 800e9de:	6920      	ldr	r0, [r4, #16]
 800e9e0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e9e4:	f104 0314 	add.w	r3, r4, #20
 800e9e8:	f019 091f 	ands.w	r9, r9, #31
 800e9ec:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e9f0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e9f4:	d02b      	beq.n	800ea4e <__lshift+0xbe>
 800e9f6:	f1c9 0e20 	rsb	lr, r9, #32
 800e9fa:	468a      	mov	sl, r1
 800e9fc:	2200      	movs	r2, #0
 800e9fe:	6818      	ldr	r0, [r3, #0]
 800ea00:	fa00 f009 	lsl.w	r0, r0, r9
 800ea04:	4310      	orrs	r0, r2
 800ea06:	f84a 0b04 	str.w	r0, [sl], #4
 800ea0a:	f853 2b04 	ldr.w	r2, [r3], #4
 800ea0e:	459c      	cmp	ip, r3
 800ea10:	fa22 f20e 	lsr.w	r2, r2, lr
 800ea14:	d8f3      	bhi.n	800e9fe <__lshift+0x6e>
 800ea16:	ebac 0304 	sub.w	r3, ip, r4
 800ea1a:	3b15      	subs	r3, #21
 800ea1c:	f023 0303 	bic.w	r3, r3, #3
 800ea20:	3304      	adds	r3, #4
 800ea22:	f104 0015 	add.w	r0, r4, #21
 800ea26:	4560      	cmp	r0, ip
 800ea28:	bf88      	it	hi
 800ea2a:	2304      	movhi	r3, #4
 800ea2c:	50ca      	str	r2, [r1, r3]
 800ea2e:	b10a      	cbz	r2, 800ea34 <__lshift+0xa4>
 800ea30:	f108 0602 	add.w	r6, r8, #2
 800ea34:	3e01      	subs	r6, #1
 800ea36:	4638      	mov	r0, r7
 800ea38:	612e      	str	r6, [r5, #16]
 800ea3a:	4621      	mov	r1, r4
 800ea3c:	f7ff fd98 	bl	800e570 <_Bfree>
 800ea40:	4628      	mov	r0, r5
 800ea42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ea46:	f842 0f04 	str.w	r0, [r2, #4]!
 800ea4a:	3301      	adds	r3, #1
 800ea4c:	e7c5      	b.n	800e9da <__lshift+0x4a>
 800ea4e:	3904      	subs	r1, #4
 800ea50:	f853 2b04 	ldr.w	r2, [r3], #4
 800ea54:	f841 2f04 	str.w	r2, [r1, #4]!
 800ea58:	459c      	cmp	ip, r3
 800ea5a:	d8f9      	bhi.n	800ea50 <__lshift+0xc0>
 800ea5c:	e7ea      	b.n	800ea34 <__lshift+0xa4>
 800ea5e:	bf00      	nop
 800ea60:	08011b61 	.word	0x08011b61
 800ea64:	08011b72 	.word	0x08011b72

0800ea68 <__mcmp>:
 800ea68:	690a      	ldr	r2, [r1, #16]
 800ea6a:	4603      	mov	r3, r0
 800ea6c:	6900      	ldr	r0, [r0, #16]
 800ea6e:	1a80      	subs	r0, r0, r2
 800ea70:	b530      	push	{r4, r5, lr}
 800ea72:	d10e      	bne.n	800ea92 <__mcmp+0x2a>
 800ea74:	3314      	adds	r3, #20
 800ea76:	3114      	adds	r1, #20
 800ea78:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800ea7c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800ea80:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ea84:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ea88:	4295      	cmp	r5, r2
 800ea8a:	d003      	beq.n	800ea94 <__mcmp+0x2c>
 800ea8c:	d205      	bcs.n	800ea9a <__mcmp+0x32>
 800ea8e:	f04f 30ff 	mov.w	r0, #4294967295
 800ea92:	bd30      	pop	{r4, r5, pc}
 800ea94:	42a3      	cmp	r3, r4
 800ea96:	d3f3      	bcc.n	800ea80 <__mcmp+0x18>
 800ea98:	e7fb      	b.n	800ea92 <__mcmp+0x2a>
 800ea9a:	2001      	movs	r0, #1
 800ea9c:	e7f9      	b.n	800ea92 <__mcmp+0x2a>
	...

0800eaa0 <__mdiff>:
 800eaa0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eaa4:	4689      	mov	r9, r1
 800eaa6:	4606      	mov	r6, r0
 800eaa8:	4611      	mov	r1, r2
 800eaaa:	4648      	mov	r0, r9
 800eaac:	4614      	mov	r4, r2
 800eaae:	f7ff ffdb 	bl	800ea68 <__mcmp>
 800eab2:	1e05      	subs	r5, r0, #0
 800eab4:	d112      	bne.n	800eadc <__mdiff+0x3c>
 800eab6:	4629      	mov	r1, r5
 800eab8:	4630      	mov	r0, r6
 800eaba:	f7ff fd19 	bl	800e4f0 <_Balloc>
 800eabe:	4602      	mov	r2, r0
 800eac0:	b928      	cbnz	r0, 800eace <__mdiff+0x2e>
 800eac2:	4b3f      	ldr	r3, [pc, #252]	@ (800ebc0 <__mdiff+0x120>)
 800eac4:	f240 2137 	movw	r1, #567	@ 0x237
 800eac8:	483e      	ldr	r0, [pc, #248]	@ (800ebc4 <__mdiff+0x124>)
 800eaca:	f001 fc4d 	bl	8010368 <__assert_func>
 800eace:	2301      	movs	r3, #1
 800ead0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ead4:	4610      	mov	r0, r2
 800ead6:	b003      	add	sp, #12
 800ead8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eadc:	bfbc      	itt	lt
 800eade:	464b      	movlt	r3, r9
 800eae0:	46a1      	movlt	r9, r4
 800eae2:	4630      	mov	r0, r6
 800eae4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800eae8:	bfba      	itte	lt
 800eaea:	461c      	movlt	r4, r3
 800eaec:	2501      	movlt	r5, #1
 800eaee:	2500      	movge	r5, #0
 800eaf0:	f7ff fcfe 	bl	800e4f0 <_Balloc>
 800eaf4:	4602      	mov	r2, r0
 800eaf6:	b918      	cbnz	r0, 800eb00 <__mdiff+0x60>
 800eaf8:	4b31      	ldr	r3, [pc, #196]	@ (800ebc0 <__mdiff+0x120>)
 800eafa:	f240 2145 	movw	r1, #581	@ 0x245
 800eafe:	e7e3      	b.n	800eac8 <__mdiff+0x28>
 800eb00:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800eb04:	6926      	ldr	r6, [r4, #16]
 800eb06:	60c5      	str	r5, [r0, #12]
 800eb08:	f109 0310 	add.w	r3, r9, #16
 800eb0c:	f109 0514 	add.w	r5, r9, #20
 800eb10:	f104 0e14 	add.w	lr, r4, #20
 800eb14:	f100 0b14 	add.w	fp, r0, #20
 800eb18:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800eb1c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800eb20:	9301      	str	r3, [sp, #4]
 800eb22:	46d9      	mov	r9, fp
 800eb24:	f04f 0c00 	mov.w	ip, #0
 800eb28:	9b01      	ldr	r3, [sp, #4]
 800eb2a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800eb2e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800eb32:	9301      	str	r3, [sp, #4]
 800eb34:	fa1f f38a 	uxth.w	r3, sl
 800eb38:	4619      	mov	r1, r3
 800eb3a:	b283      	uxth	r3, r0
 800eb3c:	1acb      	subs	r3, r1, r3
 800eb3e:	0c00      	lsrs	r0, r0, #16
 800eb40:	4463      	add	r3, ip
 800eb42:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800eb46:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800eb4a:	b29b      	uxth	r3, r3
 800eb4c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800eb50:	4576      	cmp	r6, lr
 800eb52:	f849 3b04 	str.w	r3, [r9], #4
 800eb56:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800eb5a:	d8e5      	bhi.n	800eb28 <__mdiff+0x88>
 800eb5c:	1b33      	subs	r3, r6, r4
 800eb5e:	3b15      	subs	r3, #21
 800eb60:	f023 0303 	bic.w	r3, r3, #3
 800eb64:	3415      	adds	r4, #21
 800eb66:	3304      	adds	r3, #4
 800eb68:	42a6      	cmp	r6, r4
 800eb6a:	bf38      	it	cc
 800eb6c:	2304      	movcc	r3, #4
 800eb6e:	441d      	add	r5, r3
 800eb70:	445b      	add	r3, fp
 800eb72:	461e      	mov	r6, r3
 800eb74:	462c      	mov	r4, r5
 800eb76:	4544      	cmp	r4, r8
 800eb78:	d30e      	bcc.n	800eb98 <__mdiff+0xf8>
 800eb7a:	f108 0103 	add.w	r1, r8, #3
 800eb7e:	1b49      	subs	r1, r1, r5
 800eb80:	f021 0103 	bic.w	r1, r1, #3
 800eb84:	3d03      	subs	r5, #3
 800eb86:	45a8      	cmp	r8, r5
 800eb88:	bf38      	it	cc
 800eb8a:	2100      	movcc	r1, #0
 800eb8c:	440b      	add	r3, r1
 800eb8e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800eb92:	b191      	cbz	r1, 800ebba <__mdiff+0x11a>
 800eb94:	6117      	str	r7, [r2, #16]
 800eb96:	e79d      	b.n	800ead4 <__mdiff+0x34>
 800eb98:	f854 1b04 	ldr.w	r1, [r4], #4
 800eb9c:	46e6      	mov	lr, ip
 800eb9e:	0c08      	lsrs	r0, r1, #16
 800eba0:	fa1c fc81 	uxtah	ip, ip, r1
 800eba4:	4471      	add	r1, lr
 800eba6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800ebaa:	b289      	uxth	r1, r1
 800ebac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800ebb0:	f846 1b04 	str.w	r1, [r6], #4
 800ebb4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ebb8:	e7dd      	b.n	800eb76 <__mdiff+0xd6>
 800ebba:	3f01      	subs	r7, #1
 800ebbc:	e7e7      	b.n	800eb8e <__mdiff+0xee>
 800ebbe:	bf00      	nop
 800ebc0:	08011b61 	.word	0x08011b61
 800ebc4:	08011b72 	.word	0x08011b72

0800ebc8 <__ulp>:
 800ebc8:	b082      	sub	sp, #8
 800ebca:	ed8d 0b00 	vstr	d0, [sp]
 800ebce:	9a01      	ldr	r2, [sp, #4]
 800ebd0:	4b0f      	ldr	r3, [pc, #60]	@ (800ec10 <__ulp+0x48>)
 800ebd2:	4013      	ands	r3, r2
 800ebd4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800ebd8:	2b00      	cmp	r3, #0
 800ebda:	dc08      	bgt.n	800ebee <__ulp+0x26>
 800ebdc:	425b      	negs	r3, r3
 800ebde:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800ebe2:	ea4f 5223 	mov.w	r2, r3, asr #20
 800ebe6:	da04      	bge.n	800ebf2 <__ulp+0x2a>
 800ebe8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800ebec:	4113      	asrs	r3, r2
 800ebee:	2200      	movs	r2, #0
 800ebf0:	e008      	b.n	800ec04 <__ulp+0x3c>
 800ebf2:	f1a2 0314 	sub.w	r3, r2, #20
 800ebf6:	2b1e      	cmp	r3, #30
 800ebf8:	bfda      	itte	le
 800ebfa:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800ebfe:	40da      	lsrle	r2, r3
 800ec00:	2201      	movgt	r2, #1
 800ec02:	2300      	movs	r3, #0
 800ec04:	4619      	mov	r1, r3
 800ec06:	4610      	mov	r0, r2
 800ec08:	ec41 0b10 	vmov	d0, r0, r1
 800ec0c:	b002      	add	sp, #8
 800ec0e:	4770      	bx	lr
 800ec10:	7ff00000 	.word	0x7ff00000

0800ec14 <__b2d>:
 800ec14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ec18:	6906      	ldr	r6, [r0, #16]
 800ec1a:	f100 0814 	add.w	r8, r0, #20
 800ec1e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800ec22:	1f37      	subs	r7, r6, #4
 800ec24:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800ec28:	4610      	mov	r0, r2
 800ec2a:	f7ff fd53 	bl	800e6d4 <__hi0bits>
 800ec2e:	f1c0 0320 	rsb	r3, r0, #32
 800ec32:	280a      	cmp	r0, #10
 800ec34:	600b      	str	r3, [r1, #0]
 800ec36:	491b      	ldr	r1, [pc, #108]	@ (800eca4 <__b2d+0x90>)
 800ec38:	dc15      	bgt.n	800ec66 <__b2d+0x52>
 800ec3a:	f1c0 0c0b 	rsb	ip, r0, #11
 800ec3e:	fa22 f30c 	lsr.w	r3, r2, ip
 800ec42:	45b8      	cmp	r8, r7
 800ec44:	ea43 0501 	orr.w	r5, r3, r1
 800ec48:	bf34      	ite	cc
 800ec4a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ec4e:	2300      	movcs	r3, #0
 800ec50:	3015      	adds	r0, #21
 800ec52:	fa02 f000 	lsl.w	r0, r2, r0
 800ec56:	fa23 f30c 	lsr.w	r3, r3, ip
 800ec5a:	4303      	orrs	r3, r0
 800ec5c:	461c      	mov	r4, r3
 800ec5e:	ec45 4b10 	vmov	d0, r4, r5
 800ec62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ec66:	45b8      	cmp	r8, r7
 800ec68:	bf3a      	itte	cc
 800ec6a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ec6e:	f1a6 0708 	subcc.w	r7, r6, #8
 800ec72:	2300      	movcs	r3, #0
 800ec74:	380b      	subs	r0, #11
 800ec76:	d012      	beq.n	800ec9e <__b2d+0x8a>
 800ec78:	f1c0 0120 	rsb	r1, r0, #32
 800ec7c:	fa23 f401 	lsr.w	r4, r3, r1
 800ec80:	4082      	lsls	r2, r0
 800ec82:	4322      	orrs	r2, r4
 800ec84:	4547      	cmp	r7, r8
 800ec86:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800ec8a:	bf8c      	ite	hi
 800ec8c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800ec90:	2200      	movls	r2, #0
 800ec92:	4083      	lsls	r3, r0
 800ec94:	40ca      	lsrs	r2, r1
 800ec96:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800ec9a:	4313      	orrs	r3, r2
 800ec9c:	e7de      	b.n	800ec5c <__b2d+0x48>
 800ec9e:	ea42 0501 	orr.w	r5, r2, r1
 800eca2:	e7db      	b.n	800ec5c <__b2d+0x48>
 800eca4:	3ff00000 	.word	0x3ff00000

0800eca8 <__d2b>:
 800eca8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ecac:	460f      	mov	r7, r1
 800ecae:	2101      	movs	r1, #1
 800ecb0:	ec59 8b10 	vmov	r8, r9, d0
 800ecb4:	4616      	mov	r6, r2
 800ecb6:	f7ff fc1b 	bl	800e4f0 <_Balloc>
 800ecba:	4604      	mov	r4, r0
 800ecbc:	b930      	cbnz	r0, 800eccc <__d2b+0x24>
 800ecbe:	4602      	mov	r2, r0
 800ecc0:	4b23      	ldr	r3, [pc, #140]	@ (800ed50 <__d2b+0xa8>)
 800ecc2:	4824      	ldr	r0, [pc, #144]	@ (800ed54 <__d2b+0xac>)
 800ecc4:	f240 310f 	movw	r1, #783	@ 0x30f
 800ecc8:	f001 fb4e 	bl	8010368 <__assert_func>
 800eccc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ecd0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ecd4:	b10d      	cbz	r5, 800ecda <__d2b+0x32>
 800ecd6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ecda:	9301      	str	r3, [sp, #4]
 800ecdc:	f1b8 0300 	subs.w	r3, r8, #0
 800ece0:	d023      	beq.n	800ed2a <__d2b+0x82>
 800ece2:	4668      	mov	r0, sp
 800ece4:	9300      	str	r3, [sp, #0]
 800ece6:	f7ff fd14 	bl	800e712 <__lo0bits>
 800ecea:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ecee:	b1d0      	cbz	r0, 800ed26 <__d2b+0x7e>
 800ecf0:	f1c0 0320 	rsb	r3, r0, #32
 800ecf4:	fa02 f303 	lsl.w	r3, r2, r3
 800ecf8:	430b      	orrs	r3, r1
 800ecfa:	40c2      	lsrs	r2, r0
 800ecfc:	6163      	str	r3, [r4, #20]
 800ecfe:	9201      	str	r2, [sp, #4]
 800ed00:	9b01      	ldr	r3, [sp, #4]
 800ed02:	61a3      	str	r3, [r4, #24]
 800ed04:	2b00      	cmp	r3, #0
 800ed06:	bf0c      	ite	eq
 800ed08:	2201      	moveq	r2, #1
 800ed0a:	2202      	movne	r2, #2
 800ed0c:	6122      	str	r2, [r4, #16]
 800ed0e:	b1a5      	cbz	r5, 800ed3a <__d2b+0x92>
 800ed10:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800ed14:	4405      	add	r5, r0
 800ed16:	603d      	str	r5, [r7, #0]
 800ed18:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800ed1c:	6030      	str	r0, [r6, #0]
 800ed1e:	4620      	mov	r0, r4
 800ed20:	b003      	add	sp, #12
 800ed22:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ed26:	6161      	str	r1, [r4, #20]
 800ed28:	e7ea      	b.n	800ed00 <__d2b+0x58>
 800ed2a:	a801      	add	r0, sp, #4
 800ed2c:	f7ff fcf1 	bl	800e712 <__lo0bits>
 800ed30:	9b01      	ldr	r3, [sp, #4]
 800ed32:	6163      	str	r3, [r4, #20]
 800ed34:	3020      	adds	r0, #32
 800ed36:	2201      	movs	r2, #1
 800ed38:	e7e8      	b.n	800ed0c <__d2b+0x64>
 800ed3a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ed3e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800ed42:	6038      	str	r0, [r7, #0]
 800ed44:	6918      	ldr	r0, [r3, #16]
 800ed46:	f7ff fcc5 	bl	800e6d4 <__hi0bits>
 800ed4a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ed4e:	e7e5      	b.n	800ed1c <__d2b+0x74>
 800ed50:	08011b61 	.word	0x08011b61
 800ed54:	08011b72 	.word	0x08011b72

0800ed58 <__ratio>:
 800ed58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed5c:	b085      	sub	sp, #20
 800ed5e:	e9cd 1000 	strd	r1, r0, [sp]
 800ed62:	a902      	add	r1, sp, #8
 800ed64:	f7ff ff56 	bl	800ec14 <__b2d>
 800ed68:	9800      	ldr	r0, [sp, #0]
 800ed6a:	a903      	add	r1, sp, #12
 800ed6c:	ec55 4b10 	vmov	r4, r5, d0
 800ed70:	f7ff ff50 	bl	800ec14 <__b2d>
 800ed74:	9b01      	ldr	r3, [sp, #4]
 800ed76:	6919      	ldr	r1, [r3, #16]
 800ed78:	9b00      	ldr	r3, [sp, #0]
 800ed7a:	691b      	ldr	r3, [r3, #16]
 800ed7c:	1ac9      	subs	r1, r1, r3
 800ed7e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800ed82:	1a9b      	subs	r3, r3, r2
 800ed84:	ec5b ab10 	vmov	sl, fp, d0
 800ed88:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800ed8c:	2b00      	cmp	r3, #0
 800ed8e:	bfce      	itee	gt
 800ed90:	462a      	movgt	r2, r5
 800ed92:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800ed96:	465a      	movle	r2, fp
 800ed98:	462f      	mov	r7, r5
 800ed9a:	46d9      	mov	r9, fp
 800ed9c:	bfcc      	ite	gt
 800ed9e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800eda2:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800eda6:	464b      	mov	r3, r9
 800eda8:	4652      	mov	r2, sl
 800edaa:	4620      	mov	r0, r4
 800edac:	4639      	mov	r1, r7
 800edae:	f7f1 fd75 	bl	800089c <__aeabi_ddiv>
 800edb2:	ec41 0b10 	vmov	d0, r0, r1
 800edb6:	b005      	add	sp, #20
 800edb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800edbc <__copybits>:
 800edbc:	3901      	subs	r1, #1
 800edbe:	b570      	push	{r4, r5, r6, lr}
 800edc0:	1149      	asrs	r1, r1, #5
 800edc2:	6914      	ldr	r4, [r2, #16]
 800edc4:	3101      	adds	r1, #1
 800edc6:	f102 0314 	add.w	r3, r2, #20
 800edca:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800edce:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800edd2:	1f05      	subs	r5, r0, #4
 800edd4:	42a3      	cmp	r3, r4
 800edd6:	d30c      	bcc.n	800edf2 <__copybits+0x36>
 800edd8:	1aa3      	subs	r3, r4, r2
 800edda:	3b11      	subs	r3, #17
 800eddc:	f023 0303 	bic.w	r3, r3, #3
 800ede0:	3211      	adds	r2, #17
 800ede2:	42a2      	cmp	r2, r4
 800ede4:	bf88      	it	hi
 800ede6:	2300      	movhi	r3, #0
 800ede8:	4418      	add	r0, r3
 800edea:	2300      	movs	r3, #0
 800edec:	4288      	cmp	r0, r1
 800edee:	d305      	bcc.n	800edfc <__copybits+0x40>
 800edf0:	bd70      	pop	{r4, r5, r6, pc}
 800edf2:	f853 6b04 	ldr.w	r6, [r3], #4
 800edf6:	f845 6f04 	str.w	r6, [r5, #4]!
 800edfa:	e7eb      	b.n	800edd4 <__copybits+0x18>
 800edfc:	f840 3b04 	str.w	r3, [r0], #4
 800ee00:	e7f4      	b.n	800edec <__copybits+0x30>

0800ee02 <__any_on>:
 800ee02:	f100 0214 	add.w	r2, r0, #20
 800ee06:	6900      	ldr	r0, [r0, #16]
 800ee08:	114b      	asrs	r3, r1, #5
 800ee0a:	4298      	cmp	r0, r3
 800ee0c:	b510      	push	{r4, lr}
 800ee0e:	db11      	blt.n	800ee34 <__any_on+0x32>
 800ee10:	dd0a      	ble.n	800ee28 <__any_on+0x26>
 800ee12:	f011 011f 	ands.w	r1, r1, #31
 800ee16:	d007      	beq.n	800ee28 <__any_on+0x26>
 800ee18:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800ee1c:	fa24 f001 	lsr.w	r0, r4, r1
 800ee20:	fa00 f101 	lsl.w	r1, r0, r1
 800ee24:	428c      	cmp	r4, r1
 800ee26:	d10b      	bne.n	800ee40 <__any_on+0x3e>
 800ee28:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ee2c:	4293      	cmp	r3, r2
 800ee2e:	d803      	bhi.n	800ee38 <__any_on+0x36>
 800ee30:	2000      	movs	r0, #0
 800ee32:	bd10      	pop	{r4, pc}
 800ee34:	4603      	mov	r3, r0
 800ee36:	e7f7      	b.n	800ee28 <__any_on+0x26>
 800ee38:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ee3c:	2900      	cmp	r1, #0
 800ee3e:	d0f5      	beq.n	800ee2c <__any_on+0x2a>
 800ee40:	2001      	movs	r0, #1
 800ee42:	e7f6      	b.n	800ee32 <__any_on+0x30>

0800ee44 <sulp>:
 800ee44:	b570      	push	{r4, r5, r6, lr}
 800ee46:	4604      	mov	r4, r0
 800ee48:	460d      	mov	r5, r1
 800ee4a:	ec45 4b10 	vmov	d0, r4, r5
 800ee4e:	4616      	mov	r6, r2
 800ee50:	f7ff feba 	bl	800ebc8 <__ulp>
 800ee54:	ec51 0b10 	vmov	r0, r1, d0
 800ee58:	b17e      	cbz	r6, 800ee7a <sulp+0x36>
 800ee5a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800ee5e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800ee62:	2b00      	cmp	r3, #0
 800ee64:	dd09      	ble.n	800ee7a <sulp+0x36>
 800ee66:	051b      	lsls	r3, r3, #20
 800ee68:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800ee6c:	2400      	movs	r4, #0
 800ee6e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800ee72:	4622      	mov	r2, r4
 800ee74:	462b      	mov	r3, r5
 800ee76:	f7f1 fbe7 	bl	8000648 <__aeabi_dmul>
 800ee7a:	ec41 0b10 	vmov	d0, r0, r1
 800ee7e:	bd70      	pop	{r4, r5, r6, pc}

0800ee80 <_strtod_l>:
 800ee80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee84:	b09f      	sub	sp, #124	@ 0x7c
 800ee86:	460c      	mov	r4, r1
 800ee88:	9217      	str	r2, [sp, #92]	@ 0x5c
 800ee8a:	2200      	movs	r2, #0
 800ee8c:	921a      	str	r2, [sp, #104]	@ 0x68
 800ee8e:	9005      	str	r0, [sp, #20]
 800ee90:	f04f 0a00 	mov.w	sl, #0
 800ee94:	f04f 0b00 	mov.w	fp, #0
 800ee98:	460a      	mov	r2, r1
 800ee9a:	9219      	str	r2, [sp, #100]	@ 0x64
 800ee9c:	7811      	ldrb	r1, [r2, #0]
 800ee9e:	292b      	cmp	r1, #43	@ 0x2b
 800eea0:	d04a      	beq.n	800ef38 <_strtod_l+0xb8>
 800eea2:	d838      	bhi.n	800ef16 <_strtod_l+0x96>
 800eea4:	290d      	cmp	r1, #13
 800eea6:	d832      	bhi.n	800ef0e <_strtod_l+0x8e>
 800eea8:	2908      	cmp	r1, #8
 800eeaa:	d832      	bhi.n	800ef12 <_strtod_l+0x92>
 800eeac:	2900      	cmp	r1, #0
 800eeae:	d03b      	beq.n	800ef28 <_strtod_l+0xa8>
 800eeb0:	2200      	movs	r2, #0
 800eeb2:	920e      	str	r2, [sp, #56]	@ 0x38
 800eeb4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800eeb6:	782a      	ldrb	r2, [r5, #0]
 800eeb8:	2a30      	cmp	r2, #48	@ 0x30
 800eeba:	f040 80b2 	bne.w	800f022 <_strtod_l+0x1a2>
 800eebe:	786a      	ldrb	r2, [r5, #1]
 800eec0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800eec4:	2a58      	cmp	r2, #88	@ 0x58
 800eec6:	d16e      	bne.n	800efa6 <_strtod_l+0x126>
 800eec8:	9302      	str	r3, [sp, #8]
 800eeca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800eecc:	9301      	str	r3, [sp, #4]
 800eece:	ab1a      	add	r3, sp, #104	@ 0x68
 800eed0:	9300      	str	r3, [sp, #0]
 800eed2:	4a8f      	ldr	r2, [pc, #572]	@ (800f110 <_strtod_l+0x290>)
 800eed4:	9805      	ldr	r0, [sp, #20]
 800eed6:	ab1b      	add	r3, sp, #108	@ 0x6c
 800eed8:	a919      	add	r1, sp, #100	@ 0x64
 800eeda:	f001 fadf 	bl	801049c <__gethex>
 800eede:	f010 060f 	ands.w	r6, r0, #15
 800eee2:	4604      	mov	r4, r0
 800eee4:	d005      	beq.n	800eef2 <_strtod_l+0x72>
 800eee6:	2e06      	cmp	r6, #6
 800eee8:	d128      	bne.n	800ef3c <_strtod_l+0xbc>
 800eeea:	3501      	adds	r5, #1
 800eeec:	2300      	movs	r3, #0
 800eeee:	9519      	str	r5, [sp, #100]	@ 0x64
 800eef0:	930e      	str	r3, [sp, #56]	@ 0x38
 800eef2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800eef4:	2b00      	cmp	r3, #0
 800eef6:	f040 858e 	bne.w	800fa16 <_strtod_l+0xb96>
 800eefa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800eefc:	b1cb      	cbz	r3, 800ef32 <_strtod_l+0xb2>
 800eefe:	4652      	mov	r2, sl
 800ef00:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800ef04:	ec43 2b10 	vmov	d0, r2, r3
 800ef08:	b01f      	add	sp, #124	@ 0x7c
 800ef0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ef0e:	2920      	cmp	r1, #32
 800ef10:	d1ce      	bne.n	800eeb0 <_strtod_l+0x30>
 800ef12:	3201      	adds	r2, #1
 800ef14:	e7c1      	b.n	800ee9a <_strtod_l+0x1a>
 800ef16:	292d      	cmp	r1, #45	@ 0x2d
 800ef18:	d1ca      	bne.n	800eeb0 <_strtod_l+0x30>
 800ef1a:	2101      	movs	r1, #1
 800ef1c:	910e      	str	r1, [sp, #56]	@ 0x38
 800ef1e:	1c51      	adds	r1, r2, #1
 800ef20:	9119      	str	r1, [sp, #100]	@ 0x64
 800ef22:	7852      	ldrb	r2, [r2, #1]
 800ef24:	2a00      	cmp	r2, #0
 800ef26:	d1c5      	bne.n	800eeb4 <_strtod_l+0x34>
 800ef28:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800ef2a:	9419      	str	r4, [sp, #100]	@ 0x64
 800ef2c:	2b00      	cmp	r3, #0
 800ef2e:	f040 8570 	bne.w	800fa12 <_strtod_l+0xb92>
 800ef32:	4652      	mov	r2, sl
 800ef34:	465b      	mov	r3, fp
 800ef36:	e7e5      	b.n	800ef04 <_strtod_l+0x84>
 800ef38:	2100      	movs	r1, #0
 800ef3a:	e7ef      	b.n	800ef1c <_strtod_l+0x9c>
 800ef3c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800ef3e:	b13a      	cbz	r2, 800ef50 <_strtod_l+0xd0>
 800ef40:	2135      	movs	r1, #53	@ 0x35
 800ef42:	a81c      	add	r0, sp, #112	@ 0x70
 800ef44:	f7ff ff3a 	bl	800edbc <__copybits>
 800ef48:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ef4a:	9805      	ldr	r0, [sp, #20]
 800ef4c:	f7ff fb10 	bl	800e570 <_Bfree>
 800ef50:	3e01      	subs	r6, #1
 800ef52:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800ef54:	2e04      	cmp	r6, #4
 800ef56:	d806      	bhi.n	800ef66 <_strtod_l+0xe6>
 800ef58:	e8df f006 	tbb	[pc, r6]
 800ef5c:	201d0314 	.word	0x201d0314
 800ef60:	14          	.byte	0x14
 800ef61:	00          	.byte	0x00
 800ef62:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800ef66:	05e1      	lsls	r1, r4, #23
 800ef68:	bf48      	it	mi
 800ef6a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800ef6e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ef72:	0d1b      	lsrs	r3, r3, #20
 800ef74:	051b      	lsls	r3, r3, #20
 800ef76:	2b00      	cmp	r3, #0
 800ef78:	d1bb      	bne.n	800eef2 <_strtod_l+0x72>
 800ef7a:	f7fe fb1d 	bl	800d5b8 <__errno>
 800ef7e:	2322      	movs	r3, #34	@ 0x22
 800ef80:	6003      	str	r3, [r0, #0]
 800ef82:	e7b6      	b.n	800eef2 <_strtod_l+0x72>
 800ef84:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800ef88:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800ef8c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800ef90:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800ef94:	e7e7      	b.n	800ef66 <_strtod_l+0xe6>
 800ef96:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800f118 <_strtod_l+0x298>
 800ef9a:	e7e4      	b.n	800ef66 <_strtod_l+0xe6>
 800ef9c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800efa0:	f04f 3aff 	mov.w	sl, #4294967295
 800efa4:	e7df      	b.n	800ef66 <_strtod_l+0xe6>
 800efa6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800efa8:	1c5a      	adds	r2, r3, #1
 800efaa:	9219      	str	r2, [sp, #100]	@ 0x64
 800efac:	785b      	ldrb	r3, [r3, #1]
 800efae:	2b30      	cmp	r3, #48	@ 0x30
 800efb0:	d0f9      	beq.n	800efa6 <_strtod_l+0x126>
 800efb2:	2b00      	cmp	r3, #0
 800efb4:	d09d      	beq.n	800eef2 <_strtod_l+0x72>
 800efb6:	2301      	movs	r3, #1
 800efb8:	2700      	movs	r7, #0
 800efba:	9308      	str	r3, [sp, #32]
 800efbc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800efbe:	930c      	str	r3, [sp, #48]	@ 0x30
 800efc0:	970b      	str	r7, [sp, #44]	@ 0x2c
 800efc2:	46b9      	mov	r9, r7
 800efc4:	220a      	movs	r2, #10
 800efc6:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800efc8:	7805      	ldrb	r5, [r0, #0]
 800efca:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800efce:	b2d9      	uxtb	r1, r3
 800efd0:	2909      	cmp	r1, #9
 800efd2:	d928      	bls.n	800f026 <_strtod_l+0x1a6>
 800efd4:	494f      	ldr	r1, [pc, #316]	@ (800f114 <_strtod_l+0x294>)
 800efd6:	2201      	movs	r2, #1
 800efd8:	f001 f97a 	bl	80102d0 <strncmp>
 800efdc:	2800      	cmp	r0, #0
 800efde:	d032      	beq.n	800f046 <_strtod_l+0x1c6>
 800efe0:	2000      	movs	r0, #0
 800efe2:	462a      	mov	r2, r5
 800efe4:	900a      	str	r0, [sp, #40]	@ 0x28
 800efe6:	464d      	mov	r5, r9
 800efe8:	4603      	mov	r3, r0
 800efea:	2a65      	cmp	r2, #101	@ 0x65
 800efec:	d001      	beq.n	800eff2 <_strtod_l+0x172>
 800efee:	2a45      	cmp	r2, #69	@ 0x45
 800eff0:	d114      	bne.n	800f01c <_strtod_l+0x19c>
 800eff2:	b91d      	cbnz	r5, 800effc <_strtod_l+0x17c>
 800eff4:	9a08      	ldr	r2, [sp, #32]
 800eff6:	4302      	orrs	r2, r0
 800eff8:	d096      	beq.n	800ef28 <_strtod_l+0xa8>
 800effa:	2500      	movs	r5, #0
 800effc:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800effe:	1c62      	adds	r2, r4, #1
 800f000:	9219      	str	r2, [sp, #100]	@ 0x64
 800f002:	7862      	ldrb	r2, [r4, #1]
 800f004:	2a2b      	cmp	r2, #43	@ 0x2b
 800f006:	d07a      	beq.n	800f0fe <_strtod_l+0x27e>
 800f008:	2a2d      	cmp	r2, #45	@ 0x2d
 800f00a:	d07e      	beq.n	800f10a <_strtod_l+0x28a>
 800f00c:	f04f 0c00 	mov.w	ip, #0
 800f010:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800f014:	2909      	cmp	r1, #9
 800f016:	f240 8085 	bls.w	800f124 <_strtod_l+0x2a4>
 800f01a:	9419      	str	r4, [sp, #100]	@ 0x64
 800f01c:	f04f 0800 	mov.w	r8, #0
 800f020:	e0a5      	b.n	800f16e <_strtod_l+0x2ee>
 800f022:	2300      	movs	r3, #0
 800f024:	e7c8      	b.n	800efb8 <_strtod_l+0x138>
 800f026:	f1b9 0f08 	cmp.w	r9, #8
 800f02a:	bfd8      	it	le
 800f02c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800f02e:	f100 0001 	add.w	r0, r0, #1
 800f032:	bfda      	itte	le
 800f034:	fb02 3301 	mlale	r3, r2, r1, r3
 800f038:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800f03a:	fb02 3707 	mlagt	r7, r2, r7, r3
 800f03e:	f109 0901 	add.w	r9, r9, #1
 800f042:	9019      	str	r0, [sp, #100]	@ 0x64
 800f044:	e7bf      	b.n	800efc6 <_strtod_l+0x146>
 800f046:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f048:	1c5a      	adds	r2, r3, #1
 800f04a:	9219      	str	r2, [sp, #100]	@ 0x64
 800f04c:	785a      	ldrb	r2, [r3, #1]
 800f04e:	f1b9 0f00 	cmp.w	r9, #0
 800f052:	d03b      	beq.n	800f0cc <_strtod_l+0x24c>
 800f054:	900a      	str	r0, [sp, #40]	@ 0x28
 800f056:	464d      	mov	r5, r9
 800f058:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800f05c:	2b09      	cmp	r3, #9
 800f05e:	d912      	bls.n	800f086 <_strtod_l+0x206>
 800f060:	2301      	movs	r3, #1
 800f062:	e7c2      	b.n	800efea <_strtod_l+0x16a>
 800f064:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f066:	1c5a      	adds	r2, r3, #1
 800f068:	9219      	str	r2, [sp, #100]	@ 0x64
 800f06a:	785a      	ldrb	r2, [r3, #1]
 800f06c:	3001      	adds	r0, #1
 800f06e:	2a30      	cmp	r2, #48	@ 0x30
 800f070:	d0f8      	beq.n	800f064 <_strtod_l+0x1e4>
 800f072:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800f076:	2b08      	cmp	r3, #8
 800f078:	f200 84d2 	bhi.w	800fa20 <_strtod_l+0xba0>
 800f07c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f07e:	900a      	str	r0, [sp, #40]	@ 0x28
 800f080:	2000      	movs	r0, #0
 800f082:	930c      	str	r3, [sp, #48]	@ 0x30
 800f084:	4605      	mov	r5, r0
 800f086:	3a30      	subs	r2, #48	@ 0x30
 800f088:	f100 0301 	add.w	r3, r0, #1
 800f08c:	d018      	beq.n	800f0c0 <_strtod_l+0x240>
 800f08e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800f090:	4419      	add	r1, r3
 800f092:	910a      	str	r1, [sp, #40]	@ 0x28
 800f094:	462e      	mov	r6, r5
 800f096:	f04f 0e0a 	mov.w	lr, #10
 800f09a:	1c71      	adds	r1, r6, #1
 800f09c:	eba1 0c05 	sub.w	ip, r1, r5
 800f0a0:	4563      	cmp	r3, ip
 800f0a2:	dc15      	bgt.n	800f0d0 <_strtod_l+0x250>
 800f0a4:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800f0a8:	182b      	adds	r3, r5, r0
 800f0aa:	2b08      	cmp	r3, #8
 800f0ac:	f105 0501 	add.w	r5, r5, #1
 800f0b0:	4405      	add	r5, r0
 800f0b2:	dc1a      	bgt.n	800f0ea <_strtod_l+0x26a>
 800f0b4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800f0b6:	230a      	movs	r3, #10
 800f0b8:	fb03 2301 	mla	r3, r3, r1, r2
 800f0bc:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f0be:	2300      	movs	r3, #0
 800f0c0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800f0c2:	1c51      	adds	r1, r2, #1
 800f0c4:	9119      	str	r1, [sp, #100]	@ 0x64
 800f0c6:	7852      	ldrb	r2, [r2, #1]
 800f0c8:	4618      	mov	r0, r3
 800f0ca:	e7c5      	b.n	800f058 <_strtod_l+0x1d8>
 800f0cc:	4648      	mov	r0, r9
 800f0ce:	e7ce      	b.n	800f06e <_strtod_l+0x1ee>
 800f0d0:	2e08      	cmp	r6, #8
 800f0d2:	dc05      	bgt.n	800f0e0 <_strtod_l+0x260>
 800f0d4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800f0d6:	fb0e f606 	mul.w	r6, lr, r6
 800f0da:	960b      	str	r6, [sp, #44]	@ 0x2c
 800f0dc:	460e      	mov	r6, r1
 800f0de:	e7dc      	b.n	800f09a <_strtod_l+0x21a>
 800f0e0:	2910      	cmp	r1, #16
 800f0e2:	bfd8      	it	le
 800f0e4:	fb0e f707 	mulle.w	r7, lr, r7
 800f0e8:	e7f8      	b.n	800f0dc <_strtod_l+0x25c>
 800f0ea:	2b0f      	cmp	r3, #15
 800f0ec:	bfdc      	itt	le
 800f0ee:	230a      	movle	r3, #10
 800f0f0:	fb03 2707 	mlale	r7, r3, r7, r2
 800f0f4:	e7e3      	b.n	800f0be <_strtod_l+0x23e>
 800f0f6:	2300      	movs	r3, #0
 800f0f8:	930a      	str	r3, [sp, #40]	@ 0x28
 800f0fa:	2301      	movs	r3, #1
 800f0fc:	e77a      	b.n	800eff4 <_strtod_l+0x174>
 800f0fe:	f04f 0c00 	mov.w	ip, #0
 800f102:	1ca2      	adds	r2, r4, #2
 800f104:	9219      	str	r2, [sp, #100]	@ 0x64
 800f106:	78a2      	ldrb	r2, [r4, #2]
 800f108:	e782      	b.n	800f010 <_strtod_l+0x190>
 800f10a:	f04f 0c01 	mov.w	ip, #1
 800f10e:	e7f8      	b.n	800f102 <_strtod_l+0x282>
 800f110:	08011d94 	.word	0x08011d94
 800f114:	08011bcb 	.word	0x08011bcb
 800f118:	7ff00000 	.word	0x7ff00000
 800f11c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800f11e:	1c51      	adds	r1, r2, #1
 800f120:	9119      	str	r1, [sp, #100]	@ 0x64
 800f122:	7852      	ldrb	r2, [r2, #1]
 800f124:	2a30      	cmp	r2, #48	@ 0x30
 800f126:	d0f9      	beq.n	800f11c <_strtod_l+0x29c>
 800f128:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800f12c:	2908      	cmp	r1, #8
 800f12e:	f63f af75 	bhi.w	800f01c <_strtod_l+0x19c>
 800f132:	3a30      	subs	r2, #48	@ 0x30
 800f134:	9209      	str	r2, [sp, #36]	@ 0x24
 800f136:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800f138:	920f      	str	r2, [sp, #60]	@ 0x3c
 800f13a:	f04f 080a 	mov.w	r8, #10
 800f13e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800f140:	1c56      	adds	r6, r2, #1
 800f142:	9619      	str	r6, [sp, #100]	@ 0x64
 800f144:	7852      	ldrb	r2, [r2, #1]
 800f146:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800f14a:	f1be 0f09 	cmp.w	lr, #9
 800f14e:	d939      	bls.n	800f1c4 <_strtod_l+0x344>
 800f150:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800f152:	1a76      	subs	r6, r6, r1
 800f154:	2e08      	cmp	r6, #8
 800f156:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800f15a:	dc03      	bgt.n	800f164 <_strtod_l+0x2e4>
 800f15c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f15e:	4588      	cmp	r8, r1
 800f160:	bfa8      	it	ge
 800f162:	4688      	movge	r8, r1
 800f164:	f1bc 0f00 	cmp.w	ip, #0
 800f168:	d001      	beq.n	800f16e <_strtod_l+0x2ee>
 800f16a:	f1c8 0800 	rsb	r8, r8, #0
 800f16e:	2d00      	cmp	r5, #0
 800f170:	d14e      	bne.n	800f210 <_strtod_l+0x390>
 800f172:	9908      	ldr	r1, [sp, #32]
 800f174:	4308      	orrs	r0, r1
 800f176:	f47f aebc 	bne.w	800eef2 <_strtod_l+0x72>
 800f17a:	2b00      	cmp	r3, #0
 800f17c:	f47f aed4 	bne.w	800ef28 <_strtod_l+0xa8>
 800f180:	2a69      	cmp	r2, #105	@ 0x69
 800f182:	d028      	beq.n	800f1d6 <_strtod_l+0x356>
 800f184:	dc25      	bgt.n	800f1d2 <_strtod_l+0x352>
 800f186:	2a49      	cmp	r2, #73	@ 0x49
 800f188:	d025      	beq.n	800f1d6 <_strtod_l+0x356>
 800f18a:	2a4e      	cmp	r2, #78	@ 0x4e
 800f18c:	f47f aecc 	bne.w	800ef28 <_strtod_l+0xa8>
 800f190:	499a      	ldr	r1, [pc, #616]	@ (800f3fc <_strtod_l+0x57c>)
 800f192:	a819      	add	r0, sp, #100	@ 0x64
 800f194:	f001 fba4 	bl	80108e0 <__match>
 800f198:	2800      	cmp	r0, #0
 800f19a:	f43f aec5 	beq.w	800ef28 <_strtod_l+0xa8>
 800f19e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f1a0:	781b      	ldrb	r3, [r3, #0]
 800f1a2:	2b28      	cmp	r3, #40	@ 0x28
 800f1a4:	d12e      	bne.n	800f204 <_strtod_l+0x384>
 800f1a6:	4996      	ldr	r1, [pc, #600]	@ (800f400 <_strtod_l+0x580>)
 800f1a8:	aa1c      	add	r2, sp, #112	@ 0x70
 800f1aa:	a819      	add	r0, sp, #100	@ 0x64
 800f1ac:	f001 fbac 	bl	8010908 <__hexnan>
 800f1b0:	2805      	cmp	r0, #5
 800f1b2:	d127      	bne.n	800f204 <_strtod_l+0x384>
 800f1b4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800f1b6:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800f1ba:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800f1be:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800f1c2:	e696      	b.n	800eef2 <_strtod_l+0x72>
 800f1c4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f1c6:	fb08 2101 	mla	r1, r8, r1, r2
 800f1ca:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800f1ce:	9209      	str	r2, [sp, #36]	@ 0x24
 800f1d0:	e7b5      	b.n	800f13e <_strtod_l+0x2be>
 800f1d2:	2a6e      	cmp	r2, #110	@ 0x6e
 800f1d4:	e7da      	b.n	800f18c <_strtod_l+0x30c>
 800f1d6:	498b      	ldr	r1, [pc, #556]	@ (800f404 <_strtod_l+0x584>)
 800f1d8:	a819      	add	r0, sp, #100	@ 0x64
 800f1da:	f001 fb81 	bl	80108e0 <__match>
 800f1de:	2800      	cmp	r0, #0
 800f1e0:	f43f aea2 	beq.w	800ef28 <_strtod_l+0xa8>
 800f1e4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f1e6:	4988      	ldr	r1, [pc, #544]	@ (800f408 <_strtod_l+0x588>)
 800f1e8:	3b01      	subs	r3, #1
 800f1ea:	a819      	add	r0, sp, #100	@ 0x64
 800f1ec:	9319      	str	r3, [sp, #100]	@ 0x64
 800f1ee:	f001 fb77 	bl	80108e0 <__match>
 800f1f2:	b910      	cbnz	r0, 800f1fa <_strtod_l+0x37a>
 800f1f4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f1f6:	3301      	adds	r3, #1
 800f1f8:	9319      	str	r3, [sp, #100]	@ 0x64
 800f1fa:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800f418 <_strtod_l+0x598>
 800f1fe:	f04f 0a00 	mov.w	sl, #0
 800f202:	e676      	b.n	800eef2 <_strtod_l+0x72>
 800f204:	4881      	ldr	r0, [pc, #516]	@ (800f40c <_strtod_l+0x58c>)
 800f206:	f001 f8a7 	bl	8010358 <nan>
 800f20a:	ec5b ab10 	vmov	sl, fp, d0
 800f20e:	e670      	b.n	800eef2 <_strtod_l+0x72>
 800f210:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f212:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800f214:	eba8 0303 	sub.w	r3, r8, r3
 800f218:	f1b9 0f00 	cmp.w	r9, #0
 800f21c:	bf08      	it	eq
 800f21e:	46a9      	moveq	r9, r5
 800f220:	2d10      	cmp	r5, #16
 800f222:	9309      	str	r3, [sp, #36]	@ 0x24
 800f224:	462c      	mov	r4, r5
 800f226:	bfa8      	it	ge
 800f228:	2410      	movge	r4, #16
 800f22a:	f7f1 f993 	bl	8000554 <__aeabi_ui2d>
 800f22e:	2d09      	cmp	r5, #9
 800f230:	4682      	mov	sl, r0
 800f232:	468b      	mov	fp, r1
 800f234:	dc13      	bgt.n	800f25e <_strtod_l+0x3de>
 800f236:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f238:	2b00      	cmp	r3, #0
 800f23a:	f43f ae5a 	beq.w	800eef2 <_strtod_l+0x72>
 800f23e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f240:	dd78      	ble.n	800f334 <_strtod_l+0x4b4>
 800f242:	2b16      	cmp	r3, #22
 800f244:	dc5f      	bgt.n	800f306 <_strtod_l+0x486>
 800f246:	4972      	ldr	r1, [pc, #456]	@ (800f410 <_strtod_l+0x590>)
 800f248:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800f24c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f250:	4652      	mov	r2, sl
 800f252:	465b      	mov	r3, fp
 800f254:	f7f1 f9f8 	bl	8000648 <__aeabi_dmul>
 800f258:	4682      	mov	sl, r0
 800f25a:	468b      	mov	fp, r1
 800f25c:	e649      	b.n	800eef2 <_strtod_l+0x72>
 800f25e:	4b6c      	ldr	r3, [pc, #432]	@ (800f410 <_strtod_l+0x590>)
 800f260:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f264:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800f268:	f7f1 f9ee 	bl	8000648 <__aeabi_dmul>
 800f26c:	4682      	mov	sl, r0
 800f26e:	4638      	mov	r0, r7
 800f270:	468b      	mov	fp, r1
 800f272:	f7f1 f96f 	bl	8000554 <__aeabi_ui2d>
 800f276:	4602      	mov	r2, r0
 800f278:	460b      	mov	r3, r1
 800f27a:	4650      	mov	r0, sl
 800f27c:	4659      	mov	r1, fp
 800f27e:	f7f1 f82d 	bl	80002dc <__adddf3>
 800f282:	2d0f      	cmp	r5, #15
 800f284:	4682      	mov	sl, r0
 800f286:	468b      	mov	fp, r1
 800f288:	ddd5      	ble.n	800f236 <_strtod_l+0x3b6>
 800f28a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f28c:	1b2c      	subs	r4, r5, r4
 800f28e:	441c      	add	r4, r3
 800f290:	2c00      	cmp	r4, #0
 800f292:	f340 8093 	ble.w	800f3bc <_strtod_l+0x53c>
 800f296:	f014 030f 	ands.w	r3, r4, #15
 800f29a:	d00a      	beq.n	800f2b2 <_strtod_l+0x432>
 800f29c:	495c      	ldr	r1, [pc, #368]	@ (800f410 <_strtod_l+0x590>)
 800f29e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800f2a2:	4652      	mov	r2, sl
 800f2a4:	465b      	mov	r3, fp
 800f2a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f2aa:	f7f1 f9cd 	bl	8000648 <__aeabi_dmul>
 800f2ae:	4682      	mov	sl, r0
 800f2b0:	468b      	mov	fp, r1
 800f2b2:	f034 040f 	bics.w	r4, r4, #15
 800f2b6:	d073      	beq.n	800f3a0 <_strtod_l+0x520>
 800f2b8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800f2bc:	dd49      	ble.n	800f352 <_strtod_l+0x4d2>
 800f2be:	2400      	movs	r4, #0
 800f2c0:	46a0      	mov	r8, r4
 800f2c2:	940b      	str	r4, [sp, #44]	@ 0x2c
 800f2c4:	46a1      	mov	r9, r4
 800f2c6:	9a05      	ldr	r2, [sp, #20]
 800f2c8:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800f418 <_strtod_l+0x598>
 800f2cc:	2322      	movs	r3, #34	@ 0x22
 800f2ce:	6013      	str	r3, [r2, #0]
 800f2d0:	f04f 0a00 	mov.w	sl, #0
 800f2d4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f2d6:	2b00      	cmp	r3, #0
 800f2d8:	f43f ae0b 	beq.w	800eef2 <_strtod_l+0x72>
 800f2dc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f2de:	9805      	ldr	r0, [sp, #20]
 800f2e0:	f7ff f946 	bl	800e570 <_Bfree>
 800f2e4:	9805      	ldr	r0, [sp, #20]
 800f2e6:	4649      	mov	r1, r9
 800f2e8:	f7ff f942 	bl	800e570 <_Bfree>
 800f2ec:	9805      	ldr	r0, [sp, #20]
 800f2ee:	4641      	mov	r1, r8
 800f2f0:	f7ff f93e 	bl	800e570 <_Bfree>
 800f2f4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800f2f6:	9805      	ldr	r0, [sp, #20]
 800f2f8:	f7ff f93a 	bl	800e570 <_Bfree>
 800f2fc:	9805      	ldr	r0, [sp, #20]
 800f2fe:	4621      	mov	r1, r4
 800f300:	f7ff f936 	bl	800e570 <_Bfree>
 800f304:	e5f5      	b.n	800eef2 <_strtod_l+0x72>
 800f306:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f308:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800f30c:	4293      	cmp	r3, r2
 800f30e:	dbbc      	blt.n	800f28a <_strtod_l+0x40a>
 800f310:	4c3f      	ldr	r4, [pc, #252]	@ (800f410 <_strtod_l+0x590>)
 800f312:	f1c5 050f 	rsb	r5, r5, #15
 800f316:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800f31a:	4652      	mov	r2, sl
 800f31c:	465b      	mov	r3, fp
 800f31e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f322:	f7f1 f991 	bl	8000648 <__aeabi_dmul>
 800f326:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f328:	1b5d      	subs	r5, r3, r5
 800f32a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800f32e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800f332:	e78f      	b.n	800f254 <_strtod_l+0x3d4>
 800f334:	3316      	adds	r3, #22
 800f336:	dba8      	blt.n	800f28a <_strtod_l+0x40a>
 800f338:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f33a:	eba3 0808 	sub.w	r8, r3, r8
 800f33e:	4b34      	ldr	r3, [pc, #208]	@ (800f410 <_strtod_l+0x590>)
 800f340:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800f344:	e9d8 2300 	ldrd	r2, r3, [r8]
 800f348:	4650      	mov	r0, sl
 800f34a:	4659      	mov	r1, fp
 800f34c:	f7f1 faa6 	bl	800089c <__aeabi_ddiv>
 800f350:	e782      	b.n	800f258 <_strtod_l+0x3d8>
 800f352:	2300      	movs	r3, #0
 800f354:	4f2f      	ldr	r7, [pc, #188]	@ (800f414 <_strtod_l+0x594>)
 800f356:	1124      	asrs	r4, r4, #4
 800f358:	4650      	mov	r0, sl
 800f35a:	4659      	mov	r1, fp
 800f35c:	461e      	mov	r6, r3
 800f35e:	2c01      	cmp	r4, #1
 800f360:	dc21      	bgt.n	800f3a6 <_strtod_l+0x526>
 800f362:	b10b      	cbz	r3, 800f368 <_strtod_l+0x4e8>
 800f364:	4682      	mov	sl, r0
 800f366:	468b      	mov	fp, r1
 800f368:	492a      	ldr	r1, [pc, #168]	@ (800f414 <_strtod_l+0x594>)
 800f36a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800f36e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800f372:	4652      	mov	r2, sl
 800f374:	465b      	mov	r3, fp
 800f376:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f37a:	f7f1 f965 	bl	8000648 <__aeabi_dmul>
 800f37e:	4b26      	ldr	r3, [pc, #152]	@ (800f418 <_strtod_l+0x598>)
 800f380:	460a      	mov	r2, r1
 800f382:	400b      	ands	r3, r1
 800f384:	4925      	ldr	r1, [pc, #148]	@ (800f41c <_strtod_l+0x59c>)
 800f386:	428b      	cmp	r3, r1
 800f388:	4682      	mov	sl, r0
 800f38a:	d898      	bhi.n	800f2be <_strtod_l+0x43e>
 800f38c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800f390:	428b      	cmp	r3, r1
 800f392:	bf86      	itte	hi
 800f394:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800f420 <_strtod_l+0x5a0>
 800f398:	f04f 3aff 	movhi.w	sl, #4294967295
 800f39c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800f3a0:	2300      	movs	r3, #0
 800f3a2:	9308      	str	r3, [sp, #32]
 800f3a4:	e076      	b.n	800f494 <_strtod_l+0x614>
 800f3a6:	07e2      	lsls	r2, r4, #31
 800f3a8:	d504      	bpl.n	800f3b4 <_strtod_l+0x534>
 800f3aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f3ae:	f7f1 f94b 	bl	8000648 <__aeabi_dmul>
 800f3b2:	2301      	movs	r3, #1
 800f3b4:	3601      	adds	r6, #1
 800f3b6:	1064      	asrs	r4, r4, #1
 800f3b8:	3708      	adds	r7, #8
 800f3ba:	e7d0      	b.n	800f35e <_strtod_l+0x4de>
 800f3bc:	d0f0      	beq.n	800f3a0 <_strtod_l+0x520>
 800f3be:	4264      	negs	r4, r4
 800f3c0:	f014 020f 	ands.w	r2, r4, #15
 800f3c4:	d00a      	beq.n	800f3dc <_strtod_l+0x55c>
 800f3c6:	4b12      	ldr	r3, [pc, #72]	@ (800f410 <_strtod_l+0x590>)
 800f3c8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f3cc:	4650      	mov	r0, sl
 800f3ce:	4659      	mov	r1, fp
 800f3d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3d4:	f7f1 fa62 	bl	800089c <__aeabi_ddiv>
 800f3d8:	4682      	mov	sl, r0
 800f3da:	468b      	mov	fp, r1
 800f3dc:	1124      	asrs	r4, r4, #4
 800f3de:	d0df      	beq.n	800f3a0 <_strtod_l+0x520>
 800f3e0:	2c1f      	cmp	r4, #31
 800f3e2:	dd1f      	ble.n	800f424 <_strtod_l+0x5a4>
 800f3e4:	2400      	movs	r4, #0
 800f3e6:	46a0      	mov	r8, r4
 800f3e8:	940b      	str	r4, [sp, #44]	@ 0x2c
 800f3ea:	46a1      	mov	r9, r4
 800f3ec:	9a05      	ldr	r2, [sp, #20]
 800f3ee:	2322      	movs	r3, #34	@ 0x22
 800f3f0:	f04f 0a00 	mov.w	sl, #0
 800f3f4:	f04f 0b00 	mov.w	fp, #0
 800f3f8:	6013      	str	r3, [r2, #0]
 800f3fa:	e76b      	b.n	800f2d4 <_strtod_l+0x454>
 800f3fc:	08011ab9 	.word	0x08011ab9
 800f400:	08011d80 	.word	0x08011d80
 800f404:	08011ab1 	.word	0x08011ab1
 800f408:	08011ae8 	.word	0x08011ae8
 800f40c:	08011c21 	.word	0x08011c21
 800f410:	08011cb8 	.word	0x08011cb8
 800f414:	08011c90 	.word	0x08011c90
 800f418:	7ff00000 	.word	0x7ff00000
 800f41c:	7ca00000 	.word	0x7ca00000
 800f420:	7fefffff 	.word	0x7fefffff
 800f424:	f014 0310 	ands.w	r3, r4, #16
 800f428:	bf18      	it	ne
 800f42a:	236a      	movne	r3, #106	@ 0x6a
 800f42c:	4ea9      	ldr	r6, [pc, #676]	@ (800f6d4 <_strtod_l+0x854>)
 800f42e:	9308      	str	r3, [sp, #32]
 800f430:	4650      	mov	r0, sl
 800f432:	4659      	mov	r1, fp
 800f434:	2300      	movs	r3, #0
 800f436:	07e7      	lsls	r7, r4, #31
 800f438:	d504      	bpl.n	800f444 <_strtod_l+0x5c4>
 800f43a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800f43e:	f7f1 f903 	bl	8000648 <__aeabi_dmul>
 800f442:	2301      	movs	r3, #1
 800f444:	1064      	asrs	r4, r4, #1
 800f446:	f106 0608 	add.w	r6, r6, #8
 800f44a:	d1f4      	bne.n	800f436 <_strtod_l+0x5b6>
 800f44c:	b10b      	cbz	r3, 800f452 <_strtod_l+0x5d2>
 800f44e:	4682      	mov	sl, r0
 800f450:	468b      	mov	fp, r1
 800f452:	9b08      	ldr	r3, [sp, #32]
 800f454:	b1b3      	cbz	r3, 800f484 <_strtod_l+0x604>
 800f456:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800f45a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800f45e:	2b00      	cmp	r3, #0
 800f460:	4659      	mov	r1, fp
 800f462:	dd0f      	ble.n	800f484 <_strtod_l+0x604>
 800f464:	2b1f      	cmp	r3, #31
 800f466:	dd56      	ble.n	800f516 <_strtod_l+0x696>
 800f468:	2b34      	cmp	r3, #52	@ 0x34
 800f46a:	bfde      	ittt	le
 800f46c:	f04f 33ff 	movle.w	r3, #4294967295
 800f470:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800f474:	4093      	lslle	r3, r2
 800f476:	f04f 0a00 	mov.w	sl, #0
 800f47a:	bfcc      	ite	gt
 800f47c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800f480:	ea03 0b01 	andle.w	fp, r3, r1
 800f484:	2200      	movs	r2, #0
 800f486:	2300      	movs	r3, #0
 800f488:	4650      	mov	r0, sl
 800f48a:	4659      	mov	r1, fp
 800f48c:	f7f1 fb44 	bl	8000b18 <__aeabi_dcmpeq>
 800f490:	2800      	cmp	r0, #0
 800f492:	d1a7      	bne.n	800f3e4 <_strtod_l+0x564>
 800f494:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f496:	9300      	str	r3, [sp, #0]
 800f498:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800f49a:	9805      	ldr	r0, [sp, #20]
 800f49c:	462b      	mov	r3, r5
 800f49e:	464a      	mov	r2, r9
 800f4a0:	f7ff f8ce 	bl	800e640 <__s2b>
 800f4a4:	900b      	str	r0, [sp, #44]	@ 0x2c
 800f4a6:	2800      	cmp	r0, #0
 800f4a8:	f43f af09 	beq.w	800f2be <_strtod_l+0x43e>
 800f4ac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f4ae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f4b0:	2a00      	cmp	r2, #0
 800f4b2:	eba3 0308 	sub.w	r3, r3, r8
 800f4b6:	bfa8      	it	ge
 800f4b8:	2300      	movge	r3, #0
 800f4ba:	9312      	str	r3, [sp, #72]	@ 0x48
 800f4bc:	2400      	movs	r4, #0
 800f4be:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800f4c2:	9316      	str	r3, [sp, #88]	@ 0x58
 800f4c4:	46a0      	mov	r8, r4
 800f4c6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f4c8:	9805      	ldr	r0, [sp, #20]
 800f4ca:	6859      	ldr	r1, [r3, #4]
 800f4cc:	f7ff f810 	bl	800e4f0 <_Balloc>
 800f4d0:	4681      	mov	r9, r0
 800f4d2:	2800      	cmp	r0, #0
 800f4d4:	f43f aef7 	beq.w	800f2c6 <_strtod_l+0x446>
 800f4d8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f4da:	691a      	ldr	r2, [r3, #16]
 800f4dc:	3202      	adds	r2, #2
 800f4de:	f103 010c 	add.w	r1, r3, #12
 800f4e2:	0092      	lsls	r2, r2, #2
 800f4e4:	300c      	adds	r0, #12
 800f4e6:	f7fe f894 	bl	800d612 <memcpy>
 800f4ea:	ec4b ab10 	vmov	d0, sl, fp
 800f4ee:	9805      	ldr	r0, [sp, #20]
 800f4f0:	aa1c      	add	r2, sp, #112	@ 0x70
 800f4f2:	a91b      	add	r1, sp, #108	@ 0x6c
 800f4f4:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800f4f8:	f7ff fbd6 	bl	800eca8 <__d2b>
 800f4fc:	901a      	str	r0, [sp, #104]	@ 0x68
 800f4fe:	2800      	cmp	r0, #0
 800f500:	f43f aee1 	beq.w	800f2c6 <_strtod_l+0x446>
 800f504:	9805      	ldr	r0, [sp, #20]
 800f506:	2101      	movs	r1, #1
 800f508:	f7ff f930 	bl	800e76c <__i2b>
 800f50c:	4680      	mov	r8, r0
 800f50e:	b948      	cbnz	r0, 800f524 <_strtod_l+0x6a4>
 800f510:	f04f 0800 	mov.w	r8, #0
 800f514:	e6d7      	b.n	800f2c6 <_strtod_l+0x446>
 800f516:	f04f 32ff 	mov.w	r2, #4294967295
 800f51a:	fa02 f303 	lsl.w	r3, r2, r3
 800f51e:	ea03 0a0a 	and.w	sl, r3, sl
 800f522:	e7af      	b.n	800f484 <_strtod_l+0x604>
 800f524:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800f526:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800f528:	2d00      	cmp	r5, #0
 800f52a:	bfab      	itete	ge
 800f52c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800f52e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800f530:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800f532:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800f534:	bfac      	ite	ge
 800f536:	18ef      	addge	r7, r5, r3
 800f538:	1b5e      	sublt	r6, r3, r5
 800f53a:	9b08      	ldr	r3, [sp, #32]
 800f53c:	1aed      	subs	r5, r5, r3
 800f53e:	4415      	add	r5, r2
 800f540:	4b65      	ldr	r3, [pc, #404]	@ (800f6d8 <_strtod_l+0x858>)
 800f542:	3d01      	subs	r5, #1
 800f544:	429d      	cmp	r5, r3
 800f546:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800f54a:	da50      	bge.n	800f5ee <_strtod_l+0x76e>
 800f54c:	1b5b      	subs	r3, r3, r5
 800f54e:	2b1f      	cmp	r3, #31
 800f550:	eba2 0203 	sub.w	r2, r2, r3
 800f554:	f04f 0101 	mov.w	r1, #1
 800f558:	dc3d      	bgt.n	800f5d6 <_strtod_l+0x756>
 800f55a:	fa01 f303 	lsl.w	r3, r1, r3
 800f55e:	9313      	str	r3, [sp, #76]	@ 0x4c
 800f560:	2300      	movs	r3, #0
 800f562:	9310      	str	r3, [sp, #64]	@ 0x40
 800f564:	18bd      	adds	r5, r7, r2
 800f566:	9b08      	ldr	r3, [sp, #32]
 800f568:	42af      	cmp	r7, r5
 800f56a:	4416      	add	r6, r2
 800f56c:	441e      	add	r6, r3
 800f56e:	463b      	mov	r3, r7
 800f570:	bfa8      	it	ge
 800f572:	462b      	movge	r3, r5
 800f574:	42b3      	cmp	r3, r6
 800f576:	bfa8      	it	ge
 800f578:	4633      	movge	r3, r6
 800f57a:	2b00      	cmp	r3, #0
 800f57c:	bfc2      	ittt	gt
 800f57e:	1aed      	subgt	r5, r5, r3
 800f580:	1af6      	subgt	r6, r6, r3
 800f582:	1aff      	subgt	r7, r7, r3
 800f584:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800f586:	2b00      	cmp	r3, #0
 800f588:	dd16      	ble.n	800f5b8 <_strtod_l+0x738>
 800f58a:	4641      	mov	r1, r8
 800f58c:	9805      	ldr	r0, [sp, #20]
 800f58e:	461a      	mov	r2, r3
 800f590:	f7ff f9a4 	bl	800e8dc <__pow5mult>
 800f594:	4680      	mov	r8, r0
 800f596:	2800      	cmp	r0, #0
 800f598:	d0ba      	beq.n	800f510 <_strtod_l+0x690>
 800f59a:	4601      	mov	r1, r0
 800f59c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800f59e:	9805      	ldr	r0, [sp, #20]
 800f5a0:	f7ff f8fa 	bl	800e798 <__multiply>
 800f5a4:	900a      	str	r0, [sp, #40]	@ 0x28
 800f5a6:	2800      	cmp	r0, #0
 800f5a8:	f43f ae8d 	beq.w	800f2c6 <_strtod_l+0x446>
 800f5ac:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f5ae:	9805      	ldr	r0, [sp, #20]
 800f5b0:	f7fe ffde 	bl	800e570 <_Bfree>
 800f5b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f5b6:	931a      	str	r3, [sp, #104]	@ 0x68
 800f5b8:	2d00      	cmp	r5, #0
 800f5ba:	dc1d      	bgt.n	800f5f8 <_strtod_l+0x778>
 800f5bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f5be:	2b00      	cmp	r3, #0
 800f5c0:	dd23      	ble.n	800f60a <_strtod_l+0x78a>
 800f5c2:	4649      	mov	r1, r9
 800f5c4:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800f5c6:	9805      	ldr	r0, [sp, #20]
 800f5c8:	f7ff f988 	bl	800e8dc <__pow5mult>
 800f5cc:	4681      	mov	r9, r0
 800f5ce:	b9e0      	cbnz	r0, 800f60a <_strtod_l+0x78a>
 800f5d0:	f04f 0900 	mov.w	r9, #0
 800f5d4:	e677      	b.n	800f2c6 <_strtod_l+0x446>
 800f5d6:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800f5da:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800f5de:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800f5e2:	35e2      	adds	r5, #226	@ 0xe2
 800f5e4:	fa01 f305 	lsl.w	r3, r1, r5
 800f5e8:	9310      	str	r3, [sp, #64]	@ 0x40
 800f5ea:	9113      	str	r1, [sp, #76]	@ 0x4c
 800f5ec:	e7ba      	b.n	800f564 <_strtod_l+0x6e4>
 800f5ee:	2300      	movs	r3, #0
 800f5f0:	9310      	str	r3, [sp, #64]	@ 0x40
 800f5f2:	2301      	movs	r3, #1
 800f5f4:	9313      	str	r3, [sp, #76]	@ 0x4c
 800f5f6:	e7b5      	b.n	800f564 <_strtod_l+0x6e4>
 800f5f8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f5fa:	9805      	ldr	r0, [sp, #20]
 800f5fc:	462a      	mov	r2, r5
 800f5fe:	f7ff f9c7 	bl	800e990 <__lshift>
 800f602:	901a      	str	r0, [sp, #104]	@ 0x68
 800f604:	2800      	cmp	r0, #0
 800f606:	d1d9      	bne.n	800f5bc <_strtod_l+0x73c>
 800f608:	e65d      	b.n	800f2c6 <_strtod_l+0x446>
 800f60a:	2e00      	cmp	r6, #0
 800f60c:	dd07      	ble.n	800f61e <_strtod_l+0x79e>
 800f60e:	4649      	mov	r1, r9
 800f610:	9805      	ldr	r0, [sp, #20]
 800f612:	4632      	mov	r2, r6
 800f614:	f7ff f9bc 	bl	800e990 <__lshift>
 800f618:	4681      	mov	r9, r0
 800f61a:	2800      	cmp	r0, #0
 800f61c:	d0d8      	beq.n	800f5d0 <_strtod_l+0x750>
 800f61e:	2f00      	cmp	r7, #0
 800f620:	dd08      	ble.n	800f634 <_strtod_l+0x7b4>
 800f622:	4641      	mov	r1, r8
 800f624:	9805      	ldr	r0, [sp, #20]
 800f626:	463a      	mov	r2, r7
 800f628:	f7ff f9b2 	bl	800e990 <__lshift>
 800f62c:	4680      	mov	r8, r0
 800f62e:	2800      	cmp	r0, #0
 800f630:	f43f ae49 	beq.w	800f2c6 <_strtod_l+0x446>
 800f634:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f636:	9805      	ldr	r0, [sp, #20]
 800f638:	464a      	mov	r2, r9
 800f63a:	f7ff fa31 	bl	800eaa0 <__mdiff>
 800f63e:	4604      	mov	r4, r0
 800f640:	2800      	cmp	r0, #0
 800f642:	f43f ae40 	beq.w	800f2c6 <_strtod_l+0x446>
 800f646:	68c3      	ldr	r3, [r0, #12]
 800f648:	930f      	str	r3, [sp, #60]	@ 0x3c
 800f64a:	2300      	movs	r3, #0
 800f64c:	60c3      	str	r3, [r0, #12]
 800f64e:	4641      	mov	r1, r8
 800f650:	f7ff fa0a 	bl	800ea68 <__mcmp>
 800f654:	2800      	cmp	r0, #0
 800f656:	da45      	bge.n	800f6e4 <_strtod_l+0x864>
 800f658:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f65a:	ea53 030a 	orrs.w	r3, r3, sl
 800f65e:	d16b      	bne.n	800f738 <_strtod_l+0x8b8>
 800f660:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f664:	2b00      	cmp	r3, #0
 800f666:	d167      	bne.n	800f738 <_strtod_l+0x8b8>
 800f668:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f66c:	0d1b      	lsrs	r3, r3, #20
 800f66e:	051b      	lsls	r3, r3, #20
 800f670:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800f674:	d960      	bls.n	800f738 <_strtod_l+0x8b8>
 800f676:	6963      	ldr	r3, [r4, #20]
 800f678:	b913      	cbnz	r3, 800f680 <_strtod_l+0x800>
 800f67a:	6923      	ldr	r3, [r4, #16]
 800f67c:	2b01      	cmp	r3, #1
 800f67e:	dd5b      	ble.n	800f738 <_strtod_l+0x8b8>
 800f680:	4621      	mov	r1, r4
 800f682:	2201      	movs	r2, #1
 800f684:	9805      	ldr	r0, [sp, #20]
 800f686:	f7ff f983 	bl	800e990 <__lshift>
 800f68a:	4641      	mov	r1, r8
 800f68c:	4604      	mov	r4, r0
 800f68e:	f7ff f9eb 	bl	800ea68 <__mcmp>
 800f692:	2800      	cmp	r0, #0
 800f694:	dd50      	ble.n	800f738 <_strtod_l+0x8b8>
 800f696:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f69a:	9a08      	ldr	r2, [sp, #32]
 800f69c:	0d1b      	lsrs	r3, r3, #20
 800f69e:	051b      	lsls	r3, r3, #20
 800f6a0:	2a00      	cmp	r2, #0
 800f6a2:	d06a      	beq.n	800f77a <_strtod_l+0x8fa>
 800f6a4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800f6a8:	d867      	bhi.n	800f77a <_strtod_l+0x8fa>
 800f6aa:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800f6ae:	f67f ae9d 	bls.w	800f3ec <_strtod_l+0x56c>
 800f6b2:	4b0a      	ldr	r3, [pc, #40]	@ (800f6dc <_strtod_l+0x85c>)
 800f6b4:	4650      	mov	r0, sl
 800f6b6:	4659      	mov	r1, fp
 800f6b8:	2200      	movs	r2, #0
 800f6ba:	f7f0 ffc5 	bl	8000648 <__aeabi_dmul>
 800f6be:	4b08      	ldr	r3, [pc, #32]	@ (800f6e0 <_strtod_l+0x860>)
 800f6c0:	400b      	ands	r3, r1
 800f6c2:	4682      	mov	sl, r0
 800f6c4:	468b      	mov	fp, r1
 800f6c6:	2b00      	cmp	r3, #0
 800f6c8:	f47f ae08 	bne.w	800f2dc <_strtod_l+0x45c>
 800f6cc:	9a05      	ldr	r2, [sp, #20]
 800f6ce:	2322      	movs	r3, #34	@ 0x22
 800f6d0:	6013      	str	r3, [r2, #0]
 800f6d2:	e603      	b.n	800f2dc <_strtod_l+0x45c>
 800f6d4:	08011da8 	.word	0x08011da8
 800f6d8:	fffffc02 	.word	0xfffffc02
 800f6dc:	39500000 	.word	0x39500000
 800f6e0:	7ff00000 	.word	0x7ff00000
 800f6e4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800f6e8:	d165      	bne.n	800f7b6 <_strtod_l+0x936>
 800f6ea:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800f6ec:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f6f0:	b35a      	cbz	r2, 800f74a <_strtod_l+0x8ca>
 800f6f2:	4a9f      	ldr	r2, [pc, #636]	@ (800f970 <_strtod_l+0xaf0>)
 800f6f4:	4293      	cmp	r3, r2
 800f6f6:	d12b      	bne.n	800f750 <_strtod_l+0x8d0>
 800f6f8:	9b08      	ldr	r3, [sp, #32]
 800f6fa:	4651      	mov	r1, sl
 800f6fc:	b303      	cbz	r3, 800f740 <_strtod_l+0x8c0>
 800f6fe:	4b9d      	ldr	r3, [pc, #628]	@ (800f974 <_strtod_l+0xaf4>)
 800f700:	465a      	mov	r2, fp
 800f702:	4013      	ands	r3, r2
 800f704:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800f708:	f04f 32ff 	mov.w	r2, #4294967295
 800f70c:	d81b      	bhi.n	800f746 <_strtod_l+0x8c6>
 800f70e:	0d1b      	lsrs	r3, r3, #20
 800f710:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800f714:	fa02 f303 	lsl.w	r3, r2, r3
 800f718:	4299      	cmp	r1, r3
 800f71a:	d119      	bne.n	800f750 <_strtod_l+0x8d0>
 800f71c:	4b96      	ldr	r3, [pc, #600]	@ (800f978 <_strtod_l+0xaf8>)
 800f71e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f720:	429a      	cmp	r2, r3
 800f722:	d102      	bne.n	800f72a <_strtod_l+0x8aa>
 800f724:	3101      	adds	r1, #1
 800f726:	f43f adce 	beq.w	800f2c6 <_strtod_l+0x446>
 800f72a:	4b92      	ldr	r3, [pc, #584]	@ (800f974 <_strtod_l+0xaf4>)
 800f72c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f72e:	401a      	ands	r2, r3
 800f730:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800f734:	f04f 0a00 	mov.w	sl, #0
 800f738:	9b08      	ldr	r3, [sp, #32]
 800f73a:	2b00      	cmp	r3, #0
 800f73c:	d1b9      	bne.n	800f6b2 <_strtod_l+0x832>
 800f73e:	e5cd      	b.n	800f2dc <_strtod_l+0x45c>
 800f740:	f04f 33ff 	mov.w	r3, #4294967295
 800f744:	e7e8      	b.n	800f718 <_strtod_l+0x898>
 800f746:	4613      	mov	r3, r2
 800f748:	e7e6      	b.n	800f718 <_strtod_l+0x898>
 800f74a:	ea53 030a 	orrs.w	r3, r3, sl
 800f74e:	d0a2      	beq.n	800f696 <_strtod_l+0x816>
 800f750:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800f752:	b1db      	cbz	r3, 800f78c <_strtod_l+0x90c>
 800f754:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f756:	4213      	tst	r3, r2
 800f758:	d0ee      	beq.n	800f738 <_strtod_l+0x8b8>
 800f75a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f75c:	9a08      	ldr	r2, [sp, #32]
 800f75e:	4650      	mov	r0, sl
 800f760:	4659      	mov	r1, fp
 800f762:	b1bb      	cbz	r3, 800f794 <_strtod_l+0x914>
 800f764:	f7ff fb6e 	bl	800ee44 <sulp>
 800f768:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f76c:	ec53 2b10 	vmov	r2, r3, d0
 800f770:	f7f0 fdb4 	bl	80002dc <__adddf3>
 800f774:	4682      	mov	sl, r0
 800f776:	468b      	mov	fp, r1
 800f778:	e7de      	b.n	800f738 <_strtod_l+0x8b8>
 800f77a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800f77e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800f782:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800f786:	f04f 3aff 	mov.w	sl, #4294967295
 800f78a:	e7d5      	b.n	800f738 <_strtod_l+0x8b8>
 800f78c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800f78e:	ea13 0f0a 	tst.w	r3, sl
 800f792:	e7e1      	b.n	800f758 <_strtod_l+0x8d8>
 800f794:	f7ff fb56 	bl	800ee44 <sulp>
 800f798:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f79c:	ec53 2b10 	vmov	r2, r3, d0
 800f7a0:	f7f0 fd9a 	bl	80002d8 <__aeabi_dsub>
 800f7a4:	2200      	movs	r2, #0
 800f7a6:	2300      	movs	r3, #0
 800f7a8:	4682      	mov	sl, r0
 800f7aa:	468b      	mov	fp, r1
 800f7ac:	f7f1 f9b4 	bl	8000b18 <__aeabi_dcmpeq>
 800f7b0:	2800      	cmp	r0, #0
 800f7b2:	d0c1      	beq.n	800f738 <_strtod_l+0x8b8>
 800f7b4:	e61a      	b.n	800f3ec <_strtod_l+0x56c>
 800f7b6:	4641      	mov	r1, r8
 800f7b8:	4620      	mov	r0, r4
 800f7ba:	f7ff facd 	bl	800ed58 <__ratio>
 800f7be:	ec57 6b10 	vmov	r6, r7, d0
 800f7c2:	2200      	movs	r2, #0
 800f7c4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800f7c8:	4630      	mov	r0, r6
 800f7ca:	4639      	mov	r1, r7
 800f7cc:	f7f1 f9b8 	bl	8000b40 <__aeabi_dcmple>
 800f7d0:	2800      	cmp	r0, #0
 800f7d2:	d06f      	beq.n	800f8b4 <_strtod_l+0xa34>
 800f7d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f7d6:	2b00      	cmp	r3, #0
 800f7d8:	d17a      	bne.n	800f8d0 <_strtod_l+0xa50>
 800f7da:	f1ba 0f00 	cmp.w	sl, #0
 800f7de:	d158      	bne.n	800f892 <_strtod_l+0xa12>
 800f7e0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f7e2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f7e6:	2b00      	cmp	r3, #0
 800f7e8:	d15a      	bne.n	800f8a0 <_strtod_l+0xa20>
 800f7ea:	4b64      	ldr	r3, [pc, #400]	@ (800f97c <_strtod_l+0xafc>)
 800f7ec:	2200      	movs	r2, #0
 800f7ee:	4630      	mov	r0, r6
 800f7f0:	4639      	mov	r1, r7
 800f7f2:	f7f1 f99b 	bl	8000b2c <__aeabi_dcmplt>
 800f7f6:	2800      	cmp	r0, #0
 800f7f8:	d159      	bne.n	800f8ae <_strtod_l+0xa2e>
 800f7fa:	4630      	mov	r0, r6
 800f7fc:	4639      	mov	r1, r7
 800f7fe:	4b60      	ldr	r3, [pc, #384]	@ (800f980 <_strtod_l+0xb00>)
 800f800:	2200      	movs	r2, #0
 800f802:	f7f0 ff21 	bl	8000648 <__aeabi_dmul>
 800f806:	4606      	mov	r6, r0
 800f808:	460f      	mov	r7, r1
 800f80a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800f80e:	9606      	str	r6, [sp, #24]
 800f810:	9307      	str	r3, [sp, #28]
 800f812:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f816:	4d57      	ldr	r5, [pc, #348]	@ (800f974 <_strtod_l+0xaf4>)
 800f818:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800f81c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f81e:	401d      	ands	r5, r3
 800f820:	4b58      	ldr	r3, [pc, #352]	@ (800f984 <_strtod_l+0xb04>)
 800f822:	429d      	cmp	r5, r3
 800f824:	f040 80b2 	bne.w	800f98c <_strtod_l+0xb0c>
 800f828:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f82a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800f82e:	ec4b ab10 	vmov	d0, sl, fp
 800f832:	f7ff f9c9 	bl	800ebc8 <__ulp>
 800f836:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f83a:	ec51 0b10 	vmov	r0, r1, d0
 800f83e:	f7f0 ff03 	bl	8000648 <__aeabi_dmul>
 800f842:	4652      	mov	r2, sl
 800f844:	465b      	mov	r3, fp
 800f846:	f7f0 fd49 	bl	80002dc <__adddf3>
 800f84a:	460b      	mov	r3, r1
 800f84c:	4949      	ldr	r1, [pc, #292]	@ (800f974 <_strtod_l+0xaf4>)
 800f84e:	4a4e      	ldr	r2, [pc, #312]	@ (800f988 <_strtod_l+0xb08>)
 800f850:	4019      	ands	r1, r3
 800f852:	4291      	cmp	r1, r2
 800f854:	4682      	mov	sl, r0
 800f856:	d942      	bls.n	800f8de <_strtod_l+0xa5e>
 800f858:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800f85a:	4b47      	ldr	r3, [pc, #284]	@ (800f978 <_strtod_l+0xaf8>)
 800f85c:	429a      	cmp	r2, r3
 800f85e:	d103      	bne.n	800f868 <_strtod_l+0x9e8>
 800f860:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f862:	3301      	adds	r3, #1
 800f864:	f43f ad2f 	beq.w	800f2c6 <_strtod_l+0x446>
 800f868:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800f978 <_strtod_l+0xaf8>
 800f86c:	f04f 3aff 	mov.w	sl, #4294967295
 800f870:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f872:	9805      	ldr	r0, [sp, #20]
 800f874:	f7fe fe7c 	bl	800e570 <_Bfree>
 800f878:	9805      	ldr	r0, [sp, #20]
 800f87a:	4649      	mov	r1, r9
 800f87c:	f7fe fe78 	bl	800e570 <_Bfree>
 800f880:	9805      	ldr	r0, [sp, #20]
 800f882:	4641      	mov	r1, r8
 800f884:	f7fe fe74 	bl	800e570 <_Bfree>
 800f888:	9805      	ldr	r0, [sp, #20]
 800f88a:	4621      	mov	r1, r4
 800f88c:	f7fe fe70 	bl	800e570 <_Bfree>
 800f890:	e619      	b.n	800f4c6 <_strtod_l+0x646>
 800f892:	f1ba 0f01 	cmp.w	sl, #1
 800f896:	d103      	bne.n	800f8a0 <_strtod_l+0xa20>
 800f898:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f89a:	2b00      	cmp	r3, #0
 800f89c:	f43f ada6 	beq.w	800f3ec <_strtod_l+0x56c>
 800f8a0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800f950 <_strtod_l+0xad0>
 800f8a4:	4f35      	ldr	r7, [pc, #212]	@ (800f97c <_strtod_l+0xafc>)
 800f8a6:	ed8d 7b06 	vstr	d7, [sp, #24]
 800f8aa:	2600      	movs	r6, #0
 800f8ac:	e7b1      	b.n	800f812 <_strtod_l+0x992>
 800f8ae:	4f34      	ldr	r7, [pc, #208]	@ (800f980 <_strtod_l+0xb00>)
 800f8b0:	2600      	movs	r6, #0
 800f8b2:	e7aa      	b.n	800f80a <_strtod_l+0x98a>
 800f8b4:	4b32      	ldr	r3, [pc, #200]	@ (800f980 <_strtod_l+0xb00>)
 800f8b6:	4630      	mov	r0, r6
 800f8b8:	4639      	mov	r1, r7
 800f8ba:	2200      	movs	r2, #0
 800f8bc:	f7f0 fec4 	bl	8000648 <__aeabi_dmul>
 800f8c0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f8c2:	4606      	mov	r6, r0
 800f8c4:	460f      	mov	r7, r1
 800f8c6:	2b00      	cmp	r3, #0
 800f8c8:	d09f      	beq.n	800f80a <_strtod_l+0x98a>
 800f8ca:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800f8ce:	e7a0      	b.n	800f812 <_strtod_l+0x992>
 800f8d0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800f958 <_strtod_l+0xad8>
 800f8d4:	ed8d 7b06 	vstr	d7, [sp, #24]
 800f8d8:	ec57 6b17 	vmov	r6, r7, d7
 800f8dc:	e799      	b.n	800f812 <_strtod_l+0x992>
 800f8de:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800f8e2:	9b08      	ldr	r3, [sp, #32]
 800f8e4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800f8e8:	2b00      	cmp	r3, #0
 800f8ea:	d1c1      	bne.n	800f870 <_strtod_l+0x9f0>
 800f8ec:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f8f0:	0d1b      	lsrs	r3, r3, #20
 800f8f2:	051b      	lsls	r3, r3, #20
 800f8f4:	429d      	cmp	r5, r3
 800f8f6:	d1bb      	bne.n	800f870 <_strtod_l+0x9f0>
 800f8f8:	4630      	mov	r0, r6
 800f8fa:	4639      	mov	r1, r7
 800f8fc:	f7f1 fa04 	bl	8000d08 <__aeabi_d2lz>
 800f900:	f7f0 fe74 	bl	80005ec <__aeabi_l2d>
 800f904:	4602      	mov	r2, r0
 800f906:	460b      	mov	r3, r1
 800f908:	4630      	mov	r0, r6
 800f90a:	4639      	mov	r1, r7
 800f90c:	f7f0 fce4 	bl	80002d8 <__aeabi_dsub>
 800f910:	460b      	mov	r3, r1
 800f912:	4602      	mov	r2, r0
 800f914:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800f918:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800f91c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f91e:	ea46 060a 	orr.w	r6, r6, sl
 800f922:	431e      	orrs	r6, r3
 800f924:	d06f      	beq.n	800fa06 <_strtod_l+0xb86>
 800f926:	a30e      	add	r3, pc, #56	@ (adr r3, 800f960 <_strtod_l+0xae0>)
 800f928:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f92c:	f7f1 f8fe 	bl	8000b2c <__aeabi_dcmplt>
 800f930:	2800      	cmp	r0, #0
 800f932:	f47f acd3 	bne.w	800f2dc <_strtod_l+0x45c>
 800f936:	a30c      	add	r3, pc, #48	@ (adr r3, 800f968 <_strtod_l+0xae8>)
 800f938:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f93c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f940:	f7f1 f912 	bl	8000b68 <__aeabi_dcmpgt>
 800f944:	2800      	cmp	r0, #0
 800f946:	d093      	beq.n	800f870 <_strtod_l+0x9f0>
 800f948:	e4c8      	b.n	800f2dc <_strtod_l+0x45c>
 800f94a:	bf00      	nop
 800f94c:	f3af 8000 	nop.w
 800f950:	00000000 	.word	0x00000000
 800f954:	bff00000 	.word	0xbff00000
 800f958:	00000000 	.word	0x00000000
 800f95c:	3ff00000 	.word	0x3ff00000
 800f960:	94a03595 	.word	0x94a03595
 800f964:	3fdfffff 	.word	0x3fdfffff
 800f968:	35afe535 	.word	0x35afe535
 800f96c:	3fe00000 	.word	0x3fe00000
 800f970:	000fffff 	.word	0x000fffff
 800f974:	7ff00000 	.word	0x7ff00000
 800f978:	7fefffff 	.word	0x7fefffff
 800f97c:	3ff00000 	.word	0x3ff00000
 800f980:	3fe00000 	.word	0x3fe00000
 800f984:	7fe00000 	.word	0x7fe00000
 800f988:	7c9fffff 	.word	0x7c9fffff
 800f98c:	9b08      	ldr	r3, [sp, #32]
 800f98e:	b323      	cbz	r3, 800f9da <_strtod_l+0xb5a>
 800f990:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800f994:	d821      	bhi.n	800f9da <_strtod_l+0xb5a>
 800f996:	a328      	add	r3, pc, #160	@ (adr r3, 800fa38 <_strtod_l+0xbb8>)
 800f998:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f99c:	4630      	mov	r0, r6
 800f99e:	4639      	mov	r1, r7
 800f9a0:	f7f1 f8ce 	bl	8000b40 <__aeabi_dcmple>
 800f9a4:	b1a0      	cbz	r0, 800f9d0 <_strtod_l+0xb50>
 800f9a6:	4639      	mov	r1, r7
 800f9a8:	4630      	mov	r0, r6
 800f9aa:	f7f1 f925 	bl	8000bf8 <__aeabi_d2uiz>
 800f9ae:	2801      	cmp	r0, #1
 800f9b0:	bf38      	it	cc
 800f9b2:	2001      	movcc	r0, #1
 800f9b4:	f7f0 fdce 	bl	8000554 <__aeabi_ui2d>
 800f9b8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f9ba:	4606      	mov	r6, r0
 800f9bc:	460f      	mov	r7, r1
 800f9be:	b9fb      	cbnz	r3, 800fa00 <_strtod_l+0xb80>
 800f9c0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800f9c4:	9014      	str	r0, [sp, #80]	@ 0x50
 800f9c6:	9315      	str	r3, [sp, #84]	@ 0x54
 800f9c8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800f9cc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800f9d0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f9d2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800f9d6:	1b5b      	subs	r3, r3, r5
 800f9d8:	9311      	str	r3, [sp, #68]	@ 0x44
 800f9da:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800f9de:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800f9e2:	f7ff f8f1 	bl	800ebc8 <__ulp>
 800f9e6:	4650      	mov	r0, sl
 800f9e8:	ec53 2b10 	vmov	r2, r3, d0
 800f9ec:	4659      	mov	r1, fp
 800f9ee:	f7f0 fe2b 	bl	8000648 <__aeabi_dmul>
 800f9f2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800f9f6:	f7f0 fc71 	bl	80002dc <__adddf3>
 800f9fa:	4682      	mov	sl, r0
 800f9fc:	468b      	mov	fp, r1
 800f9fe:	e770      	b.n	800f8e2 <_strtod_l+0xa62>
 800fa00:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800fa04:	e7e0      	b.n	800f9c8 <_strtod_l+0xb48>
 800fa06:	a30e      	add	r3, pc, #56	@ (adr r3, 800fa40 <_strtod_l+0xbc0>)
 800fa08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa0c:	f7f1 f88e 	bl	8000b2c <__aeabi_dcmplt>
 800fa10:	e798      	b.n	800f944 <_strtod_l+0xac4>
 800fa12:	2300      	movs	r3, #0
 800fa14:	930e      	str	r3, [sp, #56]	@ 0x38
 800fa16:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800fa18:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fa1a:	6013      	str	r3, [r2, #0]
 800fa1c:	f7ff ba6d 	b.w	800eefa <_strtod_l+0x7a>
 800fa20:	2a65      	cmp	r2, #101	@ 0x65
 800fa22:	f43f ab68 	beq.w	800f0f6 <_strtod_l+0x276>
 800fa26:	2a45      	cmp	r2, #69	@ 0x45
 800fa28:	f43f ab65 	beq.w	800f0f6 <_strtod_l+0x276>
 800fa2c:	2301      	movs	r3, #1
 800fa2e:	f7ff bba0 	b.w	800f172 <_strtod_l+0x2f2>
 800fa32:	bf00      	nop
 800fa34:	f3af 8000 	nop.w
 800fa38:	ffc00000 	.word	0xffc00000
 800fa3c:	41dfffff 	.word	0x41dfffff
 800fa40:	94a03595 	.word	0x94a03595
 800fa44:	3fcfffff 	.word	0x3fcfffff

0800fa48 <_strtod_r>:
 800fa48:	4b01      	ldr	r3, [pc, #4]	@ (800fa50 <_strtod_r+0x8>)
 800fa4a:	f7ff ba19 	b.w	800ee80 <_strtod_l>
 800fa4e:	bf00      	nop
 800fa50:	2000006c 	.word	0x2000006c

0800fa54 <_strtol_l.isra.0>:
 800fa54:	2b24      	cmp	r3, #36	@ 0x24
 800fa56:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fa5a:	4686      	mov	lr, r0
 800fa5c:	4690      	mov	r8, r2
 800fa5e:	d801      	bhi.n	800fa64 <_strtol_l.isra.0+0x10>
 800fa60:	2b01      	cmp	r3, #1
 800fa62:	d106      	bne.n	800fa72 <_strtol_l.isra.0+0x1e>
 800fa64:	f7fd fda8 	bl	800d5b8 <__errno>
 800fa68:	2316      	movs	r3, #22
 800fa6a:	6003      	str	r3, [r0, #0]
 800fa6c:	2000      	movs	r0, #0
 800fa6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fa72:	4834      	ldr	r0, [pc, #208]	@ (800fb44 <_strtol_l.isra.0+0xf0>)
 800fa74:	460d      	mov	r5, r1
 800fa76:	462a      	mov	r2, r5
 800fa78:	f815 4b01 	ldrb.w	r4, [r5], #1
 800fa7c:	5d06      	ldrb	r6, [r0, r4]
 800fa7e:	f016 0608 	ands.w	r6, r6, #8
 800fa82:	d1f8      	bne.n	800fa76 <_strtol_l.isra.0+0x22>
 800fa84:	2c2d      	cmp	r4, #45	@ 0x2d
 800fa86:	d110      	bne.n	800faaa <_strtol_l.isra.0+0x56>
 800fa88:	782c      	ldrb	r4, [r5, #0]
 800fa8a:	2601      	movs	r6, #1
 800fa8c:	1c95      	adds	r5, r2, #2
 800fa8e:	f033 0210 	bics.w	r2, r3, #16
 800fa92:	d115      	bne.n	800fac0 <_strtol_l.isra.0+0x6c>
 800fa94:	2c30      	cmp	r4, #48	@ 0x30
 800fa96:	d10d      	bne.n	800fab4 <_strtol_l.isra.0+0x60>
 800fa98:	782a      	ldrb	r2, [r5, #0]
 800fa9a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800fa9e:	2a58      	cmp	r2, #88	@ 0x58
 800faa0:	d108      	bne.n	800fab4 <_strtol_l.isra.0+0x60>
 800faa2:	786c      	ldrb	r4, [r5, #1]
 800faa4:	3502      	adds	r5, #2
 800faa6:	2310      	movs	r3, #16
 800faa8:	e00a      	b.n	800fac0 <_strtol_l.isra.0+0x6c>
 800faaa:	2c2b      	cmp	r4, #43	@ 0x2b
 800faac:	bf04      	itt	eq
 800faae:	782c      	ldrbeq	r4, [r5, #0]
 800fab0:	1c95      	addeq	r5, r2, #2
 800fab2:	e7ec      	b.n	800fa8e <_strtol_l.isra.0+0x3a>
 800fab4:	2b00      	cmp	r3, #0
 800fab6:	d1f6      	bne.n	800faa6 <_strtol_l.isra.0+0x52>
 800fab8:	2c30      	cmp	r4, #48	@ 0x30
 800faba:	bf14      	ite	ne
 800fabc:	230a      	movne	r3, #10
 800fabe:	2308      	moveq	r3, #8
 800fac0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800fac4:	f10c 3cff 	add.w	ip, ip, #4294967295
 800fac8:	2200      	movs	r2, #0
 800faca:	fbbc f9f3 	udiv	r9, ip, r3
 800face:	4610      	mov	r0, r2
 800fad0:	fb03 ca19 	mls	sl, r3, r9, ip
 800fad4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800fad8:	2f09      	cmp	r7, #9
 800fada:	d80f      	bhi.n	800fafc <_strtol_l.isra.0+0xa8>
 800fadc:	463c      	mov	r4, r7
 800fade:	42a3      	cmp	r3, r4
 800fae0:	dd1b      	ble.n	800fb1a <_strtol_l.isra.0+0xc6>
 800fae2:	1c57      	adds	r7, r2, #1
 800fae4:	d007      	beq.n	800faf6 <_strtol_l.isra.0+0xa2>
 800fae6:	4581      	cmp	r9, r0
 800fae8:	d314      	bcc.n	800fb14 <_strtol_l.isra.0+0xc0>
 800faea:	d101      	bne.n	800faf0 <_strtol_l.isra.0+0x9c>
 800faec:	45a2      	cmp	sl, r4
 800faee:	db11      	blt.n	800fb14 <_strtol_l.isra.0+0xc0>
 800faf0:	fb00 4003 	mla	r0, r0, r3, r4
 800faf4:	2201      	movs	r2, #1
 800faf6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800fafa:	e7eb      	b.n	800fad4 <_strtol_l.isra.0+0x80>
 800fafc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800fb00:	2f19      	cmp	r7, #25
 800fb02:	d801      	bhi.n	800fb08 <_strtol_l.isra.0+0xb4>
 800fb04:	3c37      	subs	r4, #55	@ 0x37
 800fb06:	e7ea      	b.n	800fade <_strtol_l.isra.0+0x8a>
 800fb08:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800fb0c:	2f19      	cmp	r7, #25
 800fb0e:	d804      	bhi.n	800fb1a <_strtol_l.isra.0+0xc6>
 800fb10:	3c57      	subs	r4, #87	@ 0x57
 800fb12:	e7e4      	b.n	800fade <_strtol_l.isra.0+0x8a>
 800fb14:	f04f 32ff 	mov.w	r2, #4294967295
 800fb18:	e7ed      	b.n	800faf6 <_strtol_l.isra.0+0xa2>
 800fb1a:	1c53      	adds	r3, r2, #1
 800fb1c:	d108      	bne.n	800fb30 <_strtol_l.isra.0+0xdc>
 800fb1e:	2322      	movs	r3, #34	@ 0x22
 800fb20:	f8ce 3000 	str.w	r3, [lr]
 800fb24:	4660      	mov	r0, ip
 800fb26:	f1b8 0f00 	cmp.w	r8, #0
 800fb2a:	d0a0      	beq.n	800fa6e <_strtol_l.isra.0+0x1a>
 800fb2c:	1e69      	subs	r1, r5, #1
 800fb2e:	e006      	b.n	800fb3e <_strtol_l.isra.0+0xea>
 800fb30:	b106      	cbz	r6, 800fb34 <_strtol_l.isra.0+0xe0>
 800fb32:	4240      	negs	r0, r0
 800fb34:	f1b8 0f00 	cmp.w	r8, #0
 800fb38:	d099      	beq.n	800fa6e <_strtol_l.isra.0+0x1a>
 800fb3a:	2a00      	cmp	r2, #0
 800fb3c:	d1f6      	bne.n	800fb2c <_strtol_l.isra.0+0xd8>
 800fb3e:	f8c8 1000 	str.w	r1, [r8]
 800fb42:	e794      	b.n	800fa6e <_strtol_l.isra.0+0x1a>
 800fb44:	08011dd1 	.word	0x08011dd1

0800fb48 <_strtol_r>:
 800fb48:	f7ff bf84 	b.w	800fa54 <_strtol_l.isra.0>

0800fb4c <__ssputs_r>:
 800fb4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fb50:	688e      	ldr	r6, [r1, #8]
 800fb52:	461f      	mov	r7, r3
 800fb54:	42be      	cmp	r6, r7
 800fb56:	680b      	ldr	r3, [r1, #0]
 800fb58:	4682      	mov	sl, r0
 800fb5a:	460c      	mov	r4, r1
 800fb5c:	4690      	mov	r8, r2
 800fb5e:	d82d      	bhi.n	800fbbc <__ssputs_r+0x70>
 800fb60:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800fb64:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800fb68:	d026      	beq.n	800fbb8 <__ssputs_r+0x6c>
 800fb6a:	6965      	ldr	r5, [r4, #20]
 800fb6c:	6909      	ldr	r1, [r1, #16]
 800fb6e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800fb72:	eba3 0901 	sub.w	r9, r3, r1
 800fb76:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800fb7a:	1c7b      	adds	r3, r7, #1
 800fb7c:	444b      	add	r3, r9
 800fb7e:	106d      	asrs	r5, r5, #1
 800fb80:	429d      	cmp	r5, r3
 800fb82:	bf38      	it	cc
 800fb84:	461d      	movcc	r5, r3
 800fb86:	0553      	lsls	r3, r2, #21
 800fb88:	d527      	bpl.n	800fbda <__ssputs_r+0x8e>
 800fb8a:	4629      	mov	r1, r5
 800fb8c:	f7fe fc24 	bl	800e3d8 <_malloc_r>
 800fb90:	4606      	mov	r6, r0
 800fb92:	b360      	cbz	r0, 800fbee <__ssputs_r+0xa2>
 800fb94:	6921      	ldr	r1, [r4, #16]
 800fb96:	464a      	mov	r2, r9
 800fb98:	f7fd fd3b 	bl	800d612 <memcpy>
 800fb9c:	89a3      	ldrh	r3, [r4, #12]
 800fb9e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800fba2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fba6:	81a3      	strh	r3, [r4, #12]
 800fba8:	6126      	str	r6, [r4, #16]
 800fbaa:	6165      	str	r5, [r4, #20]
 800fbac:	444e      	add	r6, r9
 800fbae:	eba5 0509 	sub.w	r5, r5, r9
 800fbb2:	6026      	str	r6, [r4, #0]
 800fbb4:	60a5      	str	r5, [r4, #8]
 800fbb6:	463e      	mov	r6, r7
 800fbb8:	42be      	cmp	r6, r7
 800fbba:	d900      	bls.n	800fbbe <__ssputs_r+0x72>
 800fbbc:	463e      	mov	r6, r7
 800fbbe:	6820      	ldr	r0, [r4, #0]
 800fbc0:	4632      	mov	r2, r6
 800fbc2:	4641      	mov	r1, r8
 800fbc4:	f000 fb6a 	bl	801029c <memmove>
 800fbc8:	68a3      	ldr	r3, [r4, #8]
 800fbca:	1b9b      	subs	r3, r3, r6
 800fbcc:	60a3      	str	r3, [r4, #8]
 800fbce:	6823      	ldr	r3, [r4, #0]
 800fbd0:	4433      	add	r3, r6
 800fbd2:	6023      	str	r3, [r4, #0]
 800fbd4:	2000      	movs	r0, #0
 800fbd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fbda:	462a      	mov	r2, r5
 800fbdc:	f000 ff41 	bl	8010a62 <_realloc_r>
 800fbe0:	4606      	mov	r6, r0
 800fbe2:	2800      	cmp	r0, #0
 800fbe4:	d1e0      	bne.n	800fba8 <__ssputs_r+0x5c>
 800fbe6:	6921      	ldr	r1, [r4, #16]
 800fbe8:	4650      	mov	r0, sl
 800fbea:	f7fe fb81 	bl	800e2f0 <_free_r>
 800fbee:	230c      	movs	r3, #12
 800fbf0:	f8ca 3000 	str.w	r3, [sl]
 800fbf4:	89a3      	ldrh	r3, [r4, #12]
 800fbf6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fbfa:	81a3      	strh	r3, [r4, #12]
 800fbfc:	f04f 30ff 	mov.w	r0, #4294967295
 800fc00:	e7e9      	b.n	800fbd6 <__ssputs_r+0x8a>
	...

0800fc04 <_svfiprintf_r>:
 800fc04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc08:	4698      	mov	r8, r3
 800fc0a:	898b      	ldrh	r3, [r1, #12]
 800fc0c:	061b      	lsls	r3, r3, #24
 800fc0e:	b09d      	sub	sp, #116	@ 0x74
 800fc10:	4607      	mov	r7, r0
 800fc12:	460d      	mov	r5, r1
 800fc14:	4614      	mov	r4, r2
 800fc16:	d510      	bpl.n	800fc3a <_svfiprintf_r+0x36>
 800fc18:	690b      	ldr	r3, [r1, #16]
 800fc1a:	b973      	cbnz	r3, 800fc3a <_svfiprintf_r+0x36>
 800fc1c:	2140      	movs	r1, #64	@ 0x40
 800fc1e:	f7fe fbdb 	bl	800e3d8 <_malloc_r>
 800fc22:	6028      	str	r0, [r5, #0]
 800fc24:	6128      	str	r0, [r5, #16]
 800fc26:	b930      	cbnz	r0, 800fc36 <_svfiprintf_r+0x32>
 800fc28:	230c      	movs	r3, #12
 800fc2a:	603b      	str	r3, [r7, #0]
 800fc2c:	f04f 30ff 	mov.w	r0, #4294967295
 800fc30:	b01d      	add	sp, #116	@ 0x74
 800fc32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fc36:	2340      	movs	r3, #64	@ 0x40
 800fc38:	616b      	str	r3, [r5, #20]
 800fc3a:	2300      	movs	r3, #0
 800fc3c:	9309      	str	r3, [sp, #36]	@ 0x24
 800fc3e:	2320      	movs	r3, #32
 800fc40:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800fc44:	f8cd 800c 	str.w	r8, [sp, #12]
 800fc48:	2330      	movs	r3, #48	@ 0x30
 800fc4a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800fde8 <_svfiprintf_r+0x1e4>
 800fc4e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800fc52:	f04f 0901 	mov.w	r9, #1
 800fc56:	4623      	mov	r3, r4
 800fc58:	469a      	mov	sl, r3
 800fc5a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fc5e:	b10a      	cbz	r2, 800fc64 <_svfiprintf_r+0x60>
 800fc60:	2a25      	cmp	r2, #37	@ 0x25
 800fc62:	d1f9      	bne.n	800fc58 <_svfiprintf_r+0x54>
 800fc64:	ebba 0b04 	subs.w	fp, sl, r4
 800fc68:	d00b      	beq.n	800fc82 <_svfiprintf_r+0x7e>
 800fc6a:	465b      	mov	r3, fp
 800fc6c:	4622      	mov	r2, r4
 800fc6e:	4629      	mov	r1, r5
 800fc70:	4638      	mov	r0, r7
 800fc72:	f7ff ff6b 	bl	800fb4c <__ssputs_r>
 800fc76:	3001      	adds	r0, #1
 800fc78:	f000 80a7 	beq.w	800fdca <_svfiprintf_r+0x1c6>
 800fc7c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fc7e:	445a      	add	r2, fp
 800fc80:	9209      	str	r2, [sp, #36]	@ 0x24
 800fc82:	f89a 3000 	ldrb.w	r3, [sl]
 800fc86:	2b00      	cmp	r3, #0
 800fc88:	f000 809f 	beq.w	800fdca <_svfiprintf_r+0x1c6>
 800fc8c:	2300      	movs	r3, #0
 800fc8e:	f04f 32ff 	mov.w	r2, #4294967295
 800fc92:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fc96:	f10a 0a01 	add.w	sl, sl, #1
 800fc9a:	9304      	str	r3, [sp, #16]
 800fc9c:	9307      	str	r3, [sp, #28]
 800fc9e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800fca2:	931a      	str	r3, [sp, #104]	@ 0x68
 800fca4:	4654      	mov	r4, sl
 800fca6:	2205      	movs	r2, #5
 800fca8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fcac:	484e      	ldr	r0, [pc, #312]	@ (800fde8 <_svfiprintf_r+0x1e4>)
 800fcae:	f7f0 fab7 	bl	8000220 <memchr>
 800fcb2:	9a04      	ldr	r2, [sp, #16]
 800fcb4:	b9d8      	cbnz	r0, 800fcee <_svfiprintf_r+0xea>
 800fcb6:	06d0      	lsls	r0, r2, #27
 800fcb8:	bf44      	itt	mi
 800fcba:	2320      	movmi	r3, #32
 800fcbc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fcc0:	0711      	lsls	r1, r2, #28
 800fcc2:	bf44      	itt	mi
 800fcc4:	232b      	movmi	r3, #43	@ 0x2b
 800fcc6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fcca:	f89a 3000 	ldrb.w	r3, [sl]
 800fcce:	2b2a      	cmp	r3, #42	@ 0x2a
 800fcd0:	d015      	beq.n	800fcfe <_svfiprintf_r+0xfa>
 800fcd2:	9a07      	ldr	r2, [sp, #28]
 800fcd4:	4654      	mov	r4, sl
 800fcd6:	2000      	movs	r0, #0
 800fcd8:	f04f 0c0a 	mov.w	ip, #10
 800fcdc:	4621      	mov	r1, r4
 800fcde:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fce2:	3b30      	subs	r3, #48	@ 0x30
 800fce4:	2b09      	cmp	r3, #9
 800fce6:	d94b      	bls.n	800fd80 <_svfiprintf_r+0x17c>
 800fce8:	b1b0      	cbz	r0, 800fd18 <_svfiprintf_r+0x114>
 800fcea:	9207      	str	r2, [sp, #28]
 800fcec:	e014      	b.n	800fd18 <_svfiprintf_r+0x114>
 800fcee:	eba0 0308 	sub.w	r3, r0, r8
 800fcf2:	fa09 f303 	lsl.w	r3, r9, r3
 800fcf6:	4313      	orrs	r3, r2
 800fcf8:	9304      	str	r3, [sp, #16]
 800fcfa:	46a2      	mov	sl, r4
 800fcfc:	e7d2      	b.n	800fca4 <_svfiprintf_r+0xa0>
 800fcfe:	9b03      	ldr	r3, [sp, #12]
 800fd00:	1d19      	adds	r1, r3, #4
 800fd02:	681b      	ldr	r3, [r3, #0]
 800fd04:	9103      	str	r1, [sp, #12]
 800fd06:	2b00      	cmp	r3, #0
 800fd08:	bfbb      	ittet	lt
 800fd0a:	425b      	neglt	r3, r3
 800fd0c:	f042 0202 	orrlt.w	r2, r2, #2
 800fd10:	9307      	strge	r3, [sp, #28]
 800fd12:	9307      	strlt	r3, [sp, #28]
 800fd14:	bfb8      	it	lt
 800fd16:	9204      	strlt	r2, [sp, #16]
 800fd18:	7823      	ldrb	r3, [r4, #0]
 800fd1a:	2b2e      	cmp	r3, #46	@ 0x2e
 800fd1c:	d10a      	bne.n	800fd34 <_svfiprintf_r+0x130>
 800fd1e:	7863      	ldrb	r3, [r4, #1]
 800fd20:	2b2a      	cmp	r3, #42	@ 0x2a
 800fd22:	d132      	bne.n	800fd8a <_svfiprintf_r+0x186>
 800fd24:	9b03      	ldr	r3, [sp, #12]
 800fd26:	1d1a      	adds	r2, r3, #4
 800fd28:	681b      	ldr	r3, [r3, #0]
 800fd2a:	9203      	str	r2, [sp, #12]
 800fd2c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800fd30:	3402      	adds	r4, #2
 800fd32:	9305      	str	r3, [sp, #20]
 800fd34:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800fdf8 <_svfiprintf_r+0x1f4>
 800fd38:	7821      	ldrb	r1, [r4, #0]
 800fd3a:	2203      	movs	r2, #3
 800fd3c:	4650      	mov	r0, sl
 800fd3e:	f7f0 fa6f 	bl	8000220 <memchr>
 800fd42:	b138      	cbz	r0, 800fd54 <_svfiprintf_r+0x150>
 800fd44:	9b04      	ldr	r3, [sp, #16]
 800fd46:	eba0 000a 	sub.w	r0, r0, sl
 800fd4a:	2240      	movs	r2, #64	@ 0x40
 800fd4c:	4082      	lsls	r2, r0
 800fd4e:	4313      	orrs	r3, r2
 800fd50:	3401      	adds	r4, #1
 800fd52:	9304      	str	r3, [sp, #16]
 800fd54:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fd58:	4824      	ldr	r0, [pc, #144]	@ (800fdec <_svfiprintf_r+0x1e8>)
 800fd5a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800fd5e:	2206      	movs	r2, #6
 800fd60:	f7f0 fa5e 	bl	8000220 <memchr>
 800fd64:	2800      	cmp	r0, #0
 800fd66:	d036      	beq.n	800fdd6 <_svfiprintf_r+0x1d2>
 800fd68:	4b21      	ldr	r3, [pc, #132]	@ (800fdf0 <_svfiprintf_r+0x1ec>)
 800fd6a:	bb1b      	cbnz	r3, 800fdb4 <_svfiprintf_r+0x1b0>
 800fd6c:	9b03      	ldr	r3, [sp, #12]
 800fd6e:	3307      	adds	r3, #7
 800fd70:	f023 0307 	bic.w	r3, r3, #7
 800fd74:	3308      	adds	r3, #8
 800fd76:	9303      	str	r3, [sp, #12]
 800fd78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fd7a:	4433      	add	r3, r6
 800fd7c:	9309      	str	r3, [sp, #36]	@ 0x24
 800fd7e:	e76a      	b.n	800fc56 <_svfiprintf_r+0x52>
 800fd80:	fb0c 3202 	mla	r2, ip, r2, r3
 800fd84:	460c      	mov	r4, r1
 800fd86:	2001      	movs	r0, #1
 800fd88:	e7a8      	b.n	800fcdc <_svfiprintf_r+0xd8>
 800fd8a:	2300      	movs	r3, #0
 800fd8c:	3401      	adds	r4, #1
 800fd8e:	9305      	str	r3, [sp, #20]
 800fd90:	4619      	mov	r1, r3
 800fd92:	f04f 0c0a 	mov.w	ip, #10
 800fd96:	4620      	mov	r0, r4
 800fd98:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fd9c:	3a30      	subs	r2, #48	@ 0x30
 800fd9e:	2a09      	cmp	r2, #9
 800fda0:	d903      	bls.n	800fdaa <_svfiprintf_r+0x1a6>
 800fda2:	2b00      	cmp	r3, #0
 800fda4:	d0c6      	beq.n	800fd34 <_svfiprintf_r+0x130>
 800fda6:	9105      	str	r1, [sp, #20]
 800fda8:	e7c4      	b.n	800fd34 <_svfiprintf_r+0x130>
 800fdaa:	fb0c 2101 	mla	r1, ip, r1, r2
 800fdae:	4604      	mov	r4, r0
 800fdb0:	2301      	movs	r3, #1
 800fdb2:	e7f0      	b.n	800fd96 <_svfiprintf_r+0x192>
 800fdb4:	ab03      	add	r3, sp, #12
 800fdb6:	9300      	str	r3, [sp, #0]
 800fdb8:	462a      	mov	r2, r5
 800fdba:	4b0e      	ldr	r3, [pc, #56]	@ (800fdf4 <_svfiprintf_r+0x1f0>)
 800fdbc:	a904      	add	r1, sp, #16
 800fdbe:	4638      	mov	r0, r7
 800fdc0:	f7fc fb5a 	bl	800c478 <_printf_float>
 800fdc4:	1c42      	adds	r2, r0, #1
 800fdc6:	4606      	mov	r6, r0
 800fdc8:	d1d6      	bne.n	800fd78 <_svfiprintf_r+0x174>
 800fdca:	89ab      	ldrh	r3, [r5, #12]
 800fdcc:	065b      	lsls	r3, r3, #25
 800fdce:	f53f af2d 	bmi.w	800fc2c <_svfiprintf_r+0x28>
 800fdd2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800fdd4:	e72c      	b.n	800fc30 <_svfiprintf_r+0x2c>
 800fdd6:	ab03      	add	r3, sp, #12
 800fdd8:	9300      	str	r3, [sp, #0]
 800fdda:	462a      	mov	r2, r5
 800fddc:	4b05      	ldr	r3, [pc, #20]	@ (800fdf4 <_svfiprintf_r+0x1f0>)
 800fdde:	a904      	add	r1, sp, #16
 800fde0:	4638      	mov	r0, r7
 800fde2:	f7fc fde1 	bl	800c9a8 <_printf_i>
 800fde6:	e7ed      	b.n	800fdc4 <_svfiprintf_r+0x1c0>
 800fde8:	08011bcd 	.word	0x08011bcd
 800fdec:	08011bd7 	.word	0x08011bd7
 800fdf0:	0800c479 	.word	0x0800c479
 800fdf4:	0800fb4d 	.word	0x0800fb4d
 800fdf8:	08011bd3 	.word	0x08011bd3

0800fdfc <__sfputc_r>:
 800fdfc:	6893      	ldr	r3, [r2, #8]
 800fdfe:	3b01      	subs	r3, #1
 800fe00:	2b00      	cmp	r3, #0
 800fe02:	b410      	push	{r4}
 800fe04:	6093      	str	r3, [r2, #8]
 800fe06:	da08      	bge.n	800fe1a <__sfputc_r+0x1e>
 800fe08:	6994      	ldr	r4, [r2, #24]
 800fe0a:	42a3      	cmp	r3, r4
 800fe0c:	db01      	blt.n	800fe12 <__sfputc_r+0x16>
 800fe0e:	290a      	cmp	r1, #10
 800fe10:	d103      	bne.n	800fe1a <__sfputc_r+0x1e>
 800fe12:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fe16:	f7fd ba8a 	b.w	800d32e <__swbuf_r>
 800fe1a:	6813      	ldr	r3, [r2, #0]
 800fe1c:	1c58      	adds	r0, r3, #1
 800fe1e:	6010      	str	r0, [r2, #0]
 800fe20:	7019      	strb	r1, [r3, #0]
 800fe22:	4608      	mov	r0, r1
 800fe24:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fe28:	4770      	bx	lr

0800fe2a <__sfputs_r>:
 800fe2a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fe2c:	4606      	mov	r6, r0
 800fe2e:	460f      	mov	r7, r1
 800fe30:	4614      	mov	r4, r2
 800fe32:	18d5      	adds	r5, r2, r3
 800fe34:	42ac      	cmp	r4, r5
 800fe36:	d101      	bne.n	800fe3c <__sfputs_r+0x12>
 800fe38:	2000      	movs	r0, #0
 800fe3a:	e007      	b.n	800fe4c <__sfputs_r+0x22>
 800fe3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fe40:	463a      	mov	r2, r7
 800fe42:	4630      	mov	r0, r6
 800fe44:	f7ff ffda 	bl	800fdfc <__sfputc_r>
 800fe48:	1c43      	adds	r3, r0, #1
 800fe4a:	d1f3      	bne.n	800fe34 <__sfputs_r+0xa>
 800fe4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800fe50 <_vfiprintf_r>:
 800fe50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fe54:	460d      	mov	r5, r1
 800fe56:	b09d      	sub	sp, #116	@ 0x74
 800fe58:	4614      	mov	r4, r2
 800fe5a:	4698      	mov	r8, r3
 800fe5c:	4606      	mov	r6, r0
 800fe5e:	b118      	cbz	r0, 800fe68 <_vfiprintf_r+0x18>
 800fe60:	6a03      	ldr	r3, [r0, #32]
 800fe62:	b90b      	cbnz	r3, 800fe68 <_vfiprintf_r+0x18>
 800fe64:	f7fd f958 	bl	800d118 <__sinit>
 800fe68:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800fe6a:	07d9      	lsls	r1, r3, #31
 800fe6c:	d405      	bmi.n	800fe7a <_vfiprintf_r+0x2a>
 800fe6e:	89ab      	ldrh	r3, [r5, #12]
 800fe70:	059a      	lsls	r2, r3, #22
 800fe72:	d402      	bmi.n	800fe7a <_vfiprintf_r+0x2a>
 800fe74:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800fe76:	f7fd fbca 	bl	800d60e <__retarget_lock_acquire_recursive>
 800fe7a:	89ab      	ldrh	r3, [r5, #12]
 800fe7c:	071b      	lsls	r3, r3, #28
 800fe7e:	d501      	bpl.n	800fe84 <_vfiprintf_r+0x34>
 800fe80:	692b      	ldr	r3, [r5, #16]
 800fe82:	b99b      	cbnz	r3, 800feac <_vfiprintf_r+0x5c>
 800fe84:	4629      	mov	r1, r5
 800fe86:	4630      	mov	r0, r6
 800fe88:	f7fd fa90 	bl	800d3ac <__swsetup_r>
 800fe8c:	b170      	cbz	r0, 800feac <_vfiprintf_r+0x5c>
 800fe8e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800fe90:	07dc      	lsls	r4, r3, #31
 800fe92:	d504      	bpl.n	800fe9e <_vfiprintf_r+0x4e>
 800fe94:	f04f 30ff 	mov.w	r0, #4294967295
 800fe98:	b01d      	add	sp, #116	@ 0x74
 800fe9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fe9e:	89ab      	ldrh	r3, [r5, #12]
 800fea0:	0598      	lsls	r0, r3, #22
 800fea2:	d4f7      	bmi.n	800fe94 <_vfiprintf_r+0x44>
 800fea4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800fea6:	f7fd fbb3 	bl	800d610 <__retarget_lock_release_recursive>
 800feaa:	e7f3      	b.n	800fe94 <_vfiprintf_r+0x44>
 800feac:	2300      	movs	r3, #0
 800feae:	9309      	str	r3, [sp, #36]	@ 0x24
 800feb0:	2320      	movs	r3, #32
 800feb2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800feb6:	f8cd 800c 	str.w	r8, [sp, #12]
 800feba:	2330      	movs	r3, #48	@ 0x30
 800febc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801006c <_vfiprintf_r+0x21c>
 800fec0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800fec4:	f04f 0901 	mov.w	r9, #1
 800fec8:	4623      	mov	r3, r4
 800feca:	469a      	mov	sl, r3
 800fecc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fed0:	b10a      	cbz	r2, 800fed6 <_vfiprintf_r+0x86>
 800fed2:	2a25      	cmp	r2, #37	@ 0x25
 800fed4:	d1f9      	bne.n	800feca <_vfiprintf_r+0x7a>
 800fed6:	ebba 0b04 	subs.w	fp, sl, r4
 800feda:	d00b      	beq.n	800fef4 <_vfiprintf_r+0xa4>
 800fedc:	465b      	mov	r3, fp
 800fede:	4622      	mov	r2, r4
 800fee0:	4629      	mov	r1, r5
 800fee2:	4630      	mov	r0, r6
 800fee4:	f7ff ffa1 	bl	800fe2a <__sfputs_r>
 800fee8:	3001      	adds	r0, #1
 800feea:	f000 80a7 	beq.w	801003c <_vfiprintf_r+0x1ec>
 800feee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fef0:	445a      	add	r2, fp
 800fef2:	9209      	str	r2, [sp, #36]	@ 0x24
 800fef4:	f89a 3000 	ldrb.w	r3, [sl]
 800fef8:	2b00      	cmp	r3, #0
 800fefa:	f000 809f 	beq.w	801003c <_vfiprintf_r+0x1ec>
 800fefe:	2300      	movs	r3, #0
 800ff00:	f04f 32ff 	mov.w	r2, #4294967295
 800ff04:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ff08:	f10a 0a01 	add.w	sl, sl, #1
 800ff0c:	9304      	str	r3, [sp, #16]
 800ff0e:	9307      	str	r3, [sp, #28]
 800ff10:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ff14:	931a      	str	r3, [sp, #104]	@ 0x68
 800ff16:	4654      	mov	r4, sl
 800ff18:	2205      	movs	r2, #5
 800ff1a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ff1e:	4853      	ldr	r0, [pc, #332]	@ (801006c <_vfiprintf_r+0x21c>)
 800ff20:	f7f0 f97e 	bl	8000220 <memchr>
 800ff24:	9a04      	ldr	r2, [sp, #16]
 800ff26:	b9d8      	cbnz	r0, 800ff60 <_vfiprintf_r+0x110>
 800ff28:	06d1      	lsls	r1, r2, #27
 800ff2a:	bf44      	itt	mi
 800ff2c:	2320      	movmi	r3, #32
 800ff2e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ff32:	0713      	lsls	r3, r2, #28
 800ff34:	bf44      	itt	mi
 800ff36:	232b      	movmi	r3, #43	@ 0x2b
 800ff38:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ff3c:	f89a 3000 	ldrb.w	r3, [sl]
 800ff40:	2b2a      	cmp	r3, #42	@ 0x2a
 800ff42:	d015      	beq.n	800ff70 <_vfiprintf_r+0x120>
 800ff44:	9a07      	ldr	r2, [sp, #28]
 800ff46:	4654      	mov	r4, sl
 800ff48:	2000      	movs	r0, #0
 800ff4a:	f04f 0c0a 	mov.w	ip, #10
 800ff4e:	4621      	mov	r1, r4
 800ff50:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ff54:	3b30      	subs	r3, #48	@ 0x30
 800ff56:	2b09      	cmp	r3, #9
 800ff58:	d94b      	bls.n	800fff2 <_vfiprintf_r+0x1a2>
 800ff5a:	b1b0      	cbz	r0, 800ff8a <_vfiprintf_r+0x13a>
 800ff5c:	9207      	str	r2, [sp, #28]
 800ff5e:	e014      	b.n	800ff8a <_vfiprintf_r+0x13a>
 800ff60:	eba0 0308 	sub.w	r3, r0, r8
 800ff64:	fa09 f303 	lsl.w	r3, r9, r3
 800ff68:	4313      	orrs	r3, r2
 800ff6a:	9304      	str	r3, [sp, #16]
 800ff6c:	46a2      	mov	sl, r4
 800ff6e:	e7d2      	b.n	800ff16 <_vfiprintf_r+0xc6>
 800ff70:	9b03      	ldr	r3, [sp, #12]
 800ff72:	1d19      	adds	r1, r3, #4
 800ff74:	681b      	ldr	r3, [r3, #0]
 800ff76:	9103      	str	r1, [sp, #12]
 800ff78:	2b00      	cmp	r3, #0
 800ff7a:	bfbb      	ittet	lt
 800ff7c:	425b      	neglt	r3, r3
 800ff7e:	f042 0202 	orrlt.w	r2, r2, #2
 800ff82:	9307      	strge	r3, [sp, #28]
 800ff84:	9307      	strlt	r3, [sp, #28]
 800ff86:	bfb8      	it	lt
 800ff88:	9204      	strlt	r2, [sp, #16]
 800ff8a:	7823      	ldrb	r3, [r4, #0]
 800ff8c:	2b2e      	cmp	r3, #46	@ 0x2e
 800ff8e:	d10a      	bne.n	800ffa6 <_vfiprintf_r+0x156>
 800ff90:	7863      	ldrb	r3, [r4, #1]
 800ff92:	2b2a      	cmp	r3, #42	@ 0x2a
 800ff94:	d132      	bne.n	800fffc <_vfiprintf_r+0x1ac>
 800ff96:	9b03      	ldr	r3, [sp, #12]
 800ff98:	1d1a      	adds	r2, r3, #4
 800ff9a:	681b      	ldr	r3, [r3, #0]
 800ff9c:	9203      	str	r2, [sp, #12]
 800ff9e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ffa2:	3402      	adds	r4, #2
 800ffa4:	9305      	str	r3, [sp, #20]
 800ffa6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801007c <_vfiprintf_r+0x22c>
 800ffaa:	7821      	ldrb	r1, [r4, #0]
 800ffac:	2203      	movs	r2, #3
 800ffae:	4650      	mov	r0, sl
 800ffb0:	f7f0 f936 	bl	8000220 <memchr>
 800ffb4:	b138      	cbz	r0, 800ffc6 <_vfiprintf_r+0x176>
 800ffb6:	9b04      	ldr	r3, [sp, #16]
 800ffb8:	eba0 000a 	sub.w	r0, r0, sl
 800ffbc:	2240      	movs	r2, #64	@ 0x40
 800ffbe:	4082      	lsls	r2, r0
 800ffc0:	4313      	orrs	r3, r2
 800ffc2:	3401      	adds	r4, #1
 800ffc4:	9304      	str	r3, [sp, #16]
 800ffc6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ffca:	4829      	ldr	r0, [pc, #164]	@ (8010070 <_vfiprintf_r+0x220>)
 800ffcc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ffd0:	2206      	movs	r2, #6
 800ffd2:	f7f0 f925 	bl	8000220 <memchr>
 800ffd6:	2800      	cmp	r0, #0
 800ffd8:	d03f      	beq.n	801005a <_vfiprintf_r+0x20a>
 800ffda:	4b26      	ldr	r3, [pc, #152]	@ (8010074 <_vfiprintf_r+0x224>)
 800ffdc:	bb1b      	cbnz	r3, 8010026 <_vfiprintf_r+0x1d6>
 800ffde:	9b03      	ldr	r3, [sp, #12]
 800ffe0:	3307      	adds	r3, #7
 800ffe2:	f023 0307 	bic.w	r3, r3, #7
 800ffe6:	3308      	adds	r3, #8
 800ffe8:	9303      	str	r3, [sp, #12]
 800ffea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ffec:	443b      	add	r3, r7
 800ffee:	9309      	str	r3, [sp, #36]	@ 0x24
 800fff0:	e76a      	b.n	800fec8 <_vfiprintf_r+0x78>
 800fff2:	fb0c 3202 	mla	r2, ip, r2, r3
 800fff6:	460c      	mov	r4, r1
 800fff8:	2001      	movs	r0, #1
 800fffa:	e7a8      	b.n	800ff4e <_vfiprintf_r+0xfe>
 800fffc:	2300      	movs	r3, #0
 800fffe:	3401      	adds	r4, #1
 8010000:	9305      	str	r3, [sp, #20]
 8010002:	4619      	mov	r1, r3
 8010004:	f04f 0c0a 	mov.w	ip, #10
 8010008:	4620      	mov	r0, r4
 801000a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801000e:	3a30      	subs	r2, #48	@ 0x30
 8010010:	2a09      	cmp	r2, #9
 8010012:	d903      	bls.n	801001c <_vfiprintf_r+0x1cc>
 8010014:	2b00      	cmp	r3, #0
 8010016:	d0c6      	beq.n	800ffa6 <_vfiprintf_r+0x156>
 8010018:	9105      	str	r1, [sp, #20]
 801001a:	e7c4      	b.n	800ffa6 <_vfiprintf_r+0x156>
 801001c:	fb0c 2101 	mla	r1, ip, r1, r2
 8010020:	4604      	mov	r4, r0
 8010022:	2301      	movs	r3, #1
 8010024:	e7f0      	b.n	8010008 <_vfiprintf_r+0x1b8>
 8010026:	ab03      	add	r3, sp, #12
 8010028:	9300      	str	r3, [sp, #0]
 801002a:	462a      	mov	r2, r5
 801002c:	4b12      	ldr	r3, [pc, #72]	@ (8010078 <_vfiprintf_r+0x228>)
 801002e:	a904      	add	r1, sp, #16
 8010030:	4630      	mov	r0, r6
 8010032:	f7fc fa21 	bl	800c478 <_printf_float>
 8010036:	4607      	mov	r7, r0
 8010038:	1c78      	adds	r0, r7, #1
 801003a:	d1d6      	bne.n	800ffea <_vfiprintf_r+0x19a>
 801003c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801003e:	07d9      	lsls	r1, r3, #31
 8010040:	d405      	bmi.n	801004e <_vfiprintf_r+0x1fe>
 8010042:	89ab      	ldrh	r3, [r5, #12]
 8010044:	059a      	lsls	r2, r3, #22
 8010046:	d402      	bmi.n	801004e <_vfiprintf_r+0x1fe>
 8010048:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801004a:	f7fd fae1 	bl	800d610 <__retarget_lock_release_recursive>
 801004e:	89ab      	ldrh	r3, [r5, #12]
 8010050:	065b      	lsls	r3, r3, #25
 8010052:	f53f af1f 	bmi.w	800fe94 <_vfiprintf_r+0x44>
 8010056:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010058:	e71e      	b.n	800fe98 <_vfiprintf_r+0x48>
 801005a:	ab03      	add	r3, sp, #12
 801005c:	9300      	str	r3, [sp, #0]
 801005e:	462a      	mov	r2, r5
 8010060:	4b05      	ldr	r3, [pc, #20]	@ (8010078 <_vfiprintf_r+0x228>)
 8010062:	a904      	add	r1, sp, #16
 8010064:	4630      	mov	r0, r6
 8010066:	f7fc fc9f 	bl	800c9a8 <_printf_i>
 801006a:	e7e4      	b.n	8010036 <_vfiprintf_r+0x1e6>
 801006c:	08011bcd 	.word	0x08011bcd
 8010070:	08011bd7 	.word	0x08011bd7
 8010074:	0800c479 	.word	0x0800c479
 8010078:	0800fe2b 	.word	0x0800fe2b
 801007c:	08011bd3 	.word	0x08011bd3

08010080 <__sflush_r>:
 8010080:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010084:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010088:	0716      	lsls	r6, r2, #28
 801008a:	4605      	mov	r5, r0
 801008c:	460c      	mov	r4, r1
 801008e:	d454      	bmi.n	801013a <__sflush_r+0xba>
 8010090:	684b      	ldr	r3, [r1, #4]
 8010092:	2b00      	cmp	r3, #0
 8010094:	dc02      	bgt.n	801009c <__sflush_r+0x1c>
 8010096:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8010098:	2b00      	cmp	r3, #0
 801009a:	dd48      	ble.n	801012e <__sflush_r+0xae>
 801009c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801009e:	2e00      	cmp	r6, #0
 80100a0:	d045      	beq.n	801012e <__sflush_r+0xae>
 80100a2:	2300      	movs	r3, #0
 80100a4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80100a8:	682f      	ldr	r7, [r5, #0]
 80100aa:	6a21      	ldr	r1, [r4, #32]
 80100ac:	602b      	str	r3, [r5, #0]
 80100ae:	d030      	beq.n	8010112 <__sflush_r+0x92>
 80100b0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80100b2:	89a3      	ldrh	r3, [r4, #12]
 80100b4:	0759      	lsls	r1, r3, #29
 80100b6:	d505      	bpl.n	80100c4 <__sflush_r+0x44>
 80100b8:	6863      	ldr	r3, [r4, #4]
 80100ba:	1ad2      	subs	r2, r2, r3
 80100bc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80100be:	b10b      	cbz	r3, 80100c4 <__sflush_r+0x44>
 80100c0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80100c2:	1ad2      	subs	r2, r2, r3
 80100c4:	2300      	movs	r3, #0
 80100c6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80100c8:	6a21      	ldr	r1, [r4, #32]
 80100ca:	4628      	mov	r0, r5
 80100cc:	47b0      	blx	r6
 80100ce:	1c43      	adds	r3, r0, #1
 80100d0:	89a3      	ldrh	r3, [r4, #12]
 80100d2:	d106      	bne.n	80100e2 <__sflush_r+0x62>
 80100d4:	6829      	ldr	r1, [r5, #0]
 80100d6:	291d      	cmp	r1, #29
 80100d8:	d82b      	bhi.n	8010132 <__sflush_r+0xb2>
 80100da:	4a2a      	ldr	r2, [pc, #168]	@ (8010184 <__sflush_r+0x104>)
 80100dc:	40ca      	lsrs	r2, r1
 80100de:	07d6      	lsls	r6, r2, #31
 80100e0:	d527      	bpl.n	8010132 <__sflush_r+0xb2>
 80100e2:	2200      	movs	r2, #0
 80100e4:	6062      	str	r2, [r4, #4]
 80100e6:	04d9      	lsls	r1, r3, #19
 80100e8:	6922      	ldr	r2, [r4, #16]
 80100ea:	6022      	str	r2, [r4, #0]
 80100ec:	d504      	bpl.n	80100f8 <__sflush_r+0x78>
 80100ee:	1c42      	adds	r2, r0, #1
 80100f0:	d101      	bne.n	80100f6 <__sflush_r+0x76>
 80100f2:	682b      	ldr	r3, [r5, #0]
 80100f4:	b903      	cbnz	r3, 80100f8 <__sflush_r+0x78>
 80100f6:	6560      	str	r0, [r4, #84]	@ 0x54
 80100f8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80100fa:	602f      	str	r7, [r5, #0]
 80100fc:	b1b9      	cbz	r1, 801012e <__sflush_r+0xae>
 80100fe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010102:	4299      	cmp	r1, r3
 8010104:	d002      	beq.n	801010c <__sflush_r+0x8c>
 8010106:	4628      	mov	r0, r5
 8010108:	f7fe f8f2 	bl	800e2f0 <_free_r>
 801010c:	2300      	movs	r3, #0
 801010e:	6363      	str	r3, [r4, #52]	@ 0x34
 8010110:	e00d      	b.n	801012e <__sflush_r+0xae>
 8010112:	2301      	movs	r3, #1
 8010114:	4628      	mov	r0, r5
 8010116:	47b0      	blx	r6
 8010118:	4602      	mov	r2, r0
 801011a:	1c50      	adds	r0, r2, #1
 801011c:	d1c9      	bne.n	80100b2 <__sflush_r+0x32>
 801011e:	682b      	ldr	r3, [r5, #0]
 8010120:	2b00      	cmp	r3, #0
 8010122:	d0c6      	beq.n	80100b2 <__sflush_r+0x32>
 8010124:	2b1d      	cmp	r3, #29
 8010126:	d001      	beq.n	801012c <__sflush_r+0xac>
 8010128:	2b16      	cmp	r3, #22
 801012a:	d11e      	bne.n	801016a <__sflush_r+0xea>
 801012c:	602f      	str	r7, [r5, #0]
 801012e:	2000      	movs	r0, #0
 8010130:	e022      	b.n	8010178 <__sflush_r+0xf8>
 8010132:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010136:	b21b      	sxth	r3, r3
 8010138:	e01b      	b.n	8010172 <__sflush_r+0xf2>
 801013a:	690f      	ldr	r7, [r1, #16]
 801013c:	2f00      	cmp	r7, #0
 801013e:	d0f6      	beq.n	801012e <__sflush_r+0xae>
 8010140:	0793      	lsls	r3, r2, #30
 8010142:	680e      	ldr	r6, [r1, #0]
 8010144:	bf08      	it	eq
 8010146:	694b      	ldreq	r3, [r1, #20]
 8010148:	600f      	str	r7, [r1, #0]
 801014a:	bf18      	it	ne
 801014c:	2300      	movne	r3, #0
 801014e:	eba6 0807 	sub.w	r8, r6, r7
 8010152:	608b      	str	r3, [r1, #8]
 8010154:	f1b8 0f00 	cmp.w	r8, #0
 8010158:	dde9      	ble.n	801012e <__sflush_r+0xae>
 801015a:	6a21      	ldr	r1, [r4, #32]
 801015c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801015e:	4643      	mov	r3, r8
 8010160:	463a      	mov	r2, r7
 8010162:	4628      	mov	r0, r5
 8010164:	47b0      	blx	r6
 8010166:	2800      	cmp	r0, #0
 8010168:	dc08      	bgt.n	801017c <__sflush_r+0xfc>
 801016a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801016e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010172:	81a3      	strh	r3, [r4, #12]
 8010174:	f04f 30ff 	mov.w	r0, #4294967295
 8010178:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801017c:	4407      	add	r7, r0
 801017e:	eba8 0800 	sub.w	r8, r8, r0
 8010182:	e7e7      	b.n	8010154 <__sflush_r+0xd4>
 8010184:	20400001 	.word	0x20400001

08010188 <_fflush_r>:
 8010188:	b538      	push	{r3, r4, r5, lr}
 801018a:	690b      	ldr	r3, [r1, #16]
 801018c:	4605      	mov	r5, r0
 801018e:	460c      	mov	r4, r1
 8010190:	b913      	cbnz	r3, 8010198 <_fflush_r+0x10>
 8010192:	2500      	movs	r5, #0
 8010194:	4628      	mov	r0, r5
 8010196:	bd38      	pop	{r3, r4, r5, pc}
 8010198:	b118      	cbz	r0, 80101a2 <_fflush_r+0x1a>
 801019a:	6a03      	ldr	r3, [r0, #32]
 801019c:	b90b      	cbnz	r3, 80101a2 <_fflush_r+0x1a>
 801019e:	f7fc ffbb 	bl	800d118 <__sinit>
 80101a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80101a6:	2b00      	cmp	r3, #0
 80101a8:	d0f3      	beq.n	8010192 <_fflush_r+0xa>
 80101aa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80101ac:	07d0      	lsls	r0, r2, #31
 80101ae:	d404      	bmi.n	80101ba <_fflush_r+0x32>
 80101b0:	0599      	lsls	r1, r3, #22
 80101b2:	d402      	bmi.n	80101ba <_fflush_r+0x32>
 80101b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80101b6:	f7fd fa2a 	bl	800d60e <__retarget_lock_acquire_recursive>
 80101ba:	4628      	mov	r0, r5
 80101bc:	4621      	mov	r1, r4
 80101be:	f7ff ff5f 	bl	8010080 <__sflush_r>
 80101c2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80101c4:	07da      	lsls	r2, r3, #31
 80101c6:	4605      	mov	r5, r0
 80101c8:	d4e4      	bmi.n	8010194 <_fflush_r+0xc>
 80101ca:	89a3      	ldrh	r3, [r4, #12]
 80101cc:	059b      	lsls	r3, r3, #22
 80101ce:	d4e1      	bmi.n	8010194 <_fflush_r+0xc>
 80101d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80101d2:	f7fd fa1d 	bl	800d610 <__retarget_lock_release_recursive>
 80101d6:	e7dd      	b.n	8010194 <_fflush_r+0xc>

080101d8 <__swhatbuf_r>:
 80101d8:	b570      	push	{r4, r5, r6, lr}
 80101da:	460c      	mov	r4, r1
 80101dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80101e0:	2900      	cmp	r1, #0
 80101e2:	b096      	sub	sp, #88	@ 0x58
 80101e4:	4615      	mov	r5, r2
 80101e6:	461e      	mov	r6, r3
 80101e8:	da0d      	bge.n	8010206 <__swhatbuf_r+0x2e>
 80101ea:	89a3      	ldrh	r3, [r4, #12]
 80101ec:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80101f0:	f04f 0100 	mov.w	r1, #0
 80101f4:	bf14      	ite	ne
 80101f6:	2340      	movne	r3, #64	@ 0x40
 80101f8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80101fc:	2000      	movs	r0, #0
 80101fe:	6031      	str	r1, [r6, #0]
 8010200:	602b      	str	r3, [r5, #0]
 8010202:	b016      	add	sp, #88	@ 0x58
 8010204:	bd70      	pop	{r4, r5, r6, pc}
 8010206:	466a      	mov	r2, sp
 8010208:	f000 f874 	bl	80102f4 <_fstat_r>
 801020c:	2800      	cmp	r0, #0
 801020e:	dbec      	blt.n	80101ea <__swhatbuf_r+0x12>
 8010210:	9901      	ldr	r1, [sp, #4]
 8010212:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8010216:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801021a:	4259      	negs	r1, r3
 801021c:	4159      	adcs	r1, r3
 801021e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010222:	e7eb      	b.n	80101fc <__swhatbuf_r+0x24>

08010224 <__smakebuf_r>:
 8010224:	898b      	ldrh	r3, [r1, #12]
 8010226:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010228:	079d      	lsls	r5, r3, #30
 801022a:	4606      	mov	r6, r0
 801022c:	460c      	mov	r4, r1
 801022e:	d507      	bpl.n	8010240 <__smakebuf_r+0x1c>
 8010230:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8010234:	6023      	str	r3, [r4, #0]
 8010236:	6123      	str	r3, [r4, #16]
 8010238:	2301      	movs	r3, #1
 801023a:	6163      	str	r3, [r4, #20]
 801023c:	b003      	add	sp, #12
 801023e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010240:	ab01      	add	r3, sp, #4
 8010242:	466a      	mov	r2, sp
 8010244:	f7ff ffc8 	bl	80101d8 <__swhatbuf_r>
 8010248:	9f00      	ldr	r7, [sp, #0]
 801024a:	4605      	mov	r5, r0
 801024c:	4639      	mov	r1, r7
 801024e:	4630      	mov	r0, r6
 8010250:	f7fe f8c2 	bl	800e3d8 <_malloc_r>
 8010254:	b948      	cbnz	r0, 801026a <__smakebuf_r+0x46>
 8010256:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801025a:	059a      	lsls	r2, r3, #22
 801025c:	d4ee      	bmi.n	801023c <__smakebuf_r+0x18>
 801025e:	f023 0303 	bic.w	r3, r3, #3
 8010262:	f043 0302 	orr.w	r3, r3, #2
 8010266:	81a3      	strh	r3, [r4, #12]
 8010268:	e7e2      	b.n	8010230 <__smakebuf_r+0xc>
 801026a:	89a3      	ldrh	r3, [r4, #12]
 801026c:	6020      	str	r0, [r4, #0]
 801026e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010272:	81a3      	strh	r3, [r4, #12]
 8010274:	9b01      	ldr	r3, [sp, #4]
 8010276:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801027a:	b15b      	cbz	r3, 8010294 <__smakebuf_r+0x70>
 801027c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010280:	4630      	mov	r0, r6
 8010282:	f000 f849 	bl	8010318 <_isatty_r>
 8010286:	b128      	cbz	r0, 8010294 <__smakebuf_r+0x70>
 8010288:	89a3      	ldrh	r3, [r4, #12]
 801028a:	f023 0303 	bic.w	r3, r3, #3
 801028e:	f043 0301 	orr.w	r3, r3, #1
 8010292:	81a3      	strh	r3, [r4, #12]
 8010294:	89a3      	ldrh	r3, [r4, #12]
 8010296:	431d      	orrs	r5, r3
 8010298:	81a5      	strh	r5, [r4, #12]
 801029a:	e7cf      	b.n	801023c <__smakebuf_r+0x18>

0801029c <memmove>:
 801029c:	4288      	cmp	r0, r1
 801029e:	b510      	push	{r4, lr}
 80102a0:	eb01 0402 	add.w	r4, r1, r2
 80102a4:	d902      	bls.n	80102ac <memmove+0x10>
 80102a6:	4284      	cmp	r4, r0
 80102a8:	4623      	mov	r3, r4
 80102aa:	d807      	bhi.n	80102bc <memmove+0x20>
 80102ac:	1e43      	subs	r3, r0, #1
 80102ae:	42a1      	cmp	r1, r4
 80102b0:	d008      	beq.n	80102c4 <memmove+0x28>
 80102b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80102b6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80102ba:	e7f8      	b.n	80102ae <memmove+0x12>
 80102bc:	4402      	add	r2, r0
 80102be:	4601      	mov	r1, r0
 80102c0:	428a      	cmp	r2, r1
 80102c2:	d100      	bne.n	80102c6 <memmove+0x2a>
 80102c4:	bd10      	pop	{r4, pc}
 80102c6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80102ca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80102ce:	e7f7      	b.n	80102c0 <memmove+0x24>

080102d0 <strncmp>:
 80102d0:	b510      	push	{r4, lr}
 80102d2:	b16a      	cbz	r2, 80102f0 <strncmp+0x20>
 80102d4:	3901      	subs	r1, #1
 80102d6:	1884      	adds	r4, r0, r2
 80102d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80102dc:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80102e0:	429a      	cmp	r2, r3
 80102e2:	d103      	bne.n	80102ec <strncmp+0x1c>
 80102e4:	42a0      	cmp	r0, r4
 80102e6:	d001      	beq.n	80102ec <strncmp+0x1c>
 80102e8:	2a00      	cmp	r2, #0
 80102ea:	d1f5      	bne.n	80102d8 <strncmp+0x8>
 80102ec:	1ad0      	subs	r0, r2, r3
 80102ee:	bd10      	pop	{r4, pc}
 80102f0:	4610      	mov	r0, r2
 80102f2:	e7fc      	b.n	80102ee <strncmp+0x1e>

080102f4 <_fstat_r>:
 80102f4:	b538      	push	{r3, r4, r5, lr}
 80102f6:	4d07      	ldr	r5, [pc, #28]	@ (8010314 <_fstat_r+0x20>)
 80102f8:	2300      	movs	r3, #0
 80102fa:	4604      	mov	r4, r0
 80102fc:	4608      	mov	r0, r1
 80102fe:	4611      	mov	r1, r2
 8010300:	602b      	str	r3, [r5, #0]
 8010302:	f7f4 f8e5 	bl	80044d0 <_fstat>
 8010306:	1c43      	adds	r3, r0, #1
 8010308:	d102      	bne.n	8010310 <_fstat_r+0x1c>
 801030a:	682b      	ldr	r3, [r5, #0]
 801030c:	b103      	cbz	r3, 8010310 <_fstat_r+0x1c>
 801030e:	6023      	str	r3, [r4, #0]
 8010310:	bd38      	pop	{r3, r4, r5, pc}
 8010312:	bf00      	nop
 8010314:	20006060 	.word	0x20006060

08010318 <_isatty_r>:
 8010318:	b538      	push	{r3, r4, r5, lr}
 801031a:	4d06      	ldr	r5, [pc, #24]	@ (8010334 <_isatty_r+0x1c>)
 801031c:	2300      	movs	r3, #0
 801031e:	4604      	mov	r4, r0
 8010320:	4608      	mov	r0, r1
 8010322:	602b      	str	r3, [r5, #0]
 8010324:	f7f4 f8e4 	bl	80044f0 <_isatty>
 8010328:	1c43      	adds	r3, r0, #1
 801032a:	d102      	bne.n	8010332 <_isatty_r+0x1a>
 801032c:	682b      	ldr	r3, [r5, #0]
 801032e:	b103      	cbz	r3, 8010332 <_isatty_r+0x1a>
 8010330:	6023      	str	r3, [r4, #0]
 8010332:	bd38      	pop	{r3, r4, r5, pc}
 8010334:	20006060 	.word	0x20006060

08010338 <_sbrk_r>:
 8010338:	b538      	push	{r3, r4, r5, lr}
 801033a:	4d06      	ldr	r5, [pc, #24]	@ (8010354 <_sbrk_r+0x1c>)
 801033c:	2300      	movs	r3, #0
 801033e:	4604      	mov	r4, r0
 8010340:	4608      	mov	r0, r1
 8010342:	602b      	str	r3, [r5, #0]
 8010344:	f7f4 f8ec 	bl	8004520 <_sbrk>
 8010348:	1c43      	adds	r3, r0, #1
 801034a:	d102      	bne.n	8010352 <_sbrk_r+0x1a>
 801034c:	682b      	ldr	r3, [r5, #0]
 801034e:	b103      	cbz	r3, 8010352 <_sbrk_r+0x1a>
 8010350:	6023      	str	r3, [r4, #0]
 8010352:	bd38      	pop	{r3, r4, r5, pc}
 8010354:	20006060 	.word	0x20006060

08010358 <nan>:
 8010358:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8010360 <nan+0x8>
 801035c:	4770      	bx	lr
 801035e:	bf00      	nop
 8010360:	00000000 	.word	0x00000000
 8010364:	7ff80000 	.word	0x7ff80000

08010368 <__assert_func>:
 8010368:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801036a:	4614      	mov	r4, r2
 801036c:	461a      	mov	r2, r3
 801036e:	4b09      	ldr	r3, [pc, #36]	@ (8010394 <__assert_func+0x2c>)
 8010370:	681b      	ldr	r3, [r3, #0]
 8010372:	4605      	mov	r5, r0
 8010374:	68d8      	ldr	r0, [r3, #12]
 8010376:	b14c      	cbz	r4, 801038c <__assert_func+0x24>
 8010378:	4b07      	ldr	r3, [pc, #28]	@ (8010398 <__assert_func+0x30>)
 801037a:	9100      	str	r1, [sp, #0]
 801037c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8010380:	4906      	ldr	r1, [pc, #24]	@ (801039c <__assert_func+0x34>)
 8010382:	462b      	mov	r3, r5
 8010384:	f000 fba8 	bl	8010ad8 <fiprintf>
 8010388:	f000 fbb8 	bl	8010afc <abort>
 801038c:	4b04      	ldr	r3, [pc, #16]	@ (80103a0 <__assert_func+0x38>)
 801038e:	461c      	mov	r4, r3
 8010390:	e7f3      	b.n	801037a <__assert_func+0x12>
 8010392:	bf00      	nop
 8010394:	2000001c 	.word	0x2000001c
 8010398:	08011be6 	.word	0x08011be6
 801039c:	08011bf3 	.word	0x08011bf3
 80103a0:	08011c21 	.word	0x08011c21

080103a4 <_calloc_r>:
 80103a4:	b570      	push	{r4, r5, r6, lr}
 80103a6:	fba1 5402 	umull	r5, r4, r1, r2
 80103aa:	b934      	cbnz	r4, 80103ba <_calloc_r+0x16>
 80103ac:	4629      	mov	r1, r5
 80103ae:	f7fe f813 	bl	800e3d8 <_malloc_r>
 80103b2:	4606      	mov	r6, r0
 80103b4:	b928      	cbnz	r0, 80103c2 <_calloc_r+0x1e>
 80103b6:	4630      	mov	r0, r6
 80103b8:	bd70      	pop	{r4, r5, r6, pc}
 80103ba:	220c      	movs	r2, #12
 80103bc:	6002      	str	r2, [r0, #0]
 80103be:	2600      	movs	r6, #0
 80103c0:	e7f9      	b.n	80103b6 <_calloc_r+0x12>
 80103c2:	462a      	mov	r2, r5
 80103c4:	4621      	mov	r1, r4
 80103c6:	f7fd f847 	bl	800d458 <memset>
 80103ca:	e7f4      	b.n	80103b6 <_calloc_r+0x12>

080103cc <rshift>:
 80103cc:	6903      	ldr	r3, [r0, #16]
 80103ce:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80103d2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80103d6:	ea4f 1261 	mov.w	r2, r1, asr #5
 80103da:	f100 0414 	add.w	r4, r0, #20
 80103de:	dd45      	ble.n	801046c <rshift+0xa0>
 80103e0:	f011 011f 	ands.w	r1, r1, #31
 80103e4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80103e8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80103ec:	d10c      	bne.n	8010408 <rshift+0x3c>
 80103ee:	f100 0710 	add.w	r7, r0, #16
 80103f2:	4629      	mov	r1, r5
 80103f4:	42b1      	cmp	r1, r6
 80103f6:	d334      	bcc.n	8010462 <rshift+0x96>
 80103f8:	1a9b      	subs	r3, r3, r2
 80103fa:	009b      	lsls	r3, r3, #2
 80103fc:	1eea      	subs	r2, r5, #3
 80103fe:	4296      	cmp	r6, r2
 8010400:	bf38      	it	cc
 8010402:	2300      	movcc	r3, #0
 8010404:	4423      	add	r3, r4
 8010406:	e015      	b.n	8010434 <rshift+0x68>
 8010408:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801040c:	f1c1 0820 	rsb	r8, r1, #32
 8010410:	40cf      	lsrs	r7, r1
 8010412:	f105 0e04 	add.w	lr, r5, #4
 8010416:	46a1      	mov	r9, r4
 8010418:	4576      	cmp	r6, lr
 801041a:	46f4      	mov	ip, lr
 801041c:	d815      	bhi.n	801044a <rshift+0x7e>
 801041e:	1a9a      	subs	r2, r3, r2
 8010420:	0092      	lsls	r2, r2, #2
 8010422:	3a04      	subs	r2, #4
 8010424:	3501      	adds	r5, #1
 8010426:	42ae      	cmp	r6, r5
 8010428:	bf38      	it	cc
 801042a:	2200      	movcc	r2, #0
 801042c:	18a3      	adds	r3, r4, r2
 801042e:	50a7      	str	r7, [r4, r2]
 8010430:	b107      	cbz	r7, 8010434 <rshift+0x68>
 8010432:	3304      	adds	r3, #4
 8010434:	1b1a      	subs	r2, r3, r4
 8010436:	42a3      	cmp	r3, r4
 8010438:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801043c:	bf08      	it	eq
 801043e:	2300      	moveq	r3, #0
 8010440:	6102      	str	r2, [r0, #16]
 8010442:	bf08      	it	eq
 8010444:	6143      	streq	r3, [r0, #20]
 8010446:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801044a:	f8dc c000 	ldr.w	ip, [ip]
 801044e:	fa0c fc08 	lsl.w	ip, ip, r8
 8010452:	ea4c 0707 	orr.w	r7, ip, r7
 8010456:	f849 7b04 	str.w	r7, [r9], #4
 801045a:	f85e 7b04 	ldr.w	r7, [lr], #4
 801045e:	40cf      	lsrs	r7, r1
 8010460:	e7da      	b.n	8010418 <rshift+0x4c>
 8010462:	f851 cb04 	ldr.w	ip, [r1], #4
 8010466:	f847 cf04 	str.w	ip, [r7, #4]!
 801046a:	e7c3      	b.n	80103f4 <rshift+0x28>
 801046c:	4623      	mov	r3, r4
 801046e:	e7e1      	b.n	8010434 <rshift+0x68>

08010470 <__hexdig_fun>:
 8010470:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8010474:	2b09      	cmp	r3, #9
 8010476:	d802      	bhi.n	801047e <__hexdig_fun+0xe>
 8010478:	3820      	subs	r0, #32
 801047a:	b2c0      	uxtb	r0, r0
 801047c:	4770      	bx	lr
 801047e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8010482:	2b05      	cmp	r3, #5
 8010484:	d801      	bhi.n	801048a <__hexdig_fun+0x1a>
 8010486:	3847      	subs	r0, #71	@ 0x47
 8010488:	e7f7      	b.n	801047a <__hexdig_fun+0xa>
 801048a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 801048e:	2b05      	cmp	r3, #5
 8010490:	d801      	bhi.n	8010496 <__hexdig_fun+0x26>
 8010492:	3827      	subs	r0, #39	@ 0x27
 8010494:	e7f1      	b.n	801047a <__hexdig_fun+0xa>
 8010496:	2000      	movs	r0, #0
 8010498:	4770      	bx	lr
	...

0801049c <__gethex>:
 801049c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80104a0:	b085      	sub	sp, #20
 80104a2:	468a      	mov	sl, r1
 80104a4:	9302      	str	r3, [sp, #8]
 80104a6:	680b      	ldr	r3, [r1, #0]
 80104a8:	9001      	str	r0, [sp, #4]
 80104aa:	4690      	mov	r8, r2
 80104ac:	1c9c      	adds	r4, r3, #2
 80104ae:	46a1      	mov	r9, r4
 80104b0:	f814 0b01 	ldrb.w	r0, [r4], #1
 80104b4:	2830      	cmp	r0, #48	@ 0x30
 80104b6:	d0fa      	beq.n	80104ae <__gethex+0x12>
 80104b8:	eba9 0303 	sub.w	r3, r9, r3
 80104bc:	f1a3 0b02 	sub.w	fp, r3, #2
 80104c0:	f7ff ffd6 	bl	8010470 <__hexdig_fun>
 80104c4:	4605      	mov	r5, r0
 80104c6:	2800      	cmp	r0, #0
 80104c8:	d168      	bne.n	801059c <__gethex+0x100>
 80104ca:	49a0      	ldr	r1, [pc, #640]	@ (801074c <__gethex+0x2b0>)
 80104cc:	2201      	movs	r2, #1
 80104ce:	4648      	mov	r0, r9
 80104d0:	f7ff fefe 	bl	80102d0 <strncmp>
 80104d4:	4607      	mov	r7, r0
 80104d6:	2800      	cmp	r0, #0
 80104d8:	d167      	bne.n	80105aa <__gethex+0x10e>
 80104da:	f899 0001 	ldrb.w	r0, [r9, #1]
 80104de:	4626      	mov	r6, r4
 80104e0:	f7ff ffc6 	bl	8010470 <__hexdig_fun>
 80104e4:	2800      	cmp	r0, #0
 80104e6:	d062      	beq.n	80105ae <__gethex+0x112>
 80104e8:	4623      	mov	r3, r4
 80104ea:	7818      	ldrb	r0, [r3, #0]
 80104ec:	2830      	cmp	r0, #48	@ 0x30
 80104ee:	4699      	mov	r9, r3
 80104f0:	f103 0301 	add.w	r3, r3, #1
 80104f4:	d0f9      	beq.n	80104ea <__gethex+0x4e>
 80104f6:	f7ff ffbb 	bl	8010470 <__hexdig_fun>
 80104fa:	fab0 f580 	clz	r5, r0
 80104fe:	096d      	lsrs	r5, r5, #5
 8010500:	f04f 0b01 	mov.w	fp, #1
 8010504:	464a      	mov	r2, r9
 8010506:	4616      	mov	r6, r2
 8010508:	3201      	adds	r2, #1
 801050a:	7830      	ldrb	r0, [r6, #0]
 801050c:	f7ff ffb0 	bl	8010470 <__hexdig_fun>
 8010510:	2800      	cmp	r0, #0
 8010512:	d1f8      	bne.n	8010506 <__gethex+0x6a>
 8010514:	498d      	ldr	r1, [pc, #564]	@ (801074c <__gethex+0x2b0>)
 8010516:	2201      	movs	r2, #1
 8010518:	4630      	mov	r0, r6
 801051a:	f7ff fed9 	bl	80102d0 <strncmp>
 801051e:	2800      	cmp	r0, #0
 8010520:	d13f      	bne.n	80105a2 <__gethex+0x106>
 8010522:	b944      	cbnz	r4, 8010536 <__gethex+0x9a>
 8010524:	1c74      	adds	r4, r6, #1
 8010526:	4622      	mov	r2, r4
 8010528:	4616      	mov	r6, r2
 801052a:	3201      	adds	r2, #1
 801052c:	7830      	ldrb	r0, [r6, #0]
 801052e:	f7ff ff9f 	bl	8010470 <__hexdig_fun>
 8010532:	2800      	cmp	r0, #0
 8010534:	d1f8      	bne.n	8010528 <__gethex+0x8c>
 8010536:	1ba4      	subs	r4, r4, r6
 8010538:	00a7      	lsls	r7, r4, #2
 801053a:	7833      	ldrb	r3, [r6, #0]
 801053c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8010540:	2b50      	cmp	r3, #80	@ 0x50
 8010542:	d13e      	bne.n	80105c2 <__gethex+0x126>
 8010544:	7873      	ldrb	r3, [r6, #1]
 8010546:	2b2b      	cmp	r3, #43	@ 0x2b
 8010548:	d033      	beq.n	80105b2 <__gethex+0x116>
 801054a:	2b2d      	cmp	r3, #45	@ 0x2d
 801054c:	d034      	beq.n	80105b8 <__gethex+0x11c>
 801054e:	1c71      	adds	r1, r6, #1
 8010550:	2400      	movs	r4, #0
 8010552:	7808      	ldrb	r0, [r1, #0]
 8010554:	f7ff ff8c 	bl	8010470 <__hexdig_fun>
 8010558:	1e43      	subs	r3, r0, #1
 801055a:	b2db      	uxtb	r3, r3
 801055c:	2b18      	cmp	r3, #24
 801055e:	d830      	bhi.n	80105c2 <__gethex+0x126>
 8010560:	f1a0 0210 	sub.w	r2, r0, #16
 8010564:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8010568:	f7ff ff82 	bl	8010470 <__hexdig_fun>
 801056c:	f100 3cff 	add.w	ip, r0, #4294967295
 8010570:	fa5f fc8c 	uxtb.w	ip, ip
 8010574:	f1bc 0f18 	cmp.w	ip, #24
 8010578:	f04f 030a 	mov.w	r3, #10
 801057c:	d91e      	bls.n	80105bc <__gethex+0x120>
 801057e:	b104      	cbz	r4, 8010582 <__gethex+0xe6>
 8010580:	4252      	negs	r2, r2
 8010582:	4417      	add	r7, r2
 8010584:	f8ca 1000 	str.w	r1, [sl]
 8010588:	b1ed      	cbz	r5, 80105c6 <__gethex+0x12a>
 801058a:	f1bb 0f00 	cmp.w	fp, #0
 801058e:	bf0c      	ite	eq
 8010590:	2506      	moveq	r5, #6
 8010592:	2500      	movne	r5, #0
 8010594:	4628      	mov	r0, r5
 8010596:	b005      	add	sp, #20
 8010598:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801059c:	2500      	movs	r5, #0
 801059e:	462c      	mov	r4, r5
 80105a0:	e7b0      	b.n	8010504 <__gethex+0x68>
 80105a2:	2c00      	cmp	r4, #0
 80105a4:	d1c7      	bne.n	8010536 <__gethex+0x9a>
 80105a6:	4627      	mov	r7, r4
 80105a8:	e7c7      	b.n	801053a <__gethex+0x9e>
 80105aa:	464e      	mov	r6, r9
 80105ac:	462f      	mov	r7, r5
 80105ae:	2501      	movs	r5, #1
 80105b0:	e7c3      	b.n	801053a <__gethex+0x9e>
 80105b2:	2400      	movs	r4, #0
 80105b4:	1cb1      	adds	r1, r6, #2
 80105b6:	e7cc      	b.n	8010552 <__gethex+0xb6>
 80105b8:	2401      	movs	r4, #1
 80105ba:	e7fb      	b.n	80105b4 <__gethex+0x118>
 80105bc:	fb03 0002 	mla	r0, r3, r2, r0
 80105c0:	e7ce      	b.n	8010560 <__gethex+0xc4>
 80105c2:	4631      	mov	r1, r6
 80105c4:	e7de      	b.n	8010584 <__gethex+0xe8>
 80105c6:	eba6 0309 	sub.w	r3, r6, r9
 80105ca:	3b01      	subs	r3, #1
 80105cc:	4629      	mov	r1, r5
 80105ce:	2b07      	cmp	r3, #7
 80105d0:	dc0a      	bgt.n	80105e8 <__gethex+0x14c>
 80105d2:	9801      	ldr	r0, [sp, #4]
 80105d4:	f7fd ff8c 	bl	800e4f0 <_Balloc>
 80105d8:	4604      	mov	r4, r0
 80105da:	b940      	cbnz	r0, 80105ee <__gethex+0x152>
 80105dc:	4b5c      	ldr	r3, [pc, #368]	@ (8010750 <__gethex+0x2b4>)
 80105de:	4602      	mov	r2, r0
 80105e0:	21e4      	movs	r1, #228	@ 0xe4
 80105e2:	485c      	ldr	r0, [pc, #368]	@ (8010754 <__gethex+0x2b8>)
 80105e4:	f7ff fec0 	bl	8010368 <__assert_func>
 80105e8:	3101      	adds	r1, #1
 80105ea:	105b      	asrs	r3, r3, #1
 80105ec:	e7ef      	b.n	80105ce <__gethex+0x132>
 80105ee:	f100 0a14 	add.w	sl, r0, #20
 80105f2:	2300      	movs	r3, #0
 80105f4:	4655      	mov	r5, sl
 80105f6:	469b      	mov	fp, r3
 80105f8:	45b1      	cmp	r9, r6
 80105fa:	d337      	bcc.n	801066c <__gethex+0x1d0>
 80105fc:	f845 bb04 	str.w	fp, [r5], #4
 8010600:	eba5 050a 	sub.w	r5, r5, sl
 8010604:	10ad      	asrs	r5, r5, #2
 8010606:	6125      	str	r5, [r4, #16]
 8010608:	4658      	mov	r0, fp
 801060a:	f7fe f863 	bl	800e6d4 <__hi0bits>
 801060e:	016d      	lsls	r5, r5, #5
 8010610:	f8d8 6000 	ldr.w	r6, [r8]
 8010614:	1a2d      	subs	r5, r5, r0
 8010616:	42b5      	cmp	r5, r6
 8010618:	dd54      	ble.n	80106c4 <__gethex+0x228>
 801061a:	1bad      	subs	r5, r5, r6
 801061c:	4629      	mov	r1, r5
 801061e:	4620      	mov	r0, r4
 8010620:	f7fe fbef 	bl	800ee02 <__any_on>
 8010624:	4681      	mov	r9, r0
 8010626:	b178      	cbz	r0, 8010648 <__gethex+0x1ac>
 8010628:	1e6b      	subs	r3, r5, #1
 801062a:	1159      	asrs	r1, r3, #5
 801062c:	f003 021f 	and.w	r2, r3, #31
 8010630:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8010634:	f04f 0901 	mov.w	r9, #1
 8010638:	fa09 f202 	lsl.w	r2, r9, r2
 801063c:	420a      	tst	r2, r1
 801063e:	d003      	beq.n	8010648 <__gethex+0x1ac>
 8010640:	454b      	cmp	r3, r9
 8010642:	dc36      	bgt.n	80106b2 <__gethex+0x216>
 8010644:	f04f 0902 	mov.w	r9, #2
 8010648:	4629      	mov	r1, r5
 801064a:	4620      	mov	r0, r4
 801064c:	f7ff febe 	bl	80103cc <rshift>
 8010650:	442f      	add	r7, r5
 8010652:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010656:	42bb      	cmp	r3, r7
 8010658:	da42      	bge.n	80106e0 <__gethex+0x244>
 801065a:	9801      	ldr	r0, [sp, #4]
 801065c:	4621      	mov	r1, r4
 801065e:	f7fd ff87 	bl	800e570 <_Bfree>
 8010662:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010664:	2300      	movs	r3, #0
 8010666:	6013      	str	r3, [r2, #0]
 8010668:	25a3      	movs	r5, #163	@ 0xa3
 801066a:	e793      	b.n	8010594 <__gethex+0xf8>
 801066c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8010670:	2a2e      	cmp	r2, #46	@ 0x2e
 8010672:	d012      	beq.n	801069a <__gethex+0x1fe>
 8010674:	2b20      	cmp	r3, #32
 8010676:	d104      	bne.n	8010682 <__gethex+0x1e6>
 8010678:	f845 bb04 	str.w	fp, [r5], #4
 801067c:	f04f 0b00 	mov.w	fp, #0
 8010680:	465b      	mov	r3, fp
 8010682:	7830      	ldrb	r0, [r6, #0]
 8010684:	9303      	str	r3, [sp, #12]
 8010686:	f7ff fef3 	bl	8010470 <__hexdig_fun>
 801068a:	9b03      	ldr	r3, [sp, #12]
 801068c:	f000 000f 	and.w	r0, r0, #15
 8010690:	4098      	lsls	r0, r3
 8010692:	ea4b 0b00 	orr.w	fp, fp, r0
 8010696:	3304      	adds	r3, #4
 8010698:	e7ae      	b.n	80105f8 <__gethex+0x15c>
 801069a:	45b1      	cmp	r9, r6
 801069c:	d8ea      	bhi.n	8010674 <__gethex+0x1d8>
 801069e:	492b      	ldr	r1, [pc, #172]	@ (801074c <__gethex+0x2b0>)
 80106a0:	9303      	str	r3, [sp, #12]
 80106a2:	2201      	movs	r2, #1
 80106a4:	4630      	mov	r0, r6
 80106a6:	f7ff fe13 	bl	80102d0 <strncmp>
 80106aa:	9b03      	ldr	r3, [sp, #12]
 80106ac:	2800      	cmp	r0, #0
 80106ae:	d1e1      	bne.n	8010674 <__gethex+0x1d8>
 80106b0:	e7a2      	b.n	80105f8 <__gethex+0x15c>
 80106b2:	1ea9      	subs	r1, r5, #2
 80106b4:	4620      	mov	r0, r4
 80106b6:	f7fe fba4 	bl	800ee02 <__any_on>
 80106ba:	2800      	cmp	r0, #0
 80106bc:	d0c2      	beq.n	8010644 <__gethex+0x1a8>
 80106be:	f04f 0903 	mov.w	r9, #3
 80106c2:	e7c1      	b.n	8010648 <__gethex+0x1ac>
 80106c4:	da09      	bge.n	80106da <__gethex+0x23e>
 80106c6:	1b75      	subs	r5, r6, r5
 80106c8:	4621      	mov	r1, r4
 80106ca:	9801      	ldr	r0, [sp, #4]
 80106cc:	462a      	mov	r2, r5
 80106ce:	f7fe f95f 	bl	800e990 <__lshift>
 80106d2:	1b7f      	subs	r7, r7, r5
 80106d4:	4604      	mov	r4, r0
 80106d6:	f100 0a14 	add.w	sl, r0, #20
 80106da:	f04f 0900 	mov.w	r9, #0
 80106de:	e7b8      	b.n	8010652 <__gethex+0x1b6>
 80106e0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80106e4:	42bd      	cmp	r5, r7
 80106e6:	dd6f      	ble.n	80107c8 <__gethex+0x32c>
 80106e8:	1bed      	subs	r5, r5, r7
 80106ea:	42ae      	cmp	r6, r5
 80106ec:	dc34      	bgt.n	8010758 <__gethex+0x2bc>
 80106ee:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80106f2:	2b02      	cmp	r3, #2
 80106f4:	d022      	beq.n	801073c <__gethex+0x2a0>
 80106f6:	2b03      	cmp	r3, #3
 80106f8:	d024      	beq.n	8010744 <__gethex+0x2a8>
 80106fa:	2b01      	cmp	r3, #1
 80106fc:	d115      	bne.n	801072a <__gethex+0x28e>
 80106fe:	42ae      	cmp	r6, r5
 8010700:	d113      	bne.n	801072a <__gethex+0x28e>
 8010702:	2e01      	cmp	r6, #1
 8010704:	d10b      	bne.n	801071e <__gethex+0x282>
 8010706:	9a02      	ldr	r2, [sp, #8]
 8010708:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801070c:	6013      	str	r3, [r2, #0]
 801070e:	2301      	movs	r3, #1
 8010710:	6123      	str	r3, [r4, #16]
 8010712:	f8ca 3000 	str.w	r3, [sl]
 8010716:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010718:	2562      	movs	r5, #98	@ 0x62
 801071a:	601c      	str	r4, [r3, #0]
 801071c:	e73a      	b.n	8010594 <__gethex+0xf8>
 801071e:	1e71      	subs	r1, r6, #1
 8010720:	4620      	mov	r0, r4
 8010722:	f7fe fb6e 	bl	800ee02 <__any_on>
 8010726:	2800      	cmp	r0, #0
 8010728:	d1ed      	bne.n	8010706 <__gethex+0x26a>
 801072a:	9801      	ldr	r0, [sp, #4]
 801072c:	4621      	mov	r1, r4
 801072e:	f7fd ff1f 	bl	800e570 <_Bfree>
 8010732:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010734:	2300      	movs	r3, #0
 8010736:	6013      	str	r3, [r2, #0]
 8010738:	2550      	movs	r5, #80	@ 0x50
 801073a:	e72b      	b.n	8010594 <__gethex+0xf8>
 801073c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801073e:	2b00      	cmp	r3, #0
 8010740:	d1f3      	bne.n	801072a <__gethex+0x28e>
 8010742:	e7e0      	b.n	8010706 <__gethex+0x26a>
 8010744:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010746:	2b00      	cmp	r3, #0
 8010748:	d1dd      	bne.n	8010706 <__gethex+0x26a>
 801074a:	e7ee      	b.n	801072a <__gethex+0x28e>
 801074c:	08011bcb 	.word	0x08011bcb
 8010750:	08011b61 	.word	0x08011b61
 8010754:	08011c22 	.word	0x08011c22
 8010758:	1e6f      	subs	r7, r5, #1
 801075a:	f1b9 0f00 	cmp.w	r9, #0
 801075e:	d130      	bne.n	80107c2 <__gethex+0x326>
 8010760:	b127      	cbz	r7, 801076c <__gethex+0x2d0>
 8010762:	4639      	mov	r1, r7
 8010764:	4620      	mov	r0, r4
 8010766:	f7fe fb4c 	bl	800ee02 <__any_on>
 801076a:	4681      	mov	r9, r0
 801076c:	117a      	asrs	r2, r7, #5
 801076e:	2301      	movs	r3, #1
 8010770:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8010774:	f007 071f 	and.w	r7, r7, #31
 8010778:	40bb      	lsls	r3, r7
 801077a:	4213      	tst	r3, r2
 801077c:	4629      	mov	r1, r5
 801077e:	4620      	mov	r0, r4
 8010780:	bf18      	it	ne
 8010782:	f049 0902 	orrne.w	r9, r9, #2
 8010786:	f7ff fe21 	bl	80103cc <rshift>
 801078a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 801078e:	1b76      	subs	r6, r6, r5
 8010790:	2502      	movs	r5, #2
 8010792:	f1b9 0f00 	cmp.w	r9, #0
 8010796:	d047      	beq.n	8010828 <__gethex+0x38c>
 8010798:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801079c:	2b02      	cmp	r3, #2
 801079e:	d015      	beq.n	80107cc <__gethex+0x330>
 80107a0:	2b03      	cmp	r3, #3
 80107a2:	d017      	beq.n	80107d4 <__gethex+0x338>
 80107a4:	2b01      	cmp	r3, #1
 80107a6:	d109      	bne.n	80107bc <__gethex+0x320>
 80107a8:	f019 0f02 	tst.w	r9, #2
 80107ac:	d006      	beq.n	80107bc <__gethex+0x320>
 80107ae:	f8da 3000 	ldr.w	r3, [sl]
 80107b2:	ea49 0903 	orr.w	r9, r9, r3
 80107b6:	f019 0f01 	tst.w	r9, #1
 80107ba:	d10e      	bne.n	80107da <__gethex+0x33e>
 80107bc:	f045 0510 	orr.w	r5, r5, #16
 80107c0:	e032      	b.n	8010828 <__gethex+0x38c>
 80107c2:	f04f 0901 	mov.w	r9, #1
 80107c6:	e7d1      	b.n	801076c <__gethex+0x2d0>
 80107c8:	2501      	movs	r5, #1
 80107ca:	e7e2      	b.n	8010792 <__gethex+0x2f6>
 80107cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80107ce:	f1c3 0301 	rsb	r3, r3, #1
 80107d2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80107d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80107d6:	2b00      	cmp	r3, #0
 80107d8:	d0f0      	beq.n	80107bc <__gethex+0x320>
 80107da:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80107de:	f104 0314 	add.w	r3, r4, #20
 80107e2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80107e6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80107ea:	f04f 0c00 	mov.w	ip, #0
 80107ee:	4618      	mov	r0, r3
 80107f0:	f853 2b04 	ldr.w	r2, [r3], #4
 80107f4:	f1b2 3fff 	cmp.w	r2, #4294967295
 80107f8:	d01b      	beq.n	8010832 <__gethex+0x396>
 80107fa:	3201      	adds	r2, #1
 80107fc:	6002      	str	r2, [r0, #0]
 80107fe:	2d02      	cmp	r5, #2
 8010800:	f104 0314 	add.w	r3, r4, #20
 8010804:	d13c      	bne.n	8010880 <__gethex+0x3e4>
 8010806:	f8d8 2000 	ldr.w	r2, [r8]
 801080a:	3a01      	subs	r2, #1
 801080c:	42b2      	cmp	r2, r6
 801080e:	d109      	bne.n	8010824 <__gethex+0x388>
 8010810:	1171      	asrs	r1, r6, #5
 8010812:	2201      	movs	r2, #1
 8010814:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8010818:	f006 061f 	and.w	r6, r6, #31
 801081c:	fa02 f606 	lsl.w	r6, r2, r6
 8010820:	421e      	tst	r6, r3
 8010822:	d13a      	bne.n	801089a <__gethex+0x3fe>
 8010824:	f045 0520 	orr.w	r5, r5, #32
 8010828:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801082a:	601c      	str	r4, [r3, #0]
 801082c:	9b02      	ldr	r3, [sp, #8]
 801082e:	601f      	str	r7, [r3, #0]
 8010830:	e6b0      	b.n	8010594 <__gethex+0xf8>
 8010832:	4299      	cmp	r1, r3
 8010834:	f843 cc04 	str.w	ip, [r3, #-4]
 8010838:	d8d9      	bhi.n	80107ee <__gethex+0x352>
 801083a:	68a3      	ldr	r3, [r4, #8]
 801083c:	459b      	cmp	fp, r3
 801083e:	db17      	blt.n	8010870 <__gethex+0x3d4>
 8010840:	6861      	ldr	r1, [r4, #4]
 8010842:	9801      	ldr	r0, [sp, #4]
 8010844:	3101      	adds	r1, #1
 8010846:	f7fd fe53 	bl	800e4f0 <_Balloc>
 801084a:	4681      	mov	r9, r0
 801084c:	b918      	cbnz	r0, 8010856 <__gethex+0x3ba>
 801084e:	4b1a      	ldr	r3, [pc, #104]	@ (80108b8 <__gethex+0x41c>)
 8010850:	4602      	mov	r2, r0
 8010852:	2184      	movs	r1, #132	@ 0x84
 8010854:	e6c5      	b.n	80105e2 <__gethex+0x146>
 8010856:	6922      	ldr	r2, [r4, #16]
 8010858:	3202      	adds	r2, #2
 801085a:	f104 010c 	add.w	r1, r4, #12
 801085e:	0092      	lsls	r2, r2, #2
 8010860:	300c      	adds	r0, #12
 8010862:	f7fc fed6 	bl	800d612 <memcpy>
 8010866:	4621      	mov	r1, r4
 8010868:	9801      	ldr	r0, [sp, #4]
 801086a:	f7fd fe81 	bl	800e570 <_Bfree>
 801086e:	464c      	mov	r4, r9
 8010870:	6923      	ldr	r3, [r4, #16]
 8010872:	1c5a      	adds	r2, r3, #1
 8010874:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8010878:	6122      	str	r2, [r4, #16]
 801087a:	2201      	movs	r2, #1
 801087c:	615a      	str	r2, [r3, #20]
 801087e:	e7be      	b.n	80107fe <__gethex+0x362>
 8010880:	6922      	ldr	r2, [r4, #16]
 8010882:	455a      	cmp	r2, fp
 8010884:	dd0b      	ble.n	801089e <__gethex+0x402>
 8010886:	2101      	movs	r1, #1
 8010888:	4620      	mov	r0, r4
 801088a:	f7ff fd9f 	bl	80103cc <rshift>
 801088e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010892:	3701      	adds	r7, #1
 8010894:	42bb      	cmp	r3, r7
 8010896:	f6ff aee0 	blt.w	801065a <__gethex+0x1be>
 801089a:	2501      	movs	r5, #1
 801089c:	e7c2      	b.n	8010824 <__gethex+0x388>
 801089e:	f016 061f 	ands.w	r6, r6, #31
 80108a2:	d0fa      	beq.n	801089a <__gethex+0x3fe>
 80108a4:	4453      	add	r3, sl
 80108a6:	f1c6 0620 	rsb	r6, r6, #32
 80108aa:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80108ae:	f7fd ff11 	bl	800e6d4 <__hi0bits>
 80108b2:	42b0      	cmp	r0, r6
 80108b4:	dbe7      	blt.n	8010886 <__gethex+0x3ea>
 80108b6:	e7f0      	b.n	801089a <__gethex+0x3fe>
 80108b8:	08011b61 	.word	0x08011b61

080108bc <L_shift>:
 80108bc:	f1c2 0208 	rsb	r2, r2, #8
 80108c0:	0092      	lsls	r2, r2, #2
 80108c2:	b570      	push	{r4, r5, r6, lr}
 80108c4:	f1c2 0620 	rsb	r6, r2, #32
 80108c8:	6843      	ldr	r3, [r0, #4]
 80108ca:	6804      	ldr	r4, [r0, #0]
 80108cc:	fa03 f506 	lsl.w	r5, r3, r6
 80108d0:	432c      	orrs	r4, r5
 80108d2:	40d3      	lsrs	r3, r2
 80108d4:	6004      	str	r4, [r0, #0]
 80108d6:	f840 3f04 	str.w	r3, [r0, #4]!
 80108da:	4288      	cmp	r0, r1
 80108dc:	d3f4      	bcc.n	80108c8 <L_shift+0xc>
 80108de:	bd70      	pop	{r4, r5, r6, pc}

080108e0 <__match>:
 80108e0:	b530      	push	{r4, r5, lr}
 80108e2:	6803      	ldr	r3, [r0, #0]
 80108e4:	3301      	adds	r3, #1
 80108e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80108ea:	b914      	cbnz	r4, 80108f2 <__match+0x12>
 80108ec:	6003      	str	r3, [r0, #0]
 80108ee:	2001      	movs	r0, #1
 80108f0:	bd30      	pop	{r4, r5, pc}
 80108f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80108f6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80108fa:	2d19      	cmp	r5, #25
 80108fc:	bf98      	it	ls
 80108fe:	3220      	addls	r2, #32
 8010900:	42a2      	cmp	r2, r4
 8010902:	d0f0      	beq.n	80108e6 <__match+0x6>
 8010904:	2000      	movs	r0, #0
 8010906:	e7f3      	b.n	80108f0 <__match+0x10>

08010908 <__hexnan>:
 8010908:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801090c:	680b      	ldr	r3, [r1, #0]
 801090e:	6801      	ldr	r1, [r0, #0]
 8010910:	115e      	asrs	r6, r3, #5
 8010912:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8010916:	f013 031f 	ands.w	r3, r3, #31
 801091a:	b087      	sub	sp, #28
 801091c:	bf18      	it	ne
 801091e:	3604      	addne	r6, #4
 8010920:	2500      	movs	r5, #0
 8010922:	1f37      	subs	r7, r6, #4
 8010924:	4682      	mov	sl, r0
 8010926:	4690      	mov	r8, r2
 8010928:	9301      	str	r3, [sp, #4]
 801092a:	f846 5c04 	str.w	r5, [r6, #-4]
 801092e:	46b9      	mov	r9, r7
 8010930:	463c      	mov	r4, r7
 8010932:	9502      	str	r5, [sp, #8]
 8010934:	46ab      	mov	fp, r5
 8010936:	784a      	ldrb	r2, [r1, #1]
 8010938:	1c4b      	adds	r3, r1, #1
 801093a:	9303      	str	r3, [sp, #12]
 801093c:	b342      	cbz	r2, 8010990 <__hexnan+0x88>
 801093e:	4610      	mov	r0, r2
 8010940:	9105      	str	r1, [sp, #20]
 8010942:	9204      	str	r2, [sp, #16]
 8010944:	f7ff fd94 	bl	8010470 <__hexdig_fun>
 8010948:	2800      	cmp	r0, #0
 801094a:	d151      	bne.n	80109f0 <__hexnan+0xe8>
 801094c:	9a04      	ldr	r2, [sp, #16]
 801094e:	9905      	ldr	r1, [sp, #20]
 8010950:	2a20      	cmp	r2, #32
 8010952:	d818      	bhi.n	8010986 <__hexnan+0x7e>
 8010954:	9b02      	ldr	r3, [sp, #8]
 8010956:	459b      	cmp	fp, r3
 8010958:	dd13      	ble.n	8010982 <__hexnan+0x7a>
 801095a:	454c      	cmp	r4, r9
 801095c:	d206      	bcs.n	801096c <__hexnan+0x64>
 801095e:	2d07      	cmp	r5, #7
 8010960:	dc04      	bgt.n	801096c <__hexnan+0x64>
 8010962:	462a      	mov	r2, r5
 8010964:	4649      	mov	r1, r9
 8010966:	4620      	mov	r0, r4
 8010968:	f7ff ffa8 	bl	80108bc <L_shift>
 801096c:	4544      	cmp	r4, r8
 801096e:	d952      	bls.n	8010a16 <__hexnan+0x10e>
 8010970:	2300      	movs	r3, #0
 8010972:	f1a4 0904 	sub.w	r9, r4, #4
 8010976:	f844 3c04 	str.w	r3, [r4, #-4]
 801097a:	f8cd b008 	str.w	fp, [sp, #8]
 801097e:	464c      	mov	r4, r9
 8010980:	461d      	mov	r5, r3
 8010982:	9903      	ldr	r1, [sp, #12]
 8010984:	e7d7      	b.n	8010936 <__hexnan+0x2e>
 8010986:	2a29      	cmp	r2, #41	@ 0x29
 8010988:	d157      	bne.n	8010a3a <__hexnan+0x132>
 801098a:	3102      	adds	r1, #2
 801098c:	f8ca 1000 	str.w	r1, [sl]
 8010990:	f1bb 0f00 	cmp.w	fp, #0
 8010994:	d051      	beq.n	8010a3a <__hexnan+0x132>
 8010996:	454c      	cmp	r4, r9
 8010998:	d206      	bcs.n	80109a8 <__hexnan+0xa0>
 801099a:	2d07      	cmp	r5, #7
 801099c:	dc04      	bgt.n	80109a8 <__hexnan+0xa0>
 801099e:	462a      	mov	r2, r5
 80109a0:	4649      	mov	r1, r9
 80109a2:	4620      	mov	r0, r4
 80109a4:	f7ff ff8a 	bl	80108bc <L_shift>
 80109a8:	4544      	cmp	r4, r8
 80109aa:	d936      	bls.n	8010a1a <__hexnan+0x112>
 80109ac:	f1a8 0204 	sub.w	r2, r8, #4
 80109b0:	4623      	mov	r3, r4
 80109b2:	f853 1b04 	ldr.w	r1, [r3], #4
 80109b6:	f842 1f04 	str.w	r1, [r2, #4]!
 80109ba:	429f      	cmp	r7, r3
 80109bc:	d2f9      	bcs.n	80109b2 <__hexnan+0xaa>
 80109be:	1b3b      	subs	r3, r7, r4
 80109c0:	f023 0303 	bic.w	r3, r3, #3
 80109c4:	3304      	adds	r3, #4
 80109c6:	3401      	adds	r4, #1
 80109c8:	3e03      	subs	r6, #3
 80109ca:	42b4      	cmp	r4, r6
 80109cc:	bf88      	it	hi
 80109ce:	2304      	movhi	r3, #4
 80109d0:	4443      	add	r3, r8
 80109d2:	2200      	movs	r2, #0
 80109d4:	f843 2b04 	str.w	r2, [r3], #4
 80109d8:	429f      	cmp	r7, r3
 80109da:	d2fb      	bcs.n	80109d4 <__hexnan+0xcc>
 80109dc:	683b      	ldr	r3, [r7, #0]
 80109de:	b91b      	cbnz	r3, 80109e8 <__hexnan+0xe0>
 80109e0:	4547      	cmp	r7, r8
 80109e2:	d128      	bne.n	8010a36 <__hexnan+0x12e>
 80109e4:	2301      	movs	r3, #1
 80109e6:	603b      	str	r3, [r7, #0]
 80109e8:	2005      	movs	r0, #5
 80109ea:	b007      	add	sp, #28
 80109ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80109f0:	3501      	adds	r5, #1
 80109f2:	2d08      	cmp	r5, #8
 80109f4:	f10b 0b01 	add.w	fp, fp, #1
 80109f8:	dd06      	ble.n	8010a08 <__hexnan+0x100>
 80109fa:	4544      	cmp	r4, r8
 80109fc:	d9c1      	bls.n	8010982 <__hexnan+0x7a>
 80109fe:	2300      	movs	r3, #0
 8010a00:	f844 3c04 	str.w	r3, [r4, #-4]
 8010a04:	2501      	movs	r5, #1
 8010a06:	3c04      	subs	r4, #4
 8010a08:	6822      	ldr	r2, [r4, #0]
 8010a0a:	f000 000f 	and.w	r0, r0, #15
 8010a0e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8010a12:	6020      	str	r0, [r4, #0]
 8010a14:	e7b5      	b.n	8010982 <__hexnan+0x7a>
 8010a16:	2508      	movs	r5, #8
 8010a18:	e7b3      	b.n	8010982 <__hexnan+0x7a>
 8010a1a:	9b01      	ldr	r3, [sp, #4]
 8010a1c:	2b00      	cmp	r3, #0
 8010a1e:	d0dd      	beq.n	80109dc <__hexnan+0xd4>
 8010a20:	f1c3 0320 	rsb	r3, r3, #32
 8010a24:	f04f 32ff 	mov.w	r2, #4294967295
 8010a28:	40da      	lsrs	r2, r3
 8010a2a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8010a2e:	4013      	ands	r3, r2
 8010a30:	f846 3c04 	str.w	r3, [r6, #-4]
 8010a34:	e7d2      	b.n	80109dc <__hexnan+0xd4>
 8010a36:	3f04      	subs	r7, #4
 8010a38:	e7d0      	b.n	80109dc <__hexnan+0xd4>
 8010a3a:	2004      	movs	r0, #4
 8010a3c:	e7d5      	b.n	80109ea <__hexnan+0xe2>

08010a3e <__ascii_mbtowc>:
 8010a3e:	b082      	sub	sp, #8
 8010a40:	b901      	cbnz	r1, 8010a44 <__ascii_mbtowc+0x6>
 8010a42:	a901      	add	r1, sp, #4
 8010a44:	b142      	cbz	r2, 8010a58 <__ascii_mbtowc+0x1a>
 8010a46:	b14b      	cbz	r3, 8010a5c <__ascii_mbtowc+0x1e>
 8010a48:	7813      	ldrb	r3, [r2, #0]
 8010a4a:	600b      	str	r3, [r1, #0]
 8010a4c:	7812      	ldrb	r2, [r2, #0]
 8010a4e:	1e10      	subs	r0, r2, #0
 8010a50:	bf18      	it	ne
 8010a52:	2001      	movne	r0, #1
 8010a54:	b002      	add	sp, #8
 8010a56:	4770      	bx	lr
 8010a58:	4610      	mov	r0, r2
 8010a5a:	e7fb      	b.n	8010a54 <__ascii_mbtowc+0x16>
 8010a5c:	f06f 0001 	mvn.w	r0, #1
 8010a60:	e7f8      	b.n	8010a54 <__ascii_mbtowc+0x16>

08010a62 <_realloc_r>:
 8010a62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010a66:	4607      	mov	r7, r0
 8010a68:	4614      	mov	r4, r2
 8010a6a:	460d      	mov	r5, r1
 8010a6c:	b921      	cbnz	r1, 8010a78 <_realloc_r+0x16>
 8010a6e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010a72:	4611      	mov	r1, r2
 8010a74:	f7fd bcb0 	b.w	800e3d8 <_malloc_r>
 8010a78:	b92a      	cbnz	r2, 8010a86 <_realloc_r+0x24>
 8010a7a:	f7fd fc39 	bl	800e2f0 <_free_r>
 8010a7e:	4625      	mov	r5, r4
 8010a80:	4628      	mov	r0, r5
 8010a82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010a86:	f000 f840 	bl	8010b0a <_malloc_usable_size_r>
 8010a8a:	4284      	cmp	r4, r0
 8010a8c:	4606      	mov	r6, r0
 8010a8e:	d802      	bhi.n	8010a96 <_realloc_r+0x34>
 8010a90:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8010a94:	d8f4      	bhi.n	8010a80 <_realloc_r+0x1e>
 8010a96:	4621      	mov	r1, r4
 8010a98:	4638      	mov	r0, r7
 8010a9a:	f7fd fc9d 	bl	800e3d8 <_malloc_r>
 8010a9e:	4680      	mov	r8, r0
 8010aa0:	b908      	cbnz	r0, 8010aa6 <_realloc_r+0x44>
 8010aa2:	4645      	mov	r5, r8
 8010aa4:	e7ec      	b.n	8010a80 <_realloc_r+0x1e>
 8010aa6:	42b4      	cmp	r4, r6
 8010aa8:	4622      	mov	r2, r4
 8010aaa:	4629      	mov	r1, r5
 8010aac:	bf28      	it	cs
 8010aae:	4632      	movcs	r2, r6
 8010ab0:	f7fc fdaf 	bl	800d612 <memcpy>
 8010ab4:	4629      	mov	r1, r5
 8010ab6:	4638      	mov	r0, r7
 8010ab8:	f7fd fc1a 	bl	800e2f0 <_free_r>
 8010abc:	e7f1      	b.n	8010aa2 <_realloc_r+0x40>

08010abe <__ascii_wctomb>:
 8010abe:	4603      	mov	r3, r0
 8010ac0:	4608      	mov	r0, r1
 8010ac2:	b141      	cbz	r1, 8010ad6 <__ascii_wctomb+0x18>
 8010ac4:	2aff      	cmp	r2, #255	@ 0xff
 8010ac6:	d904      	bls.n	8010ad2 <__ascii_wctomb+0x14>
 8010ac8:	228a      	movs	r2, #138	@ 0x8a
 8010aca:	601a      	str	r2, [r3, #0]
 8010acc:	f04f 30ff 	mov.w	r0, #4294967295
 8010ad0:	4770      	bx	lr
 8010ad2:	700a      	strb	r2, [r1, #0]
 8010ad4:	2001      	movs	r0, #1
 8010ad6:	4770      	bx	lr

08010ad8 <fiprintf>:
 8010ad8:	b40e      	push	{r1, r2, r3}
 8010ada:	b503      	push	{r0, r1, lr}
 8010adc:	4601      	mov	r1, r0
 8010ade:	ab03      	add	r3, sp, #12
 8010ae0:	4805      	ldr	r0, [pc, #20]	@ (8010af8 <fiprintf+0x20>)
 8010ae2:	f853 2b04 	ldr.w	r2, [r3], #4
 8010ae6:	6800      	ldr	r0, [r0, #0]
 8010ae8:	9301      	str	r3, [sp, #4]
 8010aea:	f7ff f9b1 	bl	800fe50 <_vfiprintf_r>
 8010aee:	b002      	add	sp, #8
 8010af0:	f85d eb04 	ldr.w	lr, [sp], #4
 8010af4:	b003      	add	sp, #12
 8010af6:	4770      	bx	lr
 8010af8:	2000001c 	.word	0x2000001c

08010afc <abort>:
 8010afc:	b508      	push	{r3, lr}
 8010afe:	2006      	movs	r0, #6
 8010b00:	f000 f834 	bl	8010b6c <raise>
 8010b04:	2001      	movs	r0, #1
 8010b06:	f7f3 fc93 	bl	8004430 <_exit>

08010b0a <_malloc_usable_size_r>:
 8010b0a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010b0e:	1f18      	subs	r0, r3, #4
 8010b10:	2b00      	cmp	r3, #0
 8010b12:	bfbc      	itt	lt
 8010b14:	580b      	ldrlt	r3, [r1, r0]
 8010b16:	18c0      	addlt	r0, r0, r3
 8010b18:	4770      	bx	lr

08010b1a <_raise_r>:
 8010b1a:	291f      	cmp	r1, #31
 8010b1c:	b538      	push	{r3, r4, r5, lr}
 8010b1e:	4605      	mov	r5, r0
 8010b20:	460c      	mov	r4, r1
 8010b22:	d904      	bls.n	8010b2e <_raise_r+0x14>
 8010b24:	2316      	movs	r3, #22
 8010b26:	6003      	str	r3, [r0, #0]
 8010b28:	f04f 30ff 	mov.w	r0, #4294967295
 8010b2c:	bd38      	pop	{r3, r4, r5, pc}
 8010b2e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8010b30:	b112      	cbz	r2, 8010b38 <_raise_r+0x1e>
 8010b32:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010b36:	b94b      	cbnz	r3, 8010b4c <_raise_r+0x32>
 8010b38:	4628      	mov	r0, r5
 8010b3a:	f000 f831 	bl	8010ba0 <_getpid_r>
 8010b3e:	4622      	mov	r2, r4
 8010b40:	4601      	mov	r1, r0
 8010b42:	4628      	mov	r0, r5
 8010b44:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010b48:	f000 b818 	b.w	8010b7c <_kill_r>
 8010b4c:	2b01      	cmp	r3, #1
 8010b4e:	d00a      	beq.n	8010b66 <_raise_r+0x4c>
 8010b50:	1c59      	adds	r1, r3, #1
 8010b52:	d103      	bne.n	8010b5c <_raise_r+0x42>
 8010b54:	2316      	movs	r3, #22
 8010b56:	6003      	str	r3, [r0, #0]
 8010b58:	2001      	movs	r0, #1
 8010b5a:	e7e7      	b.n	8010b2c <_raise_r+0x12>
 8010b5c:	2100      	movs	r1, #0
 8010b5e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8010b62:	4620      	mov	r0, r4
 8010b64:	4798      	blx	r3
 8010b66:	2000      	movs	r0, #0
 8010b68:	e7e0      	b.n	8010b2c <_raise_r+0x12>
	...

08010b6c <raise>:
 8010b6c:	4b02      	ldr	r3, [pc, #8]	@ (8010b78 <raise+0xc>)
 8010b6e:	4601      	mov	r1, r0
 8010b70:	6818      	ldr	r0, [r3, #0]
 8010b72:	f7ff bfd2 	b.w	8010b1a <_raise_r>
 8010b76:	bf00      	nop
 8010b78:	2000001c 	.word	0x2000001c

08010b7c <_kill_r>:
 8010b7c:	b538      	push	{r3, r4, r5, lr}
 8010b7e:	4d07      	ldr	r5, [pc, #28]	@ (8010b9c <_kill_r+0x20>)
 8010b80:	2300      	movs	r3, #0
 8010b82:	4604      	mov	r4, r0
 8010b84:	4608      	mov	r0, r1
 8010b86:	4611      	mov	r1, r2
 8010b88:	602b      	str	r3, [r5, #0]
 8010b8a:	f7f3 fc41 	bl	8004410 <_kill>
 8010b8e:	1c43      	adds	r3, r0, #1
 8010b90:	d102      	bne.n	8010b98 <_kill_r+0x1c>
 8010b92:	682b      	ldr	r3, [r5, #0]
 8010b94:	b103      	cbz	r3, 8010b98 <_kill_r+0x1c>
 8010b96:	6023      	str	r3, [r4, #0]
 8010b98:	bd38      	pop	{r3, r4, r5, pc}
 8010b9a:	bf00      	nop
 8010b9c:	20006060 	.word	0x20006060

08010ba0 <_getpid_r>:
 8010ba0:	f7f3 bc2e 	b.w	8004400 <_getpid>

08010ba4 <atanf>:
 8010ba4:	b538      	push	{r3, r4, r5, lr}
 8010ba6:	ee10 5a10 	vmov	r5, s0
 8010baa:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 8010bae:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 8010bb2:	eef0 7a40 	vmov.f32	s15, s0
 8010bb6:	d310      	bcc.n	8010bda <atanf+0x36>
 8010bb8:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 8010bbc:	d904      	bls.n	8010bc8 <atanf+0x24>
 8010bbe:	ee70 7a00 	vadd.f32	s15, s0, s0
 8010bc2:	eeb0 0a67 	vmov.f32	s0, s15
 8010bc6:	bd38      	pop	{r3, r4, r5, pc}
 8010bc8:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 8010d00 <atanf+0x15c>
 8010bcc:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8010d04 <atanf+0x160>
 8010bd0:	2d00      	cmp	r5, #0
 8010bd2:	bfc8      	it	gt
 8010bd4:	eef0 7a47 	vmovgt.f32	s15, s14
 8010bd8:	e7f3      	b.n	8010bc2 <atanf+0x1e>
 8010bda:	4b4b      	ldr	r3, [pc, #300]	@ (8010d08 <atanf+0x164>)
 8010bdc:	429c      	cmp	r4, r3
 8010bde:	d810      	bhi.n	8010c02 <atanf+0x5e>
 8010be0:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 8010be4:	d20a      	bcs.n	8010bfc <atanf+0x58>
 8010be6:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8010d0c <atanf+0x168>
 8010bea:	ee30 7a07 	vadd.f32	s14, s0, s14
 8010bee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8010bf2:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8010bf6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010bfa:	dce2      	bgt.n	8010bc2 <atanf+0x1e>
 8010bfc:	f04f 33ff 	mov.w	r3, #4294967295
 8010c00:	e013      	b.n	8010c2a <atanf+0x86>
 8010c02:	f000 f8e7 	bl	8010dd4 <fabsf>
 8010c06:	4b42      	ldr	r3, [pc, #264]	@ (8010d10 <atanf+0x16c>)
 8010c08:	429c      	cmp	r4, r3
 8010c0a:	d84f      	bhi.n	8010cac <atanf+0x108>
 8010c0c:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 8010c10:	429c      	cmp	r4, r3
 8010c12:	d841      	bhi.n	8010c98 <atanf+0xf4>
 8010c14:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8010c18:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8010c1c:	eea0 7a27 	vfma.f32	s14, s0, s15
 8010c20:	2300      	movs	r3, #0
 8010c22:	ee30 0a27 	vadd.f32	s0, s0, s15
 8010c26:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8010c2a:	1c5a      	adds	r2, r3, #1
 8010c2c:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8010c30:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8010d14 <atanf+0x170>
 8010c34:	eddf 5a38 	vldr	s11, [pc, #224]	@ 8010d18 <atanf+0x174>
 8010c38:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 8010d1c <atanf+0x178>
 8010c3c:	ee66 6a06 	vmul.f32	s13, s12, s12
 8010c40:	eee6 5a87 	vfma.f32	s11, s13, s14
 8010c44:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8010d20 <atanf+0x17c>
 8010c48:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8010c4c:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8010d24 <atanf+0x180>
 8010c50:	eee7 5a26 	vfma.f32	s11, s14, s13
 8010c54:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8010d28 <atanf+0x184>
 8010c58:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8010c5c:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8010d2c <atanf+0x188>
 8010c60:	eee7 5a26 	vfma.f32	s11, s14, s13
 8010c64:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8010d30 <atanf+0x18c>
 8010c68:	eea6 5a87 	vfma.f32	s10, s13, s14
 8010c6c:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8010d34 <atanf+0x190>
 8010c70:	eea5 7a26 	vfma.f32	s14, s10, s13
 8010c74:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 8010d38 <atanf+0x194>
 8010c78:	eea7 5a26 	vfma.f32	s10, s14, s13
 8010c7c:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8010d3c <atanf+0x198>
 8010c80:	eea5 7a26 	vfma.f32	s14, s10, s13
 8010c84:	ee27 7a26 	vmul.f32	s14, s14, s13
 8010c88:	eea5 7a86 	vfma.f32	s14, s11, s12
 8010c8c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8010c90:	d121      	bne.n	8010cd6 <atanf+0x132>
 8010c92:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010c96:	e794      	b.n	8010bc2 <atanf+0x1e>
 8010c98:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8010c9c:	ee30 7a67 	vsub.f32	s14, s0, s15
 8010ca0:	ee30 0a27 	vadd.f32	s0, s0, s15
 8010ca4:	2301      	movs	r3, #1
 8010ca6:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8010caa:	e7be      	b.n	8010c2a <atanf+0x86>
 8010cac:	4b24      	ldr	r3, [pc, #144]	@ (8010d40 <atanf+0x19c>)
 8010cae:	429c      	cmp	r4, r3
 8010cb0:	d80b      	bhi.n	8010cca <atanf+0x126>
 8010cb2:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 8010cb6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8010cba:	eea0 7a27 	vfma.f32	s14, s0, s15
 8010cbe:	2302      	movs	r3, #2
 8010cc0:	ee70 6a67 	vsub.f32	s13, s0, s15
 8010cc4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8010cc8:	e7af      	b.n	8010c2a <atanf+0x86>
 8010cca:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8010cce:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8010cd2:	2303      	movs	r3, #3
 8010cd4:	e7a9      	b.n	8010c2a <atanf+0x86>
 8010cd6:	4a1b      	ldr	r2, [pc, #108]	@ (8010d44 <atanf+0x1a0>)
 8010cd8:	491b      	ldr	r1, [pc, #108]	@ (8010d48 <atanf+0x1a4>)
 8010cda:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8010cde:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8010ce2:	edd3 6a00 	vldr	s13, [r3]
 8010ce6:	ee37 7a66 	vsub.f32	s14, s14, s13
 8010cea:	2d00      	cmp	r5, #0
 8010cec:	ee37 7a67 	vsub.f32	s14, s14, s15
 8010cf0:	edd2 7a00 	vldr	s15, [r2]
 8010cf4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010cf8:	bfb8      	it	lt
 8010cfa:	eef1 7a67 	vneglt.f32	s15, s15
 8010cfe:	e760      	b.n	8010bc2 <atanf+0x1e>
 8010d00:	bfc90fdb 	.word	0xbfc90fdb
 8010d04:	3fc90fdb 	.word	0x3fc90fdb
 8010d08:	3edfffff 	.word	0x3edfffff
 8010d0c:	7149f2ca 	.word	0x7149f2ca
 8010d10:	3f97ffff 	.word	0x3f97ffff
 8010d14:	3c8569d7 	.word	0x3c8569d7
 8010d18:	3d4bda59 	.word	0x3d4bda59
 8010d1c:	bd6ef16b 	.word	0xbd6ef16b
 8010d20:	3d886b35 	.word	0x3d886b35
 8010d24:	3dba2e6e 	.word	0x3dba2e6e
 8010d28:	3e124925 	.word	0x3e124925
 8010d2c:	3eaaaaab 	.word	0x3eaaaaab
 8010d30:	bd15a221 	.word	0xbd15a221
 8010d34:	bd9d8795 	.word	0xbd9d8795
 8010d38:	bde38e38 	.word	0xbde38e38
 8010d3c:	be4ccccd 	.word	0xbe4ccccd
 8010d40:	401bffff 	.word	0x401bffff
 8010d44:	08011ee4 	.word	0x08011ee4
 8010d48:	08011ed4 	.word	0x08011ed4

08010d4c <cosf>:
 8010d4c:	ee10 3a10 	vmov	r3, s0
 8010d50:	b507      	push	{r0, r1, r2, lr}
 8010d52:	4a1e      	ldr	r2, [pc, #120]	@ (8010dcc <cosf+0x80>)
 8010d54:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8010d58:	4293      	cmp	r3, r2
 8010d5a:	d806      	bhi.n	8010d6a <cosf+0x1e>
 8010d5c:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 8010dd0 <cosf+0x84>
 8010d60:	b003      	add	sp, #12
 8010d62:	f85d eb04 	ldr.w	lr, [sp], #4
 8010d66:	f000 b883 	b.w	8010e70 <__kernel_cosf>
 8010d6a:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8010d6e:	d304      	bcc.n	8010d7a <cosf+0x2e>
 8010d70:	ee30 0a40 	vsub.f32	s0, s0, s0
 8010d74:	b003      	add	sp, #12
 8010d76:	f85d fb04 	ldr.w	pc, [sp], #4
 8010d7a:	4668      	mov	r0, sp
 8010d7c:	f000 f918 	bl	8010fb0 <__ieee754_rem_pio2f>
 8010d80:	f000 0003 	and.w	r0, r0, #3
 8010d84:	2801      	cmp	r0, #1
 8010d86:	d009      	beq.n	8010d9c <cosf+0x50>
 8010d88:	2802      	cmp	r0, #2
 8010d8a:	d010      	beq.n	8010dae <cosf+0x62>
 8010d8c:	b9b0      	cbnz	r0, 8010dbc <cosf+0x70>
 8010d8e:	eddd 0a01 	vldr	s1, [sp, #4]
 8010d92:	ed9d 0a00 	vldr	s0, [sp]
 8010d96:	f000 f86b 	bl	8010e70 <__kernel_cosf>
 8010d9a:	e7eb      	b.n	8010d74 <cosf+0x28>
 8010d9c:	eddd 0a01 	vldr	s1, [sp, #4]
 8010da0:	ed9d 0a00 	vldr	s0, [sp]
 8010da4:	f000 f8bc 	bl	8010f20 <__kernel_sinf>
 8010da8:	eeb1 0a40 	vneg.f32	s0, s0
 8010dac:	e7e2      	b.n	8010d74 <cosf+0x28>
 8010dae:	eddd 0a01 	vldr	s1, [sp, #4]
 8010db2:	ed9d 0a00 	vldr	s0, [sp]
 8010db6:	f000 f85b 	bl	8010e70 <__kernel_cosf>
 8010dba:	e7f5      	b.n	8010da8 <cosf+0x5c>
 8010dbc:	eddd 0a01 	vldr	s1, [sp, #4]
 8010dc0:	ed9d 0a00 	vldr	s0, [sp]
 8010dc4:	2001      	movs	r0, #1
 8010dc6:	f000 f8ab 	bl	8010f20 <__kernel_sinf>
 8010dca:	e7d3      	b.n	8010d74 <cosf+0x28>
 8010dcc:	3f490fd8 	.word	0x3f490fd8
 8010dd0:	00000000 	.word	0x00000000

08010dd4 <fabsf>:
 8010dd4:	ee10 3a10 	vmov	r3, s0
 8010dd8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8010ddc:	ee00 3a10 	vmov	s0, r3
 8010de0:	4770      	bx	lr
	...

08010de4 <sinf>:
 8010de4:	ee10 3a10 	vmov	r3, s0
 8010de8:	b507      	push	{r0, r1, r2, lr}
 8010dea:	4a1f      	ldr	r2, [pc, #124]	@ (8010e68 <sinf+0x84>)
 8010dec:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8010df0:	4293      	cmp	r3, r2
 8010df2:	d807      	bhi.n	8010e04 <sinf+0x20>
 8010df4:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 8010e6c <sinf+0x88>
 8010df8:	2000      	movs	r0, #0
 8010dfa:	b003      	add	sp, #12
 8010dfc:	f85d eb04 	ldr.w	lr, [sp], #4
 8010e00:	f000 b88e 	b.w	8010f20 <__kernel_sinf>
 8010e04:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8010e08:	d304      	bcc.n	8010e14 <sinf+0x30>
 8010e0a:	ee30 0a40 	vsub.f32	s0, s0, s0
 8010e0e:	b003      	add	sp, #12
 8010e10:	f85d fb04 	ldr.w	pc, [sp], #4
 8010e14:	4668      	mov	r0, sp
 8010e16:	f000 f8cb 	bl	8010fb0 <__ieee754_rem_pio2f>
 8010e1a:	f000 0003 	and.w	r0, r0, #3
 8010e1e:	2801      	cmp	r0, #1
 8010e20:	d00a      	beq.n	8010e38 <sinf+0x54>
 8010e22:	2802      	cmp	r0, #2
 8010e24:	d00f      	beq.n	8010e46 <sinf+0x62>
 8010e26:	b9c0      	cbnz	r0, 8010e5a <sinf+0x76>
 8010e28:	eddd 0a01 	vldr	s1, [sp, #4]
 8010e2c:	ed9d 0a00 	vldr	s0, [sp]
 8010e30:	2001      	movs	r0, #1
 8010e32:	f000 f875 	bl	8010f20 <__kernel_sinf>
 8010e36:	e7ea      	b.n	8010e0e <sinf+0x2a>
 8010e38:	eddd 0a01 	vldr	s1, [sp, #4]
 8010e3c:	ed9d 0a00 	vldr	s0, [sp]
 8010e40:	f000 f816 	bl	8010e70 <__kernel_cosf>
 8010e44:	e7e3      	b.n	8010e0e <sinf+0x2a>
 8010e46:	eddd 0a01 	vldr	s1, [sp, #4]
 8010e4a:	ed9d 0a00 	vldr	s0, [sp]
 8010e4e:	2001      	movs	r0, #1
 8010e50:	f000 f866 	bl	8010f20 <__kernel_sinf>
 8010e54:	eeb1 0a40 	vneg.f32	s0, s0
 8010e58:	e7d9      	b.n	8010e0e <sinf+0x2a>
 8010e5a:	eddd 0a01 	vldr	s1, [sp, #4]
 8010e5e:	ed9d 0a00 	vldr	s0, [sp]
 8010e62:	f000 f805 	bl	8010e70 <__kernel_cosf>
 8010e66:	e7f5      	b.n	8010e54 <sinf+0x70>
 8010e68:	3f490fd8 	.word	0x3f490fd8
 8010e6c:	00000000 	.word	0x00000000

08010e70 <__kernel_cosf>:
 8010e70:	ee10 3a10 	vmov	r3, s0
 8010e74:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8010e78:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8010e7c:	eef0 6a40 	vmov.f32	s13, s0
 8010e80:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8010e84:	d204      	bcs.n	8010e90 <__kernel_cosf+0x20>
 8010e86:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 8010e8a:	ee17 2a90 	vmov	r2, s15
 8010e8e:	b342      	cbz	r2, 8010ee2 <__kernel_cosf+0x72>
 8010e90:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8010e94:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 8010f00 <__kernel_cosf+0x90>
 8010e98:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8010f04 <__kernel_cosf+0x94>
 8010e9c:	4a1a      	ldr	r2, [pc, #104]	@ (8010f08 <__kernel_cosf+0x98>)
 8010e9e:	eea7 6a27 	vfma.f32	s12, s14, s15
 8010ea2:	4293      	cmp	r3, r2
 8010ea4:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8010f0c <__kernel_cosf+0x9c>
 8010ea8:	eee6 7a07 	vfma.f32	s15, s12, s14
 8010eac:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 8010f10 <__kernel_cosf+0xa0>
 8010eb0:	eea7 6a87 	vfma.f32	s12, s15, s14
 8010eb4:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8010f14 <__kernel_cosf+0xa4>
 8010eb8:	eee6 7a07 	vfma.f32	s15, s12, s14
 8010ebc:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8010f18 <__kernel_cosf+0xa8>
 8010ec0:	eea7 6a87 	vfma.f32	s12, s15, s14
 8010ec4:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 8010ec8:	ee26 6a07 	vmul.f32	s12, s12, s14
 8010ecc:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8010ed0:	eee7 0a06 	vfma.f32	s1, s14, s12
 8010ed4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010ed8:	d804      	bhi.n	8010ee4 <__kernel_cosf+0x74>
 8010eda:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8010ede:	ee30 0a67 	vsub.f32	s0, s0, s15
 8010ee2:	4770      	bx	lr
 8010ee4:	4a0d      	ldr	r2, [pc, #52]	@ (8010f1c <__kernel_cosf+0xac>)
 8010ee6:	4293      	cmp	r3, r2
 8010ee8:	bf9a      	itte	ls
 8010eea:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 8010eee:	ee07 3a10 	vmovls	s14, r3
 8010ef2:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 8010ef6:	ee30 0a47 	vsub.f32	s0, s0, s14
 8010efa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010efe:	e7ec      	b.n	8010eda <__kernel_cosf+0x6a>
 8010f00:	ad47d74e 	.word	0xad47d74e
 8010f04:	310f74f6 	.word	0x310f74f6
 8010f08:	3e999999 	.word	0x3e999999
 8010f0c:	b493f27c 	.word	0xb493f27c
 8010f10:	37d00d01 	.word	0x37d00d01
 8010f14:	bab60b61 	.word	0xbab60b61
 8010f18:	3d2aaaab 	.word	0x3d2aaaab
 8010f1c:	3f480000 	.word	0x3f480000

08010f20 <__kernel_sinf>:
 8010f20:	ee10 3a10 	vmov	r3, s0
 8010f24:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8010f28:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8010f2c:	d204      	bcs.n	8010f38 <__kernel_sinf+0x18>
 8010f2e:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8010f32:	ee17 3a90 	vmov	r3, s15
 8010f36:	b35b      	cbz	r3, 8010f90 <__kernel_sinf+0x70>
 8010f38:	ee20 7a00 	vmul.f32	s14, s0, s0
 8010f3c:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8010f94 <__kernel_sinf+0x74>
 8010f40:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8010f98 <__kernel_sinf+0x78>
 8010f44:	eea7 6a27 	vfma.f32	s12, s14, s15
 8010f48:	eddf 7a14 	vldr	s15, [pc, #80]	@ 8010f9c <__kernel_sinf+0x7c>
 8010f4c:	eee6 7a07 	vfma.f32	s15, s12, s14
 8010f50:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8010fa0 <__kernel_sinf+0x80>
 8010f54:	eea7 6a87 	vfma.f32	s12, s15, s14
 8010f58:	eddf 7a12 	vldr	s15, [pc, #72]	@ 8010fa4 <__kernel_sinf+0x84>
 8010f5c:	ee60 6a07 	vmul.f32	s13, s0, s14
 8010f60:	eee6 7a07 	vfma.f32	s15, s12, s14
 8010f64:	b930      	cbnz	r0, 8010f74 <__kernel_sinf+0x54>
 8010f66:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8010fa8 <__kernel_sinf+0x88>
 8010f6a:	eea7 6a27 	vfma.f32	s12, s14, s15
 8010f6e:	eea6 0a26 	vfma.f32	s0, s12, s13
 8010f72:	4770      	bx	lr
 8010f74:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8010f78:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8010f7c:	eee0 7a86 	vfma.f32	s15, s1, s12
 8010f80:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8010f84:	eddf 7a09 	vldr	s15, [pc, #36]	@ 8010fac <__kernel_sinf+0x8c>
 8010f88:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8010f8c:	ee30 0a60 	vsub.f32	s0, s0, s1
 8010f90:	4770      	bx	lr
 8010f92:	bf00      	nop
 8010f94:	2f2ec9d3 	.word	0x2f2ec9d3
 8010f98:	b2d72f34 	.word	0xb2d72f34
 8010f9c:	3638ef1b 	.word	0x3638ef1b
 8010fa0:	b9500d01 	.word	0xb9500d01
 8010fa4:	3c088889 	.word	0x3c088889
 8010fa8:	be2aaaab 	.word	0xbe2aaaab
 8010fac:	3e2aaaab 	.word	0x3e2aaaab

08010fb0 <__ieee754_rem_pio2f>:
 8010fb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010fb2:	ee10 6a10 	vmov	r6, s0
 8010fb6:	4b88      	ldr	r3, [pc, #544]	@ (80111d8 <__ieee754_rem_pio2f+0x228>)
 8010fb8:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 8010fbc:	429d      	cmp	r5, r3
 8010fbe:	b087      	sub	sp, #28
 8010fc0:	4604      	mov	r4, r0
 8010fc2:	d805      	bhi.n	8010fd0 <__ieee754_rem_pio2f+0x20>
 8010fc4:	2300      	movs	r3, #0
 8010fc6:	ed80 0a00 	vstr	s0, [r0]
 8010fca:	6043      	str	r3, [r0, #4]
 8010fcc:	2000      	movs	r0, #0
 8010fce:	e022      	b.n	8011016 <__ieee754_rem_pio2f+0x66>
 8010fd0:	4b82      	ldr	r3, [pc, #520]	@ (80111dc <__ieee754_rem_pio2f+0x22c>)
 8010fd2:	429d      	cmp	r5, r3
 8010fd4:	d83a      	bhi.n	801104c <__ieee754_rem_pio2f+0x9c>
 8010fd6:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8010fda:	2e00      	cmp	r6, #0
 8010fdc:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 80111e0 <__ieee754_rem_pio2f+0x230>
 8010fe0:	4a80      	ldr	r2, [pc, #512]	@ (80111e4 <__ieee754_rem_pio2f+0x234>)
 8010fe2:	f023 030f 	bic.w	r3, r3, #15
 8010fe6:	dd18      	ble.n	801101a <__ieee754_rem_pio2f+0x6a>
 8010fe8:	4293      	cmp	r3, r2
 8010fea:	ee70 7a47 	vsub.f32	s15, s0, s14
 8010fee:	bf09      	itett	eq
 8010ff0:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 80111e8 <__ieee754_rem_pio2f+0x238>
 8010ff4:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 80111ec <__ieee754_rem_pio2f+0x23c>
 8010ff8:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 80111f0 <__ieee754_rem_pio2f+0x240>
 8010ffc:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8011000:	ee37 7ae6 	vsub.f32	s14, s15, s13
 8011004:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011008:	ed80 7a00 	vstr	s14, [r0]
 801100c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8011010:	edc0 7a01 	vstr	s15, [r0, #4]
 8011014:	2001      	movs	r0, #1
 8011016:	b007      	add	sp, #28
 8011018:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801101a:	4293      	cmp	r3, r2
 801101c:	ee70 7a07 	vadd.f32	s15, s0, s14
 8011020:	bf09      	itett	eq
 8011022:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 80111e8 <__ieee754_rem_pio2f+0x238>
 8011026:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 80111ec <__ieee754_rem_pio2f+0x23c>
 801102a:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 80111f0 <__ieee754_rem_pio2f+0x240>
 801102e:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 8011032:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8011036:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801103a:	ed80 7a00 	vstr	s14, [r0]
 801103e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011042:	edc0 7a01 	vstr	s15, [r0, #4]
 8011046:	f04f 30ff 	mov.w	r0, #4294967295
 801104a:	e7e4      	b.n	8011016 <__ieee754_rem_pio2f+0x66>
 801104c:	4b69      	ldr	r3, [pc, #420]	@ (80111f4 <__ieee754_rem_pio2f+0x244>)
 801104e:	429d      	cmp	r5, r3
 8011050:	d873      	bhi.n	801113a <__ieee754_rem_pio2f+0x18a>
 8011052:	f7ff febf 	bl	8010dd4 <fabsf>
 8011056:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 80111f8 <__ieee754_rem_pio2f+0x248>
 801105a:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 801105e:	eee0 7a07 	vfma.f32	s15, s0, s14
 8011062:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8011066:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 801106a:	ee17 0a90 	vmov	r0, s15
 801106e:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 80111e0 <__ieee754_rem_pio2f+0x230>
 8011072:	eea7 0a67 	vfms.f32	s0, s14, s15
 8011076:	281f      	cmp	r0, #31
 8011078:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 80111ec <__ieee754_rem_pio2f+0x23c>
 801107c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011080:	eeb1 6a47 	vneg.f32	s12, s14
 8011084:	ee70 6a67 	vsub.f32	s13, s0, s15
 8011088:	ee16 1a90 	vmov	r1, s13
 801108c:	dc09      	bgt.n	80110a2 <__ieee754_rem_pio2f+0xf2>
 801108e:	4a5b      	ldr	r2, [pc, #364]	@ (80111fc <__ieee754_rem_pio2f+0x24c>)
 8011090:	1e47      	subs	r7, r0, #1
 8011092:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8011096:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 801109a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 801109e:	4293      	cmp	r3, r2
 80110a0:	d107      	bne.n	80110b2 <__ieee754_rem_pio2f+0x102>
 80110a2:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 80110a6:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 80110aa:	2a08      	cmp	r2, #8
 80110ac:	ea4f 53e5 	mov.w	r3, r5, asr #23
 80110b0:	dc14      	bgt.n	80110dc <__ieee754_rem_pio2f+0x12c>
 80110b2:	6021      	str	r1, [r4, #0]
 80110b4:	ed94 7a00 	vldr	s14, [r4]
 80110b8:	ee30 0a47 	vsub.f32	s0, s0, s14
 80110bc:	2e00      	cmp	r6, #0
 80110be:	ee30 0a67 	vsub.f32	s0, s0, s15
 80110c2:	ed84 0a01 	vstr	s0, [r4, #4]
 80110c6:	daa6      	bge.n	8011016 <__ieee754_rem_pio2f+0x66>
 80110c8:	eeb1 7a47 	vneg.f32	s14, s14
 80110cc:	eeb1 0a40 	vneg.f32	s0, s0
 80110d0:	ed84 7a00 	vstr	s14, [r4]
 80110d4:	ed84 0a01 	vstr	s0, [r4, #4]
 80110d8:	4240      	negs	r0, r0
 80110da:	e79c      	b.n	8011016 <__ieee754_rem_pio2f+0x66>
 80110dc:	eddf 5a42 	vldr	s11, [pc, #264]	@ 80111e8 <__ieee754_rem_pio2f+0x238>
 80110e0:	eef0 6a40 	vmov.f32	s13, s0
 80110e4:	eee6 6a25 	vfma.f32	s13, s12, s11
 80110e8:	ee70 7a66 	vsub.f32	s15, s0, s13
 80110ec:	eee6 7a25 	vfma.f32	s15, s12, s11
 80110f0:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80111f0 <__ieee754_rem_pio2f+0x240>
 80110f4:	eed7 7a25 	vfnms.f32	s15, s14, s11
 80110f8:	ee76 5ae7 	vsub.f32	s11, s13, s15
 80110fc:	ee15 2a90 	vmov	r2, s11
 8011100:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8011104:	1a5b      	subs	r3, r3, r1
 8011106:	2b19      	cmp	r3, #25
 8011108:	dc04      	bgt.n	8011114 <__ieee754_rem_pio2f+0x164>
 801110a:	edc4 5a00 	vstr	s11, [r4]
 801110e:	eeb0 0a66 	vmov.f32	s0, s13
 8011112:	e7cf      	b.n	80110b4 <__ieee754_rem_pio2f+0x104>
 8011114:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 8011200 <__ieee754_rem_pio2f+0x250>
 8011118:	eeb0 0a66 	vmov.f32	s0, s13
 801111c:	eea6 0a25 	vfma.f32	s0, s12, s11
 8011120:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8011124:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8011204 <__ieee754_rem_pio2f+0x254>
 8011128:	eee6 7a25 	vfma.f32	s15, s12, s11
 801112c:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8011130:	ee30 7a67 	vsub.f32	s14, s0, s15
 8011134:	ed84 7a00 	vstr	s14, [r4]
 8011138:	e7bc      	b.n	80110b4 <__ieee754_rem_pio2f+0x104>
 801113a:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 801113e:	d306      	bcc.n	801114e <__ieee754_rem_pio2f+0x19e>
 8011140:	ee70 7a40 	vsub.f32	s15, s0, s0
 8011144:	edc0 7a01 	vstr	s15, [r0, #4]
 8011148:	edc0 7a00 	vstr	s15, [r0]
 801114c:	e73e      	b.n	8010fcc <__ieee754_rem_pio2f+0x1c>
 801114e:	15ea      	asrs	r2, r5, #23
 8011150:	3a86      	subs	r2, #134	@ 0x86
 8011152:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8011156:	ee07 3a90 	vmov	s15, r3
 801115a:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 801115e:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8011208 <__ieee754_rem_pio2f+0x258>
 8011162:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8011166:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801116a:	ed8d 7a03 	vstr	s14, [sp, #12]
 801116e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8011172:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8011176:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801117a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801117e:	ed8d 7a04 	vstr	s14, [sp, #16]
 8011182:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8011186:	eef5 7a40 	vcmp.f32	s15, #0.0
 801118a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801118e:	edcd 7a05 	vstr	s15, [sp, #20]
 8011192:	d11e      	bne.n	80111d2 <__ieee754_rem_pio2f+0x222>
 8011194:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8011198:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801119c:	bf0c      	ite	eq
 801119e:	2301      	moveq	r3, #1
 80111a0:	2302      	movne	r3, #2
 80111a2:	491a      	ldr	r1, [pc, #104]	@ (801120c <__ieee754_rem_pio2f+0x25c>)
 80111a4:	9101      	str	r1, [sp, #4]
 80111a6:	2102      	movs	r1, #2
 80111a8:	9100      	str	r1, [sp, #0]
 80111aa:	a803      	add	r0, sp, #12
 80111ac:	4621      	mov	r1, r4
 80111ae:	f000 f82f 	bl	8011210 <__kernel_rem_pio2f>
 80111b2:	2e00      	cmp	r6, #0
 80111b4:	f6bf af2f 	bge.w	8011016 <__ieee754_rem_pio2f+0x66>
 80111b8:	edd4 7a00 	vldr	s15, [r4]
 80111bc:	eef1 7a67 	vneg.f32	s15, s15
 80111c0:	edc4 7a00 	vstr	s15, [r4]
 80111c4:	edd4 7a01 	vldr	s15, [r4, #4]
 80111c8:	eef1 7a67 	vneg.f32	s15, s15
 80111cc:	edc4 7a01 	vstr	s15, [r4, #4]
 80111d0:	e782      	b.n	80110d8 <__ieee754_rem_pio2f+0x128>
 80111d2:	2303      	movs	r3, #3
 80111d4:	e7e5      	b.n	80111a2 <__ieee754_rem_pio2f+0x1f2>
 80111d6:	bf00      	nop
 80111d8:	3f490fd8 	.word	0x3f490fd8
 80111dc:	4016cbe3 	.word	0x4016cbe3
 80111e0:	3fc90f80 	.word	0x3fc90f80
 80111e4:	3fc90fd0 	.word	0x3fc90fd0
 80111e8:	37354400 	.word	0x37354400
 80111ec:	37354443 	.word	0x37354443
 80111f0:	2e85a308 	.word	0x2e85a308
 80111f4:	43490f80 	.word	0x43490f80
 80111f8:	3f22f984 	.word	0x3f22f984
 80111fc:	08011ef4 	.word	0x08011ef4
 8011200:	2e85a300 	.word	0x2e85a300
 8011204:	248d3132 	.word	0x248d3132
 8011208:	43800000 	.word	0x43800000
 801120c:	08011f74 	.word	0x08011f74

08011210 <__kernel_rem_pio2f>:
 8011210:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011214:	ed2d 8b04 	vpush	{d8-d9}
 8011218:	b0d9      	sub	sp, #356	@ 0x164
 801121a:	4690      	mov	r8, r2
 801121c:	9001      	str	r0, [sp, #4]
 801121e:	4ab6      	ldr	r2, [pc, #728]	@ (80114f8 <__kernel_rem_pio2f+0x2e8>)
 8011220:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8011222:	f118 0f04 	cmn.w	r8, #4
 8011226:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 801122a:	460f      	mov	r7, r1
 801122c:	f103 3bff 	add.w	fp, r3, #4294967295
 8011230:	db26      	blt.n	8011280 <__kernel_rem_pio2f+0x70>
 8011232:	f1b8 0203 	subs.w	r2, r8, #3
 8011236:	bf48      	it	mi
 8011238:	f108 0204 	addmi.w	r2, r8, #4
 801123c:	10d2      	asrs	r2, r2, #3
 801123e:	1c55      	adds	r5, r2, #1
 8011240:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8011242:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8011508 <__kernel_rem_pio2f+0x2f8>
 8011246:	00e8      	lsls	r0, r5, #3
 8011248:	eba2 060b 	sub.w	r6, r2, fp
 801124c:	9002      	str	r0, [sp, #8]
 801124e:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 8011252:	eb0a 0c0b 	add.w	ip, sl, fp
 8011256:	ac1c      	add	r4, sp, #112	@ 0x70
 8011258:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 801125c:	2000      	movs	r0, #0
 801125e:	4560      	cmp	r0, ip
 8011260:	dd10      	ble.n	8011284 <__kernel_rem_pio2f+0x74>
 8011262:	a91c      	add	r1, sp, #112	@ 0x70
 8011264:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 8011268:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 801126c:	2600      	movs	r6, #0
 801126e:	4556      	cmp	r6, sl
 8011270:	dc24      	bgt.n	80112bc <__kernel_rem_pio2f+0xac>
 8011272:	f8dd e004 	ldr.w	lr, [sp, #4]
 8011276:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 8011508 <__kernel_rem_pio2f+0x2f8>
 801127a:	4684      	mov	ip, r0
 801127c:	2400      	movs	r4, #0
 801127e:	e016      	b.n	80112ae <__kernel_rem_pio2f+0x9e>
 8011280:	2200      	movs	r2, #0
 8011282:	e7dc      	b.n	801123e <__kernel_rem_pio2f+0x2e>
 8011284:	42c6      	cmn	r6, r0
 8011286:	bf5d      	ittte	pl
 8011288:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 801128c:	ee07 1a90 	vmovpl	s15, r1
 8011290:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8011294:	eef0 7a47 	vmovmi.f32	s15, s14
 8011298:	ece4 7a01 	vstmia	r4!, {s15}
 801129c:	3001      	adds	r0, #1
 801129e:	e7de      	b.n	801125e <__kernel_rem_pio2f+0x4e>
 80112a0:	ecfe 6a01 	vldmia	lr!, {s13}
 80112a4:	ed3c 7a01 	vldmdb	ip!, {s14}
 80112a8:	eee6 7a87 	vfma.f32	s15, s13, s14
 80112ac:	3401      	adds	r4, #1
 80112ae:	455c      	cmp	r4, fp
 80112b0:	ddf6      	ble.n	80112a0 <__kernel_rem_pio2f+0x90>
 80112b2:	ece9 7a01 	vstmia	r9!, {s15}
 80112b6:	3601      	adds	r6, #1
 80112b8:	3004      	adds	r0, #4
 80112ba:	e7d8      	b.n	801126e <__kernel_rem_pio2f+0x5e>
 80112bc:	a908      	add	r1, sp, #32
 80112be:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80112c2:	9104      	str	r1, [sp, #16]
 80112c4:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 80112c6:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 8011504 <__kernel_rem_pio2f+0x2f4>
 80112ca:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 8011500 <__kernel_rem_pio2f+0x2f0>
 80112ce:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 80112d2:	9203      	str	r2, [sp, #12]
 80112d4:	4654      	mov	r4, sl
 80112d6:	00a2      	lsls	r2, r4, #2
 80112d8:	9205      	str	r2, [sp, #20]
 80112da:	aa58      	add	r2, sp, #352	@ 0x160
 80112dc:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 80112e0:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 80112e4:	a944      	add	r1, sp, #272	@ 0x110
 80112e6:	aa08      	add	r2, sp, #32
 80112e8:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 80112ec:	4694      	mov	ip, r2
 80112ee:	4626      	mov	r6, r4
 80112f0:	2e00      	cmp	r6, #0
 80112f2:	dc4c      	bgt.n	801138e <__kernel_rem_pio2f+0x17e>
 80112f4:	4628      	mov	r0, r5
 80112f6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80112fa:	f000 f9f1 	bl	80116e0 <scalbnf>
 80112fe:	eeb0 8a40 	vmov.f32	s16, s0
 8011302:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 8011306:	ee28 0a00 	vmul.f32	s0, s16, s0
 801130a:	f000 fa4f 	bl	80117ac <floorf>
 801130e:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 8011312:	eea0 8a67 	vfms.f32	s16, s0, s15
 8011316:	2d00      	cmp	r5, #0
 8011318:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801131c:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8011320:	ee17 9a90 	vmov	r9, s15
 8011324:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011328:	ee38 8a67 	vsub.f32	s16, s16, s15
 801132c:	dd41      	ble.n	80113b2 <__kernel_rem_pio2f+0x1a2>
 801132e:	f104 3cff 	add.w	ip, r4, #4294967295
 8011332:	a908      	add	r1, sp, #32
 8011334:	f1c5 0e08 	rsb	lr, r5, #8
 8011338:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 801133c:	fa46 f00e 	asr.w	r0, r6, lr
 8011340:	4481      	add	r9, r0
 8011342:	fa00 f00e 	lsl.w	r0, r0, lr
 8011346:	1a36      	subs	r6, r6, r0
 8011348:	f1c5 0007 	rsb	r0, r5, #7
 801134c:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 8011350:	4106      	asrs	r6, r0
 8011352:	2e00      	cmp	r6, #0
 8011354:	dd3c      	ble.n	80113d0 <__kernel_rem_pio2f+0x1c0>
 8011356:	f04f 0e00 	mov.w	lr, #0
 801135a:	f109 0901 	add.w	r9, r9, #1
 801135e:	4670      	mov	r0, lr
 8011360:	4574      	cmp	r4, lr
 8011362:	dc68      	bgt.n	8011436 <__kernel_rem_pio2f+0x226>
 8011364:	2d00      	cmp	r5, #0
 8011366:	dd03      	ble.n	8011370 <__kernel_rem_pio2f+0x160>
 8011368:	2d01      	cmp	r5, #1
 801136a:	d074      	beq.n	8011456 <__kernel_rem_pio2f+0x246>
 801136c:	2d02      	cmp	r5, #2
 801136e:	d07d      	beq.n	801146c <__kernel_rem_pio2f+0x25c>
 8011370:	2e02      	cmp	r6, #2
 8011372:	d12d      	bne.n	80113d0 <__kernel_rem_pio2f+0x1c0>
 8011374:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8011378:	ee30 8a48 	vsub.f32	s16, s0, s16
 801137c:	b340      	cbz	r0, 80113d0 <__kernel_rem_pio2f+0x1c0>
 801137e:	4628      	mov	r0, r5
 8011380:	9306      	str	r3, [sp, #24]
 8011382:	f000 f9ad 	bl	80116e0 <scalbnf>
 8011386:	9b06      	ldr	r3, [sp, #24]
 8011388:	ee38 8a40 	vsub.f32	s16, s16, s0
 801138c:	e020      	b.n	80113d0 <__kernel_rem_pio2f+0x1c0>
 801138e:	ee60 7a28 	vmul.f32	s15, s0, s17
 8011392:	3e01      	subs	r6, #1
 8011394:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8011398:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801139c:	eea7 0ac9 	vfms.f32	s0, s15, s18
 80113a0:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80113a4:	ecac 0a01 	vstmia	ip!, {s0}
 80113a8:	ed30 0a01 	vldmdb	r0!, {s0}
 80113ac:	ee37 0a80 	vadd.f32	s0, s15, s0
 80113b0:	e79e      	b.n	80112f0 <__kernel_rem_pio2f+0xe0>
 80113b2:	d105      	bne.n	80113c0 <__kernel_rem_pio2f+0x1b0>
 80113b4:	1e60      	subs	r0, r4, #1
 80113b6:	a908      	add	r1, sp, #32
 80113b8:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 80113bc:	11f6      	asrs	r6, r6, #7
 80113be:	e7c8      	b.n	8011352 <__kernel_rem_pio2f+0x142>
 80113c0:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80113c4:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80113c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80113cc:	da31      	bge.n	8011432 <__kernel_rem_pio2f+0x222>
 80113ce:	2600      	movs	r6, #0
 80113d0:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80113d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80113d8:	f040 8098 	bne.w	801150c <__kernel_rem_pio2f+0x2fc>
 80113dc:	1e60      	subs	r0, r4, #1
 80113de:	2200      	movs	r2, #0
 80113e0:	4550      	cmp	r0, sl
 80113e2:	da4b      	bge.n	801147c <__kernel_rem_pio2f+0x26c>
 80113e4:	2a00      	cmp	r2, #0
 80113e6:	d065      	beq.n	80114b4 <__kernel_rem_pio2f+0x2a4>
 80113e8:	3c01      	subs	r4, #1
 80113ea:	ab08      	add	r3, sp, #32
 80113ec:	3d08      	subs	r5, #8
 80113ee:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80113f2:	2b00      	cmp	r3, #0
 80113f4:	d0f8      	beq.n	80113e8 <__kernel_rem_pio2f+0x1d8>
 80113f6:	4628      	mov	r0, r5
 80113f8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80113fc:	f000 f970 	bl	80116e0 <scalbnf>
 8011400:	1c63      	adds	r3, r4, #1
 8011402:	aa44      	add	r2, sp, #272	@ 0x110
 8011404:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8011504 <__kernel_rem_pio2f+0x2f4>
 8011408:	0099      	lsls	r1, r3, #2
 801140a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 801140e:	4623      	mov	r3, r4
 8011410:	2b00      	cmp	r3, #0
 8011412:	f280 80a9 	bge.w	8011568 <__kernel_rem_pio2f+0x358>
 8011416:	4623      	mov	r3, r4
 8011418:	2b00      	cmp	r3, #0
 801141a:	f2c0 80c7 	blt.w	80115ac <__kernel_rem_pio2f+0x39c>
 801141e:	aa44      	add	r2, sp, #272	@ 0x110
 8011420:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8011424:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 80114fc <__kernel_rem_pio2f+0x2ec>
 8011428:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8011508 <__kernel_rem_pio2f+0x2f8>
 801142c:	2000      	movs	r0, #0
 801142e:	1ae2      	subs	r2, r4, r3
 8011430:	e0b1      	b.n	8011596 <__kernel_rem_pio2f+0x386>
 8011432:	2602      	movs	r6, #2
 8011434:	e78f      	b.n	8011356 <__kernel_rem_pio2f+0x146>
 8011436:	f852 1b04 	ldr.w	r1, [r2], #4
 801143a:	b948      	cbnz	r0, 8011450 <__kernel_rem_pio2f+0x240>
 801143c:	b121      	cbz	r1, 8011448 <__kernel_rem_pio2f+0x238>
 801143e:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 8011442:	f842 1c04 	str.w	r1, [r2, #-4]
 8011446:	2101      	movs	r1, #1
 8011448:	f10e 0e01 	add.w	lr, lr, #1
 801144c:	4608      	mov	r0, r1
 801144e:	e787      	b.n	8011360 <__kernel_rem_pio2f+0x150>
 8011450:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 8011454:	e7f5      	b.n	8011442 <__kernel_rem_pio2f+0x232>
 8011456:	f104 3cff 	add.w	ip, r4, #4294967295
 801145a:	aa08      	add	r2, sp, #32
 801145c:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8011460:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8011464:	a908      	add	r1, sp, #32
 8011466:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 801146a:	e781      	b.n	8011370 <__kernel_rem_pio2f+0x160>
 801146c:	f104 3cff 	add.w	ip, r4, #4294967295
 8011470:	aa08      	add	r2, sp, #32
 8011472:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8011476:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 801147a:	e7f3      	b.n	8011464 <__kernel_rem_pio2f+0x254>
 801147c:	a908      	add	r1, sp, #32
 801147e:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8011482:	3801      	subs	r0, #1
 8011484:	430a      	orrs	r2, r1
 8011486:	e7ab      	b.n	80113e0 <__kernel_rem_pio2f+0x1d0>
 8011488:	3201      	adds	r2, #1
 801148a:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 801148e:	2e00      	cmp	r6, #0
 8011490:	d0fa      	beq.n	8011488 <__kernel_rem_pio2f+0x278>
 8011492:	9905      	ldr	r1, [sp, #20]
 8011494:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 8011498:	eb0d 0001 	add.w	r0, sp, r1
 801149c:	18e6      	adds	r6, r4, r3
 801149e:	a91c      	add	r1, sp, #112	@ 0x70
 80114a0:	f104 0c01 	add.w	ip, r4, #1
 80114a4:	384c      	subs	r0, #76	@ 0x4c
 80114a6:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 80114aa:	4422      	add	r2, r4
 80114ac:	4562      	cmp	r2, ip
 80114ae:	da04      	bge.n	80114ba <__kernel_rem_pio2f+0x2aa>
 80114b0:	4614      	mov	r4, r2
 80114b2:	e710      	b.n	80112d6 <__kernel_rem_pio2f+0xc6>
 80114b4:	9804      	ldr	r0, [sp, #16]
 80114b6:	2201      	movs	r2, #1
 80114b8:	e7e7      	b.n	801148a <__kernel_rem_pio2f+0x27a>
 80114ba:	9903      	ldr	r1, [sp, #12]
 80114bc:	f8dd e004 	ldr.w	lr, [sp, #4]
 80114c0:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 80114c4:	9105      	str	r1, [sp, #20]
 80114c6:	ee07 1a90 	vmov	s15, r1
 80114ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80114ce:	2400      	movs	r4, #0
 80114d0:	ece6 7a01 	vstmia	r6!, {s15}
 80114d4:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8011508 <__kernel_rem_pio2f+0x2f8>
 80114d8:	46b1      	mov	r9, r6
 80114da:	455c      	cmp	r4, fp
 80114dc:	dd04      	ble.n	80114e8 <__kernel_rem_pio2f+0x2d8>
 80114de:	ece0 7a01 	vstmia	r0!, {s15}
 80114e2:	f10c 0c01 	add.w	ip, ip, #1
 80114e6:	e7e1      	b.n	80114ac <__kernel_rem_pio2f+0x29c>
 80114e8:	ecfe 6a01 	vldmia	lr!, {s13}
 80114ec:	ed39 7a01 	vldmdb	r9!, {s14}
 80114f0:	3401      	adds	r4, #1
 80114f2:	eee6 7a87 	vfma.f32	s15, s13, s14
 80114f6:	e7f0      	b.n	80114da <__kernel_rem_pio2f+0x2ca>
 80114f8:	080122b8 	.word	0x080122b8
 80114fc:	0801228c 	.word	0x0801228c
 8011500:	43800000 	.word	0x43800000
 8011504:	3b800000 	.word	0x3b800000
 8011508:	00000000 	.word	0x00000000
 801150c:	9b02      	ldr	r3, [sp, #8]
 801150e:	eeb0 0a48 	vmov.f32	s0, s16
 8011512:	eba3 0008 	sub.w	r0, r3, r8
 8011516:	f000 f8e3 	bl	80116e0 <scalbnf>
 801151a:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8011500 <__kernel_rem_pio2f+0x2f0>
 801151e:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8011522:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011526:	db19      	blt.n	801155c <__kernel_rem_pio2f+0x34c>
 8011528:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8011504 <__kernel_rem_pio2f+0x2f4>
 801152c:	ee60 7a27 	vmul.f32	s15, s0, s15
 8011530:	aa08      	add	r2, sp, #32
 8011532:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8011536:	3508      	adds	r5, #8
 8011538:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801153c:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8011540:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8011544:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8011548:	ee10 3a10 	vmov	r3, s0
 801154c:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8011550:	ee17 3a90 	vmov	r3, s15
 8011554:	3401      	adds	r4, #1
 8011556:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 801155a:	e74c      	b.n	80113f6 <__kernel_rem_pio2f+0x1e6>
 801155c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8011560:	aa08      	add	r2, sp, #32
 8011562:	ee10 3a10 	vmov	r3, s0
 8011566:	e7f6      	b.n	8011556 <__kernel_rem_pio2f+0x346>
 8011568:	a808      	add	r0, sp, #32
 801156a:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 801156e:	9001      	str	r0, [sp, #4]
 8011570:	ee07 0a90 	vmov	s15, r0
 8011574:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011578:	3b01      	subs	r3, #1
 801157a:	ee67 7a80 	vmul.f32	s15, s15, s0
 801157e:	ee20 0a07 	vmul.f32	s0, s0, s14
 8011582:	ed62 7a01 	vstmdb	r2!, {s15}
 8011586:	e743      	b.n	8011410 <__kernel_rem_pio2f+0x200>
 8011588:	ecfc 6a01 	vldmia	ip!, {s13}
 801158c:	ecb5 7a01 	vldmia	r5!, {s14}
 8011590:	eee6 7a87 	vfma.f32	s15, s13, s14
 8011594:	3001      	adds	r0, #1
 8011596:	4550      	cmp	r0, sl
 8011598:	dc01      	bgt.n	801159e <__kernel_rem_pio2f+0x38e>
 801159a:	4290      	cmp	r0, r2
 801159c:	ddf4      	ble.n	8011588 <__kernel_rem_pio2f+0x378>
 801159e:	a858      	add	r0, sp, #352	@ 0x160
 80115a0:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80115a4:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 80115a8:	3b01      	subs	r3, #1
 80115aa:	e735      	b.n	8011418 <__kernel_rem_pio2f+0x208>
 80115ac:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 80115ae:	2b02      	cmp	r3, #2
 80115b0:	dc09      	bgt.n	80115c6 <__kernel_rem_pio2f+0x3b6>
 80115b2:	2b00      	cmp	r3, #0
 80115b4:	dc27      	bgt.n	8011606 <__kernel_rem_pio2f+0x3f6>
 80115b6:	d040      	beq.n	801163a <__kernel_rem_pio2f+0x42a>
 80115b8:	f009 0007 	and.w	r0, r9, #7
 80115bc:	b059      	add	sp, #356	@ 0x164
 80115be:	ecbd 8b04 	vpop	{d8-d9}
 80115c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80115c6:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 80115c8:	2b03      	cmp	r3, #3
 80115ca:	d1f5      	bne.n	80115b8 <__kernel_rem_pio2f+0x3a8>
 80115cc:	aa30      	add	r2, sp, #192	@ 0xc0
 80115ce:	1f0b      	subs	r3, r1, #4
 80115d0:	4413      	add	r3, r2
 80115d2:	461a      	mov	r2, r3
 80115d4:	4620      	mov	r0, r4
 80115d6:	2800      	cmp	r0, #0
 80115d8:	dc50      	bgt.n	801167c <__kernel_rem_pio2f+0x46c>
 80115da:	4622      	mov	r2, r4
 80115dc:	2a01      	cmp	r2, #1
 80115de:	dc5d      	bgt.n	801169c <__kernel_rem_pio2f+0x48c>
 80115e0:	ab30      	add	r3, sp, #192	@ 0xc0
 80115e2:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 8011508 <__kernel_rem_pio2f+0x2f8>
 80115e6:	440b      	add	r3, r1
 80115e8:	2c01      	cmp	r4, #1
 80115ea:	dc67      	bgt.n	80116bc <__kernel_rem_pio2f+0x4ac>
 80115ec:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 80115f0:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 80115f4:	2e00      	cmp	r6, #0
 80115f6:	d167      	bne.n	80116c8 <__kernel_rem_pio2f+0x4b8>
 80115f8:	edc7 6a00 	vstr	s13, [r7]
 80115fc:	ed87 7a01 	vstr	s14, [r7, #4]
 8011600:	edc7 7a02 	vstr	s15, [r7, #8]
 8011604:	e7d8      	b.n	80115b8 <__kernel_rem_pio2f+0x3a8>
 8011606:	ab30      	add	r3, sp, #192	@ 0xc0
 8011608:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 8011508 <__kernel_rem_pio2f+0x2f8>
 801160c:	440b      	add	r3, r1
 801160e:	4622      	mov	r2, r4
 8011610:	2a00      	cmp	r2, #0
 8011612:	da24      	bge.n	801165e <__kernel_rem_pio2f+0x44e>
 8011614:	b34e      	cbz	r6, 801166a <__kernel_rem_pio2f+0x45a>
 8011616:	eef1 7a47 	vneg.f32	s15, s14
 801161a:	edc7 7a00 	vstr	s15, [r7]
 801161e:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 8011622:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011626:	aa31      	add	r2, sp, #196	@ 0xc4
 8011628:	2301      	movs	r3, #1
 801162a:	429c      	cmp	r4, r3
 801162c:	da20      	bge.n	8011670 <__kernel_rem_pio2f+0x460>
 801162e:	b10e      	cbz	r6, 8011634 <__kernel_rem_pio2f+0x424>
 8011630:	eef1 7a67 	vneg.f32	s15, s15
 8011634:	edc7 7a01 	vstr	s15, [r7, #4]
 8011638:	e7be      	b.n	80115b8 <__kernel_rem_pio2f+0x3a8>
 801163a:	ab30      	add	r3, sp, #192	@ 0xc0
 801163c:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 8011508 <__kernel_rem_pio2f+0x2f8>
 8011640:	440b      	add	r3, r1
 8011642:	2c00      	cmp	r4, #0
 8011644:	da05      	bge.n	8011652 <__kernel_rem_pio2f+0x442>
 8011646:	b10e      	cbz	r6, 801164c <__kernel_rem_pio2f+0x43c>
 8011648:	eef1 7a67 	vneg.f32	s15, s15
 801164c:	edc7 7a00 	vstr	s15, [r7]
 8011650:	e7b2      	b.n	80115b8 <__kernel_rem_pio2f+0x3a8>
 8011652:	ed33 7a01 	vldmdb	r3!, {s14}
 8011656:	3c01      	subs	r4, #1
 8011658:	ee77 7a87 	vadd.f32	s15, s15, s14
 801165c:	e7f1      	b.n	8011642 <__kernel_rem_pio2f+0x432>
 801165e:	ed73 7a01 	vldmdb	r3!, {s15}
 8011662:	3a01      	subs	r2, #1
 8011664:	ee37 7a27 	vadd.f32	s14, s14, s15
 8011668:	e7d2      	b.n	8011610 <__kernel_rem_pio2f+0x400>
 801166a:	eef0 7a47 	vmov.f32	s15, s14
 801166e:	e7d4      	b.n	801161a <__kernel_rem_pio2f+0x40a>
 8011670:	ecb2 7a01 	vldmia	r2!, {s14}
 8011674:	3301      	adds	r3, #1
 8011676:	ee77 7a87 	vadd.f32	s15, s15, s14
 801167a:	e7d6      	b.n	801162a <__kernel_rem_pio2f+0x41a>
 801167c:	ed72 7a01 	vldmdb	r2!, {s15}
 8011680:	edd2 6a01 	vldr	s13, [r2, #4]
 8011684:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8011688:	3801      	subs	r0, #1
 801168a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801168e:	ed82 7a00 	vstr	s14, [r2]
 8011692:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011696:	edc2 7a01 	vstr	s15, [r2, #4]
 801169a:	e79c      	b.n	80115d6 <__kernel_rem_pio2f+0x3c6>
 801169c:	ed73 7a01 	vldmdb	r3!, {s15}
 80116a0:	edd3 6a01 	vldr	s13, [r3, #4]
 80116a4:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80116a8:	3a01      	subs	r2, #1
 80116aa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80116ae:	ed83 7a00 	vstr	s14, [r3]
 80116b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80116b6:	edc3 7a01 	vstr	s15, [r3, #4]
 80116ba:	e78f      	b.n	80115dc <__kernel_rem_pio2f+0x3cc>
 80116bc:	ed33 7a01 	vldmdb	r3!, {s14}
 80116c0:	3c01      	subs	r4, #1
 80116c2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80116c6:	e78f      	b.n	80115e8 <__kernel_rem_pio2f+0x3d8>
 80116c8:	eef1 6a66 	vneg.f32	s13, s13
 80116cc:	eeb1 7a47 	vneg.f32	s14, s14
 80116d0:	edc7 6a00 	vstr	s13, [r7]
 80116d4:	ed87 7a01 	vstr	s14, [r7, #4]
 80116d8:	eef1 7a67 	vneg.f32	s15, s15
 80116dc:	e790      	b.n	8011600 <__kernel_rem_pio2f+0x3f0>
 80116de:	bf00      	nop

080116e0 <scalbnf>:
 80116e0:	ee10 3a10 	vmov	r3, s0
 80116e4:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 80116e8:	d02b      	beq.n	8011742 <scalbnf+0x62>
 80116ea:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 80116ee:	d302      	bcc.n	80116f6 <scalbnf+0x16>
 80116f0:	ee30 0a00 	vadd.f32	s0, s0, s0
 80116f4:	4770      	bx	lr
 80116f6:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 80116fa:	d123      	bne.n	8011744 <scalbnf+0x64>
 80116fc:	4b24      	ldr	r3, [pc, #144]	@ (8011790 <scalbnf+0xb0>)
 80116fe:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8011794 <scalbnf+0xb4>
 8011702:	4298      	cmp	r0, r3
 8011704:	ee20 0a27 	vmul.f32	s0, s0, s15
 8011708:	db17      	blt.n	801173a <scalbnf+0x5a>
 801170a:	ee10 3a10 	vmov	r3, s0
 801170e:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8011712:	3a19      	subs	r2, #25
 8011714:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8011718:	4288      	cmp	r0, r1
 801171a:	dd15      	ble.n	8011748 <scalbnf+0x68>
 801171c:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8011798 <scalbnf+0xb8>
 8011720:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 801179c <scalbnf+0xbc>
 8011724:	ee10 3a10 	vmov	r3, s0
 8011728:	eeb0 7a67 	vmov.f32	s14, s15
 801172c:	2b00      	cmp	r3, #0
 801172e:	bfb8      	it	lt
 8011730:	eef0 7a66 	vmovlt.f32	s15, s13
 8011734:	ee27 0a87 	vmul.f32	s0, s15, s14
 8011738:	4770      	bx	lr
 801173a:	eddf 7a19 	vldr	s15, [pc, #100]	@ 80117a0 <scalbnf+0xc0>
 801173e:	ee27 0a80 	vmul.f32	s0, s15, s0
 8011742:	4770      	bx	lr
 8011744:	0dd2      	lsrs	r2, r2, #23
 8011746:	e7e5      	b.n	8011714 <scalbnf+0x34>
 8011748:	4410      	add	r0, r2
 801174a:	28fe      	cmp	r0, #254	@ 0xfe
 801174c:	dce6      	bgt.n	801171c <scalbnf+0x3c>
 801174e:	2800      	cmp	r0, #0
 8011750:	dd06      	ble.n	8011760 <scalbnf+0x80>
 8011752:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8011756:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 801175a:	ee00 3a10 	vmov	s0, r3
 801175e:	4770      	bx	lr
 8011760:	f110 0f16 	cmn.w	r0, #22
 8011764:	da09      	bge.n	801177a <scalbnf+0x9a>
 8011766:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 80117a0 <scalbnf+0xc0>
 801176a:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 80117a4 <scalbnf+0xc4>
 801176e:	ee10 3a10 	vmov	r3, s0
 8011772:	eeb0 7a67 	vmov.f32	s14, s15
 8011776:	2b00      	cmp	r3, #0
 8011778:	e7d9      	b.n	801172e <scalbnf+0x4e>
 801177a:	3019      	adds	r0, #25
 801177c:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8011780:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8011784:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 80117a8 <scalbnf+0xc8>
 8011788:	ee07 3a90 	vmov	s15, r3
 801178c:	e7d7      	b.n	801173e <scalbnf+0x5e>
 801178e:	bf00      	nop
 8011790:	ffff3cb0 	.word	0xffff3cb0
 8011794:	4c000000 	.word	0x4c000000
 8011798:	7149f2ca 	.word	0x7149f2ca
 801179c:	f149f2ca 	.word	0xf149f2ca
 80117a0:	0da24260 	.word	0x0da24260
 80117a4:	8da24260 	.word	0x8da24260
 80117a8:	33000000 	.word	0x33000000

080117ac <floorf>:
 80117ac:	ee10 3a10 	vmov	r3, s0
 80117b0:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 80117b4:	3a7f      	subs	r2, #127	@ 0x7f
 80117b6:	2a16      	cmp	r2, #22
 80117b8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80117bc:	dc2b      	bgt.n	8011816 <floorf+0x6a>
 80117be:	2a00      	cmp	r2, #0
 80117c0:	da12      	bge.n	80117e8 <floorf+0x3c>
 80117c2:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8011828 <floorf+0x7c>
 80117c6:	ee30 0a27 	vadd.f32	s0, s0, s15
 80117ca:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80117ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80117d2:	dd06      	ble.n	80117e2 <floorf+0x36>
 80117d4:	2b00      	cmp	r3, #0
 80117d6:	da24      	bge.n	8011822 <floorf+0x76>
 80117d8:	2900      	cmp	r1, #0
 80117da:	4b14      	ldr	r3, [pc, #80]	@ (801182c <floorf+0x80>)
 80117dc:	bf08      	it	eq
 80117de:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 80117e2:	ee00 3a10 	vmov	s0, r3
 80117e6:	4770      	bx	lr
 80117e8:	4911      	ldr	r1, [pc, #68]	@ (8011830 <floorf+0x84>)
 80117ea:	4111      	asrs	r1, r2
 80117ec:	420b      	tst	r3, r1
 80117ee:	d0fa      	beq.n	80117e6 <floorf+0x3a>
 80117f0:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8011828 <floorf+0x7c>
 80117f4:	ee30 0a27 	vadd.f32	s0, s0, s15
 80117f8:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80117fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011800:	ddef      	ble.n	80117e2 <floorf+0x36>
 8011802:	2b00      	cmp	r3, #0
 8011804:	bfbe      	ittt	lt
 8011806:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 801180a:	fa40 f202 	asrlt.w	r2, r0, r2
 801180e:	189b      	addlt	r3, r3, r2
 8011810:	ea23 0301 	bic.w	r3, r3, r1
 8011814:	e7e5      	b.n	80117e2 <floorf+0x36>
 8011816:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 801181a:	d3e4      	bcc.n	80117e6 <floorf+0x3a>
 801181c:	ee30 0a00 	vadd.f32	s0, s0, s0
 8011820:	4770      	bx	lr
 8011822:	2300      	movs	r3, #0
 8011824:	e7dd      	b.n	80117e2 <floorf+0x36>
 8011826:	bf00      	nop
 8011828:	7149f2ca 	.word	0x7149f2ca
 801182c:	bf800000 	.word	0xbf800000
 8011830:	007fffff 	.word	0x007fffff

08011834 <_init>:
 8011834:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011836:	bf00      	nop
 8011838:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801183a:	bc08      	pop	{r3}
 801183c:	469e      	mov	lr, r3
 801183e:	4770      	bx	lr

08011840 <_fini>:
 8011840:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011842:	bf00      	nop
 8011844:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011846:	bc08      	pop	{r3}
 8011848:	469e      	mov	lr, r3
 801184a:	4770      	bx	lr
