Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Sep 21 13:28:37 2025
| Host         : ibm-server.iith.ac.in running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xczu28dr-ffvg1517-2-e
| Speed File   : -2
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 61
+-----------+----------+------------------------------+------------+
| Rule      | Severity | Description                  | Violations |
+-----------+----------+------------------------------+------------+
| DPIP-2    | Warning  | Input pipelining             | 56         |
| DPOP-3    | Warning  | PREG Output pipelining       | 2          |
| RTSTAT-10 | Warning  | No routable loads            | 1          |
| REQP-1680 | Advisory | enum_PREG_0_connects_CEP_GND | 2          |
+-----------+----------+------------------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-2#1 Warning
Input pipelining  
DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc00_subadc1/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc00_subadc1/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#2 Warning
Input pipelining  
DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc00_subadc2/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc00_subadc2/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#3 Warning
Input pipelining  
DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc00_subadc3/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc00_subadc3/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#4 Warning
Input pipelining  
DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc00_subadc4/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc00_subadc4/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#5 Warning
Input pipelining  
DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc00_subadc5/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc00_subadc5/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#6 Warning
Input pipelining  
DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc00_subadc6/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc00_subadc6/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#7 Warning
Input pipelining  
DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc00_subadc7/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc00_subadc7/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#8 Warning
Input pipelining  
DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc02_subadc1/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc02_subadc1/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#9 Warning
Input pipelining  
DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc02_subadc2/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc02_subadc2/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#10 Warning
Input pipelining  
DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc02_subadc3/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc02_subadc3/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#11 Warning
Input pipelining  
DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc02_subadc4/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc02_subadc4/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#12 Warning
Input pipelining  
DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc02_subadc5/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc02_subadc5/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#13 Warning
Input pipelining  
DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc02_subadc6/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc02_subadc6/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#14 Warning
Input pipelining  
DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc02_subadc7/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc02_subadc7/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#15 Warning
Input pipelining  
DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc10_subadc1/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc10_subadc1/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#16 Warning
Input pipelining  
DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc10_subadc2/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc10_subadc2/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#17 Warning
Input pipelining  
DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc10_subadc3/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc10_subadc3/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#18 Warning
Input pipelining  
DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc10_subadc4/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc10_subadc4/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#19 Warning
Input pipelining  
DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc10_subadc5/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc10_subadc5/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#20 Warning
Input pipelining  
DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc10_subadc6/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc10_subadc6/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#21 Warning
Input pipelining  
DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc10_subadc7/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc10_subadc7/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#22 Warning
Input pipelining  
DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc12_subadc1/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc12_subadc1/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#23 Warning
Input pipelining  
DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc12_subadc2/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc12_subadc2/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#24 Warning
Input pipelining  
DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc12_subadc3/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc12_subadc3/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#25 Warning
Input pipelining  
DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc12_subadc4/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc12_subadc4/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#26 Warning
Input pipelining  
DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc12_subadc5/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc12_subadc5/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#27 Warning
Input pipelining  
DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc12_subadc6/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc12_subadc6/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#28 Warning
Input pipelining  
DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc12_subadc7/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc12_subadc7/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#29 Warning
Input pipelining  
DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc20_subadc1/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc20_subadc1/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#30 Warning
Input pipelining  
DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc20_subadc2/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc20_subadc2/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#31 Warning
Input pipelining  
DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc20_subadc3/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc20_subadc3/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#32 Warning
Input pipelining  
DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc20_subadc4/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc20_subadc4/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#33 Warning
Input pipelining  
DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc20_subadc5/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc20_subadc5/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#34 Warning
Input pipelining  
DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc20_subadc6/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc20_subadc6/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#35 Warning
Input pipelining  
DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc20_subadc7/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc20_subadc7/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#36 Warning
Input pipelining  
DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc22_subadc1/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc22_subadc1/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#37 Warning
Input pipelining  
DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc22_subadc2/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc22_subadc2/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#38 Warning
Input pipelining  
DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc22_subadc3/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc22_subadc3/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#39 Warning
Input pipelining  
DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc22_subadc4/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc22_subadc4/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#40 Warning
Input pipelining  
DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc22_subadc5/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc22_subadc5/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#41 Warning
Input pipelining  
DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc22_subadc6/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc22_subadc6/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#42 Warning
Input pipelining  
DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc22_subadc7/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc22_subadc7/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#43 Warning
Input pipelining  
DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc30_subadc1/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc30_subadc1/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#44 Warning
Input pipelining  
DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc30_subadc2/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc30_subadc2/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#45 Warning
Input pipelining  
DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc30_subadc3/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc30_subadc3/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#46 Warning
Input pipelining  
DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc30_subadc4/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc30_subadc4/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#47 Warning
Input pipelining  
DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc30_subadc5/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc30_subadc5/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#48 Warning
Input pipelining  
DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc30_subadc6/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc30_subadc6/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#49 Warning
Input pipelining  
DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc30_subadc7/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc30_subadc7/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#50 Warning
Input pipelining  
DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc32_subadc1/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc32_subadc1/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#51 Warning
Input pipelining  
DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc32_subadc2/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc32_subadc2/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#52 Warning
Input pipelining  
DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc32_subadc3/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc32_subadc3/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#53 Warning
Input pipelining  
DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc32_subadc4/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc32_subadc4/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#54 Warning
Input pipelining  
DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc32_subadc5/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc32_subadc5/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#55 Warning
Input pipelining  
DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc32_subadc6/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc32_subadc6/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#56 Warning
Input pipelining  
DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc32_subadc7/i_primitive input design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc32_subadc7/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-3#1 Warning
PREG Output pipelining  
DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc00_subadc2/i_primitive output design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc00_subadc2/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#2 Warning
PREG Output pipelining  
DSP design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc00_subadc4/i_primitive output design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc00_subadc4/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
154 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/adc00_status[1], design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/adc00_status[4], design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/adc00_status[5], design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/adc00_status[6], design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/adc00_status[7], design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/adc00_status[12], design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/adc00_status[13], design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/adc02_status[1], design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/adc02_status[4], design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/adc02_status[5], design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/adc02_status[6], design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/adc02_status[7], design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/adc02_status[12], design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/adc02_status[13], design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/adc10_status[1] (the first 15 of 128 listed).
Related violations: <none>

REQP-1680#1 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc00_subadc2/i_primitive: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-1680#2 Advisory
enum_PREG_0_connects_CEP_GND  
design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc00_subadc4/i_primitive: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>


