PPA Report for fifo_parity_gen.v (Module: fifo_parity_gen)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 13
FF Count: 9
IO Count: 19
Cell Count: 69

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 685.40 MHz
Reg-to-Reg Critical Path Delay: 1.207 ns

POWER METRICS:
-------------
Total Power Consumption: 0.454 W
