

================================================================
== Vitis HLS Report for 'LinearImageFilter'
================================================================
* Date:           Thu May 23 07:59:11 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        work
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.840 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                         |                                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                         Instance                        |                    Module                    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_LinearImageFilter_Pipeline_ker_rows_ker_cols_fu_210  |LinearImageFilter_Pipeline_ker_rows_ker_cols  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- img_rows   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + img_cols  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 51
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 5 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%row = alloca i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:21]   --->   Operation 52 'alloca' 'row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.00ns)   --->   "%padding_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %padding"   --->   Operation 53 'read' 'padding_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 54 [1/1] (1.00ns)   --->   "%stride_col_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %stride_col"   --->   Operation 54 'read' 'stride_col_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 55 [1/1] (1.00ns)   --->   "%stride_row_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %stride_row"   --->   Operation 55 'read' 'stride_row_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 56 [1/1] (1.00ns)   --->   "%kernel_size_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %kernel_size_r"   --->   Operation 56 'read' 'kernel_size_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 57 [1/1] (1.00ns)   --->   "%kernel_offset_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %kernel_offset"   --->   Operation 57 'read' 'kernel_offset_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 58 [1/1] (1.00ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %cols"   --->   Operation 58 'read' 'cols_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 59 [1/1] (1.00ns)   --->   "%rows_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %rows"   --->   Operation 59 'read' 'rows_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 60 [1/1] (1.00ns)   --->   "%image_in_offset_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %image_in_offset"   --->   Operation 60 'read' 'image_in_offset_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 61 [1/1] (1.00ns)   --->   "%image_out_offset_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %image_out_offset"   --->   Operation 61 'read' 'image_out_offset_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sum_1_loc = alloca i32 1"   --->   Operation 62 'alloca' 'sum_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln7 = trunc i32 %cols_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:7]   --->   Operation 63 'trunc' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln7_1 = trunc i32 %rows_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:7]   --->   Operation 64 'trunc' 'trunc_ln7_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%div = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %kernel_size_read, i32 1, i32 31"   --->   Operation 65 'partselect' 'div' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%empty = trunc i32 %rows_read"   --->   Operation 66 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%empty_41 = trunc i32 %cols_read"   --->   Operation 67 'trunc' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln21 = store i32 0, i32 %row" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:21]   --->   Operation 68 'store' 'store_ln21' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.74>
ST_2 : Operation 69 [3/3] (5.74ns)   --->   "%mul30 = mul i32 %stride_col_read, i32 %stride_row_read"   --->   Operation 69 'mul' 'mul30' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln7 = zext i32 %kernel_size_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:7]   --->   Operation 70 'zext' 'zext_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [3/3] (5.74ns)   --->   "%mul_ln7 = mul i64 %zext_ln7, i64 %zext_ln7" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:7]   --->   Operation 71 'mul' 'mul_ln7' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.74>
ST_3 : Operation 72 [2/3] (5.74ns)   --->   "%mul30 = mul i32 %stride_col_read, i32 %stride_row_read"   --->   Operation 72 'mul' 'mul30' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [2/3] (5.74ns)   --->   "%mul_ln7 = mul i64 %zext_ln7, i64 %zext_ln7" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:7]   --->   Operation 73 'mul' 'mul_ln7' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.74>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%spectopmodule_ln7 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:7]   --->   Operation 74 'spectopmodule' 'spectopmodule_ln7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_out, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 25000000, void @empty_3, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %image_out"   --->   Operation 76 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_in, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 25000000, void @empty_5, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %image_in"   --->   Operation 78 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernel, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 200, void @empty_6, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %kernel"   --->   Operation 80 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_out_offset, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_15, void @empty_18, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty, i32 4294967295, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_out_offset, void @empty_17, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_in_offset, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_15, void @empty_0, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_in_offset, void @empty_17, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %rows"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_15, void @empty_9, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @empty_17, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %cols"   --->   Operation 88 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_15, void @empty_10, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols, void @empty_17, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernel_offset, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_15, void @empty_11, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty, i32 4294967295, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernel_offset, void @empty_17, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %kernel_size_r"   --->   Operation 93 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernel_size_r, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_15, void @empty_12, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernel_size_r, void @empty_17, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %stride_row"   --->   Operation 96 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stride_row, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_15, void @empty_13, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stride_row, void @empty_17, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %stride_col"   --->   Operation 99 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stride_col, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_15, void @empty_14, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stride_col, void @empty_17, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %padding"   --->   Operation 102 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %padding, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_15, void @empty_16, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %padding, void @empty_17, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_15, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%div_cast = zext i31 %div"   --->   Operation 106 'zext' 'div_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/3] (5.74ns)   --->   "%mul30 = mul i32 %stride_col_read, i32 %stride_row_read"   --->   Operation 107 'mul' 'mul30' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (2.49ns)   --->   "%sub_i = add i30 %trunc_ln7_1, i30 1073741823" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:7]   --->   Operation 108 'add' 'sub_i' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (2.49ns)   --->   "%sub16_i = add i30 %trunc_ln7, i30 1073741823" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:7]   --->   Operation 109 'add' 'sub16_i' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%mul_i = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i29.i1, i29 %empty, i1 0"   --->   Operation 110 'bitconcatenate' 'mul_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%mul35_i = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i29.i1, i29 %empty_41, i1 0"   --->   Operation 111 'bitconcatenate' 'mul35_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/3] (5.74ns)   --->   "%mul_ln7 = mul i64 %zext_ln7, i64 %zext_ln7" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:7]   --->   Operation 112 'mul' 'mul_ln7' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln21 = br void %for.cond" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:21]   --->   Operation 113 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.74>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%row_2 = load i32 %row" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:21]   --->   Operation 114 'load' 'row_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (2.55ns)   --->   "%icmp_ln21 = icmp_ult  i32 %row_2, i32 %rows_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:21]   --->   Operation 115 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %for.end43, void %img_cols" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:21]   --->   Operation 116 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [3/3] (5.74ns)   --->   "%mul29 = mul i32 %row_2, i32 %cols_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:21]   --->   Operation 117 'mul' 'mul29' <Predicate = (icmp_ln21)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%ret_ln46 = ret" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:46]   --->   Operation 118 'ret' 'ret_ln46' <Predicate = (!icmp_ln21)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.74>
ST_6 : Operation 119 [2/3] (5.74ns)   --->   "%mul29 = mul i32 %row_2, i32 %cols_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:21]   --->   Operation 119 'mul' 'mul29' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.74>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:21]   --->   Operation 120 'specloopname' 'specloopname_ln21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/3] (5.74ns)   --->   "%mul29 = mul i32 %row_2, i32 %cols_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:21]   --->   Operation 121 'mul' 'mul29' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [1/1] (2.55ns)   --->   "%add = sub i32 %row_2, i32 %div_cast" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:21]   --->   Operation 122 'sub' 'add' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (1.58ns)   --->   "%br_ln23 = br void %for.cond1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:23]   --->   Operation 123 'br' 'br_ln23' <Predicate = true> <Delay = 1.58>

State 8 <SV = 7> <Delay = 4.14>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%col = phi i32 0, void %img_cols, i32 %col_1, void %ker_rows"   --->   Operation 124 'phi' 'col' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (2.55ns)   --->   "%icmp_ln23 = icmp_ult  i32 %col, i32 %cols_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:23]   --->   Operation 125 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %for.inc40, void %ker_rows" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:23]   --->   Operation 126 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [2/2] (0.00ns)   --->   "%call_ln7 = call void @LinearImageFilter_Pipeline_ker_rows_ker_cols, i32 %kernel, i32 %image_in, i64 %mul_ln7, i8 %padding_read, i32 %kernel_size_read, i32 %add, i32 %rows_read, i30 %sub_i, i32 %col, i31 %div, i32 %cols_read, i30 %trunc_ln7, i32 %image_in_offset_read, i32 %kernel_offset_read, i30 %sub16_i, i30 %mul_i, i30 %mul35_i, i32 %sum_1_loc" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:7]   --->   Operation 127 'call' 'call_ln7' <Predicate = (icmp_ln23)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 128 [36/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %mul29, i32 %mul30" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 128 'udiv' 'udiv_ln43' <Predicate = (icmp_ln23)> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 129 [36/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 129 'udiv' 'udiv_ln43_1' <Predicate = (icmp_ln23)> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 130 [1/1] (2.55ns)   --->   "%col_1 = add i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:23]   --->   Operation 130 'add' 'col_1' <Predicate = (icmp_ln23)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 131 [1/1] (2.55ns)   --->   "%row_3 = add i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:21]   --->   Operation 131 'add' 'row_3' <Predicate = (!icmp_ln23)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 132 [1/1] (1.58ns)   --->   "%store_ln21 = store i32 %row_3, i32 %row" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:21]   --->   Operation 132 'store' 'store_ln21' <Predicate = (!icmp_ln23)> <Delay = 1.58>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln21 = br void %for.cond" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:21]   --->   Operation 133 'br' 'br_ln21' <Predicate = (!icmp_ln23)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 4.13>
ST_9 : Operation 134 [1/2] (0.00ns)   --->   "%call_ln7 = call void @LinearImageFilter_Pipeline_ker_rows_ker_cols, i32 %kernel, i32 %image_in, i64 %mul_ln7, i8 %padding_read, i32 %kernel_size_read, i32 %add, i32 %rows_read, i30 %sub_i, i32 %col, i31 %div, i32 %cols_read, i30 %trunc_ln7, i32 %image_in_offset_read, i32 %kernel_offset_read, i30 %sub16_i, i30 %mul_i, i30 %mul35_i, i32 %sum_1_loc" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:7]   --->   Operation 134 'call' 'call_ln7' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 135 [35/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %mul29, i32 %mul30" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 135 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 136 [35/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 136 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.13>
ST_10 : Operation 137 [34/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %mul29, i32 %mul30" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 137 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 138 [34/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 138 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.13>
ST_11 : Operation 139 [33/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %mul29, i32 %mul30" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 139 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 140 [33/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 140 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.13>
ST_12 : Operation 141 [32/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %mul29, i32 %mul30" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 141 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 142 [32/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 142 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.13>
ST_13 : Operation 143 [31/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %mul29, i32 %mul30" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 143 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 144 [31/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 144 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.13>
ST_14 : Operation 145 [30/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %mul29, i32 %mul30" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 145 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 146 [30/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 146 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.13>
ST_15 : Operation 147 [29/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %mul29, i32 %mul30" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 147 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 148 [29/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 148 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.13>
ST_16 : Operation 149 [28/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %mul29, i32 %mul30" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 149 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 150 [28/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 150 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.13>
ST_17 : Operation 151 [27/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %mul29, i32 %mul30" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 151 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 152 [27/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 152 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.13>
ST_18 : Operation 153 [26/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %mul29, i32 %mul30" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 153 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 154 [26/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 154 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.13>
ST_19 : Operation 155 [25/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %mul29, i32 %mul30" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 155 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 156 [25/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 156 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.13>
ST_20 : Operation 157 [24/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %mul29, i32 %mul30" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 157 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 158 [24/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 158 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.13>
ST_21 : Operation 159 [23/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %mul29, i32 %mul30" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 159 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 160 [23/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 160 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.13>
ST_22 : Operation 161 [22/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %mul29, i32 %mul30" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 161 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 162 [22/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 162 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.13>
ST_23 : Operation 163 [21/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %mul29, i32 %mul30" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 163 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 164 [21/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 164 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.13>
ST_24 : Operation 165 [20/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %mul29, i32 %mul30" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 165 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 166 [20/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 166 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.13>
ST_25 : Operation 167 [19/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %mul29, i32 %mul30" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 167 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 168 [19/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 168 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.13>
ST_26 : Operation 169 [18/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %mul29, i32 %mul30" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 169 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 170 [18/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 170 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.13>
ST_27 : Operation 171 [17/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %mul29, i32 %mul30" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 171 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 172 [17/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 172 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.13>
ST_28 : Operation 173 [16/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %mul29, i32 %mul30" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 173 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 174 [16/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 174 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.13>
ST_29 : Operation 175 [15/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %mul29, i32 %mul30" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 175 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 176 [15/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 176 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.13>
ST_30 : Operation 177 [14/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %mul29, i32 %mul30" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 177 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 178 [14/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 178 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.13>
ST_31 : Operation 179 [13/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %mul29, i32 %mul30" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 179 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 180 [13/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 180 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.13>
ST_32 : Operation 181 [12/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %mul29, i32 %mul30" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 181 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 182 [12/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 182 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.13>
ST_33 : Operation 183 [11/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %mul29, i32 %mul30" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 183 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 184 [11/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 184 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.13>
ST_34 : Operation 185 [10/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %mul29, i32 %mul30" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 185 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 186 [10/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 186 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.13>
ST_35 : Operation 187 [9/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %mul29, i32 %mul30" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 187 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 188 [9/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 188 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.13>
ST_36 : Operation 189 [8/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %mul29, i32 %mul30" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 189 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 190 [8/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 190 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.13>
ST_37 : Operation 191 [7/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %mul29, i32 %mul30" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 191 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 192 [7/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 192 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.13>
ST_38 : Operation 193 [6/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %mul29, i32 %mul30" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 193 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 194 [6/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 194 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.13>
ST_39 : Operation 195 [5/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %mul29, i32 %mul30" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 195 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 196 [5/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 196 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.13>
ST_40 : Operation 197 [4/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %mul29, i32 %mul30" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 197 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 198 [4/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 198 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 4.13>
ST_41 : Operation 199 [3/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %mul29, i32 %mul30" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 199 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 200 [3/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 200 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 4.13>
ST_42 : Operation 201 [2/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %mul29, i32 %mul30" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 201 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 202 [2/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 202 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 4.13>
ST_43 : Operation 203 [1/36] (4.13ns)   --->   "%udiv_ln43 = udiv i32 %mul29, i32 %mul30" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 203 'udiv' 'udiv_ln43' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 204 [1/36] (4.13ns)   --->   "%udiv_ln43_1 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 204 'udiv' 'udiv_ln43_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.04>
ST_44 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i30 %udiv_ln43" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 205 'trunc' 'trunc_ln43' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln43_1 = trunc i30 %udiv_ln43_1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 206 'trunc' 'trunc_ln43_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 207 [1/1] (2.49ns)   --->   "%add_ln43 = add i30 %trunc_ln43_1, i30 %trunc_ln43" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 207 'add' 'add_ln43' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 208 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %add_ln43, i2 0" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 208 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 209 [1/1] (2.55ns)   --->   "%add_ln43_1 = add i32 %shl_ln, i32 %image_out_offset_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 209 'add' 'add_ln43_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln43_2 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln43_1, i32 2, i32 31" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 210 'partselect' 'trunc_ln43_2' <Predicate = true> <Delay = 0.00>

State 45 <SV = 44> <Delay = 5.84>
ST_45 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i30 %trunc_ln43_2" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 211 'sext' 'sext_ln43' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 212 [1/1] (0.00ns)   --->   "%image_out_addr = getelementptr i32 %image_out, i32 %sext_ln43" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 212 'getelementptr' 'image_out_addr' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 213 [1/1] (5.84ns)   --->   "%image_out_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %image_out_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 213 'writereq' 'image_out_addr_req' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 5.84>
ST_46 : Operation 214 [1/1] (0.00ns)   --->   "%sum_1_loc_load = load i32 %sum_1_loc"   --->   Operation 214 'load' 'sum_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 215 [1/1] (0.00ns)   --->   "%bitcast_ln43 = bitcast i32 %sum_1_loc_load" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 215 'bitcast' 'bitcast_ln43' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 216 [1/1] (5.84ns)   --->   "%write_ln43 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %image_out_addr, i32 %bitcast_ln43, i4 15" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 216 'write' 'write_ln43' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 5.84>
ST_47 : Operation 217 [5/5] (5.84ns)   --->   "%image_out_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %image_out_addr" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 217 'writeresp' 'image_out_addr_resp' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 5.84>
ST_48 : Operation 218 [4/5] (5.84ns)   --->   "%image_out_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %image_out_addr" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 218 'writeresp' 'image_out_addr_resp' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 5.84>
ST_49 : Operation 219 [3/5] (5.84ns)   --->   "%image_out_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %image_out_addr" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 219 'writeresp' 'image_out_addr_resp' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 5.84>
ST_50 : Operation 220 [2/5] (5.84ns)   --->   "%image_out_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %image_out_addr" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 220 'writeresp' 'image_out_addr_resp' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 5.84>
ST_51 : Operation 221 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:23]   --->   Operation 221 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 222 [1/5] (5.84ns)   --->   "%image_out_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %image_out_addr" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 222 'writeresp' 'image_out_addr_resp' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.cond1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:23]   --->   Operation 223 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ image_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ image_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ image_out_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ image_in_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_size_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stride_row]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stride_col]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ padding]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
row                   (alloca        ) [ 0111111111111111111111111111111111111111111111111111]
padding_read          (read          ) [ 0011111111111111111111111111111111111111111111111111]
stride_col_read       (read          ) [ 0011111111111111111111111111111111111111111111111111]
stride_row_read       (read          ) [ 0011111111111111111111111111111111111111111111111111]
kernel_size_read      (read          ) [ 0011111111111111111111111111111111111111111111111111]
kernel_offset_read    (read          ) [ 0011111111111111111111111111111111111111111111111111]
cols_read             (read          ) [ 0011111111111111111111111111111111111111111111111111]
rows_read             (read          ) [ 0011111111111111111111111111111111111111111111111111]
image_in_offset_read  (read          ) [ 0011111111111111111111111111111111111111111111111111]
image_out_offset_read (read          ) [ 0011111111111111111111111111111111111111111111111111]
sum_1_loc             (alloca        ) [ 0011111111111111111111111111111111111111111111111111]
trunc_ln7             (trunc         ) [ 0011111111111111111111111111111111111111111111111111]
trunc_ln7_1           (trunc         ) [ 0011100000000000000000000000000000000000000000000000]
div                   (partselect    ) [ 0011111111111111111111111111111111111111111111111111]
empty                 (trunc         ) [ 0011100000000000000000000000000000000000000000000000]
empty_41              (trunc         ) [ 0011100000000000000000000000000000000000000000000000]
store_ln21            (store         ) [ 0000000000000000000000000000000000000000000000000000]
zext_ln7              (zext          ) [ 0001100000000000000000000000000000000000000000000000]
spectopmodule_ln7     (spectopmodule ) [ 0000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000000000000000000000000000000000000000000]
div_cast              (zext          ) [ 0000011111111111111111111111111111111111111111111111]
mul30                 (mul           ) [ 0000011111111111111111111111111111111111111111111111]
sub_i                 (add           ) [ 0000011111111111111111111111111111111111111111111111]
sub16_i               (add           ) [ 0000011111111111111111111111111111111111111111111111]
mul_i                 (bitconcatenate) [ 0000011111111111111111111111111111111111111111111111]
mul35_i               (bitconcatenate) [ 0000011111111111111111111111111111111111111111111111]
mul_ln7               (mul           ) [ 0000011111111111111111111111111111111111111111111111]
br_ln21               (br            ) [ 0000000000000000000000000000000000000000000000000000]
row_2                 (load          ) [ 0000001111111111111111111111111111111111111111111111]
icmp_ln21             (icmp          ) [ 0000011111111111111111111111111111111111111111111111]
br_ln21               (br            ) [ 0000000000000000000000000000000000000000000000000000]
ret_ln46              (ret           ) [ 0000000000000000000000000000000000000000000000000000]
specloopname_ln21     (specloopname  ) [ 0000000000000000000000000000000000000000000000000000]
mul29                 (mul           ) [ 0000000011111111111111111111111111111111111111111111]
add                   (sub           ) [ 0000000011111111111111111111111111111111111111111111]
br_ln23               (br            ) [ 0000011111111111111111111111111111111111111111111111]
col                   (phi           ) [ 0000000011111111111111111111111111111111111100000000]
icmp_ln23             (icmp          ) [ 0000011111111111111111111111111111111111111111111111]
br_ln23               (br            ) [ 0000000000000000000000000000000000000000000000000000]
col_1                 (add           ) [ 0000011111111111111111111111111111111111111111111111]
row_3                 (add           ) [ 0000000000000000000000000000000000000000000000000000]
store_ln21            (store         ) [ 0000000000000000000000000000000000000000000000000000]
br_ln21               (br            ) [ 0000000000000000000000000000000000000000000000000000]
call_ln7              (call          ) [ 0000000000000000000000000000000000000000000000000000]
udiv_ln43             (udiv          ) [ 0000000000000000000000000000000000000000000010000000]
udiv_ln43_1           (udiv          ) [ 0000000000000000000000000000000000000000000010000000]
trunc_ln43            (trunc         ) [ 0000000000000000000000000000000000000000000000000000]
trunc_ln43_1          (trunc         ) [ 0000000000000000000000000000000000000000000000000000]
add_ln43              (add           ) [ 0000000000000000000000000000000000000000000000000000]
shl_ln                (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000]
add_ln43_1            (add           ) [ 0000000000000000000000000000000000000000000000000000]
trunc_ln43_2          (partselect    ) [ 0000000000000000000000000000000000000000000001000000]
sext_ln43             (sext          ) [ 0000000000000000000000000000000000000000000000000000]
image_out_addr        (getelementptr ) [ 0000000000000000000000000000000000000000000000111111]
image_out_addr_req    (writereq      ) [ 0000000000000000000000000000000000000000000000000000]
sum_1_loc_load        (load          ) [ 0000000000000000000000000000000000000000000000000000]
bitcast_ln43          (bitcast       ) [ 0000000000000000000000000000000000000000000000000000]
write_ln43            (write         ) [ 0000000000000000000000000000000000000000000000000000]
specloopname_ln23     (specloopname  ) [ 0000000000000000000000000000000000000000000000000000]
image_out_addr_resp   (writeresp     ) [ 0000000000000000000000000000000000000000000000000000]
br_ln23               (br            ) [ 0000011111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="image_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="image_in">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_in"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="kernel">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="image_out_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_out_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="image_in_offset">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_in_offset"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="rows">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="cols">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel_offset">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_offset"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel_size_r">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_size_r"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="stride_row">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stride_row"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="stride_col">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stride_col"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="padding">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="padding"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i29.i1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LinearImageFilter_Pipeline_ker_rows_ker_cols"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i30.i2"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="row_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="sum_1_loc_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_1_loc/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="padding_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="0"/>
<pin id="131" dir="1" index="2" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="padding_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="stride_col_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stride_col_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="stride_row_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stride_row_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="kernel_size_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_size_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="kernel_offset_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_offset_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="cols_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="rows_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="image_in_offset_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="image_in_offset_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="image_out_offset_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="43"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="image_out_offset_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_writeresp_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="0" index="2" bw="1" slack="0"/>
<pin id="186" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="image_out_addr_req/45 image_out_addr_resp/47 "/>
</bind>
</comp>

<comp id="189" class="1004" name="write_ln43_write_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="0" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="1"/>
<pin id="192" dir="0" index="2" bw="32" slack="0"/>
<pin id="193" dir="0" index="3" bw="1" slack="0"/>
<pin id="194" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln43/46 "/>
</bind>
</comp>

<comp id="198" class="1005" name="col_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="1"/>
<pin id="200" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="col (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="col_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="1"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="32" slack="0"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col/8 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_LinearImageFilter_Pipeline_ker_rows_ker_cols_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="0" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="0" index="2" bw="32" slack="0"/>
<pin id="214" dir="0" index="3" bw="64" slack="4"/>
<pin id="215" dir="0" index="4" bw="8" slack="7"/>
<pin id="216" dir="0" index="5" bw="32" slack="7"/>
<pin id="217" dir="0" index="6" bw="32" slack="1"/>
<pin id="218" dir="0" index="7" bw="32" slack="7"/>
<pin id="219" dir="0" index="8" bw="30" slack="4"/>
<pin id="220" dir="0" index="9" bw="32" slack="0"/>
<pin id="221" dir="0" index="10" bw="31" slack="7"/>
<pin id="222" dir="0" index="11" bw="32" slack="7"/>
<pin id="223" dir="0" index="12" bw="30" slack="7"/>
<pin id="224" dir="0" index="13" bw="32" slack="7"/>
<pin id="225" dir="0" index="14" bw="32" slack="7"/>
<pin id="226" dir="0" index="15" bw="30" slack="4"/>
<pin id="227" dir="0" index="16" bw="30" slack="4"/>
<pin id="228" dir="0" index="17" bw="30" slack="4"/>
<pin id="229" dir="0" index="18" bw="32" slack="7"/>
<pin id="230" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln7/8 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="32" slack="0"/>
<pin id="238" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln7/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="1"/>
<pin id="242" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul30/2 mul29/5 "/>
</bind>
</comp>

<comp id="243" class="1004" name="trunc_ln7_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="1" index="1" bw="30" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln7/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="trunc_ln7_1_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="1" index="1" bw="30" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln7_1/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="div_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="31" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="0"/>
<pin id="254" dir="0" index="2" bw="1" slack="0"/>
<pin id="255" dir="0" index="3" bw="6" slack="0"/>
<pin id="256" dir="1" index="4" bw="31" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="div/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="empty_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="1" index="1" bw="29" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="empty_41_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="1" index="1" bw="29" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_41/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="store_ln21_store_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="0"/>
<pin id="272" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="zext_ln7_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="1"/>
<pin id="276" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="div_cast_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="31" slack="3"/>
<pin id="281" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="div_cast/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="sub_i_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="30" slack="3"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="30" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub_i/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="sub16_i_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="30" slack="3"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="30" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub16_i/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="mul_i_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="30" slack="0"/>
<pin id="294" dir="0" index="1" bw="29" slack="3"/>
<pin id="295" dir="0" index="2" bw="1" slack="0"/>
<pin id="296" dir="1" index="3" bw="30" slack="4"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mul_i/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="mul35_i_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="30" slack="0"/>
<pin id="301" dir="0" index="1" bw="29" slack="3"/>
<pin id="302" dir="0" index="2" bw="1" slack="0"/>
<pin id="303" dir="1" index="3" bw="30" slack="4"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mul35_i/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="row_2_load_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="4"/>
<pin id="308" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_2/5 "/>
</bind>
</comp>

<comp id="310" class="1004" name="icmp_ln21_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="4"/>
<pin id="313" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/5 "/>
</bind>
</comp>

<comp id="315" class="1004" name="add_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="317" dir="0" index="1" bw="31" slack="3"/>
<pin id="318" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="add/7 "/>
</bind>
</comp>

<comp id="319" class="1004" name="icmp_ln23_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="7"/>
<pin id="322" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/8 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="1"/>
<pin id="326" dir="0" index="1" bw="32" slack="4"/>
<pin id="327" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="udiv(14) " fcode="udiv"/>
<opset="udiv_ln43/8 "/>
</bind>
</comp>

<comp id="328" class="1004" name="grp_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="7"/>
<pin id="331" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="udiv(14) " fcode="udiv"/>
<opset="udiv_ln43_1/8 "/>
</bind>
</comp>

<comp id="333" class="1004" name="col_1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="0" index="1" bw="32" slack="7"/>
<pin id="336" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_1/8 "/>
</bind>
</comp>

<comp id="338" class="1004" name="row_3_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="340" dir="0" index="1" bw="32" slack="7"/>
<pin id="341" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_3/8 "/>
</bind>
</comp>

<comp id="342" class="1004" name="store_ln21_store_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="7"/>
<pin id="345" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/8 "/>
</bind>
</comp>

<comp id="347" class="1004" name="trunc_ln43_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="30" slack="1"/>
<pin id="349" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43/44 "/>
</bind>
</comp>

<comp id="350" class="1004" name="trunc_ln43_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="30" slack="1"/>
<pin id="352" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43_1/44 "/>
</bind>
</comp>

<comp id="353" class="1004" name="add_ln43_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="30" slack="0"/>
<pin id="355" dir="0" index="1" bw="30" slack="0"/>
<pin id="356" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/44 "/>
</bind>
</comp>

<comp id="359" class="1004" name="shl_ln_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="0" index="1" bw="30" slack="0"/>
<pin id="362" dir="0" index="2" bw="1" slack="0"/>
<pin id="363" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/44 "/>
</bind>
</comp>

<comp id="367" class="1004" name="add_ln43_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="43"/>
<pin id="370" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_1/44 "/>
</bind>
</comp>

<comp id="372" class="1004" name="trunc_ln43_2_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="30" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="0"/>
<pin id="375" dir="0" index="2" bw="3" slack="0"/>
<pin id="376" dir="0" index="3" bw="6" slack="0"/>
<pin id="377" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln43_2/44 "/>
</bind>
</comp>

<comp id="382" class="1004" name="sext_ln43_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="30" slack="1"/>
<pin id="384" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln43/45 "/>
</bind>
</comp>

<comp id="385" class="1004" name="image_out_addr_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="0"/>
<pin id="387" dir="0" index="1" bw="30" slack="0"/>
<pin id="388" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_out_addr/45 "/>
</bind>
</comp>

<comp id="392" class="1004" name="sum_1_loc_load_load_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="45"/>
<pin id="394" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_1_loc_load/46 "/>
</bind>
</comp>

<comp id="395" class="1004" name="bitcast_ln43_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="0"/>
<pin id="397" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln43/46 "/>
</bind>
</comp>

<comp id="400" class="1005" name="row_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

<comp id="407" class="1005" name="padding_read_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="7"/>
<pin id="409" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="padding_read "/>
</bind>
</comp>

<comp id="412" class="1005" name="stride_col_read_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="1"/>
<pin id="414" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="stride_col_read "/>
</bind>
</comp>

<comp id="419" class="1005" name="stride_row_read_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="1"/>
<pin id="421" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="stride_row_read "/>
</bind>
</comp>

<comp id="425" class="1005" name="kernel_size_read_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="1"/>
<pin id="427" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_size_read "/>
</bind>
</comp>

<comp id="431" class="1005" name="kernel_offset_read_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="7"/>
<pin id="433" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="kernel_offset_read "/>
</bind>
</comp>

<comp id="436" class="1005" name="cols_read_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="4"/>
<pin id="438" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="cols_read "/>
</bind>
</comp>

<comp id="443" class="1005" name="rows_read_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="4"/>
<pin id="445" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="rows_read "/>
</bind>
</comp>

<comp id="449" class="1005" name="image_in_offset_read_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="7"/>
<pin id="451" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="image_in_offset_read "/>
</bind>
</comp>

<comp id="454" class="1005" name="image_out_offset_read_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="43"/>
<pin id="456" dir="1" index="1" bw="32" slack="43"/>
</pin_list>
<bind>
<opset="image_out_offset_read "/>
</bind>
</comp>

<comp id="459" class="1005" name="sum_1_loc_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="7"/>
<pin id="461" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="sum_1_loc "/>
</bind>
</comp>

<comp id="465" class="1005" name="trunc_ln7_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="30" slack="3"/>
<pin id="467" dir="1" index="1" bw="30" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln7 "/>
</bind>
</comp>

<comp id="471" class="1005" name="trunc_ln7_1_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="30" slack="3"/>
<pin id="473" dir="1" index="1" bw="30" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln7_1 "/>
</bind>
</comp>

<comp id="476" class="1005" name="div_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="31" slack="3"/>
<pin id="478" dir="1" index="1" bw="31" slack="3"/>
</pin_list>
<bind>
<opset="div "/>
</bind>
</comp>

<comp id="482" class="1005" name="empty_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="29" slack="3"/>
<pin id="484" dir="1" index="1" bw="29" slack="3"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="487" class="1005" name="empty_41_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="29" slack="3"/>
<pin id="489" dir="1" index="1" bw="29" slack="3"/>
</pin_list>
<bind>
<opset="empty_41 "/>
</bind>
</comp>

<comp id="492" class="1005" name="zext_ln7_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="64" slack="1"/>
<pin id="494" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln7 "/>
</bind>
</comp>

<comp id="498" class="1005" name="div_cast_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="3"/>
<pin id="500" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="div_cast "/>
</bind>
</comp>

<comp id="503" class="1005" name="mul30_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="4"/>
<pin id="505" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="mul30 "/>
</bind>
</comp>

<comp id="508" class="1005" name="sub_i_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="30" slack="4"/>
<pin id="510" dir="1" index="1" bw="30" slack="4"/>
</pin_list>
<bind>
<opset="sub_i "/>
</bind>
</comp>

<comp id="513" class="1005" name="sub16_i_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="30" slack="4"/>
<pin id="515" dir="1" index="1" bw="30" slack="4"/>
</pin_list>
<bind>
<opset="sub16_i "/>
</bind>
</comp>

<comp id="518" class="1005" name="mul_i_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="30" slack="4"/>
<pin id="520" dir="1" index="1" bw="30" slack="4"/>
</pin_list>
<bind>
<opset="mul_i "/>
</bind>
</comp>

<comp id="523" class="1005" name="mul35_i_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="30" slack="4"/>
<pin id="525" dir="1" index="1" bw="30" slack="4"/>
</pin_list>
<bind>
<opset="mul35_i "/>
</bind>
</comp>

<comp id="528" class="1005" name="mul_ln7_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="64" slack="4"/>
<pin id="530" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="mul_ln7 "/>
</bind>
</comp>

<comp id="539" class="1005" name="mul29_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="1"/>
<pin id="541" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul29 "/>
</bind>
</comp>

<comp id="544" class="1005" name="add_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="1"/>
<pin id="546" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="552" class="1005" name="col_1_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="0"/>
<pin id="554" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="col_1 "/>
</bind>
</comp>

<comp id="557" class="1005" name="udiv_ln43_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="30" slack="1"/>
<pin id="559" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="udiv_ln43 "/>
</bind>
</comp>

<comp id="562" class="1005" name="udiv_ln43_1_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="30" slack="1"/>
<pin id="564" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="udiv_ln43_1 "/>
</bind>
</comp>

<comp id="567" class="1005" name="trunc_ln43_2_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="30" slack="1"/>
<pin id="569" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln43_2 "/>
</bind>
</comp>

<comp id="572" class="1005" name="image_out_addr_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="1"/>
<pin id="574" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="image_out_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="123"><net_src comp="24" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="24" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="26" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="22" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="28" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="20" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="28" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="18" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="28" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="16" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="28" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="14" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="28" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="12" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="28" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="10" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="28" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="8" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="28" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="6" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="110" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="24" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="195"><net_src comp="112" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="114" pin="0"/><net_sink comp="189" pin=3"/></net>

<net id="197"><net_src comp="116" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="201"><net_src comp="34" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="202" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="231"><net_src comp="100" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="232"><net_src comp="4" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="233"><net_src comp="2" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="234"><net_src comp="202" pin="4"/><net_sink comp="210" pin=9"/></net>

<net id="246"><net_src comp="158" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="164" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="30" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="146" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="259"><net_src comp="24" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="260"><net_src comp="32" pin="0"/><net_sink comp="251" pin=3"/></net>

<net id="264"><net_src comp="164" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="158" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="34" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="274" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="286"><net_src comp="90" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="291"><net_src comp="90" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="92" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="94" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="304"><net_src comp="92" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="94" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="309"><net_src comp="306" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="314"><net_src comp="306" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="323"><net_src comp="202" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="332"><net_src comp="202" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="337"><net_src comp="202" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="346"><net_src comp="338" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="357"><net_src comp="350" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="347" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="364"><net_src comp="102" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="353" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="104" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="371"><net_src comp="359" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="378"><net_src comp="106" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="367" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="380"><net_src comp="108" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="381"><net_src comp="32" pin="0"/><net_sink comp="372" pin=3"/></net>

<net id="389"><net_src comp="0" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="382" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="391"><net_src comp="385" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="398"><net_src comp="392" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="403"><net_src comp="120" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="405"><net_src comp="400" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="406"><net_src comp="400" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="410"><net_src comp="128" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="210" pin=4"/></net>

<net id="415"><net_src comp="134" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="417"><net_src comp="412" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="418"><net_src comp="412" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="422"><net_src comp="140" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="424"><net_src comp="419" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="428"><net_src comp="146" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="430"><net_src comp="425" pin="1"/><net_sink comp="210" pin=5"/></net>

<net id="434"><net_src comp="152" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="210" pin=14"/></net>

<net id="439"><net_src comp="158" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="441"><net_src comp="436" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="442"><net_src comp="436" pin="1"/><net_sink comp="210" pin=11"/></net>

<net id="446"><net_src comp="164" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="448"><net_src comp="443" pin="1"/><net_sink comp="210" pin=7"/></net>

<net id="452"><net_src comp="170" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="210" pin=13"/></net>

<net id="457"><net_src comp="176" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="462"><net_src comp="124" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="210" pin=18"/></net>

<net id="464"><net_src comp="459" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="468"><net_src comp="243" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="470"><net_src comp="465" pin="1"/><net_sink comp="210" pin=12"/></net>

<net id="474"><net_src comp="247" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="479"><net_src comp="251" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="481"><net_src comp="476" pin="1"/><net_sink comp="210" pin=10"/></net>

<net id="485"><net_src comp="261" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="490"><net_src comp="265" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="495"><net_src comp="274" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="497"><net_src comp="492" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="501"><net_src comp="279" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="506"><net_src comp="239" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="511"><net_src comp="282" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="210" pin=8"/></net>

<net id="516"><net_src comp="287" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="210" pin=15"/></net>

<net id="521"><net_src comp="292" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="210" pin=16"/></net>

<net id="526"><net_src comp="299" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="210" pin=17"/></net>

<net id="531"><net_src comp="235" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="210" pin=3"/></net>

<net id="542"><net_src comp="239" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="547"><net_src comp="315" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="210" pin=6"/></net>

<net id="555"><net_src comp="333" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="560"><net_src comp="324" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="565"><net_src comp="328" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="570"><net_src comp="372" pin="4"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="575"><net_src comp="385" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="577"><net_src comp="572" pin="1"/><net_sink comp="182" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: image_out | {45 46 47 48 49 50 51 }
 - Input state : 
	Port: LinearImageFilter : image_in | {8 9 }
	Port: LinearImageFilter : kernel | {8 9 }
	Port: LinearImageFilter : image_out_offset | {1 }
	Port: LinearImageFilter : image_in_offset | {1 }
	Port: LinearImageFilter : rows | {1 }
	Port: LinearImageFilter : cols | {1 }
	Port: LinearImageFilter : kernel_offset | {1 }
	Port: LinearImageFilter : kernel_size_r | {1 }
	Port: LinearImageFilter : stride_row | {1 }
	Port: LinearImageFilter : stride_col | {1 }
	Port: LinearImageFilter : padding | {1 }
  - Chain level:
	State 1
		store_ln21 : 1
	State 2
		mul_ln7 : 1
	State 3
	State 4
	State 5
		icmp_ln21 : 1
		br_ln21 : 2
		mul29 : 1
	State 6
	State 7
	State 8
		icmp_ln23 : 1
		br_ln23 : 2
		call_ln7 : 1
		udiv_ln43_1 : 1
		col_1 : 1
		store_ln21 : 1
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
		add_ln43 : 1
		shl_ln : 2
		add_ln43_1 : 3
		trunc_ln43_2 : 4
	State 45
		image_out_addr : 1
		image_out_addr_req : 2
	State 46
		bitcast_ln43 : 1
		write_ln43 : 2
	State 47
	State 48
	State 49
	State 50
	State 51


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------|---------|---------|---------|---------|
| Operation|                     Functional Unit                     |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_LinearImageFilter_Pipeline_ker_rows_ker_cols_fu_210 |    11   |   7.94  |   2426  |   2362  |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|   udiv   |                        grp_fu_324                       |    0    |    0    |   394   |   238   |
|          |                        grp_fu_328                       |    0    |    0    |   394   |   238   |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|    mul   |                        grp_fu_235                       |    4    |    0    |   166   |    49   |
|          |                        grp_fu_239                       |    3    |    0    |   166   |    49   |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|          |                       sub_i_fu_282                      |    0    |    0    |    0    |    37   |
|          |                      sub16_i_fu_287                     |    0    |    0    |    0    |    37   |
|    add   |                       col_1_fu_333                      |    0    |    0    |    0    |    39   |
|          |                       row_3_fu_338                      |    0    |    0    |    0    |    39   |
|          |                     add_ln43_fu_353                     |    0    |    0    |    0    |    37   |
|          |                    add_ln43_1_fu_367                    |    0    |    0    |    0    |    39   |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                     icmp_ln21_fu_310                    |    0    |    0    |    0    |    39   |
|          |                     icmp_ln23_fu_319                    |    0    |    0    |    0    |    39   |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|    sub   |                        add_fu_315                       |    0    |    0    |    0    |    39   |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|          |                 padding_read_read_fu_128                |    0    |    0    |    0    |    0    |
|          |               stride_col_read_read_fu_134               |    0    |    0    |    0    |    0    |
|          |               stride_row_read_read_fu_140               |    0    |    0    |    0    |    0    |
|          |               kernel_size_read_read_fu_146              |    0    |    0    |    0    |    0    |
|   read   |              kernel_offset_read_read_fu_152             |    0    |    0    |    0    |    0    |
|          |                  cols_read_read_fu_158                  |    0    |    0    |    0    |    0    |
|          |                  rows_read_read_fu_164                  |    0    |    0    |    0    |    0    |
|          |             image_in_offset_read_read_fu_170            |    0    |    0    |    0    |    0    |
|          |            image_out_offset_read_read_fu_176            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
| writeresp|                   grp_writeresp_fu_182                  |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|   write  |                 write_ln43_write_fu_189                 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|          |                     trunc_ln7_fu_243                    |    0    |    0    |    0    |    0    |
|          |                    trunc_ln7_1_fu_247                   |    0    |    0    |    0    |    0    |
|   trunc  |                       empty_fu_261                      |    0    |    0    |    0    |    0    |
|          |                     empty_41_fu_265                     |    0    |    0    |    0    |    0    |
|          |                    trunc_ln43_fu_347                    |    0    |    0    |    0    |    0    |
|          |                   trunc_ln43_1_fu_350                   |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|partselect|                        div_fu_251                       |    0    |    0    |    0    |    0    |
|          |                   trunc_ln43_2_fu_372                   |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|   zext   |                     zext_ln7_fu_274                     |    0    |    0    |    0    |    0    |
|          |                     div_cast_fu_279                     |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|          |                       mul_i_fu_292                      |    0    |    0    |    0    |    0    |
|bitconcatenate|                      mul35_i_fu_299                     |    0    |    0    |    0    |    0    |
|          |                      shl_ln_fu_359                      |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|   sext   |                     sext_ln43_fu_382                    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                         |    18   |   7.94  |   3546  |   3281  |
|----------|---------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|         add_reg_544         |   32   |
|        col_1_reg_552        |   32   |
|         col_reg_198         |   32   |
|      cols_read_reg_436      |   32   |
|       div_cast_reg_498      |   32   |
|         div_reg_476         |   31   |
|       empty_41_reg_487      |   29   |
|        empty_reg_482        |   29   |
| image_in_offset_read_reg_449|   32   |
|    image_out_addr_reg_572   |   32   |
|image_out_offset_read_reg_454|   32   |
|  kernel_offset_read_reg_431 |   32   |
|   kernel_size_read_reg_425  |   32   |
|        mul29_reg_539        |   32   |
|        mul30_reg_503        |   32   |
|       mul35_i_reg_523       |   30   |
|        mul_i_reg_518        |   30   |
|       mul_ln7_reg_528       |   64   |
|     padding_read_reg_407    |    8   |
|         row_reg_400         |   32   |
|      rows_read_reg_443      |   32   |
|   stride_col_read_reg_412   |   32   |
|   stride_row_read_reg_419   |   32   |
|       sub16_i_reg_513       |   30   |
|        sub_i_reg_508        |   30   |
|      sum_1_loc_reg_459      |   32   |
|     trunc_ln43_2_reg_567    |   30   |
|     trunc_ln7_1_reg_471     |   30   |
|      trunc_ln7_reg_465      |   30   |
|     udiv_ln43_1_reg_562     |   30   |
|      udiv_ln43_reg_557      |   30   |
|       zext_ln7_reg_492      |   64   |
+-----------------------------+--------+
|            Total            |  1039  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_182 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_182 |  p1  |   2  |  32  |   64   ||    9    |
|      col_reg_198     |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_235      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_235      |  p1  |   2  |  32  |   64   ||    9    |
|      grp_fu_239      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_239      |  p1  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   386  ||  11.116 ||    54   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   18   |    7   |  3546  |  3281  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   11   |    -   |   54   |
|  Register |    -   |    -   |  1039  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   18   |   19   |  4585  |  3335  |
+-----------+--------+--------+--------+--------+
