$date
	Mon Mar 19 09:45:35 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! nq $end
$var wire 1 " q $end
$var reg 1 # cl $end
$var reg 1 $ clk $end
$var reg 1 % j $end
$var reg 1 & k $end
$scope module aa $end
$var wire 1 ' cl $end
$var wire 1 ( clk $end
$var wire 1 ) j $end
$var wire 1 * k $end
$var reg 1 + nq $end
$var reg 1 , q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
1+
x*
x)
1(
1'
x&
x%
1$
1#
0"
1!
$end
#1
1&
1*
0%
0)
0#
0'
0$
0(
#2
1$
1(
#3
0$
0(
#4
0+
0!
1,
1"
1$
1(
0&
0*
1%
1)
#5
0$
0(
#6
1$
1(
#7
0$
0(
0%
0)
#8
1$
1(
#9
0$
0(
#10
1+
1!
0,
0"
1$
1(
1&
1*
1%
1)
#11
0$
0(
#12
0+
0!
1,
1"
1$
1(
#13
0$
0(
0&
0*
0%
0)
