library IEEE;
use IEEE.STD_Logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity divisor25 is
	PORT(
		clk					:	in STD_LOGIC;
		clk_vga					:	out STD_LOGIC
	);
end;
 
architecture behavioral of divisor25 is
	begin
		
	reloj : process (clk_vga)  is
			variable cuenta: STD_LOGIC_VECTOR (1 downto 0) := "00";
		begin
			if rising_edge(clk_vga) then 
				vgaCLK <= not(vgaCLK);
			end if;
	end process reloj;
	
end architecture behavioral;