--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml lab05_kjb5568_rjl5336.twx lab05_kjb5568_rjl5336.ncd -o
lab05_kjb5568_rjl5336.twr lab05_kjb5568_rjl5336.pcf -ucf Nexys4_Master.ucf

Design file:              lab05_kjb5568_rjl5336.ncd
Physical constraint file: lab05_kjb5568_rjl5336.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5311 paths analyzed, 668 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.036ns.
--------------------------------------------------------------------------------

Paths for end point Center_debounce/Flip1/Q (SLICE_X15Y101.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse1000/cnt/Q_11 (FF)
  Destination:          Center_debounce/Flip1/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.884ns (Levels of Logic = 2)
  Clock Path Skew:      -0.117ns (1.508 - 1.625)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse1000/cnt/Q_11 to Center_debounce/Flip1/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y67.BMUX    Tshcko                0.655   pulse1000/cnt/Q<15>
                                                       pulse1000/cnt/Q_11
    SLICE_X40Y67.B2      net (fanout=1)        0.954   pulse1000/cnt/Q<11>
    SLICE_X40Y67.B       Tilo                  0.124   pulse1000/clear12
                                                       pulse1000/clear12
    SLICE_X40Y67.A4      net (fanout=2)        0.456   pulse1000/clear12
    SLICE_X40Y67.A       Tilo                  0.124   pulse1000/clear12
                                                       pulse1000/clear13
    SLICE_X15Y101.CE     net (fanout=11)       2.366   pulse1000/clear1
    SLICE_X15Y101.CLK    Tceck                 0.205   Center_debounce/Flip1/Q
                                                       Center_debounce/Flip1/Q
    -------------------------------------------------  ---------------------------
    Total                                      4.884ns (1.108ns logic, 3.776ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse1000/cnt/Q_9 (FF)
  Destination:          Center_debounce/Flip1/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.659ns (Levels of Logic = 2)
  Clock Path Skew:      -0.115ns (1.508 - 1.623)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse1000/cnt/Q_9 to Center_debounce/Flip1/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y68.DQ      Tcko                  0.456   pulse1000/cnt/Q<9>
                                                       pulse1000/cnt/Q_9
    SLICE_X43Y67.B2      net (fanout=1)        1.062   pulse1000/cnt/Q<9>
    SLICE_X43Y67.B       Tilo                  0.124   pulse1000/clear11
                                                       pulse1000/clear11
    SLICE_X40Y67.A6      net (fanout=2)        0.322   pulse1000/clear11
    SLICE_X40Y67.A       Tilo                  0.124   pulse1000/clear12
                                                       pulse1000/clear13
    SLICE_X15Y101.CE     net (fanout=11)       2.366   pulse1000/clear1
    SLICE_X15Y101.CLK    Tceck                 0.205   Center_debounce/Flip1/Q
                                                       Center_debounce/Flip1/Q
    -------------------------------------------------  ---------------------------
    Total                                      4.659ns (0.909ns logic, 3.750ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse1000/cnt/Q_14 (FF)
  Destination:          Center_debounce/Flip1/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.609ns (Levels of Logic = 2)
  Clock Path Skew:      -0.117ns (1.508 - 1.625)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse1000/cnt/Q_14 to Center_debounce/Flip1/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y67.CQ      Tcko                  0.518   pulse1000/cnt/Q<15>
                                                       pulse1000/cnt/Q_14
    SLICE_X40Y67.B1      net (fanout=1)        0.816   pulse1000/cnt/Q<14>
    SLICE_X40Y67.B       Tilo                  0.124   pulse1000/clear12
                                                       pulse1000/clear12
    SLICE_X40Y67.A4      net (fanout=2)        0.456   pulse1000/clear12
    SLICE_X40Y67.A       Tilo                  0.124   pulse1000/clear12
                                                       pulse1000/clear13
    SLICE_X15Y101.CE     net (fanout=11)       2.366   pulse1000/clear1
    SLICE_X15Y101.CLK    Tceck                 0.205   Center_debounce/Flip1/Q
                                                       Center_debounce/Flip1/Q
    -------------------------------------------------  ---------------------------
    Total                                      4.609ns (0.971ns logic, 3.638ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Paths for end point Up_debounce/Flip1/Q (SLICE_X14Y101.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse1000/cnt/Q_11 (FF)
  Destination:          Up_debounce/Flip1/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.848ns (Levels of Logic = 2)
  Clock Path Skew:      -0.117ns (1.508 - 1.625)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse1000/cnt/Q_11 to Up_debounce/Flip1/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y67.BMUX    Tshcko                0.655   pulse1000/cnt/Q<15>
                                                       pulse1000/cnt/Q_11
    SLICE_X40Y67.B2      net (fanout=1)        0.954   pulse1000/cnt/Q<11>
    SLICE_X40Y67.B       Tilo                  0.124   pulse1000/clear12
                                                       pulse1000/clear12
    SLICE_X40Y67.A4      net (fanout=2)        0.456   pulse1000/clear12
    SLICE_X40Y67.A       Tilo                  0.124   pulse1000/clear12
                                                       pulse1000/clear13
    SLICE_X14Y101.CE     net (fanout=11)       2.366   pulse1000/clear1
    SLICE_X14Y101.CLK    Tceck                 0.169   Up_debounce/Flip1/Q
                                                       Up_debounce/Flip1/Q
    -------------------------------------------------  ---------------------------
    Total                                      4.848ns (1.072ns logic, 3.776ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse1000/cnt/Q_9 (FF)
  Destination:          Up_debounce/Flip1/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.623ns (Levels of Logic = 2)
  Clock Path Skew:      -0.115ns (1.508 - 1.623)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse1000/cnt/Q_9 to Up_debounce/Flip1/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y68.DQ      Tcko                  0.456   pulse1000/cnt/Q<9>
                                                       pulse1000/cnt/Q_9
    SLICE_X43Y67.B2      net (fanout=1)        1.062   pulse1000/cnt/Q<9>
    SLICE_X43Y67.B       Tilo                  0.124   pulse1000/clear11
                                                       pulse1000/clear11
    SLICE_X40Y67.A6      net (fanout=2)        0.322   pulse1000/clear11
    SLICE_X40Y67.A       Tilo                  0.124   pulse1000/clear12
                                                       pulse1000/clear13
    SLICE_X14Y101.CE     net (fanout=11)       2.366   pulse1000/clear1
    SLICE_X14Y101.CLK    Tceck                 0.169   Up_debounce/Flip1/Q
                                                       Up_debounce/Flip1/Q
    -------------------------------------------------  ---------------------------
    Total                                      4.623ns (0.873ns logic, 3.750ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse1000/cnt/Q_14 (FF)
  Destination:          Up_debounce/Flip1/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.573ns (Levels of Logic = 2)
  Clock Path Skew:      -0.117ns (1.508 - 1.625)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse1000/cnt/Q_14 to Up_debounce/Flip1/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y67.CQ      Tcko                  0.518   pulse1000/cnt/Q<15>
                                                       pulse1000/cnt/Q_14
    SLICE_X40Y67.B1      net (fanout=1)        0.816   pulse1000/cnt/Q<14>
    SLICE_X40Y67.B       Tilo                  0.124   pulse1000/clear12
                                                       pulse1000/clear12
    SLICE_X40Y67.A4      net (fanout=2)        0.456   pulse1000/clear12
    SLICE_X40Y67.A       Tilo                  0.124   pulse1000/clear12
                                                       pulse1000/clear13
    SLICE_X14Y101.CE     net (fanout=11)       2.366   pulse1000/clear1
    SLICE_X14Y101.CLK    Tceck                 0.169   Up_debounce/Flip1/Q
                                                       Up_debounce/Flip1/Q
    -------------------------------------------------  ---------------------------
    Total                                      4.573ns (0.935ns logic, 3.638ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Paths for end point Top_FSM/presentstate_FSM_FFd2 (SLICE_X67Y73.B2), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Up_debounce/Flip2/Q (FF)
  Destination:          Top_FSM/presentstate_FSM_FFd2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.712ns (Levels of Logic = 3)
  Clock Path Skew:      -0.134ns (1.356 - 1.490)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Up_debounce/Flip2/Q to Top_FSM/presentstate_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y89.AQ      Tcko                  0.456   Up_debounce/Flip2/Q
                                                       Up_debounce/Flip2/Q
    SLICE_X51Y81.B4      net (fanout=2)        1.133   Up_debounce/Flip2/Q
    SLICE_X51Y81.BMUX    Tilo                  0.358   Up_steady/Flip/Q
                                                       Top_FSM/presentstate_FSM_FFd12-In11
    SLICE_X65Y74.B2      net (fanout=4)        1.703   Top_FSM/presentstate_FSM_FFd12-In1
    SLICE_X65Y74.B       Tilo                  0.124   Top_FSM/presentstate_FSM_FFd6
                                                       Top_FSM/presentstate_FSM_FFd7-In211
    SLICE_X67Y73.B2      net (fanout=5)        0.845   Top_FSM/presentstate_FSM_FFd7-In21
    SLICE_X67Y73.CLK     Tas                   0.093   Top_FSM/presentstate_FSM_FFd4
                                                       Top_FSM/presentstate_FSM_FFd2-In1
                                                       Top_FSM/presentstate_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.712ns (1.031ns logic, 3.681ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Up_steady/Flip/Q (FF)
  Destination:          Top_FSM/presentstate_FSM_FFd2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.236ns (Levels of Logic = 3)
  Clock Path Skew:      -0.117ns (1.356 - 1.473)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Up_steady/Flip/Q to Top_FSM/presentstate_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y81.BQ      Tcko                  0.456   Up_steady/Flip/Q
                                                       Up_steady/Flip/Q
    SLICE_X51Y81.B2      net (fanout=1)        0.655   Up_steady/Flip/Q
    SLICE_X51Y81.BMUX    Tilo                  0.360   Up_steady/Flip/Q
                                                       Top_FSM/presentstate_FSM_FFd12-In11
    SLICE_X65Y74.B2      net (fanout=4)        1.703   Top_FSM/presentstate_FSM_FFd12-In1
    SLICE_X65Y74.B       Tilo                  0.124   Top_FSM/presentstate_FSM_FFd6
                                                       Top_FSM/presentstate_FSM_FFd7-In211
    SLICE_X67Y73.B2      net (fanout=5)        0.845   Top_FSM/presentstate_FSM_FFd7-In21
    SLICE_X67Y73.CLK     Tas                   0.093   Top_FSM/presentstate_FSM_FFd4
                                                       Top_FSM/presentstate_FSM_FFd2-In1
                                                       Top_FSM/presentstate_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.236ns (1.033ns logic, 3.203ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Up_debounce/Flip3/Q (FF)
  Destination:          Top_FSM/presentstate_FSM_FFd2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.158ns (Levels of Logic = 3)
  Clock Path Skew:      -0.117ns (1.356 - 1.473)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Up_debounce/Flip3/Q to Top_FSM/presentstate_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y81.BMUX    Tshcko                0.655   Up_debounce/Flip3/Q
                                                       Up_debounce/Flip3/Q
    SLICE_X51Y81.B5      net (fanout=1)        0.411   Up_debounce/Flip3/Q
    SLICE_X51Y81.BMUX    Tilo                  0.327   Up_steady/Flip/Q
                                                       Top_FSM/presentstate_FSM_FFd12-In11
    SLICE_X65Y74.B2      net (fanout=4)        1.703   Top_FSM/presentstate_FSM_FFd12-In1
    SLICE_X65Y74.B       Tilo                  0.124   Top_FSM/presentstate_FSM_FFd6
                                                       Top_FSM/presentstate_FSM_FFd7-In211
    SLICE_X67Y73.B2      net (fanout=5)        0.845   Top_FSM/presentstate_FSM_FFd7-In21
    SLICE_X67Y73.CLK     Tas                   0.093   Top_FSM/presentstate_FSM_FFd4
                                                       Top_FSM/presentstate_FSM_FFd2-In1
                                                       Top_FSM/presentstate_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.158ns (1.199ns logic, 2.959ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Right_debounce/Flip2/Q (SLICE_X55Y71.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Right_debounce/Flip1/Q (FF)
  Destination:          Right_debounce/Flip2/Q (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.365ns (Levels of Logic = 0)
  Clock Path Skew:      0.256ns (0.765 - 0.509)
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Right_debounce/Flip1/Q to Right_debounce/Flip2/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y68.DQ      Tcko                  0.164   Right_debounce/Flip1/Q
                                                       Right_debounce/Flip1/Q
    SLICE_X55Y71.AX      net (fanout=1)        0.271   Right_debounce/Flip1/Q
    SLICE_X55Y71.CLK     Tckdi       (-Th)     0.070   Left_debounce/Flip2/Q
                                                       Right_debounce/Flip2/Q
    -------------------------------------------------  ---------------------------
    Total                                      0.365ns (0.094ns logic, 0.271ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Paths for end point Left_debounce/Flip2/Q (SLICE_X55Y71.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.117ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Left_debounce/Flip1/Q (FF)
  Destination:          Left_debounce/Flip2/Q (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.374ns (Levels of Logic = 0)
  Clock Path Skew:      0.257ns (0.765 - 0.508)
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Left_debounce/Flip1/Q to Left_debounce/Flip2/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y69.AQ      Tcko                  0.141   Left_debounce/Flip1/Q
                                                       Left_debounce/Flip1/Q
    SLICE_X55Y71.DX      net (fanout=1)        0.305   Left_debounce/Flip1/Q
    SLICE_X55Y71.CLK     Tckdi       (-Th)     0.072   Left_debounce/Flip2/Q
                                                       Left_debounce/Flip2/Q
    -------------------------------------------------  ---------------------------
    Total                                      0.374ns (0.069ns logic, 0.305ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Paths for end point pulse500/cnt/Q_6 (SLICE_X38Y66.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.118ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pulse500/cnt/count_6 (FF)
  Destination:          pulse500/cnt/Q_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.131ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pulse500/cnt/count_6 to pulse500/cnt/Q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y66.BQ      Tcko                  0.141   pulse500/cnt/count<7>
                                                       pulse500/cnt/count_6
    SLICE_X38Y66.C6      net (fanout=2)        0.066   pulse500/cnt/count<6>
    SLICE_X38Y66.CLK     Tah         (-Th)     0.076   pulse500/cnt/Q<7>
                                                       pulse500/cnt/Q_6_rstpot
                                                       pulse500/cnt/Q_6
    -------------------------------------------------  ---------------------------
    Total                                      0.131ns (0.065ns logic, 0.066ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: pulsetrain/cnt/count<15>/CLK
  Logical resource: pulsetrain/cnt/count_15/CK
  Location pin: SLICE_X63Y66.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: pulsetrain/cnt/count<15>/CLK
  Logical resource: pulsetrain/cnt/count_15/CK
  Location pin: SLICE_X63Y66.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.036|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5311 paths, 0 nets, and 925 connections

Design statistics:
   Minimum period:   5.036ns{1}   (Maximum frequency: 198.570MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 06 21:49:43 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 672 MB



