# ******************************************************************************

# iCEcube Static Timer

# Version:            2017.08.27940

# Build Date:         Sep 11 2017 16:53:46

# File Generated:     Jan 19 2018 14:26:33

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40UP5K
Derating factors (Best:Typical:Worst) :-  ( 0.491675 : 0.859651 : 1.32445 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for mypll_inst.mypll_inst_pll/PLLOUTCORE
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (mypll_inst.mypll_inst_pll/PLLOUTCORE:R vs. mypll_inst.mypll_inst_pll/PLLOUTCORE:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: clk
			6.2.2::Path details for port: led
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: clk
			6.5.2::Path details for port: led
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 3
Clock: Blink|ref_clk                           | N/A                   | Target: 111.86 MHz  | 
Clock: mypll_inst.mypll_inst_pll/PLLOUTCORE    | Frequency: 70.24 MHz  | Target: 447.43 MHz  | 
Clock: mypll_inst.mypll_inst_pll/PLLOUTGLOBAL  | N/A                   | Target: 447.43 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock                          Capture Clock                         Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------------------------  ------------------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
mypll_inst.mypll_inst_pll/PLLOUTCORE  mypll_inst.mypll_inst_pll/PLLOUTCORE  2235             -12003      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase                   
---------  ----------  ------------  --------------------------------------  
clk        ref_clk     17618         mypll_inst.mypll_inst_pll/PLLOUTCORE:R  
clk        ref_clk     15431         mypll_inst.mypll_inst_pll/PLLOUTCORE:F  
led        ref_clk     17435         mypll_inst.mypll_inst_pll/PLLOUTCORE:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase                   
---------  ----------  --------------------  --------------------------------------  
clk        ref_clk     15431                 mypll_inst.mypll_inst_pll/PLLOUTCORE:F  
clk        ref_clk     17618                 mypll_inst.mypll_inst_pll/PLLOUTCORE:R  
led        ref_clk     16810                 mypll_inst.mypll_inst_pll/PLLOUTCORE:R  


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for mypll_inst.mypll_inst_pll/PLLOUTCORE
******************************************************************
Clock: mypll_inst.mypll_inst_pll/PLLOUTCORE
Frequency: 70.24 MHz | Target: 447.43 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_8_1_1/lcout
Path End         : count_21_LC_8_3_0/in3
Capture Clock    : count_21_LC_8_3_0/clk
Setup Constraint : 2235p
Path slack       : -12002p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                             -728
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11993

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                      12118
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          23995
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_1_LC_8_1_1/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_8_1_1/lcout                 LogicCell40_SEQ_MODE_1000   1391             11877  -12003  RISE       2
I__135/I                               LocalMux                       0             11877  -12003  RISE       1
I__135/O                               LocalMux                    1099             12976  -12003  RISE       1
I__137/I                               InMux                          0             12976  -12003  RISE       1
I__137/O                               InMux                        662             13638  -12003  RISE       1
un2_count_1_cry_1_c_LC_7_1_0/in1       LogicCell40_SEQ_MODE_0000      0             13638  -12003  RISE       1
un2_count_1_cry_1_c_LC_7_1_0/carryout  LogicCell40_SEQ_MODE_0000    675             14314  -12003  RISE       2
count_2_LC_7_1_1/carryin               LogicCell40_SEQ_MODE_1000      0             14314  -12003  RISE       1
count_2_LC_7_1_1/carryout              LogicCell40_SEQ_MODE_1000    278             14592  -12003  RISE       2
count_3_LC_7_1_2/carryin               LogicCell40_SEQ_MODE_1000      0             14592  -12003  RISE       1
count_3_LC_7_1_2/carryout              LogicCell40_SEQ_MODE_1000    278             14870  -12003  RISE       2
count_4_LC_7_1_3/carryin               LogicCell40_SEQ_MODE_1000      0             14870  -12003  RISE       1
count_4_LC_7_1_3/carryout              LogicCell40_SEQ_MODE_1000    278             15148  -12003  RISE       2
count_RNO_0_5_LC_7_1_4/carryin         LogicCell40_SEQ_MODE_0000      0             15148  -12003  RISE       1
count_RNO_0_5_LC_7_1_4/carryout        LogicCell40_SEQ_MODE_0000    278             15426  -12003  RISE       2
count_RNO_0_6_LC_7_1_5/carryin         LogicCell40_SEQ_MODE_0000      0             15426  -12003  RISE       1
count_RNO_0_6_LC_7_1_5/carryout        LogicCell40_SEQ_MODE_0000    278             15704  -12003  RISE       2
count_RNO_0_7_LC_7_1_6/carryin         LogicCell40_SEQ_MODE_0000      0             15704  -12003  RISE       1
count_RNO_0_7_LC_7_1_6/carryout        LogicCell40_SEQ_MODE_0000    278             15983  -12003  RISE       2
count_8_LC_7_1_7/carryin               LogicCell40_SEQ_MODE_1000      0             15983  -12003  RISE       1
count_8_LC_7_1_7/carryout              LogicCell40_SEQ_MODE_1000    278             16261  -12003  RISE       1
IN_MUX_bfv_7_2_0_/carryinitin          ICE_CARRY_IN_MUX               0             16261  -12003  RISE       1
IN_MUX_bfv_7_2_0_/carryinitout         ICE_CARRY_IN_MUX             556             16817  -12003  RISE       2
count_9_LC_7_2_0/carryin               LogicCell40_SEQ_MODE_1000      0             16817  -12003  RISE       1
count_9_LC_7_2_0/carryout              LogicCell40_SEQ_MODE_1000    278             17095  -12003  RISE       2
count_10_LC_7_2_1/carryin              LogicCell40_SEQ_MODE_1000      0             17095  -12003  RISE       1
count_10_LC_7_2_1/carryout             LogicCell40_SEQ_MODE_1000    278             17373  -12003  RISE       2
count_11_LC_7_2_2/carryin              LogicCell40_SEQ_MODE_1000      0             17373  -12003  RISE       1
count_11_LC_7_2_2/carryout             LogicCell40_SEQ_MODE_1000    278             17651  -12003  RISE       2
count_RNO_0_12_LC_7_2_3/carryin        LogicCell40_SEQ_MODE_0000      0             17651  -12003  RISE       1
count_RNO_0_12_LC_7_2_3/carryout       LogicCell40_SEQ_MODE_0000    278             17929  -12003  RISE       2
count_RNO_0_13_LC_7_2_4/carryin        LogicCell40_SEQ_MODE_0000      0             17929  -12003  RISE       1
count_RNO_0_13_LC_7_2_4/carryout       LogicCell40_SEQ_MODE_0000    278             18208  -12003  RISE       2
count_RNO_0_14_LC_7_2_5/carryin        LogicCell40_SEQ_MODE_0000      0             18208  -12003  RISE       1
count_RNO_0_14_LC_7_2_5/carryout       LogicCell40_SEQ_MODE_0000    278             18486  -12003  RISE       2
count_15_LC_7_2_6/carryin              LogicCell40_SEQ_MODE_1000      0             18486  -12003  RISE       1
count_15_LC_7_2_6/carryout             LogicCell40_SEQ_MODE_1000    278             18764  -12003  RISE       2
count_16_LC_7_2_7/carryin              LogicCell40_SEQ_MODE_1000      0             18764  -12003  RISE       1
count_16_LC_7_2_7/carryout             LogicCell40_SEQ_MODE_1000    278             19042  -12003  RISE       1
IN_MUX_bfv_7_3_0_/carryinitin          ICE_CARRY_IN_MUX               0             19042  -12003  RISE       1
IN_MUX_bfv_7_3_0_/carryinitout         ICE_CARRY_IN_MUX             556             19598  -12003  RISE       2
count_RNO_0_17_LC_7_3_0/carryin        LogicCell40_SEQ_MODE_0000      0             19598  -12003  RISE       1
count_RNO_0_17_LC_7_3_0/carryout       LogicCell40_SEQ_MODE_0000    278             19876  -12003  RISE       2
count_18_LC_7_3_1/carryin              LogicCell40_SEQ_MODE_1000      0             19876  -12003  RISE       1
count_18_LC_7_3_1/carryout             LogicCell40_SEQ_MODE_1000    278             20155  -12003  RISE       2
count_19_LC_7_3_2/carryin              LogicCell40_SEQ_MODE_1000      0             20155  -12003  RISE       1
count_19_LC_7_3_2/carryout             LogicCell40_SEQ_MODE_1000    278             20433  -12003  RISE       2
count_RNO_0_20_LC_7_3_3/carryin        LogicCell40_SEQ_MODE_0000      0             20433  -12003  RISE       1
count_RNO_0_20_LC_7_3_3/carryout       LogicCell40_SEQ_MODE_0000    278             20711  -12003  RISE       2
I__84/I                                InMux                          0             20711  -12003  RISE       1
I__84/O                                InMux                        662             21373  -12003  RISE       1
count_RNO_0_21_LC_7_3_4/in3            LogicCell40_SEQ_MODE_0000      0             21373  -12003  RISE       1
count_RNO_0_21_LC_7_3_4/lcout          LogicCell40_SEQ_MODE_0000    861             22234  -12003  RISE       1
I__144/I                               LocalMux                       0             22234  -12003  RISE       1
I__144/O                               LocalMux                    1099             23333  -12003  RISE       1
I__145/I                               InMux                          0             23333  -12003  RISE       1
I__145/O                               InMux                        662             23995  -12003  RISE       1
count_21_LC_8_3_0/in3                  LogicCell40_SEQ_MODE_1000      0             23995  -12003  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__221/I                                                                  ClkMux                          0              9599  RISE       1
I__221/O                                                                  ClkMux                        887             10486  RISE       1
count_21_LC_8_3_0/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (mypll_inst.mypll_inst_pll/PLLOUTCORE:R vs. mypll_inst.mypll_inst_pll/PLLOUTCORE:R)
*****************************************************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_8_1_1/lcout
Path End         : count_21_LC_8_3_0/in3
Capture Clock    : count_21_LC_8_3_0/clk
Setup Constraint : 2235p
Path slack       : -12002p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                             -728
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11993

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                      12118
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          23995
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_1_LC_8_1_1/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_8_1_1/lcout                 LogicCell40_SEQ_MODE_1000   1391             11877  -12003  RISE       2
I__135/I                               LocalMux                       0             11877  -12003  RISE       1
I__135/O                               LocalMux                    1099             12976  -12003  RISE       1
I__137/I                               InMux                          0             12976  -12003  RISE       1
I__137/O                               InMux                        662             13638  -12003  RISE       1
un2_count_1_cry_1_c_LC_7_1_0/in1       LogicCell40_SEQ_MODE_0000      0             13638  -12003  RISE       1
un2_count_1_cry_1_c_LC_7_1_0/carryout  LogicCell40_SEQ_MODE_0000    675             14314  -12003  RISE       2
count_2_LC_7_1_1/carryin               LogicCell40_SEQ_MODE_1000      0             14314  -12003  RISE       1
count_2_LC_7_1_1/carryout              LogicCell40_SEQ_MODE_1000    278             14592  -12003  RISE       2
count_3_LC_7_1_2/carryin               LogicCell40_SEQ_MODE_1000      0             14592  -12003  RISE       1
count_3_LC_7_1_2/carryout              LogicCell40_SEQ_MODE_1000    278             14870  -12003  RISE       2
count_4_LC_7_1_3/carryin               LogicCell40_SEQ_MODE_1000      0             14870  -12003  RISE       1
count_4_LC_7_1_3/carryout              LogicCell40_SEQ_MODE_1000    278             15148  -12003  RISE       2
count_RNO_0_5_LC_7_1_4/carryin         LogicCell40_SEQ_MODE_0000      0             15148  -12003  RISE       1
count_RNO_0_5_LC_7_1_4/carryout        LogicCell40_SEQ_MODE_0000    278             15426  -12003  RISE       2
count_RNO_0_6_LC_7_1_5/carryin         LogicCell40_SEQ_MODE_0000      0             15426  -12003  RISE       1
count_RNO_0_6_LC_7_1_5/carryout        LogicCell40_SEQ_MODE_0000    278             15704  -12003  RISE       2
count_RNO_0_7_LC_7_1_6/carryin         LogicCell40_SEQ_MODE_0000      0             15704  -12003  RISE       1
count_RNO_0_7_LC_7_1_6/carryout        LogicCell40_SEQ_MODE_0000    278             15983  -12003  RISE       2
count_8_LC_7_1_7/carryin               LogicCell40_SEQ_MODE_1000      0             15983  -12003  RISE       1
count_8_LC_7_1_7/carryout              LogicCell40_SEQ_MODE_1000    278             16261  -12003  RISE       1
IN_MUX_bfv_7_2_0_/carryinitin          ICE_CARRY_IN_MUX               0             16261  -12003  RISE       1
IN_MUX_bfv_7_2_0_/carryinitout         ICE_CARRY_IN_MUX             556             16817  -12003  RISE       2
count_9_LC_7_2_0/carryin               LogicCell40_SEQ_MODE_1000      0             16817  -12003  RISE       1
count_9_LC_7_2_0/carryout              LogicCell40_SEQ_MODE_1000    278             17095  -12003  RISE       2
count_10_LC_7_2_1/carryin              LogicCell40_SEQ_MODE_1000      0             17095  -12003  RISE       1
count_10_LC_7_2_1/carryout             LogicCell40_SEQ_MODE_1000    278             17373  -12003  RISE       2
count_11_LC_7_2_2/carryin              LogicCell40_SEQ_MODE_1000      0             17373  -12003  RISE       1
count_11_LC_7_2_2/carryout             LogicCell40_SEQ_MODE_1000    278             17651  -12003  RISE       2
count_RNO_0_12_LC_7_2_3/carryin        LogicCell40_SEQ_MODE_0000      0             17651  -12003  RISE       1
count_RNO_0_12_LC_7_2_3/carryout       LogicCell40_SEQ_MODE_0000    278             17929  -12003  RISE       2
count_RNO_0_13_LC_7_2_4/carryin        LogicCell40_SEQ_MODE_0000      0             17929  -12003  RISE       1
count_RNO_0_13_LC_7_2_4/carryout       LogicCell40_SEQ_MODE_0000    278             18208  -12003  RISE       2
count_RNO_0_14_LC_7_2_5/carryin        LogicCell40_SEQ_MODE_0000      0             18208  -12003  RISE       1
count_RNO_0_14_LC_7_2_5/carryout       LogicCell40_SEQ_MODE_0000    278             18486  -12003  RISE       2
count_15_LC_7_2_6/carryin              LogicCell40_SEQ_MODE_1000      0             18486  -12003  RISE       1
count_15_LC_7_2_6/carryout             LogicCell40_SEQ_MODE_1000    278             18764  -12003  RISE       2
count_16_LC_7_2_7/carryin              LogicCell40_SEQ_MODE_1000      0             18764  -12003  RISE       1
count_16_LC_7_2_7/carryout             LogicCell40_SEQ_MODE_1000    278             19042  -12003  RISE       1
IN_MUX_bfv_7_3_0_/carryinitin          ICE_CARRY_IN_MUX               0             19042  -12003  RISE       1
IN_MUX_bfv_7_3_0_/carryinitout         ICE_CARRY_IN_MUX             556             19598  -12003  RISE       2
count_RNO_0_17_LC_7_3_0/carryin        LogicCell40_SEQ_MODE_0000      0             19598  -12003  RISE       1
count_RNO_0_17_LC_7_3_0/carryout       LogicCell40_SEQ_MODE_0000    278             19876  -12003  RISE       2
count_18_LC_7_3_1/carryin              LogicCell40_SEQ_MODE_1000      0             19876  -12003  RISE       1
count_18_LC_7_3_1/carryout             LogicCell40_SEQ_MODE_1000    278             20155  -12003  RISE       2
count_19_LC_7_3_2/carryin              LogicCell40_SEQ_MODE_1000      0             20155  -12003  RISE       1
count_19_LC_7_3_2/carryout             LogicCell40_SEQ_MODE_1000    278             20433  -12003  RISE       2
count_RNO_0_20_LC_7_3_3/carryin        LogicCell40_SEQ_MODE_0000      0             20433  -12003  RISE       1
count_RNO_0_20_LC_7_3_3/carryout       LogicCell40_SEQ_MODE_0000    278             20711  -12003  RISE       2
I__84/I                                InMux                          0             20711  -12003  RISE       1
I__84/O                                InMux                        662             21373  -12003  RISE       1
count_RNO_0_21_LC_7_3_4/in3            LogicCell40_SEQ_MODE_0000      0             21373  -12003  RISE       1
count_RNO_0_21_LC_7_3_4/lcout          LogicCell40_SEQ_MODE_0000    861             22234  -12003  RISE       1
I__144/I                               LocalMux                       0             22234  -12003  RISE       1
I__144/O                               LocalMux                    1099             23333  -12003  RISE       1
I__145/I                               InMux                          0             23333  -12003  RISE       1
I__145/O                               InMux                        662             23995  -12003  RISE       1
count_21_LC_8_3_0/in3                  LogicCell40_SEQ_MODE_1000      0             23995  -12003  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__221/I                                                                  ClkMux                          0              9599  RISE       1
I__221/O                                                                  ClkMux                        887             10486  RISE       1
count_21_LC_8_3_0/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


          6.2::Clock to Out Path Details
--------------------------------------------------

       6.2.1::Path details for port: clk
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : clk
Clock Port         : ref_clk
Clock Reference    : mypll_inst.mypll_inst_pll/PLLOUTCORE:R
Clock to Out Delay : 17618


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay             17618
---------------------------- ------
Clock To Out Delay            17618

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                                      model name                  delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
ref_clk                                                                       Blink                       0      0                  RISE  1       
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                     IO_PAD                      0      0                  RISE  1       
mypll_inst.mypll_inst_iopad/DOUT                                              IO_PAD                      510    510                RISE  1       
mypll_inst.mypll_inst_pll/PLLIN                                               PLL40_FEEDBACK_PATH_SIMPLE  0      510                RISE  1       
mypll_inst.mypll_inst_pll/PLLOUTCORE                                          PLL40_FEEDBACK_PATH_SIMPLE  2718   3228                             
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      3228               RISE  1       
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__69/I                                                                       Odrv12                      0      3228               RISE  1       
I__69/O                                                                       Odrv12                      1073   4301               RISE  1       
I__70/I                                                                       Span12Mux_v                 0      4301               RISE  1       
I__70/O                                                                       Span12Mux_v                 980    5281               RISE  1       
I__71/I                                                                       Span12Mux_s8_v              0      5281               RISE  1       
I__71/O                                                                       Span12Mux_s8_v              715    5996               RISE  1       
I__72/I                                                                       LocalMux                    0      5996               RISE  1       
I__72/O                                                                       LocalMux                    1099   7095               RISE  1       
I__73/I                                                                       IoInMux                     0      7095               RISE  1       
I__73/O                                                                       IoInMux                     662    7758               RISE  1       
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER          ICE_GB                      0      7758               RISE  1       
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT                ICE_GB                      1589   9347               RISE  25      
I__214/I                                                                      gio2CtrlBuf                 0      9347               RISE  1       
I__214/O                                                                      gio2CtrlBuf                 0      9347               RISE  1       
I__215/I                                                                      GlobalMux                   0      9347               RISE  1       
I__215/O                                                                      GlobalMux                   252    9599               RISE  1       
I__222/I                                                                      Glb2LocalMux                0      9599               RISE  1       
I__222/O                                                                      Glb2LocalMux                583    10181              RISE  1       
I__224/I                                                                      LocalMux                    0      10181              RISE  1       
I__224/O                                                                      LocalMux                    1099   11281              RISE  1       
I__225/I                                                                      InMux                       0      11281              RISE  1       
I__225/O                                                                      InMux                       662    11943              RISE  1       
GB_BUFFER_clk_c_g_THRU_LUT4_0_LC_5_1_6/in0                                    LogicCell40_SEQ_MODE_0000   0      11943              RISE  1       
GB_BUFFER_clk_c_g_THRU_LUT4_0_LC_5_1_6/lcout                                  LogicCell40_SEQ_MODE_0000   1245   13188              RISE  1       
I__67/I                                                                       LocalMux                    0      13188              RISE  1       
I__67/O                                                                       LocalMux                    1099   14287              RISE  1       
I__68/I                                                                       IoInMux                     0      14287              RISE  1       
I__68/O                                                                       IoInMux                     662    14949              RISE  1       
clk_obuf_preio/DOUT0                                                          PRE_IO_PIN_TYPE_011001      0      14949              RISE  1       
clk_obuf_preio/PADOUT                                                         PRE_IO_PIN_TYPE_011001      755    15704              RISE  1       
clk_obuf_iopad/DIN                                                            IO_PAD                      0      15704              RISE  1       
clk_obuf_iopad/PACKAGEPIN:out                                                 IO_PAD                      1914   17618              RISE  1       
clk                                                                           Blink                       0      17618              RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : clk
Clock Port         : ref_clk
Clock Reference    : mypll_inst.mypll_inst_pll/PLLOUTCORE:F
Clock to Out Delay : 15431


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay             15431
---------------------------- ------
Clock To Out Delay            15431

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                                      model name                  delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
ref_clk                                                                       Blink                       0      0                  FALL  1       
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                     IO_PAD                      0      0                  FALL  1       
mypll_inst.mypll_inst_iopad/DOUT                                              IO_PAD                      460    460                FALL  1       
mypll_inst.mypll_inst_pll/PLLIN                                               PLL40_FEEDBACK_PATH_SIMPLE  0      460                FALL  1       
mypll_inst.mypll_inst_pll/PLLOUTCORE                                          PLL40_FEEDBACK_PATH_SIMPLE  2314   2774                             
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2774               FALL  1       
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__69/I                                                                       Odrv12                      0      2774               FALL  1       
I__69/O                                                                       Odrv12                      1232   4006               FALL  1       
I__70/I                                                                       Span12Mux_v                 0      4006               FALL  1       
I__70/O                                                                       Span12Mux_v                 1073   5079               FALL  1       
I__71/I                                                                       Span12Mux_s8_v              0      5079               FALL  1       
I__71/O                                                                       Span12Mux_s8_v              795    5874               FALL  1       
I__72/I                                                                       LocalMux                    0      5874               FALL  1       
I__72/O                                                                       LocalMux                    768    6642               FALL  1       
I__73/I                                                                       IoInMux                     0      6642               FALL  1       
I__73/O                                                                       IoInMux                     503    7145               FALL  1       
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER          ICE_GB                      0      7145               FALL  1       
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT                ICE_GB                      795    7940               FALL  25      
I__214/I                                                                      gio2CtrlBuf                 0      7940               FALL  1       
I__214/O                                                                      gio2CtrlBuf                 0      7940               FALL  1       
I__215/I                                                                      GlobalMux                   0      7940               FALL  1       
I__215/O                                                                      GlobalMux                   278    8218               FALL  1       
I__222/I                                                                      Glb2LocalMux                0      8218               FALL  1       
I__222/O                                                                      Glb2LocalMux                530    8748               FALL  1       
I__224/I                                                                      LocalMux                    0      8748               FALL  1       
I__224/O                                                                      LocalMux                    768    9516               FALL  1       
I__225/I                                                                      InMux                       0      9516               FALL  1       
I__225/O                                                                      InMux                       503    10019              FALL  1       
GB_BUFFER_clk_c_g_THRU_LUT4_0_LC_5_1_6/in0                                    LogicCell40_SEQ_MODE_0000   0      10019              FALL  1       
GB_BUFFER_clk_c_g_THRU_LUT4_0_LC_5_1_6/lcout                                  LogicCell40_SEQ_MODE_0000   1285   11304              FALL  1       
I__67/I                                                                       LocalMux                    0      11304              FALL  1       
I__67/O                                                                       LocalMux                    768    12072              FALL  1       
I__68/I                                                                       IoInMux                     0      12072              FALL  1       
I__68/O                                                                       IoInMux                     503    12575              FALL  1       
clk_obuf_preio/DOUT0                                                          PRE_IO_PIN_TYPE_011001      0      12575              FALL  1       
clk_obuf_preio/PADOUT                                                         PRE_IO_PIN_TYPE_011001      768    13343              FALL  1       
clk_obuf_iopad/DIN                                                            IO_PAD                      0      13343              FALL  1       
clk_obuf_iopad/PACKAGEPIN:out                                                 IO_PAD                      2088   15431              FALL  1       
clk                                                                           Blink                       0      15431              FALL  1       

6.2.2::Path details for port: led       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led
Clock Port         : ref_clk
Clock Reference    : mypll_inst.mypll_inst_pll/PLLOUTCORE:R
Clock to Out Delay : 17435


Launch Clock Path Delay       10486
+ Clock To Q Delay             1391
+ Data Path Delay              5558
---------------------------- ------
Clock To Out Delay            17435

Launch Clock Path
pin name                                                                      model name                  delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
ref_clk                                                                       Blink                       0      0                  RISE  1       
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                     IO_PAD                      0      0                  RISE  1       
mypll_inst.mypll_inst_iopad/DOUT                                              IO_PAD                      510    510                RISE  1       
mypll_inst.mypll_inst_pll/PLLIN                                               PLL40_FEEDBACK_PATH_SIMPLE  0      510                RISE  1       
mypll_inst.mypll_inst_pll/PLLOUTCORE                                          PLL40_FEEDBACK_PATH_SIMPLE  2718   3228                             
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      3228               RISE  1       
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__69/I                                                                       Odrv12                      0      3228               RISE  1       
I__69/O                                                                       Odrv12                      1073   4301               RISE  1       
I__70/I                                                                       Span12Mux_v                 0      4301               RISE  1       
I__70/O                                                                       Span12Mux_v                 980    5281               RISE  1       
I__71/I                                                                       Span12Mux_s8_v              0      5281               RISE  1       
I__71/O                                                                       Span12Mux_s8_v              715    5996               RISE  1       
I__72/I                                                                       LocalMux                    0      5996               RISE  1       
I__72/O                                                                       LocalMux                    1099   7095               RISE  1       
I__73/I                                                                       IoInMux                     0      7095               RISE  1       
I__73/O                                                                       IoInMux                     662    7758               RISE  1       
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER          ICE_GB                      0      7758               RISE  1       
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT                ICE_GB                      1589   9347               RISE  25      
I__214/I                                                                      gio2CtrlBuf                 0      9347               RISE  1       
I__214/O                                                                      gio2CtrlBuf                 0      9347               RISE  1       
I__215/I                                                                      GlobalMux                   0      9347               RISE  1       
I__215/O                                                                      GlobalMux                   252    9599               RISE  1       
I__216/I                                                                      ClkMux                      0      9599               RISE  1       
I__216/O                                                                      ClkMux                      887    10486              RISE  1       
ledZ0_LC_9_1_1/clk                                                            LogicCell40_SEQ_MODE_1000   0      10486              RISE  1       

Data Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ledZ0_LC_9_1_1/lcout           LogicCell40_SEQ_MODE_1000  1391   11877              RISE  2       
I__227/I                       Odrv4                      0      11877              RISE  1       
I__227/O                       Odrv4                      596    12473              RISE  1       
I__229/I                       Span4Mux_s0_v              0      12473              RISE  1       
I__229/O                       Span4Mux_s0_v              344    12817              RISE  1       
I__231/I                       LocalMux                   0      12817              RISE  1       
I__231/O                       LocalMux                   1099   13916              RISE  1       
I__232/I                       IoInMux                    0      13916              RISE  1       
I__232/O                       IoInMux                    662    14579              RISE  1       
led_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      14579              RISE  1       
led_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     768    15347              FALL  1       
led_obuf_iopad/DIN             IO_PAD                     0      15347              FALL  1       
led_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   17435              FALL  1       
led                            Blink                      0      17435              FALL  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: clk       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : clk
Clock Port         : ref_clk
Clock Reference    : mypll_inst.mypll_inst_pll/PLLOUTCORE:F
Clock to Out Delay : 15431


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay             15431
---------------------------- ------
Clock To Out Delay            15431

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                                      model name                  delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
ref_clk                                                                       Blink                       0      0                  FALL  1       
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                     IO_PAD                      0      0                  FALL  1       
mypll_inst.mypll_inst_iopad/DOUT                                              IO_PAD                      460    460                FALL  1       
mypll_inst.mypll_inst_pll/PLLIN                                               PLL40_FEEDBACK_PATH_SIMPLE  0      460                FALL  1       
mypll_inst.mypll_inst_pll/PLLOUTCORE                                          PLL40_FEEDBACK_PATH_SIMPLE  2314   2774                             
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2774               FALL  1       
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__69/I                                                                       Odrv12                      0      2774               FALL  1       
I__69/O                                                                       Odrv12                      1232   4006               FALL  1       
I__70/I                                                                       Span12Mux_v                 0      4006               FALL  1       
I__70/O                                                                       Span12Mux_v                 1073   5079               FALL  1       
I__71/I                                                                       Span12Mux_s8_v              0      5079               FALL  1       
I__71/O                                                                       Span12Mux_s8_v              795    5874               FALL  1       
I__72/I                                                                       LocalMux                    0      5874               FALL  1       
I__72/O                                                                       LocalMux                    768    6642               FALL  1       
I__73/I                                                                       IoInMux                     0      6642               FALL  1       
I__73/O                                                                       IoInMux                     503    7145               FALL  1       
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER          ICE_GB                      0      7145               FALL  1       
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT                ICE_GB                      795    7940               FALL  25      
I__214/I                                                                      gio2CtrlBuf                 0      7940               FALL  1       
I__214/O                                                                      gio2CtrlBuf                 0      7940               FALL  1       
I__215/I                                                                      GlobalMux                   0      7940               FALL  1       
I__215/O                                                                      GlobalMux                   278    8218               FALL  1       
I__222/I                                                                      Glb2LocalMux                0      8218               FALL  1       
I__222/O                                                                      Glb2LocalMux                530    8748               FALL  1       
I__224/I                                                                      LocalMux                    0      8748               FALL  1       
I__224/O                                                                      LocalMux                    768    9516               FALL  1       
I__225/I                                                                      InMux                       0      9516               FALL  1       
I__225/O                                                                      InMux                       503    10019              FALL  1       
GB_BUFFER_clk_c_g_THRU_LUT4_0_LC_5_1_6/in0                                    LogicCell40_SEQ_MODE_0000   0      10019              FALL  1       
GB_BUFFER_clk_c_g_THRU_LUT4_0_LC_5_1_6/lcout                                  LogicCell40_SEQ_MODE_0000   1285   11304              FALL  1       
I__67/I                                                                       LocalMux                    0      11304              FALL  1       
I__67/O                                                                       LocalMux                    768    12072              FALL  1       
I__68/I                                                                       IoInMux                     0      12072              FALL  1       
I__68/O                                                                       IoInMux                     503    12575              FALL  1       
clk_obuf_preio/DOUT0                                                          PRE_IO_PIN_TYPE_011001      0      12575              FALL  1       
clk_obuf_preio/PADOUT                                                         PRE_IO_PIN_TYPE_011001      768    13343              FALL  1       
clk_obuf_iopad/DIN                                                            IO_PAD                      0      13343              FALL  1       
clk_obuf_iopad/PACKAGEPIN:out                                                 IO_PAD                      2088   15431              FALL  1       
clk                                                                           Blink                       0      15431              FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : clk
Clock Port         : ref_clk
Clock Reference    : mypll_inst.mypll_inst_pll/PLLOUTCORE:R
Clock to Out Delay : 17618


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay             17618
---------------------------- ------
Clock To Out Delay            17618

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                                      model name                  delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
ref_clk                                                                       Blink                       0      0                  RISE  1       
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                     IO_PAD                      0      0                  RISE  1       
mypll_inst.mypll_inst_iopad/DOUT                                              IO_PAD                      510    510                RISE  1       
mypll_inst.mypll_inst_pll/PLLIN                                               PLL40_FEEDBACK_PATH_SIMPLE  0      510                RISE  1       
mypll_inst.mypll_inst_pll/PLLOUTCORE                                          PLL40_FEEDBACK_PATH_SIMPLE  2718   3228                             
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      3228               RISE  1       
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__69/I                                                                       Odrv12                      0      3228               RISE  1       
I__69/O                                                                       Odrv12                      1073   4301               RISE  1       
I__70/I                                                                       Span12Mux_v                 0      4301               RISE  1       
I__70/O                                                                       Span12Mux_v                 980    5281               RISE  1       
I__71/I                                                                       Span12Mux_s8_v              0      5281               RISE  1       
I__71/O                                                                       Span12Mux_s8_v              715    5996               RISE  1       
I__72/I                                                                       LocalMux                    0      5996               RISE  1       
I__72/O                                                                       LocalMux                    1099   7095               RISE  1       
I__73/I                                                                       IoInMux                     0      7095               RISE  1       
I__73/O                                                                       IoInMux                     662    7758               RISE  1       
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER          ICE_GB                      0      7758               RISE  1       
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT                ICE_GB                      1589   9347               RISE  25      
I__214/I                                                                      gio2CtrlBuf                 0      9347               RISE  1       
I__214/O                                                                      gio2CtrlBuf                 0      9347               RISE  1       
I__215/I                                                                      GlobalMux                   0      9347               RISE  1       
I__215/O                                                                      GlobalMux                   252    9599               RISE  1       
I__222/I                                                                      Glb2LocalMux                0      9599               RISE  1       
I__222/O                                                                      Glb2LocalMux                583    10181              RISE  1       
I__224/I                                                                      LocalMux                    0      10181              RISE  1       
I__224/O                                                                      LocalMux                    1099   11281              RISE  1       
I__225/I                                                                      InMux                       0      11281              RISE  1       
I__225/O                                                                      InMux                       662    11943              RISE  1       
GB_BUFFER_clk_c_g_THRU_LUT4_0_LC_5_1_6/in0                                    LogicCell40_SEQ_MODE_0000   0      11943              RISE  1       
GB_BUFFER_clk_c_g_THRU_LUT4_0_LC_5_1_6/lcout                                  LogicCell40_SEQ_MODE_0000   1245   13188              RISE  1       
I__67/I                                                                       LocalMux                    0      13188              RISE  1       
I__67/O                                                                       LocalMux                    1099   14287              RISE  1       
I__68/I                                                                       IoInMux                     0      14287              RISE  1       
I__68/O                                                                       IoInMux                     662    14949              RISE  1       
clk_obuf_preio/DOUT0                                                          PRE_IO_PIN_TYPE_011001      0      14949              RISE  1       
clk_obuf_preio/PADOUT                                                         PRE_IO_PIN_TYPE_011001      755    15704              RISE  1       
clk_obuf_iopad/DIN                                                            IO_PAD                      0      15704              RISE  1       
clk_obuf_iopad/PACKAGEPIN:out                                                 IO_PAD                      1914   17618              RISE  1       
clk                                                                           Blink                       0      17618              RISE  1       

6.5.2::Path details for port: led       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led
Clock Port         : ref_clk
Clock Reference    : mypll_inst.mypll_inst_pll/PLLOUTCORE:R
Clock to Out Delay : 16810


Launch Clock Path Delay       10486
+ Clock To Q Delay             1391
+ Data Path Delay              4933
---------------------------- ------
Clock To Out Delay            16810

Launch Clock Path
pin name                                                                      model name                  delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
ref_clk                                                                       Blink                       0      0                  RISE  1       
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                     IO_PAD                      0      0                  RISE  1       
mypll_inst.mypll_inst_iopad/DOUT                                              IO_PAD                      510    510                RISE  1       
mypll_inst.mypll_inst_pll/PLLIN                                               PLL40_FEEDBACK_PATH_SIMPLE  0      510                RISE  1       
mypll_inst.mypll_inst_pll/PLLOUTCORE                                          PLL40_FEEDBACK_PATH_SIMPLE  2718   3228                             
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      3228               RISE  1       
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__69/I                                                                       Odrv12                      0      3228               RISE  1       
I__69/O                                                                       Odrv12                      1073   4301               RISE  1       
I__70/I                                                                       Span12Mux_v                 0      4301               RISE  1       
I__70/O                                                                       Span12Mux_v                 980    5281               RISE  1       
I__71/I                                                                       Span12Mux_s8_v              0      5281               RISE  1       
I__71/O                                                                       Span12Mux_s8_v              715    5996               RISE  1       
I__72/I                                                                       LocalMux                    0      5996               RISE  1       
I__72/O                                                                       LocalMux                    1099   7095               RISE  1       
I__73/I                                                                       IoInMux                     0      7095               RISE  1       
I__73/O                                                                       IoInMux                     662    7758               RISE  1       
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER          ICE_GB                      0      7758               RISE  1       
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT                ICE_GB                      1589   9347               RISE  25      
I__214/I                                                                      gio2CtrlBuf                 0      9347               RISE  1       
I__214/O                                                                      gio2CtrlBuf                 0      9347               RISE  1       
I__215/I                                                                      GlobalMux                   0      9347               RISE  1       
I__215/O                                                                      GlobalMux                   252    9599               RISE  1       
I__216/I                                                                      ClkMux                      0      9599               RISE  1       
I__216/O                                                                      ClkMux                      887    10486              RISE  1       
ledZ0_LC_9_1_1/clk                                                            LogicCell40_SEQ_MODE_1000   0      10486              RISE  1       

Data Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ledZ0_LC_9_1_1/lcout           LogicCell40_SEQ_MODE_1000  1391   11877              FALL  2       
I__227/I                       Odrv4                      0      11877              FALL  1       
I__227/O                       Odrv4                      649    12526              FALL  1       
I__229/I                       Span4Mux_s0_v              0      12526              FALL  1       
I__229/O                       Span4Mux_s0_v              344    12870              FALL  1       
I__231/I                       LocalMux                   0      12870              FALL  1       
I__231/O                       LocalMux                   768    13638              FALL  1       
I__232/I                       IoInMux                    0      13638              FALL  1       
I__232/O                       IoInMux                    503    14142              FALL  1       
led_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      14142              FALL  1       
led_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     755    14896              RISE  1       
led_obuf_iopad/DIN             IO_PAD                     0      14896              RISE  1       
led_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   16810              RISE  1       
led                            Blink                      0      16810              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_8_1_1/lcout
Path End         : count_21_LC_8_3_0/in3
Capture Clock    : count_21_LC_8_3_0/clk
Setup Constraint : 2235p
Path slack       : -12002p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                             -728
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11993

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                      12118
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          23995
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_1_LC_8_1_1/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_8_1_1/lcout                 LogicCell40_SEQ_MODE_1000   1391             11877  -12003  RISE       2
I__135/I                               LocalMux                       0             11877  -12003  RISE       1
I__135/O                               LocalMux                    1099             12976  -12003  RISE       1
I__137/I                               InMux                          0             12976  -12003  RISE       1
I__137/O                               InMux                        662             13638  -12003  RISE       1
un2_count_1_cry_1_c_LC_7_1_0/in1       LogicCell40_SEQ_MODE_0000      0             13638  -12003  RISE       1
un2_count_1_cry_1_c_LC_7_1_0/carryout  LogicCell40_SEQ_MODE_0000    675             14314  -12003  RISE       2
count_2_LC_7_1_1/carryin               LogicCell40_SEQ_MODE_1000      0             14314  -12003  RISE       1
count_2_LC_7_1_1/carryout              LogicCell40_SEQ_MODE_1000    278             14592  -12003  RISE       2
count_3_LC_7_1_2/carryin               LogicCell40_SEQ_MODE_1000      0             14592  -12003  RISE       1
count_3_LC_7_1_2/carryout              LogicCell40_SEQ_MODE_1000    278             14870  -12003  RISE       2
count_4_LC_7_1_3/carryin               LogicCell40_SEQ_MODE_1000      0             14870  -12003  RISE       1
count_4_LC_7_1_3/carryout              LogicCell40_SEQ_MODE_1000    278             15148  -12003  RISE       2
count_RNO_0_5_LC_7_1_4/carryin         LogicCell40_SEQ_MODE_0000      0             15148  -12003  RISE       1
count_RNO_0_5_LC_7_1_4/carryout        LogicCell40_SEQ_MODE_0000    278             15426  -12003  RISE       2
count_RNO_0_6_LC_7_1_5/carryin         LogicCell40_SEQ_MODE_0000      0             15426  -12003  RISE       1
count_RNO_0_6_LC_7_1_5/carryout        LogicCell40_SEQ_MODE_0000    278             15704  -12003  RISE       2
count_RNO_0_7_LC_7_1_6/carryin         LogicCell40_SEQ_MODE_0000      0             15704  -12003  RISE       1
count_RNO_0_7_LC_7_1_6/carryout        LogicCell40_SEQ_MODE_0000    278             15983  -12003  RISE       2
count_8_LC_7_1_7/carryin               LogicCell40_SEQ_MODE_1000      0             15983  -12003  RISE       1
count_8_LC_7_1_7/carryout              LogicCell40_SEQ_MODE_1000    278             16261  -12003  RISE       1
IN_MUX_bfv_7_2_0_/carryinitin          ICE_CARRY_IN_MUX               0             16261  -12003  RISE       1
IN_MUX_bfv_7_2_0_/carryinitout         ICE_CARRY_IN_MUX             556             16817  -12003  RISE       2
count_9_LC_7_2_0/carryin               LogicCell40_SEQ_MODE_1000      0             16817  -12003  RISE       1
count_9_LC_7_2_0/carryout              LogicCell40_SEQ_MODE_1000    278             17095  -12003  RISE       2
count_10_LC_7_2_1/carryin              LogicCell40_SEQ_MODE_1000      0             17095  -12003  RISE       1
count_10_LC_7_2_1/carryout             LogicCell40_SEQ_MODE_1000    278             17373  -12003  RISE       2
count_11_LC_7_2_2/carryin              LogicCell40_SEQ_MODE_1000      0             17373  -12003  RISE       1
count_11_LC_7_2_2/carryout             LogicCell40_SEQ_MODE_1000    278             17651  -12003  RISE       2
count_RNO_0_12_LC_7_2_3/carryin        LogicCell40_SEQ_MODE_0000      0             17651  -12003  RISE       1
count_RNO_0_12_LC_7_2_3/carryout       LogicCell40_SEQ_MODE_0000    278             17929  -12003  RISE       2
count_RNO_0_13_LC_7_2_4/carryin        LogicCell40_SEQ_MODE_0000      0             17929  -12003  RISE       1
count_RNO_0_13_LC_7_2_4/carryout       LogicCell40_SEQ_MODE_0000    278             18208  -12003  RISE       2
count_RNO_0_14_LC_7_2_5/carryin        LogicCell40_SEQ_MODE_0000      0             18208  -12003  RISE       1
count_RNO_0_14_LC_7_2_5/carryout       LogicCell40_SEQ_MODE_0000    278             18486  -12003  RISE       2
count_15_LC_7_2_6/carryin              LogicCell40_SEQ_MODE_1000      0             18486  -12003  RISE       1
count_15_LC_7_2_6/carryout             LogicCell40_SEQ_MODE_1000    278             18764  -12003  RISE       2
count_16_LC_7_2_7/carryin              LogicCell40_SEQ_MODE_1000      0             18764  -12003  RISE       1
count_16_LC_7_2_7/carryout             LogicCell40_SEQ_MODE_1000    278             19042  -12003  RISE       1
IN_MUX_bfv_7_3_0_/carryinitin          ICE_CARRY_IN_MUX               0             19042  -12003  RISE       1
IN_MUX_bfv_7_3_0_/carryinitout         ICE_CARRY_IN_MUX             556             19598  -12003  RISE       2
count_RNO_0_17_LC_7_3_0/carryin        LogicCell40_SEQ_MODE_0000      0             19598  -12003  RISE       1
count_RNO_0_17_LC_7_3_0/carryout       LogicCell40_SEQ_MODE_0000    278             19876  -12003  RISE       2
count_18_LC_7_3_1/carryin              LogicCell40_SEQ_MODE_1000      0             19876  -12003  RISE       1
count_18_LC_7_3_1/carryout             LogicCell40_SEQ_MODE_1000    278             20155  -12003  RISE       2
count_19_LC_7_3_2/carryin              LogicCell40_SEQ_MODE_1000      0             20155  -12003  RISE       1
count_19_LC_7_3_2/carryout             LogicCell40_SEQ_MODE_1000    278             20433  -12003  RISE       2
count_RNO_0_20_LC_7_3_3/carryin        LogicCell40_SEQ_MODE_0000      0             20433  -12003  RISE       1
count_RNO_0_20_LC_7_3_3/carryout       LogicCell40_SEQ_MODE_0000    278             20711  -12003  RISE       2
I__84/I                                InMux                          0             20711  -12003  RISE       1
I__84/O                                InMux                        662             21373  -12003  RISE       1
count_RNO_0_21_LC_7_3_4/in3            LogicCell40_SEQ_MODE_0000      0             21373  -12003  RISE       1
count_RNO_0_21_LC_7_3_4/lcout          LogicCell40_SEQ_MODE_0000    861             22234  -12003  RISE       1
I__144/I                               LocalMux                       0             22234  -12003  RISE       1
I__144/O                               LocalMux                    1099             23333  -12003  RISE       1
I__145/I                               InMux                          0             23333  -12003  RISE       1
I__145/O                               InMux                        662             23995  -12003  RISE       1
count_21_LC_8_3_0/in3                  LogicCell40_SEQ_MODE_1000      0             23995  -12003  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__221/I                                                                  ClkMux                          0              9599  RISE       1
I__221/O                                                                  ClkMux                        887             10486  RISE       1
count_21_LC_8_3_0/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_8_1_1/lcout
Path End         : count_20_LC_8_3_6/in3
Capture Clock    : count_20_LC_8_3_6/clk
Setup Constraint : 2235p
Path slack       : -11724p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                             -728
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11993

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                      11840
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          23717
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_1_LC_8_1_1/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_8_1_1/lcout                 LogicCell40_SEQ_MODE_1000   1391             11877  -12003  RISE       2
I__135/I                               LocalMux                       0             11877  -12003  RISE       1
I__135/O                               LocalMux                    1099             12976  -12003  RISE       1
I__137/I                               InMux                          0             12976  -12003  RISE       1
I__137/O                               InMux                        662             13638  -12003  RISE       1
un2_count_1_cry_1_c_LC_7_1_0/in1       LogicCell40_SEQ_MODE_0000      0             13638  -12003  RISE       1
un2_count_1_cry_1_c_LC_7_1_0/carryout  LogicCell40_SEQ_MODE_0000    675             14314  -12003  RISE       2
count_2_LC_7_1_1/carryin               LogicCell40_SEQ_MODE_1000      0             14314  -12003  RISE       1
count_2_LC_7_1_1/carryout              LogicCell40_SEQ_MODE_1000    278             14592  -12003  RISE       2
count_3_LC_7_1_2/carryin               LogicCell40_SEQ_MODE_1000      0             14592  -12003  RISE       1
count_3_LC_7_1_2/carryout              LogicCell40_SEQ_MODE_1000    278             14870  -12003  RISE       2
count_4_LC_7_1_3/carryin               LogicCell40_SEQ_MODE_1000      0             14870  -12003  RISE       1
count_4_LC_7_1_3/carryout              LogicCell40_SEQ_MODE_1000    278             15148  -12003  RISE       2
count_RNO_0_5_LC_7_1_4/carryin         LogicCell40_SEQ_MODE_0000      0             15148  -12003  RISE       1
count_RNO_0_5_LC_7_1_4/carryout        LogicCell40_SEQ_MODE_0000    278             15426  -12003  RISE       2
count_RNO_0_6_LC_7_1_5/carryin         LogicCell40_SEQ_MODE_0000      0             15426  -12003  RISE       1
count_RNO_0_6_LC_7_1_5/carryout        LogicCell40_SEQ_MODE_0000    278             15704  -12003  RISE       2
count_RNO_0_7_LC_7_1_6/carryin         LogicCell40_SEQ_MODE_0000      0             15704  -12003  RISE       1
count_RNO_0_7_LC_7_1_6/carryout        LogicCell40_SEQ_MODE_0000    278             15983  -12003  RISE       2
count_8_LC_7_1_7/carryin               LogicCell40_SEQ_MODE_1000      0             15983  -12003  RISE       1
count_8_LC_7_1_7/carryout              LogicCell40_SEQ_MODE_1000    278             16261  -12003  RISE       1
IN_MUX_bfv_7_2_0_/carryinitin          ICE_CARRY_IN_MUX               0             16261  -12003  RISE       1
IN_MUX_bfv_7_2_0_/carryinitout         ICE_CARRY_IN_MUX             556             16817  -12003  RISE       2
count_9_LC_7_2_0/carryin               LogicCell40_SEQ_MODE_1000      0             16817  -12003  RISE       1
count_9_LC_7_2_0/carryout              LogicCell40_SEQ_MODE_1000    278             17095  -12003  RISE       2
count_10_LC_7_2_1/carryin              LogicCell40_SEQ_MODE_1000      0             17095  -12003  RISE       1
count_10_LC_7_2_1/carryout             LogicCell40_SEQ_MODE_1000    278             17373  -12003  RISE       2
count_11_LC_7_2_2/carryin              LogicCell40_SEQ_MODE_1000      0             17373  -12003  RISE       1
count_11_LC_7_2_2/carryout             LogicCell40_SEQ_MODE_1000    278             17651  -12003  RISE       2
count_RNO_0_12_LC_7_2_3/carryin        LogicCell40_SEQ_MODE_0000      0             17651  -12003  RISE       1
count_RNO_0_12_LC_7_2_3/carryout       LogicCell40_SEQ_MODE_0000    278             17929  -12003  RISE       2
count_RNO_0_13_LC_7_2_4/carryin        LogicCell40_SEQ_MODE_0000      0             17929  -12003  RISE       1
count_RNO_0_13_LC_7_2_4/carryout       LogicCell40_SEQ_MODE_0000    278             18208  -12003  RISE       2
count_RNO_0_14_LC_7_2_5/carryin        LogicCell40_SEQ_MODE_0000      0             18208  -12003  RISE       1
count_RNO_0_14_LC_7_2_5/carryout       LogicCell40_SEQ_MODE_0000    278             18486  -12003  RISE       2
count_15_LC_7_2_6/carryin              LogicCell40_SEQ_MODE_1000      0             18486  -12003  RISE       1
count_15_LC_7_2_6/carryout             LogicCell40_SEQ_MODE_1000    278             18764  -12003  RISE       2
count_16_LC_7_2_7/carryin              LogicCell40_SEQ_MODE_1000      0             18764  -12003  RISE       1
count_16_LC_7_2_7/carryout             LogicCell40_SEQ_MODE_1000    278             19042  -12003  RISE       1
IN_MUX_bfv_7_3_0_/carryinitin          ICE_CARRY_IN_MUX               0             19042  -12003  RISE       1
IN_MUX_bfv_7_3_0_/carryinitout         ICE_CARRY_IN_MUX             556             19598  -12003  RISE       2
count_RNO_0_17_LC_7_3_0/carryin        LogicCell40_SEQ_MODE_0000      0             19598  -12003  RISE       1
count_RNO_0_17_LC_7_3_0/carryout       LogicCell40_SEQ_MODE_0000    278             19876  -12003  RISE       2
count_18_LC_7_3_1/carryin              LogicCell40_SEQ_MODE_1000      0             19876  -12003  RISE       1
count_18_LC_7_3_1/carryout             LogicCell40_SEQ_MODE_1000    278             20155  -12003  RISE       2
count_19_LC_7_3_2/carryin              LogicCell40_SEQ_MODE_1000      0             20155  -12003  RISE       1
count_19_LC_7_3_2/carryout             LogicCell40_SEQ_MODE_1000    278             20433  -12003  RISE       2
I__85/I                                InMux                          0             20433  -11725  RISE       1
I__85/O                                InMux                        662             21095  -11725  RISE       1
count_RNO_0_20_LC_7_3_3/in3            LogicCell40_SEQ_MODE_0000      0             21095  -11725  RISE       1
count_RNO_0_20_LC_7_3_3/lcout          LogicCell40_SEQ_MODE_0000    861             21956  -11725  RISE       1
I__282/I                               LocalMux                       0             21956  -11725  RISE       1
I__282/O                               LocalMux                    1099             23055  -11725  RISE       1
I__283/I                               InMux                          0             23055  -11725  RISE       1
I__283/O                               InMux                        662             23717  -11725  RISE       1
count_20_LC_8_3_6/in3                  LogicCell40_SEQ_MODE_1000      0             23717  -11725  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__221/I                                                                  ClkMux                          0              9599  RISE       1
I__221/O                                                                  ClkMux                        887             10486  RISE       1
count_20_LC_8_3_6/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_8_1_1/lcout
Path End         : count_17_LC_8_3_3/in2
Capture Clock    : count_17_LC_8_3_3/clk
Setup Constraint : 2235p
Path slack       : -11142p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                             -980
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11741

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                      11006
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          22883
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_1_LC_8_1_1/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_8_1_1/lcout                 LogicCell40_SEQ_MODE_1000   1391             11877  -12003  RISE       2
I__135/I                               LocalMux                       0             11877  -12003  RISE       1
I__135/O                               LocalMux                    1099             12976  -12003  RISE       1
I__137/I                               InMux                          0             12976  -12003  RISE       1
I__137/O                               InMux                        662             13638  -12003  RISE       1
un2_count_1_cry_1_c_LC_7_1_0/in1       LogicCell40_SEQ_MODE_0000      0             13638  -12003  RISE       1
un2_count_1_cry_1_c_LC_7_1_0/carryout  LogicCell40_SEQ_MODE_0000    675             14314  -12003  RISE       2
count_2_LC_7_1_1/carryin               LogicCell40_SEQ_MODE_1000      0             14314  -12003  RISE       1
count_2_LC_7_1_1/carryout              LogicCell40_SEQ_MODE_1000    278             14592  -12003  RISE       2
count_3_LC_7_1_2/carryin               LogicCell40_SEQ_MODE_1000      0             14592  -12003  RISE       1
count_3_LC_7_1_2/carryout              LogicCell40_SEQ_MODE_1000    278             14870  -12003  RISE       2
count_4_LC_7_1_3/carryin               LogicCell40_SEQ_MODE_1000      0             14870  -12003  RISE       1
count_4_LC_7_1_3/carryout              LogicCell40_SEQ_MODE_1000    278             15148  -12003  RISE       2
count_RNO_0_5_LC_7_1_4/carryin         LogicCell40_SEQ_MODE_0000      0             15148  -12003  RISE       1
count_RNO_0_5_LC_7_1_4/carryout        LogicCell40_SEQ_MODE_0000    278             15426  -12003  RISE       2
count_RNO_0_6_LC_7_1_5/carryin         LogicCell40_SEQ_MODE_0000      0             15426  -12003  RISE       1
count_RNO_0_6_LC_7_1_5/carryout        LogicCell40_SEQ_MODE_0000    278             15704  -12003  RISE       2
count_RNO_0_7_LC_7_1_6/carryin         LogicCell40_SEQ_MODE_0000      0             15704  -12003  RISE       1
count_RNO_0_7_LC_7_1_6/carryout        LogicCell40_SEQ_MODE_0000    278             15983  -12003  RISE       2
count_8_LC_7_1_7/carryin               LogicCell40_SEQ_MODE_1000      0             15983  -12003  RISE       1
count_8_LC_7_1_7/carryout              LogicCell40_SEQ_MODE_1000    278             16261  -12003  RISE       1
IN_MUX_bfv_7_2_0_/carryinitin          ICE_CARRY_IN_MUX               0             16261  -12003  RISE       1
IN_MUX_bfv_7_2_0_/carryinitout         ICE_CARRY_IN_MUX             556             16817  -12003  RISE       2
count_9_LC_7_2_0/carryin               LogicCell40_SEQ_MODE_1000      0             16817  -12003  RISE       1
count_9_LC_7_2_0/carryout              LogicCell40_SEQ_MODE_1000    278             17095  -12003  RISE       2
count_10_LC_7_2_1/carryin              LogicCell40_SEQ_MODE_1000      0             17095  -12003  RISE       1
count_10_LC_7_2_1/carryout             LogicCell40_SEQ_MODE_1000    278             17373  -12003  RISE       2
count_11_LC_7_2_2/carryin              LogicCell40_SEQ_MODE_1000      0             17373  -12003  RISE       1
count_11_LC_7_2_2/carryout             LogicCell40_SEQ_MODE_1000    278             17651  -12003  RISE       2
count_RNO_0_12_LC_7_2_3/carryin        LogicCell40_SEQ_MODE_0000      0             17651  -12003  RISE       1
count_RNO_0_12_LC_7_2_3/carryout       LogicCell40_SEQ_MODE_0000    278             17929  -12003  RISE       2
count_RNO_0_13_LC_7_2_4/carryin        LogicCell40_SEQ_MODE_0000      0             17929  -12003  RISE       1
count_RNO_0_13_LC_7_2_4/carryout       LogicCell40_SEQ_MODE_0000    278             18208  -12003  RISE       2
count_RNO_0_14_LC_7_2_5/carryin        LogicCell40_SEQ_MODE_0000      0             18208  -12003  RISE       1
count_RNO_0_14_LC_7_2_5/carryout       LogicCell40_SEQ_MODE_0000    278             18486  -12003  RISE       2
count_15_LC_7_2_6/carryin              LogicCell40_SEQ_MODE_1000      0             18486  -12003  RISE       1
count_15_LC_7_2_6/carryout             LogicCell40_SEQ_MODE_1000    278             18764  -12003  RISE       2
count_16_LC_7_2_7/carryin              LogicCell40_SEQ_MODE_1000      0             18764  -12003  RISE       1
count_16_LC_7_2_7/carryout             LogicCell40_SEQ_MODE_1000    278             19042  -12003  RISE       1
IN_MUX_bfv_7_3_0_/carryinitin          ICE_CARRY_IN_MUX               0             19042  -12003  RISE       1
IN_MUX_bfv_7_3_0_/carryinitout         ICE_CARRY_IN_MUX             556             19598  -12003  RISE       2
I__88/I                                InMux                          0             19598  -11142  RISE       1
I__88/O                                InMux                        662             20261  -11142  RISE       1
count_RNO_0_17_LC_7_3_0/in3            LogicCell40_SEQ_MODE_0000      0             20261  -11142  RISE       1
count_RNO_0_17_LC_7_3_0/lcout          LogicCell40_SEQ_MODE_0000    861             21121  -11142  RISE       1
I__141/I                               LocalMux                       0             21121  -11142  RISE       1
I__141/O                               LocalMux                    1099             22221  -11142  RISE       1
I__142/I                               InMux                          0             22221  -11142  RISE       1
I__142/O                               InMux                        662             22883  -11142  RISE       1
I__143/I                               CascadeMux                     0             22883  -11142  RISE       1
I__143/O                               CascadeMux                     0             22883  -11142  RISE       1
count_17_LC_8_3_3/in2                  LogicCell40_SEQ_MODE_1000      0             22883  -11142  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__221/I                                                                  ClkMux                          0              9599  RISE       1
I__221/O                                                                  ClkMux                        887             10486  RISE       1
count_17_LC_8_3_3/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_8_1_1/lcout
Path End         : count_13_LC_8_2_3/in1
Capture Clock    : count_13_LC_8_2_3/clk
Setup Constraint : 2235p
Path slack       : -10149p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                            -1060
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11661

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       9933
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          21810
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_1_LC_8_1_1/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_8_1_1/lcout                 LogicCell40_SEQ_MODE_1000   1391             11877  -12003  RISE       2
I__135/I                               LocalMux                       0             11877  -12003  RISE       1
I__135/O                               LocalMux                    1099             12976  -12003  RISE       1
I__137/I                               InMux                          0             12976  -12003  RISE       1
I__137/O                               InMux                        662             13638  -12003  RISE       1
un2_count_1_cry_1_c_LC_7_1_0/in1       LogicCell40_SEQ_MODE_0000      0             13638  -12003  RISE       1
un2_count_1_cry_1_c_LC_7_1_0/carryout  LogicCell40_SEQ_MODE_0000    675             14314  -12003  RISE       2
count_2_LC_7_1_1/carryin               LogicCell40_SEQ_MODE_1000      0             14314  -12003  RISE       1
count_2_LC_7_1_1/carryout              LogicCell40_SEQ_MODE_1000    278             14592  -12003  RISE       2
count_3_LC_7_1_2/carryin               LogicCell40_SEQ_MODE_1000      0             14592  -12003  RISE       1
count_3_LC_7_1_2/carryout              LogicCell40_SEQ_MODE_1000    278             14870  -12003  RISE       2
count_4_LC_7_1_3/carryin               LogicCell40_SEQ_MODE_1000      0             14870  -12003  RISE       1
count_4_LC_7_1_3/carryout              LogicCell40_SEQ_MODE_1000    278             15148  -12003  RISE       2
count_RNO_0_5_LC_7_1_4/carryin         LogicCell40_SEQ_MODE_0000      0             15148  -12003  RISE       1
count_RNO_0_5_LC_7_1_4/carryout        LogicCell40_SEQ_MODE_0000    278             15426  -12003  RISE       2
count_RNO_0_6_LC_7_1_5/carryin         LogicCell40_SEQ_MODE_0000      0             15426  -12003  RISE       1
count_RNO_0_6_LC_7_1_5/carryout        LogicCell40_SEQ_MODE_0000    278             15704  -12003  RISE       2
count_RNO_0_7_LC_7_1_6/carryin         LogicCell40_SEQ_MODE_0000      0             15704  -12003  RISE       1
count_RNO_0_7_LC_7_1_6/carryout        LogicCell40_SEQ_MODE_0000    278             15983  -12003  RISE       2
count_8_LC_7_1_7/carryin               LogicCell40_SEQ_MODE_1000      0             15983  -12003  RISE       1
count_8_LC_7_1_7/carryout              LogicCell40_SEQ_MODE_1000    278             16261  -12003  RISE       1
IN_MUX_bfv_7_2_0_/carryinitin          ICE_CARRY_IN_MUX               0             16261  -12003  RISE       1
IN_MUX_bfv_7_2_0_/carryinitout         ICE_CARRY_IN_MUX             556             16817  -12003  RISE       2
count_9_LC_7_2_0/carryin               LogicCell40_SEQ_MODE_1000      0             16817  -12003  RISE       1
count_9_LC_7_2_0/carryout              LogicCell40_SEQ_MODE_1000    278             17095  -12003  RISE       2
count_10_LC_7_2_1/carryin              LogicCell40_SEQ_MODE_1000      0             17095  -12003  RISE       1
count_10_LC_7_2_1/carryout             LogicCell40_SEQ_MODE_1000    278             17373  -12003  RISE       2
count_11_LC_7_2_2/carryin              LogicCell40_SEQ_MODE_1000      0             17373  -12003  RISE       1
count_11_LC_7_2_2/carryout             LogicCell40_SEQ_MODE_1000    278             17651  -12003  RISE       2
count_RNO_0_12_LC_7_2_3/carryin        LogicCell40_SEQ_MODE_0000      0             17651  -12003  RISE       1
count_RNO_0_12_LC_7_2_3/carryout       LogicCell40_SEQ_MODE_0000    278             17929  -12003  RISE       2
I__74/I                                InMux                          0             17929  -10149  RISE       1
I__74/O                                InMux                        662             18592  -10149  RISE       1
count_RNO_0_13_LC_7_2_4/in3            LogicCell40_SEQ_MODE_0000      0             18592  -10149  RISE       1
count_RNO_0_13_LC_7_2_4/lcout          LogicCell40_SEQ_MODE_0000    861             19453  -10149  RISE       1
I__167/I                               Odrv4                          0             19453  -10149  RISE       1
I__167/O                               Odrv4                        596             20049  -10149  RISE       1
I__168/I                               LocalMux                       0             20049  -10149  RISE       1
I__168/O                               LocalMux                    1099             21148  -10149  RISE       1
I__169/I                               InMux                          0             21148  -10149  RISE       1
I__169/O                               InMux                        662             21810  -10149  RISE       1
count_13_LC_8_2_3/in1                  LogicCell40_SEQ_MODE_1000      0             21810  -10149  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__219/I                                                                  ClkMux                          0              9599  RISE       1
I__219/O                                                                  ClkMux                        887             10486  RISE       1
count_13_LC_8_2_3/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_8_1_1/lcout
Path End         : count_14_LC_8_3_5/in1
Capture Clock    : count_14_LC_8_3_5/clk
Setup Constraint : 2235p
Path slack       : -9831p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                            -1060
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11661

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       9615
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          21492
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_1_LC_8_1_1/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_8_1_1/lcout                 LogicCell40_SEQ_MODE_1000   1391             11877  -12003  RISE       2
I__135/I                               LocalMux                       0             11877  -12003  RISE       1
I__135/O                               LocalMux                    1099             12976  -12003  RISE       1
I__137/I                               InMux                          0             12976  -12003  RISE       1
I__137/O                               InMux                        662             13638  -12003  RISE       1
un2_count_1_cry_1_c_LC_7_1_0/in1       LogicCell40_SEQ_MODE_0000      0             13638  -12003  RISE       1
un2_count_1_cry_1_c_LC_7_1_0/carryout  LogicCell40_SEQ_MODE_0000    675             14314  -12003  RISE       2
count_2_LC_7_1_1/carryin               LogicCell40_SEQ_MODE_1000      0             14314  -12003  RISE       1
count_2_LC_7_1_1/carryout              LogicCell40_SEQ_MODE_1000    278             14592  -12003  RISE       2
count_3_LC_7_1_2/carryin               LogicCell40_SEQ_MODE_1000      0             14592  -12003  RISE       1
count_3_LC_7_1_2/carryout              LogicCell40_SEQ_MODE_1000    278             14870  -12003  RISE       2
count_4_LC_7_1_3/carryin               LogicCell40_SEQ_MODE_1000      0             14870  -12003  RISE       1
count_4_LC_7_1_3/carryout              LogicCell40_SEQ_MODE_1000    278             15148  -12003  RISE       2
count_RNO_0_5_LC_7_1_4/carryin         LogicCell40_SEQ_MODE_0000      0             15148  -12003  RISE       1
count_RNO_0_5_LC_7_1_4/carryout        LogicCell40_SEQ_MODE_0000    278             15426  -12003  RISE       2
count_RNO_0_6_LC_7_1_5/carryin         LogicCell40_SEQ_MODE_0000      0             15426  -12003  RISE       1
count_RNO_0_6_LC_7_1_5/carryout        LogicCell40_SEQ_MODE_0000    278             15704  -12003  RISE       2
count_RNO_0_7_LC_7_1_6/carryin         LogicCell40_SEQ_MODE_0000      0             15704  -12003  RISE       1
count_RNO_0_7_LC_7_1_6/carryout        LogicCell40_SEQ_MODE_0000    278             15983  -12003  RISE       2
count_8_LC_7_1_7/carryin               LogicCell40_SEQ_MODE_1000      0             15983  -12003  RISE       1
count_8_LC_7_1_7/carryout              LogicCell40_SEQ_MODE_1000    278             16261  -12003  RISE       1
IN_MUX_bfv_7_2_0_/carryinitin          ICE_CARRY_IN_MUX               0             16261  -12003  RISE       1
IN_MUX_bfv_7_2_0_/carryinitout         ICE_CARRY_IN_MUX             556             16817  -12003  RISE       2
count_9_LC_7_2_0/carryin               LogicCell40_SEQ_MODE_1000      0             16817  -12003  RISE       1
count_9_LC_7_2_0/carryout              LogicCell40_SEQ_MODE_1000    278             17095  -12003  RISE       2
count_10_LC_7_2_1/carryin              LogicCell40_SEQ_MODE_1000      0             17095  -12003  RISE       1
count_10_LC_7_2_1/carryout             LogicCell40_SEQ_MODE_1000    278             17373  -12003  RISE       2
count_11_LC_7_2_2/carryin              LogicCell40_SEQ_MODE_1000      0             17373  -12003  RISE       1
count_11_LC_7_2_2/carryout             LogicCell40_SEQ_MODE_1000    278             17651  -12003  RISE       2
count_RNO_0_12_LC_7_2_3/carryin        LogicCell40_SEQ_MODE_0000      0             17651  -12003  RISE       1
count_RNO_0_12_LC_7_2_3/carryout       LogicCell40_SEQ_MODE_0000    278             17929  -12003  RISE       2
count_RNO_0_13_LC_7_2_4/carryin        LogicCell40_SEQ_MODE_0000      0             17929  -12003  RISE       1
count_RNO_0_13_LC_7_2_4/carryout       LogicCell40_SEQ_MODE_0000    278             18208  -12003  RISE       2
I__91/I                                InMux                          0             18208  -9831  RISE       1
I__91/O                                InMux                        662             18870  -9831  RISE       1
count_RNO_0_14_LC_7_2_5/in3            LogicCell40_SEQ_MODE_0000      0             18870  -9831  RISE       1
count_RNO_0_14_LC_7_2_5/lcout          LogicCell40_SEQ_MODE_0000    861             19731  -9831  RISE       1
I__302/I                               LocalMux                       0             19731  -9831  RISE       1
I__302/O                               LocalMux                    1099             20830  -9831  RISE       1
I__303/I                               InMux                          0             20830  -9831  RISE       1
I__303/O                               InMux                        662             21492  -9831  RISE       1
count_14_LC_8_3_5/in1                  LogicCell40_SEQ_MODE_1000      0             21492  -9831  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__221/I                                                                  ClkMux                          0              9599  RISE       1
I__221/O                                                                  ClkMux                        887             10486  RISE       1
count_14_LC_8_3_5/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_8_1_1/lcout
Path End         : count_22_LC_7_3_5/in3
Capture Clock    : count_22_LC_7_3_5/clk
Setup Constraint : 2235p
Path slack       : -9658p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                             -728
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11993

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       9774
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          21651
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_1_LC_8_1_1/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_8_1_1/lcout                 LogicCell40_SEQ_MODE_1000   1391             11877  -12003  RISE       2
I__135/I                               LocalMux                       0             11877  -12003  RISE       1
I__135/O                               LocalMux                    1099             12976  -12003  RISE       1
I__137/I                               InMux                          0             12976  -12003  RISE       1
I__137/O                               InMux                        662             13638  -12003  RISE       1
un2_count_1_cry_1_c_LC_7_1_0/in1       LogicCell40_SEQ_MODE_0000      0             13638  -12003  RISE       1
un2_count_1_cry_1_c_LC_7_1_0/carryout  LogicCell40_SEQ_MODE_0000    675             14314  -12003  RISE       2
count_2_LC_7_1_1/carryin               LogicCell40_SEQ_MODE_1000      0             14314  -12003  RISE       1
count_2_LC_7_1_1/carryout              LogicCell40_SEQ_MODE_1000    278             14592  -12003  RISE       2
count_3_LC_7_1_2/carryin               LogicCell40_SEQ_MODE_1000      0             14592  -12003  RISE       1
count_3_LC_7_1_2/carryout              LogicCell40_SEQ_MODE_1000    278             14870  -12003  RISE       2
count_4_LC_7_1_3/carryin               LogicCell40_SEQ_MODE_1000      0             14870  -12003  RISE       1
count_4_LC_7_1_3/carryout              LogicCell40_SEQ_MODE_1000    278             15148  -12003  RISE       2
count_RNO_0_5_LC_7_1_4/carryin         LogicCell40_SEQ_MODE_0000      0             15148  -12003  RISE       1
count_RNO_0_5_LC_7_1_4/carryout        LogicCell40_SEQ_MODE_0000    278             15426  -12003  RISE       2
count_RNO_0_6_LC_7_1_5/carryin         LogicCell40_SEQ_MODE_0000      0             15426  -12003  RISE       1
count_RNO_0_6_LC_7_1_5/carryout        LogicCell40_SEQ_MODE_0000    278             15704  -12003  RISE       2
count_RNO_0_7_LC_7_1_6/carryin         LogicCell40_SEQ_MODE_0000      0             15704  -12003  RISE       1
count_RNO_0_7_LC_7_1_6/carryout        LogicCell40_SEQ_MODE_0000    278             15983  -12003  RISE       2
count_8_LC_7_1_7/carryin               LogicCell40_SEQ_MODE_1000      0             15983  -12003  RISE       1
count_8_LC_7_1_7/carryout              LogicCell40_SEQ_MODE_1000    278             16261  -12003  RISE       1
IN_MUX_bfv_7_2_0_/carryinitin          ICE_CARRY_IN_MUX               0             16261  -12003  RISE       1
IN_MUX_bfv_7_2_0_/carryinitout         ICE_CARRY_IN_MUX             556             16817  -12003  RISE       2
count_9_LC_7_2_0/carryin               LogicCell40_SEQ_MODE_1000      0             16817  -12003  RISE       1
count_9_LC_7_2_0/carryout              LogicCell40_SEQ_MODE_1000    278             17095  -12003  RISE       2
count_10_LC_7_2_1/carryin              LogicCell40_SEQ_MODE_1000      0             17095  -12003  RISE       1
count_10_LC_7_2_1/carryout             LogicCell40_SEQ_MODE_1000    278             17373  -12003  RISE       2
count_11_LC_7_2_2/carryin              LogicCell40_SEQ_MODE_1000      0             17373  -12003  RISE       1
count_11_LC_7_2_2/carryout             LogicCell40_SEQ_MODE_1000    278             17651  -12003  RISE       2
count_RNO_0_12_LC_7_2_3/carryin        LogicCell40_SEQ_MODE_0000      0             17651  -12003  RISE       1
count_RNO_0_12_LC_7_2_3/carryout       LogicCell40_SEQ_MODE_0000    278             17929  -12003  RISE       2
count_RNO_0_13_LC_7_2_4/carryin        LogicCell40_SEQ_MODE_0000      0             17929  -12003  RISE       1
count_RNO_0_13_LC_7_2_4/carryout       LogicCell40_SEQ_MODE_0000    278             18208  -12003  RISE       2
count_RNO_0_14_LC_7_2_5/carryin        LogicCell40_SEQ_MODE_0000      0             18208  -12003  RISE       1
count_RNO_0_14_LC_7_2_5/carryout       LogicCell40_SEQ_MODE_0000    278             18486  -12003  RISE       2
count_15_LC_7_2_6/carryin              LogicCell40_SEQ_MODE_1000      0             18486  -12003  RISE       1
count_15_LC_7_2_6/carryout             LogicCell40_SEQ_MODE_1000    278             18764  -12003  RISE       2
count_16_LC_7_2_7/carryin              LogicCell40_SEQ_MODE_1000      0             18764  -12003  RISE       1
count_16_LC_7_2_7/carryout             LogicCell40_SEQ_MODE_1000    278             19042  -12003  RISE       1
IN_MUX_bfv_7_3_0_/carryinitin          ICE_CARRY_IN_MUX               0             19042  -12003  RISE       1
IN_MUX_bfv_7_3_0_/carryinitout         ICE_CARRY_IN_MUX             556             19598  -12003  RISE       2
count_RNO_0_17_LC_7_3_0/carryin        LogicCell40_SEQ_MODE_0000      0             19598  -12003  RISE       1
count_RNO_0_17_LC_7_3_0/carryout       LogicCell40_SEQ_MODE_0000    278             19876  -12003  RISE       2
count_18_LC_7_3_1/carryin              LogicCell40_SEQ_MODE_1000      0             19876  -12003  RISE       1
count_18_LC_7_3_1/carryout             LogicCell40_SEQ_MODE_1000    278             20155  -12003  RISE       2
count_19_LC_7_3_2/carryin              LogicCell40_SEQ_MODE_1000      0             20155  -12003  RISE       1
count_19_LC_7_3_2/carryout             LogicCell40_SEQ_MODE_1000    278             20433  -12003  RISE       2
count_RNO_0_20_LC_7_3_3/carryin        LogicCell40_SEQ_MODE_0000      0             20433  -12003  RISE       1
count_RNO_0_20_LC_7_3_3/carryout       LogicCell40_SEQ_MODE_0000    278             20711  -12003  RISE       2
count_RNO_0_21_LC_7_3_4/carryin        LogicCell40_SEQ_MODE_0000      0             20711  -9659  RISE       1
count_RNO_0_21_LC_7_3_4/carryout       LogicCell40_SEQ_MODE_0000    278             20989  -9659  RISE       1
I__83/I                                InMux                          0             20989  -9659  RISE       1
I__83/O                                InMux                        662             21651  -9659  RISE       1
count_22_LC_7_3_5/in3                  LogicCell40_SEQ_MODE_1000      0             21651  -9659  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_22_LC_7_3_5/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_8_1_1/lcout
Path End         : count_12_LC_8_2_6/in1
Capture Clock    : count_12_LC_8_2_6/clk
Setup Constraint : 2235p
Path slack       : -9275p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                            -1060
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11661

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       9059
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          20936
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_1_LC_8_1_1/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_8_1_1/lcout                 LogicCell40_SEQ_MODE_1000   1391             11877  -12003  RISE       2
I__135/I                               LocalMux                       0             11877  -12003  RISE       1
I__135/O                               LocalMux                    1099             12976  -12003  RISE       1
I__137/I                               InMux                          0             12976  -12003  RISE       1
I__137/O                               InMux                        662             13638  -12003  RISE       1
un2_count_1_cry_1_c_LC_7_1_0/in1       LogicCell40_SEQ_MODE_0000      0             13638  -12003  RISE       1
un2_count_1_cry_1_c_LC_7_1_0/carryout  LogicCell40_SEQ_MODE_0000    675             14314  -12003  RISE       2
count_2_LC_7_1_1/carryin               LogicCell40_SEQ_MODE_1000      0             14314  -12003  RISE       1
count_2_LC_7_1_1/carryout              LogicCell40_SEQ_MODE_1000    278             14592  -12003  RISE       2
count_3_LC_7_1_2/carryin               LogicCell40_SEQ_MODE_1000      0             14592  -12003  RISE       1
count_3_LC_7_1_2/carryout              LogicCell40_SEQ_MODE_1000    278             14870  -12003  RISE       2
count_4_LC_7_1_3/carryin               LogicCell40_SEQ_MODE_1000      0             14870  -12003  RISE       1
count_4_LC_7_1_3/carryout              LogicCell40_SEQ_MODE_1000    278             15148  -12003  RISE       2
count_RNO_0_5_LC_7_1_4/carryin         LogicCell40_SEQ_MODE_0000      0             15148  -12003  RISE       1
count_RNO_0_5_LC_7_1_4/carryout        LogicCell40_SEQ_MODE_0000    278             15426  -12003  RISE       2
count_RNO_0_6_LC_7_1_5/carryin         LogicCell40_SEQ_MODE_0000      0             15426  -12003  RISE       1
count_RNO_0_6_LC_7_1_5/carryout        LogicCell40_SEQ_MODE_0000    278             15704  -12003  RISE       2
count_RNO_0_7_LC_7_1_6/carryin         LogicCell40_SEQ_MODE_0000      0             15704  -12003  RISE       1
count_RNO_0_7_LC_7_1_6/carryout        LogicCell40_SEQ_MODE_0000    278             15983  -12003  RISE       2
count_8_LC_7_1_7/carryin               LogicCell40_SEQ_MODE_1000      0             15983  -12003  RISE       1
count_8_LC_7_1_7/carryout              LogicCell40_SEQ_MODE_1000    278             16261  -12003  RISE       1
IN_MUX_bfv_7_2_0_/carryinitin          ICE_CARRY_IN_MUX               0             16261  -12003  RISE       1
IN_MUX_bfv_7_2_0_/carryinitout         ICE_CARRY_IN_MUX             556             16817  -12003  RISE       2
count_9_LC_7_2_0/carryin               LogicCell40_SEQ_MODE_1000      0             16817  -12003  RISE       1
count_9_LC_7_2_0/carryout              LogicCell40_SEQ_MODE_1000    278             17095  -12003  RISE       2
count_10_LC_7_2_1/carryin              LogicCell40_SEQ_MODE_1000      0             17095  -12003  RISE       1
count_10_LC_7_2_1/carryout             LogicCell40_SEQ_MODE_1000    278             17373  -12003  RISE       2
count_11_LC_7_2_2/carryin              LogicCell40_SEQ_MODE_1000      0             17373  -12003  RISE       1
count_11_LC_7_2_2/carryout             LogicCell40_SEQ_MODE_1000    278             17651  -12003  RISE       2
I__75/I                                InMux                          0             17651  -9275  RISE       1
I__75/O                                InMux                        662             18314  -9275  RISE       1
count_RNO_0_12_LC_7_2_3/in3            LogicCell40_SEQ_MODE_0000      0             18314  -9275  RISE       1
count_RNO_0_12_LC_7_2_3/lcout          LogicCell40_SEQ_MODE_0000    861             19174  -9275  RISE       1
I__160/I                               LocalMux                       0             19174  -9275  RISE       1
I__160/O                               LocalMux                    1099             20274  -9275  RISE       1
I__161/I                               InMux                          0             20274  -9275  RISE       1
I__161/O                               InMux                        662             20936  -9275  RISE       1
count_12_LC_8_2_6/in1                  LogicCell40_SEQ_MODE_1000      0             20936  -9275  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__219/I                                                                  ClkMux                          0              9599  RISE       1
I__219/O                                                                  ClkMux                        887             10486  RISE       1
count_12_LC_8_2_6/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_8_1_1/lcout
Path End         : count_19_LC_7_3_2/in3
Capture Clock    : count_19_LC_7_3_2/clk
Setup Constraint : 2235p
Path slack       : -8824p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                             -728
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11993

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       8940
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          20817
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_1_LC_8_1_1/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_8_1_1/lcout                 LogicCell40_SEQ_MODE_1000   1391             11877  -12003  RISE       2
I__135/I                               LocalMux                       0             11877  -12003  RISE       1
I__135/O                               LocalMux                    1099             12976  -12003  RISE       1
I__137/I                               InMux                          0             12976  -12003  RISE       1
I__137/O                               InMux                        662             13638  -12003  RISE       1
un2_count_1_cry_1_c_LC_7_1_0/in1       LogicCell40_SEQ_MODE_0000      0             13638  -12003  RISE       1
un2_count_1_cry_1_c_LC_7_1_0/carryout  LogicCell40_SEQ_MODE_0000    675             14314  -12003  RISE       2
count_2_LC_7_1_1/carryin               LogicCell40_SEQ_MODE_1000      0             14314  -12003  RISE       1
count_2_LC_7_1_1/carryout              LogicCell40_SEQ_MODE_1000    278             14592  -12003  RISE       2
count_3_LC_7_1_2/carryin               LogicCell40_SEQ_MODE_1000      0             14592  -12003  RISE       1
count_3_LC_7_1_2/carryout              LogicCell40_SEQ_MODE_1000    278             14870  -12003  RISE       2
count_4_LC_7_1_3/carryin               LogicCell40_SEQ_MODE_1000      0             14870  -12003  RISE       1
count_4_LC_7_1_3/carryout              LogicCell40_SEQ_MODE_1000    278             15148  -12003  RISE       2
count_RNO_0_5_LC_7_1_4/carryin         LogicCell40_SEQ_MODE_0000      0             15148  -12003  RISE       1
count_RNO_0_5_LC_7_1_4/carryout        LogicCell40_SEQ_MODE_0000    278             15426  -12003  RISE       2
count_RNO_0_6_LC_7_1_5/carryin         LogicCell40_SEQ_MODE_0000      0             15426  -12003  RISE       1
count_RNO_0_6_LC_7_1_5/carryout        LogicCell40_SEQ_MODE_0000    278             15704  -12003  RISE       2
count_RNO_0_7_LC_7_1_6/carryin         LogicCell40_SEQ_MODE_0000      0             15704  -12003  RISE       1
count_RNO_0_7_LC_7_1_6/carryout        LogicCell40_SEQ_MODE_0000    278             15983  -12003  RISE       2
count_8_LC_7_1_7/carryin               LogicCell40_SEQ_MODE_1000      0             15983  -12003  RISE       1
count_8_LC_7_1_7/carryout              LogicCell40_SEQ_MODE_1000    278             16261  -12003  RISE       1
IN_MUX_bfv_7_2_0_/carryinitin          ICE_CARRY_IN_MUX               0             16261  -12003  RISE       1
IN_MUX_bfv_7_2_0_/carryinitout         ICE_CARRY_IN_MUX             556             16817  -12003  RISE       2
count_9_LC_7_2_0/carryin               LogicCell40_SEQ_MODE_1000      0             16817  -12003  RISE       1
count_9_LC_7_2_0/carryout              LogicCell40_SEQ_MODE_1000    278             17095  -12003  RISE       2
count_10_LC_7_2_1/carryin              LogicCell40_SEQ_MODE_1000      0             17095  -12003  RISE       1
count_10_LC_7_2_1/carryout             LogicCell40_SEQ_MODE_1000    278             17373  -12003  RISE       2
count_11_LC_7_2_2/carryin              LogicCell40_SEQ_MODE_1000      0             17373  -12003  RISE       1
count_11_LC_7_2_2/carryout             LogicCell40_SEQ_MODE_1000    278             17651  -12003  RISE       2
count_RNO_0_12_LC_7_2_3/carryin        LogicCell40_SEQ_MODE_0000      0             17651  -12003  RISE       1
count_RNO_0_12_LC_7_2_3/carryout       LogicCell40_SEQ_MODE_0000    278             17929  -12003  RISE       2
count_RNO_0_13_LC_7_2_4/carryin        LogicCell40_SEQ_MODE_0000      0             17929  -12003  RISE       1
count_RNO_0_13_LC_7_2_4/carryout       LogicCell40_SEQ_MODE_0000    278             18208  -12003  RISE       2
count_RNO_0_14_LC_7_2_5/carryin        LogicCell40_SEQ_MODE_0000      0             18208  -12003  RISE       1
count_RNO_0_14_LC_7_2_5/carryout       LogicCell40_SEQ_MODE_0000    278             18486  -12003  RISE       2
count_15_LC_7_2_6/carryin              LogicCell40_SEQ_MODE_1000      0             18486  -12003  RISE       1
count_15_LC_7_2_6/carryout             LogicCell40_SEQ_MODE_1000    278             18764  -12003  RISE       2
count_16_LC_7_2_7/carryin              LogicCell40_SEQ_MODE_1000      0             18764  -12003  RISE       1
count_16_LC_7_2_7/carryout             LogicCell40_SEQ_MODE_1000    278             19042  -12003  RISE       1
IN_MUX_bfv_7_3_0_/carryinitin          ICE_CARRY_IN_MUX               0             19042  -12003  RISE       1
IN_MUX_bfv_7_3_0_/carryinitout         ICE_CARRY_IN_MUX             556             19598  -12003  RISE       2
count_RNO_0_17_LC_7_3_0/carryin        LogicCell40_SEQ_MODE_0000      0             19598  -12003  RISE       1
count_RNO_0_17_LC_7_3_0/carryout       LogicCell40_SEQ_MODE_0000    278             19876  -12003  RISE       2
count_18_LC_7_3_1/carryin              LogicCell40_SEQ_MODE_1000      0             19876  -12003  RISE       1
count_18_LC_7_3_1/carryout             LogicCell40_SEQ_MODE_1000    278             20155  -12003  RISE       2
I__86/I                                InMux                          0             20155  -8824  RISE       1
I__86/O                                InMux                        662             20817  -8824  RISE       1
count_19_LC_7_3_2/in3                  LogicCell40_SEQ_MODE_1000      0             20817  -8824  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_19_LC_7_3_2/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_22_LC_7_3_5/lcout
Path End         : count_14_LC_8_3_5/in0
Capture Clock    : count_14_LC_8_3_5/clk
Setup Constraint : 2235p
Path slack       : -8692p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                            -1232
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11489

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       8304
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          20181
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_22_LC_7_3_5/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_22_LC_7_3_5/lcout           LogicCell40_SEQ_MODE_1000   1391             11877  -8692  RISE       2
I__278/I                          LocalMux                       0             11877  -8692  RISE       1
I__278/O                          LocalMux                    1099             12976  -8692  RISE       1
I__280/I                          InMux                          0             12976  -8692  RISE       1
I__280/O                          InMux                        662             13638  -8692  RISE       1
count_RNICVG41_22_LC_8_3_7/in0    LogicCell40_SEQ_MODE_0000      0             13638  -8692  RISE       1
count_RNICVG41_22_LC_8_3_7/lcout  LogicCell40_SEQ_MODE_0000   1245             14883  -8692  RISE       2
I__267/I                          LocalMux                       0             14883  -8692  RISE       1
I__267/O                          LocalMux                    1099             15983  -8692  RISE       1
I__269/I                          InMux                          0             15983  -8692  RISE       1
I__269/O                          InMux                        662             16645  -8692  RISE       1
count_RNIAEV82_17_LC_8_2_2/in1    LogicCell40_SEQ_MODE_0000      0             16645  -8692  RISE       1
count_RNIAEV82_17_LC_8_2_2/lcout  LogicCell40_SEQ_MODE_0000   1179             17824  -8692  RISE      10
I__243/I                          Odrv4                          0             17824  -8692  RISE       1
I__243/O                          Odrv4                        596             18420  -8692  RISE       1
I__247/I                          LocalMux                       0             18420  -8692  RISE       1
I__247/O                          LocalMux                    1099             19519  -8692  RISE       1
I__254/I                          InMux                          0             19519  -8692  RISE       1
I__254/O                          InMux                        662             20181  -8692  RISE       1
count_14_LC_8_3_5/in0             LogicCell40_SEQ_MODE_1000      0             20181  -8692  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__221/I                                                                  ClkMux                          0              9599  RISE       1
I__221/O                                                                  ClkMux                        887             10486  RISE       1
count_14_LC_8_3_5/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_22_LC_7_3_5/lcout
Path End         : count_17_LC_8_3_3/in0
Capture Clock    : count_17_LC_8_3_3/clk
Setup Constraint : 2235p
Path slack       : -8692p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                            -1232
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11489

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       8304
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          20181
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_22_LC_7_3_5/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_22_LC_7_3_5/lcout           LogicCell40_SEQ_MODE_1000   1391             11877  -8692  RISE       2
I__278/I                          LocalMux                       0             11877  -8692  RISE       1
I__278/O                          LocalMux                    1099             12976  -8692  RISE       1
I__280/I                          InMux                          0             12976  -8692  RISE       1
I__280/O                          InMux                        662             13638  -8692  RISE       1
count_RNICVG41_22_LC_8_3_7/in0    LogicCell40_SEQ_MODE_0000      0             13638  -8692  RISE       1
count_RNICVG41_22_LC_8_3_7/lcout  LogicCell40_SEQ_MODE_0000   1245             14883  -8692  RISE       2
I__267/I                          LocalMux                       0             14883  -8692  RISE       1
I__267/O                          LocalMux                    1099             15983  -8692  RISE       1
I__269/I                          InMux                          0             15983  -8692  RISE       1
I__269/O                          InMux                        662             16645  -8692  RISE       1
count_RNIAEV82_17_LC_8_2_2/in1    LogicCell40_SEQ_MODE_0000      0             16645  -8692  RISE       1
count_RNIAEV82_17_LC_8_2_2/lcout  LogicCell40_SEQ_MODE_0000   1179             17824  -8692  RISE      10
I__243/I                          Odrv4                          0             17824  -8692  RISE       1
I__243/O                          Odrv4                        596             18420  -8692  RISE       1
I__247/I                          LocalMux                       0             18420  -8692  RISE       1
I__247/O                          LocalMux                    1099             19519  -8692  RISE       1
I__255/I                          InMux                          0             19519  -8692  RISE       1
I__255/O                          InMux                        662             20181  -8692  RISE       1
count_17_LC_8_3_3/in0             LogicCell40_SEQ_MODE_1000      0             20181  -8692  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__221/I                                                                  ClkMux                          0              9599  RISE       1
I__221/O                                                                  ClkMux                        887             10486  RISE       1
count_17_LC_8_3_3/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_18_LC_7_3_1/lcout
Path End         : count_22_LC_7_3_5/in0
Capture Clock    : count_22_LC_7_3_5/clk
Setup Constraint : 2235p
Path slack       : -8639p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                            -1232
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11489

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       8251
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          20128
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_18_LC_7_3_1/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_18_LC_7_3_1/lcout          LogicCell40_SEQ_MODE_1000   1391             11877  -8639  RISE       4
I__311/I                         LocalMux                       0             11877  -8639  RISE       1
I__311/O                         LocalMux                    1099             12976  -8639  RISE       1
I__314/I                         InMux                          0             12976  -8639  RISE       1
I__314/O                         InMux                        662             13638  -8639  RISE       1
I__318/I                         CascadeMux                     0             13638  -8639  RISE       1
I__318/O                         CascadeMux                     0             13638  -8639  RISE       1
count_RNILL9O_18_LC_8_3_4/in2    LogicCell40_SEQ_MODE_0000      0             13638  -8639  RISE       1
count_RNILL9O_18_LC_8_3_4/lcout  LogicCell40_SEQ_MODE_0000   1179             14817  -8639  RISE       6
I__293/I                         LocalMux                       0             14817  -8639  RISE       1
I__293/O                         LocalMux                    1099             15916  -8639  RISE       1
I__295/I                         InMux                          0             15916  -8639  RISE       1
I__295/O                         InMux                        662             16579  -8639  RISE       1
count_RNO_1_22_LC_8_2_0/in3      LogicCell40_SEQ_MODE_0000      0             16579  -8639  RISE       1
count_RNO_1_22_LC_8_2_0/ltout    LogicCell40_SEQ_MODE_0000    609             17188  -8639  FALL       1
I__172/I                         CascadeMux                     0             17188  -8639  FALL       1
I__172/O                         CascadeMux                     0             17188  -8639  FALL       1
count_RNO_0_22_LC_8_2_1/in2      LogicCell40_SEQ_MODE_0000      0             17188  -8639  FALL       1
count_RNO_0_22_LC_8_2_1/lcout    LogicCell40_SEQ_MODE_0000   1179             18367  -8639  RISE       1
I__170/I                         LocalMux                       0             18367  -8639  RISE       1
I__170/O                         LocalMux                    1099             19466  -8639  RISE       1
I__171/I                         InMux                          0             19466  -8639  RISE       1
I__171/O                         InMux                        662             20128  -8639  RISE       1
count_22_LC_7_3_5/in0            LogicCell40_SEQ_MODE_1000      0             20128  -8639  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_22_LC_7_3_5/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_8_1_1/lcout
Path End         : count_18_LC_7_3_1/in3
Capture Clock    : count_18_LC_7_3_1/clk
Setup Constraint : 2235p
Path slack       : -8546p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                             -728
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11993

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       8662
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          20539
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_1_LC_8_1_1/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_8_1_1/lcout                 LogicCell40_SEQ_MODE_1000   1391             11877  -12003  RISE       2
I__135/I                               LocalMux                       0             11877  -12003  RISE       1
I__135/O                               LocalMux                    1099             12976  -12003  RISE       1
I__137/I                               InMux                          0             12976  -12003  RISE       1
I__137/O                               InMux                        662             13638  -12003  RISE       1
un2_count_1_cry_1_c_LC_7_1_0/in1       LogicCell40_SEQ_MODE_0000      0             13638  -12003  RISE       1
un2_count_1_cry_1_c_LC_7_1_0/carryout  LogicCell40_SEQ_MODE_0000    675             14314  -12003  RISE       2
count_2_LC_7_1_1/carryin               LogicCell40_SEQ_MODE_1000      0             14314  -12003  RISE       1
count_2_LC_7_1_1/carryout              LogicCell40_SEQ_MODE_1000    278             14592  -12003  RISE       2
count_3_LC_7_1_2/carryin               LogicCell40_SEQ_MODE_1000      0             14592  -12003  RISE       1
count_3_LC_7_1_2/carryout              LogicCell40_SEQ_MODE_1000    278             14870  -12003  RISE       2
count_4_LC_7_1_3/carryin               LogicCell40_SEQ_MODE_1000      0             14870  -12003  RISE       1
count_4_LC_7_1_3/carryout              LogicCell40_SEQ_MODE_1000    278             15148  -12003  RISE       2
count_RNO_0_5_LC_7_1_4/carryin         LogicCell40_SEQ_MODE_0000      0             15148  -12003  RISE       1
count_RNO_0_5_LC_7_1_4/carryout        LogicCell40_SEQ_MODE_0000    278             15426  -12003  RISE       2
count_RNO_0_6_LC_7_1_5/carryin         LogicCell40_SEQ_MODE_0000      0             15426  -12003  RISE       1
count_RNO_0_6_LC_7_1_5/carryout        LogicCell40_SEQ_MODE_0000    278             15704  -12003  RISE       2
count_RNO_0_7_LC_7_1_6/carryin         LogicCell40_SEQ_MODE_0000      0             15704  -12003  RISE       1
count_RNO_0_7_LC_7_1_6/carryout        LogicCell40_SEQ_MODE_0000    278             15983  -12003  RISE       2
count_8_LC_7_1_7/carryin               LogicCell40_SEQ_MODE_1000      0             15983  -12003  RISE       1
count_8_LC_7_1_7/carryout              LogicCell40_SEQ_MODE_1000    278             16261  -12003  RISE       1
IN_MUX_bfv_7_2_0_/carryinitin          ICE_CARRY_IN_MUX               0             16261  -12003  RISE       1
IN_MUX_bfv_7_2_0_/carryinitout         ICE_CARRY_IN_MUX             556             16817  -12003  RISE       2
count_9_LC_7_2_0/carryin               LogicCell40_SEQ_MODE_1000      0             16817  -12003  RISE       1
count_9_LC_7_2_0/carryout              LogicCell40_SEQ_MODE_1000    278             17095  -12003  RISE       2
count_10_LC_7_2_1/carryin              LogicCell40_SEQ_MODE_1000      0             17095  -12003  RISE       1
count_10_LC_7_2_1/carryout             LogicCell40_SEQ_MODE_1000    278             17373  -12003  RISE       2
count_11_LC_7_2_2/carryin              LogicCell40_SEQ_MODE_1000      0             17373  -12003  RISE       1
count_11_LC_7_2_2/carryout             LogicCell40_SEQ_MODE_1000    278             17651  -12003  RISE       2
count_RNO_0_12_LC_7_2_3/carryin        LogicCell40_SEQ_MODE_0000      0             17651  -12003  RISE       1
count_RNO_0_12_LC_7_2_3/carryout       LogicCell40_SEQ_MODE_0000    278             17929  -12003  RISE       2
count_RNO_0_13_LC_7_2_4/carryin        LogicCell40_SEQ_MODE_0000      0             17929  -12003  RISE       1
count_RNO_0_13_LC_7_2_4/carryout       LogicCell40_SEQ_MODE_0000    278             18208  -12003  RISE       2
count_RNO_0_14_LC_7_2_5/carryin        LogicCell40_SEQ_MODE_0000      0             18208  -12003  RISE       1
count_RNO_0_14_LC_7_2_5/carryout       LogicCell40_SEQ_MODE_0000    278             18486  -12003  RISE       2
count_15_LC_7_2_6/carryin              LogicCell40_SEQ_MODE_1000      0             18486  -12003  RISE       1
count_15_LC_7_2_6/carryout             LogicCell40_SEQ_MODE_1000    278             18764  -12003  RISE       2
count_16_LC_7_2_7/carryin              LogicCell40_SEQ_MODE_1000      0             18764  -12003  RISE       1
count_16_LC_7_2_7/carryout             LogicCell40_SEQ_MODE_1000    278             19042  -12003  RISE       1
IN_MUX_bfv_7_3_0_/carryinitin          ICE_CARRY_IN_MUX               0             19042  -12003  RISE       1
IN_MUX_bfv_7_3_0_/carryinitout         ICE_CARRY_IN_MUX             556             19598  -12003  RISE       2
count_RNO_0_17_LC_7_3_0/carryin        LogicCell40_SEQ_MODE_0000      0             19598  -12003  RISE       1
count_RNO_0_17_LC_7_3_0/carryout       LogicCell40_SEQ_MODE_0000    278             19876  -12003  RISE       2
I__87/I                                InMux                          0             19876  -8546  RISE       1
I__87/O                                InMux                        662             20539  -8546  RISE       1
count_18_LC_7_3_1/in3                  LogicCell40_SEQ_MODE_1000      0             20539  -8546  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_18_LC_7_3_1/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_22_LC_7_3_5/lcout
Path End         : count_20_LC_8_3_6/in1
Capture Clock    : count_20_LC_8_3_6/clk
Setup Constraint : 2235p
Path slack       : -8520p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                            -1060
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11661

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       8304
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          20181
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_22_LC_7_3_5/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_22_LC_7_3_5/lcout           LogicCell40_SEQ_MODE_1000   1391             11877  -8692  RISE       2
I__278/I                          LocalMux                       0             11877  -8692  RISE       1
I__278/O                          LocalMux                    1099             12976  -8692  RISE       1
I__280/I                          InMux                          0             12976  -8692  RISE       1
I__280/O                          InMux                        662             13638  -8692  RISE       1
count_RNICVG41_22_LC_8_3_7/in0    LogicCell40_SEQ_MODE_0000      0             13638  -8692  RISE       1
count_RNICVG41_22_LC_8_3_7/lcout  LogicCell40_SEQ_MODE_0000   1245             14883  -8692  RISE       2
I__267/I                          LocalMux                       0             14883  -8692  RISE       1
I__267/O                          LocalMux                    1099             15983  -8692  RISE       1
I__269/I                          InMux                          0             15983  -8692  RISE       1
I__269/O                          InMux                        662             16645  -8692  RISE       1
count_RNIAEV82_17_LC_8_2_2/in1    LogicCell40_SEQ_MODE_0000      0             16645  -8692  RISE       1
count_RNIAEV82_17_LC_8_2_2/lcout  LogicCell40_SEQ_MODE_0000   1179             17824  -8692  RISE      10
I__243/I                          Odrv4                          0             17824  -8692  RISE       1
I__243/O                          Odrv4                        596             18420  -8692  RISE       1
I__247/I                          LocalMux                       0             18420  -8692  RISE       1
I__247/O                          LocalMux                    1099             19519  -8692  RISE       1
I__256/I                          InMux                          0             19519  -8520  RISE       1
I__256/O                          InMux                        662             20181  -8520  RISE       1
count_20_LC_8_3_6/in1             LogicCell40_SEQ_MODE_1000      0             20181  -8520  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__221/I                                                                  ClkMux                          0              9599  RISE       1
I__221/O                                                                  ClkMux                        887             10486  RISE       1
count_20_LC_8_3_6/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_22_LC_7_3_5/lcout
Path End         : count_21_LC_8_3_0/in1
Capture Clock    : count_21_LC_8_3_0/clk
Setup Constraint : 2235p
Path slack       : -8520p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                            -1060
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11661

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       8304
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          20181
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_22_LC_7_3_5/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_22_LC_7_3_5/lcout           LogicCell40_SEQ_MODE_1000   1391             11877  -8692  RISE       2
I__278/I                          LocalMux                       0             11877  -8692  RISE       1
I__278/O                          LocalMux                    1099             12976  -8692  RISE       1
I__280/I                          InMux                          0             12976  -8692  RISE       1
I__280/O                          InMux                        662             13638  -8692  RISE       1
count_RNICVG41_22_LC_8_3_7/in0    LogicCell40_SEQ_MODE_0000      0             13638  -8692  RISE       1
count_RNICVG41_22_LC_8_3_7/lcout  LogicCell40_SEQ_MODE_0000   1245             14883  -8692  RISE       2
I__267/I                          LocalMux                       0             14883  -8692  RISE       1
I__267/O                          LocalMux                    1099             15983  -8692  RISE       1
I__269/I                          InMux                          0             15983  -8692  RISE       1
I__269/O                          InMux                        662             16645  -8692  RISE       1
count_RNIAEV82_17_LC_8_2_2/in1    LogicCell40_SEQ_MODE_0000      0             16645  -8692  RISE       1
count_RNIAEV82_17_LC_8_2_2/lcout  LogicCell40_SEQ_MODE_0000   1179             17824  -8692  RISE      10
I__243/I                          Odrv4                          0             17824  -8692  RISE       1
I__243/O                          Odrv4                        596             18420  -8692  RISE       1
I__247/I                          LocalMux                       0             18420  -8692  RISE       1
I__247/O                          LocalMux                    1099             19519  -8692  RISE       1
I__257/I                          InMux                          0             19519  -8520  RISE       1
I__257/O                          InMux                        662             20181  -8520  RISE       1
count_21_LC_8_3_0/in1             LogicCell40_SEQ_MODE_1000      0             20181  -8520  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__221/I                                                                  ClkMux                          0              9599  RISE       1
I__221/O                                                                  ClkMux                        887             10486  RISE       1
count_21_LC_8_3_0/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_9_LC_7_2_0/lcout
Path End         : count_17_LC_8_3_3/in1
Capture Clock    : count_17_LC_8_3_3/clk
Setup Constraint : 2235p
Path slack       : -8441p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                            -1060
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11661

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       8225
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          20102
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__220/I                                                                  ClkMux                          0              9599  RISE       1
I__220/O                                                                  ClkMux                        887             10486  RISE       1
count_9_LC_7_2_0/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_9_LC_7_2_0/lcout            LogicCell40_SEQ_MODE_1000   1391             11877  -9222  RISE       2
I__130/I                          LocalMux                       0             11877  -8612  RISE       1
I__130/O                          LocalMux                    1099             12976  -8612  RISE       1
I__132/I                          InMux                          0             12976  -8612  RISE       1
I__132/O                          InMux                        662             13638  -8612  RISE       1
count_RNIOBUR_8_LC_8_1_3/in0      LogicCell40_SEQ_MODE_0000      0             13638  -8612  RISE       1
count_RNIOBUR_8_LC_8_1_3/ltout    LogicCell40_SEQ_MODE_0000    901             14539  -8612  FALL       1
I__111/I                          CascadeMux                     0             14539  -8612  FALL       1
I__111/O                          CascadeMux                     0             14539  -8612  FALL       1
count_RNITTD11_5_LC_8_1_4/in2     LogicCell40_SEQ_MODE_0000      0             14539  -8612  FALL       1
count_RNITTD11_5_LC_8_1_4/lcout   LogicCell40_SEQ_MODE_0000   1179             15718  -8612  RISE       2
I__162/I                          LocalMux                       0             15718  -8612  RISE       1
I__162/O                          LocalMux                    1099             16817  -8612  RISE       1
I__163/I                          InMux                          0             16817  -8440  RISE       1
I__163/O                          InMux                        662             17479  -8440  RISE       1
count_RNIRC5U2_15_LC_8_2_5/in3    LogicCell40_SEQ_MODE_0000      0             17479  -8440  RISE       1
count_RNIRC5U2_15_LC_8_2_5/lcout  LogicCell40_SEQ_MODE_0000    861             18340  -8440  RISE       5
I__284/I                          LocalMux                       0             18340  -8440  RISE       1
I__284/O                          LocalMux                    1099             19439  -8440  RISE       1
I__289/I                          InMux                          0             19439  -8440  RISE       1
I__289/O                          InMux                        662             20102  -8440  RISE       1
count_17_LC_8_3_3/in1             LogicCell40_SEQ_MODE_1000      0             20102  -8440  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__221/I                                                                  ClkMux                          0              9599  RISE       1
I__221/O                                                                  ClkMux                        887             10486  RISE       1
count_17_LC_8_3_3/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_9_LC_7_2_0/lcout
Path End         : count_20_LC_8_3_6/in2
Capture Clock    : count_20_LC_8_3_6/clk
Setup Constraint : 2235p
Path slack       : -8361p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                             -980
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11741

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       8225
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          20102
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__220/I                                                                  ClkMux                          0              9599  RISE       1
I__220/O                                                                  ClkMux                        887             10486  RISE       1
count_9_LC_7_2_0/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_9_LC_7_2_0/lcout            LogicCell40_SEQ_MODE_1000   1391             11877  -9222  RISE       2
I__130/I                          LocalMux                       0             11877  -8612  RISE       1
I__130/O                          LocalMux                    1099             12976  -8612  RISE       1
I__132/I                          InMux                          0             12976  -8612  RISE       1
I__132/O                          InMux                        662             13638  -8612  RISE       1
count_RNIOBUR_8_LC_8_1_3/in0      LogicCell40_SEQ_MODE_0000      0             13638  -8612  RISE       1
count_RNIOBUR_8_LC_8_1_3/ltout    LogicCell40_SEQ_MODE_0000    901             14539  -8612  FALL       1
I__111/I                          CascadeMux                     0             14539  -8612  FALL       1
I__111/O                          CascadeMux                     0             14539  -8612  FALL       1
count_RNITTD11_5_LC_8_1_4/in2     LogicCell40_SEQ_MODE_0000      0             14539  -8612  FALL       1
count_RNITTD11_5_LC_8_1_4/lcout   LogicCell40_SEQ_MODE_0000   1179             15718  -8612  RISE       2
I__162/I                          LocalMux                       0             15718  -8612  RISE       1
I__162/O                          LocalMux                    1099             16817  -8612  RISE       1
I__163/I                          InMux                          0             16817  -8440  RISE       1
I__163/O                          InMux                        662             17479  -8440  RISE       1
count_RNIRC5U2_15_LC_8_2_5/in3    LogicCell40_SEQ_MODE_0000      0             17479  -8440  RISE       1
count_RNIRC5U2_15_LC_8_2_5/lcout  LogicCell40_SEQ_MODE_0000    861             18340  -8440  RISE       5
I__284/I                          LocalMux                       0             18340  -8440  RISE       1
I__284/O                          LocalMux                    1099             19439  -8440  RISE       1
I__286/I                          InMux                          0             19439  -8361  RISE       1
I__286/O                          InMux                        662             20102  -8361  RISE       1
I__291/I                          CascadeMux                     0             20102  -8361  RISE       1
I__291/O                          CascadeMux                     0             20102  -8361  RISE       1
count_20_LC_8_3_6/in2             LogicCell40_SEQ_MODE_1000      0             20102  -8361  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__221/I                                                                  ClkMux                          0              9599  RISE       1
I__221/O                                                                  ClkMux                        887             10486  RISE       1
count_20_LC_8_3_6/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_9_LC_7_2_0/lcout
Path End         : count_21_LC_8_3_0/in2
Capture Clock    : count_21_LC_8_3_0/clk
Setup Constraint : 2235p
Path slack       : -8361p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                             -980
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11741

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       8225
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          20102
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__220/I                                                                  ClkMux                          0              9599  RISE       1
I__220/O                                                                  ClkMux                        887             10486  RISE       1
count_9_LC_7_2_0/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_9_LC_7_2_0/lcout            LogicCell40_SEQ_MODE_1000   1391             11877  -9222  RISE       2
I__130/I                          LocalMux                       0             11877  -8612  RISE       1
I__130/O                          LocalMux                    1099             12976  -8612  RISE       1
I__132/I                          InMux                          0             12976  -8612  RISE       1
I__132/O                          InMux                        662             13638  -8612  RISE       1
count_RNIOBUR_8_LC_8_1_3/in0      LogicCell40_SEQ_MODE_0000      0             13638  -8612  RISE       1
count_RNIOBUR_8_LC_8_1_3/ltout    LogicCell40_SEQ_MODE_0000    901             14539  -8612  FALL       1
I__111/I                          CascadeMux                     0             14539  -8612  FALL       1
I__111/O                          CascadeMux                     0             14539  -8612  FALL       1
count_RNITTD11_5_LC_8_1_4/in2     LogicCell40_SEQ_MODE_0000      0             14539  -8612  FALL       1
count_RNITTD11_5_LC_8_1_4/lcout   LogicCell40_SEQ_MODE_0000   1179             15718  -8612  RISE       2
I__162/I                          LocalMux                       0             15718  -8612  RISE       1
I__162/O                          LocalMux                    1099             16817  -8612  RISE       1
I__163/I                          InMux                          0             16817  -8440  RISE       1
I__163/O                          InMux                        662             17479  -8440  RISE       1
count_RNIRC5U2_15_LC_8_2_5/in3    LogicCell40_SEQ_MODE_0000      0             17479  -8440  RISE       1
count_RNIRC5U2_15_LC_8_2_5/lcout  LogicCell40_SEQ_MODE_0000    861             18340  -8440  RISE       5
I__284/I                          LocalMux                       0             18340  -8440  RISE       1
I__284/O                          LocalMux                    1099             19439  -8440  RISE       1
I__287/I                          InMux                          0             19439  -8361  RISE       1
I__287/O                          InMux                        662             20102  -8361  RISE       1
I__292/I                          CascadeMux                     0             20102  -8361  RISE       1
I__292/O                          CascadeMux                     0             20102  -8361  RISE       1
count_21_LC_8_3_0/in2             LogicCell40_SEQ_MODE_1000      0             20102  -8361  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__221/I                                                                  ClkMux                          0              9599  RISE       1
I__221/O                                                                  ClkMux                        887             10486  RISE       1
count_21_LC_8_3_0/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_9_LC_7_2_0/lcout
Path End         : count_14_LC_8_3_5/in3
Capture Clock    : count_14_LC_8_3_5/clk
Setup Constraint : 2235p
Path slack       : -8109p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                             -728
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11993

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       8225
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          20102
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__220/I                                                                  ClkMux                          0              9599  RISE       1
I__220/O                                                                  ClkMux                        887             10486  RISE       1
count_9_LC_7_2_0/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_9_LC_7_2_0/lcout            LogicCell40_SEQ_MODE_1000   1391             11877  -9222  RISE       2
I__130/I                          LocalMux                       0             11877  -8612  RISE       1
I__130/O                          LocalMux                    1099             12976  -8612  RISE       1
I__132/I                          InMux                          0             12976  -8612  RISE       1
I__132/O                          InMux                        662             13638  -8612  RISE       1
count_RNIOBUR_8_LC_8_1_3/in0      LogicCell40_SEQ_MODE_0000      0             13638  -8612  RISE       1
count_RNIOBUR_8_LC_8_1_3/ltout    LogicCell40_SEQ_MODE_0000    901             14539  -8612  FALL       1
I__111/I                          CascadeMux                     0             14539  -8612  FALL       1
I__111/O                          CascadeMux                     0             14539  -8612  FALL       1
count_RNITTD11_5_LC_8_1_4/in2     LogicCell40_SEQ_MODE_0000      0             14539  -8612  FALL       1
count_RNITTD11_5_LC_8_1_4/lcout   LogicCell40_SEQ_MODE_0000   1179             15718  -8612  RISE       2
I__162/I                          LocalMux                       0             15718  -8612  RISE       1
I__162/O                          LocalMux                    1099             16817  -8612  RISE       1
I__163/I                          InMux                          0             16817  -8440  RISE       1
I__163/O                          InMux                        662             17479  -8440  RISE       1
count_RNIRC5U2_15_LC_8_2_5/in3    LogicCell40_SEQ_MODE_0000      0             17479  -8440  RISE       1
count_RNIRC5U2_15_LC_8_2_5/lcout  LogicCell40_SEQ_MODE_0000    861             18340  -8440  RISE       5
I__284/I                          LocalMux                       0             18340  -8440  RISE       1
I__284/O                          LocalMux                    1099             19439  -8440  RISE       1
I__288/I                          InMux                          0             19439  -8109  RISE       1
I__288/O                          InMux                        662             20102  -8109  RISE       1
count_14_LC_8_3_5/in3             LogicCell40_SEQ_MODE_1000      0             20102  -8109  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__221/I                                                                  ClkMux                          0              9599  RISE       1
I__221/O                                                                  ClkMux                        887             10486  RISE       1
count_14_LC_8_3_5/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_9_LC_7_2_0/lcout
Path End         : count_13_LC_8_2_3/in3
Capture Clock    : count_13_LC_8_2_3/clk
Setup Constraint : 2235p
Path slack       : -8109p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                             -728
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11993

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       8225
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          20102
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__220/I                                                                  ClkMux                          0              9599  RISE       1
I__220/O                                                                  ClkMux                        887             10486  RISE       1
count_9_LC_7_2_0/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_9_LC_7_2_0/lcout            LogicCell40_SEQ_MODE_1000   1391             11877  -9222  RISE       2
I__130/I                          LocalMux                       0             11877  -8612  RISE       1
I__130/O                          LocalMux                    1099             12976  -8612  RISE       1
I__132/I                          InMux                          0             12976  -8612  RISE       1
I__132/O                          InMux                        662             13638  -8612  RISE       1
count_RNIOBUR_8_LC_8_1_3/in0      LogicCell40_SEQ_MODE_0000      0             13638  -8612  RISE       1
count_RNIOBUR_8_LC_8_1_3/ltout    LogicCell40_SEQ_MODE_0000    901             14539  -8612  FALL       1
I__111/I                          CascadeMux                     0             14539  -8612  FALL       1
I__111/O                          CascadeMux                     0             14539  -8612  FALL       1
count_RNITTD11_5_LC_8_1_4/in2     LogicCell40_SEQ_MODE_0000      0             14539  -8612  FALL       1
count_RNITTD11_5_LC_8_1_4/lcout   LogicCell40_SEQ_MODE_0000   1179             15718  -8612  RISE       2
I__162/I                          LocalMux                       0             15718  -8612  RISE       1
I__162/O                          LocalMux                    1099             16817  -8612  RISE       1
I__163/I                          InMux                          0             16817  -8440  RISE       1
I__163/O                          InMux                        662             17479  -8440  RISE       1
count_RNIRC5U2_15_LC_8_2_5/in3    LogicCell40_SEQ_MODE_0000      0             17479  -8440  RISE       1
count_RNIRC5U2_15_LC_8_2_5/lcout  LogicCell40_SEQ_MODE_0000    861             18340  -8440  RISE       5
I__285/I                          LocalMux                       0             18340  -8109  RISE       1
I__285/O                          LocalMux                    1099             19439  -8109  RISE       1
I__290/I                          InMux                          0             19439  -8109  RISE       1
I__290/O                          InMux                        662             20102  -8109  RISE       1
count_13_LC_8_2_3/in3             LogicCell40_SEQ_MODE_1000      0             20102  -8109  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__219/I                                                                  ClkMux                          0              9599  RISE       1
I__219/O                                                                  ClkMux                        887             10486  RISE       1
count_13_LC_8_2_3/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_22_LC_7_3_5/lcout
Path End         : count_12_LC_8_2_6/in0
Capture Clock    : count_12_LC_8_2_6/clk
Setup Constraint : 2235p
Path slack       : -8096p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                            -1232
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11489

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       7708
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          19585
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_22_LC_7_3_5/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_22_LC_7_3_5/lcout           LogicCell40_SEQ_MODE_1000   1391             11877  -8692  RISE       2
I__278/I                          LocalMux                       0             11877  -8692  RISE       1
I__278/O                          LocalMux                    1099             12976  -8692  RISE       1
I__280/I                          InMux                          0             12976  -8692  RISE       1
I__280/O                          InMux                        662             13638  -8692  RISE       1
count_RNICVG41_22_LC_8_3_7/in0    LogicCell40_SEQ_MODE_0000      0             13638  -8692  RISE       1
count_RNICVG41_22_LC_8_3_7/lcout  LogicCell40_SEQ_MODE_0000   1245             14883  -8692  RISE       2
I__267/I                          LocalMux                       0             14883  -8692  RISE       1
I__267/O                          LocalMux                    1099             15983  -8692  RISE       1
I__269/I                          InMux                          0             15983  -8692  RISE       1
I__269/O                          InMux                        662             16645  -8692  RISE       1
count_RNIAEV82_17_LC_8_2_2/in1    LogicCell40_SEQ_MODE_0000      0             16645  -8692  RISE       1
count_RNIAEV82_17_LC_8_2_2/lcout  LogicCell40_SEQ_MODE_0000   1179             17824  -8692  RISE      10
I__244/I                          LocalMux                       0             17824  -8096  RISE       1
I__244/O                          LocalMux                    1099             18923  -8096  RISE       1
I__248/I                          InMux                          0             18923  -8096  RISE       1
I__248/O                          InMux                        662             19585  -8096  RISE       1
count_12_LC_8_2_6/in0             LogicCell40_SEQ_MODE_1000      0             19585  -8096  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__219/I                                                                  ClkMux                          0              9599  RISE       1
I__219/O                                                                  ClkMux                        887             10486  RISE       1
count_12_LC_8_2_6/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_22_LC_7_3_5/lcout
Path End         : count_6_LC_8_1_7/in0
Capture Clock    : count_6_LC_8_1_7/clk
Setup Constraint : 2235p
Path slack       : -8096p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                            -1232
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11489

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       7708
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          19585
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_22_LC_7_3_5/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_22_LC_7_3_5/lcout           LogicCell40_SEQ_MODE_1000   1391             11877  -8692  RISE       2
I__278/I                          LocalMux                       0             11877  -8692  RISE       1
I__278/O                          LocalMux                    1099             12976  -8692  RISE       1
I__280/I                          InMux                          0             12976  -8692  RISE       1
I__280/O                          InMux                        662             13638  -8692  RISE       1
count_RNICVG41_22_LC_8_3_7/in0    LogicCell40_SEQ_MODE_0000      0             13638  -8692  RISE       1
count_RNICVG41_22_LC_8_3_7/lcout  LogicCell40_SEQ_MODE_0000   1245             14883  -8692  RISE       2
I__267/I                          LocalMux                       0             14883  -8692  RISE       1
I__267/O                          LocalMux                    1099             15983  -8692  RISE       1
I__269/I                          InMux                          0             15983  -8692  RISE       1
I__269/O                          InMux                        662             16645  -8692  RISE       1
count_RNIAEV82_17_LC_8_2_2/in1    LogicCell40_SEQ_MODE_0000      0             16645  -8692  RISE       1
count_RNIAEV82_17_LC_8_2_2/lcout  LogicCell40_SEQ_MODE_0000   1179             17824  -8692  RISE      10
I__245/I                          LocalMux                       0             17824  -8096  RISE       1
I__245/O                          LocalMux                    1099             18923  -8096  RISE       1
I__249/I                          InMux                          0             18923  -8096  RISE       1
I__249/O                          InMux                        662             19585  -8096  RISE       1
count_6_LC_8_1_7/in0              LogicCell40_SEQ_MODE_1000      0             19585  -8096  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_6_LC_8_1_7/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_22_LC_7_3_5/lcout
Path End         : count_0_LC_8_1_6/in1
Capture Clock    : count_0_LC_8_1_6/clk
Setup Constraint : 2235p
Path slack       : -7924p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                            -1060
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11661

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       7708
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          19585
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_22_LC_7_3_5/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_22_LC_7_3_5/lcout           LogicCell40_SEQ_MODE_1000   1391             11877  -8692  RISE       2
I__278/I                          LocalMux                       0             11877  -8692  RISE       1
I__278/O                          LocalMux                    1099             12976  -8692  RISE       1
I__280/I                          InMux                          0             12976  -8692  RISE       1
I__280/O                          InMux                        662             13638  -8692  RISE       1
count_RNICVG41_22_LC_8_3_7/in0    LogicCell40_SEQ_MODE_0000      0             13638  -8692  RISE       1
count_RNICVG41_22_LC_8_3_7/lcout  LogicCell40_SEQ_MODE_0000   1245             14883  -8692  RISE       2
I__267/I                          LocalMux                       0             14883  -8692  RISE       1
I__267/O                          LocalMux                    1099             15983  -8692  RISE       1
I__269/I                          InMux                          0             15983  -8692  RISE       1
I__269/O                          InMux                        662             16645  -8692  RISE       1
count_RNIAEV82_17_LC_8_2_2/in1    LogicCell40_SEQ_MODE_0000      0             16645  -8692  RISE       1
count_RNIAEV82_17_LC_8_2_2/lcout  LogicCell40_SEQ_MODE_0000   1179             17824  -8692  RISE      10
I__245/I                          LocalMux                       0             17824  -8096  RISE       1
I__245/O                          LocalMux                    1099             18923  -8096  RISE       1
I__250/I                          InMux                          0             18923  -7924  RISE       1
I__250/O                          InMux                        662             19585  -7924  RISE       1
count_0_LC_8_1_6/in1              LogicCell40_SEQ_MODE_1000      0             19585  -7924  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_0_LC_8_1_6/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_22_LC_7_3_5/lcout
Path End         : ledZ0_LC_9_1_1/in1
Capture Clock    : ledZ0_LC_9_1_1/clk
Setup Constraint : 2235p
Path slack       : -7924p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                            -1060
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11661

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       7708
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          19585
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_22_LC_7_3_5/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_22_LC_7_3_5/lcout           LogicCell40_SEQ_MODE_1000   1391             11877  -8692  RISE       2
I__278/I                          LocalMux                       0             11877  -8692  RISE       1
I__278/O                          LocalMux                    1099             12976  -8692  RISE       1
I__280/I                          InMux                          0             12976  -8692  RISE       1
I__280/O                          InMux                        662             13638  -8692  RISE       1
count_RNICVG41_22_LC_8_3_7/in0    LogicCell40_SEQ_MODE_0000      0             13638  -8692  RISE       1
count_RNICVG41_22_LC_8_3_7/lcout  LogicCell40_SEQ_MODE_0000   1245             14883  -8692  RISE       2
I__267/I                          LocalMux                       0             14883  -8692  RISE       1
I__267/O                          LocalMux                    1099             15983  -8692  RISE       1
I__269/I                          InMux                          0             15983  -8692  RISE       1
I__269/O                          InMux                        662             16645  -8692  RISE       1
count_RNIAEV82_17_LC_8_2_2/in1    LogicCell40_SEQ_MODE_0000      0             16645  -8692  RISE       1
count_RNIAEV82_17_LC_8_2_2/lcout  LogicCell40_SEQ_MODE_0000   1179             17824  -8692  RISE      10
I__246/I                          LocalMux                       0             17824  -7924  RISE       1
I__246/O                          LocalMux                    1099             18923  -7924  RISE       1
I__253/I                          InMux                          0             18923  -7924  RISE       1
I__253/O                          InMux                        662             19585  -7924  RISE       1
ledZ0_LC_9_1_1/in1                LogicCell40_SEQ_MODE_1000      0             19585  -7924  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__216/I                                                                  ClkMux                          0              9599  RISE       1
I__216/O                                                                  ClkMux                        887             10486  RISE       1
ledZ0_LC_9_1_1/clk                                                        LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_22_LC_7_3_5/lcout
Path End         : count_5_LC_8_1_2/in3
Capture Clock    : count_5_LC_8_1_2/clk
Setup Constraint : 2235p
Path slack       : -7592p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                             -728
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11993

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       7708
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          19585
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_22_LC_7_3_5/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_22_LC_7_3_5/lcout           LogicCell40_SEQ_MODE_1000   1391             11877  -8692  RISE       2
I__278/I                          LocalMux                       0             11877  -8692  RISE       1
I__278/O                          LocalMux                    1099             12976  -8692  RISE       1
I__280/I                          InMux                          0             12976  -8692  RISE       1
I__280/O                          InMux                        662             13638  -8692  RISE       1
count_RNICVG41_22_LC_8_3_7/in0    LogicCell40_SEQ_MODE_0000      0             13638  -8692  RISE       1
count_RNICVG41_22_LC_8_3_7/lcout  LogicCell40_SEQ_MODE_0000   1245             14883  -8692  RISE       2
I__267/I                          LocalMux                       0             14883  -8692  RISE       1
I__267/O                          LocalMux                    1099             15983  -8692  RISE       1
I__269/I                          InMux                          0             15983  -8692  RISE       1
I__269/O                          InMux                        662             16645  -8692  RISE       1
count_RNIAEV82_17_LC_8_2_2/in1    LogicCell40_SEQ_MODE_0000      0             16645  -8692  RISE       1
count_RNIAEV82_17_LC_8_2_2/lcout  LogicCell40_SEQ_MODE_0000   1179             17824  -8692  RISE      10
I__245/I                          LocalMux                       0             17824  -8096  RISE       1
I__245/O                          LocalMux                    1099             18923  -8096  RISE       1
I__251/I                          InMux                          0             18923  -7592  RISE       1
I__251/O                          InMux                        662             19585  -7592  RISE       1
count_5_LC_8_1_2/in3              LogicCell40_SEQ_MODE_1000      0             19585  -7592  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_5_LC_8_1_2/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_22_LC_7_3_5/lcout
Path End         : count_7_LC_8_1_0/in3
Capture Clock    : count_7_LC_8_1_0/clk
Setup Constraint : 2235p
Path slack       : -7592p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                             -728
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11993

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       7708
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          19585
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_22_LC_7_3_5/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_22_LC_7_3_5/lcout           LogicCell40_SEQ_MODE_1000   1391             11877  -8692  RISE       2
I__278/I                          LocalMux                       0             11877  -8692  RISE       1
I__278/O                          LocalMux                    1099             12976  -8692  RISE       1
I__280/I                          InMux                          0             12976  -8692  RISE       1
I__280/O                          InMux                        662             13638  -8692  RISE       1
count_RNICVG41_22_LC_8_3_7/in0    LogicCell40_SEQ_MODE_0000      0             13638  -8692  RISE       1
count_RNICVG41_22_LC_8_3_7/lcout  LogicCell40_SEQ_MODE_0000   1245             14883  -8692  RISE       2
I__267/I                          LocalMux                       0             14883  -8692  RISE       1
I__267/O                          LocalMux                    1099             15983  -8692  RISE       1
I__269/I                          InMux                          0             15983  -8692  RISE       1
I__269/O                          InMux                        662             16645  -8692  RISE       1
count_RNIAEV82_17_LC_8_2_2/in1    LogicCell40_SEQ_MODE_0000      0             16645  -8692  RISE       1
count_RNIAEV82_17_LC_8_2_2/lcout  LogicCell40_SEQ_MODE_0000   1179             17824  -8692  RISE      10
I__245/I                          LocalMux                       0             17824  -8096  RISE       1
I__245/O                          LocalMux                    1099             18923  -8096  RISE       1
I__252/I                          InMux                          0             18923  -7592  RISE       1
I__252/O                          InMux                        662             19585  -7592  RISE       1
count_7_LC_8_1_0/in3              LogicCell40_SEQ_MODE_1000      0             19585  -7592  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_7_LC_8_1_0/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_8_1_1/lcout
Path End         : count_16_LC_7_2_7/in3
Capture Clock    : count_16_LC_7_2_7/clk
Setup Constraint : 2235p
Path slack       : -7433p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                             -728
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11993

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       7549
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          19426
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_1_LC_8_1_1/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_8_1_1/lcout                 LogicCell40_SEQ_MODE_1000   1391             11877  -12003  RISE       2
I__135/I                               LocalMux                       0             11877  -12003  RISE       1
I__135/O                               LocalMux                    1099             12976  -12003  RISE       1
I__137/I                               InMux                          0             12976  -12003  RISE       1
I__137/O                               InMux                        662             13638  -12003  RISE       1
un2_count_1_cry_1_c_LC_7_1_0/in1       LogicCell40_SEQ_MODE_0000      0             13638  -12003  RISE       1
un2_count_1_cry_1_c_LC_7_1_0/carryout  LogicCell40_SEQ_MODE_0000    675             14314  -12003  RISE       2
count_2_LC_7_1_1/carryin               LogicCell40_SEQ_MODE_1000      0             14314  -12003  RISE       1
count_2_LC_7_1_1/carryout              LogicCell40_SEQ_MODE_1000    278             14592  -12003  RISE       2
count_3_LC_7_1_2/carryin               LogicCell40_SEQ_MODE_1000      0             14592  -12003  RISE       1
count_3_LC_7_1_2/carryout              LogicCell40_SEQ_MODE_1000    278             14870  -12003  RISE       2
count_4_LC_7_1_3/carryin               LogicCell40_SEQ_MODE_1000      0             14870  -12003  RISE       1
count_4_LC_7_1_3/carryout              LogicCell40_SEQ_MODE_1000    278             15148  -12003  RISE       2
count_RNO_0_5_LC_7_1_4/carryin         LogicCell40_SEQ_MODE_0000      0             15148  -12003  RISE       1
count_RNO_0_5_LC_7_1_4/carryout        LogicCell40_SEQ_MODE_0000    278             15426  -12003  RISE       2
count_RNO_0_6_LC_7_1_5/carryin         LogicCell40_SEQ_MODE_0000      0             15426  -12003  RISE       1
count_RNO_0_6_LC_7_1_5/carryout        LogicCell40_SEQ_MODE_0000    278             15704  -12003  RISE       2
count_RNO_0_7_LC_7_1_6/carryin         LogicCell40_SEQ_MODE_0000      0             15704  -12003  RISE       1
count_RNO_0_7_LC_7_1_6/carryout        LogicCell40_SEQ_MODE_0000    278             15983  -12003  RISE       2
count_8_LC_7_1_7/carryin               LogicCell40_SEQ_MODE_1000      0             15983  -12003  RISE       1
count_8_LC_7_1_7/carryout              LogicCell40_SEQ_MODE_1000    278             16261  -12003  RISE       1
IN_MUX_bfv_7_2_0_/carryinitin          ICE_CARRY_IN_MUX               0             16261  -12003  RISE       1
IN_MUX_bfv_7_2_0_/carryinitout         ICE_CARRY_IN_MUX             556             16817  -12003  RISE       2
count_9_LC_7_2_0/carryin               LogicCell40_SEQ_MODE_1000      0             16817  -12003  RISE       1
count_9_LC_7_2_0/carryout              LogicCell40_SEQ_MODE_1000    278             17095  -12003  RISE       2
count_10_LC_7_2_1/carryin              LogicCell40_SEQ_MODE_1000      0             17095  -12003  RISE       1
count_10_LC_7_2_1/carryout             LogicCell40_SEQ_MODE_1000    278             17373  -12003  RISE       2
count_11_LC_7_2_2/carryin              LogicCell40_SEQ_MODE_1000      0             17373  -12003  RISE       1
count_11_LC_7_2_2/carryout             LogicCell40_SEQ_MODE_1000    278             17651  -12003  RISE       2
count_RNO_0_12_LC_7_2_3/carryin        LogicCell40_SEQ_MODE_0000      0             17651  -12003  RISE       1
count_RNO_0_12_LC_7_2_3/carryout       LogicCell40_SEQ_MODE_0000    278             17929  -12003  RISE       2
count_RNO_0_13_LC_7_2_4/carryin        LogicCell40_SEQ_MODE_0000      0             17929  -12003  RISE       1
count_RNO_0_13_LC_7_2_4/carryout       LogicCell40_SEQ_MODE_0000    278             18208  -12003  RISE       2
count_RNO_0_14_LC_7_2_5/carryin        LogicCell40_SEQ_MODE_0000      0             18208  -12003  RISE       1
count_RNO_0_14_LC_7_2_5/carryout       LogicCell40_SEQ_MODE_0000    278             18486  -12003  RISE       2
count_15_LC_7_2_6/carryin              LogicCell40_SEQ_MODE_1000      0             18486  -12003  RISE       1
count_15_LC_7_2_6/carryout             LogicCell40_SEQ_MODE_1000    278             18764  -12003  RISE       2
I__89/I                                InMux                          0             18764  -7434  RISE       1
I__89/O                                InMux                        662             19426  -7434  RISE       1
count_16_LC_7_2_7/in3                  LogicCell40_SEQ_MODE_1000      0             19426  -7434  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__220/I                                                                  ClkMux                          0              9599  RISE       1
I__220/O                                                                  ClkMux                        887             10486  RISE       1
count_16_LC_7_2_7/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_8_1_1/lcout
Path End         : count_7_LC_8_1_0/in1
Capture Clock    : count_7_LC_8_1_0/clk
Setup Constraint : 2235p
Path slack       : -7328p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                            -1060
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11661

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       7112
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          18989
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_1_LC_8_1_1/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_8_1_1/lcout                 LogicCell40_SEQ_MODE_1000   1391             11877  -12003  RISE       2
I__135/I                               LocalMux                       0             11877  -12003  RISE       1
I__135/O                               LocalMux                    1099             12976  -12003  RISE       1
I__137/I                               InMux                          0             12976  -12003  RISE       1
I__137/O                               InMux                        662             13638  -12003  RISE       1
un2_count_1_cry_1_c_LC_7_1_0/in1       LogicCell40_SEQ_MODE_0000      0             13638  -12003  RISE       1
un2_count_1_cry_1_c_LC_7_1_0/carryout  LogicCell40_SEQ_MODE_0000    675             14314  -12003  RISE       2
count_2_LC_7_1_1/carryin               LogicCell40_SEQ_MODE_1000      0             14314  -12003  RISE       1
count_2_LC_7_1_1/carryout              LogicCell40_SEQ_MODE_1000    278             14592  -12003  RISE       2
count_3_LC_7_1_2/carryin               LogicCell40_SEQ_MODE_1000      0             14592  -12003  RISE       1
count_3_LC_7_1_2/carryout              LogicCell40_SEQ_MODE_1000    278             14870  -12003  RISE       2
count_4_LC_7_1_3/carryin               LogicCell40_SEQ_MODE_1000      0             14870  -12003  RISE       1
count_4_LC_7_1_3/carryout              LogicCell40_SEQ_MODE_1000    278             15148  -12003  RISE       2
count_RNO_0_5_LC_7_1_4/carryin         LogicCell40_SEQ_MODE_0000      0             15148  -12003  RISE       1
count_RNO_0_5_LC_7_1_4/carryout        LogicCell40_SEQ_MODE_0000    278             15426  -12003  RISE       2
count_RNO_0_6_LC_7_1_5/carryin         LogicCell40_SEQ_MODE_0000      0             15426  -12003  RISE       1
count_RNO_0_6_LC_7_1_5/carryout        LogicCell40_SEQ_MODE_0000    278             15704  -12003  RISE       2
I__80/I                                InMux                          0             15704  -7328  RISE       1
I__80/O                                InMux                        662             16367  -7328  RISE       1
count_RNO_0_7_LC_7_1_6/in3             LogicCell40_SEQ_MODE_0000      0             16367  -7328  RISE       1
count_RNO_0_7_LC_7_1_6/lcout           LogicCell40_SEQ_MODE_0000    861             17228  -7328  RISE       1
I__139/I                               LocalMux                       0             17228  -7328  RISE       1
I__139/O                               LocalMux                    1099             18327  -7328  RISE       1
I__140/I                               InMux                          0             18327  -7328  RISE       1
I__140/O                               InMux                        662             18989  -7328  RISE       1
count_7_LC_8_1_0/in1                   LogicCell40_SEQ_MODE_1000      0             18989  -7328  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_7_LC_8_1_0/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_8_1_1/lcout
Path End         : count_15_LC_7_2_6/in3
Capture Clock    : count_15_LC_7_2_6/clk
Setup Constraint : 2235p
Path slack       : -7155p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                             -728
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11993

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       7271
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          19148
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_1_LC_8_1_1/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_8_1_1/lcout                 LogicCell40_SEQ_MODE_1000   1391             11877  -12003  RISE       2
I__135/I                               LocalMux                       0             11877  -12003  RISE       1
I__135/O                               LocalMux                    1099             12976  -12003  RISE       1
I__137/I                               InMux                          0             12976  -12003  RISE       1
I__137/O                               InMux                        662             13638  -12003  RISE       1
un2_count_1_cry_1_c_LC_7_1_0/in1       LogicCell40_SEQ_MODE_0000      0             13638  -12003  RISE       1
un2_count_1_cry_1_c_LC_7_1_0/carryout  LogicCell40_SEQ_MODE_0000    675             14314  -12003  RISE       2
count_2_LC_7_1_1/carryin               LogicCell40_SEQ_MODE_1000      0             14314  -12003  RISE       1
count_2_LC_7_1_1/carryout              LogicCell40_SEQ_MODE_1000    278             14592  -12003  RISE       2
count_3_LC_7_1_2/carryin               LogicCell40_SEQ_MODE_1000      0             14592  -12003  RISE       1
count_3_LC_7_1_2/carryout              LogicCell40_SEQ_MODE_1000    278             14870  -12003  RISE       2
count_4_LC_7_1_3/carryin               LogicCell40_SEQ_MODE_1000      0             14870  -12003  RISE       1
count_4_LC_7_1_3/carryout              LogicCell40_SEQ_MODE_1000    278             15148  -12003  RISE       2
count_RNO_0_5_LC_7_1_4/carryin         LogicCell40_SEQ_MODE_0000      0             15148  -12003  RISE       1
count_RNO_0_5_LC_7_1_4/carryout        LogicCell40_SEQ_MODE_0000    278             15426  -12003  RISE       2
count_RNO_0_6_LC_7_1_5/carryin         LogicCell40_SEQ_MODE_0000      0             15426  -12003  RISE       1
count_RNO_0_6_LC_7_1_5/carryout        LogicCell40_SEQ_MODE_0000    278             15704  -12003  RISE       2
count_RNO_0_7_LC_7_1_6/carryin         LogicCell40_SEQ_MODE_0000      0             15704  -12003  RISE       1
count_RNO_0_7_LC_7_1_6/carryout        LogicCell40_SEQ_MODE_0000    278             15983  -12003  RISE       2
count_8_LC_7_1_7/carryin               LogicCell40_SEQ_MODE_1000      0             15983  -12003  RISE       1
count_8_LC_7_1_7/carryout              LogicCell40_SEQ_MODE_1000    278             16261  -12003  RISE       1
IN_MUX_bfv_7_2_0_/carryinitin          ICE_CARRY_IN_MUX               0             16261  -12003  RISE       1
IN_MUX_bfv_7_2_0_/carryinitout         ICE_CARRY_IN_MUX             556             16817  -12003  RISE       2
count_9_LC_7_2_0/carryin               LogicCell40_SEQ_MODE_1000      0             16817  -12003  RISE       1
count_9_LC_7_2_0/carryout              LogicCell40_SEQ_MODE_1000    278             17095  -12003  RISE       2
count_10_LC_7_2_1/carryin              LogicCell40_SEQ_MODE_1000      0             17095  -12003  RISE       1
count_10_LC_7_2_1/carryout             LogicCell40_SEQ_MODE_1000    278             17373  -12003  RISE       2
count_11_LC_7_2_2/carryin              LogicCell40_SEQ_MODE_1000      0             17373  -12003  RISE       1
count_11_LC_7_2_2/carryout             LogicCell40_SEQ_MODE_1000    278             17651  -12003  RISE       2
count_RNO_0_12_LC_7_2_3/carryin        LogicCell40_SEQ_MODE_0000      0             17651  -12003  RISE       1
count_RNO_0_12_LC_7_2_3/carryout       LogicCell40_SEQ_MODE_0000    278             17929  -12003  RISE       2
count_RNO_0_13_LC_7_2_4/carryin        LogicCell40_SEQ_MODE_0000      0             17929  -12003  RISE       1
count_RNO_0_13_LC_7_2_4/carryout       LogicCell40_SEQ_MODE_0000    278             18208  -12003  RISE       2
count_RNO_0_14_LC_7_2_5/carryin        LogicCell40_SEQ_MODE_0000      0             18208  -12003  RISE       1
count_RNO_0_14_LC_7_2_5/carryout       LogicCell40_SEQ_MODE_0000    278             18486  -12003  RISE       2
I__90/I                                InMux                          0             18486  -7155  RISE       1
I__90/O                                InMux                        662             19148  -7155  RISE       1
count_15_LC_7_2_6/in3                  LogicCell40_SEQ_MODE_1000      0             19148  -7155  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__220/I                                                                  ClkMux                          0              9599  RISE       1
I__220/O                                                                  ClkMux                        887             10486  RISE       1
count_15_LC_7_2_6/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_8_1_1/lcout
Path End         : count_5_LC_8_1_2/in1
Capture Clock    : count_5_LC_8_1_2/clk
Setup Constraint : 2235p
Path slack       : -6772p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                            -1060
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11661

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       6556
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          18433
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_1_LC_8_1_1/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_8_1_1/lcout                 LogicCell40_SEQ_MODE_1000   1391             11877  -12003  RISE       2
I__135/I                               LocalMux                       0             11877  -12003  RISE       1
I__135/O                               LocalMux                    1099             12976  -12003  RISE       1
I__137/I                               InMux                          0             12976  -12003  RISE       1
I__137/O                               InMux                        662             13638  -12003  RISE       1
un2_count_1_cry_1_c_LC_7_1_0/in1       LogicCell40_SEQ_MODE_0000      0             13638  -12003  RISE       1
un2_count_1_cry_1_c_LC_7_1_0/carryout  LogicCell40_SEQ_MODE_0000    675             14314  -12003  RISE       2
count_2_LC_7_1_1/carryin               LogicCell40_SEQ_MODE_1000      0             14314  -12003  RISE       1
count_2_LC_7_1_1/carryout              LogicCell40_SEQ_MODE_1000    278             14592  -12003  RISE       2
count_3_LC_7_1_2/carryin               LogicCell40_SEQ_MODE_1000      0             14592  -12003  RISE       1
count_3_LC_7_1_2/carryout              LogicCell40_SEQ_MODE_1000    278             14870  -12003  RISE       2
count_4_LC_7_1_3/carryin               LogicCell40_SEQ_MODE_1000      0             14870  -12003  RISE       1
count_4_LC_7_1_3/carryout              LogicCell40_SEQ_MODE_1000    278             15148  -12003  RISE       2
I__82/I                                InMux                          0             15148  -6771  RISE       1
I__82/O                                InMux                        662             15810  -6771  RISE       1
count_RNO_0_5_LC_7_1_4/in3             LogicCell40_SEQ_MODE_0000      0             15810  -6771  RISE       1
count_RNO_0_5_LC_7_1_4/lcout           LogicCell40_SEQ_MODE_0000    861             16671  -6771  RISE       1
I__133/I                               LocalMux                       0             16671  -6771  RISE       1
I__133/O                               LocalMux                    1099             17771  -6771  RISE       1
I__134/I                               InMux                          0             17771  -6771  RISE       1
I__134/O                               InMux                        662             18433  -6771  RISE       1
count_5_LC_8_1_2/in1                   LogicCell40_SEQ_MODE_1000      0             18433  -6771  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_5_LC_8_1_2/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_8_1_1/lcout
Path End         : count_6_LC_8_1_7/in3
Capture Clock    : count_6_LC_8_1_7/clk
Setup Constraint : 2235p
Path slack       : -6718p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                             -728
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11993

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       6834
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          18711
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_1_LC_8_1_1/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_8_1_1/lcout                 LogicCell40_SEQ_MODE_1000   1391             11877  -12003  RISE       2
I__135/I                               LocalMux                       0             11877  -12003  RISE       1
I__135/O                               LocalMux                    1099             12976  -12003  RISE       1
I__137/I                               InMux                          0             12976  -12003  RISE       1
I__137/O                               InMux                        662             13638  -12003  RISE       1
un2_count_1_cry_1_c_LC_7_1_0/in1       LogicCell40_SEQ_MODE_0000      0             13638  -12003  RISE       1
un2_count_1_cry_1_c_LC_7_1_0/carryout  LogicCell40_SEQ_MODE_0000    675             14314  -12003  RISE       2
count_2_LC_7_1_1/carryin               LogicCell40_SEQ_MODE_1000      0             14314  -12003  RISE       1
count_2_LC_7_1_1/carryout              LogicCell40_SEQ_MODE_1000    278             14592  -12003  RISE       2
count_3_LC_7_1_2/carryin               LogicCell40_SEQ_MODE_1000      0             14592  -12003  RISE       1
count_3_LC_7_1_2/carryout              LogicCell40_SEQ_MODE_1000    278             14870  -12003  RISE       2
count_4_LC_7_1_3/carryin               LogicCell40_SEQ_MODE_1000      0             14870  -12003  RISE       1
count_4_LC_7_1_3/carryout              LogicCell40_SEQ_MODE_1000    278             15148  -12003  RISE       2
count_RNO_0_5_LC_7_1_4/carryin         LogicCell40_SEQ_MODE_0000      0             15148  -12003  RISE       1
count_RNO_0_5_LC_7_1_4/carryout        LogicCell40_SEQ_MODE_0000    278             15426  -12003  RISE       2
I__81/I                                InMux                          0             15426  -6718  RISE       1
I__81/O                                InMux                        662             16088  -6718  RISE       1
count_RNO_0_6_LC_7_1_5/in3             LogicCell40_SEQ_MODE_0000      0             16088  -6718  RISE       1
count_RNO_0_6_LC_7_1_5/lcout           LogicCell40_SEQ_MODE_0000    861             16949  -6718  RISE       1
I__97/I                                LocalMux                       0             16949  -6718  RISE       1
I__97/O                                LocalMux                    1099             18049  -6718  RISE       1
I__98/I                                InMux                          0             18049  -6718  RISE       1
I__98/O                                InMux                        662             18711  -6718  RISE       1
count_6_LC_8_1_7/in3                   LogicCell40_SEQ_MODE_1000      0             18711  -6718  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_6_LC_8_1_7/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_9_LC_7_2_0/lcout
Path End         : count_6_LC_8_1_7/in2
Capture Clock    : count_6_LC_8_1_7/clk
Setup Constraint : 2235p
Path slack       : -6520p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                             -980
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11741

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       6384
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          18261
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__220/I                                                                  ClkMux                          0              9599  RISE       1
I__220/O                                                                  ClkMux                        887             10486  RISE       1
count_9_LC_7_2_0/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_9_LC_7_2_0/lcout            LogicCell40_SEQ_MODE_1000   1391             11877  -9222  RISE       2
I__130/I                          LocalMux                       0             11877  -8612  RISE       1
I__130/O                          LocalMux                    1099             12976  -8612  RISE       1
I__132/I                          InMux                          0             12976  -8612  RISE       1
I__132/O                          InMux                        662             13638  -8612  RISE       1
count_RNIOBUR_8_LC_8_1_3/in0      LogicCell40_SEQ_MODE_0000      0             13638  -8612  RISE       1
count_RNIOBUR_8_LC_8_1_3/ltout    LogicCell40_SEQ_MODE_0000    901             14539  -8612  FALL       1
I__111/I                          CascadeMux                     0             14539  -8612  FALL       1
I__111/O                          CascadeMux                     0             14539  -8612  FALL       1
count_RNITTD11_5_LC_8_1_4/in2     LogicCell40_SEQ_MODE_0000      0             14539  -8612  FALL       1
count_RNITTD11_5_LC_8_1_4/ltout   LogicCell40_SEQ_MODE_0000    781             15320  -6520  FALL       1
I__106/I                          CascadeMux                     0             15320  -6520  FALL       1
I__106/O                          CascadeMux                     0             15320  -6520  FALL       1
count_RNICTR52_12_LC_8_1_5/in2    LogicCell40_SEQ_MODE_0000      0             15320  -6520  FALL       1
count_RNICTR52_12_LC_8_1_5/lcout  LogicCell40_SEQ_MODE_0000   1179             16499  -6520  RISE       4
I__233/I                          LocalMux                       0             16499  -6520  RISE       1
I__233/O                          LocalMux                    1099             17598  -6520  RISE       1
I__236/I                          InMux                          0             17598  -6520  RISE       1
I__236/O                          InMux                        662             18261  -6520  RISE       1
I__240/I                          CascadeMux                     0             18261  -6520  RISE       1
I__240/O                          CascadeMux                     0             18261  -6520  RISE       1
count_6_LC_8_1_7/in2              LogicCell40_SEQ_MODE_1000      0             18261  -6520  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_6_LC_8_1_7/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_9_LC_7_2_0/lcout
Path End         : count_5_LC_8_1_2/in2
Capture Clock    : count_5_LC_8_1_2/clk
Setup Constraint : 2235p
Path slack       : -6520p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                             -980
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11741

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       6384
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          18261
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__220/I                                                                  ClkMux                          0              9599  RISE       1
I__220/O                                                                  ClkMux                        887             10486  RISE       1
count_9_LC_7_2_0/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_9_LC_7_2_0/lcout            LogicCell40_SEQ_MODE_1000   1391             11877  -9222  RISE       2
I__130/I                          LocalMux                       0             11877  -8612  RISE       1
I__130/O                          LocalMux                    1099             12976  -8612  RISE       1
I__132/I                          InMux                          0             12976  -8612  RISE       1
I__132/O                          InMux                        662             13638  -8612  RISE       1
count_RNIOBUR_8_LC_8_1_3/in0      LogicCell40_SEQ_MODE_0000      0             13638  -8612  RISE       1
count_RNIOBUR_8_LC_8_1_3/ltout    LogicCell40_SEQ_MODE_0000    901             14539  -8612  FALL       1
I__111/I                          CascadeMux                     0             14539  -8612  FALL       1
I__111/O                          CascadeMux                     0             14539  -8612  FALL       1
count_RNITTD11_5_LC_8_1_4/in2     LogicCell40_SEQ_MODE_0000      0             14539  -8612  FALL       1
count_RNITTD11_5_LC_8_1_4/ltout   LogicCell40_SEQ_MODE_0000    781             15320  -6520  FALL       1
I__106/I                          CascadeMux                     0             15320  -6520  FALL       1
I__106/O                          CascadeMux                     0             15320  -6520  FALL       1
count_RNICTR52_12_LC_8_1_5/in2    LogicCell40_SEQ_MODE_0000      0             15320  -6520  FALL       1
count_RNICTR52_12_LC_8_1_5/lcout  LogicCell40_SEQ_MODE_0000   1179             16499  -6520  RISE       4
I__234/I                          LocalMux                       0             16499  -6520  RISE       1
I__234/O                          LocalMux                    1099             17598  -6520  RISE       1
I__237/I                          InMux                          0             17598  -6520  RISE       1
I__237/O                          InMux                        662             18261  -6520  RISE       1
I__241/I                          CascadeMux                     0             18261  -6520  RISE       1
I__241/O                          CascadeMux                     0             18261  -6520  RISE       1
count_5_LC_8_1_2/in2              LogicCell40_SEQ_MODE_1000      0             18261  -6520  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_5_LC_8_1_2/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_9_LC_7_2_0/lcout
Path End         : count_7_LC_8_1_0/in2
Capture Clock    : count_7_LC_8_1_0/clk
Setup Constraint : 2235p
Path slack       : -6520p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                             -980
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11741

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       6384
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          18261
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__220/I                                                                  ClkMux                          0              9599  RISE       1
I__220/O                                                                  ClkMux                        887             10486  RISE       1
count_9_LC_7_2_0/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_9_LC_7_2_0/lcout            LogicCell40_SEQ_MODE_1000   1391             11877  -9222  RISE       2
I__130/I                          LocalMux                       0             11877  -8612  RISE       1
I__130/O                          LocalMux                    1099             12976  -8612  RISE       1
I__132/I                          InMux                          0             12976  -8612  RISE       1
I__132/O                          InMux                        662             13638  -8612  RISE       1
count_RNIOBUR_8_LC_8_1_3/in0      LogicCell40_SEQ_MODE_0000      0             13638  -8612  RISE       1
count_RNIOBUR_8_LC_8_1_3/ltout    LogicCell40_SEQ_MODE_0000    901             14539  -8612  FALL       1
I__111/I                          CascadeMux                     0             14539  -8612  FALL       1
I__111/O                          CascadeMux                     0             14539  -8612  FALL       1
count_RNITTD11_5_LC_8_1_4/in2     LogicCell40_SEQ_MODE_0000      0             14539  -8612  FALL       1
count_RNITTD11_5_LC_8_1_4/ltout   LogicCell40_SEQ_MODE_0000    781             15320  -6520  FALL       1
I__106/I                          CascadeMux                     0             15320  -6520  FALL       1
I__106/O                          CascadeMux                     0             15320  -6520  FALL       1
count_RNICTR52_12_LC_8_1_5/in2    LogicCell40_SEQ_MODE_0000      0             15320  -6520  FALL       1
count_RNICTR52_12_LC_8_1_5/lcout  LogicCell40_SEQ_MODE_0000   1179             16499  -6520  RISE       4
I__234/I                          LocalMux                       0             16499  -6520  RISE       1
I__234/O                          LocalMux                    1099             17598  -6520  RISE       1
I__238/I                          InMux                          0             17598  -6520  RISE       1
I__238/O                          InMux                        662             18261  -6520  RISE       1
I__242/I                          CascadeMux                     0             18261  -6520  RISE       1
I__242/O                          CascadeMux                     0             18261  -6520  RISE       1
count_7_LC_8_1_0/in2              LogicCell40_SEQ_MODE_1000      0             18261  -6520  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_7_LC_8_1_0/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_9_LC_7_2_0/lcout
Path End         : count_12_LC_8_2_6/in2
Capture Clock    : count_12_LC_8_2_6/clk
Setup Constraint : 2235p
Path slack       : -6321p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                             -980
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11741

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       6185
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          18062
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__220/I                                                                  ClkMux                          0              9599  RISE       1
I__220/O                                                                  ClkMux                        887             10486  RISE       1
count_9_LC_7_2_0/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_9_LC_7_2_0/lcout            LogicCell40_SEQ_MODE_1000   1391             11877  -9222  RISE       2
I__130/I                          LocalMux                       0             11877  -8612  RISE       1
I__130/O                          LocalMux                    1099             12976  -8612  RISE       1
I__132/I                          InMux                          0             12976  -8612  RISE       1
I__132/O                          InMux                        662             13638  -8612  RISE       1
count_RNIOBUR_8_LC_8_1_3/in0      LogicCell40_SEQ_MODE_0000      0             13638  -8612  RISE       1
count_RNIOBUR_8_LC_8_1_3/ltout    LogicCell40_SEQ_MODE_0000    901             14539  -8612  FALL       1
I__111/I                          CascadeMux                     0             14539  -8612  FALL       1
I__111/O                          CascadeMux                     0             14539  -8612  FALL       1
count_RNITTD11_5_LC_8_1_4/in2     LogicCell40_SEQ_MODE_0000      0             14539  -8612  FALL       1
count_RNITTD11_5_LC_8_1_4/lcout   LogicCell40_SEQ_MODE_0000   1179             15718  -8612  RISE       2
I__162/I                          LocalMux                       0             15718  -8612  RISE       1
I__162/O                          LocalMux                    1099             16817  -8612  RISE       1
I__163/I                          InMux                          0             16817  -8440  RISE       1
I__163/O                          InMux                        662             17479  -8440  RISE       1
count_RNIRC5U2_15_LC_8_2_5/in3    LogicCell40_SEQ_MODE_0000      0             17479  -8440  RISE       1
count_RNIRC5U2_15_LC_8_2_5/ltout  LogicCell40_SEQ_MODE_0000    583             18062  -6321  RISE       1
I__159/I                          CascadeMux                     0             18062  -6321  RISE       1
I__159/O                          CascadeMux                     0             18062  -6321  RISE       1
count_12_LC_8_2_6/in2             LogicCell40_SEQ_MODE_1000      0             18062  -6321  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__219/I                                                                  ClkMux                          0              9599  RISE       1
I__219/O                                                                  ClkMux                        887             10486  RISE       1
count_12_LC_8_2_6/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_9_LC_7_2_0/lcout
Path End         : ledZ0_LC_9_1_1/in3
Capture Clock    : ledZ0_LC_9_1_1/clk
Setup Constraint : 2235p
Path slack       : -6268p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                             -728
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11993

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       6384
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          18261
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__220/I                                                                  ClkMux                          0              9599  RISE       1
I__220/O                                                                  ClkMux                        887             10486  RISE       1
count_9_LC_7_2_0/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_9_LC_7_2_0/lcout            LogicCell40_SEQ_MODE_1000   1391             11877  -9222  RISE       2
I__130/I                          LocalMux                       0             11877  -8612  RISE       1
I__130/O                          LocalMux                    1099             12976  -8612  RISE       1
I__132/I                          InMux                          0             12976  -8612  RISE       1
I__132/O                          InMux                        662             13638  -8612  RISE       1
count_RNIOBUR_8_LC_8_1_3/in0      LogicCell40_SEQ_MODE_0000      0             13638  -8612  RISE       1
count_RNIOBUR_8_LC_8_1_3/ltout    LogicCell40_SEQ_MODE_0000    901             14539  -8612  FALL       1
I__111/I                          CascadeMux                     0             14539  -8612  FALL       1
I__111/O                          CascadeMux                     0             14539  -8612  FALL       1
count_RNITTD11_5_LC_8_1_4/in2     LogicCell40_SEQ_MODE_0000      0             14539  -8612  FALL       1
count_RNITTD11_5_LC_8_1_4/ltout   LogicCell40_SEQ_MODE_0000    781             15320  -6520  FALL       1
I__106/I                          CascadeMux                     0             15320  -6520  FALL       1
I__106/O                          CascadeMux                     0             15320  -6520  FALL       1
count_RNICTR52_12_LC_8_1_5/in2    LogicCell40_SEQ_MODE_0000      0             15320  -6520  FALL       1
count_RNICTR52_12_LC_8_1_5/lcout  LogicCell40_SEQ_MODE_0000   1179             16499  -6520  RISE       4
I__235/I                          LocalMux                       0             16499  -6268  RISE       1
I__235/O                          LocalMux                    1099             17598  -6268  RISE       1
I__239/I                          InMux                          0             17598  -6268  RISE       1
I__239/O                          InMux                        662             18261  -6268  RISE       1
ledZ0_LC_9_1_1/in3                LogicCell40_SEQ_MODE_1000      0             18261  -6268  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__216/I                                                                  ClkMux                          0              9599  RISE       1
I__216/O                                                                  ClkMux                        887             10486  RISE       1
ledZ0_LC_9_1_1/clk                                                        LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_8_1_1/lcout
Path End         : count_11_LC_7_2_2/in3
Capture Clock    : count_11_LC_7_2_2/clk
Setup Constraint : 2235p
Path slack       : -6042p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                             -728
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11993

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       6158
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          18035
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_1_LC_8_1_1/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_8_1_1/lcout                 LogicCell40_SEQ_MODE_1000   1391             11877  -12003  RISE       2
I__135/I                               LocalMux                       0             11877  -12003  RISE       1
I__135/O                               LocalMux                    1099             12976  -12003  RISE       1
I__137/I                               InMux                          0             12976  -12003  RISE       1
I__137/O                               InMux                        662             13638  -12003  RISE       1
un2_count_1_cry_1_c_LC_7_1_0/in1       LogicCell40_SEQ_MODE_0000      0             13638  -12003  RISE       1
un2_count_1_cry_1_c_LC_7_1_0/carryout  LogicCell40_SEQ_MODE_0000    675             14314  -12003  RISE       2
count_2_LC_7_1_1/carryin               LogicCell40_SEQ_MODE_1000      0             14314  -12003  RISE       1
count_2_LC_7_1_1/carryout              LogicCell40_SEQ_MODE_1000    278             14592  -12003  RISE       2
count_3_LC_7_1_2/carryin               LogicCell40_SEQ_MODE_1000      0             14592  -12003  RISE       1
count_3_LC_7_1_2/carryout              LogicCell40_SEQ_MODE_1000    278             14870  -12003  RISE       2
count_4_LC_7_1_3/carryin               LogicCell40_SEQ_MODE_1000      0             14870  -12003  RISE       1
count_4_LC_7_1_3/carryout              LogicCell40_SEQ_MODE_1000    278             15148  -12003  RISE       2
count_RNO_0_5_LC_7_1_4/carryin         LogicCell40_SEQ_MODE_0000      0             15148  -12003  RISE       1
count_RNO_0_5_LC_7_1_4/carryout        LogicCell40_SEQ_MODE_0000    278             15426  -12003  RISE       2
count_RNO_0_6_LC_7_1_5/carryin         LogicCell40_SEQ_MODE_0000      0             15426  -12003  RISE       1
count_RNO_0_6_LC_7_1_5/carryout        LogicCell40_SEQ_MODE_0000    278             15704  -12003  RISE       2
count_RNO_0_7_LC_7_1_6/carryin         LogicCell40_SEQ_MODE_0000      0             15704  -12003  RISE       1
count_RNO_0_7_LC_7_1_6/carryout        LogicCell40_SEQ_MODE_0000    278             15983  -12003  RISE       2
count_8_LC_7_1_7/carryin               LogicCell40_SEQ_MODE_1000      0             15983  -12003  RISE       1
count_8_LC_7_1_7/carryout              LogicCell40_SEQ_MODE_1000    278             16261  -12003  RISE       1
IN_MUX_bfv_7_2_0_/carryinitin          ICE_CARRY_IN_MUX               0             16261  -12003  RISE       1
IN_MUX_bfv_7_2_0_/carryinitout         ICE_CARRY_IN_MUX             556             16817  -12003  RISE       2
count_9_LC_7_2_0/carryin               LogicCell40_SEQ_MODE_1000      0             16817  -12003  RISE       1
count_9_LC_7_2_0/carryout              LogicCell40_SEQ_MODE_1000    278             17095  -12003  RISE       2
count_10_LC_7_2_1/carryin              LogicCell40_SEQ_MODE_1000      0             17095  -12003  RISE       1
count_10_LC_7_2_1/carryout             LogicCell40_SEQ_MODE_1000    278             17373  -12003  RISE       2
I__76/I                                InMux                          0             17373  -6043  RISE       1
I__76/O                                InMux                        662             18035  -6043  RISE       1
count_11_LC_7_2_2/in3                  LogicCell40_SEQ_MODE_1000      0             18035  -6043  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__220/I                                                                  ClkMux                          0              9599  RISE       1
I__220/O                                                                  ClkMux                        887             10486  RISE       1
count_11_LC_7_2_2/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_8_1_1/lcout
Path End         : count_10_LC_7_2_1/in3
Capture Clock    : count_10_LC_7_2_1/clk
Setup Constraint : 2235p
Path slack       : -5764p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                             -728
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11993

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       5880
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          17757
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_1_LC_8_1_1/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_8_1_1/lcout                 LogicCell40_SEQ_MODE_1000   1391             11877  -12003  RISE       2
I__135/I                               LocalMux                       0             11877  -12003  RISE       1
I__135/O                               LocalMux                    1099             12976  -12003  RISE       1
I__137/I                               InMux                          0             12976  -12003  RISE       1
I__137/O                               InMux                        662             13638  -12003  RISE       1
un2_count_1_cry_1_c_LC_7_1_0/in1       LogicCell40_SEQ_MODE_0000      0             13638  -12003  RISE       1
un2_count_1_cry_1_c_LC_7_1_0/carryout  LogicCell40_SEQ_MODE_0000    675             14314  -12003  RISE       2
count_2_LC_7_1_1/carryin               LogicCell40_SEQ_MODE_1000      0             14314  -12003  RISE       1
count_2_LC_7_1_1/carryout              LogicCell40_SEQ_MODE_1000    278             14592  -12003  RISE       2
count_3_LC_7_1_2/carryin               LogicCell40_SEQ_MODE_1000      0             14592  -12003  RISE       1
count_3_LC_7_1_2/carryout              LogicCell40_SEQ_MODE_1000    278             14870  -12003  RISE       2
count_4_LC_7_1_3/carryin               LogicCell40_SEQ_MODE_1000      0             14870  -12003  RISE       1
count_4_LC_7_1_3/carryout              LogicCell40_SEQ_MODE_1000    278             15148  -12003  RISE       2
count_RNO_0_5_LC_7_1_4/carryin         LogicCell40_SEQ_MODE_0000      0             15148  -12003  RISE       1
count_RNO_0_5_LC_7_1_4/carryout        LogicCell40_SEQ_MODE_0000    278             15426  -12003  RISE       2
count_RNO_0_6_LC_7_1_5/carryin         LogicCell40_SEQ_MODE_0000      0             15426  -12003  RISE       1
count_RNO_0_6_LC_7_1_5/carryout        LogicCell40_SEQ_MODE_0000    278             15704  -12003  RISE       2
count_RNO_0_7_LC_7_1_6/carryin         LogicCell40_SEQ_MODE_0000      0             15704  -12003  RISE       1
count_RNO_0_7_LC_7_1_6/carryout        LogicCell40_SEQ_MODE_0000    278             15983  -12003  RISE       2
count_8_LC_7_1_7/carryin               LogicCell40_SEQ_MODE_1000      0             15983  -12003  RISE       1
count_8_LC_7_1_7/carryout              LogicCell40_SEQ_MODE_1000    278             16261  -12003  RISE       1
IN_MUX_bfv_7_2_0_/carryinitin          ICE_CARRY_IN_MUX               0             16261  -12003  RISE       1
IN_MUX_bfv_7_2_0_/carryinitout         ICE_CARRY_IN_MUX             556             16817  -12003  RISE       2
count_9_LC_7_2_0/carryin               LogicCell40_SEQ_MODE_1000      0             16817  -12003  RISE       1
count_9_LC_7_2_0/carryout              LogicCell40_SEQ_MODE_1000    278             17095  -12003  RISE       2
I__77/I                                InMux                          0             17095  -5765  RISE       1
I__77/O                                InMux                        662             17757  -5765  RISE       1
count_10_LC_7_2_1/in3                  LogicCell40_SEQ_MODE_1000      0             17757  -5765  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__220/I                                                                  ClkMux                          0              9599  RISE       1
I__220/O                                                                  ClkMux                        887             10486  RISE       1
count_10_LC_7_2_1/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_19_LC_7_3_2/lcout
Path End         : count_5_LC_8_1_2/in0
Capture Clock    : count_5_LC_8_1_2/clk
Setup Constraint : 2235p
Path slack       : -5752p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                            -1232
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11489

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       5364
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          17241
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_19_LC_7_3_2/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_19_LC_7_3_2/lcout           LogicCell40_SEQ_MODE_1000   1391             11877  -8321  RISE       4
I__306/I                          LocalMux                       0             11877  -5751  RISE       1
I__306/O                          LocalMux                    1099             12976  -5751  RISE       1
I__310/I                          InMux                          0             12976  -5751  RISE       1
I__310/O                          InMux                        662             13638  -5751  RISE       1
count_RNI45JG1_15_LC_8_2_7/in0    LogicCell40_SEQ_MODE_0000      0             13638  -5751  RISE       1
count_RNI45JG1_15_LC_8_2_7/lcout  LogicCell40_SEQ_MODE_0000   1245             14883  -5751  RISE       5
I__259/I                          Odrv4                          0             14883  -5751  RISE       1
I__259/O                          Odrv4                        596             15479  -5751  RISE       1
I__262/I                          LocalMux                       0             15479  -5751  RISE       1
I__262/O                          LocalMux                    1099             16579  -5751  RISE       1
I__264/I                          InMux                          0             16579  -5751  RISE       1
I__264/O                          InMux                        662             17241  -5751  RISE       1
count_5_LC_8_1_2/in0              LogicCell40_SEQ_MODE_1000      0             17241  -5751  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_5_LC_8_1_2/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_19_LC_7_3_2/lcout
Path End         : count_7_LC_8_1_0/in0
Capture Clock    : count_7_LC_8_1_0/clk
Setup Constraint : 2235p
Path slack       : -5752p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                            -1232
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11489

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       5364
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          17241
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_19_LC_7_3_2/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_19_LC_7_3_2/lcout           LogicCell40_SEQ_MODE_1000   1391             11877  -8321  RISE       4
I__306/I                          LocalMux                       0             11877  -5751  RISE       1
I__306/O                          LocalMux                    1099             12976  -5751  RISE       1
I__310/I                          InMux                          0             12976  -5751  RISE       1
I__310/O                          InMux                        662             13638  -5751  RISE       1
count_RNI45JG1_15_LC_8_2_7/in0    LogicCell40_SEQ_MODE_0000      0             13638  -5751  RISE       1
count_RNI45JG1_15_LC_8_2_7/lcout  LogicCell40_SEQ_MODE_0000   1245             14883  -5751  RISE       5
I__259/I                          Odrv4                          0             14883  -5751  RISE       1
I__259/O                          Odrv4                        596             15479  -5751  RISE       1
I__262/I                          LocalMux                       0             15479  -5751  RISE       1
I__262/O                          LocalMux                    1099             16579  -5751  RISE       1
I__266/I                          InMux                          0             16579  -5751  RISE       1
I__266/O                          InMux                        662             17241  -5751  RISE       1
count_7_LC_8_1_0/in0              LogicCell40_SEQ_MODE_1000      0             17241  -5751  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_7_LC_8_1_0/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_22_LC_7_3_5/lcout
Path End         : count_13_LC_8_2_3/in2
Capture Clock    : count_13_LC_8_2_3/clk
Setup Constraint : 2235p
Path slack       : -5672p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                             -861
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11860

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       5655
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          17532
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_22_LC_7_3_5/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_22_LC_7_3_5/lcout           LogicCell40_SEQ_MODE_1000   1391             11877  -8692  RISE       2
I__278/I                          LocalMux                       0             11877  -8692  RISE       1
I__278/O                          LocalMux                    1099             12976  -8692  RISE       1
I__280/I                          InMux                          0             12976  -8692  RISE       1
I__280/O                          InMux                        662             13638  -8692  RISE       1
count_RNICVG41_22_LC_8_3_7/in0    LogicCell40_SEQ_MODE_0000      0             13638  -8692  RISE       1
count_RNICVG41_22_LC_8_3_7/lcout  LogicCell40_SEQ_MODE_0000   1245             14883  -8692  RISE       2
I__267/I                          LocalMux                       0             14883  -8692  RISE       1
I__267/O                          LocalMux                    1099             15983  -8692  RISE       1
I__269/I                          InMux                          0             15983  -8692  RISE       1
I__269/O                          InMux                        662             16645  -8692  RISE       1
count_RNIAEV82_17_LC_8_2_2/in1    LogicCell40_SEQ_MODE_0000      0             16645  -8692  RISE       1
count_RNIAEV82_17_LC_8_2_2/ltout  LogicCell40_SEQ_MODE_0000    887             17532  -5672  FALL       1
I__166/I                          CascadeMux                     0             17532  -5672  FALL       1
I__166/O                          CascadeMux                     0             17532  -5672  FALL       1
count_13_LC_8_2_3/in2             LogicCell40_SEQ_MODE_1000      0             17532  -5672  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__219/I                                                                  ClkMux                          0              9599  RISE       1
I__219/O                                                                  ClkMux                        887             10486  RISE       1
count_13_LC_8_2_3/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_19_LC_7_3_2/lcout
Path End         : count_6_LC_8_1_7/in1
Capture Clock    : count_6_LC_8_1_7/clk
Setup Constraint : 2235p
Path slack       : -5580p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                            -1060
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11661

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       5364
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          17241
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_19_LC_7_3_2/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_19_LC_7_3_2/lcout           LogicCell40_SEQ_MODE_1000   1391             11877  -8321  RISE       4
I__306/I                          LocalMux                       0             11877  -5751  RISE       1
I__306/O                          LocalMux                    1099             12976  -5751  RISE       1
I__310/I                          InMux                          0             12976  -5751  RISE       1
I__310/O                          InMux                        662             13638  -5751  RISE       1
count_RNI45JG1_15_LC_8_2_7/in0    LogicCell40_SEQ_MODE_0000      0             13638  -5751  RISE       1
count_RNI45JG1_15_LC_8_2_7/lcout  LogicCell40_SEQ_MODE_0000   1245             14883  -5751  RISE       5
I__259/I                          Odrv4                          0             14883  -5751  RISE       1
I__259/O                          Odrv4                        596             15479  -5751  RISE       1
I__262/I                          LocalMux                       0             15479  -5751  RISE       1
I__262/O                          LocalMux                    1099             16579  -5751  RISE       1
I__265/I                          InMux                          0             16579  -5579  RISE       1
I__265/O                          InMux                        662             17241  -5579  RISE       1
count_6_LC_8_1_7/in1              LogicCell40_SEQ_MODE_1000      0             17241  -5579  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_6_LC_8_1_7/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_8_1_1/lcout
Path End         : count_9_LC_7_2_0/in3
Capture Clock    : count_9_LC_7_2_0/clk
Setup Constraint : 2235p
Path slack       : -5486p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                             -728
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11993

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       5602
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          17479
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_1_LC_8_1_1/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_8_1_1/lcout                 LogicCell40_SEQ_MODE_1000   1391             11877  -12003  RISE       2
I__135/I                               LocalMux                       0             11877  -12003  RISE       1
I__135/O                               LocalMux                    1099             12976  -12003  RISE       1
I__137/I                               InMux                          0             12976  -12003  RISE       1
I__137/O                               InMux                        662             13638  -12003  RISE       1
un2_count_1_cry_1_c_LC_7_1_0/in1       LogicCell40_SEQ_MODE_0000      0             13638  -12003  RISE       1
un2_count_1_cry_1_c_LC_7_1_0/carryout  LogicCell40_SEQ_MODE_0000    675             14314  -12003  RISE       2
count_2_LC_7_1_1/carryin               LogicCell40_SEQ_MODE_1000      0             14314  -12003  RISE       1
count_2_LC_7_1_1/carryout              LogicCell40_SEQ_MODE_1000    278             14592  -12003  RISE       2
count_3_LC_7_1_2/carryin               LogicCell40_SEQ_MODE_1000      0             14592  -12003  RISE       1
count_3_LC_7_1_2/carryout              LogicCell40_SEQ_MODE_1000    278             14870  -12003  RISE       2
count_4_LC_7_1_3/carryin               LogicCell40_SEQ_MODE_1000      0             14870  -12003  RISE       1
count_4_LC_7_1_3/carryout              LogicCell40_SEQ_MODE_1000    278             15148  -12003  RISE       2
count_RNO_0_5_LC_7_1_4/carryin         LogicCell40_SEQ_MODE_0000      0             15148  -12003  RISE       1
count_RNO_0_5_LC_7_1_4/carryout        LogicCell40_SEQ_MODE_0000    278             15426  -12003  RISE       2
count_RNO_0_6_LC_7_1_5/carryin         LogicCell40_SEQ_MODE_0000      0             15426  -12003  RISE       1
count_RNO_0_6_LC_7_1_5/carryout        LogicCell40_SEQ_MODE_0000    278             15704  -12003  RISE       2
count_RNO_0_7_LC_7_1_6/carryin         LogicCell40_SEQ_MODE_0000      0             15704  -12003  RISE       1
count_RNO_0_7_LC_7_1_6/carryout        LogicCell40_SEQ_MODE_0000    278             15983  -12003  RISE       2
count_8_LC_7_1_7/carryin               LogicCell40_SEQ_MODE_1000      0             15983  -12003  RISE       1
count_8_LC_7_1_7/carryout              LogicCell40_SEQ_MODE_1000    278             16261  -12003  RISE       1
IN_MUX_bfv_7_2_0_/carryinitin          ICE_CARRY_IN_MUX               0             16261  -12003  RISE       1
IN_MUX_bfv_7_2_0_/carryinitout         ICE_CARRY_IN_MUX             556             16817  -12003  RISE       2
I__78/I                                InMux                          0             16817  -5487  RISE       1
I__78/O                                InMux                        662             17479  -5487  RISE       1
count_9_LC_7_2_0/in3                   LogicCell40_SEQ_MODE_1000      0             17479  -5487  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__220/I                                                                  ClkMux                          0              9599  RISE       1
I__220/O                                                                  ClkMux                        887             10486  RISE       1
count_9_LC_7_2_0/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_19_LC_7_3_2/lcout
Path End         : ledZ0_LC_9_1_1/in0
Capture Clock    : ledZ0_LC_9_1_1/clk
Setup Constraint : 2235p
Path slack       : -5156p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                            -1232
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11489

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       4768
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          16645
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_19_LC_7_3_2/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_19_LC_7_3_2/lcout           LogicCell40_SEQ_MODE_1000   1391             11877  -8321  RISE       4
I__306/I                          LocalMux                       0             11877  -5751  RISE       1
I__306/O                          LocalMux                    1099             12976  -5751  RISE       1
I__310/I                          InMux                          0             12976  -5751  RISE       1
I__310/O                          InMux                        662             13638  -5751  RISE       1
count_RNI45JG1_15_LC_8_2_7/in0    LogicCell40_SEQ_MODE_0000      0             13638  -5751  RISE       1
count_RNI45JG1_15_LC_8_2_7/lcout  LogicCell40_SEQ_MODE_0000   1245             14883  -5751  RISE       5
I__260/I                          LocalMux                       0             14883  -5155  RISE       1
I__260/O                          LocalMux                    1099             15983  -5155  RISE       1
I__263/I                          InMux                          0             15983  -5155  RISE       1
I__263/O                          InMux                        662             16645  -5155  RISE       1
ledZ0_LC_9_1_1/in0                LogicCell40_SEQ_MODE_1000      0             16645  -5155  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__216/I                                                                  ClkMux                          0              9599  RISE       1
I__216/O                                                                  ClkMux                        887             10486  RISE       1
ledZ0_LC_9_1_1/clk                                                        LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_18_LC_7_3_1/lcout
Path End         : count_20_LC_8_3_6/in0
Capture Clock    : count_20_LC_8_3_6/clk
Setup Constraint : 2235p
Path slack       : -5090p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                            -1232
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11489

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       4702
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          16579
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_18_LC_7_3_1/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_18_LC_7_3_1/lcout          LogicCell40_SEQ_MODE_1000   1391             11877  -8639  RISE       4
I__311/I                         LocalMux                       0             11877  -8639  RISE       1
I__311/O                         LocalMux                    1099             12976  -8639  RISE       1
I__314/I                         InMux                          0             12976  -8639  RISE       1
I__314/O                         InMux                        662             13638  -8639  RISE       1
I__318/I                         CascadeMux                     0             13638  -8639  RISE       1
I__318/O                         CascadeMux                     0             13638  -8639  RISE       1
count_RNILL9O_18_LC_8_3_4/in2    LogicCell40_SEQ_MODE_0000      0             13638  -8639  RISE       1
count_RNILL9O_18_LC_8_3_4/lcout  LogicCell40_SEQ_MODE_0000   1179             14817  -8639  RISE       6
I__294/I                         LocalMux                       0             14817  -5089  RISE       1
I__294/O                         LocalMux                    1099             15916  -5089  RISE       1
I__298/I                         InMux                          0             15916  -5089  RISE       1
I__298/O                         InMux                        662             16579  -5089  RISE       1
count_20_LC_8_3_6/in0            LogicCell40_SEQ_MODE_1000      0             16579  -5089  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__221/I                                                                  ClkMux                          0              9599  RISE       1
I__221/O                                                                  ClkMux                        887             10486  RISE       1
count_20_LC_8_3_6/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_18_LC_7_3_1/lcout
Path End         : count_13_LC_8_2_3/in0
Capture Clock    : count_13_LC_8_2_3/clk
Setup Constraint : 2235p
Path slack       : -5090p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                            -1232
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11489

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       4702
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          16579
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_18_LC_7_3_1/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_18_LC_7_3_1/lcout          LogicCell40_SEQ_MODE_1000   1391             11877  -8639  RISE       4
I__311/I                         LocalMux                       0             11877  -8639  RISE       1
I__311/O                         LocalMux                    1099             12976  -8639  RISE       1
I__314/I                         InMux                          0             12976  -8639  RISE       1
I__314/O                         InMux                        662             13638  -8639  RISE       1
I__318/I                         CascadeMux                     0             13638  -8639  RISE       1
I__318/O                         CascadeMux                     0             13638  -8639  RISE       1
count_RNILL9O_18_LC_8_3_4/in2    LogicCell40_SEQ_MODE_0000      0             13638  -8639  RISE       1
count_RNILL9O_18_LC_8_3_4/lcout  LogicCell40_SEQ_MODE_0000   1179             14817  -8639  RISE       6
I__293/I                         LocalMux                       0             14817  -8639  RISE       1
I__293/O                         LocalMux                    1099             15916  -8639  RISE       1
I__296/I                         InMux                          0             15916  -5089  RISE       1
I__296/O                         InMux                        662             16579  -5089  RISE       1
count_13_LC_8_2_3/in0            LogicCell40_SEQ_MODE_1000      0             16579  -5089  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__219/I                                                                  ClkMux                          0              9599  RISE       1
I__219/O                                                                  ClkMux                        887             10486  RISE       1
count_13_LC_8_2_3/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_18_LC_7_3_1/lcout
Path End         : count_21_LC_8_3_0/in0
Capture Clock    : count_21_LC_8_3_0/clk
Setup Constraint : 2235p
Path slack       : -5090p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                            -1232
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11489

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       4702
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          16579
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_18_LC_7_3_1/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_18_LC_7_3_1/lcout          LogicCell40_SEQ_MODE_1000   1391             11877  -8639  RISE       4
I__311/I                         LocalMux                       0             11877  -8639  RISE       1
I__311/O                         LocalMux                    1099             12976  -8639  RISE       1
I__314/I                         InMux                          0             12976  -8639  RISE       1
I__314/O                         InMux                        662             13638  -8639  RISE       1
I__318/I                         CascadeMux                     0             13638  -8639  RISE       1
I__318/O                         CascadeMux                     0             13638  -8639  RISE       1
count_RNILL9O_18_LC_8_3_4/in2    LogicCell40_SEQ_MODE_0000      0             13638  -8639  RISE       1
count_RNILL9O_18_LC_8_3_4/lcout  LogicCell40_SEQ_MODE_0000   1179             14817  -8639  RISE       6
I__294/I                         LocalMux                       0             14817  -5089  RISE       1
I__294/O                         LocalMux                    1099             15916  -5089  RISE       1
I__299/I                         InMux                          0             15916  -5089  RISE       1
I__299/O                         InMux                        662             16579  -5089  RISE       1
count_21_LC_8_3_0/in0            LogicCell40_SEQ_MODE_1000      0             16579  -5089  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__221/I                                                                  ClkMux                          0              9599  RISE       1
I__221/O                                                                  ClkMux                        887             10486  RISE       1
count_21_LC_8_3_0/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_8_1_1/lcout
Path End         : count_8_LC_7_1_7/in3
Capture Clock    : count_8_LC_7_1_7/clk
Setup Constraint : 2235p
Path slack       : -4652p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                             -728
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11993

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       4768
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          16645
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_1_LC_8_1_1/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_8_1_1/lcout                 LogicCell40_SEQ_MODE_1000   1391             11877  -12003  RISE       2
I__135/I                               LocalMux                       0             11877  -12003  RISE       1
I__135/O                               LocalMux                    1099             12976  -12003  RISE       1
I__137/I                               InMux                          0             12976  -12003  RISE       1
I__137/O                               InMux                        662             13638  -12003  RISE       1
un2_count_1_cry_1_c_LC_7_1_0/in1       LogicCell40_SEQ_MODE_0000      0             13638  -12003  RISE       1
un2_count_1_cry_1_c_LC_7_1_0/carryout  LogicCell40_SEQ_MODE_0000    675             14314  -12003  RISE       2
count_2_LC_7_1_1/carryin               LogicCell40_SEQ_MODE_1000      0             14314  -12003  RISE       1
count_2_LC_7_1_1/carryout              LogicCell40_SEQ_MODE_1000    278             14592  -12003  RISE       2
count_3_LC_7_1_2/carryin               LogicCell40_SEQ_MODE_1000      0             14592  -12003  RISE       1
count_3_LC_7_1_2/carryout              LogicCell40_SEQ_MODE_1000    278             14870  -12003  RISE       2
count_4_LC_7_1_3/carryin               LogicCell40_SEQ_MODE_1000      0             14870  -12003  RISE       1
count_4_LC_7_1_3/carryout              LogicCell40_SEQ_MODE_1000    278             15148  -12003  RISE       2
count_RNO_0_5_LC_7_1_4/carryin         LogicCell40_SEQ_MODE_0000      0             15148  -12003  RISE       1
count_RNO_0_5_LC_7_1_4/carryout        LogicCell40_SEQ_MODE_0000    278             15426  -12003  RISE       2
count_RNO_0_6_LC_7_1_5/carryin         LogicCell40_SEQ_MODE_0000      0             15426  -12003  RISE       1
count_RNO_0_6_LC_7_1_5/carryout        LogicCell40_SEQ_MODE_0000    278             15704  -12003  RISE       2
count_RNO_0_7_LC_7_1_6/carryin         LogicCell40_SEQ_MODE_0000      0             15704  -12003  RISE       1
count_RNO_0_7_LC_7_1_6/carryout        LogicCell40_SEQ_MODE_0000    278             15983  -12003  RISE       2
I__79/I                                InMux                          0             15983  -4652  RISE       1
I__79/O                                InMux                        662             16645  -4652  RISE       1
count_8_LC_7_1_7/in3                   LogicCell40_SEQ_MODE_1000      0             16645  -4652  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__218/I                                                                  ClkMux                          0              9599  RISE       1
I__218/O                                                                  ClkMux                        887             10486  RISE       1
count_8_LC_7_1_7/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_19_LC_7_3_2/lcout
Path End         : count_0_LC_8_1_6/in3
Capture Clock    : count_0_LC_8_1_6/clk
Setup Constraint : 2235p
Path slack       : -4652p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                             -728
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11993

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       4768
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          16645
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_19_LC_7_3_2/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_19_LC_7_3_2/lcout           LogicCell40_SEQ_MODE_1000   1391             11877  -8321  RISE       4
I__306/I                          LocalMux                       0             11877  -5751  RISE       1
I__306/O                          LocalMux                    1099             12976  -5751  RISE       1
I__310/I                          InMux                          0             12976  -5751  RISE       1
I__310/O                          InMux                        662             13638  -5751  RISE       1
count_RNI45JG1_15_LC_8_2_7/in0    LogicCell40_SEQ_MODE_0000      0             13638  -5751  RISE       1
count_RNI45JG1_15_LC_8_2_7/lcout  LogicCell40_SEQ_MODE_0000   1245             14883  -5751  RISE       5
I__258/I                          LocalMux                       0             14883  -4652  RISE       1
I__258/O                          LocalMux                    1099             15983  -4652  RISE       1
I__261/I                          InMux                          0             15983  -4652  RISE       1
I__261/O                          InMux                        662             16645  -4652  RISE       1
count_0_LC_8_1_6/in3              LogicCell40_SEQ_MODE_1000      0             16645  -4652  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_0_LC_8_1_6/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_18_LC_7_3_1/lcout
Path End         : count_12_LC_8_2_6/in3
Capture Clock    : count_12_LC_8_2_6/clk
Setup Constraint : 2235p
Path slack       : -4586p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                             -728
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11993

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       4702
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          16579
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_18_LC_7_3_1/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_18_LC_7_3_1/lcout          LogicCell40_SEQ_MODE_1000   1391             11877  -8639  RISE       4
I__311/I                         LocalMux                       0             11877  -8639  RISE       1
I__311/O                         LocalMux                    1099             12976  -8639  RISE       1
I__314/I                         InMux                          0             12976  -8639  RISE       1
I__314/O                         InMux                        662             13638  -8639  RISE       1
I__318/I                         CascadeMux                     0             13638  -8639  RISE       1
I__318/O                         CascadeMux                     0             13638  -8639  RISE       1
count_RNILL9O_18_LC_8_3_4/in2    LogicCell40_SEQ_MODE_0000      0             13638  -8639  RISE       1
count_RNILL9O_18_LC_8_3_4/lcout  LogicCell40_SEQ_MODE_0000   1179             14817  -8639  RISE       6
I__293/I                         LocalMux                       0             14817  -8639  RISE       1
I__293/O                         LocalMux                    1099             15916  -8639  RISE       1
I__297/I                         InMux                          0             15916  -4586  RISE       1
I__297/O                         InMux                        662             16579  -4586  RISE       1
count_12_LC_8_2_6/in3            LogicCell40_SEQ_MODE_1000      0             16579  -4586  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__219/I                                                                  ClkMux                          0              9599  RISE       1
I__219/O                                                                  ClkMux                        887             10486  RISE       1
count_12_LC_8_2_6/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_18_LC_7_3_1/lcout
Path End         : count_17_LC_8_3_3/in3
Capture Clock    : count_17_LC_8_3_3/clk
Setup Constraint : 2235p
Path slack       : -4586p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                             -728
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11993

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       4702
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          16579
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_18_LC_7_3_1/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_18_LC_7_3_1/lcout          LogicCell40_SEQ_MODE_1000   1391             11877  -8639  RISE       4
I__311/I                         LocalMux                       0             11877  -8639  RISE       1
I__311/O                         LocalMux                    1099             12976  -8639  RISE       1
I__314/I                         InMux                          0             12976  -8639  RISE       1
I__314/O                         InMux                        662             13638  -8639  RISE       1
I__318/I                         CascadeMux                     0             13638  -8639  RISE       1
I__318/O                         CascadeMux                     0             13638  -8639  RISE       1
count_RNILL9O_18_LC_8_3_4/in2    LogicCell40_SEQ_MODE_0000      0             13638  -8639  RISE       1
count_RNILL9O_18_LC_8_3_4/lcout  LogicCell40_SEQ_MODE_0000   1179             14817  -8639  RISE       6
I__294/I                         LocalMux                       0             14817  -5089  RISE       1
I__294/O                         LocalMux                    1099             15916  -5089  RISE       1
I__300/I                         InMux                          0             15916  -4586  RISE       1
I__300/O                         InMux                        662             16579  -4586  RISE       1
count_17_LC_8_3_3/in3            LogicCell40_SEQ_MODE_1000      0             16579  -4586  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__221/I                                                                  ClkMux                          0              9599  RISE       1
I__221/O                                                                  ClkMux                        887             10486  RISE       1
count_17_LC_8_3_3/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_9_LC_7_2_0/lcout
Path End         : count_0_LC_8_1_6/in2
Capture Clock    : count_0_LC_8_1_6/clk
Setup Constraint : 2235p
Path slack       : -4281p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                             -980
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11741

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       4145
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          16022
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__220/I                                                                  ClkMux                          0              9599  RISE       1
I__220/O                                                                  ClkMux                        887             10486  RISE       1
count_9_LC_7_2_0/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_9_LC_7_2_0/lcout            LogicCell40_SEQ_MODE_1000   1391             11877  -9222  RISE       2
I__130/I                          LocalMux                       0             11877  -8612  RISE       1
I__130/O                          LocalMux                    1099             12976  -8612  RISE       1
I__132/I                          InMux                          0             12976  -8612  RISE       1
I__132/O                          InMux                        662             13638  -8612  RISE       1
count_RNIOBUR_8_LC_8_1_3/in0      LogicCell40_SEQ_MODE_0000      0             13638  -8612  RISE       1
count_RNIOBUR_8_LC_8_1_3/ltout    LogicCell40_SEQ_MODE_0000    901             14539  -8612  FALL       1
I__111/I                          CascadeMux                     0             14539  -8612  FALL       1
I__111/O                          CascadeMux                     0             14539  -8612  FALL       1
count_RNITTD11_5_LC_8_1_4/in2     LogicCell40_SEQ_MODE_0000      0             14539  -8612  FALL       1
count_RNITTD11_5_LC_8_1_4/ltout   LogicCell40_SEQ_MODE_0000    781             15320  -6520  FALL       1
I__106/I                          CascadeMux                     0             15320  -6520  FALL       1
I__106/O                          CascadeMux                     0             15320  -6520  FALL       1
count_RNICTR52_12_LC_8_1_5/in2    LogicCell40_SEQ_MODE_0000      0             15320  -6520  FALL       1
count_RNICTR52_12_LC_8_1_5/ltout  LogicCell40_SEQ_MODE_0000    702             16022  -4281  RISE       1
I__105/I                          CascadeMux                     0             16022  -4281  RISE       1
I__105/O                          CascadeMux                     0             16022  -4281  RISE       1
count_0_LC_8_1_6/in2              LogicCell40_SEQ_MODE_1000      0             16022  -4281  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_0_LC_8_1_6/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_8_1_1/lcout
Path End         : count_4_LC_7_1_3/in3
Capture Clock    : count_4_LC_7_1_3/clk
Setup Constraint : 2235p
Path slack       : -3539p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                             -728
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11993

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       3655
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          15532
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_1_LC_8_1_1/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_8_1_1/lcout                 LogicCell40_SEQ_MODE_1000   1391             11877  -12003  RISE       2
I__135/I                               LocalMux                       0             11877  -12003  RISE       1
I__135/O                               LocalMux                    1099             12976  -12003  RISE       1
I__137/I                               InMux                          0             12976  -12003  RISE       1
I__137/O                               InMux                        662             13638  -12003  RISE       1
un2_count_1_cry_1_c_LC_7_1_0/in1       LogicCell40_SEQ_MODE_0000      0             13638  -12003  RISE       1
un2_count_1_cry_1_c_LC_7_1_0/carryout  LogicCell40_SEQ_MODE_0000    675             14314  -12003  RISE       2
count_2_LC_7_1_1/carryin               LogicCell40_SEQ_MODE_1000      0             14314  -12003  RISE       1
count_2_LC_7_1_1/carryout              LogicCell40_SEQ_MODE_1000    278             14592  -12003  RISE       2
count_3_LC_7_1_2/carryin               LogicCell40_SEQ_MODE_1000      0             14592  -12003  RISE       1
count_3_LC_7_1_2/carryout              LogicCell40_SEQ_MODE_1000    278             14870  -12003  RISE       2
I__58/I                                InMux                          0             14870  -3540  RISE       1
I__58/O                                InMux                        662             15532  -3540  RISE       1
count_4_LC_7_1_3/in3                   LogicCell40_SEQ_MODE_1000      0             15532  -3540  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__218/I                                                                  ClkMux                          0              9599  RISE       1
I__218/O                                                                  ClkMux                        887             10486  RISE       1
count_4_LC_7_1_3/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_8_1_1/lcout
Path End         : count_3_LC_7_1_2/in3
Capture Clock    : count_3_LC_7_1_2/clk
Setup Constraint : 2235p
Path slack       : -3261p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                             -728
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11993

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       3377
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          15254
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_1_LC_8_1_1/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_8_1_1/lcout                 LogicCell40_SEQ_MODE_1000   1391             11877  -12003  RISE       2
I__135/I                               LocalMux                       0             11877  -12003  RISE       1
I__135/O                               LocalMux                    1099             12976  -12003  RISE       1
I__137/I                               InMux                          0             12976  -12003  RISE       1
I__137/O                               InMux                        662             13638  -12003  RISE       1
un2_count_1_cry_1_c_LC_7_1_0/in1       LogicCell40_SEQ_MODE_0000      0             13638  -12003  RISE       1
un2_count_1_cry_1_c_LC_7_1_0/carryout  LogicCell40_SEQ_MODE_0000    675             14314  -12003  RISE       2
count_2_LC_7_1_1/carryin               LogicCell40_SEQ_MODE_1000      0             14314  -12003  RISE       1
count_2_LC_7_1_1/carryout              LogicCell40_SEQ_MODE_1000    278             14592  -12003  RISE       2
I__61/I                                InMux                          0             14592  -3261  RISE       1
I__61/O                                InMux                        662             15254  -3261  RISE       1
count_3_LC_7_1_2/in3                   LogicCell40_SEQ_MODE_1000      0             15254  -3261  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__218/I                                                                  ClkMux                          0              9599  RISE       1
I__218/O                                                                  ClkMux                        887             10486  RISE       1
count_3_LC_7_1_2/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_8_1_1/lcout
Path End         : count_2_LC_7_1_1/in3
Capture Clock    : count_2_LC_7_1_1/clk
Setup Constraint : 2235p
Path slack       : -2983p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                             -728
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11993

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       3099
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          14976
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_1_LC_8_1_1/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_8_1_1/lcout                 LogicCell40_SEQ_MODE_1000   1391             11877  -12003  RISE       2
I__135/I                               LocalMux                       0             11877  -12003  RISE       1
I__135/O                               LocalMux                    1099             12976  -12003  RISE       1
I__137/I                               InMux                          0             12976  -12003  RISE       1
I__137/O                               InMux                        662             13638  -12003  RISE       1
un2_count_1_cry_1_c_LC_7_1_0/in1       LogicCell40_SEQ_MODE_0000      0             13638  -12003  RISE       1
un2_count_1_cry_1_c_LC_7_1_0/carryout  LogicCell40_SEQ_MODE_0000    675             14314  -12003  RISE       2
I__64/I                                InMux                          0             14314  -2983  RISE       1
I__64/O                                InMux                        662             14976  -2983  RISE       1
count_2_LC_7_1_1/in3                   LogicCell40_SEQ_MODE_1000      0             14976  -2983  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__218/I                                                                  ClkMux                          0              9599  RISE       1
I__218/O                                                                  ClkMux                        887             10486  RISE       1
count_2_LC_7_1_1/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_18_LC_7_3_1/lcout
Path End         : count_14_LC_8_3_5/in2
Capture Clock    : count_14_LC_8_3_5/clk
Setup Constraint : 2235p
Path slack       : -2599p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                             -980
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11741

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       2463
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          14340
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_18_LC_7_3_1/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_18_LC_7_3_1/lcout          LogicCell40_SEQ_MODE_1000   1391             11877  -8639  RISE       4
I__311/I                         LocalMux                       0             11877  -8639  RISE       1
I__311/O                         LocalMux                    1099             12976  -8639  RISE       1
I__314/I                         InMux                          0             12976  -8639  RISE       1
I__314/O                         InMux                        662             13638  -8639  RISE       1
I__318/I                         CascadeMux                     0             13638  -8639  RISE       1
I__318/O                         CascadeMux                     0             13638  -8639  RISE       1
count_RNILL9O_18_LC_8_3_4/in2    LogicCell40_SEQ_MODE_0000      0             13638  -8639  RISE       1
count_RNILL9O_18_LC_8_3_4/ltout  LogicCell40_SEQ_MODE_0000    702             14340  -2599  RISE       1
I__301/I                         CascadeMux                     0             14340  -2599  RISE       1
I__301/O                         CascadeMux                     0             14340  -2599  RISE       1
count_14_LC_8_3_5/in2            LogicCell40_SEQ_MODE_1000      0             14340  -2599  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__221/I                                                                  ClkMux                          0              9599  RISE       1
I__221/O                                                                  ClkMux                        887             10486  RISE       1
count_14_LC_8_3_5/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_8_1_6/lcout
Path End         : count_0_LC_8_1_6/in0
Capture Clock    : count_0_LC_8_1_6/clk
Setup Constraint : 2235p
Path slack       : -2149p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                            -1232
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11489

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1761
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13638
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_0_LC_8_1_6/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_8_1_6/lcout  LogicCell40_SEQ_MODE_1000   1391             11877  -11937  RISE       3
I__100/I                LocalMux                       0             11877  -2149  RISE       1
I__100/O                LocalMux                    1099             12976  -2149  RISE       1
I__103/I                InMux                          0             12976  -2149  RISE       1
I__103/O                InMux                        662             13638  -2149  RISE       1
count_0_LC_8_1_6/in0    LogicCell40_SEQ_MODE_1000      0             13638  -2149  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_0_LC_8_1_6/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_16_LC_7_2_7/lcout
Path End         : count_16_LC_7_2_7/in1
Capture Clock    : count_16_LC_7_2_7/clk
Setup Constraint : 2235p
Path slack       : -1977p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                            -1060
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11661

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1761
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13638
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__220/I                                                                  ClkMux                          0              9599  RISE       1
I__220/O                                                                  ClkMux                        887             10486  RISE       1
count_16_LC_7_2_7/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_16_LC_7_2_7/lcout  LogicCell40_SEQ_MODE_1000   1391             11877  -7275  RISE       4
I__153/I                 LocalMux                       0             11877  -7275  RISE       1
I__153/O                 LocalMux                    1099             12976  -7275  RISE       1
I__155/I                 InMux                          0             12976  -7275  RISE       1
I__155/O                 InMux                        662             13638  -7275  RISE       1
count_16_LC_7_2_7/in1    LogicCell40_SEQ_MODE_1000      0             13638  -1977  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__220/I                                                                  ClkMux                          0              9599  RISE       1
I__220/O                                                                  ClkMux                        887             10486  RISE       1
count_16_LC_7_2_7/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_15_LC_7_2_6/lcout
Path End         : count_15_LC_7_2_6/in1
Capture Clock    : count_15_LC_7_2_6/clk
Setup Constraint : 2235p
Path slack       : -1977p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                            -1060
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11661

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1761
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13638
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__220/I                                                                  ClkMux                          0              9599  RISE       1
I__220/O                                                                  ClkMux                        887             10486  RISE       1
count_15_LC_7_2_6/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_15_LC_7_2_6/lcout  LogicCell40_SEQ_MODE_1000   1391             11877  -7553  RISE       4
I__146/I                 LocalMux                       0             11877  -7553  RISE       1
I__146/O                 LocalMux                    1099             12976  -7553  RISE       1
I__148/I                 InMux                          0             12976  -7553  RISE       1
I__148/O                 InMux                        662             13638  -7553  RISE       1
count_15_LC_7_2_6/in1    LogicCell40_SEQ_MODE_1000      0             13638  -1977  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__220/I                                                                  ClkMux                          0              9599  RISE       1
I__220/O                                                                  ClkMux                        887             10486  RISE       1
count_15_LC_7_2_6/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_11_LC_7_2_2/lcout
Path End         : count_11_LC_7_2_2/in1
Capture Clock    : count_11_LC_7_2_2/clk
Setup Constraint : 2235p
Path slack       : -1977p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                            -1060
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11661

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1761
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13638
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__220/I                                                                  ClkMux                          0              9599  RISE       1
I__220/O                                                                  ClkMux                        887             10486  RISE       1
count_11_LC_7_2_2/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_11_LC_7_2_2/lcout  LogicCell40_SEQ_MODE_1000   1391             11877  -8665  RISE       2
I__117/I                 LocalMux                       0             11877  -8665  RISE       1
I__117/O                 LocalMux                    1099             12976  -8665  RISE       1
I__119/I                 InMux                          0             12976  -8665  RISE       1
I__119/O                 InMux                        662             13638  -8665  RISE       1
count_11_LC_7_2_2/in1    LogicCell40_SEQ_MODE_1000      0             13638  -1977  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__220/I                                                                  ClkMux                          0              9599  RISE       1
I__220/O                                                                  ClkMux                        887             10486  RISE       1
count_11_LC_7_2_2/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_10_LC_7_2_1/lcout
Path End         : count_10_LC_7_2_1/in1
Capture Clock    : count_10_LC_7_2_1/clk
Setup Constraint : 2235p
Path slack       : -1977p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                            -1060
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11661

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1761
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13638
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__220/I                                                                  ClkMux                          0              9599  RISE       1
I__220/O                                                                  ClkMux                        887             10486  RISE       1
count_10_LC_7_2_1/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_10_LC_7_2_1/lcout  LogicCell40_SEQ_MODE_1000   1391             11877  -8943  RISE       2
I__120/I                 LocalMux                       0             11877  -8943  RISE       1
I__120/O                 LocalMux                    1099             12976  -8943  RISE       1
I__122/I                 InMux                          0             12976  -8943  RISE       1
I__122/O                 InMux                        662             13638  -8943  RISE       1
count_10_LC_7_2_1/in1    LogicCell40_SEQ_MODE_1000      0             13638  -1977  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__220/I                                                                  ClkMux                          0              9599  RISE       1
I__220/O                                                                  ClkMux                        887             10486  RISE       1
count_10_LC_7_2_1/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_8_LC_7_1_7/lcout
Path End         : count_8_LC_7_1_7/in1
Capture Clock    : count_8_LC_7_1_7/clk
Setup Constraint : 2235p
Path slack       : -1977p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                            -1060
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11661

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1761
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13638
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__218/I                                                                  ClkMux                          0              9599  RISE       1
I__218/O                                                                  ClkMux                        887             10486  RISE       1
count_8_LC_7_1_7/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_8_LC_7_1_7/lcout  LogicCell40_SEQ_MODE_1000   1391             11877  -10056  RISE       2
I__125/I                LocalMux                       0             11877  -10056  RISE       1
I__125/O                LocalMux                    1099             12976  -10056  RISE       1
I__127/I                InMux                          0             12976  -10056  RISE       1
I__127/O                InMux                        662             13638  -10056  RISE       1
count_8_LC_7_1_7/in1    LogicCell40_SEQ_MODE_1000      0             13638  -1977  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__218/I                                                                  ClkMux                          0              9599  RISE       1
I__218/O                                                                  ClkMux                        887             10486  RISE       1
count_8_LC_7_1_7/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_4_LC_7_1_3/lcout
Path End         : count_4_LC_7_1_3/in1
Capture Clock    : count_4_LC_7_1_3/clk
Setup Constraint : 2235p
Path slack       : -1977p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                            -1060
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11661

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1761
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13638
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__218/I                                                                  ClkMux                          0              9599  RISE       1
I__218/O                                                                  ClkMux                        887             10486  RISE       1
count_4_LC_7_1_3/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_4_LC_7_1_3/lcout  LogicCell40_SEQ_MODE_1000   1391             11877  -11168  RISE       1
I__59/I                 LocalMux                       0             11877  -11168  RISE       1
I__59/O                 LocalMux                    1099             12976  -11168  RISE       1
I__60/I                 InMux                          0             12976  -11168  RISE       1
I__60/O                 InMux                        662             13638  -11168  RISE       1
count_4_LC_7_1_3/in1    LogicCell40_SEQ_MODE_1000      0             13638  -1977  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__218/I                                                                  ClkMux                          0              9599  RISE       1
I__218/O                                                                  ClkMux                        887             10486  RISE       1
count_4_LC_7_1_3/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_3_LC_7_1_2/lcout
Path End         : count_3_LC_7_1_2/in1
Capture Clock    : count_3_LC_7_1_2/clk
Setup Constraint : 2235p
Path slack       : -1977p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                            -1060
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11661

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1761
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13638
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__218/I                                                                  ClkMux                          0              9599  RISE       1
I__218/O                                                                  ClkMux                        887             10486  RISE       1
count_3_LC_7_1_2/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_3_LC_7_1_2/lcout  LogicCell40_SEQ_MODE_1000   1391             11877  -11447  RISE       1
I__62/I                 LocalMux                       0             11877  -11447  RISE       1
I__62/O                 LocalMux                    1099             12976  -11447  RISE       1
I__63/I                 InMux                          0             12976  -11447  RISE       1
I__63/O                 InMux                        662             13638  -11447  RISE       1
count_3_LC_7_1_2/in1    LogicCell40_SEQ_MODE_1000      0             13638  -1977  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__218/I                                                                  ClkMux                          0              9599  RISE       1
I__218/O                                                                  ClkMux                        887             10486  RISE       1
count_3_LC_7_1_2/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_2_LC_7_1_1/lcout
Path End         : count_2_LC_7_1_1/in1
Capture Clock    : count_2_LC_7_1_1/clk
Setup Constraint : 2235p
Path slack       : -1977p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                            -1060
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11661

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1761
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13638
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__218/I                                                                  ClkMux                          0              9599  RISE       1
I__218/O                                                                  ClkMux                        887             10486  RISE       1
count_2_LC_7_1_1/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_2_LC_7_1_1/lcout  LogicCell40_SEQ_MODE_1000   1391             11877  -11725  RISE       1
I__65/I                 LocalMux                       0             11877  -11725  RISE       1
I__65/O                 LocalMux                    1099             12976  -11725  RISE       1
I__66/I                 InMux                          0             12976  -11725  RISE       1
I__66/O                 InMux                        662             13638  -11725  RISE       1
count_2_LC_7_1_1/in1    LogicCell40_SEQ_MODE_1000      0             13638  -1977  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__218/I                                                                  ClkMux                          0              9599  RISE       1
I__218/O                                                                  ClkMux                        887             10486  RISE       1
count_2_LC_7_1_1/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_8_1_6/lcout
Path End         : count_1_LC_8_1_1/in1
Capture Clock    : count_1_LC_8_1_1/clk
Setup Constraint : 2235p
Path slack       : -1977p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                            -1060
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11661

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1761
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13638
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_0_LC_8_1_6/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_8_1_6/lcout  LogicCell40_SEQ_MODE_1000   1391             11877  -11937  RISE       3
I__100/I                LocalMux                       0             11877  -2149  RISE       1
I__100/O                LocalMux                    1099             12976  -2149  RISE       1
I__102/I                InMux                          0             12976  -1977  RISE       1
I__102/O                InMux                        662             13638  -1977  RISE       1
count_1_LC_8_1_1/in1    LogicCell40_SEQ_MODE_1000      0             13638  -1977  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_1_LC_8_1_1/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_9_LC_7_2_0/lcout
Path End         : count_9_LC_7_2_0/in1
Capture Clock    : count_9_LC_7_2_0/clk
Setup Constraint : 2235p
Path slack       : -1977p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                            -1060
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11661

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1761
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13638
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__220/I                                                                  ClkMux                          0              9599  RISE       1
I__220/O                                                                  ClkMux                        887             10486  RISE       1
count_9_LC_7_2_0/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_9_LC_7_2_0/lcout  LogicCell40_SEQ_MODE_1000   1391             11877  -9222  RISE       2
I__129/I                LocalMux                       0             11877  -9222  RISE       1
I__129/O                LocalMux                    1099             12976  -9222  RISE       1
I__131/I                InMux                          0             12976  -9222  RISE       1
I__131/O                InMux                        662             13638  -9222  RISE       1
count_9_LC_7_2_0/in1    LogicCell40_SEQ_MODE_1000      0             13638  -1977  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__220/I                                                                  ClkMux                          0              9599  RISE       1
I__220/O                                                                  ClkMux                        887             10486  RISE       1
count_9_LC_7_2_0/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_22_LC_7_3_5/lcout
Path End         : count_22_LC_7_3_5/in1
Capture Clock    : count_22_LC_7_3_5/clk
Setup Constraint : 2235p
Path slack       : -1977p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                            -1060
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11661

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1761
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13638
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_22_LC_7_3_5/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_22_LC_7_3_5/lcout  LogicCell40_SEQ_MODE_1000   1391             11877  -8692  RISE       2
I__279/I                 LocalMux                       0             11877  -1977  RISE       1
I__279/O                 LocalMux                    1099             12976  -1977  RISE       1
I__281/I                 InMux                          0             12976  -1977  RISE       1
I__281/O                 InMux                        662             13638  -1977  RISE       1
count_22_LC_7_3_5/in1    LogicCell40_SEQ_MODE_1000      0             13638  -1977  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_22_LC_7_3_5/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_19_LC_7_3_2/lcout
Path End         : count_19_LC_7_3_2/in1
Capture Clock    : count_19_LC_7_3_2/clk
Setup Constraint : 2235p
Path slack       : -1977p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                            -1060
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11661

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1761
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13638
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_19_LC_7_3_2/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_19_LC_7_3_2/lcout  LogicCell40_SEQ_MODE_1000   1391             11877  -8321  RISE       4
I__305/I                 LocalMux                       0             11877  -5884  RISE       1
I__305/O                 LocalMux                    1099             12976  -5884  RISE       1
I__308/I                 InMux                          0             12976  -5884  RISE       1
I__308/O                 InMux                        662             13638  -5884  RISE       1
count_19_LC_7_3_2/in1    LogicCell40_SEQ_MODE_1000      0             13638  -1977  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_19_LC_7_3_2/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_18_LC_7_3_1/lcout
Path End         : count_18_LC_7_3_1/in1
Capture Clock    : count_18_LC_7_3_1/clk
Setup Constraint : 2235p
Path slack       : -1977p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                            -1060
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11661

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1761
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13638
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_18_LC_7_3_1/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_18_LC_7_3_1/lcout  LogicCell40_SEQ_MODE_1000   1391             11877  -8639  RISE       4
I__312/I                 LocalMux                       0             11877  -6162  RISE       1
I__312/O                 LocalMux                    1099             12976  -6162  RISE       1
I__315/I                 InMux                          0             12976  -6162  RISE       1
I__315/O                 InMux                        662             13638  -6162  RISE       1
count_18_LC_7_3_1/in1    LogicCell40_SEQ_MODE_1000      0             13638  -1977  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_18_LC_7_3_1/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ledZ0_LC_9_1_1/lcout
Path End         : ledZ0_LC_9_1_1/in2
Capture Clock    : ledZ0_LC_9_1_1/clk
Setup Constraint : 2235p
Path slack       : -1897p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                             -980
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11741

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1761
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13638
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__216/I                                                                  ClkMux                          0              9599  RISE       1
I__216/O                                                                  ClkMux                        887             10486  RISE       1
ledZ0_LC_9_1_1/clk                                                        LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
ledZ0_LC_9_1_1/lcout  LogicCell40_SEQ_MODE_1000   1391             11877  -1897  RISE       2
I__226/I              LocalMux                       0             11877  -1897  RISE       1
I__226/O              LocalMux                    1099             12976  -1897  RISE       1
I__228/I              InMux                          0             12976  -1897  RISE       1
I__228/O              InMux                        662             13638  -1897  RISE       1
I__230/I              CascadeMux                     0             13638  -1897  RISE       1
I__230/O              CascadeMux                     0             13638  -1897  RISE       1
ledZ0_LC_9_1_1/in2    LogicCell40_SEQ_MODE_1000      0             13638  -1897  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__216/I                                                                  ClkMux                          0              9599  RISE       1
I__216/O                                                                  ClkMux                        887             10486  RISE       1
ledZ0_LC_9_1_1/clk                                                        LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_8_1_1/lcout
Path End         : count_1_LC_8_1_1/in3
Capture Clock    : count_1_LC_8_1_1/clk
Setup Constraint : 2235p
Path slack       : -1645p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)    2235
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                             -728
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          11993

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1761
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13638
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_1_LC_8_1_1/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_8_1_1/lcout  LogicCell40_SEQ_MODE_1000   1391             11877  -12003  RISE       2
I__136/I                LocalMux                       0             11877  -1646  RISE       1
I__136/O                LocalMux                    1099             12976  -1646  RISE       1
I__138/I                InMux                          0             12976  -1646  RISE       1
I__138/O                InMux                        662             13638  -1646  RISE       1
count_1_LC_8_1_1/in3    LogicCell40_SEQ_MODE_1000      0             13638  -1646  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_1_LC_8_1_1/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ledZ0_LC_9_1_1/lcout
Path End         : led
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       5558
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          17435
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__216/I                                                                  ClkMux                          0              9599  RISE       1
I__216/O                                                                  ClkMux                        887             10486  RISE       1
ledZ0_LC_9_1_1/clk                                                        LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
ledZ0_LC_9_1_1/lcout           LogicCell40_SEQ_MODE_1000   1391             11877   +INF  RISE       2
I__227/I                       Odrv4                          0             11877   +INF  RISE       1
I__227/O                       Odrv4                        596             12473   +INF  RISE       1
I__229/I                       Span4Mux_s0_v                  0             12473   +INF  RISE       1
I__229/O                       Span4Mux_s0_v                344             12817   +INF  RISE       1
I__231/I                       LocalMux                       0             12817   +INF  RISE       1
I__231/O                       LocalMux                    1099             13916   +INF  RISE       1
I__232/I                       IoInMux                        0             13916   +INF  RISE       1
I__232/O                       IoInMux                      662             14579   +INF  RISE       1
led_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0             14579   +INF  RISE       1
led_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001       768             15347   +INF  FALL       1
led_obuf_iopad/DIN             IO_PAD                         0             15347   +INF  FALL       1
led_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088             17435   +INF  FALL       1
led                            Blink                          0             17435   +INF  FALL       1


++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ref_clk
Path End         : clk
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Launch Clock Source Latency                                              0
+ Data Path Delay                                                      17618
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          17618
 
Data path
pin name                                                                  model name                  delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  -----  ----  ------
ref_clk                                                                   Blink                           0                 0   COMP  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0   COMP  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510   COMP  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510   COMP  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228    N/A  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228   COMP  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A    N/A  
I__69/I                                                                   Odrv12                          0              3228   COMP  RISE       1
I__69/O                                                                   Odrv12                       1073              4301   COMP  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301   COMP  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281   COMP  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281   COMP  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996   COMP  RISE       1
I__72/I                                                                   LocalMux                        0              5996   COMP  RISE       1
I__72/O                                                                   LocalMux                     1099              7095   COMP  RISE       1
I__73/I                                                                   IoInMux                         0              7095   COMP  RISE       1
I__73/O                                                                   IoInMux                       662              7758   COMP  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758   COMP  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347   COMP  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347   COMP  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347   COMP  RISE       1
I__215/I                                                                  GlobalMux                       0              9347   COMP  RISE       1
I__215/O                                                                  GlobalMux                     252              9599   COMP  RISE       1
I__222/I                                                                  Glb2LocalMux                    0              9599   +INF  RISE       1
I__222/O                                                                  Glb2LocalMux                  583             10181   +INF  RISE       1
I__224/I                                                                  LocalMux                        0             10181   +INF  RISE       1
I__224/O                                                                  LocalMux                     1099             11281   +INF  RISE       1
I__225/I                                                                  InMux                           0             11281   +INF  RISE       1
I__225/O                                                                  InMux                         662             11943   +INF  RISE       1
GB_BUFFER_clk_c_g_THRU_LUT4_0_LC_5_1_6/in0                                LogicCell40_SEQ_MODE_0000       0             11943   +INF  RISE       1
GB_BUFFER_clk_c_g_THRU_LUT4_0_LC_5_1_6/lcout                              LogicCell40_SEQ_MODE_0000    1245             13188   +INF  RISE       1
I__67/I                                                                   LocalMux                        0             13188   +INF  RISE       1
I__67/O                                                                   LocalMux                     1099             14287   +INF  RISE       1
I__68/I                                                                   IoInMux                         0             14287   +INF  RISE       1
I__68/O                                                                   IoInMux                       662             14949   +INF  RISE       1
clk_obuf_preio/DOUT0                                                      PRE_IO_PIN_TYPE_011001          0             14949   +INF  RISE       1
clk_obuf_preio/PADOUT                                                     PRE_IO_PIN_TYPE_011001        755             15704   +INF  RISE       1
clk_obuf_iopad/DIN                                                        IO_PAD                          0             15704   +INF  RISE       1
clk_obuf_iopad/PACKAGEPIN:out                                             IO_PAD                       1914             17618   +INF  RISE       1
clk                                                                       Blink                           0             17618   +INF  RISE       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ledZ0_LC_9_1_1/lcout
Path End         : ledZ0_LC_9_1_1/in2
Capture Clock    : ledZ0_LC_9_1_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1271
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13148
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__216/I                                                                  ClkMux                          0              9599  RISE       1
I__216/O                                                                  ClkMux                        887             10486  RISE       1
ledZ0_LC_9_1_1/clk                                                        LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
ledZ0_LC_9_1_1/lcout  LogicCell40_SEQ_MODE_1000   1391             11877   2662  FALL       2
I__226/I              LocalMux                       0             11877   2662  FALL       1
I__226/O              LocalMux                     768             12645   2662  FALL       1
I__228/I              InMux                          0             12645   2662  FALL       1
I__228/O              InMux                        503             13148   2662  FALL       1
I__230/I              CascadeMux                     0             13148   2662  FALL       1
I__230/O              CascadeMux                     0             13148   2662  FALL       1
ledZ0_LC_9_1_1/in2    LogicCell40_SEQ_MODE_1000      0             13148   2662  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__216/I                                                                  ClkMux                          0              9599  RISE       1
I__216/O                                                                  ClkMux                        887             10486  RISE       1
ledZ0_LC_9_1_1/clk                                                        LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_8_1_6/lcout
Path End         : count_1_LC_8_1_1/in1
Capture Clock    : count_1_LC_8_1_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1271
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13148
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_0_LC_8_1_6/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_8_1_6/lcout  LogicCell40_SEQ_MODE_1000   1391             11877   2662  FALL       3
I__100/I                LocalMux                       0             11877   2662  FALL       1
I__100/O                LocalMux                     768             12645   2662  FALL       1
I__102/I                InMux                          0             12645   2662  FALL       1
I__102/O                InMux                        503             13148   2662  FALL       1
count_1_LC_8_1_1/in1    LogicCell40_SEQ_MODE_1000      0             13148   2662  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_1_LC_8_1_1/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_8_1_1/lcout
Path End         : count_1_LC_8_1_1/in3
Capture Clock    : count_1_LC_8_1_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1271
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13148
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_1_LC_8_1_1/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_8_1_1/lcout  LogicCell40_SEQ_MODE_1000   1391             11877   2662  FALL       2
I__136/I                LocalMux                       0             11877   2662  FALL       1
I__136/O                LocalMux                     768             12645   2662  FALL       1
I__138/I                InMux                          0             12645   2662  FALL       1
I__138/O                InMux                        503             13148   2662  FALL       1
count_1_LC_8_1_1/in3    LogicCell40_SEQ_MODE_1000      0             13148   2662  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_1_LC_8_1_1/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_22_LC_7_3_5/lcout
Path End         : count_22_LC_7_3_5/in1
Capture Clock    : count_22_LC_7_3_5/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1271
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13148
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_22_LC_7_3_5/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_22_LC_7_3_5/lcout  LogicCell40_SEQ_MODE_1000   1391             11877   2662  FALL       2
I__279/I                 LocalMux                       0             11877   2662  FALL       1
I__279/O                 LocalMux                     768             12645   2662  FALL       1
I__281/I                 InMux                          0             12645   2662  FALL       1
I__281/O                 InMux                        503             13148   2662  FALL       1
count_22_LC_7_3_5/in1    LogicCell40_SEQ_MODE_1000      0             13148   2662  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_22_LC_7_3_5/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_19_LC_7_3_2/lcout
Path End         : count_19_LC_7_3_2/in1
Capture Clock    : count_19_LC_7_3_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1271
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13148
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_19_LC_7_3_2/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_19_LC_7_3_2/lcout  LogicCell40_SEQ_MODE_1000   1391             11877   2662  FALL       4
I__305/I                 LocalMux                       0             11877   2662  FALL       1
I__305/O                 LocalMux                     768             12645   2662  FALL       1
I__308/I                 InMux                          0             12645   2662  FALL       1
I__308/O                 InMux                        503             13148   2662  FALL       1
count_19_LC_7_3_2/in1    LogicCell40_SEQ_MODE_1000      0             13148   2662  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_19_LC_7_3_2/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_18_LC_7_3_1/lcout
Path End         : count_18_LC_7_3_1/in1
Capture Clock    : count_18_LC_7_3_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1271
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13148
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_18_LC_7_3_1/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_18_LC_7_3_1/lcout  LogicCell40_SEQ_MODE_1000   1391             11877   2662  FALL       4
I__312/I                 LocalMux                       0             11877   2662  FALL       1
I__312/O                 LocalMux                     768             12645   2662  FALL       1
I__315/I                 InMux                          0             12645   2662  FALL       1
I__315/O                 InMux                        503             13148   2662  FALL       1
count_18_LC_7_3_1/in1    LogicCell40_SEQ_MODE_1000      0             13148   2662  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_18_LC_7_3_1/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_16_LC_7_2_7/lcout
Path End         : count_16_LC_7_2_7/in1
Capture Clock    : count_16_LC_7_2_7/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1271
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13148
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__220/I                                                                  ClkMux                          0              9599  RISE       1
I__220/O                                                                  ClkMux                        887             10486  RISE       1
count_16_LC_7_2_7/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_16_LC_7_2_7/lcout  LogicCell40_SEQ_MODE_1000   1391             11877   2662  FALL       4
I__153/I                 LocalMux                       0             11877   2662  FALL       1
I__153/O                 LocalMux                     768             12645   2662  FALL       1
I__155/I                 InMux                          0             12645   2662  FALL       1
I__155/O                 InMux                        503             13148   2662  FALL       1
count_16_LC_7_2_7/in1    LogicCell40_SEQ_MODE_1000      0             13148   2662  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__220/I                                                                  ClkMux                          0              9599  RISE       1
I__220/O                                                                  ClkMux                        887             10486  RISE       1
count_16_LC_7_2_7/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_15_LC_7_2_6/lcout
Path End         : count_15_LC_7_2_6/in1
Capture Clock    : count_15_LC_7_2_6/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1271
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13148
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__220/I                                                                  ClkMux                          0              9599  RISE       1
I__220/O                                                                  ClkMux                        887             10486  RISE       1
count_15_LC_7_2_6/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_15_LC_7_2_6/lcout  LogicCell40_SEQ_MODE_1000   1391             11877   2662  FALL       4
I__146/I                 LocalMux                       0             11877   2662  FALL       1
I__146/O                 LocalMux                     768             12645   2662  FALL       1
I__148/I                 InMux                          0             12645   2662  FALL       1
I__148/O                 InMux                        503             13148   2662  FALL       1
count_15_LC_7_2_6/in1    LogicCell40_SEQ_MODE_1000      0             13148   2662  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__220/I                                                                  ClkMux                          0              9599  RISE       1
I__220/O                                                                  ClkMux                        887             10486  RISE       1
count_15_LC_7_2_6/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_11_LC_7_2_2/lcout
Path End         : count_11_LC_7_2_2/in1
Capture Clock    : count_11_LC_7_2_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1271
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13148
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__220/I                                                                  ClkMux                          0              9599  RISE       1
I__220/O                                                                  ClkMux                        887             10486  RISE       1
count_11_LC_7_2_2/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_11_LC_7_2_2/lcout  LogicCell40_SEQ_MODE_1000   1391             11877   2662  FALL       2
I__117/I                 LocalMux                       0             11877   2662  FALL       1
I__117/O                 LocalMux                     768             12645   2662  FALL       1
I__119/I                 InMux                          0             12645   2662  FALL       1
I__119/O                 InMux                        503             13148   2662  FALL       1
count_11_LC_7_2_2/in1    LogicCell40_SEQ_MODE_1000      0             13148   2662  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__220/I                                                                  ClkMux                          0              9599  RISE       1
I__220/O                                                                  ClkMux                        887             10486  RISE       1
count_11_LC_7_2_2/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_10_LC_7_2_1/lcout
Path End         : count_10_LC_7_2_1/in1
Capture Clock    : count_10_LC_7_2_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1271
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13148
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__220/I                                                                  ClkMux                          0              9599  RISE       1
I__220/O                                                                  ClkMux                        887             10486  RISE       1
count_10_LC_7_2_1/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_10_LC_7_2_1/lcout  LogicCell40_SEQ_MODE_1000   1391             11877   2662  FALL       2
I__120/I                 LocalMux                       0             11877   2662  FALL       1
I__120/O                 LocalMux                     768             12645   2662  FALL       1
I__122/I                 InMux                          0             12645   2662  FALL       1
I__122/O                 InMux                        503             13148   2662  FALL       1
count_10_LC_7_2_1/in1    LogicCell40_SEQ_MODE_1000      0             13148   2662  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__220/I                                                                  ClkMux                          0              9599  RISE       1
I__220/O                                                                  ClkMux                        887             10486  RISE       1
count_10_LC_7_2_1/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_9_LC_7_2_0/lcout
Path End         : count_9_LC_7_2_0/in1
Capture Clock    : count_9_LC_7_2_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1271
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13148
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__220/I                                                                  ClkMux                          0              9599  RISE       1
I__220/O                                                                  ClkMux                        887             10486  RISE       1
count_9_LC_7_2_0/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_9_LC_7_2_0/lcout  LogicCell40_SEQ_MODE_1000   1391             11877   2662  FALL       2
I__129/I                LocalMux                       0             11877   2662  FALL       1
I__129/O                LocalMux                     768             12645   2662  FALL       1
I__131/I                InMux                          0             12645   2662  FALL       1
I__131/O                InMux                        503             13148   2662  FALL       1
count_9_LC_7_2_0/in1    LogicCell40_SEQ_MODE_1000      0             13148   2662  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__220/I                                                                  ClkMux                          0              9599  RISE       1
I__220/O                                                                  ClkMux                        887             10486  RISE       1
count_9_LC_7_2_0/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_8_LC_7_1_7/lcout
Path End         : count_8_LC_7_1_7/in1
Capture Clock    : count_8_LC_7_1_7/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1271
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13148
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__218/I                                                                  ClkMux                          0              9599  RISE       1
I__218/O                                                                  ClkMux                        887             10486  RISE       1
count_8_LC_7_1_7/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_8_LC_7_1_7/lcout  LogicCell40_SEQ_MODE_1000   1391             11877   2662  FALL       2
I__125/I                LocalMux                       0             11877   2662  FALL       1
I__125/O                LocalMux                     768             12645   2662  FALL       1
I__127/I                InMux                          0             12645   2662  FALL       1
I__127/O                InMux                        503             13148   2662  FALL       1
count_8_LC_7_1_7/in1    LogicCell40_SEQ_MODE_1000      0             13148   2662  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__218/I                                                                  ClkMux                          0              9599  RISE       1
I__218/O                                                                  ClkMux                        887             10486  RISE       1
count_8_LC_7_1_7/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_4_LC_7_1_3/lcout
Path End         : count_4_LC_7_1_3/in1
Capture Clock    : count_4_LC_7_1_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1271
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13148
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__218/I                                                                  ClkMux                          0              9599  RISE       1
I__218/O                                                                  ClkMux                        887             10486  RISE       1
count_4_LC_7_1_3/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_4_LC_7_1_3/lcout  LogicCell40_SEQ_MODE_1000   1391             11877   2662  FALL       1
I__59/I                 LocalMux                       0             11877   2662  FALL       1
I__59/O                 LocalMux                     768             12645   2662  FALL       1
I__60/I                 InMux                          0             12645   2662  FALL       1
I__60/O                 InMux                        503             13148   2662  FALL       1
count_4_LC_7_1_3/in1    LogicCell40_SEQ_MODE_1000      0             13148   2662  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__218/I                                                                  ClkMux                          0              9599  RISE       1
I__218/O                                                                  ClkMux                        887             10486  RISE       1
count_4_LC_7_1_3/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_3_LC_7_1_2/lcout
Path End         : count_3_LC_7_1_2/in1
Capture Clock    : count_3_LC_7_1_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1271
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13148
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__218/I                                                                  ClkMux                          0              9599  RISE       1
I__218/O                                                                  ClkMux                        887             10486  RISE       1
count_3_LC_7_1_2/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_3_LC_7_1_2/lcout  LogicCell40_SEQ_MODE_1000   1391             11877   2662  FALL       1
I__62/I                 LocalMux                       0             11877   2662  FALL       1
I__62/O                 LocalMux                     768             12645   2662  FALL       1
I__63/I                 InMux                          0             12645   2662  FALL       1
I__63/O                 InMux                        503             13148   2662  FALL       1
count_3_LC_7_1_2/in1    LogicCell40_SEQ_MODE_1000      0             13148   2662  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__218/I                                                                  ClkMux                          0              9599  RISE       1
I__218/O                                                                  ClkMux                        887             10486  RISE       1
count_3_LC_7_1_2/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_2_LC_7_1_1/lcout
Path End         : count_2_LC_7_1_1/in1
Capture Clock    : count_2_LC_7_1_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1271
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13148
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__218/I                                                                  ClkMux                          0              9599  RISE       1
I__218/O                                                                  ClkMux                        887             10486  RISE       1
count_2_LC_7_1_1/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_2_LC_7_1_1/lcout  LogicCell40_SEQ_MODE_1000   1391             11877   2662  FALL       1
I__65/I                 LocalMux                       0             11877   2662  FALL       1
I__65/O                 LocalMux                     768             12645   2662  FALL       1
I__66/I                 InMux                          0             12645   2662  FALL       1
I__66/O                 InMux                        503             13148   2662  FALL       1
count_2_LC_7_1_1/in1    LogicCell40_SEQ_MODE_1000      0             13148   2662  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__218/I                                                                  ClkMux                          0              9599  RISE       1
I__218/O                                                                  ClkMux                        887             10486  RISE       1
count_2_LC_7_1_1/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_8_1_6/lcout
Path End         : count_0_LC_8_1_6/in0
Capture Clock    : count_0_LC_8_1_6/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1271
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13148
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_0_LC_8_1_6/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_8_1_6/lcout  LogicCell40_SEQ_MODE_1000   1391             11877   2662  FALL       3
I__100/I                LocalMux                       0             11877   2662  FALL       1
I__100/O                LocalMux                     768             12645   2662  FALL       1
I__103/I                InMux                          0             12645   2662  FALL       1
I__103/O                InMux                        503             13148   2662  FALL       1
count_0_LC_8_1_6/in0    LogicCell40_SEQ_MODE_1000      0             13148   2662  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_0_LC_8_1_6/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_8_2_6/lcout
Path End         : count_0_LC_8_1_6/in2
Capture Clock    : count_0_LC_8_1_6/clk
Hold Constraint  : 0p
Path slack       : 3245p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1854
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13731
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__219/I                                                                  ClkMux                          0              9599  RISE       1
I__219/O                                                                  ClkMux                        887             10486  RISE       1
count_12_LC_8_2_6/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_8_2_6/lcout           LogicCell40_SEQ_MODE_1000   1391             11877   3245  FALL       4
I__182/I                          LocalMux                       0             11877   3245  FALL       1
I__182/O                          LocalMux                     768             12645   3245  FALL       1
I__186/I                          InMux                          0             12645   3245  FALL       1
I__186/O                          InMux                        503             13148   3245  FALL       1
count_RNICTR52_12_LC_8_1_5/in3    LogicCell40_SEQ_MODE_0000      0             13148   3245  FALL       1
count_RNICTR52_12_LC_8_1_5/ltout  LogicCell40_SEQ_MODE_0000    583             13731   3245  RISE       1
I__105/I                          CascadeMux                     0             13731   3245  RISE       1
I__105/O                          CascadeMux                     0             13731   3245  RISE       1
count_0_LC_8_1_6/in2              LogicCell40_SEQ_MODE_1000      0             13731   3245  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_0_LC_8_1_6/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_19_LC_7_3_2/lcout
Path End         : count_14_LC_8_3_5/in2
Capture Clock    : count_14_LC_8_3_5/clk
Hold Constraint  : 0p
Path slack       : 3245p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1854
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13731
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_19_LC_7_3_2/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_19_LC_7_3_2/lcout          LogicCell40_SEQ_MODE_1000   1391             11877   2662  FALL       4
I__304/I                         LocalMux                       0             11877   3245  FALL       1
I__304/O                         LocalMux                     768             12645   3245  FALL       1
I__307/I                         InMux                          0             12645   3245  FALL       1
I__307/O                         InMux                        503             13148   3245  FALL       1
count_RNILL9O_18_LC_8_3_4/in3    LogicCell40_SEQ_MODE_0000      0             13148   3245  FALL       1
count_RNILL9O_18_LC_8_3_4/ltout  LogicCell40_SEQ_MODE_0000    583             13731   3245  RISE       1
I__301/I                         CascadeMux                     0             13731   3245  RISE       1
I__301/O                         CascadeMux                     0             13731   3245  RISE       1
count_14_LC_8_3_5/in2            LogicCell40_SEQ_MODE_1000      0             13731   3245  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__221/I                                                                  ClkMux                          0              9599  RISE       1
I__221/O                                                                  ClkMux                        887             10486  RISE       1
count_14_LC_8_3_5/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_19_LC_7_3_2/lcout
Path End         : count_13_LC_8_2_3/in2
Capture Clock    : count_13_LC_8_2_3/clk
Hold Constraint  : 0p
Path slack       : 3245p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1854
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13731
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_19_LC_7_3_2/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_19_LC_7_3_2/lcout           LogicCell40_SEQ_MODE_1000   1391             11877   2662  FALL       4
I__306/I                          LocalMux                       0             11877   3245  FALL       1
I__306/O                          LocalMux                     768             12645   3245  FALL       1
I__309/I                          InMux                          0             12645   3245  FALL       1
I__309/O                          InMux                        503             13148   3245  FALL       1
count_RNIAEV82_17_LC_8_2_2/in3    LogicCell40_SEQ_MODE_0000      0             13148   3245  FALL       1
count_RNIAEV82_17_LC_8_2_2/ltout  LogicCell40_SEQ_MODE_0000    583             13731   3245  RISE       1
I__166/I                          CascadeMux                     0             13731   3245  RISE       1
I__166/O                          CascadeMux                     0             13731   3245  RISE       1
count_13_LC_8_2_3/in2             LogicCell40_SEQ_MODE_1000      0             13731   3245  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__219/I                                                                  ClkMux                          0              9599  RISE       1
I__219/O                                                                  ClkMux                        887             10486  RISE       1
count_13_LC_8_2_3/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_16_LC_7_2_7/lcout
Path End         : count_12_LC_8_2_6/in2
Capture Clock    : count_12_LC_8_2_6/clk
Hold Constraint  : 0p
Path slack       : 3404p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       2013
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13890
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__220/I                                                                  ClkMux                          0              9599  RISE       1
I__220/O                                                                  ClkMux                        887             10486  RISE       1
count_16_LC_7_2_7/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_16_LC_7_2_7/lcout           LogicCell40_SEQ_MODE_1000   1391             11877   2662  FALL       4
I__154/I                          LocalMux                       0             11877   3404  FALL       1
I__154/O                          LocalMux                     768             12645   3404  FALL       1
I__157/I                          InMux                          0             12645   3404  FALL       1
I__157/O                          InMux                        503             13148   3404  FALL       1
count_RNIRC5U2_15_LC_8_2_5/in1    LogicCell40_SEQ_MODE_0000      0             13148   3404  FALL       1
count_RNIRC5U2_15_LC_8_2_5/ltout  LogicCell40_SEQ_MODE_0000    742             13890   3404  RISE       1
I__159/I                          CascadeMux                     0             13890   3404  RISE       1
I__159/O                          CascadeMux                     0             13890   3404  RISE       1
count_12_LC_8_2_6/in2             LogicCell40_SEQ_MODE_1000      0             13890   3404  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__219/I                                                                  ClkMux                          0              9599  RISE       1
I__219/O                                                                  ClkMux                        887             10486  RISE       1
count_12_LC_8_2_6/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_8_1_6/lcout
Path End         : count_2_LC_7_1_1/in3
Capture Clock    : count_2_LC_7_1_1/clk
Hold Constraint  : 0p
Path slack       : 3523p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       2132
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          14009
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_0_LC_8_1_6/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_8_1_6/lcout                 LogicCell40_SEQ_MODE_1000   1391             11877   2662  FALL       3
I__99/I                                LocalMux                       0             11877   3523  FALL       1
I__99/O                                LocalMux                     768             12645   3523  FALL       1
I__101/I                               InMux                          0             12645   3523  FALL       1
I__101/O                               InMux                        503             13148   3523  FALL       1
I__104/I                               CascadeMux                     0             13148   3523  FALL       1
I__104/O                               CascadeMux                     0             13148   3523  FALL       1
un2_count_1_cry_1_c_LC_7_1_0/in2       LogicCell40_SEQ_MODE_0000      0             13148   3523  FALL       1
un2_count_1_cry_1_c_LC_7_1_0/carryout  LogicCell40_SEQ_MODE_0000    358             13506   3523  FALL       2
I__64/I                                InMux                          0             13506   3523  FALL       1
I__64/O                                InMux                        503             14009   3523  FALL       1
count_2_LC_7_1_1/in3                   LogicCell40_SEQ_MODE_1000      0             14009   3523  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__218/I                                                                  ClkMux                          0              9599  RISE       1
I__218/O                                                                  ClkMux                        887             10486  RISE       1
count_2_LC_7_1_1/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_6_LC_8_1_7/lcout
Path End         : count_8_LC_7_1_7/in3
Capture Clock    : count_8_LC_7_1_7/clk
Hold Constraint  : 0p
Path slack       : 3801p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       2410
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          14287
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_6_LC_8_1_7/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_6_LC_8_1_7/lcout           LogicCell40_SEQ_MODE_1000   1391             11877   3801  FALL       2
I__92/I                          LocalMux                       0             11877   3801  FALL       1
I__92/O                          LocalMux                     768             12645   3801  FALL       1
I__94/I                          InMux                          0             12645   3801  FALL       1
I__94/O                          InMux                        503             13148   3801  FALL       1
I__96/I                          CascadeMux                     0             13148   3801  FALL       1
I__96/O                          CascadeMux                     0             13148   3801  FALL       1
count_RNO_0_6_LC_7_1_5/in2       LogicCell40_SEQ_MODE_0000      0             13148   3801  FALL       1
count_RNO_0_6_LC_7_1_5/carryout  LogicCell40_SEQ_MODE_0000    358             13506   3801  FALL       2
count_RNO_0_7_LC_7_1_6/carryin   LogicCell40_SEQ_MODE_0000      0             13506   3801  FALL       1
count_RNO_0_7_LC_7_1_6/carryout  LogicCell40_SEQ_MODE_0000    278             13784   3801  FALL       2
I__79/I                          InMux                          0             13784   3801  FALL       1
I__79/O                          InMux                        503             14287   3801  FALL       1
count_8_LC_7_1_7/in3             LogicCell40_SEQ_MODE_1000      0             14287   3801  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__218/I                                                                  ClkMux                          0              9599  RISE       1
I__218/O                                                                  ClkMux                        887             10486  RISE       1
count_8_LC_7_1_7/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_8_1_6/lcout
Path End         : count_3_LC_7_1_2/in3
Capture Clock    : count_3_LC_7_1_2/clk
Hold Constraint  : 0p
Path slack       : 3801p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       2410
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          14287
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_0_LC_8_1_6/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_8_1_6/lcout                 LogicCell40_SEQ_MODE_1000   1391             11877   2662  FALL       3
I__99/I                                LocalMux                       0             11877   3523  FALL       1
I__99/O                                LocalMux                     768             12645   3523  FALL       1
I__101/I                               InMux                          0             12645   3523  FALL       1
I__101/O                               InMux                        503             13148   3523  FALL       1
I__104/I                               CascadeMux                     0             13148   3523  FALL       1
I__104/O                               CascadeMux                     0             13148   3523  FALL       1
un2_count_1_cry_1_c_LC_7_1_0/in2       LogicCell40_SEQ_MODE_0000      0             13148   3523  FALL       1
un2_count_1_cry_1_c_LC_7_1_0/carryout  LogicCell40_SEQ_MODE_0000    358             13506   3523  FALL       2
count_2_LC_7_1_1/carryin               LogicCell40_SEQ_MODE_1000      0             13506   3801  FALL       1
count_2_LC_7_1_1/carryout              LogicCell40_SEQ_MODE_1000    278             13784   3801  FALL       2
I__61/I                                InMux                          0             13784   3801  FALL       1
I__61/O                                InMux                        503             14287   3801  FALL       1
count_3_LC_7_1_2/in3                   LogicCell40_SEQ_MODE_1000      0             14287   3801  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__218/I                                                                  ClkMux                          0              9599  RISE       1
I__218/O                                                                  ClkMux                        887             10486  RISE       1
count_3_LC_7_1_2/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_14_LC_8_3_5/lcout
Path End         : count_15_LC_7_2_6/in3
Capture Clock    : count_15_LC_7_2_6/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       2437
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          14314
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__221/I                                                                  ClkMux                          0              9599  RISE       1
I__221/O                                                                  ClkMux                        887             10486  RISE       1
count_14_LC_8_3_5/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_14_LC_8_3_5/lcout           LogicCell40_SEQ_MODE_1000   1391             11877   3828  FALL       4
I__205/I                          LocalMux                       0             11877   3828  FALL       1
I__205/O                          LocalMux                     768             12645   3828  FALL       1
I__209/I                          InMux                          0             12645   3828  FALL       1
I__209/O                          InMux                        503             13148   3828  FALL       1
count_RNO_0_14_LC_7_2_5/in1       LogicCell40_SEQ_MODE_0000      0             13148   3828  FALL       1
count_RNO_0_14_LC_7_2_5/carryout  LogicCell40_SEQ_MODE_0000    662             13810   3828  FALL       2
I__90/I                           InMux                          0             13810   3828  FALL       1
I__90/O                           InMux                        503             14314   3828  FALL       1
count_15_LC_7_2_6/in3             LogicCell40_SEQ_MODE_1000      0             14314   3828  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__220/I                                                                  ClkMux                          0              9599  RISE       1
I__220/O                                                                  ClkMux                        887             10486  RISE       1
count_15_LC_7_2_6/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_8_3_3/lcout
Path End         : count_18_LC_7_3_1/in3
Capture Clock    : count_18_LC_7_3_1/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       2437
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          14314
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__221/I                                                                  ClkMux                          0              9599  RISE       1
I__221/O                                                                  ClkMux                        887             10486  RISE       1
count_17_LC_8_3_3/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_8_3_3/lcout           LogicCell40_SEQ_MODE_1000   1391             11877   3364  FALL       4
I__187/I                          LocalMux                       0             11877   3828  FALL       1
I__187/O                          LocalMux                     768             12645   3828  FALL       1
I__190/I                          InMux                          0             12645   3828  FALL       1
I__190/O                          InMux                        503             13148   3828  FALL       1
count_RNO_0_17_LC_7_3_0/in1       LogicCell40_SEQ_MODE_0000      0             13148   3828  FALL       1
count_RNO_0_17_LC_7_3_0/carryout  LogicCell40_SEQ_MODE_0000    662             13810   3828  FALL       2
I__87/I                           InMux                          0             13810   3828  FALL       1
I__87/O                           InMux                        503             14314   3828  FALL       1
count_18_LC_7_3_1/in3             LogicCell40_SEQ_MODE_1000      0             14314   3828  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_18_LC_7_3_1/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_21_LC_8_3_0/lcout
Path End         : count_22_LC_7_3_5/in3
Capture Clock    : count_22_LC_7_3_5/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       2437
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          14314
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__221/I                                                                  ClkMux                          0              9599  RISE       1
I__221/O                                                                  ClkMux                        887             10486  RISE       1
count_21_LC_8_3_0/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_21_LC_8_3_0/lcout           LogicCell40_SEQ_MODE_1000   1391             11877   3828  FALL       2
I__275/I                          LocalMux                       0             11877   3828  FALL       1
I__275/O                          LocalMux                     768             12645   3828  FALL       1
I__277/I                          InMux                          0             12645   3828  FALL       1
I__277/O                          InMux                        503             13148   3828  FALL       1
count_RNO_0_21_LC_7_3_4/in1       LogicCell40_SEQ_MODE_0000      0             13148   3828  FALL       1
count_RNO_0_21_LC_7_3_4/carryout  LogicCell40_SEQ_MODE_0000    662             13810   3828  FALL       1
I__83/I                           InMux                          0             13810   3828  FALL       1
I__83/O                           InMux                        503             14314   3828  FALL       1
count_22_LC_7_3_5/in3             LogicCell40_SEQ_MODE_1000      0             14314   3828  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_22_LC_7_3_5/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_18_LC_7_3_1/lcout
Path End         : count_19_LC_7_3_2/in3
Capture Clock    : count_19_LC_7_3_2/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       2437
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          14314
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_18_LC_7_3_1/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_18_LC_7_3_1/lcout     LogicCell40_SEQ_MODE_1000   1391             11877   2662  FALL       4
I__312/I                    LocalMux                       0             11877   2662  FALL       1
I__312/O                    LocalMux                     768             12645   2662  FALL       1
I__315/I                    InMux                          0             12645   2662  FALL       1
I__315/O                    InMux                        503             13148   2662  FALL       1
count_18_LC_7_3_1/in1       LogicCell40_SEQ_MODE_1000      0             13148   3828  FALL       1
count_18_LC_7_3_1/carryout  LogicCell40_SEQ_MODE_1000    662             13810   3828  FALL       2
I__86/I                     InMux                          0             13810   3828  FALL       1
I__86/O                     InMux                        503             14314   3828  FALL       1
count_19_LC_7_3_2/in3       LogicCell40_SEQ_MODE_1000      0             14314   3828  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_19_LC_7_3_2/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_15_LC_7_2_6/lcout
Path End         : count_16_LC_7_2_7/in3
Capture Clock    : count_16_LC_7_2_7/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       2437
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          14314
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__220/I                                                                  ClkMux                          0              9599  RISE       1
I__220/O                                                                  ClkMux                        887             10486  RISE       1
count_15_LC_7_2_6/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_15_LC_7_2_6/lcout     LogicCell40_SEQ_MODE_1000   1391             11877   2662  FALL       4
I__146/I                    LocalMux                       0             11877   2662  FALL       1
I__146/O                    LocalMux                     768             12645   2662  FALL       1
I__148/I                    InMux                          0             12645   2662  FALL       1
I__148/O                    InMux                        503             13148   2662  FALL       1
count_15_LC_7_2_6/in1       LogicCell40_SEQ_MODE_1000      0             13148   3828  FALL       1
count_15_LC_7_2_6/carryout  LogicCell40_SEQ_MODE_1000    662             13810   3828  FALL       2
I__89/I                     InMux                          0             13810   3828  FALL       1
I__89/O                     InMux                        503             14314   3828  FALL       1
count_16_LC_7_2_7/in3       LogicCell40_SEQ_MODE_1000      0             14314   3828  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__220/I                                                                  ClkMux                          0              9599  RISE       1
I__220/O                                                                  ClkMux                        887             10486  RISE       1
count_16_LC_7_2_7/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_10_LC_7_2_1/lcout
Path End         : count_11_LC_7_2_2/in3
Capture Clock    : count_11_LC_7_2_2/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       2437
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          14314
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__220/I                                                                  ClkMux                          0              9599  RISE       1
I__220/O                                                                  ClkMux                        887             10486  RISE       1
count_10_LC_7_2_1/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_10_LC_7_2_1/lcout     LogicCell40_SEQ_MODE_1000   1391             11877   2662  FALL       2
I__120/I                    LocalMux                       0             11877   2662  FALL       1
I__120/O                    LocalMux                     768             12645   2662  FALL       1
I__122/I                    InMux                          0             12645   2662  FALL       1
I__122/O                    InMux                        503             13148   2662  FALL       1
count_10_LC_7_2_1/in1       LogicCell40_SEQ_MODE_1000      0             13148   3828  FALL       1
count_10_LC_7_2_1/carryout  LogicCell40_SEQ_MODE_1000    662             13810   3828  FALL       2
I__76/I                     InMux                          0             13810   3828  FALL       1
I__76/O                     InMux                        503             14314   3828  FALL       1
count_11_LC_7_2_2/in3       LogicCell40_SEQ_MODE_1000      0             14314   3828  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__220/I                                                                  ClkMux                          0              9599  RISE       1
I__220/O                                                                  ClkMux                        887             10486  RISE       1
count_11_LC_7_2_2/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_9_LC_7_2_0/lcout
Path End         : count_10_LC_7_2_1/in3
Capture Clock    : count_10_LC_7_2_1/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       2437
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          14314
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__220/I                                                                  ClkMux                          0              9599  RISE       1
I__220/O                                                                  ClkMux                        887             10486  RISE       1
count_9_LC_7_2_0/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_9_LC_7_2_0/lcout     LogicCell40_SEQ_MODE_1000   1391             11877   2662  FALL       2
I__129/I                   LocalMux                       0             11877   2662  FALL       1
I__129/O                   LocalMux                     768             12645   2662  FALL       1
I__131/I                   InMux                          0             12645   2662  FALL       1
I__131/O                   InMux                        503             13148   2662  FALL       1
count_9_LC_7_2_0/in1       LogicCell40_SEQ_MODE_1000      0             13148   3828  FALL       1
count_9_LC_7_2_0/carryout  LogicCell40_SEQ_MODE_1000    662             13810   3828  FALL       2
I__77/I                    InMux                          0             13810   3828  FALL       1
I__77/O                    InMux                        503             14314   3828  FALL       1
count_10_LC_7_2_1/in3      LogicCell40_SEQ_MODE_1000      0             14314   3828  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__220/I                                                                  ClkMux                          0              9599  RISE       1
I__220/O                                                                  ClkMux                        887             10486  RISE       1
count_10_LC_7_2_1/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_3_LC_7_1_2/lcout
Path End         : count_4_LC_7_1_3/in3
Capture Clock    : count_4_LC_7_1_3/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       2437
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          14314
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__218/I                                                                  ClkMux                          0              9599  RISE       1
I__218/O                                                                  ClkMux                        887             10486  RISE       1
count_3_LC_7_1_2/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_3_LC_7_1_2/lcout     LogicCell40_SEQ_MODE_1000   1391             11877   2662  FALL       1
I__62/I                    LocalMux                       0             11877   2662  FALL       1
I__62/O                    LocalMux                     768             12645   2662  FALL       1
I__63/I                    InMux                          0             12645   2662  FALL       1
I__63/O                    InMux                        503             13148   2662  FALL       1
count_3_LC_7_1_2/in1       LogicCell40_SEQ_MODE_1000      0             13148   3828  FALL       1
count_3_LC_7_1_2/carryout  LogicCell40_SEQ_MODE_1000    662             13810   3828  FALL       2
I__58/I                    InMux                          0             13810   3828  FALL       1
I__58/O                    InMux                        503             14314   3828  FALL       1
count_4_LC_7_1_3/in3       LogicCell40_SEQ_MODE_1000      0             14314   3828  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__218/I                                                                  ClkMux                          0              9599  RISE       1
I__218/O                                                                  ClkMux                        887             10486  RISE       1
count_4_LC_7_1_3/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_8_LC_7_1_7/lcout
Path End         : count_9_LC_7_2_0/in3
Capture Clock    : count_9_LC_7_2_0/clk
Hold Constraint  : 0p
Path slack       : 4278p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       2887
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          14764
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__218/I                                                                  ClkMux                          0              9599  RISE       1
I__218/O                                                                  ClkMux                        887             10486  RISE       1
count_8_LC_7_1_7/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_8_LC_7_1_7/lcout          LogicCell40_SEQ_MODE_1000   1391             11877   2662  FALL       2
I__125/I                        LocalMux                       0             11877   2662  FALL       1
I__125/O                        LocalMux                     768             12645   2662  FALL       1
I__127/I                        InMux                          0             12645   2662  FALL       1
I__127/O                        InMux                        503             13148   2662  FALL       1
count_8_LC_7_1_7/in1            LogicCell40_SEQ_MODE_1000      0             13148   4278  FALL       1
count_8_LC_7_1_7/carryout       LogicCell40_SEQ_MODE_1000    662             13810   4278  FALL       1
IN_MUX_bfv_7_2_0_/carryinitin   ICE_CARRY_IN_MUX               0             13810   4278  FALL       1
IN_MUX_bfv_7_2_0_/carryinitout  ICE_CARRY_IN_MUX             450             14261   4278  FALL       2
I__78/I                         InMux                          0             14261   4278  FALL       1
I__78/O                         InMux                        503             14764   4278  FALL       1
count_9_LC_7_2_0/in3            LogicCell40_SEQ_MODE_1000      0             14764   4278  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__220/I                                                                  ClkMux                          0              9599  RISE       1
I__220/O                                                                  ClkMux                        887             10486  RISE       1
count_9_LC_7_2_0/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_19_LC_7_3_2/lcout
Path End         : count_13_LC_8_2_3/in0
Capture Clock    : count_13_LC_8_2_3/clk
Hold Constraint  : 0p
Path slack       : 4808p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       3417
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          15294
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_19_LC_7_3_2/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_19_LC_7_3_2/lcout          LogicCell40_SEQ_MODE_1000   1391             11877   2662  FALL       4
I__304/I                         LocalMux                       0             11877   3245  FALL       1
I__304/O                         LocalMux                     768             12645   3245  FALL       1
I__307/I                         InMux                          0             12645   3245  FALL       1
I__307/O                         InMux                        503             13148   3245  FALL       1
count_RNILL9O_18_LC_8_3_4/in3    LogicCell40_SEQ_MODE_0000      0             13148   3245  FALL       1
count_RNILL9O_18_LC_8_3_4/lcout  LogicCell40_SEQ_MODE_0000    874             14022   4808  FALL       6
I__293/I                         LocalMux                       0             14022   4808  FALL       1
I__293/O                         LocalMux                     768             14791   4808  FALL       1
I__296/I                         InMux                          0             14791   4808  FALL       1
I__296/O                         InMux                        503             15294   4808  FALL       1
count_13_LC_8_2_3/in0            LogicCell40_SEQ_MODE_1000      0             15294   4808  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__219/I                                                                  ClkMux                          0              9599  RISE       1
I__219/O                                                                  ClkMux                        887             10486  RISE       1
count_13_LC_8_2_3/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_19_LC_7_3_2/lcout
Path End         : count_12_LC_8_2_6/in0
Capture Clock    : count_12_LC_8_2_6/clk
Hold Constraint  : 0p
Path slack       : 4808p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       3417
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          15294
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_19_LC_7_3_2/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_19_LC_7_3_2/lcout           LogicCell40_SEQ_MODE_1000   1391             11877   2662  FALL       4
I__306/I                          LocalMux                       0             11877   3245  FALL       1
I__306/O                          LocalMux                     768             12645   3245  FALL       1
I__309/I                          InMux                          0             12645   3245  FALL       1
I__309/O                          InMux                        503             13148   3245  FALL       1
count_RNIAEV82_17_LC_8_2_2/in3    LogicCell40_SEQ_MODE_0000      0             13148   3245  FALL       1
count_RNIAEV82_17_LC_8_2_2/lcout  LogicCell40_SEQ_MODE_0000    874             14022   4808  FALL      10
I__244/I                          LocalMux                       0             14022   4808  FALL       1
I__244/O                          LocalMux                     768             14791   4808  FALL       1
I__248/I                          InMux                          0             14791   4808  FALL       1
I__248/O                          InMux                        503             15294   4808  FALL       1
count_12_LC_8_2_6/in0             LogicCell40_SEQ_MODE_1000      0             15294   4808  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__219/I                                                                  ClkMux                          0              9599  RISE       1
I__219/O                                                                  ClkMux                        887             10486  RISE       1
count_12_LC_8_2_6/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_8_2_6/lcout
Path End         : count_6_LC_8_1_7/in2
Capture Clock    : count_6_LC_8_1_7/clk
Hold Constraint  : 0p
Path slack       : 4808p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       3417
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          15294
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__219/I                                                                  ClkMux                          0              9599  RISE       1
I__219/O                                                                  ClkMux                        887             10486  RISE       1
count_12_LC_8_2_6/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_8_2_6/lcout           LogicCell40_SEQ_MODE_1000   1391             11877   3245  FALL       4
I__182/I                          LocalMux                       0             11877   3245  FALL       1
I__182/O                          LocalMux                     768             12645   3245  FALL       1
I__186/I                          InMux                          0             12645   3245  FALL       1
I__186/O                          InMux                        503             13148   3245  FALL       1
count_RNICTR52_12_LC_8_1_5/in3    LogicCell40_SEQ_MODE_0000      0             13148   3245  FALL       1
count_RNICTR52_12_LC_8_1_5/lcout  LogicCell40_SEQ_MODE_0000    874             14022   4808  FALL       4
I__233/I                          LocalMux                       0             14022   4808  FALL       1
I__233/O                          LocalMux                     768             14791   4808  FALL       1
I__236/I                          InMux                          0             14791   4808  FALL       1
I__236/O                          InMux                        503             15294   4808  FALL       1
I__240/I                          CascadeMux                     0             15294   4808  FALL       1
I__240/O                          CascadeMux                     0             15294   4808  FALL       1
count_6_LC_8_1_7/in2              LogicCell40_SEQ_MODE_1000      0             15294   4808  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_6_LC_8_1_7/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_8_2_6/lcout
Path End         : count_5_LC_8_1_2/in2
Capture Clock    : count_5_LC_8_1_2/clk
Hold Constraint  : 0p
Path slack       : 4808p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       3417
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          15294
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__219/I                                                                  ClkMux                          0              9599  RISE       1
I__219/O                                                                  ClkMux                        887             10486  RISE       1
count_12_LC_8_2_6/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_8_2_6/lcout           LogicCell40_SEQ_MODE_1000   1391             11877   3245  FALL       4
I__182/I                          LocalMux                       0             11877   3245  FALL       1
I__182/O                          LocalMux                     768             12645   3245  FALL       1
I__186/I                          InMux                          0             12645   3245  FALL       1
I__186/O                          InMux                        503             13148   3245  FALL       1
count_RNICTR52_12_LC_8_1_5/in3    LogicCell40_SEQ_MODE_0000      0             13148   3245  FALL       1
count_RNICTR52_12_LC_8_1_5/lcout  LogicCell40_SEQ_MODE_0000    874             14022   4808  FALL       4
I__234/I                          LocalMux                       0             14022   4808  FALL       1
I__234/O                          LocalMux                     768             14791   4808  FALL       1
I__237/I                          InMux                          0             14791   4808  FALL       1
I__237/O                          InMux                        503             15294   4808  FALL       1
I__241/I                          CascadeMux                     0             15294   4808  FALL       1
I__241/O                          CascadeMux                     0             15294   4808  FALL       1
count_5_LC_8_1_2/in2              LogicCell40_SEQ_MODE_1000      0             15294   4808  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_5_LC_8_1_2/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_8_2_6/lcout
Path End         : ledZ0_LC_9_1_1/in3
Capture Clock    : ledZ0_LC_9_1_1/clk
Hold Constraint  : 0p
Path slack       : 4808p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       3417
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          15294
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__219/I                                                                  ClkMux                          0              9599  RISE       1
I__219/O                                                                  ClkMux                        887             10486  RISE       1
count_12_LC_8_2_6/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_8_2_6/lcout           LogicCell40_SEQ_MODE_1000   1391             11877   3245  FALL       4
I__182/I                          LocalMux                       0             11877   3245  FALL       1
I__182/O                          LocalMux                     768             12645   3245  FALL       1
I__186/I                          InMux                          0             12645   3245  FALL       1
I__186/O                          InMux                        503             13148   3245  FALL       1
count_RNICTR52_12_LC_8_1_5/in3    LogicCell40_SEQ_MODE_0000      0             13148   3245  FALL       1
count_RNICTR52_12_LC_8_1_5/lcout  LogicCell40_SEQ_MODE_0000    874             14022   4808  FALL       4
I__235/I                          LocalMux                       0             14022   4808  FALL       1
I__235/O                          LocalMux                     768             14791   4808  FALL       1
I__239/I                          InMux                          0             14791   4808  FALL       1
I__239/O                          InMux                        503             15294   4808  FALL       1
ledZ0_LC_9_1_1/in3                LogicCell40_SEQ_MODE_1000      0             15294   4808  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__216/I                                                                  ClkMux                          0              9599  RISE       1
I__216/O                                                                  ClkMux                        887             10486  RISE       1
ledZ0_LC_9_1_1/clk                                                        LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_8_2_6/lcout
Path End         : count_7_LC_8_1_0/in2
Capture Clock    : count_7_LC_8_1_0/clk
Hold Constraint  : 0p
Path slack       : 4808p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       3417
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          15294
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__219/I                                                                  ClkMux                          0              9599  RISE       1
I__219/O                                                                  ClkMux                        887             10486  RISE       1
count_12_LC_8_2_6/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_8_2_6/lcout           LogicCell40_SEQ_MODE_1000   1391             11877   3245  FALL       4
I__182/I                          LocalMux                       0             11877   3245  FALL       1
I__182/O                          LocalMux                     768             12645   3245  FALL       1
I__186/I                          InMux                          0             12645   3245  FALL       1
I__186/O                          InMux                        503             13148   3245  FALL       1
count_RNICTR52_12_LC_8_1_5/in3    LogicCell40_SEQ_MODE_0000      0             13148   3245  FALL       1
count_RNICTR52_12_LC_8_1_5/lcout  LogicCell40_SEQ_MODE_0000    874             14022   4808  FALL       4
I__234/I                          LocalMux                       0             14022   4808  FALL       1
I__234/O                          LocalMux                     768             14791   4808  FALL       1
I__238/I                          InMux                          0             14791   4808  FALL       1
I__238/O                          InMux                        503             15294   4808  FALL       1
I__242/I                          CascadeMux                     0             15294   4808  FALL       1
I__242/O                          CascadeMux                     0             15294   4808  FALL       1
count_7_LC_8_1_0/in2              LogicCell40_SEQ_MODE_1000      0             15294   4808  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_7_LC_8_1_0/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_19_LC_7_3_2/lcout
Path End         : count_6_LC_8_1_7/in0
Capture Clock    : count_6_LC_8_1_7/clk
Hold Constraint  : 0p
Path slack       : 4808p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       3417
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          15294
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_19_LC_7_3_2/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_19_LC_7_3_2/lcout           LogicCell40_SEQ_MODE_1000   1391             11877   2662  FALL       4
I__306/I                          LocalMux                       0             11877   3245  FALL       1
I__306/O                          LocalMux                     768             12645   3245  FALL       1
I__309/I                          InMux                          0             12645   3245  FALL       1
I__309/O                          InMux                        503             13148   3245  FALL       1
count_RNIAEV82_17_LC_8_2_2/in3    LogicCell40_SEQ_MODE_0000      0             13148   3245  FALL       1
count_RNIAEV82_17_LC_8_2_2/lcout  LogicCell40_SEQ_MODE_0000    874             14022   4808  FALL      10
I__245/I                          LocalMux                       0             14022   4808  FALL       1
I__245/O                          LocalMux                     768             14791   4808  FALL       1
I__249/I                          InMux                          0             14791   4808  FALL       1
I__249/O                          InMux                        503             15294   4808  FALL       1
count_6_LC_8_1_7/in0              LogicCell40_SEQ_MODE_1000      0             15294   4808  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_6_LC_8_1_7/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_19_LC_7_3_2/lcout
Path End         : ledZ0_LC_9_1_1/in1
Capture Clock    : ledZ0_LC_9_1_1/clk
Hold Constraint  : 0p
Path slack       : 4808p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       3417
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          15294
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_19_LC_7_3_2/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_19_LC_7_3_2/lcout           LogicCell40_SEQ_MODE_1000   1391             11877   2662  FALL       4
I__306/I                          LocalMux                       0             11877   3245  FALL       1
I__306/O                          LocalMux                     768             12645   3245  FALL       1
I__309/I                          InMux                          0             12645   3245  FALL       1
I__309/O                          InMux                        503             13148   3245  FALL       1
count_RNIAEV82_17_LC_8_2_2/in3    LogicCell40_SEQ_MODE_0000      0             13148   3245  FALL       1
count_RNIAEV82_17_LC_8_2_2/lcout  LogicCell40_SEQ_MODE_0000    874             14022   4808  FALL      10
I__246/I                          LocalMux                       0             14022   4808  FALL       1
I__246/O                          LocalMux                     768             14791   4808  FALL       1
I__253/I                          InMux                          0             14791   4808  FALL       1
I__253/O                          InMux                        503             15294   4808  FALL       1
ledZ0_LC_9_1_1/in1                LogicCell40_SEQ_MODE_1000      0             15294   4808  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__216/I                                                                  ClkMux                          0              9599  RISE       1
I__216/O                                                                  ClkMux                        887             10486  RISE       1
ledZ0_LC_9_1_1/clk                                                        LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_19_LC_7_3_2/lcout
Path End         : count_0_LC_8_1_6/in1
Capture Clock    : count_0_LC_8_1_6/clk
Hold Constraint  : 0p
Path slack       : 4808p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       3417
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          15294
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_19_LC_7_3_2/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_19_LC_7_3_2/lcout           LogicCell40_SEQ_MODE_1000   1391             11877   2662  FALL       4
I__306/I                          LocalMux                       0             11877   3245  FALL       1
I__306/O                          LocalMux                     768             12645   3245  FALL       1
I__309/I                          InMux                          0             12645   3245  FALL       1
I__309/O                          InMux                        503             13148   3245  FALL       1
count_RNIAEV82_17_LC_8_2_2/in3    LogicCell40_SEQ_MODE_0000      0             13148   3245  FALL       1
count_RNIAEV82_17_LC_8_2_2/lcout  LogicCell40_SEQ_MODE_0000    874             14022   4808  FALL      10
I__245/I                          LocalMux                       0             14022   4808  FALL       1
I__245/O                          LocalMux                     768             14791   4808  FALL       1
I__250/I                          InMux                          0             14791   4808  FALL       1
I__250/O                          InMux                        503             15294   4808  FALL       1
count_0_LC_8_1_6/in1              LogicCell40_SEQ_MODE_1000      0             15294   4808  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_0_LC_8_1_6/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_19_LC_7_3_2/lcout
Path End         : count_5_LC_8_1_2/in3
Capture Clock    : count_5_LC_8_1_2/clk
Hold Constraint  : 0p
Path slack       : 4808p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       3417
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          15294
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_19_LC_7_3_2/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_19_LC_7_3_2/lcout           LogicCell40_SEQ_MODE_1000   1391             11877   2662  FALL       4
I__306/I                          LocalMux                       0             11877   3245  FALL       1
I__306/O                          LocalMux                     768             12645   3245  FALL       1
I__309/I                          InMux                          0             12645   3245  FALL       1
I__309/O                          InMux                        503             13148   3245  FALL       1
count_RNIAEV82_17_LC_8_2_2/in3    LogicCell40_SEQ_MODE_0000      0             13148   3245  FALL       1
count_RNIAEV82_17_LC_8_2_2/lcout  LogicCell40_SEQ_MODE_0000    874             14022   4808  FALL      10
I__245/I                          LocalMux                       0             14022   4808  FALL       1
I__245/O                          LocalMux                     768             14791   4808  FALL       1
I__251/I                          InMux                          0             14791   4808  FALL       1
I__251/O                          InMux                        503             15294   4808  FALL       1
count_5_LC_8_1_2/in3              LogicCell40_SEQ_MODE_1000      0             15294   4808  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_5_LC_8_1_2/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_19_LC_7_3_2/lcout
Path End         : count_7_LC_8_1_0/in3
Capture Clock    : count_7_LC_8_1_0/clk
Hold Constraint  : 0p
Path slack       : 4808p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       3417
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          15294
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_19_LC_7_3_2/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_19_LC_7_3_2/lcout           LogicCell40_SEQ_MODE_1000   1391             11877   2662  FALL       4
I__306/I                          LocalMux                       0             11877   3245  FALL       1
I__306/O                          LocalMux                     768             12645   3245  FALL       1
I__309/I                          InMux                          0             12645   3245  FALL       1
I__309/O                          InMux                        503             13148   3245  FALL       1
count_RNIAEV82_17_LC_8_2_2/in3    LogicCell40_SEQ_MODE_0000      0             13148   3245  FALL       1
count_RNIAEV82_17_LC_8_2_2/lcout  LogicCell40_SEQ_MODE_0000    874             14022   4808  FALL      10
I__245/I                          LocalMux                       0             14022   4808  FALL       1
I__245/O                          LocalMux                     768             14791   4808  FALL       1
I__252/I                          InMux                          0             14791   4808  FALL       1
I__252/O                          InMux                        503             15294   4808  FALL       1
count_7_LC_8_1_0/in3              LogicCell40_SEQ_MODE_1000      0             15294   4808  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_7_LC_8_1_0/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_19_LC_7_3_2/lcout
Path End         : count_20_LC_8_3_6/in0
Capture Clock    : count_20_LC_8_3_6/clk
Hold Constraint  : 0p
Path slack       : 4808p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       3417
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          15294
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_19_LC_7_3_2/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_19_LC_7_3_2/lcout          LogicCell40_SEQ_MODE_1000   1391             11877   2662  FALL       4
I__304/I                         LocalMux                       0             11877   3245  FALL       1
I__304/O                         LocalMux                     768             12645   3245  FALL       1
I__307/I                         InMux                          0             12645   3245  FALL       1
I__307/O                         InMux                        503             13148   3245  FALL       1
count_RNILL9O_18_LC_8_3_4/in3    LogicCell40_SEQ_MODE_0000      0             13148   3245  FALL       1
count_RNILL9O_18_LC_8_3_4/lcout  LogicCell40_SEQ_MODE_0000    874             14022   4808  FALL       6
I__294/I                         LocalMux                       0             14022   4808  FALL       1
I__294/O                         LocalMux                     768             14791   4808  FALL       1
I__298/I                         InMux                          0             14791   4808  FALL       1
I__298/O                         InMux                        503             15294   4808  FALL       1
count_20_LC_8_3_6/in0            LogicCell40_SEQ_MODE_1000      0             15294   4808  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__221/I                                                                  ClkMux                          0              9599  RISE       1
I__221/O                                                                  ClkMux                        887             10486  RISE       1
count_20_LC_8_3_6/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_19_LC_7_3_2/lcout
Path End         : count_12_LC_8_2_6/in3
Capture Clock    : count_12_LC_8_2_6/clk
Hold Constraint  : 0p
Path slack       : 4808p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       3417
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          15294
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_19_LC_7_3_2/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_19_LC_7_3_2/lcout          LogicCell40_SEQ_MODE_1000   1391             11877   2662  FALL       4
I__304/I                         LocalMux                       0             11877   3245  FALL       1
I__304/O                         LocalMux                     768             12645   3245  FALL       1
I__307/I                         InMux                          0             12645   3245  FALL       1
I__307/O                         InMux                        503             13148   3245  FALL       1
count_RNILL9O_18_LC_8_3_4/in3    LogicCell40_SEQ_MODE_0000      0             13148   3245  FALL       1
count_RNILL9O_18_LC_8_3_4/lcout  LogicCell40_SEQ_MODE_0000    874             14022   4808  FALL       6
I__293/I                         LocalMux                       0             14022   4808  FALL       1
I__293/O                         LocalMux                     768             14791   4808  FALL       1
I__297/I                         InMux                          0             14791   4808  FALL       1
I__297/O                         InMux                        503             15294   4808  FALL       1
count_12_LC_8_2_6/in3            LogicCell40_SEQ_MODE_1000      0             15294   4808  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__219/I                                                                  ClkMux                          0              9599  RISE       1
I__219/O                                                                  ClkMux                        887             10486  RISE       1
count_12_LC_8_2_6/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_19_LC_7_3_2/lcout
Path End         : count_21_LC_8_3_0/in0
Capture Clock    : count_21_LC_8_3_0/clk
Hold Constraint  : 0p
Path slack       : 4808p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       3417
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          15294
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_19_LC_7_3_2/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_19_LC_7_3_2/lcout          LogicCell40_SEQ_MODE_1000   1391             11877   2662  FALL       4
I__304/I                         LocalMux                       0             11877   3245  FALL       1
I__304/O                         LocalMux                     768             12645   3245  FALL       1
I__307/I                         InMux                          0             12645   3245  FALL       1
I__307/O                         InMux                        503             13148   3245  FALL       1
count_RNILL9O_18_LC_8_3_4/in3    LogicCell40_SEQ_MODE_0000      0             13148   3245  FALL       1
count_RNILL9O_18_LC_8_3_4/lcout  LogicCell40_SEQ_MODE_0000    874             14022   4808  FALL       6
I__294/I                         LocalMux                       0             14022   4808  FALL       1
I__294/O                         LocalMux                     768             14791   4808  FALL       1
I__299/I                         InMux                          0             14791   4808  FALL       1
I__299/O                         InMux                        503             15294   4808  FALL       1
count_21_LC_8_3_0/in0            LogicCell40_SEQ_MODE_1000      0             15294   4808  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__221/I                                                                  ClkMux                          0              9599  RISE       1
I__221/O                                                                  ClkMux                        887             10486  RISE       1
count_21_LC_8_3_0/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_19_LC_7_3_2/lcout
Path End         : count_17_LC_8_3_3/in3
Capture Clock    : count_17_LC_8_3_3/clk
Hold Constraint  : 0p
Path slack       : 4808p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       3417
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          15294
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_19_LC_7_3_2/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_19_LC_7_3_2/lcout          LogicCell40_SEQ_MODE_1000   1391             11877   2662  FALL       4
I__304/I                         LocalMux                       0             11877   3245  FALL       1
I__304/O                         LocalMux                     768             12645   3245  FALL       1
I__307/I                         InMux                          0             12645   3245  FALL       1
I__307/O                         InMux                        503             13148   3245  FALL       1
count_RNILL9O_18_LC_8_3_4/in3    LogicCell40_SEQ_MODE_0000      0             13148   3245  FALL       1
count_RNILL9O_18_LC_8_3_4/lcout  LogicCell40_SEQ_MODE_0000    874             14022   4808  FALL       6
I__294/I                         LocalMux                       0             14022   4808  FALL       1
I__294/O                         LocalMux                     768             14791   4808  FALL       1
I__300/I                         InMux                          0             14791   4808  FALL       1
I__300/O                         InMux                        503             15294   4808  FALL       1
count_17_LC_8_3_3/in3            LogicCell40_SEQ_MODE_1000      0             15294   4808  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__221/I                                                                  ClkMux                          0              9599  RISE       1
I__221/O                                                                  ClkMux                        887             10486  RISE       1
count_17_LC_8_3_3/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_18_LC_7_3_1/lcout
Path End         : count_0_LC_8_1_6/in3
Capture Clock    : count_0_LC_8_1_6/clk
Hold Constraint  : 0p
Path slack       : 4808p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       3417
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          15294
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_18_LC_7_3_1/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_18_LC_7_3_1/lcout           LogicCell40_SEQ_MODE_1000   1391             11877   2662  FALL       4
I__313/I                          LocalMux                       0             11877   3510  FALL       1
I__313/O                          LocalMux                     768             12645   3510  FALL       1
I__316/I                          InMux                          0             12645   4808  FALL       1
I__316/O                          InMux                        503             13148   4808  FALL       1
count_RNI45JG1_15_LC_8_2_7/in3    LogicCell40_SEQ_MODE_0000      0             13148   4808  FALL       1
count_RNI45JG1_15_LC_8_2_7/lcout  LogicCell40_SEQ_MODE_0000    874             14022   4808  FALL       5
I__258/I                          LocalMux                       0             14022   4808  FALL       1
I__258/O                          LocalMux                     768             14791   4808  FALL       1
I__261/I                          InMux                          0             14791   4808  FALL       1
I__261/O                          InMux                        503             15294   4808  FALL       1
count_0_LC_8_1_6/in3              LogicCell40_SEQ_MODE_1000      0             15294   4808  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_0_LC_8_1_6/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_18_LC_7_3_1/lcout
Path End         : ledZ0_LC_9_1_1/in0
Capture Clock    : ledZ0_LC_9_1_1/clk
Hold Constraint  : 0p
Path slack       : 4808p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       3417
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          15294
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_18_LC_7_3_1/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_18_LC_7_3_1/lcout           LogicCell40_SEQ_MODE_1000   1391             11877   2662  FALL       4
I__313/I                          LocalMux                       0             11877   3510  FALL       1
I__313/O                          LocalMux                     768             12645   3510  FALL       1
I__316/I                          InMux                          0             12645   4808  FALL       1
I__316/O                          InMux                        503             13148   4808  FALL       1
count_RNI45JG1_15_LC_8_2_7/in3    LogicCell40_SEQ_MODE_0000      0             13148   4808  FALL       1
count_RNI45JG1_15_LC_8_2_7/lcout  LogicCell40_SEQ_MODE_0000    874             14022   4808  FALL       5
I__260/I                          LocalMux                       0             14022   4808  FALL       1
I__260/O                          LocalMux                     768             14791   4808  FALL       1
I__263/I                          InMux                          0             14791   4808  FALL       1
I__263/O                          InMux                        503             15294   4808  FALL       1
ledZ0_LC_9_1_1/in0                LogicCell40_SEQ_MODE_1000      0             15294   4808  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__216/I                                                                  ClkMux                          0              9599  RISE       1
I__216/O                                                                  ClkMux                        887             10486  RISE       1
ledZ0_LC_9_1_1/clk                                                        LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_6_LC_8_1_7/lcout
Path End         : count_6_LC_8_1_7/in3
Capture Clock    : count_6_LC_8_1_7/clk
Hold Constraint  : 0p
Path slack       : 5139p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       3748
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          15625
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_6_LC_8_1_7/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_6_LC_8_1_7/lcout        LogicCell40_SEQ_MODE_1000   1391             11877   3801  FALL       2
I__92/I                       LocalMux                       0             11877   3801  FALL       1
I__92/O                       LocalMux                     768             12645   3801  FALL       1
I__94/I                       InMux                          0             12645   3801  FALL       1
I__94/O                       InMux                        503             13148   3801  FALL       1
I__96/I                       CascadeMux                     0             13148   3801  FALL       1
I__96/O                       CascadeMux                     0             13148   3801  FALL       1
count_RNO_0_6_LC_7_1_5/in2    LogicCell40_SEQ_MODE_0000      0             13148   3801  FALL       1
count_RNO_0_6_LC_7_1_5/lcout  LogicCell40_SEQ_MODE_0000   1205             14353   5139  FALL       1
I__97/I                       LocalMux                       0             14353   5139  FALL       1
I__97/O                       LocalMux                     768             15122   5139  FALL       1
I__98/I                       InMux                          0             15122   5139  FALL       1
I__98/O                       InMux                        503             15625   5139  FALL       1
count_6_LC_8_1_7/in3          LogicCell40_SEQ_MODE_1000      0             15625   5139  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_6_LC_8_1_7/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_20_LC_8_3_6/lcout
Path End         : count_20_LC_8_3_6/in3
Capture Clock    : count_20_LC_8_3_6/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       3774
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          15651
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__221/I                                                                  ClkMux                          0              9599  RISE       1
I__221/O                                                                  ClkMux                        887             10486  RISE       1
count_20_LC_8_3_6/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_20_LC_8_3_6/lcout        LogicCell40_SEQ_MODE_1000   1391             11877   4106  FALL       2
I__271/I                       LocalMux                       0             11877   4106  FALL       1
I__271/O                       LocalMux                     768             12645   4106  FALL       1
I__273/I                       InMux                          0             12645   4106  FALL       1
I__273/O                       InMux                        503             13148   4106  FALL       1
count_RNO_0_20_LC_7_3_3/in1    LogicCell40_SEQ_MODE_0000      0             13148   4106  FALL       1
count_RNO_0_20_LC_7_3_3/lcout  LogicCell40_SEQ_MODE_0000   1232             14380   5165  FALL       1
I__282/I                       LocalMux                       0             14380   5165  FALL       1
I__282/O                       LocalMux                     768             15148   5165  FALL       1
I__283/I                       InMux                          0             15148   5165  FALL       1
I__283/O                       InMux                        503             15651   5165  FALL       1
count_20_LC_8_3_6/in3          LogicCell40_SEQ_MODE_1000      0             15651   5165  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__221/I                                                                  ClkMux                          0              9599  RISE       1
I__221/O                                                                  ClkMux                        887             10486  RISE       1
count_20_LC_8_3_6/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_16_LC_7_2_7/lcout
Path End         : count_20_LC_8_3_6/in2
Capture Clock    : count_20_LC_8_3_6/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       3774
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          15651
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__220/I                                                                  ClkMux                          0              9599  RISE       1
I__220/O                                                                  ClkMux                        887             10486  RISE       1
count_16_LC_7_2_7/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_16_LC_7_2_7/lcout           LogicCell40_SEQ_MODE_1000   1391             11877   2662  FALL       4
I__154/I                          LocalMux                       0             11877   3404  FALL       1
I__154/O                          LocalMux                     768             12645   3404  FALL       1
I__157/I                          InMux                          0             12645   3404  FALL       1
I__157/O                          InMux                        503             13148   3404  FALL       1
count_RNIRC5U2_15_LC_8_2_5/in1    LogicCell40_SEQ_MODE_0000      0             13148   3404  FALL       1
count_RNIRC5U2_15_LC_8_2_5/lcout  LogicCell40_SEQ_MODE_0000   1232             14380   5165  FALL       5
I__284/I                          LocalMux                       0             14380   5165  FALL       1
I__284/O                          LocalMux                     768             15148   5165  FALL       1
I__286/I                          InMux                          0             15148   5165  FALL       1
I__286/O                          InMux                        503             15651   5165  FALL       1
I__291/I                          CascadeMux                     0             15651   5165  FALL       1
I__291/O                          CascadeMux                     0             15651   5165  FALL       1
count_20_LC_8_3_6/in2             LogicCell40_SEQ_MODE_1000      0             15651   5165  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__221/I                                                                  ClkMux                          0              9599  RISE       1
I__221/O                                                                  ClkMux                        887             10486  RISE       1
count_20_LC_8_3_6/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_5_LC_8_1_2/lcout
Path End         : count_5_LC_8_1_2/in1
Capture Clock    : count_5_LC_8_1_2/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       3774
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          15651
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_5_LC_8_1_2/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_5_LC_8_1_2/lcout        LogicCell40_SEQ_MODE_1000   1391             11877   3947  FALL       2
I__107/I                      LocalMux                       0             11877   4384  FALL       1
I__107/O                      LocalMux                     768             12645   4384  FALL       1
I__109/I                      InMux                          0             12645   4384  FALL       1
I__109/O                      InMux                        503             13148   4384  FALL       1
count_RNO_0_5_LC_7_1_4/in1    LogicCell40_SEQ_MODE_0000      0             13148   4384  FALL       1
count_RNO_0_5_LC_7_1_4/lcout  LogicCell40_SEQ_MODE_0000   1232             14380   5165  FALL       1
I__133/I                      LocalMux                       0             14380   5165  FALL       1
I__133/O                      LocalMux                     768             15148   5165  FALL       1
I__134/I                      InMux                          0             15148   5165  FALL       1
I__134/O                      InMux                        503             15651   5165  FALL       1
count_5_LC_8_1_2/in1          LogicCell40_SEQ_MODE_1000      0             15651   5165  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_5_LC_8_1_2/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_7_LC_8_1_0/lcout
Path End         : count_7_LC_8_1_0/in1
Capture Clock    : count_7_LC_8_1_0/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       3774
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          15651
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_7_LC_8_1_0/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_7_LC_8_1_0/lcout        LogicCell40_SEQ_MODE_1000   1391             11877   3828  FALL       2
I__112/I                      LocalMux                       0             11877   3828  FALL       1
I__112/O                      LocalMux                     768             12645   3828  FALL       1
I__114/I                      InMux                          0             12645   3828  FALL       1
I__114/O                      InMux                        503             13148   3828  FALL       1
count_RNO_0_7_LC_7_1_6/in1    LogicCell40_SEQ_MODE_0000      0             13148   3828  FALL       1
count_RNO_0_7_LC_7_1_6/lcout  LogicCell40_SEQ_MODE_0000   1232             14380   5165  FALL       1
I__139/I                      LocalMux                       0             14380   5165  FALL       1
I__139/O                      LocalMux                     768             15148   5165  FALL       1
I__140/I                      InMux                          0             15148   5165  FALL       1
I__140/O                      InMux                        503             15651   5165  FALL       1
count_7_LC_8_1_0/in1          LogicCell40_SEQ_MODE_1000      0             15651   5165  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_7_LC_8_1_0/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_21_LC_8_3_0/lcout
Path End         : count_21_LC_8_3_0/in3
Capture Clock    : count_21_LC_8_3_0/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       3774
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          15651
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__221/I                                                                  ClkMux                          0              9599  RISE       1
I__221/O                                                                  ClkMux                        887             10486  RISE       1
count_21_LC_8_3_0/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_21_LC_8_3_0/lcout        LogicCell40_SEQ_MODE_1000   1391             11877   3828  FALL       2
I__275/I                       LocalMux                       0             11877   3828  FALL       1
I__275/O                       LocalMux                     768             12645   3828  FALL       1
I__277/I                       InMux                          0             12645   3828  FALL       1
I__277/O                       InMux                        503             13148   3828  FALL       1
count_RNO_0_21_LC_7_3_4/in1    LogicCell40_SEQ_MODE_0000      0             13148   3828  FALL       1
count_RNO_0_21_LC_7_3_4/lcout  LogicCell40_SEQ_MODE_0000   1232             14380   5165  FALL       1
I__144/I                       LocalMux                       0             14380   5165  FALL       1
I__144/O                       LocalMux                     768             15148   5165  FALL       1
I__145/I                       InMux                          0             15148   5165  FALL       1
I__145/O                       InMux                        503             15651   5165  FALL       1
count_21_LC_8_3_0/in3          LogicCell40_SEQ_MODE_1000      0             15651   5165  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__221/I                                                                  ClkMux                          0              9599  RISE       1
I__221/O                                                                  ClkMux                        887             10486  RISE       1
count_21_LC_8_3_0/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_8_3_3/lcout
Path End         : count_17_LC_8_3_3/in2
Capture Clock    : count_17_LC_8_3_3/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       3774
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          15651
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__221/I                                                                  ClkMux                          0              9599  RISE       1
I__221/O                                                                  ClkMux                        887             10486  RISE       1
count_17_LC_8_3_3/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_8_3_3/lcout        LogicCell40_SEQ_MODE_1000   1391             11877   3364  FALL       4
I__187/I                       LocalMux                       0             11877   3828  FALL       1
I__187/O                       LocalMux                     768             12645   3828  FALL       1
I__190/I                       InMux                          0             12645   3828  FALL       1
I__190/O                       InMux                        503             13148   3828  FALL       1
count_RNO_0_17_LC_7_3_0/in1    LogicCell40_SEQ_MODE_0000      0             13148   3828  FALL       1
count_RNO_0_17_LC_7_3_0/lcout  LogicCell40_SEQ_MODE_0000   1232             14380   5165  FALL       1
I__141/I                       LocalMux                       0             14380   5165  FALL       1
I__141/O                       LocalMux                     768             15148   5165  FALL       1
I__142/I                       InMux                          0             15148   5165  FALL       1
I__142/O                       InMux                        503             15651   5165  FALL       1
I__143/I                       CascadeMux                     0             15651   5165  FALL       1
I__143/O                       CascadeMux                     0             15651   5165  FALL       1
count_17_LC_8_3_3/in2          LogicCell40_SEQ_MODE_1000      0             15651   5165  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__221/I                                                                  ClkMux                          0              9599  RISE       1
I__221/O                                                                  ClkMux                        887             10486  RISE       1
count_17_LC_8_3_3/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_14_LC_8_3_5/lcout
Path End         : count_14_LC_8_3_5/in1
Capture Clock    : count_14_LC_8_3_5/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       3774
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          15651
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__221/I                                                                  ClkMux                          0              9599  RISE       1
I__221/O                                                                  ClkMux                        887             10486  RISE       1
count_14_LC_8_3_5/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_14_LC_8_3_5/lcout        LogicCell40_SEQ_MODE_1000   1391             11877   3828  FALL       4
I__205/I                       LocalMux                       0             11877   3828  FALL       1
I__205/O                       LocalMux                     768             12645   3828  FALL       1
I__209/I                       InMux                          0             12645   3828  FALL       1
I__209/O                       InMux                        503             13148   3828  FALL       1
count_RNO_0_14_LC_7_2_5/in1    LogicCell40_SEQ_MODE_0000      0             13148   3828  FALL       1
count_RNO_0_14_LC_7_2_5/lcout  LogicCell40_SEQ_MODE_0000   1232             14380   5165  FALL       1
I__302/I                       LocalMux                       0             14380   5165  FALL       1
I__302/O                       LocalMux                     768             15148   5165  FALL       1
I__303/I                       InMux                          0             15148   5165  FALL       1
I__303/O                       InMux                        503             15651   5165  FALL       1
count_14_LC_8_3_5/in1          LogicCell40_SEQ_MODE_1000      0             15651   5165  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__221/I                                                                  ClkMux                          0              9599  RISE       1
I__221/O                                                                  ClkMux                        887             10486  RISE       1
count_14_LC_8_3_5/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_8_2_6/lcout
Path End         : count_12_LC_8_2_6/in1
Capture Clock    : count_12_LC_8_2_6/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       3774
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          15651
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__219/I                                                                  ClkMux                          0              9599  RISE       1
I__219/O                                                                  ClkMux                        887             10486  RISE       1
count_12_LC_8_2_6/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_8_2_6/lcout        LogicCell40_SEQ_MODE_1000   1391             11877   3245  FALL       4
I__179/I                       LocalMux                       0             11877   4384  FALL       1
I__179/O                       LocalMux                     768             12645   4384  FALL       1
I__183/I                       InMux                          0             12645   4384  FALL       1
I__183/O                       InMux                        503             13148   4384  FALL       1
count_RNO_0_12_LC_7_2_3/in1    LogicCell40_SEQ_MODE_0000      0             13148   4384  FALL       1
count_RNO_0_12_LC_7_2_3/lcout  LogicCell40_SEQ_MODE_0000   1232             14380   5165  FALL       1
I__160/I                       LocalMux                       0             14380   5165  FALL       1
I__160/O                       LocalMux                     768             15148   5165  FALL       1
I__161/I                       InMux                          0             15148   5165  FALL       1
I__161/O                       InMux                        503             15651   5165  FALL       1
count_12_LC_8_2_6/in1          LogicCell40_SEQ_MODE_1000      0             15651   5165  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__219/I                                                                  ClkMux                          0              9599  RISE       1
I__219/O                                                                  ClkMux                        887             10486  RISE       1
count_12_LC_8_2_6/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_16_LC_7_2_7/lcout
Path End         : count_13_LC_8_2_3/in3
Capture Clock    : count_13_LC_8_2_3/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       3774
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          15651
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__220/I                                                                  ClkMux                          0              9599  RISE       1
I__220/O                                                                  ClkMux                        887             10486  RISE       1
count_16_LC_7_2_7/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_16_LC_7_2_7/lcout           LogicCell40_SEQ_MODE_1000   1391             11877   2662  FALL       4
I__154/I                          LocalMux                       0             11877   3404  FALL       1
I__154/O                          LocalMux                     768             12645   3404  FALL       1
I__157/I                          InMux                          0             12645   3404  FALL       1
I__157/O                          InMux                        503             13148   3404  FALL       1
count_RNIRC5U2_15_LC_8_2_5/in1    LogicCell40_SEQ_MODE_0000      0             13148   3404  FALL       1
count_RNIRC5U2_15_LC_8_2_5/lcout  LogicCell40_SEQ_MODE_0000   1232             14380   5165  FALL       5
I__285/I                          LocalMux                       0             14380   5165  FALL       1
I__285/O                          LocalMux                     768             15148   5165  FALL       1
I__290/I                          InMux                          0             15148   5165  FALL       1
I__290/O                          InMux                        503             15651   5165  FALL       1
count_13_LC_8_2_3/in3             LogicCell40_SEQ_MODE_1000      0             15651   5165  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__219/I                                                                  ClkMux                          0              9599  RISE       1
I__219/O                                                                  ClkMux                        887             10486  RISE       1
count_13_LC_8_2_3/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_16_LC_7_2_7/lcout
Path End         : count_21_LC_8_3_0/in2
Capture Clock    : count_21_LC_8_3_0/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       3774
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          15651
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__220/I                                                                  ClkMux                          0              9599  RISE       1
I__220/O                                                                  ClkMux                        887             10486  RISE       1
count_16_LC_7_2_7/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_16_LC_7_2_7/lcout           LogicCell40_SEQ_MODE_1000   1391             11877   2662  FALL       4
I__154/I                          LocalMux                       0             11877   3404  FALL       1
I__154/O                          LocalMux                     768             12645   3404  FALL       1
I__157/I                          InMux                          0             12645   3404  FALL       1
I__157/O                          InMux                        503             13148   3404  FALL       1
count_RNIRC5U2_15_LC_8_2_5/in1    LogicCell40_SEQ_MODE_0000      0             13148   3404  FALL       1
count_RNIRC5U2_15_LC_8_2_5/lcout  LogicCell40_SEQ_MODE_0000   1232             14380   5165  FALL       5
I__284/I                          LocalMux                       0             14380   5165  FALL       1
I__284/O                          LocalMux                     768             15148   5165  FALL       1
I__287/I                          InMux                          0             15148   5165  FALL       1
I__287/O                          InMux                        503             15651   5165  FALL       1
I__292/I                          CascadeMux                     0             15651   5165  FALL       1
I__292/O                          CascadeMux                     0             15651   5165  FALL       1
count_21_LC_8_3_0/in2             LogicCell40_SEQ_MODE_1000      0             15651   5165  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__221/I                                                                  ClkMux                          0              9599  RISE       1
I__221/O                                                                  ClkMux                        887             10486  RISE       1
count_21_LC_8_3_0/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_16_LC_7_2_7/lcout
Path End         : count_14_LC_8_3_5/in3
Capture Clock    : count_14_LC_8_3_5/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       3774
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          15651
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__220/I                                                                  ClkMux                          0              9599  RISE       1
I__220/O                                                                  ClkMux                        887             10486  RISE       1
count_16_LC_7_2_7/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_16_LC_7_2_7/lcout           LogicCell40_SEQ_MODE_1000   1391             11877   2662  FALL       4
I__154/I                          LocalMux                       0             11877   3404  FALL       1
I__154/O                          LocalMux                     768             12645   3404  FALL       1
I__157/I                          InMux                          0             12645   3404  FALL       1
I__157/O                          InMux                        503             13148   3404  FALL       1
count_RNIRC5U2_15_LC_8_2_5/in1    LogicCell40_SEQ_MODE_0000      0             13148   3404  FALL       1
count_RNIRC5U2_15_LC_8_2_5/lcout  LogicCell40_SEQ_MODE_0000   1232             14380   5165  FALL       5
I__284/I                          LocalMux                       0             14380   5165  FALL       1
I__284/O                          LocalMux                     768             15148   5165  FALL       1
I__288/I                          InMux                          0             15148   5165  FALL       1
I__288/O                          InMux                        503             15651   5165  FALL       1
count_14_LC_8_3_5/in3             LogicCell40_SEQ_MODE_1000      0             15651   5165  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__221/I                                                                  ClkMux                          0              9599  RISE       1
I__221/O                                                                  ClkMux                        887             10486  RISE       1
count_14_LC_8_3_5/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_16_LC_7_2_7/lcout
Path End         : count_17_LC_8_3_3/in1
Capture Clock    : count_17_LC_8_3_3/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       3774
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          15651
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__220/I                                                                  ClkMux                          0              9599  RISE       1
I__220/O                                                                  ClkMux                        887             10486  RISE       1
count_16_LC_7_2_7/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_16_LC_7_2_7/lcout           LogicCell40_SEQ_MODE_1000   1391             11877   2662  FALL       4
I__154/I                          LocalMux                       0             11877   3404  FALL       1
I__154/O                          LocalMux                     768             12645   3404  FALL       1
I__157/I                          InMux                          0             12645   3404  FALL       1
I__157/O                          InMux                        503             13148   3404  FALL       1
count_RNIRC5U2_15_LC_8_2_5/in1    LogicCell40_SEQ_MODE_0000      0             13148   3404  FALL       1
count_RNIRC5U2_15_LC_8_2_5/lcout  LogicCell40_SEQ_MODE_0000   1232             14380   5165  FALL       5
I__284/I                          LocalMux                       0             14380   5165  FALL       1
I__284/O                          LocalMux                     768             15148   5165  FALL       1
I__289/I                          InMux                          0             15148   5165  FALL       1
I__289/O                          InMux                        503             15651   5165  FALL       1
count_17_LC_8_3_3/in1             LogicCell40_SEQ_MODE_1000      0             15651   5165  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__221/I                                                                  ClkMux                          0              9599  RISE       1
I__221/O                                                                  ClkMux                        887             10486  RISE       1
count_17_LC_8_3_3/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_19_LC_7_3_2/lcout
Path End         : count_14_LC_8_3_5/in0
Capture Clock    : count_14_LC_8_3_5/clk
Hold Constraint  : 0p
Path slack       : 5457p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       4066
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          15943
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_19_LC_7_3_2/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_19_LC_7_3_2/lcout           LogicCell40_SEQ_MODE_1000   1391             11877   2662  FALL       4
I__306/I                          LocalMux                       0             11877   3245  FALL       1
I__306/O                          LocalMux                     768             12645   3245  FALL       1
I__309/I                          InMux                          0             12645   3245  FALL       1
I__309/O                          InMux                        503             13148   3245  FALL       1
count_RNIAEV82_17_LC_8_2_2/in3    LogicCell40_SEQ_MODE_0000      0             13148   3245  FALL       1
count_RNIAEV82_17_LC_8_2_2/lcout  LogicCell40_SEQ_MODE_0000    874             14022   4808  FALL      10
I__243/I                          Odrv4                          0             14022   5457  FALL       1
I__243/O                          Odrv4                        649             14671   5457  FALL       1
I__247/I                          LocalMux                       0             14671   5457  FALL       1
I__247/O                          LocalMux                     768             15440   5457  FALL       1
I__254/I                          InMux                          0             15440   5457  FALL       1
I__254/O                          InMux                        503             15943   5457  FALL       1
count_14_LC_8_3_5/in0             LogicCell40_SEQ_MODE_1000      0             15943   5457  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__221/I                                                                  ClkMux                          0              9599  RISE       1
I__221/O                                                                  ClkMux                        887             10486  RISE       1
count_14_LC_8_3_5/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_19_LC_7_3_2/lcout
Path End         : count_17_LC_8_3_3/in0
Capture Clock    : count_17_LC_8_3_3/clk
Hold Constraint  : 0p
Path slack       : 5457p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       4066
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          15943
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_19_LC_7_3_2/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_19_LC_7_3_2/lcout           LogicCell40_SEQ_MODE_1000   1391             11877   2662  FALL       4
I__306/I                          LocalMux                       0             11877   3245  FALL       1
I__306/O                          LocalMux                     768             12645   3245  FALL       1
I__309/I                          InMux                          0             12645   3245  FALL       1
I__309/O                          InMux                        503             13148   3245  FALL       1
count_RNIAEV82_17_LC_8_2_2/in3    LogicCell40_SEQ_MODE_0000      0             13148   3245  FALL       1
count_RNIAEV82_17_LC_8_2_2/lcout  LogicCell40_SEQ_MODE_0000    874             14022   4808  FALL      10
I__243/I                          Odrv4                          0             14022   5457  FALL       1
I__243/O                          Odrv4                        649             14671   5457  FALL       1
I__247/I                          LocalMux                       0             14671   5457  FALL       1
I__247/O                          LocalMux                     768             15440   5457  FALL       1
I__255/I                          InMux                          0             15440   5457  FALL       1
I__255/O                          InMux                        503             15943   5457  FALL       1
count_17_LC_8_3_3/in0             LogicCell40_SEQ_MODE_1000      0             15943   5457  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__221/I                                                                  ClkMux                          0              9599  RISE       1
I__221/O                                                                  ClkMux                        887             10486  RISE       1
count_17_LC_8_3_3/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_19_LC_7_3_2/lcout
Path End         : count_20_LC_8_3_6/in1
Capture Clock    : count_20_LC_8_3_6/clk
Hold Constraint  : 0p
Path slack       : 5457p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       4066
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          15943
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_19_LC_7_3_2/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_19_LC_7_3_2/lcout           LogicCell40_SEQ_MODE_1000   1391             11877   2662  FALL       4
I__306/I                          LocalMux                       0             11877   3245  FALL       1
I__306/O                          LocalMux                     768             12645   3245  FALL       1
I__309/I                          InMux                          0             12645   3245  FALL       1
I__309/O                          InMux                        503             13148   3245  FALL       1
count_RNIAEV82_17_LC_8_2_2/in3    LogicCell40_SEQ_MODE_0000      0             13148   3245  FALL       1
count_RNIAEV82_17_LC_8_2_2/lcout  LogicCell40_SEQ_MODE_0000    874             14022   4808  FALL      10
I__243/I                          Odrv4                          0             14022   5457  FALL       1
I__243/O                          Odrv4                        649             14671   5457  FALL       1
I__247/I                          LocalMux                       0             14671   5457  FALL       1
I__247/O                          LocalMux                     768             15440   5457  FALL       1
I__256/I                          InMux                          0             15440   5457  FALL       1
I__256/O                          InMux                        503             15943   5457  FALL       1
count_20_LC_8_3_6/in1             LogicCell40_SEQ_MODE_1000      0             15943   5457  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__221/I                                                                  ClkMux                          0              9599  RISE       1
I__221/O                                                                  ClkMux                        887             10486  RISE       1
count_20_LC_8_3_6/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_19_LC_7_3_2/lcout
Path End         : count_21_LC_8_3_0/in1
Capture Clock    : count_21_LC_8_3_0/clk
Hold Constraint  : 0p
Path slack       : 5457p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       4066
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          15943
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_19_LC_7_3_2/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_19_LC_7_3_2/lcout           LogicCell40_SEQ_MODE_1000   1391             11877   2662  FALL       4
I__306/I                          LocalMux                       0             11877   3245  FALL       1
I__306/O                          LocalMux                     768             12645   3245  FALL       1
I__309/I                          InMux                          0             12645   3245  FALL       1
I__309/O                          InMux                        503             13148   3245  FALL       1
count_RNIAEV82_17_LC_8_2_2/in3    LogicCell40_SEQ_MODE_0000      0             13148   3245  FALL       1
count_RNIAEV82_17_LC_8_2_2/lcout  LogicCell40_SEQ_MODE_0000    874             14022   4808  FALL      10
I__243/I                          Odrv4                          0             14022   5457  FALL       1
I__243/O                          Odrv4                        649             14671   5457  FALL       1
I__247/I                          LocalMux                       0             14671   5457  FALL       1
I__247/O                          LocalMux                     768             15440   5457  FALL       1
I__257/I                          InMux                          0             15440   5457  FALL       1
I__257/O                          InMux                        503             15943   5457  FALL       1
count_21_LC_8_3_0/in1             LogicCell40_SEQ_MODE_1000      0             15943   5457  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__221/I                                                                  ClkMux                          0              9599  RISE       1
I__221/O                                                                  ClkMux                        887             10486  RISE       1
count_21_LC_8_3_0/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_18_LC_7_3_1/lcout
Path End         : count_5_LC_8_1_2/in0
Capture Clock    : count_5_LC_8_1_2/clk
Hold Constraint  : 0p
Path slack       : 5457p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       4066
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          15943
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_18_LC_7_3_1/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_18_LC_7_3_1/lcout           LogicCell40_SEQ_MODE_1000   1391             11877   2662  FALL       4
I__313/I                          LocalMux                       0             11877   3510  FALL       1
I__313/O                          LocalMux                     768             12645   3510  FALL       1
I__316/I                          InMux                          0             12645   4808  FALL       1
I__316/O                          InMux                        503             13148   4808  FALL       1
count_RNI45JG1_15_LC_8_2_7/in3    LogicCell40_SEQ_MODE_0000      0             13148   4808  FALL       1
count_RNI45JG1_15_LC_8_2_7/lcout  LogicCell40_SEQ_MODE_0000    874             14022   4808  FALL       5
I__259/I                          Odrv4                          0             14022   5457  FALL       1
I__259/O                          Odrv4                        649             14671   5457  FALL       1
I__262/I                          LocalMux                       0             14671   5457  FALL       1
I__262/O                          LocalMux                     768             15440   5457  FALL       1
I__264/I                          InMux                          0             15440   5457  FALL       1
I__264/O                          InMux                        503             15943   5457  FALL       1
count_5_LC_8_1_2/in0              LogicCell40_SEQ_MODE_1000      0             15943   5457  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_5_LC_8_1_2/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_18_LC_7_3_1/lcout
Path End         : count_6_LC_8_1_7/in1
Capture Clock    : count_6_LC_8_1_7/clk
Hold Constraint  : 0p
Path slack       : 5457p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       4066
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          15943
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_18_LC_7_3_1/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_18_LC_7_3_1/lcout           LogicCell40_SEQ_MODE_1000   1391             11877   2662  FALL       4
I__313/I                          LocalMux                       0             11877   3510  FALL       1
I__313/O                          LocalMux                     768             12645   3510  FALL       1
I__316/I                          InMux                          0             12645   4808  FALL       1
I__316/O                          InMux                        503             13148   4808  FALL       1
count_RNI45JG1_15_LC_8_2_7/in3    LogicCell40_SEQ_MODE_0000      0             13148   4808  FALL       1
count_RNI45JG1_15_LC_8_2_7/lcout  LogicCell40_SEQ_MODE_0000    874             14022   4808  FALL       5
I__259/I                          Odrv4                          0             14022   5457  FALL       1
I__259/O                          Odrv4                        649             14671   5457  FALL       1
I__262/I                          LocalMux                       0             14671   5457  FALL       1
I__262/O                          LocalMux                     768             15440   5457  FALL       1
I__265/I                          InMux                          0             15440   5457  FALL       1
I__265/O                          InMux                        503             15943   5457  FALL       1
count_6_LC_8_1_7/in1              LogicCell40_SEQ_MODE_1000      0             15943   5457  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_6_LC_8_1_7/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_18_LC_7_3_1/lcout
Path End         : count_7_LC_8_1_0/in0
Capture Clock    : count_7_LC_8_1_0/clk
Hold Constraint  : 0p
Path slack       : 5457p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       4066
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          15943
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_18_LC_7_3_1/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_18_LC_7_3_1/lcout           LogicCell40_SEQ_MODE_1000   1391             11877   2662  FALL       4
I__313/I                          LocalMux                       0             11877   3510  FALL       1
I__313/O                          LocalMux                     768             12645   3510  FALL       1
I__316/I                          InMux                          0             12645   4808  FALL       1
I__316/O                          InMux                        503             13148   4808  FALL       1
count_RNI45JG1_15_LC_8_2_7/in3    LogicCell40_SEQ_MODE_0000      0             13148   4808  FALL       1
count_RNI45JG1_15_LC_8_2_7/lcout  LogicCell40_SEQ_MODE_0000    874             14022   4808  FALL       5
I__259/I                          Odrv4                          0             14022   5457  FALL       1
I__259/O                          Odrv4                        649             14671   5457  FALL       1
I__262/I                          LocalMux                       0             14671   5457  FALL       1
I__262/O                          LocalMux                     768             15440   5457  FALL       1
I__266/I                          InMux                          0             15440   5457  FALL       1
I__266/O                          InMux                        503             15943   5457  FALL       1
count_7_LC_8_1_0/in0              LogicCell40_SEQ_MODE_1000      0             15943   5457  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__217/I                                                                  ClkMux                          0              9599  RISE       1
I__217/O                                                                  ClkMux                        887             10486  RISE       1
count_7_LC_8_1_0/clk                                                      LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_13_LC_8_2_3/lcout
Path End         : count_13_LC_8_2_3/in1
Capture Clock    : count_13_LC_8_2_3/clk
Hold Constraint  : 0p
Path slack       : 5814p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       4423
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          16300
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__219/I                                                                  ClkMux                          0              9599  RISE       1
I__219/O                                                                  ClkMux                        887             10486  RISE       1
count_13_LC_8_2_3/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_13_LC_8_2_3/lcout        LogicCell40_SEQ_MODE_1000   1391             11877   3404  FALL       4
I__197/I                       LocalMux                       0             11877   4106  FALL       1
I__197/O                       LocalMux                     768             12645   4106  FALL       1
I__201/I                       InMux                          0             12645   4106  FALL       1
I__201/O                       InMux                        503             13148   4106  FALL       1
count_RNO_0_13_LC_7_2_4/in1    LogicCell40_SEQ_MODE_0000      0             13148   4106  FALL       1
count_RNO_0_13_LC_7_2_4/lcout  LogicCell40_SEQ_MODE_0000   1232             14380   5814  FALL       1
I__167/I                       Odrv4                          0             14380   5814  FALL       1
I__167/O                       Odrv4                        649             15029   5814  FALL       1
I__168/I                       LocalMux                       0             15029   5814  FALL       1
I__168/O                       LocalMux                     768             15797   5814  FALL       1
I__169/I                       InMux                          0             15797   5814  FALL       1
I__169/O                       InMux                        503             16300   5814  FALL       1
count_13_LC_8_2_3/in1          LogicCell40_SEQ_MODE_1000      0             16300   5814  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__219/I                                                                  ClkMux                          0              9599  RISE       1
I__219/O                                                                  ClkMux                        887             10486  RISE       1
count_13_LC_8_2_3/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_8_3_3/lcout
Path End         : count_22_LC_7_3_5/in0
Capture Clock    : count_22_LC_7_3_5/clk
Hold Constraint  : 0p
Path slack       : 5841p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10486
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10486

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       4450
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          16327
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__221/I                                                                  ClkMux                          0              9599  RISE       1
I__221/O                                                                  ClkMux                        887             10486  RISE       1
count_17_LC_8_3_3/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_8_3_3/lcout        LogicCell40_SEQ_MODE_1000   1391             11877   3364  FALL       4
I__188/I                       LocalMux                       0             11877   3364  FALL       1
I__188/O                       LocalMux                     768             12645   3364  FALL       1
I__191/I                       InMux                          0             12645   5841  FALL       1
I__191/O                       InMux                        503             13148   5841  FALL       1
I__194/I                       CascadeMux                     0             13148   5841  FALL       1
I__194/O                       CascadeMux                     0             13148   5841  FALL       1
count_RNO_1_22_LC_8_2_0/in2    LogicCell40_SEQ_MODE_0000      0             13148   5841  FALL       1
count_RNO_1_22_LC_8_2_0/ltout  LogicCell40_SEQ_MODE_0000    702             13850   5841  RISE       1
I__172/I                       CascadeMux                     0             13850   5841  RISE       1
I__172/O                       CascadeMux                     0             13850   5841  RISE       1
count_RNO_0_22_LC_8_2_1/in2    LogicCell40_SEQ_MODE_0000      0             13850   5841  RISE       1
count_RNO_0_22_LC_8_2_1/lcout  LogicCell40_SEQ_MODE_0000   1205             15055   5841  FALL       1
I__170/I                       LocalMux                       0             15055   5841  FALL       1
I__170/O                       LocalMux                     768             15824   5841  FALL       1
I__171/I                       InMux                          0             15824   5841  FALL       1
I__171/O                       InMux                        503             16327   5841  FALL       1
count_22_LC_7_3_5/in0          LogicCell40_SEQ_MODE_1000      0             16327   5841  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__223/I                                                                  ClkMux                          0              9599  RISE       1
I__223/O                                                                  ClkMux                        887             10486  RISE       1
count_22_LC_7_3_5/clk                                                     LogicCell40_SEQ_MODE_1000       0             10486  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ledZ0_LC_9_1_1/lcout
Path End         : led
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10486
+ Clock To Q                                                            1391
+ Data Path Delay                                                       5558
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          17435
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
ref_clk                                                                   Blink                           0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3228  RISE       1
I__69/O                                                                   Odrv12                       1073              4301  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996  RISE       1
I__72/I                                                                   LocalMux                        0              5996  RISE       1
I__72/O                                                                   LocalMux                     1099              7095  RISE       1
I__73/I                                                                   IoInMux                         0              7095  RISE       1
I__73/O                                                                   IoInMux                       662              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347  RISE       1
I__215/I                                                                  GlobalMux                       0              9347  RISE       1
I__215/O                                                                  GlobalMux                     252              9599  RISE       1
I__216/I                                                                  ClkMux                          0              9599  RISE       1
I__216/O                                                                  ClkMux                        887             10486  RISE       1
ledZ0_LC_9_1_1/clk                                                        LogicCell40_SEQ_MODE_1000       0             10486  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
ledZ0_LC_9_1_1/lcout           LogicCell40_SEQ_MODE_1000   1391             11877   +INF  RISE       2
I__227/I                       Odrv4                          0             11877   +INF  RISE       1
I__227/O                       Odrv4                        596             12473   +INF  RISE       1
I__229/I                       Span4Mux_s0_v                  0             12473   +INF  RISE       1
I__229/O                       Span4Mux_s0_v                344             12817   +INF  RISE       1
I__231/I                       LocalMux                       0             12817   +INF  RISE       1
I__231/O                       LocalMux                    1099             13916   +INF  RISE       1
I__232/I                       IoInMux                        0             13916   +INF  RISE       1
I__232/O                       IoInMux                      662             14579   +INF  RISE       1
led_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0             14579   +INF  RISE       1
led_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001       768             15347   +INF  FALL       1
led_obuf_iopad/DIN             IO_PAD                         0             15347   +INF  FALL       1
led_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088             17435   +INF  FALL       1
led                            Blink                          0             17435   +INF  FALL       1


++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ref_clk
Path End         : clk
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Launch Clock Source Latency                                              0
+ Data Path Delay                                                      17618
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          17618
 
Data path
pin name                                                                  model name                  delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  -----  ----  ------
ref_clk                                                                   Blink                           0                 0   COMP  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0   COMP  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        510               510   COMP  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510   COMP  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3228    N/A  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3228   COMP  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A    N/A  
I__69/I                                                                   Odrv12                          0              3228   COMP  RISE       1
I__69/O                                                                   Odrv12                       1073              4301   COMP  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4301   COMP  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5281   COMP  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5281   COMP  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              5996   COMP  RISE       1
I__72/I                                                                   LocalMux                        0              5996   COMP  RISE       1
I__72/O                                                                   LocalMux                     1099              7095   COMP  RISE       1
I__73/I                                                                   IoInMux                         0              7095   COMP  RISE       1
I__73/O                                                                   IoInMux                       662              7758   COMP  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7758   COMP  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9347   COMP  RISE      25
I__214/I                                                                  gio2CtrlBuf                     0              9347   COMP  RISE       1
I__214/O                                                                  gio2CtrlBuf                     0              9347   COMP  RISE       1
I__215/I                                                                  GlobalMux                       0              9347   COMP  RISE       1
I__215/O                                                                  GlobalMux                     252              9599   COMP  RISE       1
I__222/I                                                                  Glb2LocalMux                    0              9599   +INF  RISE       1
I__222/O                                                                  Glb2LocalMux                  583             10181   +INF  RISE       1
I__224/I                                                                  LocalMux                        0             10181   +INF  RISE       1
I__224/O                                                                  LocalMux                     1099             11281   +INF  RISE       1
I__225/I                                                                  InMux                           0             11281   +INF  RISE       1
I__225/O                                                                  InMux                         662             11943   +INF  RISE       1
GB_BUFFER_clk_c_g_THRU_LUT4_0_LC_5_1_6/in0                                LogicCell40_SEQ_MODE_0000       0             11943   +INF  RISE       1
GB_BUFFER_clk_c_g_THRU_LUT4_0_LC_5_1_6/lcout                              LogicCell40_SEQ_MODE_0000    1245             13188   +INF  RISE       1
I__67/I                                                                   LocalMux                        0             13188   +INF  RISE       1
I__67/O                                                                   LocalMux                     1099             14287   +INF  RISE       1
I__68/I                                                                   IoInMux                         0             14287   +INF  RISE       1
I__68/O                                                                   IoInMux                       662             14949   +INF  RISE       1
clk_obuf_preio/DOUT0                                                      PRE_IO_PIN_TYPE_011001          0             14949   +INF  RISE       1
clk_obuf_preio/PADOUT                                                     PRE_IO_PIN_TYPE_011001        755             15704   +INF  RISE       1
clk_obuf_iopad/DIN                                                        IO_PAD                          0             15704   +INF  RISE       1
clk_obuf_iopad/PACKAGEPIN:out                                             IO_PAD                       1914             17618   +INF  RISE       1
clk                                                                       Blink                           0             17618   +INF  RISE       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

