# Computer_Architecture_course_project-
Computer Architecture course project: design and verify a simple pipelined RISC processor in Verilog 
