#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f5694433b0 .scope module, "test_MAC_Unit" "test_MAC_Unit" 2 5;
 .timescale -9 -12;
v000001f56952e2e0_0 .var "A", 1 0;
v000001f56952d700_0 .var "B", 1 0;
v000001f56952ece0_0 .var "CLK", 0 0;
v000001f56952eba0_0 .var "I", 1 0;
v000001f56952d3e0_0 .var "S", 0 0;
v000001f56952df20_0 .net "Y", 7 0, L_000001f56953f670;  1 drivers
v000001f56952eec0_0 .var/i "file_handle", 31 0;
E_000001f5694a0fe0 .event posedge, v000001f569522cf0_0;
S_000001f569443540 .scope module, "dut" "MAC_Unit" 2 15, 3 31 0, S_000001f5694433b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "I";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 2 "A";
    .port_info 3 /INPUT 2 "B";
    .port_info 4 /OUTPUT 8 "Y";
    .port_info 5 /INPUT 1 "S";
v000001f5695354e0_0 .net "A", 1 0, v000001f56952e2e0_0;  1 drivers
v000001f569535580_0 .net "B", 1 0, v000001f56952d700_0;  1 drivers
v000001f56952ed80_0 .net "CLK", 0 0, v000001f56952ece0_0;  1 drivers
v000001f56952e240_0 .net "CTRL", 1 0, L_000001f56952db60;  1 drivers
v000001f56952e380_0 .net "I", 1 0, v000001f56952eba0_0;  1 drivers
v000001f56952dac0_0 .net "PROD", 3 0, L_000001f56952d8e0;  1 drivers
v000001f56952d5c0_0 .net "S", 0 0, v000001f56952d3e0_0;  1 drivers
v000001f56952eb00_0 .net "SUM", 7 0, L_000001f56953f0d0;  1 drivers
v000001f56952ec40_0 .net "Y", 7 0, L_000001f56953f670;  alias, 1 drivers
L_000001f569543128 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001f56952e6a0_0 .net/2u *"_ivl_0", 3 0, L_000001f569543128;  1 drivers
L_000001f56953f7b0 .concat [ 4 4 0 0], L_000001f56952d8e0, L_000001f569543128;
L_000001f56953ff30 .part L_000001f56952db60, 0, 1;
L_000001f56953ebd0 .part L_000001f56952db60, 1, 1;
S_000001f56945f900 .scope module, "Adder_instance" "eightbit_adder" 3 60, 4 28 0, S_000001f569443540;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /OUTPUT 8 "S";
v000001f569523d30_0 .net "A", 7 0, L_000001f56953f7b0;  1 drivers
v000001f569522d90_0 .net "B", 7 0, L_000001f56953f670;  alias, 1 drivers
v000001f5695236f0_0 .net "S", 7 0, L_000001f56953f0d0;  alias, 1 drivers
o000001f5694bba98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001f569522e30_0 name=_ivl_81
v000001f5695224d0_0 .net "carry", 7 0, L_000001f56952d520;  1 drivers
v000001f5695226b0_0 .net "carry_out", 7 0, L_000001f56953ea90;  1 drivers
L_000001f56952dc00 .part L_000001f56953f7b0, 0, 1;
L_000001f56952d980 .part L_000001f56953f670, 0, 1;
L_000001f56952d520 .part/pv L_000001f56953bc20, 0, 1, 8;
L_000001f56952da20 .part L_000001f56952d520, 0, 1;
L_000001f56952de80 .part L_000001f56953f7b0, 1, 1;
L_000001f56952e560 .part L_000001f56953f670, 1, 1;
L_000001f56952d0c0 .part L_000001f56953ea90, 1, 1;
L_000001f56952dfc0 .part L_000001f56953f7b0, 2, 1;
L_000001f56952e060 .part L_000001f56953f670, 2, 1;
L_000001f56952e100 .part L_000001f56953ea90, 2, 1;
L_000001f56952e600 .part L_000001f56953f7b0, 3, 1;
L_000001f56952ea60 .part L_000001f56953f670, 3, 1;
L_000001f56952d2a0 .part L_000001f56953ea90, 3, 1;
L_000001f56952e1a0 .part L_000001f56953f7b0, 4, 1;
L_000001f56952d160 .part L_000001f56953f670, 4, 1;
L_000001f56952e740 .part L_000001f56953ea90, 4, 1;
L_000001f56953f990 .part L_000001f56953f7b0, 5, 1;
L_000001f56953f850 .part L_000001f56953f670, 5, 1;
L_000001f56953e950 .part L_000001f56953ea90, 5, 1;
L_000001f56953f210 .part L_000001f56953f7b0, 6, 1;
L_000001f56953f710 .part L_000001f56953f670, 6, 1;
L_000001f56953e9f0 .part L_000001f56953ea90, 6, 1;
LS_000001f56953f0d0_0_0 .concat8 [ 1 1 1 1], L_000001f56953b830, L_000001f56953bc90, L_000001f56953bb40, L_000001f56953b9f0;
LS_000001f56953f0d0_0_4 .concat8 [ 1 1 1 1], L_000001f56953bd70, L_000001f56953c010, L_000001f569540e00, L_000001f569540af0;
L_000001f56953f0d0 .concat8 [ 4 4 0 0], LS_000001f56953f0d0_0_0, LS_000001f56953f0d0_0_4;
L_000001f56953f350 .part L_000001f56953f7b0, 7, 1;
L_000001f56953ffd0 .part L_000001f56953f670, 7, 1;
LS_000001f56953ea90_0_0 .concat [ 1 1 1 1], o000001f5694bba98, L_000001f56953be50, L_000001f56953b910, L_000001f56953bf30;
LS_000001f56953ea90_0_4 .concat [ 1 1 1 1], L_000001f56953bde0, L_000001f56953b7c0, L_000001f5695403f0, L_000001f569540700;
L_000001f56953ea90 .concat [ 4 4 0 0], LS_000001f56953ea90_0_0, LS_000001f56953ea90_0_4;
S_000001f56945fa90 .scope module, "FA_1" "Full_Adder" 4 44, 5 25 0, S_000001f56945f900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C_I";
    .port_info 1 /OUTPUT 1 "S_O";
    .port_info 2 /INPUT 1 "A_I";
    .port_info 3 /OUTPUT 1 "C_O";
    .port_info 4 /INPUT 1 "B_I";
L_000001f56953bad0 .functor XOR 1, L_000001f56952de80, L_000001f56952e560, C4<0>, C4<0>;
L_000001f56953b280 .functor AND 1, L_000001f56952de80, L_000001f56952e560, C4<1>, C4<1>;
L_000001f56953b6e0 .functor AND 1, L_000001f56953bad0, L_000001f56952da20, C4<1>, C4<1>;
L_000001f56953bc90 .functor XOR 1, L_000001f56953bad0, L_000001f56952da20, C4<0>, C4<0>;
L_000001f56953be50 .functor OR 1, L_000001f56953b280, L_000001f56953b6e0, C4<0>, C4<0>;
v000001f5694b5320_0 .net "A_I", 0 0, L_000001f56952de80;  1 drivers
v000001f5694b6680_0 .net "B_I", 0 0, L_000001f56952e560;  1 drivers
v000001f5694b56e0_0 .net "C_I", 0 0, L_000001f56952da20;  1 drivers
v000001f5694b6220_0 .net "C_O", 0 0, L_000001f56953be50;  1 drivers
v000001f5694b53c0_0 .net "S_O", 0 0, L_000001f56953bc90;  1 drivers
v000001f5694b6c20_0 .net "w1", 0 0, L_000001f56953bad0;  1 drivers
v000001f5694b5820_0 .net "w2", 0 0, L_000001f56953b280;  1 drivers
v000001f5694b67c0_0 .net "w3", 0 0, L_000001f56953b6e0;  1 drivers
S_000001f569457270 .scope module, "FA_2" "Full_Adder" 4 52, 5 25 0, S_000001f56945f900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C_I";
    .port_info 1 /OUTPUT 1 "S_O";
    .port_info 2 /INPUT 1 "A_I";
    .port_info 3 /OUTPUT 1 "C_O";
    .port_info 4 /INPUT 1 "B_I";
L_000001f56953b2f0 .functor XOR 1, L_000001f56952dfc0, L_000001f56952e060, C4<0>, C4<0>;
L_000001f56953b3d0 .functor AND 1, L_000001f56952dfc0, L_000001f56952e060, C4<1>, C4<1>;
L_000001f56953bd00 .functor AND 1, L_000001f56953b2f0, L_000001f56952d0c0, C4<1>, C4<1>;
L_000001f56953bb40 .functor XOR 1, L_000001f56953b2f0, L_000001f56952d0c0, C4<0>, C4<0>;
L_000001f56953b910 .functor OR 1, L_000001f56953b3d0, L_000001f56953bd00, C4<0>, C4<0>;
v000001f5694b6720_0 .net "A_I", 0 0, L_000001f56952dfc0;  1 drivers
v000001f5694b58c0_0 .net "B_I", 0 0, L_000001f56952e060;  1 drivers
v000001f5694b5e60_0 .net "C_I", 0 0, L_000001f56952d0c0;  1 drivers
v000001f5694b5460_0 .net "C_O", 0 0, L_000001f56953b910;  1 drivers
v000001f5694b5aa0_0 .net "S_O", 0 0, L_000001f56953bb40;  1 drivers
v000001f5694b6900_0 .net "w1", 0 0, L_000001f56953b2f0;  1 drivers
v000001f5694b5b40_0 .net "w2", 0 0, L_000001f56953b3d0;  1 drivers
v000001f5694b5500_0 .net "w3", 0 0, L_000001f56953bd00;  1 drivers
S_000001f569457400 .scope module, "FA_3" "Full_Adder" 4 60, 5 25 0, S_000001f56945f900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C_I";
    .port_info 1 /OUTPUT 1 "S_O";
    .port_info 2 /INPUT 1 "A_I";
    .port_info 3 /OUTPUT 1 "C_O";
    .port_info 4 /INPUT 1 "B_I";
L_000001f56953b600 .functor XOR 1, L_000001f56952e600, L_000001f56952ea60, C4<0>, C4<0>;
L_000001f56953b980 .functor AND 1, L_000001f56952e600, L_000001f56952ea60, C4<1>, C4<1>;
L_000001f56953bec0 .functor AND 1, L_000001f56953b600, L_000001f56952e100, C4<1>, C4<1>;
L_000001f56953b9f0 .functor XOR 1, L_000001f56953b600, L_000001f56952e100, C4<0>, C4<0>;
L_000001f56953bf30 .functor OR 1, L_000001f56953b980, L_000001f56953bec0, C4<0>, C4<0>;
v000001f5694b55a0_0 .net "A_I", 0 0, L_000001f56952e600;  1 drivers
v000001f5694b6ea0_0 .net "B_I", 0 0, L_000001f56952ea60;  1 drivers
v000001f5694b5960_0 .net "C_I", 0 0, L_000001f56952e100;  1 drivers
v000001f5694b6b80_0 .net "C_O", 0 0, L_000001f56953bf30;  1 drivers
v000001f5694b6360_0 .net "S_O", 0 0, L_000001f56953b9f0;  1 drivers
v000001f5694b5a00_0 .net "w1", 0 0, L_000001f56953b600;  1 drivers
v000001f5694b7080_0 .net "w2", 0 0, L_000001f56953b980;  1 drivers
v000001f5694b5be0_0 .net "w3", 0 0, L_000001f56953bec0;  1 drivers
S_000001f56944ad90 .scope module, "FA_4" "Full_Adder" 4 68, 5 25 0, S_000001f56945f900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C_I";
    .port_info 1 /OUTPUT 1 "S_O";
    .port_info 2 /INPUT 1 "A_I";
    .port_info 3 /OUTPUT 1 "C_O";
    .port_info 4 /INPUT 1 "B_I";
L_000001f56953b8a0 .functor XOR 1, L_000001f56952e1a0, L_000001f56952d160, C4<0>, C4<0>;
L_000001f56953b750 .functor AND 1, L_000001f56952e1a0, L_000001f56952d160, C4<1>, C4<1>;
L_000001f56953b1a0 .functor AND 1, L_000001f56953b8a0, L_000001f56952d2a0, C4<1>, C4<1>;
L_000001f56953bd70 .functor XOR 1, L_000001f56953b8a0, L_000001f56952d2a0, C4<0>, C4<0>;
L_000001f56953bde0 .functor OR 1, L_000001f56953b750, L_000001f56953b1a0, C4<0>, C4<0>;
v000001f5694b5c80_0 .net "A_I", 0 0, L_000001f56952e1a0;  1 drivers
v000001f5694b5d20_0 .net "B_I", 0 0, L_000001f56952d160;  1 drivers
v000001f5694b5dc0_0 .net "C_I", 0 0, L_000001f56952d2a0;  1 drivers
v000001f5694b6cc0_0 .net "C_O", 0 0, L_000001f56953bde0;  1 drivers
v000001f5694b6860_0 .net "S_O", 0 0, L_000001f56953bd70;  1 drivers
v000001f5694b5f00_0 .net "w1", 0 0, L_000001f56953b8a0;  1 drivers
v000001f5694b5fa0_0 .net "w2", 0 0, L_000001f56953b750;  1 drivers
v000001f5694b6040_0 .net "w3", 0 0, L_000001f56953b1a0;  1 drivers
S_000001f56944af20 .scope module, "FA_5" "Full_Adder" 4 76, 5 25 0, S_000001f56945f900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C_I";
    .port_info 1 /OUTPUT 1 "S_O";
    .port_info 2 /INPUT 1 "A_I";
    .port_info 3 /OUTPUT 1 "C_O";
    .port_info 4 /INPUT 1 "B_I";
L_000001f56953bfa0 .functor XOR 1, L_000001f56953f990, L_000001f56953f850, C4<0>, C4<0>;
L_000001f56953b440 .functor AND 1, L_000001f56953f990, L_000001f56953f850, C4<1>, C4<1>;
L_000001f56953b130 .functor AND 1, L_000001f56953bfa0, L_000001f56952e740, C4<1>, C4<1>;
L_000001f56953c010 .functor XOR 1, L_000001f56953bfa0, L_000001f56952e740, C4<0>, C4<0>;
L_000001f56953b7c0 .functor OR 1, L_000001f56953b440, L_000001f56953b130, C4<0>, C4<0>;
v000001f5694b6180_0 .net "A_I", 0 0, L_000001f56953f990;  1 drivers
v000001f5694b60e0_0 .net "B_I", 0 0, L_000001f56953f850;  1 drivers
v000001f5694b62c0_0 .net "C_I", 0 0, L_000001f56952e740;  1 drivers
v000001f5694b6d60_0 .net "C_O", 0 0, L_000001f56953b7c0;  1 drivers
v000001f5694b6e00_0 .net "S_O", 0 0, L_000001f56953c010;  1 drivers
v000001f5694b6f40_0 .net "w1", 0 0, L_000001f56953bfa0;  1 drivers
v000001f5694b6400_0 .net "w2", 0 0, L_000001f56953b440;  1 drivers
v000001f5694b6a40_0 .net "w3", 0 0, L_000001f56953b130;  1 drivers
S_000001f569451720 .scope module, "FA_6" "Full_Adder" 4 84, 5 25 0, S_000001f56945f900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C_I";
    .port_info 1 /OUTPUT 1 "S_O";
    .port_info 2 /INPUT 1 "A_I";
    .port_info 3 /OUTPUT 1 "C_O";
    .port_info 4 /INPUT 1 "B_I";
L_000001f56953b4b0 .functor XOR 1, L_000001f56953f210, L_000001f56953f710, C4<0>, C4<0>;
L_000001f56953ba60 .functor AND 1, L_000001f56953f210, L_000001f56953f710, C4<1>, C4<1>;
L_000001f56953b210 .functor AND 1, L_000001f56953b4b0, L_000001f56953e950, C4<1>, C4<1>;
L_000001f569540e00 .functor XOR 1, L_000001f56953b4b0, L_000001f56953e950, C4<0>, C4<0>;
L_000001f5695403f0 .functor OR 1, L_000001f56953ba60, L_000001f56953b210, C4<0>, C4<0>;
v000001f5694b64a0_0 .net "A_I", 0 0, L_000001f56953f210;  1 drivers
v000001f5694b6540_0 .net "B_I", 0 0, L_000001f56953f710;  1 drivers
v000001f5694b69a0_0 .net "C_I", 0 0, L_000001f56953e950;  1 drivers
v000001f5694b6ae0_0 .net "C_O", 0 0, L_000001f5695403f0;  1 drivers
v000001f5694b6fe0_0 .net "S_O", 0 0, L_000001f569540e00;  1 drivers
v000001f569499970_0 .net "w1", 0 0, L_000001f56953b4b0;  1 drivers
v000001f569499ab0_0 .net "w2", 0 0, L_000001f56953ba60;  1 drivers
v000001f56949a190_0 .net "w3", 0 0, L_000001f56953b210;  1 drivers
S_000001f5694518b0 .scope module, "FA_7" "Full_Adder" 4 92, 5 25 0, S_000001f56945f900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C_I";
    .port_info 1 /OUTPUT 1 "S_O";
    .port_info 2 /INPUT 1 "A_I";
    .port_info 3 /OUTPUT 1 "C_O";
    .port_info 4 /INPUT 1 "B_I";
L_000001f569540460 .functor XOR 1, L_000001f56953f350, L_000001f56953ffd0, C4<0>, C4<0>;
L_000001f569540690 .functor AND 1, L_000001f56953f350, L_000001f56953ffd0, C4<1>, C4<1>;
L_000001f569540d20 .functor AND 1, L_000001f569540460, L_000001f56953e9f0, C4<1>, C4<1>;
L_000001f569540af0 .functor XOR 1, L_000001f569540460, L_000001f56953e9f0, C4<0>, C4<0>;
L_000001f569540700 .functor OR 1, L_000001f569540690, L_000001f569540d20, C4<0>, C4<0>;
v000001f56949ae10_0 .net "A_I", 0 0, L_000001f56953f350;  1 drivers
v000001f569499c90_0 .net "B_I", 0 0, L_000001f56953ffd0;  1 drivers
v000001f56949a5f0_0 .net "C_I", 0 0, L_000001f56953e9f0;  1 drivers
v000001f5694abb50_0 .net "C_O", 0 0, L_000001f569540700;  1 drivers
v000001f5694ac370_0 .net "S_O", 0 0, L_000001f569540af0;  1 drivers
v000001f5694ab1f0_0 .net "w1", 0 0, L_000001f569540460;  1 drivers
v000001f5694b00a0_0 .net "w2", 0 0, L_000001f569540690;  1 drivers
v000001f5694b05a0_0 .net "w3", 0 0, L_000001f569540d20;  1 drivers
S_000001f56945bc50 .scope module, "ha_instance_0" "Half_Adder" 4 37, 6 25 0, S_000001f56945f900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A_0";
    .port_info 1 /INPUT 1 "B_0";
    .port_info 2 /OUTPUT 1 "S_0";
    .port_info 3 /OUTPUT 1 "C_0";
L_000001f56953bc20 .functor AND 1, L_000001f56952dc00, L_000001f56952d980, C4<1>, C4<1>;
L_000001f56953b830 .functor XOR 1, L_000001f56952dc00, L_000001f56952d980, C4<0>, C4<0>;
v000001f5694b0e60_0 .net "A_0", 0 0, L_000001f56952dc00;  1 drivers
v000001f5694b1390_0 .net "B_0", 0 0, L_000001f56952d980;  1 drivers
v000001f5694b16b0_0 .net "C_0", 0 0, L_000001f56953bc20;  1 drivers
v000001f569523150_0 .net "S_0", 0 0, L_000001f56953b830;  1 drivers
S_000001f56945bde0 .scope module, "FSM_instance" "FSM" 3 58, 7 27 0, S_000001f569443540;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "I";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 2 "O";
    .port_info 3 /INPUT 1 "S";
L_000001f5695386c0 .functor AND 1, L_000001f5694aec00, L_000001f569538b90, C4<1>, C4<1>;
L_000001f569538ff0 .functor AND 1, L_000001f569538a40, L_000001f569538340, C4<1>, C4<1>;
L_000001f569538a40 .functor OR 1, L_000001f5694aef10, L_000001f5694aec00, C4<0>, C4<0>;
L_000001f569538340 .functor NOT 1, L_000001f569538b90, C4<0>, C4<0>, C4<0>;
L_000001f5695383b0 .functor NOT 1, L_000001f5694aec00, C4<0>, C4<0>, C4<0>;
L_000001f569538e30 .functor NOT 1, L_000001f5694aef10, C4<0>, C4<0>, C4<0>;
L_000001f569538810 .functor NOT 1, L_000001f56952e880, C4<0>, C4<0>, C4<0>;
L_000001f569538420 .functor NOT 1, L_000001f56952e7e0, C4<0>, C4<0>, C4<0>;
L_000001f569538d50 .functor AND 1, L_000001f569538960, v000001f56952d3e0_0, C4<1>, C4<1>;
L_000001f569538960 .functor OR 1, L_000001f56952d340, L_000001f5695385e0, L_000001f569538490, C4<0>;
L_000001f5695385e0 .functor AND 1, L_000001f569538b90, L_000001f5695383b0, L_000001f569538420, C4<1>;
L_000001f569538490 .functor AND 1, L_000001f569538420, L_000001f569538340, L_000001f569538ab0, C4<1>;
L_000001f569538ab0 .functor XOR 1, L_000001f5694aec00, L_000001f5694aef10, C4<0>, C4<0>;
L_000001f569538570 .functor AND 1, L_000001f569538ea0, v000001f56952d3e0_0, C4<1>, C4<1>;
L_000001f569538ea0 .functor OR 1, L_000001f56952d660, L_000001f569538c70, L_000001f569538880, C4<0>;
L_000001f569538c70 .functor AND 1, L_000001f569538b90, L_000001f5695383b0, L_000001f56952d480, C4<1>;
L_000001f569538880 .functor AND 1, L_000001f56952ee20, L_000001f569538340, L_000001f569538ab0, C4<1>;
L_000001f5695381f0 .functor AND 1, L_000001f569538650, v000001f56952d3e0_0, C4<1>, C4<1>;
L_000001f569538650 .functor OR 1, L_000001f569538730, L_000001f5695387a0, C4<0>, C4<0>;
L_000001f569538730 .functor OR 1, L_000001f569538ce0, L_000001f569538f10, C4<0>, C4<0>;
L_000001f5695387a0 .functor OR 1, L_000001f569538dc0, L_000001f5695388f0, C4<0>, C4<0>;
L_000001f569538dc0 .functor AND 1, L_000001f569538340, L_000001f569538e30, L_000001f569538810, L_000001f56952e420;
L_000001f5695388f0 .functor AND 1, L_000001f569538b90, L_000001f5695383b0, L_000001f5694aef10, L_000001f569538810;
L_000001f569538ce0 .functor AND 1, L_000001f5694aec00, L_000001f569538e30, L_000001f569538810, L_000001f56952ef60;
L_000001f569538f10 .functor AND 1, L_000001f569538340, L_000001f5694aec00, L_000001f569538e30, L_000001f569538810;
v000001f569523ab0_0 .net "A", 0 0, L_000001f5695385e0;  1 drivers
v000001f569522a70_0 .net "B", 0 0, L_000001f569538490;  1 drivers
v000001f569523c90 .array "C", 0 2;
v000001f569523c90_0 .net v000001f569523c90 0, 0 0, L_000001f5694aef10; 1 drivers
v000001f569523c90_1 .net v000001f569523c90 1, 0 0, L_000001f5694aec00; 1 drivers
v000001f569523c90_2 .net v000001f569523c90 2, 0 0, L_000001f569538b90; 1 drivers
v000001f569522110_0 .net "C0not", 0 0, L_000001f569538e30;  1 drivers
v000001f5695221b0_0 .net "C0orC1", 0 0, L_000001f569538a40;  1 drivers
v000001f569522250_0 .net "C1not", 0 0, L_000001f5695383b0;  1 drivers
v000001f569522bb0_0 .net "C1xorC0", 0 0, L_000001f569538ab0;  1 drivers
v000001f5695222f0_0 .net "C2not", 0 0, L_000001f569538340;  1 drivers
v000001f569522390_0 .net "CLK", 0 0, v000001f56952ece0_0;  alias, 1 drivers
v000001f569522c50_0 .net "D", 0 0, L_000001f569538880;  1 drivers
v000001f569527b70_0 .net "E", 0 0, L_000001f569538dc0;  1 drivers
v000001f569527670_0 .net "F", 0 0, L_000001f5695388f0;  1 drivers
v000001f5695266d0_0 .net "G", 0 0, L_000001f569538ce0;  1 drivers
v000001f569527cb0_0 .net "H", 0 0, L_000001f569538f10;  1 drivers
v000001f569526270_0 .net "I", 1 0, v000001f56952eba0_0;  alias, 1 drivers
v000001f569527e90_0 .net "I0not", 0 0, L_000001f569538420;  1 drivers
v000001f5695264f0_0 .net "I1not", 0 0, L_000001f569538810;  1 drivers
v000001f569526ef0_0 .net "J", 0 0, L_000001f5695387a0;  1 drivers
v000001f569527f30_0 .net "K", 0 0, L_000001f569538730;  1 drivers
v000001f5695273f0 .array "N", 0 2;
v000001f5695273f0_0 .net v000001f5695273f0 0, 0 0, L_000001f5695381f0; 1 drivers
v000001f5695273f0_1 .net v000001f5695273f0 1, 0 0, L_000001f569538570; 1 drivers
v000001f5695273f0_2 .net v000001f5695273f0 2, 0 0, L_000001f569538d50; 1 drivers
v000001f569526090_0 .net "O", 1 0, L_000001f56952db60;  alias, 1 drivers
v000001f5695268b0_0 .net "S", 0 0, v000001f56952d3e0_0;  alias, 1 drivers
v000001f5695261d0_0 .net "T", 0 0, L_000001f569538c70;  1 drivers
v000001f569527850_0 .net "X", 0 0, L_000001f569538960;  1 drivers
v000001f5695275d0_0 .net "Y", 0 0, L_000001f569538ea0;  1 drivers
v000001f569527d50_0 .net "Z", 0 0, L_000001f569538650;  1 drivers
v000001f569527df0_0 .net *"_ivl_12", 0 0, L_000001f569538ff0;  1 drivers
v000001f569527990_0 .net *"_ivl_26", 0 0, L_000001f56952e880;  1 drivers
v000001f569527c10_0 .net *"_ivl_29", 0 0, L_000001f56952e7e0;  1 drivers
v000001f569526130_0 .net *"_ivl_34", 0 0, L_000001f56952d340;  1 drivers
v000001f569526310_0 .net *"_ivl_45", 0 0, L_000001f56952d660;  1 drivers
v000001f569527a30_0 .net *"_ivl_49", 0 0, L_000001f56952d480;  1 drivers
v000001f569527170_0 .net *"_ivl_52", 0 0, L_000001f56952ee20;  1 drivers
v000001f5695263b0_0 .net *"_ivl_60", 0 0, L_000001f56952e420;  1 drivers
v000001f569527490_0 .net *"_ivl_67", 0 0, L_000001f56952ef60;  1 drivers
v000001f569526450_0 .net *"_ivl_7", 0 0, L_000001f5695386c0;  1 drivers
L_000001f56952db60 .concat8 [ 1 1 0 0], L_000001f569538ff0, L_000001f5695386c0;
L_000001f56952e880 .part v000001f56952eba0_0, 1, 1;
L_000001f56952e7e0 .part v000001f56952eba0_0, 0, 1;
L_000001f56952d340 .part v000001f56952eba0_0, 1, 1;
L_000001f56952d660 .part v000001f56952eba0_0, 1, 1;
L_000001f56952d480 .part v000001f56952eba0_0, 0, 1;
L_000001f56952ee20 .part v000001f56952eba0_0, 0, 1;
L_000001f56952e420 .part v000001f56952eba0_0, 0, 1;
L_000001f56952ef60 .part v000001f56952eba0_0, 0, 1;
S_000001f569448070 .scope module, "flip_flop_instance_0" "D_Flip_Flop" 7 69, 8 24 0, S_000001f56945bde0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D_flip";
    .port_info 1 /OUTPUT 1 "Q_flip";
    .port_info 2 /INPUT 1 "clk_flip";
L_000001f5694aeea0 .functor NOT 1, v000001f56952ece0_0, C4<0>, C4<0>, C4<0>;
L_000001f5694aec70 .functor NOT 1, L_000001f5695381f0, C4<0>, C4<0>, C4<0>;
L_000001f5694aeab0 .functor CMOS 1, L_000001f5694aec70, L_000001f5694aeea0, v000001f56952ece0_0, C4<0>;
RS_000001f5694bbca8 .resolv tri, L_000001f5694aeab0, L_000001f5694ae810;
L_000001f5694af060 .functor NOT 1, RS_000001f5694bbca8, C4<0>, C4<0>, C4<0>;
L_000001f5694ae490 .functor NOT 1, L_000001f5694af060, C4<0>, C4<0>, C4<0>;
L_000001f5694ae810 .functor CMOS 1, L_000001f5694ae490, v000001f56952ece0_0, L_000001f5694aeea0, C4<0>;
L_000001f5694ae500 .functor CMOS 1, L_000001f5694af060, v000001f56952ece0_0, L_000001f5694aeea0, C4<0>;
RS_000001f5694bbd38 .resolv tri, L_000001f5694ae500, L_000001f5694ae3b0;
L_000001f5694ae2d0 .functor NOT 1, RS_000001f5694bbd38, C4<0>, C4<0>, C4<0>;
L_000001f5694aed50 .functor NOT 1, L_000001f5694ae2d0, C4<0>, C4<0>, C4<0>;
L_000001f5694ae3b0 .functor CMOS 1, L_000001f5694aed50, L_000001f5694aeea0, v000001f56952ece0_0, C4<0>;
L_000001f5694aef10 .functor NOT 1, L_000001f5694ae2d0, C4<0>, C4<0>, C4<0>;
v000001f5695235b0_0 .net "D_flip", 0 0, L_000001f5695381f0;  alias, 1 drivers
v000001f569522070_0 .net "Q_flip", 0 0, L_000001f5694aef10;  alias, 1 drivers
v000001f569522750_0 .net "clk_bar_flip", 0 0, L_000001f5694aeea0;  1 drivers
v000001f569522cf0_0 .net "clk_flip", 0 0, v000001f56952ece0_0;  alias, 1 drivers
v000001f569522610_0 .net "w1_flip", 0 0, L_000001f5694aec70;  1 drivers
v000001f5695238d0_0 .net8 "w2_flip", 0 0, RS_000001f5694bbca8;  2 drivers, strength-aware
v000001f569522ed0_0 .net "w3_flip", 0 0, L_000001f5694af060;  1 drivers
v000001f5695229d0_0 .net "w4_flip", 0 0, L_000001f5694ae490;  1 drivers
v000001f569522b10_0 .net8 "w5_flip", 0 0, RS_000001f5694bbd38;  2 drivers, strength-aware
v000001f569523650_0 .net "w6_flip", 0 0, L_000001f5694ae2d0;  1 drivers
v000001f569523470_0 .net "w7_flip", 0 0, L_000001f5694aed50;  1 drivers
S_000001f569448200 .scope module, "flip_flop_instance_1" "D_Flip_Flop" 7 75, 8 24 0, S_000001f56945bde0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D_flip";
    .port_info 1 /OUTPUT 1 "Q_flip";
    .port_info 2 /INPUT 1 "clk_flip";
L_000001f5694ae420 .functor NOT 1, v000001f56952ece0_0, C4<0>, C4<0>, C4<0>;
L_000001f5694ae570 .functor NOT 1, L_000001f569538570, C4<0>, C4<0>, C4<0>;
L_000001f5694ae730 .functor CMOS 1, L_000001f5694ae570, L_000001f5694ae420, v000001f56952ece0_0, C4<0>;
RS_000001f5694bbf18 .resolv tri, L_000001f5694ae730, L_000001f5694ae960;
L_000001f5694ae880 .functor NOT 1, RS_000001f5694bbf18, C4<0>, C4<0>, C4<0>;
L_000001f5694ae8f0 .functor NOT 1, L_000001f5694ae880, C4<0>, C4<0>, C4<0>;
L_000001f5694ae960 .functor CMOS 1, L_000001f5694ae8f0, v000001f56952ece0_0, L_000001f5694ae420, C4<0>;
L_000001f5694ae9d0 .functor CMOS 1, L_000001f5694ae880, v000001f56952ece0_0, L_000001f5694ae420, C4<0>;
RS_000001f5694bbfa8 .resolv tri, L_000001f5694ae9d0, L_000001f5694aedc0;
L_000001f5694aeb20 .functor NOT 1, RS_000001f5694bbfa8, C4<0>, C4<0>, C4<0>;
L_000001f5694aeb90 .functor NOT 1, L_000001f5694aeb20, C4<0>, C4<0>, C4<0>;
L_000001f5694aedc0 .functor CMOS 1, L_000001f5694aeb90, L_000001f5694ae420, v000001f56952ece0_0, C4<0>;
L_000001f5694aec00 .functor NOT 1, L_000001f5694aeb20, C4<0>, C4<0>, C4<0>;
v000001f569523010_0 .net "D_flip", 0 0, L_000001f569538570;  alias, 1 drivers
v000001f569523dd0_0 .net "Q_flip", 0 0, L_000001f5694aec00;  alias, 1 drivers
v000001f569523bf0_0 .net "clk_bar_flip", 0 0, L_000001f5694ae420;  1 drivers
v000001f569523790_0 .net "clk_flip", 0 0, v000001f56952ece0_0;  alias, 1 drivers
v000001f569523510_0 .net "w1_flip", 0 0, L_000001f5694ae570;  1 drivers
v000001f5695230b0_0 .net8 "w2_flip", 0 0, RS_000001f5694bbf18;  2 drivers, strength-aware
v000001f569522f70_0 .net "w3_flip", 0 0, L_000001f5694ae880;  1 drivers
v000001f569522930_0 .net "w4_flip", 0 0, L_000001f5694ae8f0;  1 drivers
v000001f5695233d0_0 .net8 "w5_flip", 0 0, RS_000001f5694bbfa8;  2 drivers, strength-aware
v000001f569523b50_0 .net "w6_flip", 0 0, L_000001f5694aeb20;  1 drivers
v000001f569523830_0 .net "w7_flip", 0 0, L_000001f5694aeb90;  1 drivers
S_000001f569449500 .scope module, "flip_flop_instance_2" "D_Flip_Flop" 7 81, 8 24 0, S_000001f56945bde0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D_flip";
    .port_info 1 /OUTPUT 1 "Q_flip";
    .port_info 2 /INPUT 1 "clk_flip";
L_000001f5694aee30 .functor NOT 1, v000001f56952ece0_0, C4<0>, C4<0>, C4<0>;
L_000001f5694aef80 .functor NOT 1, L_000001f569538d50, C4<0>, C4<0>, C4<0>;
L_000001f5694aeff0 .functor CMOS 1, L_000001f5694aef80, L_000001f5694aee30, v000001f56952ece0_0, C4<0>;
RS_000001f5694bc188 .resolv tri, L_000001f5694aeff0, L_000001f569538b20;
L_000001f569538180 .functor NOT 1, RS_000001f5694bc188, C4<0>, C4<0>, C4<0>;
L_000001f569538c00 .functor NOT 1, L_000001f569538180, C4<0>, C4<0>, C4<0>;
L_000001f569538b20 .functor CMOS 1, L_000001f569538c00, v000001f56952ece0_0, L_000001f5694aee30, C4<0>;
L_000001f5695382d0 .functor CMOS 1, L_000001f569538180, v000001f56952ece0_0, L_000001f5694aee30, C4<0>;
RS_000001f5694bc218 .resolv tri, L_000001f5695382d0, L_000001f569538f80;
L_000001f569538500 .functor NOT 1, RS_000001f5694bc218, C4<0>, C4<0>, C4<0>;
L_000001f5695389d0 .functor NOT 1, L_000001f569538500, C4<0>, C4<0>, C4<0>;
L_000001f569538f80 .functor CMOS 1, L_000001f5695389d0, L_000001f5694aee30, v000001f56952ece0_0, C4<0>;
L_000001f569538b90 .functor NOT 1, L_000001f569538500, C4<0>, C4<0>, C4<0>;
v000001f569523970_0 .net "D_flip", 0 0, L_000001f569538d50;  alias, 1 drivers
v000001f569522430_0 .net "Q_flip", 0 0, L_000001f569538b90;  alias, 1 drivers
v000001f569523330_0 .net "clk_bar_flip", 0 0, L_000001f5694aee30;  1 drivers
v000001f5695231f0_0 .net "clk_flip", 0 0, v000001f56952ece0_0;  alias, 1 drivers
v000001f569523290_0 .net "w1_flip", 0 0, L_000001f5694aef80;  1 drivers
v000001f569523e70_0 .net8 "w2_flip", 0 0, RS_000001f5694bc188;  2 drivers, strength-aware
v000001f5695227f0_0 .net "w3_flip", 0 0, L_000001f569538180;  1 drivers
v000001f569522570_0 .net "w4_flip", 0 0, L_000001f569538c00;  1 drivers
v000001f569523f10_0 .net8 "w5_flip", 0 0, RS_000001f5694bc218;  2 drivers, strength-aware
v000001f569522890_0 .net "w6_flip", 0 0, L_000001f569538500;  1 drivers
v000001f569523a10_0 .net "w7_flip", 0 0, L_000001f5695389d0;  1 drivers
S_000001f5694fced0 .scope module, "Multiplier_instance" "twobit_multiplier" 3 59, 9 25 0, S_000001f569443540;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "A";
    .port_info 1 /INPUT 2 "B";
    .port_info 2 /OUTPUT 4 "O";
L_000001f569538110 .functor AND 1, L_000001f56952d200, L_000001f56952e4c0, C4<1>, C4<1>;
L_000001f569538260 .functor AND 1, L_000001f56952dca0, L_000001f56952dde0, C4<1>, C4<1>;
L_000001f56953b360 .functor AND 1, L_000001f56952e920, L_000001f56952d7a0, C4<1>, C4<1>;
L_000001f56953bbb0 .functor AND 1, L_000001f56952d840, L_000001f56952dd40, C4<1>, C4<1>;
L_000001f56953b670 .functor AND 1, L_000001f569538260, L_000001f56953b360, C4<1>, C4<1>;
L_000001f56953b590 .functor XOR 1, L_000001f569538110, L_000001f56952e9c0, C4<0>, C4<0>;
L_000001f56953b520 .functor XOR 1, L_000001f569538260, L_000001f56953b360, C4<0>, C4<0>;
v000001f569526630_0 .net "A", 1 0, v000001f56952e2e0_0;  alias, 1 drivers
v000001f569526bd0_0 .net "B", 1 0, v000001f56952d700_0;  alias, 1 drivers
v000001f569527530_0 .net "C", 0 0, L_000001f569538110;  1 drivers
v000001f5695277b0_0 .net "D", 0 0, L_000001f569538260;  1 drivers
v000001f569526590_0 .net "E", 0 0, L_000001f56953b360;  1 drivers
v000001f569526c70_0 .net "O", 3 0, L_000001f56952d8e0;  alias, 1 drivers
v000001f569526770_0 .net *"_ivl_12", 0 0, L_000001f56952e920;  1 drivers
v000001f569526810_0 .net *"_ivl_14", 0 0, L_000001f56952d7a0;  1 drivers
v000001f569526f90_0 .net *"_ivl_16", 0 0, L_000001f56953bbb0;  1 drivers
v000001f5695278f0_0 .net *"_ivl_19", 0 0, L_000001f56952d840;  1 drivers
v000001f569527210_0 .net *"_ivl_2", 0 0, L_000001f56952d200;  1 drivers
v000001f569527710_0 .net *"_ivl_21", 0 0, L_000001f56952dd40;  1 drivers
v000001f569526d10_0 .net *"_ivl_23", 0 0, L_000001f56953b670;  1 drivers
v000001f569526950_0 .net *"_ivl_26", 0 0, L_000001f56953b590;  1 drivers
v000001f5695269f0_0 .net *"_ivl_29", 0 0, L_000001f56952e9c0;  1 drivers
v000001f569527030_0 .net *"_ivl_31", 0 0, L_000001f56953b520;  1 drivers
v000001f569527ad0_0 .net *"_ivl_4", 0 0, L_000001f56952e4c0;  1 drivers
v000001f569526a90_0 .net *"_ivl_7", 0 0, L_000001f56952dca0;  1 drivers
v000001f569526b30_0 .net *"_ivl_9", 0 0, L_000001f56952dde0;  1 drivers
L_000001f56952d200 .part v000001f56952e2e0_0, 1, 1;
L_000001f56952e4c0 .part v000001f56952d700_0, 1, 1;
L_000001f56952dca0 .part v000001f56952e2e0_0, 1, 1;
L_000001f56952dde0 .part v000001f56952d700_0, 0, 1;
L_000001f56952e920 .part v000001f56952e2e0_0, 0, 1;
L_000001f56952d7a0 .part v000001f56952d700_0, 1, 1;
L_000001f56952d840 .part v000001f56952e2e0_0, 0, 1;
L_000001f56952dd40 .part v000001f56952d700_0, 0, 1;
L_000001f56952e9c0 .part L_000001f56952d8e0, 3, 1;
L_000001f56952d8e0 .concat8 [ 1 1 1 1], L_000001f56953bbb0, L_000001f56953b520, L_000001f56953b590, L_000001f56953b670;
S_000001f5695286e0 .scope module, "Register_instance" "eightbit_register" 3 61, 10 27 0, S_000001f569443540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "s_eight";
    .port_info 1 /INPUT 1 "r_eight";
    .port_info 2 /INPUT 1 "clk_eight";
    .port_info 3 /INPUT 8 "d_eight";
    .port_info 4 /OUTPUT 8 "q_eight";
v000001f569535f80_0 .net "clk_eight", 0 0, v000001f56952ece0_0;  alias, 1 drivers
v000001f569534900_0 .net "d_eight", 7 0, L_000001f56953f0d0;  alias, 1 drivers
v000001f569534ea0_0 .net "q_eight", 7 0, L_000001f56953f670;  alias, 1 drivers
v000001f569534ae0_0 .net "r_eight", 0 0, L_000001f56953ebd0;  1 drivers
v000001f569535440_0 .net "s_eight", 0 0, L_000001f56953ff30;  1 drivers
L_000001f56953fad0 .part L_000001f56953f0d0, 0, 1;
L_000001f56953ee50 .part L_000001f56953f0d0, 1, 1;
L_000001f56953ec70 .part L_000001f56953f0d0, 2, 1;
L_000001f56953eef0 .part L_000001f56953f0d0, 3, 1;
L_000001f56953ed10 .part L_000001f56953f0d0, 4, 1;
L_000001f56953f8f0 .part L_000001f56953f0d0, 5, 1;
L_000001f56953fa30 .part L_000001f56953f0d0, 6, 1;
L_000001f56953f3f0 .part L_000001f56953f0d0, 7, 1;
LS_000001f56953f670_0_0 .concat8 [ 1 1 1 1], L_000001f569540cb0, L_000001f56958b7a0, L_000001f56958be30, L_000001f56958d690;
LS_000001f56953f670_0_4 .concat8 [ 1 1 1 1], L_000001f56958d3f0, L_000001f56958d700, L_000001f56958cba0, L_000001f56958dfc0;
L_000001f56953f670 .concat8 [ 4 4 0 0], LS_000001f56953f670_0_0, LS_000001f56953f670_0_4;
S_000001f5695280a0 .scope module, "onebit_instance0" "onebit_register" 10 29, 11 27 0, S_000001f5695286e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "S";
    .port_info 2 /INPUT 1 "R";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /OUTPUT 1 "Q";
v000001f56952b6e0_0 .net "CLK", 0 0, v000001f56952ece0_0;  alias, 1 drivers
v000001f56952b320_0 .net "D", 0 0, L_000001f56953fad0;  1 drivers
v000001f5695293e0_0 .net "D_O_mux", 0 0, L_000001f569540b60;  1 drivers
v000001f56952a920_0 .net "Q", 0 0, L_000001f569540cb0;  1 drivers
v000001f56952a6a0_0 .net "R", 0 0, L_000001f56953ebd0;  alias, 1 drivers
v000001f56952b5a0_0 .net "S", 0 0, L_000001f56953ff30;  alias, 1 drivers
S_000001f569528b90 .scope module, "flip_flop_instance" "D_Flip_Flop" 11 39, 8 24 0, S_000001f5695280a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D_flip";
    .port_info 1 /OUTPUT 1 "Q_flip";
    .port_info 2 /INPUT 1 "clk_flip";
L_000001f569541030 .functor NOT 1, v000001f56952ece0_0, C4<0>, C4<0>, C4<0>;
L_000001f569540bd0 .functor NOT 1, L_000001f569540b60, C4<0>, C4<0>, C4<0>;
L_000001f569540380 .functor CMOS 1, L_000001f569540bd0, L_000001f569541030, v000001f56952ece0_0, C4<0>;
RS_000001f5694bcf08 .resolv tri, L_000001f569540380, L_000001f569540150;
L_000001f569540230 .functor NOT 1, RS_000001f5694bcf08, C4<0>, C4<0>, C4<0>;
L_000001f569540540 .functor NOT 1, L_000001f569540230, C4<0>, C4<0>, C4<0>;
L_000001f569540150 .functor CMOS 1, L_000001f569540540, v000001f56952ece0_0, L_000001f569541030, C4<0>;
L_000001f569540850 .functor CMOS 1, L_000001f569540230, v000001f56952ece0_0, L_000001f569541030, C4<0>;
RS_000001f5694bcf98 .resolv tri, L_000001f569540850, L_000001f5695408c0;
L_000001f5695401c0 .functor NOT 1, RS_000001f5694bcf98, C4<0>, C4<0>, C4<0>;
L_000001f569540c40 .functor NOT 1, L_000001f5695401c0, C4<0>, C4<0>, C4<0>;
L_000001f5695408c0 .functor CMOS 1, L_000001f569540c40, L_000001f569541030, v000001f56952ece0_0, C4<0>;
L_000001f569540cb0 .functor NOT 1, L_000001f5695401c0, C4<0>, C4<0>, C4<0>;
v000001f569526db0_0 .net "D_flip", 0 0, L_000001f569540b60;  alias, 1 drivers
v000001f569526e50_0 .net "Q_flip", 0 0, L_000001f569540cb0;  alias, 1 drivers
v000001f5695270d0_0 .net "clk_bar_flip", 0 0, L_000001f569541030;  1 drivers
v000001f5695272b0_0 .net "clk_flip", 0 0, v000001f56952ece0_0;  alias, 1 drivers
v000001f569527350_0 .net "w1_flip", 0 0, L_000001f569540bd0;  1 drivers
v000001f56952b280_0 .net8 "w2_flip", 0 0, RS_000001f5694bcf08;  2 drivers, strength-aware
v000001f56952b500_0 .net "w3_flip", 0 0, L_000001f569540230;  1 drivers
v000001f56952a420_0 .net "w4_flip", 0 0, L_000001f569540540;  1 drivers
v000001f56952a740_0 .net8 "w5_flip", 0 0, RS_000001f5694bcf98;  2 drivers, strength-aware
v000001f56952b640_0 .net "w6_flip", 0 0, L_000001f5695401c0;  1 drivers
v000001f56952a7e0_0 .net "w7_flip", 0 0, L_000001f569540c40;  1 drivers
S_000001f569528eb0 .scope module, "mux_instance" "Reg_mux" 11 31, 12 24 0, S_000001f5695280a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "S_mux";
    .port_info 1 /INPUT 1 "R_mux";
    .port_info 2 /INPUT 1 "D_I_mux";
    .port_info 3 /INPUT 1 "Q_mux";
    .port_info 4 /OUTPUT 1 "D_O_mux";
L_000001f569540fc0 .functor NOT 1, L_000001f56953ff30, C4<0>, C4<0>, C4<0>;
L_000001f569540310 .functor NOT 1, L_000001f56953ebd0, C4<0>, C4<0>, C4<0>;
L_000001f5695404d0 .functor CMOS 1, L_000001f56953fad0, L_000001f56953ff30, L_000001f569540fc0, C4<0>;
L_000001f5695409a0 .functor CMOS 1, L_000001f569540cb0, L_000001f569540fc0, L_000001f56953ff30, C4<0>;
RS_000001f5694bd148 .resolv tri, L_000001f5695404d0, L_000001f5695409a0;
L_000001f569540b60 .functor AND 1, L_000001f569540310, RS_000001f5694bd148, C4<1>, C4<1>;
v000001f56952a380_0 .net "D_I_mux", 0 0, L_000001f56953fad0;  alias, 1 drivers
v000001f56952ad80_0 .net "D_O_mux", 0 0, L_000001f569540b60;  alias, 1 drivers
v000001f569529480_0 .net "Q_mux", 0 0, L_000001f569540cb0;  alias, 1 drivers
v000001f56952a9c0_0 .net "R_mux", 0 0, L_000001f56953ebd0;  alias, 1 drivers
v000001f56952b000_0 .net "S_mux", 0 0, L_000001f56953ff30;  alias, 1 drivers
v000001f56952a600_0 .net8 "Y_mux", 0 0, RS_000001f5694bd148;  2 drivers, strength-aware
v000001f569529ac0_0 .net "rbar", 0 0, L_000001f569540310;  1 drivers
v000001f56952a880_0 .net "sbar", 0 0, L_000001f569540fc0;  1 drivers
S_000001f569528230 .scope module, "onebit_instance1" "onebit_register" 10 36, 11 27 0, S_000001f5695286e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "S";
    .port_info 2 /INPUT 1 "R";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /OUTPUT 1 "Q";
v000001f56952ace0_0 .net "CLK", 0 0, v000001f56952ece0_0;  alias, 1 drivers
v000001f56952ae20_0 .net "D", 0 0, L_000001f56953ee50;  1 drivers
v000001f569529fc0_0 .net "D_O_mux", 0 0, L_000001f569540e70;  1 drivers
v000001f56952aec0_0 .net "Q", 0 0, L_000001f56958b7a0;  1 drivers
v000001f569529840_0 .net "R", 0 0, L_000001f56953ebd0;  alias, 1 drivers
v000001f569529b60_0 .net "S", 0 0, L_000001f56953ff30;  alias, 1 drivers
S_000001f5695283c0 .scope module, "flip_flop_instance" "D_Flip_Flop" 11 39, 8 24 0, S_000001f569528230;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D_flip";
    .port_info 1 /OUTPUT 1 "Q_flip";
    .port_info 2 /INPUT 1 "clk_flip";
L_000001f569540620 .functor NOT 1, v000001f56952ece0_0, C4<0>, C4<0>, C4<0>;
L_000001f569540ee0 .functor NOT 1, L_000001f569540e70, C4<0>, C4<0>, C4<0>;
L_000001f5695402a0 .functor CMOS 1, L_000001f569540ee0, L_000001f569540620, v000001f56952ece0_0, C4<0>;
RS_000001f5694bd478 .resolv tri, L_000001f5695402a0, L_000001f5695407e0;
L_000001f569540770 .functor NOT 1, RS_000001f5694bd478, C4<0>, C4<0>, C4<0>;
L_000001f569540f50 .functor NOT 1, L_000001f569540770, C4<0>, C4<0>, C4<0>;
L_000001f5695407e0 .functor CMOS 1, L_000001f569540f50, v000001f56952ece0_0, L_000001f569540620, C4<0>;
L_000001f569540a80 .functor CMOS 1, L_000001f569540770, v000001f56952ece0_0, L_000001f569540620, C4<0>;
RS_000001f5694bd508 .resolv tri, L_000001f569540a80, L_000001f56958b730;
L_000001f56958b810 .functor NOT 1, RS_000001f5694bd508, C4<0>, C4<0>, C4<0>;
L_000001f56958bb20 .functor NOT 1, L_000001f56958b810, C4<0>, C4<0>, C4<0>;
L_000001f56958b730 .functor CMOS 1, L_000001f56958bb20, L_000001f569540620, v000001f56952ece0_0, C4<0>;
L_000001f56958b7a0 .functor NOT 1, L_000001f56958b810, C4<0>, C4<0>, C4<0>;
v000001f56952b3c0_0 .net "D_flip", 0 0, L_000001f569540e70;  alias, 1 drivers
v000001f56952aa60_0 .net "Q_flip", 0 0, L_000001f56958b7a0;  alias, 1 drivers
v000001f569529200_0 .net "clk_bar_flip", 0 0, L_000001f569540620;  1 drivers
v000001f56952a060_0 .net "clk_flip", 0 0, v000001f56952ece0_0;  alias, 1 drivers
v000001f56952ab00_0 .net "w1_flip", 0 0, L_000001f569540ee0;  1 drivers
v000001f56952aba0_0 .net8 "w2_flip", 0 0, RS_000001f5694bd478;  2 drivers, strength-aware
v000001f56952ac40_0 .net "w3_flip", 0 0, L_000001f569540770;  1 drivers
v000001f56952b0a0_0 .net "w4_flip", 0 0, L_000001f569540f50;  1 drivers
v000001f5695292a0_0 .net8 "w5_flip", 0 0, RS_000001f5694bd508;  2 drivers, strength-aware
v000001f5695295c0_0 .net "w6_flip", 0 0, L_000001f56958b810;  1 drivers
v000001f569529980_0 .net "w7_flip", 0 0, L_000001f56958bb20;  1 drivers
S_000001f569528550 .scope module, "mux_instance" "Reg_mux" 11 31, 12 24 0, S_000001f569528230;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "S_mux";
    .port_info 1 /INPUT 1 "R_mux";
    .port_info 2 /INPUT 1 "D_I_mux";
    .port_info 3 /INPUT 1 "Q_mux";
    .port_info 4 /OUTPUT 1 "D_O_mux";
L_000001f5695405b0 .functor NOT 1, L_000001f56953ff30, C4<0>, C4<0>, C4<0>;
L_000001f569540d90 .functor NOT 1, L_000001f56953ebd0, C4<0>, C4<0>, C4<0>;
L_000001f569540930 .functor CMOS 1, L_000001f56953ee50, L_000001f56953ff30, L_000001f5695405b0, C4<0>;
L_000001f569540a10 .functor CMOS 1, L_000001f56958b7a0, L_000001f5695405b0, L_000001f56953ff30, C4<0>;
RS_000001f5694bd658 .resolv tri, L_000001f569540930, L_000001f569540a10;
L_000001f569540e70 .functor AND 1, L_000001f569540d90, RS_000001f5694bd658, C4<1>, C4<1>;
v000001f56952b140_0 .net "D_I_mux", 0 0, L_000001f56953ee50;  alias, 1 drivers
v000001f56952a4c0_0 .net "D_O_mux", 0 0, L_000001f569540e70;  alias, 1 drivers
v000001f56952b1e0_0 .net "Q_mux", 0 0, L_000001f56958b7a0;  alias, 1 drivers
v000001f569529f20_0 .net "R_mux", 0 0, L_000001f56953ebd0;  alias, 1 drivers
v000001f569529660_0 .net "S_mux", 0 0, L_000001f56953ff30;  alias, 1 drivers
v000001f56952b780_0 .net8 "Y_mux", 0 0, RS_000001f5694bd658;  2 drivers, strength-aware
v000001f569529a20_0 .net "rbar", 0 0, L_000001f569540d90;  1 drivers
v000001f569529160_0 .net "sbar", 0 0, L_000001f5695405b0;  1 drivers
S_000001f569528870 .scope module, "onebit_instance2" "onebit_register" 10 43, 11 27 0, S_000001f5695286e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "S";
    .port_info 2 /INPUT 1 "R";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /OUTPUT 1 "Q";
v000001f56952c720_0 .net "CLK", 0 0, v000001f56952ece0_0;  alias, 1 drivers
v000001f56952b8c0_0 .net "D", 0 0, L_000001f56953ec70;  1 drivers
v000001f56952cae0_0 .net "D_O_mux", 0 0, L_000001f56958bc70;  1 drivers
v000001f56952c360_0 .net "Q", 0 0, L_000001f56958be30;  1 drivers
v000001f56952b960_0 .net "R", 0 0, L_000001f56953ebd0;  alias, 1 drivers
v000001f56952cf40_0 .net "S", 0 0, L_000001f56953ff30;  alias, 1 drivers
S_000001f569528a00 .scope module, "flip_flop_instance" "D_Flip_Flop" 11 39, 8 24 0, S_000001f569528870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D_flip";
    .port_info 1 /OUTPUT 1 "Q_flip";
    .port_info 2 /INPUT 1 "clk_flip";
L_000001f56958bb90 .functor NOT 1, v000001f56952ece0_0, C4<0>, C4<0>, C4<0>;
L_000001f56958bc00 .functor NOT 1, L_000001f56958bc70, C4<0>, C4<0>, C4<0>;
L_000001f56958b880 .functor CMOS 1, L_000001f56958bc00, L_000001f56958bb90, v000001f56952ece0_0, C4<0>;
RS_000001f5694bd988 .resolv tri, L_000001f56958b880, L_000001f56958b9d0;
L_000001f56958b1f0 .functor NOT 1, RS_000001f5694bd988, C4<0>, C4<0>, C4<0>;
L_000001f56958bf80 .functor NOT 1, L_000001f56958b1f0, C4<0>, C4<0>, C4<0>;
L_000001f56958b9d0 .functor CMOS 1, L_000001f56958bf80, v000001f56952ece0_0, L_000001f56958bb90, C4<0>;
L_000001f56958c060 .functor CMOS 1, L_000001f56958b1f0, v000001f56952ece0_0, L_000001f56958bb90, C4<0>;
RS_000001f5694bda18 .resolv tri, L_000001f56958c060, L_000001f56958b8f0;
L_000001f56958bd50 .functor NOT 1, RS_000001f5694bda18, C4<0>, C4<0>, C4<0>;
L_000001f56958bdc0 .functor NOT 1, L_000001f56958bd50, C4<0>, C4<0>, C4<0>;
L_000001f56958b8f0 .functor CMOS 1, L_000001f56958bdc0, L_000001f56958bb90, v000001f56952ece0_0, C4<0>;
L_000001f56958be30 .functor NOT 1, L_000001f56958bd50, C4<0>, C4<0>, C4<0>;
v000001f56952a100_0 .net "D_flip", 0 0, L_000001f56958bc70;  alias, 1 drivers
v000001f56952a1a0_0 .net "Q_flip", 0 0, L_000001f56958be30;  alias, 1 drivers
v000001f56952a240_0 .net "clk_bar_flip", 0 0, L_000001f56958bb90;  1 drivers
v000001f569529c00_0 .net "clk_flip", 0 0, v000001f56952ece0_0;  alias, 1 drivers
v000001f56952af60_0 .net "w1_flip", 0 0, L_000001f56958bc00;  1 drivers
v000001f56952b460_0 .net8 "w2_flip", 0 0, RS_000001f5694bd988;  2 drivers, strength-aware
v000001f56952a2e0_0 .net "w3_flip", 0 0, L_000001f56958b1f0;  1 drivers
v000001f569529700_0 .net "w4_flip", 0 0, L_000001f56958bf80;  1 drivers
v000001f56952a560_0 .net8 "w5_flip", 0 0, RS_000001f5694bda18;  2 drivers, strength-aware
v000001f569529ca0_0 .net "w6_flip", 0 0, L_000001f56958bd50;  1 drivers
v000001f56952b820_0 .net "w7_flip", 0 0, L_000001f56958bdc0;  1 drivers
S_000001f569528d20 .scope module, "mux_instance" "Reg_mux" 11 31, 12 24 0, S_000001f569528870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "S_mux";
    .port_info 1 /INPUT 1 "R_mux";
    .port_info 2 /INPUT 1 "D_I_mux";
    .port_info 3 /INPUT 1 "Q_mux";
    .port_info 4 /OUTPUT 1 "D_O_mux";
L_000001f56958b570 .functor NOT 1, L_000001f56953ff30, C4<0>, C4<0>, C4<0>;
L_000001f56958b180 .functor NOT 1, L_000001f56953ebd0, C4<0>, C4<0>, C4<0>;
L_000001f56958ba40 .functor CMOS 1, L_000001f56953ec70, L_000001f56953ff30, L_000001f56958b570, C4<0>;
L_000001f56958bce0 .functor CMOS 1, L_000001f56958be30, L_000001f56958b570, L_000001f56953ff30, C4<0>;
RS_000001f5694bdb68 .resolv tri, L_000001f56958ba40, L_000001f56958bce0;
L_000001f56958bc70 .functor AND 1, L_000001f56958b180, RS_000001f5694bdb68, C4<1>, C4<1>;
v000001f569529d40_0 .net "D_I_mux", 0 0, L_000001f56953ec70;  alias, 1 drivers
v000001f5695290c0_0 .net "D_O_mux", 0 0, L_000001f56958bc70;  alias, 1 drivers
v000001f569529340_0 .net "Q_mux", 0 0, L_000001f56958be30;  alias, 1 drivers
v000001f5695297a0_0 .net "R_mux", 0 0, L_000001f56953ebd0;  alias, 1 drivers
v000001f569529520_0 .net "S_mux", 0 0, L_000001f56953ff30;  alias, 1 drivers
v000001f569529de0_0 .net8 "Y_mux", 0 0, RS_000001f5694bdb68;  2 drivers, strength-aware
v000001f5695298e0_0 .net "rbar", 0 0, L_000001f56958b180;  1 drivers
v000001f569529e80_0 .net "sbar", 0 0, L_000001f56958b570;  1 drivers
S_000001f569531d00 .scope module, "onebit_instance3" "onebit_register" 10 50, 11 27 0, S_000001f5695286e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "S";
    .port_info 2 /INPUT 1 "R";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /OUTPUT 1 "Q";
v000001f56952bc80_0 .net "CLK", 0 0, v000001f56952ece0_0;  alias, 1 drivers
v000001f56952be60_0 .net "D", 0 0, L_000001f56953eef0;  1 drivers
v000001f56952bfa0_0 .net "D_O_mux", 0 0, L_000001f56958bab0;  1 drivers
v000001f56952c2c0_0 .net "Q", 0 0, L_000001f56958d690;  1 drivers
v000001f56952c9a0_0 .net "R", 0 0, L_000001f56953ebd0;  alias, 1 drivers
v000001f56952ccc0_0 .net "S", 0 0, L_000001f56953ff30;  alias, 1 drivers
S_000001f569531210 .scope module, "flip_flop_instance" "D_Flip_Flop" 11 39, 8 24 0, S_000001f569531d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D_flip";
    .port_info 1 /OUTPUT 1 "Q_flip";
    .port_info 2 /INPUT 1 "clk_flip";
L_000001f56958bea0 .functor NOT 1, v000001f56952ece0_0, C4<0>, C4<0>, C4<0>;
L_000001f56958b260 .functor NOT 1, L_000001f56958bab0, C4<0>, C4<0>, C4<0>;
L_000001f56958b490 .functor CMOS 1, L_000001f56958b260, L_000001f56958bea0, v000001f56952ece0_0, C4<0>;
RS_000001f5694bde98 .resolv tri, L_000001f56958b490, L_000001f56958b3b0;
L_000001f56958b2d0 .functor NOT 1, RS_000001f5694bde98, C4<0>, C4<0>, C4<0>;
L_000001f56958b340 .functor NOT 1, L_000001f56958b2d0, C4<0>, C4<0>, C4<0>;
L_000001f56958b3b0 .functor CMOS 1, L_000001f56958b340, v000001f56952ece0_0, L_000001f56958bea0, C4<0>;
L_000001f56958b500 .functor CMOS 1, L_000001f56958b2d0, v000001f56952ece0_0, L_000001f56958bea0, C4<0>;
RS_000001f5694bdf28 .resolv tri, L_000001f56958b500, L_000001f56958b6c0;
L_000001f56958b5e0 .functor NOT 1, RS_000001f5694bdf28, C4<0>, C4<0>, C4<0>;
L_000001f56958b650 .functor NOT 1, L_000001f56958b5e0, C4<0>, C4<0>, C4<0>;
L_000001f56958b6c0 .functor CMOS 1, L_000001f56958b650, L_000001f56958bea0, v000001f56952ece0_0, C4<0>;
L_000001f56958d690 .functor NOT 1, L_000001f56958b5e0, C4<0>, C4<0>, C4<0>;
v000001f56952c7c0_0 .net "D_flip", 0 0, L_000001f56958bab0;  alias, 1 drivers
v000001f56952cd60_0 .net "Q_flip", 0 0, L_000001f56958d690;  alias, 1 drivers
v000001f56952c860_0 .net "clk_bar_flip", 0 0, L_000001f56958bea0;  1 drivers
v000001f56952ce00_0 .net "clk_flip", 0 0, v000001f56952ece0_0;  alias, 1 drivers
v000001f56952c400_0 .net "w1_flip", 0 0, L_000001f56958b260;  1 drivers
v000001f56952c900_0 .net8 "w2_flip", 0 0, RS_000001f5694bde98;  2 drivers, strength-aware
v000001f56952bf00_0 .net "w3_flip", 0 0, L_000001f56958b2d0;  1 drivers
v000001f56952ba00_0 .net "w4_flip", 0 0, L_000001f56958b340;  1 drivers
v000001f56952cea0_0 .net8 "w5_flip", 0 0, RS_000001f5694bdf28;  2 drivers, strength-aware
v000001f56952baa0_0 .net "w6_flip", 0 0, L_000001f56958b5e0;  1 drivers
v000001f56952c5e0_0 .net "w7_flip", 0 0, L_000001f56958b650;  1 drivers
S_000001f569530720 .scope module, "mux_instance" "Reg_mux" 11 31, 12 24 0, S_000001f569531d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "S_mux";
    .port_info 1 /INPUT 1 "R_mux";
    .port_info 2 /INPUT 1 "D_I_mux";
    .port_info 3 /INPUT 1 "Q_mux";
    .port_info 4 /OUTPUT 1 "D_O_mux";
L_000001f56958bf10 .functor NOT 1, L_000001f56953ff30, C4<0>, C4<0>, C4<0>;
L_000001f56958b960 .functor NOT 1, L_000001f56953ebd0, C4<0>, C4<0>, C4<0>;
L_000001f56958b420 .functor CMOS 1, L_000001f56953eef0, L_000001f56953ff30, L_000001f56958bf10, C4<0>;
L_000001f56958bff0 .functor CMOS 1, L_000001f56958d690, L_000001f56958bf10, L_000001f56953ff30, C4<0>;
RS_000001f5694be078 .resolv tri, L_000001f56958b420, L_000001f56958bff0;
L_000001f56958bab0 .functor AND 1, L_000001f56958b960, RS_000001f5694be078, C4<1>, C4<1>;
v000001f56952bd20_0 .net "D_I_mux", 0 0, L_000001f56953eef0;  alias, 1 drivers
v000001f56952c4a0_0 .net "D_O_mux", 0 0, L_000001f56958bab0;  alias, 1 drivers
v000001f56952c680_0 .net "Q_mux", 0 0, L_000001f56958d690;  alias, 1 drivers
v000001f56952bb40_0 .net "R_mux", 0 0, L_000001f56953ebd0;  alias, 1 drivers
v000001f56952cc20_0 .net "S_mux", 0 0, L_000001f56953ff30;  alias, 1 drivers
v000001f56952bbe0_0 .net8 "Y_mux", 0 0, RS_000001f5694be078;  2 drivers, strength-aware
v000001f56952bdc0_0 .net "rbar", 0 0, L_000001f56958b960;  1 drivers
v000001f56952cb80_0 .net "sbar", 0 0, L_000001f56958bf10;  1 drivers
S_000001f569531080 .scope module, "onebit_instance4" "onebit_register" 10 57, 11 27 0, S_000001f5695286e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "S";
    .port_info 2 /INPUT 1 "R";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /OUTPUT 1 "Q";
v000001f569532a60_0 .net "CLK", 0 0, v000001f56952ece0_0;  alias, 1 drivers
v000001f5695321a0_0 .net "D", 0 0, L_000001f56953ed10;  1 drivers
v000001f569534180_0 .net "D_O_mux", 0 0, L_000001f56958c270;  1 drivers
v000001f569532560_0 .net "Q", 0 0, L_000001f56958d3f0;  1 drivers
v000001f5695338c0_0 .net "R", 0 0, L_000001f56953ebd0;  alias, 1 drivers
v000001f569533c80_0 .net "S", 0 0, L_000001f56953ff30;  alias, 1 drivers
S_000001f569530270 .scope module, "flip_flop_instance" "D_Flip_Flop" 11 39, 8 24 0, S_000001f569531080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D_flip";
    .port_info 1 /OUTPUT 1 "Q_flip";
    .port_info 2 /INPUT 1 "clk_flip";
L_000001f56958dd20 .functor NOT 1, v000001f56952ece0_0, C4<0>, C4<0>, C4<0>;
L_000001f56958cdd0 .functor NOT 1, L_000001f56958c270, C4<0>, C4<0>, C4<0>;
L_000001f56958db60 .functor CMOS 1, L_000001f56958cdd0, L_000001f56958dd20, v000001f56952ece0_0, C4<0>;
RS_000001f5694be3a8 .resolv tri, L_000001f56958db60, L_000001f56958c2e0;
L_000001f56958cf20 .functor NOT 1, RS_000001f5694be3a8, C4<0>, C4<0>, C4<0>;
L_000001f56958d540 .functor NOT 1, L_000001f56958cf20, C4<0>, C4<0>, C4<0>;
L_000001f56958c2e0 .functor CMOS 1, L_000001f56958d540, v000001f56952ece0_0, L_000001f56958dd20, C4<0>;
L_000001f56958da80 .functor CMOS 1, L_000001f56958cf20, v000001f56952ece0_0, L_000001f56958dd20, C4<0>;
RS_000001f5694be438 .resolv tri, L_000001f56958da80, L_000001f56958cf90;
L_000001f56958d0e0 .functor NOT 1, RS_000001f5694be438, C4<0>, C4<0>, C4<0>;
L_000001f56958d5b0 .functor NOT 1, L_000001f56958d0e0, C4<0>, C4<0>, C4<0>;
L_000001f56958cf90 .functor CMOS 1, L_000001f56958d5b0, L_000001f56958dd20, v000001f56952ece0_0, C4<0>;
L_000001f56958d3f0 .functor NOT 1, L_000001f56958d0e0, C4<0>, C4<0>, C4<0>;
v000001f56952c540_0 .net "D_flip", 0 0, L_000001f56958c270;  alias, 1 drivers
v000001f56952c040_0 .net "Q_flip", 0 0, L_000001f56958d3f0;  alias, 1 drivers
v000001f56952c0e0_0 .net "clk_bar_flip", 0 0, L_000001f56958dd20;  1 drivers
v000001f56952c180_0 .net "clk_flip", 0 0, v000001f56952ece0_0;  alias, 1 drivers
v000001f56952ca40_0 .net "w1_flip", 0 0, L_000001f56958cdd0;  1 drivers
v000001f56952c220_0 .net8 "w2_flip", 0 0, RS_000001f5694be3a8;  2 drivers, strength-aware
v000001f569533f00_0 .net "w3_flip", 0 0, L_000001f56958cf20;  1 drivers
v000001f569533460_0 .net "w4_flip", 0 0, L_000001f56958d540;  1 drivers
v000001f569533500_0 .net8 "w5_flip", 0 0, RS_000001f5694be438;  2 drivers, strength-aware
v000001f569534540_0 .net "w6_flip", 0 0, L_000001f56958d0e0;  1 drivers
v000001f5695344a0_0 .net "w7_flip", 0 0, L_000001f56958d5b0;  1 drivers
S_000001f5695319e0 .scope module, "mux_instance" "Reg_mux" 11 31, 12 24 0, S_000001f569531080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "S_mux";
    .port_info 1 /INPUT 1 "R_mux";
    .port_info 2 /INPUT 1 "D_I_mux";
    .port_info 3 /INPUT 1 "Q_mux";
    .port_info 4 /OUTPUT 1 "D_O_mux";
L_000001f56958d930 .functor NOT 1, L_000001f56953ff30, C4<0>, C4<0>, C4<0>;
L_000001f56958d150 .functor NOT 1, L_000001f56953ebd0, C4<0>, C4<0>, C4<0>;
L_000001f56958c740 .functor CMOS 1, L_000001f56953ed10, L_000001f56953ff30, L_000001f56958d930, C4<0>;
L_000001f56958d380 .functor CMOS 1, L_000001f56958d3f0, L_000001f56958d930, L_000001f56953ff30, C4<0>;
RS_000001f5694be588 .resolv tri, L_000001f56958c740, L_000001f56958d380;
L_000001f56958c270 .functor AND 1, L_000001f56958d150, RS_000001f5694be588, C4<1>, C4<1>;
v000001f569533fa0_0 .net "D_I_mux", 0 0, L_000001f56953ed10;  alias, 1 drivers
v000001f5695336e0_0 .net "D_O_mux", 0 0, L_000001f56958c270;  alias, 1 drivers
v000001f569532420_0 .net "Q_mux", 0 0, L_000001f56958d3f0;  alias, 1 drivers
v000001f569532ce0_0 .net "R_mux", 0 0, L_000001f56953ebd0;  alias, 1 drivers
v000001f569532240_0 .net "S_mux", 0 0, L_000001f56953ff30;  alias, 1 drivers
v000001f5695340e0_0 .net8 "Y_mux", 0 0, RS_000001f5694be588;  2 drivers, strength-aware
v000001f569534040_0 .net "rbar", 0 0, L_000001f56958d150;  1 drivers
v000001f569533820_0 .net "sbar", 0 0, L_000001f56958d930;  1 drivers
S_000001f569530bd0 .scope module, "onebit_instance5" "onebit_register" 10 64, 11 27 0, S_000001f5695286e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "S";
    .port_info 2 /INPUT 1 "R";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /OUTPUT 1 "Q";
v000001f569534720_0 .net "CLK", 0 0, v000001f56952ece0_0;  alias, 1 drivers
v000001f569533dc0_0 .net "D", 0 0, L_000001f56953f8f0;  1 drivers
v000001f5695327e0_0 .net "D_O_mux", 0 0, L_000001f56958ccf0;  1 drivers
v000001f569533a00_0 .net "Q", 0 0, L_000001f56958d700;  1 drivers
v000001f5695347c0_0 .net "R", 0 0, L_000001f56953ebd0;  alias, 1 drivers
v000001f569534860_0 .net "S", 0 0, L_000001f56953ff30;  alias, 1 drivers
S_000001f569530400 .scope module, "flip_flop_instance" "D_Flip_Flop" 11 39, 8 24 0, S_000001f569530bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D_flip";
    .port_info 1 /OUTPUT 1 "Q_flip";
    .port_info 2 /INPUT 1 "clk_flip";
L_000001f56958c900 .functor NOT 1, v000001f56952ece0_0, C4<0>, C4<0>, C4<0>;
L_000001f56958d310 .functor NOT 1, L_000001f56958ccf0, C4<0>, C4<0>, C4<0>;
L_000001f56958daf0 .functor CMOS 1, L_000001f56958d310, L_000001f56958c900, v000001f56952ece0_0, C4<0>;
RS_000001f5694be8b8 .resolv tri, L_000001f56958daf0, L_000001f56958c190;
L_000001f56958d4d0 .functor NOT 1, RS_000001f5694be8b8, C4<0>, C4<0>, C4<0>;
L_000001f56958cc80 .functor NOT 1, L_000001f56958d4d0, C4<0>, C4<0>, C4<0>;
L_000001f56958c190 .functor CMOS 1, L_000001f56958cc80, v000001f56952ece0_0, L_000001f56958c900, C4<0>;
L_000001f56958c3c0 .functor CMOS 1, L_000001f56958d4d0, v000001f56952ece0_0, L_000001f56958c900, C4<0>;
RS_000001f5694be948 .resolv tri, L_000001f56958c3c0, L_000001f56958d620;
L_000001f56958c350 .functor NOT 1, RS_000001f5694be948, C4<0>, C4<0>, C4<0>;
L_000001f56958c510 .functor NOT 1, L_000001f56958c350, C4<0>, C4<0>, C4<0>;
L_000001f56958d620 .functor CMOS 1, L_000001f56958c510, L_000001f56958c900, v000001f56952ece0_0, C4<0>;
L_000001f56958d700 .functor NOT 1, L_000001f56958c350, C4<0>, C4<0>, C4<0>;
v000001f569533d20_0 .net "D_flip", 0 0, L_000001f56958ccf0;  alias, 1 drivers
v000001f569532ec0_0 .net "Q_flip", 0 0, L_000001f56958d700;  alias, 1 drivers
v000001f5695335a0_0 .net "clk_bar_flip", 0 0, L_000001f56958c900;  1 drivers
v000001f5695322e0_0 .net "clk_flip", 0 0, v000001f56952ece0_0;  alias, 1 drivers
v000001f569532920_0 .net "w1_flip", 0 0, L_000001f56958d310;  1 drivers
v000001f5695342c0_0 .net8 "w2_flip", 0 0, RS_000001f5694be8b8;  2 drivers, strength-aware
v000001f569532d80_0 .net "w3_flip", 0 0, L_000001f56958d4d0;  1 drivers
v000001f569534220_0 .net "w4_flip", 0 0, L_000001f56958cc80;  1 drivers
v000001f569534360_0 .net8 "w5_flip", 0 0, RS_000001f5694be948;  2 drivers, strength-aware
v000001f569533aa0_0 .net "w6_flip", 0 0, L_000001f56958c350;  1 drivers
v000001f569533000_0 .net "w7_flip", 0 0, L_000001f56958c510;  1 drivers
S_000001f569531530 .scope module, "mux_instance" "Reg_mux" 11 31, 12 24 0, S_000001f569530bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "S_mux";
    .port_info 1 /INPUT 1 "R_mux";
    .port_info 2 /INPUT 1 "D_I_mux";
    .port_info 3 /INPUT 1 "Q_mux";
    .port_info 4 /OUTPUT 1 "D_O_mux";
L_000001f56958dc40 .functor NOT 1, L_000001f56953ff30, C4<0>, C4<0>, C4<0>;
L_000001f56958c200 .functor NOT 1, L_000001f56953ebd0, C4<0>, C4<0>, C4<0>;
L_000001f56958d1c0 .functor CMOS 1, L_000001f56953f8f0, L_000001f56953ff30, L_000001f56958dc40, C4<0>;
L_000001f56958d460 .functor CMOS 1, L_000001f56958d700, L_000001f56958dc40, L_000001f56953ff30, C4<0>;
RS_000001f5694bea98 .resolv tri, L_000001f56958d1c0, L_000001f56958d460;
L_000001f56958ccf0 .functor AND 1, L_000001f56958c200, RS_000001f5694bea98, C4<1>, C4<1>;
v000001f569534400_0 .net "D_I_mux", 0 0, L_000001f56953f8f0;  alias, 1 drivers
v000001f5695345e0_0 .net "D_O_mux", 0 0, L_000001f56958ccf0;  alias, 1 drivers
v000001f569532600_0 .net "Q_mux", 0 0, L_000001f56958d700;  alias, 1 drivers
v000001f5695326a0_0 .net "R_mux", 0 0, L_000001f56953ebd0;  alias, 1 drivers
v000001f569534680_0 .net "S_mux", 0 0, L_000001f56953ff30;  alias, 1 drivers
v000001f569533960_0 .net8 "Y_mux", 0 0, RS_000001f5694bea98;  2 drivers, strength-aware
v000001f569532740_0 .net "rbar", 0 0, L_000001f56958c200;  1 drivers
v000001f5695324c0_0 .net "sbar", 0 0, L_000001f56958dc40;  1 drivers
S_000001f569531e90 .scope module, "onebit_instance6" "onebit_register" 10 71, 11 27 0, S_000001f5695286e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "S";
    .port_info 2 /INPUT 1 "R";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /OUTPUT 1 "Q";
v000001f5695333c0_0 .net "CLK", 0 0, v000001f56952ece0_0;  alias, 1 drivers
v000001f569535940_0 .net "D", 0 0, L_000001f56953fa30;  1 drivers
v000001f5695349a0_0 .net "D_O_mux", 0 0, L_000001f56958da10;  1 drivers
v000001f569535b20_0 .net "Q", 0 0, L_000001f56958cba0;  1 drivers
v000001f569535bc0_0 .net "R", 0 0, L_000001f56953ebd0;  alias, 1 drivers
v000001f569535620_0 .net "S", 0 0, L_000001f56953ff30;  alias, 1 drivers
S_000001f569530590 .scope module, "flip_flop_instance" "D_Flip_Flop" 11 39, 8 24 0, S_000001f569531e90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D_flip";
    .port_info 1 /OUTPUT 1 "Q_flip";
    .port_info 2 /INPUT 1 "clk_flip";
L_000001f56958ceb0 .functor NOT 1, v000001f56952ece0_0, C4<0>, C4<0>, C4<0>;
L_000001f56958dbd0 .functor NOT 1, L_000001f56958da10, C4<0>, C4<0>, C4<0>;
L_000001f56958ca50 .functor CMOS 1, L_000001f56958dbd0, L_000001f56958ceb0, v000001f56952ece0_0, C4<0>;
RS_000001f5694bedc8 .resolv tri, L_000001f56958ca50, L_000001f56958c7b0;
L_000001f56958d7e0 .functor NOT 1, RS_000001f5694bedc8, C4<0>, C4<0>, C4<0>;
L_000001f56958cd60 .functor NOT 1, L_000001f56958d7e0, C4<0>, C4<0>, C4<0>;
L_000001f56958c7b0 .functor CMOS 1, L_000001f56958cd60, v000001f56952ece0_0, L_000001f56958ceb0, C4<0>;
L_000001f56958d850 .functor CMOS 1, L_000001f56958d7e0, v000001f56952ece0_0, L_000001f56958ceb0, C4<0>;
RS_000001f5694bee58 .resolv tri, L_000001f56958d850, L_000001f56958ce40;
L_000001f56958cac0 .functor NOT 1, RS_000001f5694bee58, C4<0>, C4<0>, C4<0>;
L_000001f56958cb30 .functor NOT 1, L_000001f56958cac0, C4<0>, C4<0>, C4<0>;
L_000001f56958ce40 .functor CMOS 1, L_000001f56958cb30, L_000001f56958ceb0, v000001f56952ece0_0, C4<0>;
L_000001f56958cba0 .functor NOT 1, L_000001f56958cac0, C4<0>, C4<0>, C4<0>;
v000001f569533640_0 .net "D_flip", 0 0, L_000001f56958da10;  alias, 1 drivers
v000001f569532880_0 .net "Q_flip", 0 0, L_000001f56958cba0;  alias, 1 drivers
v000001f569533e60_0 .net "clk_bar_flip", 0 0, L_000001f56958ceb0;  1 drivers
v000001f569533140_0 .net "clk_flip", 0 0, v000001f56952ece0_0;  alias, 1 drivers
v000001f569532100_0 .net "w1_flip", 0 0, L_000001f56958dbd0;  1 drivers
v000001f569533780_0 .net8 "w2_flip", 0 0, RS_000001f5694bedc8;  2 drivers, strength-aware
v000001f569532380_0 .net "w3_flip", 0 0, L_000001f56958d7e0;  1 drivers
v000001f5695329c0_0 .net "w4_flip", 0 0, L_000001f56958cd60;  1 drivers
v000001f569533b40_0 .net8 "w5_flip", 0 0, RS_000001f5694bee58;  2 drivers, strength-aware
v000001f569532b00_0 .net "w6_flip", 0 0, L_000001f56958cac0;  1 drivers
v000001f569533be0_0 .net "w7_flip", 0 0, L_000001f56958cb30;  1 drivers
S_000001f5695313a0 .scope module, "mux_instance" "Reg_mux" 11 31, 12 24 0, S_000001f569531e90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "S_mux";
    .port_info 1 /INPUT 1 "R_mux";
    .port_info 2 /INPUT 1 "D_I_mux";
    .port_info 3 /INPUT 1 "Q_mux";
    .port_info 4 /OUTPUT 1 "D_O_mux";
L_000001f56958d770 .functor NOT 1, L_000001f56953ff30, C4<0>, C4<0>, C4<0>;
L_000001f56958c430 .functor NOT 1, L_000001f56953ebd0, C4<0>, C4<0>, C4<0>;
L_000001f56958d9a0 .functor CMOS 1, L_000001f56953fa30, L_000001f56953ff30, L_000001f56958d770, C4<0>;
L_000001f56958c9e0 .functor CMOS 1, L_000001f56958cba0, L_000001f56958d770, L_000001f56953ff30, C4<0>;
RS_000001f5694befa8 .resolv tri, L_000001f56958d9a0, L_000001f56958c9e0;
L_000001f56958da10 .functor AND 1, L_000001f56958c430, RS_000001f5694befa8, C4<1>, C4<1>;
v000001f569532ba0_0 .net "D_I_mux", 0 0, L_000001f56953fa30;  alias, 1 drivers
v000001f569532c40_0 .net "D_O_mux", 0 0, L_000001f56958da10;  alias, 1 drivers
v000001f569532e20_0 .net "Q_mux", 0 0, L_000001f56958cba0;  alias, 1 drivers
v000001f569532f60_0 .net "R_mux", 0 0, L_000001f56953ebd0;  alias, 1 drivers
v000001f5695330a0_0 .net "S_mux", 0 0, L_000001f56953ff30;  alias, 1 drivers
v000001f5695331e0_0 .net8 "Y_mux", 0 0, RS_000001f5694befa8;  2 drivers, strength-aware
v000001f569533280_0 .net "rbar", 0 0, L_000001f56958c430;  1 drivers
v000001f569533320_0 .net "sbar", 0 0, L_000001f56958d770;  1 drivers
S_000001f5695316c0 .scope module, "onebit_instance7" "onebit_register" 10 78, 11 27 0, S_000001f5695286e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "S";
    .port_info 2 /INPUT 1 "R";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /OUTPUT 1 "Q";
v000001f569535300_0 .net "CLK", 0 0, v000001f56952ece0_0;  alias, 1 drivers
v000001f569534f40_0 .net "D", 0 0, L_000001f56953f3f0;  1 drivers
v000001f569534cc0_0 .net "D_O_mux", 0 0, L_000001f56958c580;  1 drivers
v000001f569534e00_0 .net "Q", 0 0, L_000001f56958dfc0;  1 drivers
v000001f569535080_0 .net "R", 0 0, L_000001f56953ebd0;  alias, 1 drivers
v000001f569535760_0 .net "S", 0 0, L_000001f56953ff30;  alias, 1 drivers
S_000001f5695308b0 .scope module, "flip_flop_instance" "D_Flip_Flop" 11 39, 8 24 0, S_000001f5695316c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D_flip";
    .port_info 1 /OUTPUT 1 "Q_flip";
    .port_info 2 /INPUT 1 "clk_flip";
L_000001f56958d070 .functor NOT 1, v000001f56952ece0_0, C4<0>, C4<0>, C4<0>;
L_000001f56958c5f0 .functor NOT 1, L_000001f56958c580, C4<0>, C4<0>, C4<0>;
L_000001f56958c660 .functor CMOS 1, L_000001f56958c5f0, L_000001f56958d070, v000001f56952ece0_0, C4<0>;
RS_000001f5694bf2d8 .resolv tri, L_000001f56958c660, L_000001f56958c890;
L_000001f56958c6d0 .functor NOT 1, RS_000001f5694bf2d8, C4<0>, C4<0>, C4<0>;
L_000001f56958c820 .functor NOT 1, L_000001f56958c6d0, C4<0>, C4<0>, C4<0>;
L_000001f56958c890 .functor CMOS 1, L_000001f56958c820, v000001f56952ece0_0, L_000001f56958d070, C4<0>;
L_000001f56958c970 .functor CMOS 1, L_000001f56958c6d0, v000001f56952ece0_0, L_000001f56958d070, C4<0>;
RS_000001f5694bf368 .resolv tri, L_000001f56958c970, L_000001f56958d2a0;
L_000001f56958cc10 .functor NOT 1, RS_000001f5694bf368, C4<0>, C4<0>, C4<0>;
L_000001f56958d230 .functor NOT 1, L_000001f56958cc10, C4<0>, C4<0>, C4<0>;
L_000001f56958d2a0 .functor CMOS 1, L_000001f56958d230, L_000001f56958d070, v000001f56952ece0_0, C4<0>;
L_000001f56958dfc0 .functor NOT 1, L_000001f56958cc10, C4<0>, C4<0>, C4<0>;
v000001f5695359e0_0 .net "D_flip", 0 0, L_000001f56958c580;  alias, 1 drivers
v000001f569535c60_0 .net "Q_flip", 0 0, L_000001f56958dfc0;  alias, 1 drivers
v000001f569535800_0 .net "clk_bar_flip", 0 0, L_000001f56958d070;  1 drivers
v000001f569535e40_0 .net "clk_flip", 0 0, v000001f56952ece0_0;  alias, 1 drivers
v000001f5695358a0_0 .net "w1_flip", 0 0, L_000001f56958c5f0;  1 drivers
v000001f569535260_0 .net8 "w2_flip", 0 0, RS_000001f5694bf2d8;  2 drivers, strength-aware
v000001f569535ee0_0 .net "w3_flip", 0 0, L_000001f56958c6d0;  1 drivers
v000001f569535a80_0 .net "w4_flip", 0 0, L_000001f56958c820;  1 drivers
v000001f569535d00_0 .net8 "w5_flip", 0 0, RS_000001f5694bf368;  2 drivers, strength-aware
v000001f5695351c0_0 .net "w6_flip", 0 0, L_000001f56958cc10;  1 drivers
v000001f569534c20_0 .net "w7_flip", 0 0, L_000001f56958d230;  1 drivers
S_000001f569530a40 .scope module, "mux_instance" "Reg_mux" 11 31, 12 24 0, S_000001f5695316c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "S_mux";
    .port_info 1 /INPUT 1 "R_mux";
    .port_info 2 /INPUT 1 "D_I_mux";
    .port_info 3 /INPUT 1 "Q_mux";
    .port_info 4 /OUTPUT 1 "D_O_mux";
L_000001f56958c4a0 .functor NOT 1, L_000001f56953ff30, C4<0>, C4<0>, C4<0>;
L_000001f56958d8c0 .functor NOT 1, L_000001f56953ebd0, C4<0>, C4<0>, C4<0>;
L_000001f56958d000 .functor CMOS 1, L_000001f56953f3f0, L_000001f56953ff30, L_000001f56958c4a0, C4<0>;
L_000001f56958dcb0 .functor CMOS 1, L_000001f56958dfc0, L_000001f56958c4a0, L_000001f56953ff30, C4<0>;
RS_000001f5694bf4b8 .resolv tri, L_000001f56958d000, L_000001f56958dcb0;
L_000001f56958c580 .functor AND 1, L_000001f56958d8c0, RS_000001f5694bf4b8, C4<1>, C4<1>;
v000001f5695356c0_0 .net "D_I_mux", 0 0, L_000001f56953f3f0;  alias, 1 drivers
v000001f5695353a0_0 .net "D_O_mux", 0 0, L_000001f56958c580;  alias, 1 drivers
v000001f569534a40_0 .net "Q_mux", 0 0, L_000001f56958dfc0;  alias, 1 drivers
v000001f569534fe0_0 .net "R_mux", 0 0, L_000001f56953ebd0;  alias, 1 drivers
v000001f569535da0_0 .net "S_mux", 0 0, L_000001f56953ff30;  alias, 1 drivers
v000001f569535120_0 .net8 "Y_mux", 0 0, RS_000001f5694bf4b8;  2 drivers, strength-aware
v000001f569534d60_0 .net "rbar", 0 0, L_000001f56958d8c0;  1 drivers
v000001f569534b80_0 .net "sbar", 0 0, L_000001f56958c4a0;  1 drivers
    .scope S_000001f5694433b0;
T_0 ;
    %delay 5000, 0;
    %load/vec4 v000001f56952ece0_0;
    %inv;
    %store/vec4 v000001f56952ece0_0, 0, 1;
    %jmp T_0;
    .thread T_0;
    .scope S_000001f5694433b0;
T_1 ;
    %vpi_call 2 35 "$dumpfile", "MAC_unit.vcd" {0 0 0};
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001f5694433b0 {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f56952eba0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001f56952e2e0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001f56952d700_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f56952d3e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f56952ece0_0, 0, 1;
    %vpi_func 2 44 "$fopen" 32, "results.txt", "w" {0 0 0};
    %store/vec4 v000001f56952eec0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001f56952eba0_0, 0, 2;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001f56952e2e0_0, 0, 2;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001f56952d700_0, 0, 2;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f56952d3e0_0, 0, 1;
    %vpi_call 2 53 "$fdisplay", v000001f56952eec0_0, "I = %b, A = %b, B = %b, Y = %b, S = %b\012", v000001f56952eba0_0, v000001f56952e2e0_0, v000001f56952d700_0, v000001f56952df20_0, v000001f56952d3e0_0 {0 0 0};
    %vpi_call 2 56 "$fclose", v000001f56952eec0_0 {0 0 0};
    %vpi_call 2 59 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001f5694433b0;
T_2 ;
    %wait E_000001f5694a0fe0;
    %vpi_call 2 64 "$display", "I = %b, A = %b, B = %b, Y = %b, S = %b", v000001f56952eba0_0, v000001f56952e2e0_0, v000001f56952d700_0, v000001f56952df20_0, v000001f56952d3e0_0 {0 0 0};
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./MAC_Unit.v";
    "./eightbit_adder.v";
    "./Full_Adder.v";
    "./Half_Adder.v";
    "./FSM.v";
    "./D_Flip_Flop.v";
    "./twobit_multiplier.v";
    "./eightbit_register.v";
    "./onebit_register.v";
    "./Reg_mux.v";
