Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d6f73efeccd6473e939a88bd7913fdcb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot add_two_values_task_tb_behav xil_defaultlib.add_two_values_task_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4328] File: C:/Users/lucas/Documents/fpga/lab4/lab4_1_1/lab4_1_1.srcs/sources_1/new/add_two_values_task.v Line: 40 : Sensitivity on input argument "a" of task "add_two_values" may never get triggered.
WARNING: [XSIM 43-4328] File: C:/Users/lucas/Documents/fpga/lab4/lab4_1_1/lab4_1_1.srcs/sources_1/new/add_two_values_task.v Line: 40 : Sensitivity on input argument "b" of task "add_two_values" may never get triggered.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.add_two_values_task
Compiling module xil_defaultlib.add_two_values_task_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot add_two_values_task_tb_behav
