/// Auto-generated bit field definitions for USART0
/// Device: ATSAMV71Q21B
/// Vendor: Microchip Technology
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::atmel::samv71::atsamv71q21b::usart0 {

using namespace alloy::hal::bitfields;

// ============================================================================
// USART0 Bit Field Definitions
// ============================================================================

/// US_CR_USART_MODE - Control Register
namespace us_cr_usart_mode {
    /// Reset Receiver
    /// Position: 2, Width: 1
    using RSTRX = BitField<2, 1>;
    constexpr uint32_t RSTRX_Pos = 2;
    constexpr uint32_t RSTRX_Msk = RSTRX::mask;

    /// Reset Transmitter
    /// Position: 3, Width: 1
    using RSTTX = BitField<3, 1>;
    constexpr uint32_t RSTTX_Pos = 3;
    constexpr uint32_t RSTTX_Msk = RSTTX::mask;

    /// Receiver Enable
    /// Position: 4, Width: 1
    using RXEN = BitField<4, 1>;
    constexpr uint32_t RXEN_Pos = 4;
    constexpr uint32_t RXEN_Msk = RXEN::mask;

    /// Receiver Disable
    /// Position: 5, Width: 1
    using RXDIS = BitField<5, 1>;
    constexpr uint32_t RXDIS_Pos = 5;
    constexpr uint32_t RXDIS_Msk = RXDIS::mask;

    /// Transmitter Enable
    /// Position: 6, Width: 1
    using TXEN = BitField<6, 1>;
    constexpr uint32_t TXEN_Pos = 6;
    constexpr uint32_t TXEN_Msk = TXEN::mask;

    /// Transmitter Disable
    /// Position: 7, Width: 1
    using TXDIS = BitField<7, 1>;
    constexpr uint32_t TXDIS_Pos = 7;
    constexpr uint32_t TXDIS_Msk = TXDIS::mask;

    /// Reset Status Bits
    /// Position: 8, Width: 1
    using RSTSTA = BitField<8, 1>;
    constexpr uint32_t RSTSTA_Pos = 8;
    constexpr uint32_t RSTSTA_Msk = RSTSTA::mask;

    /// Start Break
    /// Position: 9, Width: 1
    using STTBRK = BitField<9, 1>;
    constexpr uint32_t STTBRK_Pos = 9;
    constexpr uint32_t STTBRK_Msk = STTBRK::mask;

    /// Stop Break
    /// Position: 10, Width: 1
    using STPBRK = BitField<10, 1>;
    constexpr uint32_t STPBRK_Pos = 10;
    constexpr uint32_t STPBRK_Msk = STPBRK::mask;

    /// Clear TIMEOUT Flag and Start Timeout After Next Character Received
    /// Position: 11, Width: 1
    using STTTO = BitField<11, 1>;
    constexpr uint32_t STTTO_Pos = 11;
    constexpr uint32_t STTTO_Msk = STTTO::mask;

    /// Send Address
    /// Position: 12, Width: 1
    using SENDA = BitField<12, 1>;
    constexpr uint32_t SENDA_Pos = 12;
    constexpr uint32_t SENDA_Msk = SENDA::mask;

    /// Reset Iterations
    /// Position: 13, Width: 1
    using RSTIT = BitField<13, 1>;
    constexpr uint32_t RSTIT_Pos = 13;
    constexpr uint32_t RSTIT_Msk = RSTIT::mask;

    /// Reset Non Acknowledge
    /// Position: 14, Width: 1
    using RSTNACK = BitField<14, 1>;
    constexpr uint32_t RSTNACK_Pos = 14;
    constexpr uint32_t RSTNACK_Msk = RSTNACK::mask;

    /// Start Timeout Immediately
    /// Position: 15, Width: 1
    using RETTO = BitField<15, 1>;
    constexpr uint32_t RETTO_Pos = 15;
    constexpr uint32_t RETTO_Msk = RETTO::mask;

    /// Data Terminal Ready Enable
    /// Position: 16, Width: 1
    using DTREN = BitField<16, 1>;
    constexpr uint32_t DTREN_Pos = 16;
    constexpr uint32_t DTREN_Msk = DTREN::mask;

    /// Data Terminal Ready Disable
    /// Position: 17, Width: 1
    using DTRDIS = BitField<17, 1>;
    constexpr uint32_t DTRDIS_Pos = 17;
    constexpr uint32_t DTRDIS_Msk = DTRDIS::mask;

    /// Request to Send Enable
    /// Position: 18, Width: 1
    using RTSEN = BitField<18, 1>;
    constexpr uint32_t RTSEN_Pos = 18;
    constexpr uint32_t RTSEN_Msk = RTSEN::mask;

    /// Request to Send Disable
    /// Position: 19, Width: 1
    using RTSDIS = BitField<19, 1>;
    constexpr uint32_t RTSDIS_Pos = 19;
    constexpr uint32_t RTSDIS_Msk = RTSDIS::mask;

}  // namespace us_cr_usart_mode

/// US_CR_SPI_MODE - Control Register
namespace us_cr_spi_mode {
    /// Reset Receiver
    /// Position: 2, Width: 1
    using RSTRX = BitField<2, 1>;
    constexpr uint32_t RSTRX_Pos = 2;
    constexpr uint32_t RSTRX_Msk = RSTRX::mask;

    /// Reset Transmitter
    /// Position: 3, Width: 1
    using RSTTX = BitField<3, 1>;
    constexpr uint32_t RSTTX_Pos = 3;
    constexpr uint32_t RSTTX_Msk = RSTTX::mask;

    /// Receiver Enable
    /// Position: 4, Width: 1
    using RXEN = BitField<4, 1>;
    constexpr uint32_t RXEN_Pos = 4;
    constexpr uint32_t RXEN_Msk = RXEN::mask;

    /// Receiver Disable
    /// Position: 5, Width: 1
    using RXDIS = BitField<5, 1>;
    constexpr uint32_t RXDIS_Pos = 5;
    constexpr uint32_t RXDIS_Msk = RXDIS::mask;

    /// Transmitter Enable
    /// Position: 6, Width: 1
    using TXEN = BitField<6, 1>;
    constexpr uint32_t TXEN_Pos = 6;
    constexpr uint32_t TXEN_Msk = TXEN::mask;

    /// Transmitter Disable
    /// Position: 7, Width: 1
    using TXDIS = BitField<7, 1>;
    constexpr uint32_t TXDIS_Pos = 7;
    constexpr uint32_t TXDIS_Msk = TXDIS::mask;

    /// Reset Status Bits
    /// Position: 8, Width: 1
    using RSTSTA = BitField<8, 1>;
    constexpr uint32_t RSTSTA_Pos = 8;
    constexpr uint32_t RSTSTA_Msk = RSTSTA::mask;

    /// Force SPI Chip Select
    /// Position: 18, Width: 1
    using FCS = BitField<18, 1>;
    constexpr uint32_t FCS_Pos = 18;
    constexpr uint32_t FCS_Msk = FCS::mask;

    /// Release SPI Chip Select
    /// Position: 19, Width: 1
    using RCS = BitField<19, 1>;
    constexpr uint32_t RCS_Pos = 19;
    constexpr uint32_t RCS_Msk = RCS::mask;

}  // namespace us_cr_spi_mode

/// US_CR_LIN_MODE - Control Register
namespace us_cr_lin_mode {
    /// Reset Receiver
    /// Position: 2, Width: 1
    using RSTRX = BitField<2, 1>;
    constexpr uint32_t RSTRX_Pos = 2;
    constexpr uint32_t RSTRX_Msk = RSTRX::mask;

    /// Reset Transmitter
    /// Position: 3, Width: 1
    using RSTTX = BitField<3, 1>;
    constexpr uint32_t RSTTX_Pos = 3;
    constexpr uint32_t RSTTX_Msk = RSTTX::mask;

    /// Receiver Enable
    /// Position: 4, Width: 1
    using RXEN = BitField<4, 1>;
    constexpr uint32_t RXEN_Pos = 4;
    constexpr uint32_t RXEN_Msk = RXEN::mask;

    /// Receiver Disable
    /// Position: 5, Width: 1
    using RXDIS = BitField<5, 1>;
    constexpr uint32_t RXDIS_Pos = 5;
    constexpr uint32_t RXDIS_Msk = RXDIS::mask;

    /// Transmitter Enable
    /// Position: 6, Width: 1
    using TXEN = BitField<6, 1>;
    constexpr uint32_t TXEN_Pos = 6;
    constexpr uint32_t TXEN_Msk = TXEN::mask;

    /// Transmitter Disable
    /// Position: 7, Width: 1
    using TXDIS = BitField<7, 1>;
    constexpr uint32_t TXDIS_Pos = 7;
    constexpr uint32_t TXDIS_Msk = TXDIS::mask;

    /// Reset Status Bits
    /// Position: 8, Width: 1
    using RSTSTA = BitField<8, 1>;
    constexpr uint32_t RSTSTA_Pos = 8;
    constexpr uint32_t RSTSTA_Msk = RSTSTA::mask;

    /// Abort LIN Transmission
    /// Position: 20, Width: 1
    using LINABT = BitField<20, 1>;
    constexpr uint32_t LINABT_Pos = 20;
    constexpr uint32_t LINABT_Msk = LINABT::mask;

    /// Send LIN Wakeup Signal
    /// Position: 21, Width: 1
    using LINWKUP = BitField<21, 1>;
    constexpr uint32_t LINWKUP_Pos = 21;
    constexpr uint32_t LINWKUP_Msk = LINWKUP::mask;

}  // namespace us_cr_lin_mode

/// US_MR_USART_MODE - Mode Register
namespace us_mr_usart_mode {
    /// USART Mode of Operation
    /// Position: 0, Width: 4
    using USART_MODE = BitField<0, 4>;
    constexpr uint32_t USART_MODE_Pos = 0;
    constexpr uint32_t USART_MODE_Msk = USART_MODE::mask;
    /// Enumerated values for USART_MODE
    namespace usart_mode {
        constexpr uint32_t NORMAL = 0;
        constexpr uint32_t RS485 = 1;
        constexpr uint32_t HW_HANDSHAKING = 2;
        constexpr uint32_t MODEM = 3;
        constexpr uint32_t IS07816_T_0 = 4;
        constexpr uint32_t IS07816_T_1 = 6;
        constexpr uint32_t IRDA = 8;
        constexpr uint32_t LON = 9;
        constexpr uint32_t LIN_MASTER = 10;
        constexpr uint32_t LIN_SLAVE = 11;
        constexpr uint32_t SPI_MASTER = 14;
        constexpr uint32_t SPI_SLAVE = 15;
    }

    /// Clock Selection
    /// Position: 4, Width: 2
    using USCLKS = BitField<4, 2>;
    constexpr uint32_t USCLKS_Pos = 4;
    constexpr uint32_t USCLKS_Msk = USCLKS::mask;
    /// Enumerated values for USCLKS
    namespace usclks {
        constexpr uint32_t MCK = 0;
        constexpr uint32_t DIV = 1;
        constexpr uint32_t PCK = 2;
        constexpr uint32_t SCK = 3;
    }

    /// Character Length
    /// Position: 6, Width: 2
    using CHRL = BitField<6, 2>;
    constexpr uint32_t CHRL_Pos = 6;
    constexpr uint32_t CHRL_Msk = CHRL::mask;
    /// Enumerated values for CHRL
    namespace chrl {
        constexpr uint32_t _5_BIT = 0;
        constexpr uint32_t _6_BIT = 1;
        constexpr uint32_t _7_BIT = 2;
        constexpr uint32_t _8_BIT = 3;
    }

    /// Synchronous Mode Select
    /// Position: 8, Width: 1
    using SYNC = BitField<8, 1>;
    constexpr uint32_t SYNC_Pos = 8;
    constexpr uint32_t SYNC_Msk = SYNC::mask;

    /// Parity Type
    /// Position: 9, Width: 3
    using PAR = BitField<9, 3>;
    constexpr uint32_t PAR_Pos = 9;
    constexpr uint32_t PAR_Msk = PAR::mask;
    /// Enumerated values for PAR
    namespace par {
        constexpr uint32_t EVEN = 0;
        constexpr uint32_t ODD = 1;
        constexpr uint32_t SPACE = 2;
        constexpr uint32_t MARK = 3;
        constexpr uint32_t NO = 4;
        constexpr uint32_t MULTIDROP = 6;
    }

    /// Number of Stop Bits
    /// Position: 12, Width: 2
    using NBSTOP = BitField<12, 2>;
    constexpr uint32_t NBSTOP_Pos = 12;
    constexpr uint32_t NBSTOP_Msk = NBSTOP::mask;
    /// Enumerated values for NBSTOP
    namespace nbstop {
        constexpr uint32_t _1_BIT = 0;
        constexpr uint32_t _1_5_BIT = 1;
        constexpr uint32_t _2_BIT = 2;
    }

    /// Channel Mode
    /// Position: 14, Width: 2
    using CHMODE = BitField<14, 2>;
    constexpr uint32_t CHMODE_Pos = 14;
    constexpr uint32_t CHMODE_Msk = CHMODE::mask;
    /// Enumerated values for CHMODE
    namespace chmode {
        constexpr uint32_t NORMAL = 0;
        constexpr uint32_t AUTOMATIC = 1;
        constexpr uint32_t LOCAL_LOOPBACK = 2;
        constexpr uint32_t REMOTE_LOOPBACK = 3;
    }

    /// Bit Order
    /// Position: 16, Width: 1
    using MSBF = BitField<16, 1>;
    constexpr uint32_t MSBF_Pos = 16;
    constexpr uint32_t MSBF_Msk = MSBF::mask;

    /// 9-bit Character Length
    /// Position: 17, Width: 1
    using MODE9 = BitField<17, 1>;
    constexpr uint32_t MODE9_Pos = 17;
    constexpr uint32_t MODE9_Msk = MODE9::mask;

    /// Clock Output Select
    /// Position: 18, Width: 1
    using CLKO = BitField<18, 1>;
    constexpr uint32_t CLKO_Pos = 18;
    constexpr uint32_t CLKO_Msk = CLKO::mask;

    /// Oversampling Mode
    /// Position: 19, Width: 1
    using OVER = BitField<19, 1>;
    constexpr uint32_t OVER_Pos = 19;
    constexpr uint32_t OVER_Msk = OVER::mask;

    /// Inhibit Non Acknowledge
    /// Position: 20, Width: 1
    using INACK = BitField<20, 1>;
    constexpr uint32_t INACK_Pos = 20;
    constexpr uint32_t INACK_Msk = INACK::mask;

    /// Disable Successive NACK
    /// Position: 21, Width: 1
    using DSNACK = BitField<21, 1>;
    constexpr uint32_t DSNACK_Pos = 21;
    constexpr uint32_t DSNACK_Msk = DSNACK::mask;

    /// Variable Synchronization of Command/Data Sync Start Frame Delimiter
    /// Position: 22, Width: 1
    using VAR_SYNC = BitField<22, 1>;
    constexpr uint32_t VAR_SYNC_Pos = 22;
    constexpr uint32_t VAR_SYNC_Msk = VAR_SYNC::mask;

    /// Inverted Data
    /// Position: 23, Width: 1
    using INVDATA = BitField<23, 1>;
    constexpr uint32_t INVDATA_Pos = 23;
    constexpr uint32_t INVDATA_Msk = INVDATA::mask;

    /// Maximum Number of Automatic Iteration
    /// Position: 24, Width: 3
    using MAX_ITERATION = BitField<24, 3>;
    constexpr uint32_t MAX_ITERATION_Pos = 24;
    constexpr uint32_t MAX_ITERATION_Msk = MAX_ITERATION::mask;

    /// Receive Line Filter
    /// Position: 28, Width: 1
    using FILTER = BitField<28, 1>;
    constexpr uint32_t FILTER_Pos = 28;
    constexpr uint32_t FILTER_Msk = FILTER::mask;

    /// Manchester Encoder/Decoder Enable
    /// Position: 29, Width: 1
    using MAN = BitField<29, 1>;
    constexpr uint32_t MAN_Pos = 29;
    constexpr uint32_t MAN_Msk = MAN::mask;

    /// Manchester Synchronization Mode
    /// Position: 30, Width: 1
    using MODSYNC = BitField<30, 1>;
    constexpr uint32_t MODSYNC_Pos = 30;
    constexpr uint32_t MODSYNC_Msk = MODSYNC::mask;

    /// Start Frame Delimiter Selector
    /// Position: 31, Width: 1
    using ONEBIT = BitField<31, 1>;
    constexpr uint32_t ONEBIT_Pos = 31;
    constexpr uint32_t ONEBIT_Msk = ONEBIT::mask;

}  // namespace us_mr_usart_mode

/// US_MR_SPI_MODE - Mode Register
namespace us_mr_spi_mode {
    /// USART Mode of Operation
    /// Position: 0, Width: 4
    using USART_MODE = BitField<0, 4>;
    constexpr uint32_t USART_MODE_Pos = 0;
    constexpr uint32_t USART_MODE_Msk = USART_MODE::mask;
    /// Enumerated values for USART_MODE
    namespace usart_mode {
        constexpr uint32_t NORMAL = 0;
        constexpr uint32_t RS485 = 1;
        constexpr uint32_t HW_HANDSHAKING = 2;
        constexpr uint32_t MODEM = 3;
        constexpr uint32_t IS07816_T_0 = 4;
        constexpr uint32_t IS07816_T_1 = 6;
        constexpr uint32_t IRDA = 8;
        constexpr uint32_t LON = 9;
        constexpr uint32_t LIN_MASTER = 10;
        constexpr uint32_t LIN_SLAVE = 11;
        constexpr uint32_t SPI_MASTER = 14;
        constexpr uint32_t SPI_SLAVE = 15;
    }

    /// Clock Selection
    /// Position: 4, Width: 2
    using USCLKS = BitField<4, 2>;
    constexpr uint32_t USCLKS_Pos = 4;
    constexpr uint32_t USCLKS_Msk = USCLKS::mask;
    /// Enumerated values for USCLKS
    namespace usclks {
        constexpr uint32_t MCK = 0;
        constexpr uint32_t DIV = 1;
        constexpr uint32_t PCK = 2;
        constexpr uint32_t SCK = 3;
    }

    /// Character Length
    /// Position: 6, Width: 2
    using CHRL = BitField<6, 2>;
    constexpr uint32_t CHRL_Pos = 6;
    constexpr uint32_t CHRL_Msk = CHRL::mask;
    /// Enumerated values for CHRL
    namespace chrl {
        constexpr uint32_t _5_BIT = 0;
        constexpr uint32_t _6_BIT = 1;
        constexpr uint32_t _7_BIT = 2;
        constexpr uint32_t _8_BIT = 3;
    }

    /// SPI Clock Phase
    /// Position: 8, Width: 1
    using CPHA = BitField<8, 1>;
    constexpr uint32_t CPHA_Pos = 8;
    constexpr uint32_t CPHA_Msk = CPHA::mask;

    /// SPI Clock Polarity
    /// Position: 16, Width: 1
    using CPOL = BitField<16, 1>;
    constexpr uint32_t CPOL_Pos = 16;
    constexpr uint32_t CPOL_Msk = CPOL::mask;

    /// Clock Output Select
    /// Position: 18, Width: 1
    using CLKO = BitField<18, 1>;
    constexpr uint32_t CLKO_Pos = 18;
    constexpr uint32_t CLKO_Msk = CLKO::mask;

    /// Wait Read Data Before Transfer
    /// Position: 20, Width: 1
    using WRDBT = BitField<20, 1>;
    constexpr uint32_t WRDBT_Pos = 20;
    constexpr uint32_t WRDBT_Msk = WRDBT::mask;

}  // namespace us_mr_spi_mode

/// US_IER_USART_MODE - Interrupt Enable Register
namespace us_ier_usart_mode {
    /// RXRDY Interrupt Enable
    /// Position: 0, Width: 1
    using RXRDY = BitField<0, 1>;
    constexpr uint32_t RXRDY_Pos = 0;
    constexpr uint32_t RXRDY_Msk = RXRDY::mask;

    /// TXRDY Interrupt Enable
    /// Position: 1, Width: 1
    using TXRDY = BitField<1, 1>;
    constexpr uint32_t TXRDY_Pos = 1;
    constexpr uint32_t TXRDY_Msk = TXRDY::mask;

    /// Receiver Break Interrupt Enable
    /// Position: 2, Width: 1
    using RXBRK = BitField<2, 1>;
    constexpr uint32_t RXBRK_Pos = 2;
    constexpr uint32_t RXBRK_Msk = RXBRK::mask;

    /// Overrun Error Interrupt Enable
    /// Position: 5, Width: 1
    using OVRE = BitField<5, 1>;
    constexpr uint32_t OVRE_Pos = 5;
    constexpr uint32_t OVRE_Msk = OVRE::mask;

    /// Framing Error Interrupt Enable
    /// Position: 6, Width: 1
    using FRAME = BitField<6, 1>;
    constexpr uint32_t FRAME_Pos = 6;
    constexpr uint32_t FRAME_Msk = FRAME::mask;

    /// Parity Error Interrupt Enable
    /// Position: 7, Width: 1
    using PARE = BitField<7, 1>;
    constexpr uint32_t PARE_Pos = 7;
    constexpr uint32_t PARE_Msk = PARE::mask;

    /// Timeout Interrupt Enable
    /// Position: 8, Width: 1
    using TIMEOUT = BitField<8, 1>;
    constexpr uint32_t TIMEOUT_Pos = 8;
    constexpr uint32_t TIMEOUT_Msk = TIMEOUT::mask;

    /// TXEMPTY Interrupt Enable
    /// Position: 9, Width: 1
    using TXEMPTY = BitField<9, 1>;
    constexpr uint32_t TXEMPTY_Pos = 9;
    constexpr uint32_t TXEMPTY_Msk = TXEMPTY::mask;

    /// Max number of Repetitions Reached Interrupt Enable
    /// Position: 10, Width: 1
    using ITER = BitField<10, 1>;
    constexpr uint32_t ITER_Pos = 10;
    constexpr uint32_t ITER_Msk = ITER::mask;

    /// Non Acknowledge Interrupt Enable
    /// Position: 13, Width: 1
    using NACK = BitField<13, 1>;
    constexpr uint32_t NACK_Pos = 13;
    constexpr uint32_t NACK_Msk = NACK::mask;

    /// Ring Indicator Input Change Enable
    /// Position: 16, Width: 1
    using RIIC = BitField<16, 1>;
    constexpr uint32_t RIIC_Pos = 16;
    constexpr uint32_t RIIC_Msk = RIIC::mask;

    /// Data Set Ready Input Change Enable
    /// Position: 17, Width: 1
    using DSRIC = BitField<17, 1>;
    constexpr uint32_t DSRIC_Pos = 17;
    constexpr uint32_t DSRIC_Msk = DSRIC::mask;

    /// Data Carrier Detect Input Change Interrupt Enable
    /// Position: 18, Width: 1
    using DCDIC = BitField<18, 1>;
    constexpr uint32_t DCDIC_Pos = 18;
    constexpr uint32_t DCDIC_Msk = DCDIC::mask;

    /// Clear to Send Input Change Interrupt Enable
    /// Position: 19, Width: 1
    using CTSIC = BitField<19, 1>;
    constexpr uint32_t CTSIC_Pos = 19;
    constexpr uint32_t CTSIC_Msk = CTSIC::mask;

    /// Manchester Error Interrupt Enable
    /// Position: 24, Width: 1
    using MANE = BitField<24, 1>;
    constexpr uint32_t MANE_Pos = 24;
    constexpr uint32_t MANE_Msk = MANE::mask;

}  // namespace us_ier_usart_mode

/// US_IER_SPI_MODE - Interrupt Enable Register
namespace us_ier_spi_mode {
    /// RXRDY Interrupt Enable
    /// Position: 0, Width: 1
    using RXRDY = BitField<0, 1>;
    constexpr uint32_t RXRDY_Pos = 0;
    constexpr uint32_t RXRDY_Msk = RXRDY::mask;

    /// TXRDY Interrupt Enable
    /// Position: 1, Width: 1
    using TXRDY = BitField<1, 1>;
    constexpr uint32_t TXRDY_Pos = 1;
    constexpr uint32_t TXRDY_Msk = TXRDY::mask;

    /// Overrun Error Interrupt Enable
    /// Position: 5, Width: 1
    using OVRE = BitField<5, 1>;
    constexpr uint32_t OVRE_Pos = 5;
    constexpr uint32_t OVRE_Msk = OVRE::mask;

    /// TXEMPTY Interrupt Enable
    /// Position: 9, Width: 1
    using TXEMPTY = BitField<9, 1>;
    constexpr uint32_t TXEMPTY_Pos = 9;
    constexpr uint32_t TXEMPTY_Msk = TXEMPTY::mask;

    /// Underrun Error Interrupt Enable
    /// Position: 10, Width: 1
    using UNRE = BitField<10, 1>;
    constexpr uint32_t UNRE_Pos = 10;
    constexpr uint32_t UNRE_Msk = UNRE::mask;

    /// NSS Line (Driving CTS Pin) Rising or Falling Edge Event
    /// Position: 19, Width: 1
    using NSSE = BitField<19, 1>;
    constexpr uint32_t NSSE_Pos = 19;
    constexpr uint32_t NSSE_Msk = NSSE::mask;

}  // namespace us_ier_spi_mode

/// US_IER_LIN_MODE - Interrupt Enable Register
namespace us_ier_lin_mode {
    /// RXRDY Interrupt Enable
    /// Position: 0, Width: 1
    using RXRDY = BitField<0, 1>;
    constexpr uint32_t RXRDY_Pos = 0;
    constexpr uint32_t RXRDY_Msk = RXRDY::mask;

    /// TXRDY Interrupt Enable
    /// Position: 1, Width: 1
    using TXRDY = BitField<1, 1>;
    constexpr uint32_t TXRDY_Pos = 1;
    constexpr uint32_t TXRDY_Msk = TXRDY::mask;

    /// Overrun Error Interrupt Enable
    /// Position: 5, Width: 1
    using OVRE = BitField<5, 1>;
    constexpr uint32_t OVRE_Pos = 5;
    constexpr uint32_t OVRE_Msk = OVRE::mask;

    /// Framing Error Interrupt Enable
    /// Position: 6, Width: 1
    using FRAME = BitField<6, 1>;
    constexpr uint32_t FRAME_Pos = 6;
    constexpr uint32_t FRAME_Msk = FRAME::mask;

    /// Parity Error Interrupt Enable
    /// Position: 7, Width: 1
    using PARE = BitField<7, 1>;
    constexpr uint32_t PARE_Pos = 7;
    constexpr uint32_t PARE_Msk = PARE::mask;

    /// Timeout Interrupt Enable
    /// Position: 8, Width: 1
    using TIMEOUT = BitField<8, 1>;
    constexpr uint32_t TIMEOUT_Pos = 8;
    constexpr uint32_t TIMEOUT_Msk = TIMEOUT::mask;

    /// TXEMPTY Interrupt Enable
    /// Position: 9, Width: 1
    using TXEMPTY = BitField<9, 1>;
    constexpr uint32_t TXEMPTY_Pos = 9;
    constexpr uint32_t TXEMPTY_Msk = TXEMPTY::mask;

    /// LIN Break Sent or LIN Break Received Interrupt Enable
    /// Position: 13, Width: 1
    using LINBK = BitField<13, 1>;
    constexpr uint32_t LINBK_Pos = 13;
    constexpr uint32_t LINBK_Msk = LINBK::mask;

    /// LIN Identifier Sent or LIN Identifier Received Interrupt Enable
    /// Position: 14, Width: 1
    using LINID = BitField<14, 1>;
    constexpr uint32_t LINID_Pos = 14;
    constexpr uint32_t LINID_Msk = LINID::mask;

    /// LIN Transfer Completed Interrupt Enable
    /// Position: 15, Width: 1
    using LINTC = BitField<15, 1>;
    constexpr uint32_t LINTC_Pos = 15;
    constexpr uint32_t LINTC_Msk = LINTC::mask;

    /// LIN Bus Error Interrupt Enable
    /// Position: 25, Width: 1
    using LINBE = BitField<25, 1>;
    constexpr uint32_t LINBE_Pos = 25;
    constexpr uint32_t LINBE_Msk = LINBE::mask;

    /// LIN Inconsistent Synch Field Error Interrupt Enable
    /// Position: 26, Width: 1
    using LINISFE = BitField<26, 1>;
    constexpr uint32_t LINISFE_Pos = 26;
    constexpr uint32_t LINISFE_Msk = LINISFE::mask;

    /// LIN Identifier Parity Interrupt Enable
    /// Position: 27, Width: 1
    using LINIPE = BitField<27, 1>;
    constexpr uint32_t LINIPE_Pos = 27;
    constexpr uint32_t LINIPE_Msk = LINIPE::mask;

    /// LIN Checksum Error Interrupt Enable
    /// Position: 28, Width: 1
    using LINCE = BitField<28, 1>;
    constexpr uint32_t LINCE_Pos = 28;
    constexpr uint32_t LINCE_Msk = LINCE::mask;

    /// LIN Slave Not Responding Error Interrupt Enable
    /// Position: 29, Width: 1
    using LINSNRE = BitField<29, 1>;
    constexpr uint32_t LINSNRE_Pos = 29;
    constexpr uint32_t LINSNRE_Msk = LINSNRE::mask;

    /// LIN Synch Tolerance Error Interrupt Enable
    /// Position: 30, Width: 1
    using LINSTE = BitField<30, 1>;
    constexpr uint32_t LINSTE_Pos = 30;
    constexpr uint32_t LINSTE_Msk = LINSTE::mask;

    /// LIN Header Timeout Error Interrupt Enable
    /// Position: 31, Width: 1
    using LINHTE = BitField<31, 1>;
    constexpr uint32_t LINHTE_Pos = 31;
    constexpr uint32_t LINHTE_Msk = LINHTE::mask;

}  // namespace us_ier_lin_mode

/// US_IER_LON_MODE - Interrupt Enable Register
namespace us_ier_lon_mode {
    /// RXRDY Interrupt Enable
    /// Position: 0, Width: 1
    using RXRDY = BitField<0, 1>;
    constexpr uint32_t RXRDY_Pos = 0;
    constexpr uint32_t RXRDY_Msk = RXRDY::mask;

    /// TXRDY Interrupt Enable
    /// Position: 1, Width: 1
    using TXRDY = BitField<1, 1>;
    constexpr uint32_t TXRDY_Pos = 1;
    constexpr uint32_t TXRDY_Msk = TXRDY::mask;

    /// Overrun Error Interrupt Enable
    /// Position: 5, Width: 1
    using OVRE = BitField<5, 1>;
    constexpr uint32_t OVRE_Pos = 5;
    constexpr uint32_t OVRE_Msk = OVRE::mask;

    /// LON Short Frame Error Interrupt Enable
    /// Position: 6, Width: 1
    using LSFE = BitField<6, 1>;
    constexpr uint32_t LSFE_Pos = 6;
    constexpr uint32_t LSFE_Msk = LSFE::mask;

    /// LON CRC Error Interrupt Enable
    /// Position: 7, Width: 1
    using LCRCE = BitField<7, 1>;
    constexpr uint32_t LCRCE_Pos = 7;
    constexpr uint32_t LCRCE_Msk = LCRCE::mask;

    /// TXEMPTY Interrupt Enable
    /// Position: 9, Width: 1
    using TXEMPTY = BitField<9, 1>;
    constexpr uint32_t TXEMPTY_Pos = 9;
    constexpr uint32_t TXEMPTY_Msk = TXEMPTY::mask;

    /// Underrun Error Interrupt Enable
    /// Position: 10, Width: 1
    using UNRE = BitField<10, 1>;
    constexpr uint32_t UNRE_Pos = 10;
    constexpr uint32_t UNRE_Msk = UNRE::mask;

    /// LON Transmission Done Interrupt Enable
    /// Position: 24, Width: 1
    using LTXD = BitField<24, 1>;
    constexpr uint32_t LTXD_Pos = 24;
    constexpr uint32_t LTXD_Msk = LTXD::mask;

    /// LON Collision Interrupt Enable
    /// Position: 25, Width: 1
    using LCOL = BitField<25, 1>;
    constexpr uint32_t LCOL_Pos = 25;
    constexpr uint32_t LCOL_Msk = LCOL::mask;

    /// LON Frame Early Termination Interrupt Enable
    /// Position: 26, Width: 1
    using LFET = BitField<26, 1>;
    constexpr uint32_t LFET_Pos = 26;
    constexpr uint32_t LFET_Msk = LFET::mask;

    /// LON Reception Done Interrupt Enable
    /// Position: 27, Width: 1
    using LRXD = BitField<27, 1>;
    constexpr uint32_t LRXD_Pos = 27;
    constexpr uint32_t LRXD_Msk = LRXD::mask;

    /// LON Backlog Overflow Error Interrupt Enable
    /// Position: 28, Width: 1
    using LBLOVFE = BitField<28, 1>;
    constexpr uint32_t LBLOVFE_Pos = 28;
    constexpr uint32_t LBLOVFE_Msk = LBLOVFE::mask;

}  // namespace us_ier_lon_mode

/// US_IDR_USART_MODE - Interrupt Disable Register
namespace us_idr_usart_mode {
    /// RXRDY Interrupt Disable
    /// Position: 0, Width: 1
    using RXRDY = BitField<0, 1>;
    constexpr uint32_t RXRDY_Pos = 0;
    constexpr uint32_t RXRDY_Msk = RXRDY::mask;

    /// TXRDY Interrupt Disable
    /// Position: 1, Width: 1
    using TXRDY = BitField<1, 1>;
    constexpr uint32_t TXRDY_Pos = 1;
    constexpr uint32_t TXRDY_Msk = TXRDY::mask;

    /// Receiver Break Interrupt Disable
    /// Position: 2, Width: 1
    using RXBRK = BitField<2, 1>;
    constexpr uint32_t RXBRK_Pos = 2;
    constexpr uint32_t RXBRK_Msk = RXBRK::mask;

    /// Overrun Error Interrupt Enable
    /// Position: 5, Width: 1
    using OVRE = BitField<5, 1>;
    constexpr uint32_t OVRE_Pos = 5;
    constexpr uint32_t OVRE_Msk = OVRE::mask;

    /// Framing Error Interrupt Disable
    /// Position: 6, Width: 1
    using FRAME = BitField<6, 1>;
    constexpr uint32_t FRAME_Pos = 6;
    constexpr uint32_t FRAME_Msk = FRAME::mask;

    /// Parity Error Interrupt Disable
    /// Position: 7, Width: 1
    using PARE = BitField<7, 1>;
    constexpr uint32_t PARE_Pos = 7;
    constexpr uint32_t PARE_Msk = PARE::mask;

    /// Timeout Interrupt Disable
    /// Position: 8, Width: 1
    using TIMEOUT = BitField<8, 1>;
    constexpr uint32_t TIMEOUT_Pos = 8;
    constexpr uint32_t TIMEOUT_Msk = TIMEOUT::mask;

    /// TXEMPTY Interrupt Disable
    /// Position: 9, Width: 1
    using TXEMPTY = BitField<9, 1>;
    constexpr uint32_t TXEMPTY_Pos = 9;
    constexpr uint32_t TXEMPTY_Msk = TXEMPTY::mask;

    /// Max Number of Repetitions Reached Interrupt Disable
    /// Position: 10, Width: 1
    using ITER = BitField<10, 1>;
    constexpr uint32_t ITER_Pos = 10;
    constexpr uint32_t ITER_Msk = ITER::mask;

    /// Non Acknowledge Interrupt Disable
    /// Position: 13, Width: 1
    using NACK = BitField<13, 1>;
    constexpr uint32_t NACK_Pos = 13;
    constexpr uint32_t NACK_Msk = NACK::mask;

    /// Ring Indicator Input Change Disable
    /// Position: 16, Width: 1
    using RIIC = BitField<16, 1>;
    constexpr uint32_t RIIC_Pos = 16;
    constexpr uint32_t RIIC_Msk = RIIC::mask;

    /// Data Set Ready Input Change Disable
    /// Position: 17, Width: 1
    using DSRIC = BitField<17, 1>;
    constexpr uint32_t DSRIC_Pos = 17;
    constexpr uint32_t DSRIC_Msk = DSRIC::mask;

    /// Data Carrier Detect Input Change Interrupt Disable
    /// Position: 18, Width: 1
    using DCDIC = BitField<18, 1>;
    constexpr uint32_t DCDIC_Pos = 18;
    constexpr uint32_t DCDIC_Msk = DCDIC::mask;

    /// Clear to Send Input Change Interrupt Disable
    /// Position: 19, Width: 1
    using CTSIC = BitField<19, 1>;
    constexpr uint32_t CTSIC_Pos = 19;
    constexpr uint32_t CTSIC_Msk = CTSIC::mask;

    /// Manchester Error Interrupt Disable
    /// Position: 24, Width: 1
    using MANE = BitField<24, 1>;
    constexpr uint32_t MANE_Pos = 24;
    constexpr uint32_t MANE_Msk = MANE::mask;

}  // namespace us_idr_usart_mode

/// US_IDR_SPI_MODE - Interrupt Disable Register
namespace us_idr_spi_mode {
    /// RXRDY Interrupt Disable
    /// Position: 0, Width: 1
    using RXRDY = BitField<0, 1>;
    constexpr uint32_t RXRDY_Pos = 0;
    constexpr uint32_t RXRDY_Msk = RXRDY::mask;

    /// TXRDY Interrupt Disable
    /// Position: 1, Width: 1
    using TXRDY = BitField<1, 1>;
    constexpr uint32_t TXRDY_Pos = 1;
    constexpr uint32_t TXRDY_Msk = TXRDY::mask;

    /// Overrun Error Interrupt Enable
    /// Position: 5, Width: 1
    using OVRE = BitField<5, 1>;
    constexpr uint32_t OVRE_Pos = 5;
    constexpr uint32_t OVRE_Msk = OVRE::mask;

    /// TXEMPTY Interrupt Disable
    /// Position: 9, Width: 1
    using TXEMPTY = BitField<9, 1>;
    constexpr uint32_t TXEMPTY_Pos = 9;
    constexpr uint32_t TXEMPTY_Msk = TXEMPTY::mask;

    /// SPI Underrun Error Interrupt Disable
    /// Position: 10, Width: 1
    using UNRE = BitField<10, 1>;
    constexpr uint32_t UNRE_Pos = 10;
    constexpr uint32_t UNRE_Msk = UNRE::mask;

    /// NSS Line (Driving CTS Pin) Rising or Falling Edge Event
    /// Position: 19, Width: 1
    using NSSE = BitField<19, 1>;
    constexpr uint32_t NSSE_Pos = 19;
    constexpr uint32_t NSSE_Msk = NSSE::mask;

}  // namespace us_idr_spi_mode

/// US_IDR_LIN_MODE - Interrupt Disable Register
namespace us_idr_lin_mode {
    /// RXRDY Interrupt Disable
    /// Position: 0, Width: 1
    using RXRDY = BitField<0, 1>;
    constexpr uint32_t RXRDY_Pos = 0;
    constexpr uint32_t RXRDY_Msk = RXRDY::mask;

    /// TXRDY Interrupt Disable
    /// Position: 1, Width: 1
    using TXRDY = BitField<1, 1>;
    constexpr uint32_t TXRDY_Pos = 1;
    constexpr uint32_t TXRDY_Msk = TXRDY::mask;

    /// Overrun Error Interrupt Enable
    /// Position: 5, Width: 1
    using OVRE = BitField<5, 1>;
    constexpr uint32_t OVRE_Pos = 5;
    constexpr uint32_t OVRE_Msk = OVRE::mask;

    /// Framing Error Interrupt Disable
    /// Position: 6, Width: 1
    using FRAME = BitField<6, 1>;
    constexpr uint32_t FRAME_Pos = 6;
    constexpr uint32_t FRAME_Msk = FRAME::mask;

    /// Parity Error Interrupt Disable
    /// Position: 7, Width: 1
    using PARE = BitField<7, 1>;
    constexpr uint32_t PARE_Pos = 7;
    constexpr uint32_t PARE_Msk = PARE::mask;

    /// Timeout Interrupt Disable
    /// Position: 8, Width: 1
    using TIMEOUT = BitField<8, 1>;
    constexpr uint32_t TIMEOUT_Pos = 8;
    constexpr uint32_t TIMEOUT_Msk = TIMEOUT::mask;

    /// TXEMPTY Interrupt Disable
    /// Position: 9, Width: 1
    using TXEMPTY = BitField<9, 1>;
    constexpr uint32_t TXEMPTY_Pos = 9;
    constexpr uint32_t TXEMPTY_Msk = TXEMPTY::mask;

    /// LIN Break Sent or LIN Break Received Interrupt Disable
    /// Position: 13, Width: 1
    using LINBK = BitField<13, 1>;
    constexpr uint32_t LINBK_Pos = 13;
    constexpr uint32_t LINBK_Msk = LINBK::mask;

    /// LIN Identifier Sent or LIN Identifier Received Interrupt Disable
    /// Position: 14, Width: 1
    using LINID = BitField<14, 1>;
    constexpr uint32_t LINID_Pos = 14;
    constexpr uint32_t LINID_Msk = LINID::mask;

    /// LIN Transfer Completed Interrupt Disable
    /// Position: 15, Width: 1
    using LINTC = BitField<15, 1>;
    constexpr uint32_t LINTC_Pos = 15;
    constexpr uint32_t LINTC_Msk = LINTC::mask;

    /// LIN Bus Error Interrupt Disable
    /// Position: 25, Width: 1
    using LINBE = BitField<25, 1>;
    constexpr uint32_t LINBE_Pos = 25;
    constexpr uint32_t LINBE_Msk = LINBE::mask;

    /// LIN Inconsistent Synch Field Error Interrupt Disable
    /// Position: 26, Width: 1
    using LINISFE = BitField<26, 1>;
    constexpr uint32_t LINISFE_Pos = 26;
    constexpr uint32_t LINISFE_Msk = LINISFE::mask;

    /// LIN Identifier Parity Interrupt Disable
    /// Position: 27, Width: 1
    using LINIPE = BitField<27, 1>;
    constexpr uint32_t LINIPE_Pos = 27;
    constexpr uint32_t LINIPE_Msk = LINIPE::mask;

    /// LIN Checksum Error Interrupt Disable
    /// Position: 28, Width: 1
    using LINCE = BitField<28, 1>;
    constexpr uint32_t LINCE_Pos = 28;
    constexpr uint32_t LINCE_Msk = LINCE::mask;

    /// LIN Slave Not Responding Error Interrupt Disable
    /// Position: 29, Width: 1
    using LINSNRE = BitField<29, 1>;
    constexpr uint32_t LINSNRE_Pos = 29;
    constexpr uint32_t LINSNRE_Msk = LINSNRE::mask;

    /// LIN Synch Tolerance Error Interrupt Disable
    /// Position: 30, Width: 1
    using LINSTE = BitField<30, 1>;
    constexpr uint32_t LINSTE_Pos = 30;
    constexpr uint32_t LINSTE_Msk = LINSTE::mask;

    /// LIN Header Timeout Error Interrupt Disable
    /// Position: 31, Width: 1
    using LINHTE = BitField<31, 1>;
    constexpr uint32_t LINHTE_Pos = 31;
    constexpr uint32_t LINHTE_Msk = LINHTE::mask;

}  // namespace us_idr_lin_mode

/// US_IDR_LON_MODE - Interrupt Disable Register
namespace us_idr_lon_mode {
    /// RXRDY Interrupt Disable
    /// Position: 0, Width: 1
    using RXRDY = BitField<0, 1>;
    constexpr uint32_t RXRDY_Pos = 0;
    constexpr uint32_t RXRDY_Msk = RXRDY::mask;

    /// TXRDY Interrupt Disable
    /// Position: 1, Width: 1
    using TXRDY = BitField<1, 1>;
    constexpr uint32_t TXRDY_Pos = 1;
    constexpr uint32_t TXRDY_Msk = TXRDY::mask;

    /// Overrun Error Interrupt Enable
    /// Position: 5, Width: 1
    using OVRE = BitField<5, 1>;
    constexpr uint32_t OVRE_Pos = 5;
    constexpr uint32_t OVRE_Msk = OVRE::mask;

    /// LON Short Frame Error Interrupt Disable
    /// Position: 6, Width: 1
    using LSFE = BitField<6, 1>;
    constexpr uint32_t LSFE_Pos = 6;
    constexpr uint32_t LSFE_Msk = LSFE::mask;

    /// LON CRC Error Interrupt Disable
    /// Position: 7, Width: 1
    using LCRCE = BitField<7, 1>;
    constexpr uint32_t LCRCE_Pos = 7;
    constexpr uint32_t LCRCE_Msk = LCRCE::mask;

    /// TXEMPTY Interrupt Disable
    /// Position: 9, Width: 1
    using TXEMPTY = BitField<9, 1>;
    constexpr uint32_t TXEMPTY_Pos = 9;
    constexpr uint32_t TXEMPTY_Msk = TXEMPTY::mask;

    /// SPI Underrun Error Interrupt Disable
    /// Position: 10, Width: 1
    using UNRE = BitField<10, 1>;
    constexpr uint32_t UNRE_Pos = 10;
    constexpr uint32_t UNRE_Msk = UNRE::mask;

    /// LON Transmission Done Interrupt Disable
    /// Position: 24, Width: 1
    using LTXD = BitField<24, 1>;
    constexpr uint32_t LTXD_Pos = 24;
    constexpr uint32_t LTXD_Msk = LTXD::mask;

    /// LON Collision Interrupt Disable
    /// Position: 25, Width: 1
    using LCOL = BitField<25, 1>;
    constexpr uint32_t LCOL_Pos = 25;
    constexpr uint32_t LCOL_Msk = LCOL::mask;

    /// LON Frame Early Termination Interrupt Disable
    /// Position: 26, Width: 1
    using LFET = BitField<26, 1>;
    constexpr uint32_t LFET_Pos = 26;
    constexpr uint32_t LFET_Msk = LFET::mask;

    /// LON Reception Done Interrupt Disable
    /// Position: 27, Width: 1
    using LRXD = BitField<27, 1>;
    constexpr uint32_t LRXD_Pos = 27;
    constexpr uint32_t LRXD_Msk = LRXD::mask;

    /// LON Backlog Overflow Error Interrupt Disable
    /// Position: 28, Width: 1
    using LBLOVFE = BitField<28, 1>;
    constexpr uint32_t LBLOVFE_Pos = 28;
    constexpr uint32_t LBLOVFE_Msk = LBLOVFE::mask;

}  // namespace us_idr_lon_mode

/// US_IMR_USART_MODE - Interrupt Mask Register
namespace us_imr_usart_mode {
    /// RXRDY Interrupt Mask
    /// Position: 0, Width: 1
    using RXRDY = BitField<0, 1>;
    constexpr uint32_t RXRDY_Pos = 0;
    constexpr uint32_t RXRDY_Msk = RXRDY::mask;

    /// TXRDY Interrupt Mask
    /// Position: 1, Width: 1
    using TXRDY = BitField<1, 1>;
    constexpr uint32_t TXRDY_Pos = 1;
    constexpr uint32_t TXRDY_Msk = TXRDY::mask;

    /// Receiver Break Interrupt Mask
    /// Position: 2, Width: 1
    using RXBRK = BitField<2, 1>;
    constexpr uint32_t RXBRK_Pos = 2;
    constexpr uint32_t RXBRK_Msk = RXBRK::mask;

    /// Overrun Error Interrupt Mask
    /// Position: 5, Width: 1
    using OVRE = BitField<5, 1>;
    constexpr uint32_t OVRE_Pos = 5;
    constexpr uint32_t OVRE_Msk = OVRE::mask;

    /// Framing Error Interrupt Mask
    /// Position: 6, Width: 1
    using FRAME = BitField<6, 1>;
    constexpr uint32_t FRAME_Pos = 6;
    constexpr uint32_t FRAME_Msk = FRAME::mask;

    /// Parity Error Interrupt Mask
    /// Position: 7, Width: 1
    using PARE = BitField<7, 1>;
    constexpr uint32_t PARE_Pos = 7;
    constexpr uint32_t PARE_Msk = PARE::mask;

    /// Timeout Interrupt Mask
    /// Position: 8, Width: 1
    using TIMEOUT = BitField<8, 1>;
    constexpr uint32_t TIMEOUT_Pos = 8;
    constexpr uint32_t TIMEOUT_Msk = TIMEOUT::mask;

    /// TXEMPTY Interrupt Mask
    /// Position: 9, Width: 1
    using TXEMPTY = BitField<9, 1>;
    constexpr uint32_t TXEMPTY_Pos = 9;
    constexpr uint32_t TXEMPTY_Msk = TXEMPTY::mask;

    /// Max Number of Repetitions Reached Interrupt Mask
    /// Position: 10, Width: 1
    using ITER = BitField<10, 1>;
    constexpr uint32_t ITER_Pos = 10;
    constexpr uint32_t ITER_Msk = ITER::mask;

    /// Non Acknowledge Interrupt Mask
    /// Position: 13, Width: 1
    using NACK = BitField<13, 1>;
    constexpr uint32_t NACK_Pos = 13;
    constexpr uint32_t NACK_Msk = NACK::mask;

    /// Ring Indicator Input Change Mask
    /// Position: 16, Width: 1
    using RIIC = BitField<16, 1>;
    constexpr uint32_t RIIC_Pos = 16;
    constexpr uint32_t RIIC_Msk = RIIC::mask;

    /// Data Set Ready Input Change Mask
    /// Position: 17, Width: 1
    using DSRIC = BitField<17, 1>;
    constexpr uint32_t DSRIC_Pos = 17;
    constexpr uint32_t DSRIC_Msk = DSRIC::mask;

    /// Data Carrier Detect Input Change Interrupt Mask
    /// Position: 18, Width: 1
    using DCDIC = BitField<18, 1>;
    constexpr uint32_t DCDIC_Pos = 18;
    constexpr uint32_t DCDIC_Msk = DCDIC::mask;

    /// Clear to Send Input Change Interrupt Mask
    /// Position: 19, Width: 1
    using CTSIC = BitField<19, 1>;
    constexpr uint32_t CTSIC_Pos = 19;
    constexpr uint32_t CTSIC_Msk = CTSIC::mask;

    /// Manchester Error Interrupt Mask
    /// Position: 24, Width: 1
    using MANE = BitField<24, 1>;
    constexpr uint32_t MANE_Pos = 24;
    constexpr uint32_t MANE_Msk = MANE::mask;

}  // namespace us_imr_usart_mode

/// US_IMR_SPI_MODE - Interrupt Mask Register
namespace us_imr_spi_mode {
    /// RXRDY Interrupt Mask
    /// Position: 0, Width: 1
    using RXRDY = BitField<0, 1>;
    constexpr uint32_t RXRDY_Pos = 0;
    constexpr uint32_t RXRDY_Msk = RXRDY::mask;

    /// TXRDY Interrupt Mask
    /// Position: 1, Width: 1
    using TXRDY = BitField<1, 1>;
    constexpr uint32_t TXRDY_Pos = 1;
    constexpr uint32_t TXRDY_Msk = TXRDY::mask;

    /// Overrun Error Interrupt Mask
    /// Position: 5, Width: 1
    using OVRE = BitField<5, 1>;
    constexpr uint32_t OVRE_Pos = 5;
    constexpr uint32_t OVRE_Msk = OVRE::mask;

    /// TXEMPTY Interrupt Mask
    /// Position: 9, Width: 1
    using TXEMPTY = BitField<9, 1>;
    constexpr uint32_t TXEMPTY_Pos = 9;
    constexpr uint32_t TXEMPTY_Msk = TXEMPTY::mask;

    /// SPI Underrun Error Interrupt Mask
    /// Position: 10, Width: 1
    using UNRE = BitField<10, 1>;
    constexpr uint32_t UNRE_Pos = 10;
    constexpr uint32_t UNRE_Msk = UNRE::mask;

    /// NSS Line (Driving CTS Pin) Rising or Falling Edge Event
    /// Position: 19, Width: 1
    using NSSE = BitField<19, 1>;
    constexpr uint32_t NSSE_Pos = 19;
    constexpr uint32_t NSSE_Msk = NSSE::mask;

}  // namespace us_imr_spi_mode

/// US_IMR_LIN_MODE - Interrupt Mask Register
namespace us_imr_lin_mode {
    /// RXRDY Interrupt Mask
    /// Position: 0, Width: 1
    using RXRDY = BitField<0, 1>;
    constexpr uint32_t RXRDY_Pos = 0;
    constexpr uint32_t RXRDY_Msk = RXRDY::mask;

    /// TXRDY Interrupt Mask
    /// Position: 1, Width: 1
    using TXRDY = BitField<1, 1>;
    constexpr uint32_t TXRDY_Pos = 1;
    constexpr uint32_t TXRDY_Msk = TXRDY::mask;

    /// Overrun Error Interrupt Mask
    /// Position: 5, Width: 1
    using OVRE = BitField<5, 1>;
    constexpr uint32_t OVRE_Pos = 5;
    constexpr uint32_t OVRE_Msk = OVRE::mask;

    /// Framing Error Interrupt Mask
    /// Position: 6, Width: 1
    using FRAME = BitField<6, 1>;
    constexpr uint32_t FRAME_Pos = 6;
    constexpr uint32_t FRAME_Msk = FRAME::mask;

    /// Parity Error Interrupt Mask
    /// Position: 7, Width: 1
    using PARE = BitField<7, 1>;
    constexpr uint32_t PARE_Pos = 7;
    constexpr uint32_t PARE_Msk = PARE::mask;

    /// Timeout Interrupt Mask
    /// Position: 8, Width: 1
    using TIMEOUT = BitField<8, 1>;
    constexpr uint32_t TIMEOUT_Pos = 8;
    constexpr uint32_t TIMEOUT_Msk = TIMEOUT::mask;

    /// TXEMPTY Interrupt Mask
    /// Position: 9, Width: 1
    using TXEMPTY = BitField<9, 1>;
    constexpr uint32_t TXEMPTY_Pos = 9;
    constexpr uint32_t TXEMPTY_Msk = TXEMPTY::mask;

    /// LIN Break Sent or LIN Break Received Interrupt Mask
    /// Position: 13, Width: 1
    using LINBK = BitField<13, 1>;
    constexpr uint32_t LINBK_Pos = 13;
    constexpr uint32_t LINBK_Msk = LINBK::mask;

    /// LIN Identifier Sent or LIN Identifier Received Interrupt Mask
    /// Position: 14, Width: 1
    using LINID = BitField<14, 1>;
    constexpr uint32_t LINID_Pos = 14;
    constexpr uint32_t LINID_Msk = LINID::mask;

    /// LIN Transfer Completed Interrupt Mask
    /// Position: 15, Width: 1
    using LINTC = BitField<15, 1>;
    constexpr uint32_t LINTC_Pos = 15;
    constexpr uint32_t LINTC_Msk = LINTC::mask;

    /// LIN Bus Error Interrupt Mask
    /// Position: 25, Width: 1
    using LINBE = BitField<25, 1>;
    constexpr uint32_t LINBE_Pos = 25;
    constexpr uint32_t LINBE_Msk = LINBE::mask;

    /// LIN Inconsistent Synch Field Error Interrupt Mask
    /// Position: 26, Width: 1
    using LINISFE = BitField<26, 1>;
    constexpr uint32_t LINISFE_Pos = 26;
    constexpr uint32_t LINISFE_Msk = LINISFE::mask;

    /// LIN Identifier Parity Interrupt Mask
    /// Position: 27, Width: 1
    using LINIPE = BitField<27, 1>;
    constexpr uint32_t LINIPE_Pos = 27;
    constexpr uint32_t LINIPE_Msk = LINIPE::mask;

    /// LIN Checksum Error Interrupt Mask
    /// Position: 28, Width: 1
    using LINCE = BitField<28, 1>;
    constexpr uint32_t LINCE_Pos = 28;
    constexpr uint32_t LINCE_Msk = LINCE::mask;

    /// LIN Slave Not Responding Error Interrupt Mask
    /// Position: 29, Width: 1
    using LINSNRE = BitField<29, 1>;
    constexpr uint32_t LINSNRE_Pos = 29;
    constexpr uint32_t LINSNRE_Msk = LINSNRE::mask;

    /// LIN Synch Tolerance Error Interrupt Mask
    /// Position: 30, Width: 1
    using LINSTE = BitField<30, 1>;
    constexpr uint32_t LINSTE_Pos = 30;
    constexpr uint32_t LINSTE_Msk = LINSTE::mask;

    /// LIN Header Timeout Error Interrupt Mask
    /// Position: 31, Width: 1
    using LINHTE = BitField<31, 1>;
    constexpr uint32_t LINHTE_Pos = 31;
    constexpr uint32_t LINHTE_Msk = LINHTE::mask;

}  // namespace us_imr_lin_mode

/// US_IMR_LON_MODE - Interrupt Mask Register
namespace us_imr_lon_mode {
    /// RXRDY Interrupt Mask
    /// Position: 0, Width: 1
    using RXRDY = BitField<0, 1>;
    constexpr uint32_t RXRDY_Pos = 0;
    constexpr uint32_t RXRDY_Msk = RXRDY::mask;

    /// TXRDY Interrupt Mask
    /// Position: 1, Width: 1
    using TXRDY = BitField<1, 1>;
    constexpr uint32_t TXRDY_Pos = 1;
    constexpr uint32_t TXRDY_Msk = TXRDY::mask;

    /// Overrun Error Interrupt Mask
    /// Position: 5, Width: 1
    using OVRE = BitField<5, 1>;
    constexpr uint32_t OVRE_Pos = 5;
    constexpr uint32_t OVRE_Msk = OVRE::mask;

    /// LON Short Frame Error Interrupt Mask
    /// Position: 6, Width: 1
    using LSFE = BitField<6, 1>;
    constexpr uint32_t LSFE_Pos = 6;
    constexpr uint32_t LSFE_Msk = LSFE::mask;

    /// LON CRC Error Interrupt Mask
    /// Position: 7, Width: 1
    using LCRCE = BitField<7, 1>;
    constexpr uint32_t LCRCE_Pos = 7;
    constexpr uint32_t LCRCE_Msk = LCRCE::mask;

    /// TXEMPTY Interrupt Mask
    /// Position: 9, Width: 1
    using TXEMPTY = BitField<9, 1>;
    constexpr uint32_t TXEMPTY_Pos = 9;
    constexpr uint32_t TXEMPTY_Msk = TXEMPTY::mask;

    /// SPI Underrun Error Interrupt Mask
    /// Position: 10, Width: 1
    using UNRE = BitField<10, 1>;
    constexpr uint32_t UNRE_Pos = 10;
    constexpr uint32_t UNRE_Msk = UNRE::mask;

    /// LON Transmission Done Interrupt Mask
    /// Position: 24, Width: 1
    using LTXD = BitField<24, 1>;
    constexpr uint32_t LTXD_Pos = 24;
    constexpr uint32_t LTXD_Msk = LTXD::mask;

    /// LON Collision Interrupt Mask
    /// Position: 25, Width: 1
    using LCOL = BitField<25, 1>;
    constexpr uint32_t LCOL_Pos = 25;
    constexpr uint32_t LCOL_Msk = LCOL::mask;

    /// LON Frame Early Termination Interrupt Mask
    /// Position: 26, Width: 1
    using LFET = BitField<26, 1>;
    constexpr uint32_t LFET_Pos = 26;
    constexpr uint32_t LFET_Msk = LFET::mask;

    /// LON Reception Done Interrupt Mask
    /// Position: 27, Width: 1
    using LRXD = BitField<27, 1>;
    constexpr uint32_t LRXD_Pos = 27;
    constexpr uint32_t LRXD_Msk = LRXD::mask;

    /// LON Backlog Overflow Error Interrupt Mask
    /// Position: 28, Width: 1
    using LBLOVFE = BitField<28, 1>;
    constexpr uint32_t LBLOVFE_Pos = 28;
    constexpr uint32_t LBLOVFE_Msk = LBLOVFE::mask;

}  // namespace us_imr_lon_mode

/// US_CSR_USART_MODE - Channel Status Register
namespace us_csr_usart_mode {
    /// Receiver Ready (cleared by reading US_RHR)
    /// Position: 0, Width: 1
    using RXRDY = BitField<0, 1>;
    constexpr uint32_t RXRDY_Pos = 0;
    constexpr uint32_t RXRDY_Msk = RXRDY::mask;

    /// Transmitter Ready (cleared by writing US_THR)
    /// Position: 1, Width: 1
    using TXRDY = BitField<1, 1>;
    constexpr uint32_t TXRDY_Pos = 1;
    constexpr uint32_t TXRDY_Msk = TXRDY::mask;

    /// Break Received/End of Break (cleared by writing a one to bit US_CR.RSTSTA)
    /// Position: 2, Width: 1
    using RXBRK = BitField<2, 1>;
    constexpr uint32_t RXBRK_Pos = 2;
    constexpr uint32_t RXBRK_Msk = RXBRK::mask;

    /// Overrun Error (cleared by writing a one to bit US_CR.RSTSTA)
    /// Position: 5, Width: 1
    using OVRE = BitField<5, 1>;
    constexpr uint32_t OVRE_Pos = 5;
    constexpr uint32_t OVRE_Msk = OVRE::mask;

    /// Framing Error (cleared by writing a one to bit US_CR.RSTSTA)
    /// Position: 6, Width: 1
    using FRAME = BitField<6, 1>;
    constexpr uint32_t FRAME_Pos = 6;
    constexpr uint32_t FRAME_Msk = FRAME::mask;

    /// Parity Error (cleared by writing a one to bit US_CR.RSTSTA)
    /// Position: 7, Width: 1
    using PARE = BitField<7, 1>;
    constexpr uint32_t PARE_Pos = 7;
    constexpr uint32_t PARE_Msk = PARE::mask;

    /// Receiver Timeout (cleared by writing a one to bit US_CR.STTTO)
    /// Position: 8, Width: 1
    using TIMEOUT = BitField<8, 1>;
    constexpr uint32_t TIMEOUT_Pos = 8;
    constexpr uint32_t TIMEOUT_Msk = TIMEOUT::mask;

    /// Transmitter Empty (cleared by writing US_THR)
    /// Position: 9, Width: 1
    using TXEMPTY = BitField<9, 1>;
    constexpr uint32_t TXEMPTY_Pos = 9;
    constexpr uint32_t TXEMPTY_Msk = TXEMPTY::mask;

    /// Max Number of Repetitions Reached (cleared by writing a one to bit US_CR.RSTIT)
    /// Position: 10, Width: 1
    using ITER = BitField<10, 1>;
    constexpr uint32_t ITER_Pos = 10;
    constexpr uint32_t ITER_Msk = ITER::mask;

    /// Non Acknowledge Interrupt (cleared by writing a one to bit US_CR.RSTNACK)
    /// Position: 13, Width: 1
    using NACK = BitField<13, 1>;
    constexpr uint32_t NACK_Pos = 13;
    constexpr uint32_t NACK_Msk = NACK::mask;

    /// Ring Indicator Input Change Flag (cleared on read)
    /// Position: 16, Width: 1
    using RIIC = BitField<16, 1>;
    constexpr uint32_t RIIC_Pos = 16;
    constexpr uint32_t RIIC_Msk = RIIC::mask;

    /// Data Set Ready Input Change Flag (cleared on read)
    /// Position: 17, Width: 1
    using DSRIC = BitField<17, 1>;
    constexpr uint32_t DSRIC_Pos = 17;
    constexpr uint32_t DSRIC_Msk = DSRIC::mask;

    /// Data Carrier Detect Input Change Flag (cleared on read)
    /// Position: 18, Width: 1
    using DCDIC = BitField<18, 1>;
    constexpr uint32_t DCDIC_Pos = 18;
    constexpr uint32_t DCDIC_Msk = DCDIC::mask;

    /// Clear to Send Input Change Flag (cleared on read)
    /// Position: 19, Width: 1
    using CTSIC = BitField<19, 1>;
    constexpr uint32_t CTSIC_Pos = 19;
    constexpr uint32_t CTSIC_Msk = CTSIC::mask;

    /// Image of RI Input
    /// Position: 20, Width: 1
    using RI = BitField<20, 1>;
    constexpr uint32_t RI_Pos = 20;
    constexpr uint32_t RI_Msk = RI::mask;

    /// Image of DSR Input
    /// Position: 21, Width: 1
    using DSR = BitField<21, 1>;
    constexpr uint32_t DSR_Pos = 21;
    constexpr uint32_t DSR_Msk = DSR::mask;

    /// Image of DCD Input
    /// Position: 22, Width: 1
    using DCD = BitField<22, 1>;
    constexpr uint32_t DCD_Pos = 22;
    constexpr uint32_t DCD_Msk = DCD::mask;

    /// Image of CTS Input
    /// Position: 23, Width: 1
    using CTS = BitField<23, 1>;
    constexpr uint32_t CTS_Pos = 23;
    constexpr uint32_t CTS_Msk = CTS::mask;

    /// Manchester Error (cleared by writing a one to the bit US_CR.RSTSTA)
    /// Position: 24, Width: 1
    using MANERR = BitField<24, 1>;
    constexpr uint32_t MANERR_Pos = 24;
    constexpr uint32_t MANERR_Msk = MANERR::mask;

}  // namespace us_csr_usart_mode

/// US_CSR_SPI_MODE - Channel Status Register
namespace us_csr_spi_mode {
    /// Receiver Ready (cleared by reading US_RHR)
    /// Position: 0, Width: 1
    using RXRDY = BitField<0, 1>;
    constexpr uint32_t RXRDY_Pos = 0;
    constexpr uint32_t RXRDY_Msk = RXRDY::mask;

    /// Transmitter Ready (cleared by writing US_THR)
    /// Position: 1, Width: 1
    using TXRDY = BitField<1, 1>;
    constexpr uint32_t TXRDY_Pos = 1;
    constexpr uint32_t TXRDY_Msk = TXRDY::mask;

    /// Overrun Error (cleared by writing a one to bit US_CR.RSTSTA)
    /// Position: 5, Width: 1
    using OVRE = BitField<5, 1>;
    constexpr uint32_t OVRE_Pos = 5;
    constexpr uint32_t OVRE_Msk = OVRE::mask;

    /// Transmitter Empty (cleared by writing US_THR)
    /// Position: 9, Width: 1
    using TXEMPTY = BitField<9, 1>;
    constexpr uint32_t TXEMPTY_Pos = 9;
    constexpr uint32_t TXEMPTY_Msk = TXEMPTY::mask;

    /// SPI Underrun Error
    /// Position: 10, Width: 1
    using UNRE = BitField<10, 1>;
    constexpr uint32_t UNRE_Pos = 10;
    constexpr uint32_t UNRE_Msk = UNRE::mask;

    /// NSS Line (Driving CTS Pin) Rising or Falling Edge Event
    /// Position: 19, Width: 1
    using NSSE = BitField<19, 1>;
    constexpr uint32_t NSSE_Pos = 19;
    constexpr uint32_t NSSE_Msk = NSSE::mask;

    /// Image of NSS Line
    /// Position: 23, Width: 1
    using NSS = BitField<23, 1>;
    constexpr uint32_t NSS_Pos = 23;
    constexpr uint32_t NSS_Msk = NSS::mask;

}  // namespace us_csr_spi_mode

/// US_CSR_LIN_MODE - Channel Status Register
namespace us_csr_lin_mode {
    /// Receiver Ready (cleared by reading US_RHR)
    /// Position: 0, Width: 1
    using RXRDY = BitField<0, 1>;
    constexpr uint32_t RXRDY_Pos = 0;
    constexpr uint32_t RXRDY_Msk = RXRDY::mask;

    /// Transmitter Ready (cleared by writing US_THR)
    /// Position: 1, Width: 1
    using TXRDY = BitField<1, 1>;
    constexpr uint32_t TXRDY_Pos = 1;
    constexpr uint32_t TXRDY_Msk = TXRDY::mask;

    /// Overrun Error (cleared by writing a one to bit US_CR.RSTSTA)
    /// Position: 5, Width: 1
    using OVRE = BitField<5, 1>;
    constexpr uint32_t OVRE_Pos = 5;
    constexpr uint32_t OVRE_Msk = OVRE::mask;

    /// Framing Error (cleared by writing a one to bit US_CR.RSTSTA)
    /// Position: 6, Width: 1
    using FRAME = BitField<6, 1>;
    constexpr uint32_t FRAME_Pos = 6;
    constexpr uint32_t FRAME_Msk = FRAME::mask;

    /// Parity Error (cleared by writing a one to bit US_CR.RSTSTA)
    /// Position: 7, Width: 1
    using PARE = BitField<7, 1>;
    constexpr uint32_t PARE_Pos = 7;
    constexpr uint32_t PARE_Msk = PARE::mask;

    /// Receiver Timeout (cleared by writing a one to bit US_CR.STTTO)
    /// Position: 8, Width: 1
    using TIMEOUT = BitField<8, 1>;
    constexpr uint32_t TIMEOUT_Pos = 8;
    constexpr uint32_t TIMEOUT_Msk = TIMEOUT::mask;

    /// Transmitter Empty (cleared by writing US_THR)
    /// Position: 9, Width: 1
    using TXEMPTY = BitField<9, 1>;
    constexpr uint32_t TXEMPTY_Pos = 9;
    constexpr uint32_t TXEMPTY_Msk = TXEMPTY::mask;

    /// LIN Break Sent or LIN Break Received
    /// Position: 13, Width: 1
    using LINBK = BitField<13, 1>;
    constexpr uint32_t LINBK_Pos = 13;
    constexpr uint32_t LINBK_Msk = LINBK::mask;

    /// LIN Identifier Sent or LIN Identifier Received
    /// Position: 14, Width: 1
    using LINID = BitField<14, 1>;
    constexpr uint32_t LINID_Pos = 14;
    constexpr uint32_t LINID_Msk = LINID::mask;

    /// LIN Transfer Completed
    /// Position: 15, Width: 1
    using LINTC = BitField<15, 1>;
    constexpr uint32_t LINTC_Pos = 15;
    constexpr uint32_t LINTC_Msk = LINTC::mask;

    /// LIN Bus Line Status
    /// Position: 23, Width: 1
    using LINBLS = BitField<23, 1>;
    constexpr uint32_t LINBLS_Pos = 23;
    constexpr uint32_t LINBLS_Msk = LINBLS::mask;

    /// LIN Bus Error
    /// Position: 25, Width: 1
    using LINBE = BitField<25, 1>;
    constexpr uint32_t LINBE_Pos = 25;
    constexpr uint32_t LINBE_Msk = LINBE::mask;

    /// LIN Inconsistent Synch Field Error
    /// Position: 26, Width: 1
    using LINISFE = BitField<26, 1>;
    constexpr uint32_t LINISFE_Pos = 26;
    constexpr uint32_t LINISFE_Msk = LINISFE::mask;

    /// LIN Identifier Parity Error
    /// Position: 27, Width: 1
    using LINIPE = BitField<27, 1>;
    constexpr uint32_t LINIPE_Pos = 27;
    constexpr uint32_t LINIPE_Msk = LINIPE::mask;

    /// LIN Checksum Error
    /// Position: 28, Width: 1
    using LINCE = BitField<28, 1>;
    constexpr uint32_t LINCE_Pos = 28;
    constexpr uint32_t LINCE_Msk = LINCE::mask;

    /// LIN Slave Not Responding Error Interrupt Mask
    /// Position: 29, Width: 1
    using LINSNRE = BitField<29, 1>;
    constexpr uint32_t LINSNRE_Pos = 29;
    constexpr uint32_t LINSNRE_Msk = LINSNRE::mask;

    /// LIN Synch Tolerance Error
    /// Position: 30, Width: 1
    using LINSTE = BitField<30, 1>;
    constexpr uint32_t LINSTE_Pos = 30;
    constexpr uint32_t LINSTE_Msk = LINSTE::mask;

    /// LIN Header Timeout Error
    /// Position: 31, Width: 1
    using LINHTE = BitField<31, 1>;
    constexpr uint32_t LINHTE_Pos = 31;
    constexpr uint32_t LINHTE_Msk = LINHTE::mask;

}  // namespace us_csr_lin_mode

/// US_CSR_LON_MODE - Channel Status Register
namespace us_csr_lon_mode {
    /// Receiver Ready (cleared by reading US_RHR)
    /// Position: 0, Width: 1
    using RXRDY = BitField<0, 1>;
    constexpr uint32_t RXRDY_Pos = 0;
    constexpr uint32_t RXRDY_Msk = RXRDY::mask;

    /// Transmitter Ready (cleared by writing US_THR)
    /// Position: 1, Width: 1
    using TXRDY = BitField<1, 1>;
    constexpr uint32_t TXRDY_Pos = 1;
    constexpr uint32_t TXRDY_Msk = TXRDY::mask;

    /// Overrun Error (cleared by writing a one to bit US_CR.RSTSTA)
    /// Position: 5, Width: 1
    using OVRE = BitField<5, 1>;
    constexpr uint32_t OVRE_Pos = 5;
    constexpr uint32_t OVRE_Msk = OVRE::mask;

    /// LON Short Frame Error
    /// Position: 6, Width: 1
    using LSFE = BitField<6, 1>;
    constexpr uint32_t LSFE_Pos = 6;
    constexpr uint32_t LSFE_Msk = LSFE::mask;

    /// LON CRC Error
    /// Position: 7, Width: 1
    using LCRCE = BitField<7, 1>;
    constexpr uint32_t LCRCE_Pos = 7;
    constexpr uint32_t LCRCE_Msk = LCRCE::mask;

    /// Transmitter Empty (cleared by writing US_THR)
    /// Position: 9, Width: 1
    using TXEMPTY = BitField<9, 1>;
    constexpr uint32_t TXEMPTY_Pos = 9;
    constexpr uint32_t TXEMPTY_Msk = TXEMPTY::mask;

    /// Underrun Error
    /// Position: 10, Width: 1
    using UNRE = BitField<10, 1>;
    constexpr uint32_t UNRE_Pos = 10;
    constexpr uint32_t UNRE_Msk = UNRE::mask;

    /// LON Transmission End Flag
    /// Position: 24, Width: 1
    using LTXD = BitField<24, 1>;
    constexpr uint32_t LTXD_Pos = 24;
    constexpr uint32_t LTXD_Msk = LTXD::mask;

    /// LON Collision Detected Flag
    /// Position: 25, Width: 1
    using LCOL = BitField<25, 1>;
    constexpr uint32_t LCOL_Pos = 25;
    constexpr uint32_t LCOL_Msk = LCOL::mask;

    /// LON Frame Early Termination
    /// Position: 26, Width: 1
    using LFET = BitField<26, 1>;
    constexpr uint32_t LFET_Pos = 26;
    constexpr uint32_t LFET_Msk = LFET::mask;

    /// LON Reception End Flag
    /// Position: 27, Width: 1
    using LRXD = BitField<27, 1>;
    constexpr uint32_t LRXD_Pos = 27;
    constexpr uint32_t LRXD_Msk = LRXD::mask;

    /// LON Backlog Overflow Error
    /// Position: 28, Width: 1
    using LBLOVFE = BitField<28, 1>;
    constexpr uint32_t LBLOVFE_Pos = 28;
    constexpr uint32_t LBLOVFE_Msk = LBLOVFE::mask;

}  // namespace us_csr_lon_mode

/// US_RHR - Receive Holding Register
namespace us_rhr {
    /// Received Character
    /// Position: 0, Width: 9
    using RXCHR = BitField<0, 9>;
    constexpr uint32_t RXCHR_Pos = 0;
    constexpr uint32_t RXCHR_Msk = RXCHR::mask;

    /// Received Sync
    /// Position: 15, Width: 1
    using RXSYNH = BitField<15, 1>;
    constexpr uint32_t RXSYNH_Pos = 15;
    constexpr uint32_t RXSYNH_Msk = RXSYNH::mask;

}  // namespace us_rhr

/// US_THR - Transmit Holding Register
namespace us_thr {
    /// Character to be Transmitted
    /// Position: 0, Width: 9
    using TXCHR = BitField<0, 9>;
    constexpr uint32_t TXCHR_Pos = 0;
    constexpr uint32_t TXCHR_Msk = TXCHR::mask;

    /// Sync Field to be Transmitted
    /// Position: 15, Width: 1
    using TXSYNH = BitField<15, 1>;
    constexpr uint32_t TXSYNH_Pos = 15;
    constexpr uint32_t TXSYNH_Msk = TXSYNH::mask;

}  // namespace us_thr

/// US_BRGR - Baud Rate Generator Register
namespace us_brgr {
    /// Clock Divider
    /// Position: 0, Width: 16
    using CD = BitField<0, 16>;
    constexpr uint32_t CD_Pos = 0;
    constexpr uint32_t CD_Msk = CD::mask;

    /// Fractional Part
    /// Position: 16, Width: 3
    using FP = BitField<16, 3>;
    constexpr uint32_t FP_Pos = 16;
    constexpr uint32_t FP_Msk = FP::mask;

}  // namespace us_brgr

/// US_RTOR - Receiver Timeout Register
namespace us_rtor {
    /// Timeout Value
    /// Position: 0, Width: 17
    using TO = BitField<0, 17>;
    constexpr uint32_t TO_Pos = 0;
    constexpr uint32_t TO_Msk = TO::mask;

}  // namespace us_rtor

/// US_TTGR_USART_MODE - Transmitter Timeguard Register
namespace us_ttgr_usart_mode {
    /// Timeguard Value
    /// Position: 0, Width: 8
    using TG = BitField<0, 8>;
    constexpr uint32_t TG_Pos = 0;
    constexpr uint32_t TG_Msk = TG::mask;

}  // namespace us_ttgr_usart_mode

/// US_TTGR_LON_MODE - Transmitter Timeguard Register
namespace us_ttgr_lon_mode {
    /// LON PCYCLE Length
    /// Position: 0, Width: 24
    using PCYCLE = BitField<0, 24>;
    constexpr uint32_t PCYCLE_Pos = 0;
    constexpr uint32_t PCYCLE_Msk = PCYCLE::mask;

}  // namespace us_ttgr_lon_mode

/// US_FIDI_USART_MODE - FI DI Ratio Register
namespace us_fidi_usart_mode {
    /// FI Over DI Ratio Value
    /// Position: 0, Width: 16
    using FI_DI_RATIO = BitField<0, 16>;
    constexpr uint32_t FI_DI_RATIO_Pos = 0;
    constexpr uint32_t FI_DI_RATIO_Msk = FI_DI_RATIO::mask;

}  // namespace us_fidi_usart_mode

/// US_FIDI_LON_MODE - FI DI Ratio Register
namespace us_fidi_lon_mode {
    /// LON BETA2 Length
    /// Position: 0, Width: 24
    using BETA2 = BitField<0, 24>;
    constexpr uint32_t BETA2_Pos = 0;
    constexpr uint32_t BETA2_Msk = BETA2::mask;

}  // namespace us_fidi_lon_mode

/// US_NER - Number of Errors Register
namespace us_ner {
    /// Number of Errors
    /// Position: 0, Width: 8
    using NB_ERRORS = BitField<0, 8>;
    constexpr uint32_t NB_ERRORS_Pos = 0;
    constexpr uint32_t NB_ERRORS_Msk = NB_ERRORS::mask;

}  // namespace us_ner

/// US_IF - IrDA Filter Register
namespace us_if {
    /// IrDA Filter
    /// Position: 0, Width: 8
    using IRDA_FILTER = BitField<0, 8>;
    constexpr uint32_t IRDA_FILTER_Pos = 0;
    constexpr uint32_t IRDA_FILTER_Msk = IRDA_FILTER::mask;

}  // namespace us_if

/// US_MAN - Manchester Configuration Register
namespace us_man {
    /// Transmitter Preamble Length
    /// Position: 0, Width: 4
    using TX_PL = BitField<0, 4>;
    constexpr uint32_t TX_PL_Pos = 0;
    constexpr uint32_t TX_PL_Msk = TX_PL::mask;

    /// Transmitter Preamble Pattern
    /// Position: 8, Width: 2
    using TX_PP = BitField<8, 2>;
    constexpr uint32_t TX_PP_Pos = 8;
    constexpr uint32_t TX_PP_Msk = TX_PP::mask;
    /// Enumerated values for TX_PP
    namespace tx_pp {
        constexpr uint32_t ALL_ONE = 0;
        constexpr uint32_t ALL_ZERO = 1;
        constexpr uint32_t ZERO_ONE = 2;
        constexpr uint32_t ONE_ZERO = 3;
    }

    /// Transmitter Manchester Polarity
    /// Position: 12, Width: 1
    using TX_MPOL = BitField<12, 1>;
    constexpr uint32_t TX_MPOL_Pos = 12;
    constexpr uint32_t TX_MPOL_Msk = TX_MPOL::mask;

    /// Receiver Preamble Length
    /// Position: 16, Width: 4
    using RX_PL = BitField<16, 4>;
    constexpr uint32_t RX_PL_Pos = 16;
    constexpr uint32_t RX_PL_Msk = RX_PL::mask;

    /// Receiver Preamble Pattern detected
    /// Position: 24, Width: 2
    using RX_PP = BitField<24, 2>;
    constexpr uint32_t RX_PP_Pos = 24;
    constexpr uint32_t RX_PP_Msk = RX_PP::mask;
    /// Enumerated values for RX_PP
    namespace rx_pp {
        constexpr uint32_t ALL_ONE = 0;
        constexpr uint32_t ALL_ZERO = 1;
        constexpr uint32_t ZERO_ONE = 2;
        constexpr uint32_t ONE_ZERO = 3;
    }

    /// Receiver Manchester Polarity
    /// Position: 28, Width: 1
    using RX_MPOL = BitField<28, 1>;
    constexpr uint32_t RX_MPOL_Pos = 28;
    constexpr uint32_t RX_MPOL_Msk = RX_MPOL::mask;

    /// Must Be Set to 1
    /// Position: 29, Width: 1
    using ONE = BitField<29, 1>;
    constexpr uint32_t ONE_Pos = 29;
    constexpr uint32_t ONE_Msk = ONE::mask;

    /// Drift Compensation
    /// Position: 30, Width: 1
    using DRIFT = BitField<30, 1>;
    constexpr uint32_t DRIFT_Pos = 30;
    constexpr uint32_t DRIFT_Msk = DRIFT::mask;

    /// Receiver Idle Value
    /// Position: 31, Width: 1
    using RXIDLEV = BitField<31, 1>;
    constexpr uint32_t RXIDLEV_Pos = 31;
    constexpr uint32_t RXIDLEV_Msk = RXIDLEV::mask;

}  // namespace us_man

/// US_LINMR - LIN Mode Register
namespace us_linmr {
    /// LIN Node Action
    /// Position: 0, Width: 2
    using NACT = BitField<0, 2>;
    constexpr uint32_t NACT_Pos = 0;
    constexpr uint32_t NACT_Msk = NACT::mask;
    /// Enumerated values for NACT
    namespace nact {
        constexpr uint32_t PUBLISH = 0;
        constexpr uint32_t SUBSCRIBE = 1;
        constexpr uint32_t IGNORE = 2;
    }

    /// Parity Disable
    /// Position: 2, Width: 1
    using PARDIS = BitField<2, 1>;
    constexpr uint32_t PARDIS_Pos = 2;
    constexpr uint32_t PARDIS_Msk = PARDIS::mask;

    /// Checksum Disable
    /// Position: 3, Width: 1
    using CHKDIS = BitField<3, 1>;
    constexpr uint32_t CHKDIS_Pos = 3;
    constexpr uint32_t CHKDIS_Msk = CHKDIS::mask;

    /// Checksum Type
    /// Position: 4, Width: 1
    using CHKTYP = BitField<4, 1>;
    constexpr uint32_t CHKTYP_Pos = 4;
    constexpr uint32_t CHKTYP_Msk = CHKTYP::mask;

    /// Data Length Mode
    /// Position: 5, Width: 1
    using DLM = BitField<5, 1>;
    constexpr uint32_t DLM_Pos = 5;
    constexpr uint32_t DLM_Msk = DLM::mask;

    /// Frame Slot Mode Disable
    /// Position: 6, Width: 1
    using FSDIS = BitField<6, 1>;
    constexpr uint32_t FSDIS_Pos = 6;
    constexpr uint32_t FSDIS_Msk = FSDIS::mask;

    /// Wakeup Signal Type
    /// Position: 7, Width: 1
    using WKUPTYP = BitField<7, 1>;
    constexpr uint32_t WKUPTYP_Pos = 7;
    constexpr uint32_t WKUPTYP_Msk = WKUPTYP::mask;

    /// Data Length Control
    /// Position: 8, Width: 8
    using DLC = BitField<8, 8>;
    constexpr uint32_t DLC_Pos = 8;
    constexpr uint32_t DLC_Msk = DLC::mask;

    /// DMAC Mode
    /// Position: 16, Width: 1
    using PDCM = BitField<16, 1>;
    constexpr uint32_t PDCM_Pos = 16;
    constexpr uint32_t PDCM_Msk = PDCM::mask;

    /// Synchronization Disable
    /// Position: 17, Width: 1
    using SYNCDIS = BitField<17, 1>;
    constexpr uint32_t SYNCDIS_Pos = 17;
    constexpr uint32_t SYNCDIS_Msk = SYNCDIS::mask;

}  // namespace us_linmr

/// US_LINIR - LIN Identifier Register
namespace us_linir {
    /// Identifier Character
    /// Position: 0, Width: 8
    using IDCHR = BitField<0, 8>;
    constexpr uint32_t IDCHR_Pos = 0;
    constexpr uint32_t IDCHR_Msk = IDCHR::mask;

}  // namespace us_linir

/// US_LINBRR - LIN Baud Rate Register
namespace us_linbrr {
    /// Clock Divider after Synchronization
    /// Position: 0, Width: 16
    using LINCD = BitField<0, 16>;
    constexpr uint32_t LINCD_Pos = 0;
    constexpr uint32_t LINCD_Msk = LINCD::mask;

    /// Fractional Part after Synchronization
    /// Position: 16, Width: 3
    using LINFP = BitField<16, 3>;
    constexpr uint32_t LINFP_Pos = 16;
    constexpr uint32_t LINFP_Msk = LINFP::mask;

}  // namespace us_linbrr

/// US_LONMR - LON Mode Register
namespace us_lonmr {
    /// LON comm_type Parameter Value
    /// Position: 0, Width: 1
    using COMMT = BitField<0, 1>;
    constexpr uint32_t COMMT_Pos = 0;
    constexpr uint32_t COMMT_Msk = COMMT::mask;

    /// LON Collision Detection Feature
    /// Position: 1, Width: 1
    using COLDET = BitField<1, 1>;
    constexpr uint32_t COLDET_Pos = 1;
    constexpr uint32_t COLDET_Msk = COLDET::mask;

    /// Terminate Frame upon Collision Notification
    /// Position: 2, Width: 1
    using TCOL = BitField<2, 1>;
    constexpr uint32_t TCOL_Pos = 2;
    constexpr uint32_t TCOL_Msk = TCOL::mask;

    /// LON Collision Detection on Frame Tail
    /// Position: 3, Width: 1
    using CDTAIL = BitField<3, 1>;
    constexpr uint32_t CDTAIL_Pos = 3;
    constexpr uint32_t CDTAIL_Msk = CDTAIL::mask;

    /// LON DMA Mode
    /// Position: 4, Width: 1
    using DMAM = BitField<4, 1>;
    constexpr uint32_t DMAM_Pos = 4;
    constexpr uint32_t DMAM_Msk = DMAM::mask;

    /// LON Collision Detection Source
    /// Position: 5, Width: 1
    using LCDS = BitField<5, 1>;
    constexpr uint32_t LCDS_Pos = 5;
    constexpr uint32_t LCDS_Msk = LCDS::mask;

    /// End of Frame Condition Size
    /// Position: 16, Width: 8
    using EOFS = BitField<16, 8>;
    constexpr uint32_t EOFS_Pos = 16;
    constexpr uint32_t EOFS_Msk = EOFS::mask;

}  // namespace us_lonmr

/// US_LONPR - LON Preamble Register
namespace us_lonpr {
    /// LON Preamble Length
    /// Position: 0, Width: 14
    using LONPL = BitField<0, 14>;
    constexpr uint32_t LONPL_Pos = 0;
    constexpr uint32_t LONPL_Msk = LONPL::mask;

}  // namespace us_lonpr

/// US_LONDL - LON Data Length Register
namespace us_londl {
    /// LON Data Length
    /// Position: 0, Width: 8
    using LONDL = BitField<0, 8>;
    constexpr uint32_t LONDL_Pos = 0;
    constexpr uint32_t LONDL_Msk = LONDL::mask;

}  // namespace us_londl

/// US_LONL2HDR - LON L2HDR Register
namespace us_lonl2hdr {
    /// LON Backlog Increment
    /// Position: 0, Width: 6
    using BLI = BitField<0, 6>;
    constexpr uint32_t BLI_Pos = 0;
    constexpr uint32_t BLI_Msk = BLI::mask;

    /// LON Alternate Path Bit
    /// Position: 6, Width: 1
    using ALTP = BitField<6, 1>;
    constexpr uint32_t ALTP_Pos = 6;
    constexpr uint32_t ALTP_Msk = ALTP::mask;

    /// LON Priority Bit
    /// Position: 7, Width: 1
    using PB = BitField<7, 1>;
    constexpr uint32_t PB_Pos = 7;
    constexpr uint32_t PB_Msk = PB::mask;

}  // namespace us_lonl2hdr

/// US_LONBL - LON Backlog Register
namespace us_lonbl {
    /// LON Node Backlog Value
    /// Position: 0, Width: 6
    using LONBL = BitField<0, 6>;
    constexpr uint32_t LONBL_Pos = 0;
    constexpr uint32_t LONBL_Msk = LONBL::mask;

}  // namespace us_lonbl

/// US_LONB1TX - LON Beta1 Tx Register
namespace us_lonb1tx {
    /// LON Beta1 Length after Transmission
    /// Position: 0, Width: 24
    using BETA1TX = BitField<0, 24>;
    constexpr uint32_t BETA1TX_Pos = 0;
    constexpr uint32_t BETA1TX_Msk = BETA1TX::mask;

}  // namespace us_lonb1tx

/// US_LONB1RX - LON Beta1 Rx Register
namespace us_lonb1rx {
    /// LON Beta1 Length after Reception
    /// Position: 0, Width: 24
    using BETA1RX = BitField<0, 24>;
    constexpr uint32_t BETA1RX_Pos = 0;
    constexpr uint32_t BETA1RX_Msk = BETA1RX::mask;

}  // namespace us_lonb1rx

/// US_LONPRIO - LON Priority Register
namespace us_lonprio {
    /// LON Priority Slot Number
    /// Position: 0, Width: 7
    using PSNB = BitField<0, 7>;
    constexpr uint32_t PSNB_Pos = 0;
    constexpr uint32_t PSNB_Msk = PSNB::mask;

    /// LON Node Priority Slot
    /// Position: 8, Width: 7
    using NPS = BitField<8, 7>;
    constexpr uint32_t NPS_Pos = 8;
    constexpr uint32_t NPS_Msk = NPS::mask;

}  // namespace us_lonprio

/// US_IDTTX - LON IDT Tx Register
namespace us_idttx {
    /// LON Indeterminate Time after Transmission (comm_type = 1 mode only)
    /// Position: 0, Width: 24
    using IDTTX = BitField<0, 24>;
    constexpr uint32_t IDTTX_Pos = 0;
    constexpr uint32_t IDTTX_Msk = IDTTX::mask;

}  // namespace us_idttx

/// US_IDTRX - LON IDT Rx Register
namespace us_idtrx {
    /// LON Indeterminate Time after Reception (comm_type = 1 mode only)
    /// Position: 0, Width: 24
    using IDTRX = BitField<0, 24>;
    constexpr uint32_t IDTRX_Pos = 0;
    constexpr uint32_t IDTRX_Msk = IDTRX::mask;

}  // namespace us_idtrx

/// US_ICDIFF - IC DIFF Register
namespace us_icdiff {
    /// IC Differentiator Number
    /// Position: 0, Width: 4
    using ICDIFF = BitField<0, 4>;
    constexpr uint32_t ICDIFF_Pos = 0;
    constexpr uint32_t ICDIFF_Msk = ICDIFF::mask;

}  // namespace us_icdiff

/// US_WPMR - Write Protection Mode Register
namespace us_wpmr {
    /// Write Protection Enable
    /// Position: 0, Width: 1
    using WPEN = BitField<0, 1>;
    constexpr uint32_t WPEN_Pos = 0;
    constexpr uint32_t WPEN_Msk = WPEN::mask;

    /// Write Protection Key
    /// Position: 8, Width: 24
    using WPKEY = BitField<8, 24>;
    constexpr uint32_t WPKEY_Pos = 8;
    constexpr uint32_t WPKEY_Msk = WPKEY::mask;
    /// Enumerated values for WPKEY
    namespace wpkey {
        constexpr uint32_t PASSWD = 5591873;
    }

}  // namespace us_wpmr

/// US_WPSR - Write Protection Status Register
namespace us_wpsr {
    /// Write Protection Violation Status
    /// Position: 0, Width: 1
    using WPVS = BitField<0, 1>;
    constexpr uint32_t WPVS_Pos = 0;
    constexpr uint32_t WPVS_Msk = WPVS::mask;

    /// Write Protection Violation Source
    /// Position: 8, Width: 16
    using WPVSRC = BitField<8, 16>;
    constexpr uint32_t WPVSRC_Pos = 8;
    constexpr uint32_t WPVSRC_Msk = WPVSRC::mask;

}  // namespace us_wpsr

}  // namespace alloy::hal::atmel::samv71::atsamv71q21b::usart0
