// Seed: 4280480399
module module_0 ();
  wire id_2, id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34
);
  input wire id_34;
  input wire id_33;
  inout wire id_32;
  inout wire id_31;
  inout wire id_30;
  inout wire id_29;
  inout wire id_28;
  inout wire id_27;
  output wire id_26;
  input wire id_25;
  inout wire id_24;
  output wire id_23;
  input wire id_22;
  input wire id_21;
  input wire id_20;
  output wire id_19;
  input wire id_18;
  inout wire id_17;
  input wire id_16;
  inout wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_19 = 1'd0;
  initial id_26 <= 1;
  assign id_31 = id_6;
  module_0 modCall_1 ();
  wire id_35;
  reg  id_36;
  assign id_27 = (id_35);
  always begin : LABEL_0
    id_1 <= (id_34);
  end
  if (1) always if (id_31) id_11[1] <= id_4;
  assign id_2 = 1;
  assign id_4 = 1;
  uwire id_37;
  id_38(
      .id_0(1),
      .id_1(1),
      .id_2(1 <-> id_12),
      .id_3(1'b0),
      .id_4(id_29),
      .id_5(id_4),
      .id_6(id_1),
      .id_7("" & 1'h0)
  );
  wire id_39;
  assign id_2  = 1;
  assign id_37 = 1;
  wire id_40;
  assign id_1 = id_36;
endmodule
