Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Mon Aug 17 13:01:38 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.966        0.000                      0                 1839        0.042        0.000                      0                 1839        3.225        0.000                       0                   838  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.966        0.000                      0                 1839        0.042        0.000                      0                 1839        3.225        0.000                       0                   838  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.966ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.966ns  (required time - arrival time)
  Source:                 fsm7/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp_reg__0/DSP_A_B_DATA_INST/B[4]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.704ns  (logic 0.586ns (21.672%)  route 2.118ns (78.328%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.036     0.036    fsm7/clk
    SLICE_X22Y73         FDRE                                         r  fsm7/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y73         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm7/out_reg[1]/Q
                         net (fo=9, routed)           0.353     0.488    fsm7/fsm7_out[1]
    SLICE_X22Y73         LUT5 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.080     0.568 f  fsm7/A_int0_0_write_data[31]_INST_0_i_23/O
                         net (fo=27, routed)          0.261     0.829    fsm6/out_reg[0]_13
    SLICE_X21Y76         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.039     0.868 f  fsm6/A_int0_0_addr0[3]_INST_0_i_8/O
                         net (fo=35, routed)          0.199     1.067    fsm1/out_reg[1]_3
    SLICE_X23Y77         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     1.183 r  fsm1/done_buf[0]_i_2/O
                         net (fo=4, routed)           0.055     1.238    fsm0/done_buf_reg[0]
    SLICE_X23Y77         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     1.354 r  fsm0/done_buf[0]_i_1/O
                         net (fo=118, routed)         0.918     2.272    fsm0/mult_pipe0_go
    SLICE_X28Y85         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.136     2.408 r  fsm0/out_tmp_reg__0_i_11/O
                         net (fo=1, routed)           0.332     2.740    mult_pipe0/out_tmp_reg__0/B[4]
    DSP48E2_X2Y34        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg__0/DSP_A_B_DATA_INST/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=869, unset)          0.044     7.044    mult_pipe0/out_tmp_reg__0/CLK
    DSP48E2_X2Y34        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X2Y34        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[4])
                                                     -0.303     6.706    mult_pipe0/out_tmp_reg__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.706    
                         arrival time                          -2.740    
  -------------------------------------------------------------------
                         slack                                  3.966    

Slack (MET) :             3.989ns  (required time - arrival time)
  Source:                 fsm7/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/B[10]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.685ns  (logic 0.651ns (24.246%)  route 2.034ns (75.754%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.036     0.036    fsm7/clk
    SLICE_X22Y73         FDRE                                         r  fsm7/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y73         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm7/out_reg[1]/Q
                         net (fo=9, routed)           0.353     0.488    fsm7/fsm7_out[1]
    SLICE_X22Y73         LUT5 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.080     0.568 f  fsm7/A_int0_0_write_data[31]_INST_0_i_23/O
                         net (fo=27, routed)          0.261     0.829    fsm6/out_reg[0]_13
    SLICE_X21Y76         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.039     0.868 f  fsm6/A_int0_0_addr0[3]_INST_0_i_8/O
                         net (fo=35, routed)          0.199     1.067    fsm1/out_reg[1]_3
    SLICE_X23Y77         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     1.183 r  fsm1/done_buf[0]_i_2/O
                         net (fo=4, routed)           0.055     1.238    fsm0/done_buf_reg[0]
    SLICE_X23Y77         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     1.354 r  fsm0/done_buf[0]_i_1/O
                         net (fo=118, routed)         0.939     2.293    fsm0/mult_pipe0_go
    SLICE_X28Y85         LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.201     2.494 r  fsm0/out_tmp_reg_i_6/O
                         net (fo=1, routed)           0.227     2.721    mult_pipe0/out_tmp_reg/B[10]
    DSP48E2_X2Y32        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=869, unset)          0.044     7.044    mult_pipe0/out_tmp_reg/CLK
    DSP48E2_X2Y32        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X2Y32        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[10])
                                                     -0.299     6.710    mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.710    
                         arrival time                          -2.721    
  -------------------------------------------------------------------
                         slack                                  3.989    

Slack (MET) :             3.995ns  (required time - arrival time)
  Source:                 fsm7/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/A[11]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.632ns (23.591%)  route 2.047ns (76.409%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.036     0.036    fsm7/clk
    SLICE_X22Y73         FDRE                                         r  fsm7/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y73         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm7/out_reg[1]/Q
                         net (fo=9, routed)           0.353     0.488    fsm7/fsm7_out[1]
    SLICE_X22Y73         LUT5 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.080     0.568 f  fsm7/A_int0_0_write_data[31]_INST_0_i_23/O
                         net (fo=27, routed)          0.261     0.829    fsm6/out_reg[0]_13
    SLICE_X21Y76         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.039     0.868 f  fsm6/A_int0_0_addr0[3]_INST_0_i_8/O
                         net (fo=35, routed)          0.199     1.067    fsm1/out_reg[1]_3
    SLICE_X23Y77         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     1.183 r  fsm1/done_buf[0]_i_2/O
                         net (fo=4, routed)           0.055     1.238    fsm0/done_buf_reg[0]
    SLICE_X23Y77         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     1.354 r  fsm0/done_buf[0]_i_1/O
                         net (fo=118, routed)         0.947     2.301    fsm0/mult_pipe0_go
    SLICE_X28Y85         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     2.483 r  fsm0/out_tmp0_i_6/O
                         net (fo=1, routed)           0.232     2.715    mult_pipe0/out_tmp0/A[11]
    DSP48E2_X2Y33        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=869, unset)          0.044     7.044    mult_pipe0/out_tmp0/CLK
    DSP48E2_X2Y33        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X2Y33        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[11])
                                                     -0.299     6.710    mult_pipe0/out_tmp0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.710    
                         arrival time                          -2.715    
  -------------------------------------------------------------------
                         slack                                  3.995    

Slack (MET) :             4.033ns  (required time - arrival time)
  Source:                 fsm7/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sqrt0/out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.878ns  (logic 0.505ns (17.547%)  route 2.373ns (82.453%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.036     0.036    fsm7/clk
    SLICE_X22Y73         FDRE                                         r  fsm7/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y73         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  fsm7/out_reg[1]/Q
                         net (fo=9, routed)           0.353     0.488    fsm7/fsm7_out[1]
    SLICE_X22Y73         LUT5 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.080     0.568 r  fsm7/A_int0_0_write_data[31]_INST_0_i_23/O
                         net (fo=27, routed)          0.232     0.800    fsm6/out_reg[0]_13
    SLICE_X23Y75         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     0.916 r  fsm6/A_int0_0_write_en_INST_0_i_2/O
                         net (fo=54, routed)          0.511     1.427    sqrt0/i_reg[0]_0
    SLICE_X22Y67         LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.148     1.575 f  sqrt0/out[15]_i_6/O
                         net (fo=2, routed)           0.216     1.791    sqrt0/out[15]_i_6_n_0
    SLICE_X22Y67         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.062     1.853 r  sqrt0/out[15]_i_1/O
                         net (fo=17, routed)          1.061     2.914    sqrt0/out[15]_i_1_n_0
    SLICE_X31Y75         FDRE                                         r  sqrt0/out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=869, unset)          0.026     7.026    sqrt0/clk
    SLICE_X31Y75         FDRE                                         r  sqrt0/out_reg[0]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X31Y75         FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.044     6.947    sqrt0/out_reg[0]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -2.914    
  -------------------------------------------------------------------
                         slack                                  4.033    

Slack (MET) :             4.033ns  (required time - arrival time)
  Source:                 fsm7/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sqrt0/out_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.879ns  (logic 0.505ns (17.541%)  route 2.374ns (82.459%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.036     0.036    fsm7/clk
    SLICE_X22Y73         FDRE                                         r  fsm7/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y73         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  fsm7/out_reg[1]/Q
                         net (fo=9, routed)           0.353     0.488    fsm7/fsm7_out[1]
    SLICE_X22Y73         LUT5 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.080     0.568 r  fsm7/A_int0_0_write_data[31]_INST_0_i_23/O
                         net (fo=27, routed)          0.232     0.800    fsm6/out_reg[0]_13
    SLICE_X23Y75         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     0.916 r  fsm6/A_int0_0_write_en_INST_0_i_2/O
                         net (fo=54, routed)          0.511     1.427    sqrt0/i_reg[0]_0
    SLICE_X22Y67         LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.148     1.575 f  sqrt0/out[15]_i_6/O
                         net (fo=2, routed)           0.216     1.791    sqrt0/out[15]_i_6_n_0
    SLICE_X22Y67         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.062     1.853 r  sqrt0/out[15]_i_1/O
                         net (fo=17, routed)          1.062     2.915    sqrt0/out[15]_i_1_n_0
    SLICE_X31Y75         FDRE                                         r  sqrt0/out_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=869, unset)          0.026     7.026    sqrt0/clk
    SLICE_X31Y75         FDRE                                         r  sqrt0/out_reg[10]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X31Y75         FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.043     6.948    sqrt0/out_reg[10]
  -------------------------------------------------------------------
                         required time                          6.948    
                         arrival time                          -2.915    
  -------------------------------------------------------------------
                         slack                                  4.033    

Slack (MET) :             4.033ns  (required time - arrival time)
  Source:                 fsm7/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sqrt0/out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.878ns  (logic 0.505ns (17.547%)  route 2.373ns (82.453%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.036     0.036    fsm7/clk
    SLICE_X22Y73         FDRE                                         r  fsm7/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y73         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  fsm7/out_reg[1]/Q
                         net (fo=9, routed)           0.353     0.488    fsm7/fsm7_out[1]
    SLICE_X22Y73         LUT5 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.080     0.568 r  fsm7/A_int0_0_write_data[31]_INST_0_i_23/O
                         net (fo=27, routed)          0.232     0.800    fsm6/out_reg[0]_13
    SLICE_X23Y75         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     0.916 r  fsm6/A_int0_0_write_en_INST_0_i_2/O
                         net (fo=54, routed)          0.511     1.427    sqrt0/i_reg[0]_0
    SLICE_X22Y67         LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.148     1.575 f  sqrt0/out[15]_i_6/O
                         net (fo=2, routed)           0.216     1.791    sqrt0/out[15]_i_6_n_0
    SLICE_X22Y67         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.062     1.853 r  sqrt0/out[15]_i_1/O
                         net (fo=17, routed)          1.061     2.914    sqrt0/out[15]_i_1_n_0
    SLICE_X31Y75         FDRE                                         r  sqrt0/out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=869, unset)          0.026     7.026    sqrt0/clk
    SLICE_X31Y75         FDRE                                         r  sqrt0/out_reg[1]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X31Y75         FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.044     6.947    sqrt0/out_reg[1]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -2.914    
  -------------------------------------------------------------------
                         slack                                  4.033    

Slack (MET) :             4.033ns  (required time - arrival time)
  Source:                 fsm7/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sqrt0/out_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.879ns  (logic 0.505ns (17.541%)  route 2.374ns (82.459%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.036     0.036    fsm7/clk
    SLICE_X22Y73         FDRE                                         r  fsm7/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y73         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  fsm7/out_reg[1]/Q
                         net (fo=9, routed)           0.353     0.488    fsm7/fsm7_out[1]
    SLICE_X22Y73         LUT5 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.080     0.568 r  fsm7/A_int0_0_write_data[31]_INST_0_i_23/O
                         net (fo=27, routed)          0.232     0.800    fsm6/out_reg[0]_13
    SLICE_X23Y75         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     0.916 r  fsm6/A_int0_0_write_en_INST_0_i_2/O
                         net (fo=54, routed)          0.511     1.427    sqrt0/i_reg[0]_0
    SLICE_X22Y67         LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.148     1.575 f  sqrt0/out[15]_i_6/O
                         net (fo=2, routed)           0.216     1.791    sqrt0/out[15]_i_6_n_0
    SLICE_X22Y67         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.062     1.853 r  sqrt0/out[15]_i_1/O
                         net (fo=17, routed)          1.062     2.915    sqrt0/out[15]_i_1_n_0
    SLICE_X31Y75         FDRE                                         r  sqrt0/out_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=869, unset)          0.026     7.026    sqrt0/clk
    SLICE_X31Y75         FDRE                                         r  sqrt0/out_reg[8]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X31Y75         FDRE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.043     6.948    sqrt0/out_reg[8]
  -------------------------------------------------------------------
                         required time                          6.948    
                         arrival time                          -2.915    
  -------------------------------------------------------------------
                         slack                                  4.033    

Slack (MET) :             4.033ns  (required time - arrival time)
  Source:                 fsm7/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sqrt0/out_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.878ns  (logic 0.505ns (17.547%)  route 2.373ns (82.453%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.036     0.036    fsm7/clk
    SLICE_X22Y73         FDRE                                         r  fsm7/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y73         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  fsm7/out_reg[1]/Q
                         net (fo=9, routed)           0.353     0.488    fsm7/fsm7_out[1]
    SLICE_X22Y73         LUT5 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.080     0.568 r  fsm7/A_int0_0_write_data[31]_INST_0_i_23/O
                         net (fo=27, routed)          0.232     0.800    fsm6/out_reg[0]_13
    SLICE_X23Y75         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     0.916 r  fsm6/A_int0_0_write_en_INST_0_i_2/O
                         net (fo=54, routed)          0.511     1.427    sqrt0/i_reg[0]_0
    SLICE_X22Y67         LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.148     1.575 f  sqrt0/out[15]_i_6/O
                         net (fo=2, routed)           0.216     1.791    sqrt0/out[15]_i_6_n_0
    SLICE_X22Y67         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.062     1.853 r  sqrt0/out[15]_i_1/O
                         net (fo=17, routed)          1.061     2.914    sqrt0/out[15]_i_1_n_0
    SLICE_X31Y75         FDRE                                         r  sqrt0/out_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=869, unset)          0.026     7.026    sqrt0/clk
    SLICE_X31Y75         FDRE                                         r  sqrt0/out_reg[9]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X31Y75         FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.044     6.947    sqrt0/out_reg[9]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -2.914    
  -------------------------------------------------------------------
                         slack                                  4.033    

Slack (MET) :             4.038ns  (required time - arrival time)
  Source:                 fsm7/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/A[14]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.634ns  (logic 0.564ns (21.412%)  route 2.070ns (78.588%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.036     0.036    fsm7/clk
    SLICE_X22Y73         FDRE                                         r  fsm7/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y73         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm7/out_reg[1]/Q
                         net (fo=9, routed)           0.353     0.488    fsm7/fsm7_out[1]
    SLICE_X22Y73         LUT5 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.080     0.568 f  fsm7/A_int0_0_write_data[31]_INST_0_i_23/O
                         net (fo=27, routed)          0.261     0.829    fsm6/out_reg[0]_13
    SLICE_X21Y76         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.039     0.868 f  fsm6/A_int0_0_addr0[3]_INST_0_i_8/O
                         net (fo=35, routed)          0.199     1.067    fsm1/out_reg[1]_3
    SLICE_X23Y77         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     1.183 r  fsm1/done_buf[0]_i_2/O
                         net (fo=4, routed)           0.055     1.238    fsm0/done_buf_reg[0]
    SLICE_X23Y77         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     1.354 r  fsm0/done_buf[0]_i_1/O
                         net (fo=118, routed)         0.918     2.272    fsm0/mult_pipe0_go
    SLICE_X28Y85         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.114     2.386 r  fsm0/out_tmp0_i_3/O
                         net (fo=1, routed)           0.284     2.670    mult_pipe0/out_tmp0/A[14]
    DSP48E2_X2Y33        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=869, unset)          0.044     7.044    mult_pipe0/out_tmp0/CLK
    DSP48E2_X2Y33        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X2Y33        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[14])
                                                     -0.301     6.708    mult_pipe0/out_tmp0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.708    
                         arrival time                          -2.670    
  -------------------------------------------------------------------
                         slack                                  4.038    

Slack (MET) :             4.043ns  (required time - arrival time)
  Source:                 fsm7/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp_reg__0/DSP_A_B_DATA_INST/B[5]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 0.629ns (23.907%)  route 2.002ns (76.093%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.036     0.036    fsm7/clk
    SLICE_X22Y73         FDRE                                         r  fsm7/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y73         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm7/out_reg[1]/Q
                         net (fo=9, routed)           0.353     0.488    fsm7/fsm7_out[1]
    SLICE_X22Y73         LUT5 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.080     0.568 f  fsm7/A_int0_0_write_data[31]_INST_0_i_23/O
                         net (fo=27, routed)          0.261     0.829    fsm6/out_reg[0]_13
    SLICE_X21Y76         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.039     0.868 f  fsm6/A_int0_0_addr0[3]_INST_0_i_8/O
                         net (fo=35, routed)          0.199     1.067    fsm1/out_reg[1]_3
    SLICE_X23Y77         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     1.183 r  fsm1/done_buf[0]_i_2/O
                         net (fo=4, routed)           0.055     1.238    fsm0/done_buf_reg[0]
    SLICE_X23Y77         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     1.354 r  fsm0/done_buf[0]_i_1/O
                         net (fo=118, routed)         0.939     2.293    fsm0/mult_pipe0_go
    SLICE_X28Y85         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     2.472 r  fsm0/out_tmp_reg__0_i_10/O
                         net (fo=1, routed)           0.195     2.667    mult_pipe0/out_tmp_reg__0/B[5]
    DSP48E2_X2Y34        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg__0/DSP_A_B_DATA_INST/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=869, unset)          0.044     7.044    mult_pipe0/out_tmp_reg__0/CLK
    DSP48E2_X2Y34        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X2Y34        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[5])
                                                     -0.299     6.710    mult_pipe0/out_tmp_reg__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.710    
                         arrival time                          -2.667    
  -------------------------------------------------------------------
                         slack                                  4.043    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe0/out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read1_0/out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.013     0.013    div_pipe0/clk
    SLICE_X29Y79         FDRE                                         r  div_pipe0/out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  div_pipe0/out_reg[20]/Q
                         net (fo=1, routed)           0.056     0.108    bin_read1_0/div_pipe0_out[20]
    SLICE_X30Y79         FDRE                                         r  bin_read1_0/out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.019     0.019    bin_read1_0/clk
    SLICE_X30Y79         FDRE                                         r  bin_read1_0/out_reg[20]/C
                         clock pessimism              0.000     0.019    
    SLICE_X30Y79         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read1_0/out_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X27Y77         FDRE                                         r  div_pipe0/quotient_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y77         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[14]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe0/quotient[14]
    SLICE_X27Y77         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.091 r  div_pipe0/quotient[14]_i_1/O
                         net (fo=1, routed)           0.015     0.106    div_pipe0/quotient[14]_i_1_n_0
    SLICE_X27Y77         FDRE                                         r  div_pipe0/quotient_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X27Y77         FDRE                                         r  div_pipe0/quotient_reg[14]/C
                         clock pessimism              0.000     0.018    
    SLICE_X27Y77         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X27Y78         FDRE                                         r  div_pipe0/quotient_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y78         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[3]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe0/quotient[3]
    SLICE_X27Y78         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.091 r  div_pipe0/quotient[3]_i_1/O
                         net (fo=1, routed)           0.015     0.106    div_pipe0/quotient[3]_i_1_n_0
    SLICE_X27Y78         FDRE                                         r  div_pipe0/quotient_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X27Y78         FDRE                                         r  div_pipe0/quotient_reg[3]/C
                         clock pessimism              0.000     0.018    
    SLICE_X27Y78         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read1_0/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.040ns (41.237%)  route 0.057ns (58.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.013     0.013    div_pipe0/clk
    SLICE_X29Y79         FDRE                                         r  div_pipe0/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     0.053 r  div_pipe0/out_reg[6]/Q
                         net (fo=1, routed)           0.057     0.110    bin_read1_0/div_pipe0_out[6]
    SLICE_X30Y79         FDRE                                         r  bin_read1_0/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.019     0.019    bin_read1_0/clk
    SLICE_X30Y79         FDRE                                         r  bin_read1_0/out_reg[6]/C
                         clock pessimism              0.000     0.019    
    SLICE_X30Y79         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read1_0/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X27Y77         FDRE                                         r  div_pipe0/quotient_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y77         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[12]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[12]
    SLICE_X27Y77         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.092 r  div_pipe0/quotient[12]_i_1/O
                         net (fo=1, routed)           0.016     0.108    div_pipe0/quotient[12]_i_1_n_0
    SLICE_X27Y77         FDRE                                         r  div_pipe0/quotient_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X27Y77         FDRE                                         r  div_pipe0/quotient_reg[12]/C
                         clock pessimism              0.000     0.018    
    SLICE_X27Y77         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X25Y78         FDRE                                         r  div_pipe0/quotient_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y78         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[16]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[16]
    SLICE_X25Y78         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.092 r  div_pipe0/quotient[16]_i_1/O
                         net (fo=1, routed)           0.016     0.108    div_pipe0/quotient[16]_i_1_n_0
    SLICE_X25Y78         FDRE                                         r  div_pipe0/quotient_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X25Y78         FDRE                                         r  div_pipe0/quotient_reg[16]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y78         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X25Y78         FDRE                                         r  div_pipe0/quotient_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y78         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[18]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[18]
    SLICE_X25Y78         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.093 r  div_pipe0/quotient[18]_i_1/O
                         net (fo=1, routed)           0.015     0.108    div_pipe0/quotient[18]_i_1_n_0
    SLICE_X25Y78         FDRE                                         r  div_pipe0/quotient_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X25Y78         FDRE                                         r  div_pipe0/quotient_reg[18]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y78         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mult_pipe0/out_tmp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.013     0.013    mult_pipe0/clk
    SLICE_X29Y81         FDRE                                         r  mult_pipe0/out_tmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y81         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe0/out_tmp_reg[13]/Q
                         net (fo=1, routed)           0.058     0.110    mult_pipe0/p_1_in[13]
    SLICE_X30Y81         FDRE                                         r  mult_pipe0/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.019     0.019    mult_pipe0/clk
    SLICE_X30Y81         FDRE                                         r  mult_pipe0/out_reg[13]/C
                         clock pessimism              0.000     0.019    
    SLICE_X30Y81         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    mult_pipe0/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_msk_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_msk_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.013     0.013    div_pipe0/clk
    SLICE_X26Y78         FDRE                                         r  div_pipe0/quotient_msk_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y78         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.052 r  div_pipe0/quotient_msk_reg[22]/Q
                         net (fo=3, routed)           0.059     0.111    div_pipe0/quotient_msk[22]
    SLICE_X27Y78         FDRE                                         r  div_pipe0/quotient_msk_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X27Y78         FDRE                                         r  div_pipe0/quotient_msk_reg[21]/C
                         clock pessimism              0.000     0.018    
    SLICE_X27Y78         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    div_pipe0/quotient_msk_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X27Y80         FDRE                                         r  div_pipe0/quotient_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y80         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[1]/Q
                         net (fo=2, routed)           0.061     0.112    div_pipe0/quotient[1]
    SLICE_X27Y79         FDRE                                         r  div_pipe0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.019     0.019    div_pipe0/clk
    SLICE_X27Y79         FDRE                                         r  div_pipe0/out_reg[1]/C
                         clock pessimism              0.000     0.019    
    SLICE_X27Y79         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    div_pipe0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y32  mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y34  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y31  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y30  mult_pipe1/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X24Y78   div_pipe0/running_reg/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X22Y77   done_reg0/out_reg[0]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X24Y76   done_reg1/out_reg[0]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X23Y75   done_reg2/out_reg[0]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X24Y74   done_reg3/out_reg[0]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X22Y72   done_reg4/out_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y78   div_pipe0/running_reg/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y77   done_reg0/out_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y76   done_reg1/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y75   done_reg2/out_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y74   done_reg3/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y72   done_reg4/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y76   fsm0/out_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y76   fsm0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y76   fsm0/out_reg[1]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y76   fsm0/out_reg[1]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y78   div_pipe0/running_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y78   div_pipe0/running_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y77   done_reg0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y77   done_reg0/out_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y76   done_reg1/out_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y76   done_reg1/out_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y75   done_reg2/out_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y75   done_reg2/out_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y74   done_reg3/out_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y74   done_reg3/out_reg[0]/C



