INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jackf/School/Engineering/ECE3610/ECE3610_lab1/receiver.srcs/sources_1/new/receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receiver'
ERROR: [VRFC 10-4982] syntax error near '=' [C:/Users/jackf/School/Engineering/ECE3610/ECE3610_lab1/receiver.srcs/sources_1/new/receiver.vhd:57]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/jackf/School/Engineering/ECE3610/ECE3610_lab1/receiver.srcs/sources_1/new/receiver.vhd:14]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/jackf/School/Engineering/ECE3610/ECE3610_lab1/receiver.srcs/sources_1/new/receiver.vhd' ignored due to errors
