// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.2
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module obj_detector_maxpool (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        inp_address0,
        inp_ce0,
        inp_q0,
        inp_address1,
        inp_ce1,
        inp_q1,
        tmp_24,
        out_0_address0,
        out_0_ce0,
        out_0_we0,
        out_0_d0,
        out_1_address0,
        out_1_ce0,
        out_1_we0,
        out_1_d0,
        out_2_address0,
        out_2_ce0,
        out_2_we0,
        out_2_d0,
        out_3_address0,
        out_3_ce0,
        out_3_we0,
        out_3_d0,
        out_4_address0,
        out_4_ce0,
        out_4_we0,
        out_4_d0,
        out_5_address0,
        out_5_ce0,
        out_5_we0,
        out_5_d0,
        out_6_address0,
        out_6_ce0,
        out_6_we0,
        out_6_d0,
        out_7_address0,
        out_7_ce0,
        out_7_we0,
        out_7_d0,
        out_8_address0,
        out_8_ce0,
        out_8_we0,
        out_8_d0,
        out_9_address0,
        out_9_ce0,
        out_9_we0,
        out_9_d0,
        out_10_address0,
        out_10_ce0,
        out_10_we0,
        out_10_d0,
        out_11_address0,
        out_11_ce0,
        out_11_we0,
        out_11_d0,
        tmp_241
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 26'b1;
parameter    ap_ST_pp0_stg0_fsm_1 = 26'b10;
parameter    ap_ST_pp0_stg1_fsm_2 = 26'b100;
parameter    ap_ST_pp0_stg2_fsm_3 = 26'b1000;
parameter    ap_ST_pp0_stg3_fsm_4 = 26'b10000;
parameter    ap_ST_pp0_stg4_fsm_5 = 26'b100000;
parameter    ap_ST_pp0_stg5_fsm_6 = 26'b1000000;
parameter    ap_ST_pp0_stg6_fsm_7 = 26'b10000000;
parameter    ap_ST_pp0_stg7_fsm_8 = 26'b100000000;
parameter    ap_ST_pp0_stg8_fsm_9 = 26'b1000000000;
parameter    ap_ST_pp0_stg9_fsm_10 = 26'b10000000000;
parameter    ap_ST_pp0_stg10_fsm_11 = 26'b100000000000;
parameter    ap_ST_pp0_stg11_fsm_12 = 26'b1000000000000;
parameter    ap_ST_pp0_stg12_fsm_13 = 26'b10000000000000;
parameter    ap_ST_pp0_stg13_fsm_14 = 26'b100000000000000;
parameter    ap_ST_pp0_stg14_fsm_15 = 26'b1000000000000000;
parameter    ap_ST_pp0_stg15_fsm_16 = 26'b10000000000000000;
parameter    ap_ST_pp0_stg16_fsm_17 = 26'b100000000000000000;
parameter    ap_ST_pp0_stg17_fsm_18 = 26'b1000000000000000000;
parameter    ap_ST_pp0_stg18_fsm_19 = 26'b10000000000000000000;
parameter    ap_ST_pp0_stg19_fsm_20 = 26'b100000000000000000000;
parameter    ap_ST_pp0_stg20_fsm_21 = 26'b1000000000000000000000;
parameter    ap_ST_pp0_stg21_fsm_22 = 26'b10000000000000000000000;
parameter    ap_ST_pp0_stg22_fsm_23 = 26'b100000000000000000000000;
parameter    ap_ST_pp0_stg23_fsm_24 = 26'b1000000000000000000000000;
parameter    ap_ST_st37_fsm_25 = 26'b10000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv32_16 = 32'b10110;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv4_C = 4'b1100;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv32_19 = 32'b11001;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] inp_address0;
output   inp_ce0;
input  [31:0] inp_q0;
output  [11:0] inp_address1;
output   inp_ce1;
input  [31:0] inp_q1;
input  [2:0] tmp_24;
output  [6:0] out_0_address0;
output   out_0_ce0;
output   out_0_we0;
output  [31:0] out_0_d0;
output  [6:0] out_1_address0;
output   out_1_ce0;
output   out_1_we0;
output  [31:0] out_1_d0;
output  [6:0] out_2_address0;
output   out_2_ce0;
output   out_2_we0;
output  [31:0] out_2_d0;
output  [6:0] out_3_address0;
output   out_3_ce0;
output   out_3_we0;
output  [31:0] out_3_d0;
output  [6:0] out_4_address0;
output   out_4_ce0;
output   out_4_we0;
output  [31:0] out_4_d0;
output  [6:0] out_5_address0;
output   out_5_ce0;
output   out_5_we0;
output  [31:0] out_5_d0;
output  [6:0] out_6_address0;
output   out_6_ce0;
output   out_6_we0;
output  [31:0] out_6_d0;
output  [6:0] out_7_address0;
output   out_7_ce0;
output   out_7_we0;
output  [31:0] out_7_d0;
output  [6:0] out_8_address0;
output   out_8_ce0;
output   out_8_we0;
output  [31:0] out_8_d0;
output  [6:0] out_9_address0;
output   out_9_ce0;
output   out_9_we0;
output  [31:0] out_9_d0;
output  [6:0] out_10_address0;
output   out_10_ce0;
output   out_10_we0;
output  [31:0] out_10_d0;
output  [6:0] out_11_address0;
output   out_11_ce0;
output   out_11_we0;
output  [31:0] out_11_d0;
input  [2:0] tmp_241;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[11:0] inp_address0;
reg inp_ce0;
reg[11:0] inp_address1;
reg inp_ce1;
reg out_0_ce0;
reg out_0_we0;
reg out_1_ce0;
reg out_1_we0;
reg out_2_ce0;
reg out_2_we0;
reg out_3_ce0;
reg out_3_we0;
reg out_4_ce0;
reg out_4_we0;
reg out_5_ce0;
reg out_5_we0;
reg out_6_ce0;
reg out_6_we0;
reg out_7_ce0;
reg out_7_we0;
reg out_8_ce0;
reg out_8_we0;
reg out_9_ce0;
reg out_9_we0;
reg out_10_ce0;
reg out_10_we0;
reg out_11_ce0;
reg out_11_we0;
(* fsm_encoding = "none" *) reg   [25:0] ap_CS_fsm = 26'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_44;
reg   [3:0] i_reg_677;
wire   [63:0] grp_fu_706_p1;
reg   [63:0] reg_719;
reg    ap_sig_cseq_ST_pp0_stg1_fsm_2;
reg    ap_sig_bdd_153;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg   [0:0] exitcond1_reg_1459;
reg    ap_sig_cseq_ST_pp0_stg2_fsm_3;
reg    ap_sig_bdd_168;
reg    ap_sig_cseq_ST_pp0_stg3_fsm_4;
reg    ap_sig_bdd_177;
reg    ap_sig_cseq_ST_pp0_stg4_fsm_5;
reg    ap_sig_bdd_186;
reg    ap_sig_cseq_ST_pp0_stg5_fsm_6;
reg    ap_sig_bdd_195;
reg    ap_sig_cseq_ST_pp0_stg6_fsm_7;
reg    ap_sig_bdd_204;
reg    ap_sig_cseq_ST_pp0_stg8_fsm_9;
reg    ap_sig_bdd_213;
reg    ap_sig_cseq_ST_pp0_stg10_fsm_11;
reg    ap_sig_bdd_222;
reg    ap_sig_cseq_ST_pp0_stg12_fsm_13;
reg    ap_sig_bdd_231;
reg    ap_sig_cseq_ST_pp0_stg14_fsm_15;
reg    ap_sig_bdd_240;
reg    ap_sig_cseq_ST_pp0_stg16_fsm_17;
reg    ap_sig_bdd_249;
reg    ap_sig_cseq_ST_pp0_stg18_fsm_19;
reg    ap_sig_bdd_258;
reg    ap_sig_cseq_ST_pp0_stg20_fsm_21;
reg    ap_sig_bdd_267;
reg    ap_sig_cseq_ST_pp0_stg22_fsm_23;
reg    ap_sig_bdd_276;
wire   [63:0] grp_fu_710_p1;
reg   [63:0] reg_724;
reg    ap_sig_cseq_ST_pp0_stg7_fsm_8;
reg    ap_sig_bdd_287;
reg    ap_sig_cseq_ST_pp0_stg9_fsm_10;
reg    ap_sig_bdd_297;
reg    ap_sig_cseq_ST_pp0_stg11_fsm_12;
reg    ap_sig_bdd_307;
reg    ap_sig_cseq_ST_pp0_stg13_fsm_14;
reg    ap_sig_bdd_317;
reg    ap_sig_cseq_ST_pp0_stg15_fsm_16;
reg    ap_sig_bdd_327;
reg    ap_sig_cseq_ST_pp0_stg17_fsm_18;
reg    ap_sig_bdd_337;
reg    ap_sig_cseq_ST_pp0_stg19_fsm_20;
reg    ap_sig_bdd_347;
reg    ap_sig_cseq_ST_pp0_stg21_fsm_22;
reg    ap_sig_bdd_357;
reg    ap_sig_cseq_ST_pp0_stg23_fsm_24;
reg    ap_sig_bdd_367;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_1;
reg    ap_sig_bdd_376;
wire   [63:0] grp_obj_detector_fmax_fu_688_ap_return;
reg   [63:0] reg_731;
reg   [0:0] ap_reg_ppstg_exitcond1_reg_1459_pp0_it1;
wire   [31:0] grp_fu_700_p1;
reg   [31:0] reg_736;
wire   [63:0] grp_fu_715_p1;
reg   [63:0] reg_750;
reg   [63:0] reg_757;
wire   [63:0] grp_obj_detector_fmax_fu_694_ap_return;
reg   [63:0] reg_763;
wire   [31:0] grp_fu_703_p1;
reg   [31:0] reg_768;
reg   [31:0] reg_777;
reg   [63:0] reg_783;
wire  signed [9:0] p_addr_cast_fu_818_p1;
reg  signed [9:0] p_addr_cast_reg_1448;
wire  signed [8:0] p_addr12_cast_fu_852_p1;
reg  signed [8:0] p_addr12_cast_reg_1454;
wire   [0:0] exitcond1_fu_856_p2;
wire   [3:0] i_6_fu_862_p2;
reg   [3:0] i_6_reg_1463;
wire  signed [31:0] p_addr15_fu_915_p2;
reg  signed [31:0] p_addr15_reg_1468;
wire  signed [9:0] p_addr17_fu_941_p2;
reg  signed [9:0] p_addr17_reg_1504;
wire  signed [8:0] p_addr21_fu_950_p2;
reg  signed [8:0] p_addr21_reg_1510;
wire  signed [31:0] p_addr18_fu_977_p2;
reg  signed [31:0] p_addr18_reg_1515;
wire   [63:0] tmp_36_fu_1242_p1;
reg   [63:0] tmp_36_reg_1671;
reg   [63:0] grp_obj_detector_fmax_fu_688_x;
reg   [63:0] grp_obj_detector_fmax_fu_688_y;
reg   [63:0] grp_obj_detector_fmax_fu_694_x;
reg   [63:0] grp_obj_detector_fmax_fu_694_y;
reg   [3:0] i_phi_fu_681_p4;
wire   [63:0] tmp_22_fu_921_p1;
wire   [63:0] tmp_23_fu_932_p1;
wire   [63:0] tmp_27_fu_983_p1;
wire   [63:0] tmp_29_fu_994_p1;
wire   [63:0] tmp_37_fu_1004_p1;
wire   [63:0] tmp_38_fu_1014_p1;
wire   [63:0] tmp_39_fu_1024_p1;
wire   [63:0] tmp_40_fu_1034_p1;
wire   [63:0] tmp_41_fu_1044_p1;
wire   [63:0] tmp_42_fu_1054_p1;
wire   [63:0] tmp_43_fu_1064_p1;
wire   [63:0] tmp_44_fu_1074_p1;
wire   [63:0] tmp_45_fu_1084_p1;
wire   [63:0] tmp_46_fu_1094_p1;
wire   [63:0] tmp_47_fu_1104_p1;
wire   [63:0] tmp_48_fu_1114_p1;
wire   [63:0] tmp_49_fu_1124_p1;
wire   [63:0] tmp_50_fu_1134_p1;
wire   [63:0] tmp_51_fu_1144_p1;
wire   [63:0] tmp_52_fu_1154_p1;
wire   [63:0] tmp_53_fu_1164_p1;
wire   [63:0] tmp_54_fu_1174_p1;
wire   [63:0] tmp_55_fu_1184_p1;
wire   [63:0] tmp_56_fu_1194_p1;
wire   [63:0] tmp_57_fu_1204_p1;
wire   [63:0] tmp_58_fu_1214_p1;
wire   [63:0] tmp_59_fu_1224_p1;
wire   [63:0] tmp_60_fu_1234_p1;
wire   [63:0] tmp_61_fu_1253_p1;
wire   [63:0] tmp_62_fu_1263_p1;
wire   [63:0] tmp_63_fu_1273_p1;
wire   [63:0] tmp_64_fu_1283_p1;
wire   [63:0] tmp_65_fu_1293_p1;
wire   [63:0] tmp_66_fu_1303_p1;
wire   [63:0] tmp_67_fu_1313_p1;
wire   [63:0] tmp_68_fu_1323_p1;
wire   [63:0] tmp_69_fu_1333_p1;
wire   [63:0] tmp_70_fu_1343_p1;
wire   [63:0] tmp_71_fu_1353_p1;
wire   [63:0] tmp_72_fu_1363_p1;
wire   [63:0] tmp_73_fu_1373_p1;
wire   [63:0] tmp_74_fu_1383_p1;
wire   [63:0] tmp_75_fu_1393_p1;
wire   [63:0] tmp_76_fu_1403_p1;
wire   [63:0] tmp_77_fu_1413_p1;
wire   [63:0] tmp_78_fu_1423_p1;
wire   [63:0] tmp_79_fu_1433_p1;
wire   [63:0] tmp_80_fu_1443_p1;
wire   [63:0] grp_fu_700_p0;
wire   [63:0] grp_fu_703_p0;
reg   [31:0] grp_fu_706_p0;
reg   [31:0] grp_fu_710_p0;
reg   [31:0] grp_fu_715_p0;
wire   [7:0] tmp_16_fu_788_p3;
wire   [5:0] tmp_17_fu_800_p3;
wire   [8:0] p_shl2_cast_fu_796_p1;
wire   [8:0] p_shl3_cast_fu_808_p1;
wire   [8:0] p_addr_fu_812_p2;
wire   [6:0] tmp_18_fu_822_p3;
wire   [4:0] tmp_19_fu_834_p3;
wire   [7:0] p_shl_cast_fu_830_p1;
wire   [7:0] p_shl4_cast_fu_842_p1;
wire   [7:0] p_addr12_fu_846_p2;
wire   [4:0] tmp_fu_868_p3;
wire   [9:0] tmp_trn_cast_fu_882_p1;
wire  signed [9:0] p_addr13_fu_886_p2;
wire   [14:0] tmp_20_fu_891_p3;
wire   [12:0] tmp_21_fu_903_p3;
wire  signed [31:0] p_shl5_fu_899_p1;
wire  signed [31:0] p_shl6_fu_911_p1;
wire   [31:0] p_addr16_fu_926_p2;
wire   [4:0] tmp_12_fu_876_p2;
wire   [9:0] tmp_27_trn_cast_fu_937_p1;
wire   [8:0] tmp_28_trn_cast_fu_946_p1;
wire   [14:0] tmp_25_fu_955_p3;
wire   [12:0] tmp_26_fu_966_p3;
wire  signed [31:0] p_shl7_fu_962_p1;
wire  signed [31:0] p_shl8_fu_973_p1;
wire   [31:0] p_addr19_fu_988_p2;
wire   [31:0] p_addr22_fu_999_p2;
wire   [31:0] p_addr23_fu_1009_p2;
wire   [31:0] p_addr24_fu_1019_p2;
wire   [31:0] p_addr25_fu_1029_p2;
wire   [31:0] p_addr27_fu_1039_p2;
wire   [31:0] p_addr28_fu_1049_p2;
wire   [31:0] p_addr29_fu_1059_p2;
wire   [31:0] p_addr30_fu_1069_p2;
wire   [31:0] p_addr31_fu_1079_p2;
wire   [31:0] p_addr33_fu_1089_p2;
wire   [31:0] p_addr34_fu_1099_p2;
wire   [31:0] p_addr35_fu_1109_p2;
wire   [31:0] p_addr36_fu_1119_p2;
wire   [31:0] p_addr37_fu_1129_p2;
wire  signed [31:0] p_addr39_fu_1139_p2;
wire  signed [31:0] p_addr40_fu_1149_p2;
wire   [31:0] p_addr41_fu_1159_p2;
wire   [31:0] p_addr42_fu_1169_p2;
wire  signed [31:0] p_addr43_fu_1179_p2;
wire  signed [31:0] p_addr45_fu_1189_p2;
wire   [31:0] p_addr46_fu_1199_p2;
wire   [31:0] p_addr47_fu_1209_p2;
wire  signed [31:0] p_addr48_fu_1219_p2;
wire  signed [31:0] p_addr49_fu_1229_p2;
wire  signed [31:0] p_addr21_cast_fu_1239_p1;
wire   [31:0] p_addr51_fu_1248_p2;
wire   [31:0] p_addr52_fu_1258_p2;
wire  signed [31:0] p_addr53_fu_1268_p2;
wire  signed [31:0] p_addr54_fu_1278_p2;
wire  signed [31:0] p_addr55_fu_1288_p2;
wire  signed [31:0] p_addr57_fu_1298_p2;
wire  signed [31:0] p_addr58_fu_1308_p2;
wire  signed [31:0] p_addr59_fu_1318_p2;
wire  signed [31:0] p_addr60_fu_1328_p2;
wire  signed [31:0] p_addr61_fu_1338_p2;
wire  signed [31:0] p_addr56_fu_1348_p2;
wire  signed [31:0] p_addr50_fu_1358_p2;
wire  signed [31:0] p_addr44_fu_1368_p2;
wire  signed [31:0] p_addr38_fu_1378_p2;
wire  signed [31:0] p_addr32_fu_1388_p2;
wire  signed [31:0] p_addr26_fu_1398_p2;
wire  signed [31:0] p_addr20_fu_1408_p2;
wire  signed [31:0] p_addr14_fu_1418_p2;
wire  signed [31:0] p_addr9_fu_1428_p2;
wire  signed [31:0] p_addr3_fu_1438_p2;
reg    ap_sig_cseq_ST_st37_fsm_25;
reg    ap_sig_bdd_1314;
reg   [25:0] ap_NS_fsm;


obj_detector_fmax grp_obj_detector_fmax_fu_688(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .x( grp_obj_detector_fmax_fu_688_x ),
    .y( grp_obj_detector_fmax_fu_688_y ),
    .ap_return( grp_obj_detector_fmax_fu_688_ap_return )
);

obj_detector_fmax grp_obj_detector_fmax_fu_694(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .x( grp_obj_detector_fmax_fu_694_x ),
    .y( grp_obj_detector_fmax_fu_694_y ),
    .ap_return( grp_obj_detector_fmax_fu_694_ap_return )
);

obj_detector_fptrunc_64ns_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .dout_WIDTH( 32 ))
obj_detector_fptrunc_64ns_32_1_U31(
    .din0( grp_fu_700_p0 ),
    .dout( grp_fu_700_p1 )
);

obj_detector_fptrunc_64ns_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .dout_WIDTH( 32 ))
obj_detector_fptrunc_64ns_32_1_U32(
    .din0( grp_fu_703_p0 ),
    .dout( grp_fu_703_p1 )
);

obj_detector_fpext_32ns_64_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
obj_detector_fpext_32ns_64_1_U33(
    .din0( grp_fu_706_p0 ),
    .dout( grp_fu_706_p1 )
);

obj_detector_fpext_32ns_64_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
obj_detector_fpext_32ns_64_1_U34(
    .din0( grp_fu_710_p0 ),
    .dout( grp_fu_710_p1 )
);

obj_detector_fpext_32ns_64_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
obj_detector_fpext_32ns_64_1_U35(
    .din0( grp_fu_715_p0 ),
    .dout( grp_fu_715_p1 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(ap_const_lv1_0 == exitcond1_fu_856_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg23_fsm_24))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg23_fsm_24) & ~(exitcond1_reg_1459 == ap_const_lv1_0)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1))) begin
        i_reg_677 <= i_6_reg_1463;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        i_reg_677 <= ap_const_lv4_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)) begin
        ap_reg_ppstg_exitcond1_reg_1459_pp0_it1 <= exitcond1_reg_1459;
        exitcond1_reg_1459 <= exitcond1_fu_856_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1))) begin
        i_6_reg_1463 <= i_6_fu_862_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        p_addr12_cast_reg_1454[8 : 2] <= p_addr12_cast_fu_852_p1[8 : 2];
        p_addr_cast_reg_1448[9 : 3] <= p_addr_cast_fu_818_p1[9 : 3];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_lv1_0 == exitcond1_fu_856_p2))) begin
        p_addr15_reg_1468[31 : 4] <= p_addr15_fu_915_p2[31 : 4];
        p_addr17_reg_1504[9 : 1] <= p_addr17_fu_941_p2[9 : 1];
        p_addr21_reg_1510 <= p_addr21_fu_950_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (exitcond1_reg_1459 == ap_const_lv1_0))) begin
        p_addr18_reg_1515[31 : 4] <= p_addr18_fu_977_p2[31 : 4];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (exitcond1_reg_1459 == ap_const_lv1_0)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg4_fsm_5)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg5_fsm_6)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg6_fsm_7)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg8_fsm_9)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg10_fsm_11)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg12_fsm_13)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg14_fsm_15)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg16_fsm_17)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg18_fsm_19)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg20_fsm_21)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg22_fsm_23)))) begin
        reg_719 <= grp_fu_706_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (exitcond1_reg_1459 == ap_const_lv1_0)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg4_fsm_5)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg5_fsm_6)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg6_fsm_7)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg8_fsm_9)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg10_fsm_11)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg12_fsm_13)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg14_fsm_15)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg16_fsm_17)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg18_fsm_19)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg20_fsm_21)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg22_fsm_23)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg7_fsm_8)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg9_fsm_10)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg11_fsm_12)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg13_fsm_14)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg15_fsm_16)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg17_fsm_18)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg19_fsm_20)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg21_fsm_22)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg23_fsm_24)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)))) begin
        reg_724 <= grp_fu_710_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg4_fsm_5)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg5_fsm_6)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg6_fsm_7)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg8_fsm_9)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg10_fsm_11)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg12_fsm_13)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg14_fsm_15)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg16_fsm_17)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg18_fsm_19)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg20_fsm_21)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg22_fsm_23)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg7_fsm_8)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg9_fsm_10)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg11_fsm_12)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg13_fsm_14)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg15_fsm_16)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg17_fsm_18)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg19_fsm_20)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg21_fsm_22)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg23_fsm_24)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_1459_pp0_it1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_1459_pp0_it1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_1459_pp0_it1)))) begin
        reg_731 <= grp_obj_detector_fmax_fu_688_ap_return;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg5_fsm_6)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg6_fsm_7)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg8_fsm_9)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg10_fsm_11)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg14_fsm_15)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg16_fsm_17)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg18_fsm_19)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg20_fsm_21)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg22_fsm_23)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg7_fsm_8)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg9_fsm_10)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg11_fsm_12)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg15_fsm_16)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg17_fsm_18)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg19_fsm_20)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg21_fsm_22)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg23_fsm_24)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_1459_pp0_it1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_1459_pp0_it1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_1459_pp0_it1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg4_fsm_5) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_1459_pp0_it1)))) begin
        reg_736 <= grp_fu_700_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg6_fsm_7)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg8_fsm_9)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg10_fsm_11)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg12_fsm_13)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg14_fsm_15)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg16_fsm_17)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg18_fsm_19)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg20_fsm_21)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg22_fsm_23)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg7_fsm_8)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg9_fsm_10)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg11_fsm_12)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg13_fsm_14)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg15_fsm_16)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg17_fsm_18)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg19_fsm_20)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg21_fsm_22)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg23_fsm_24)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_1459_pp0_it1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_1459_pp0_it1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg4_fsm_5) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_1459_pp0_it1)))) begin
        reg_750 <= grp_fu_715_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg7_fsm_8)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg9_fsm_10)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg11_fsm_12)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg13_fsm_14)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg15_fsm_16)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg17_fsm_18)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg19_fsm_20)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg21_fsm_22)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg23_fsm_24)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)))) begin
        reg_757 <= grp_fu_706_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg10_fsm_11)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg12_fsm_13)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg14_fsm_15)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg16_fsm_17)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg18_fsm_19)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg20_fsm_21)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg22_fsm_23)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_1459_pp0_it1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg4_fsm_5) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_1459_pp0_it1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg6_fsm_7) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_1459_pp0_it1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg8_fsm_9) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_1459_pp0_it1)))) begin
        reg_763 <= grp_obj_detector_fmax_fu_694_ap_return;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg11_fsm_12)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg13_fsm_14)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg15_fsm_16)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg17_fsm_18)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg19_fsm_20)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg21_fsm_22)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg23_fsm_24)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_1459_pp0_it1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_1459_pp0_it1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg5_fsm_6) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_1459_pp0_it1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg7_fsm_8) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_1459_pp0_it1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg9_fsm_10) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_1459_pp0_it1)))) begin
        reg_768 <= grp_fu_703_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg12_fsm_13)) | ((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg13_fsm_14)))) begin
        reg_777 <= grp_fu_700_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_1459_pp0_it1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg5_fsm_6) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_1459_pp0_it1)))) begin
        reg_783 <= grp_fu_715_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg14_fsm_15))) begin
        tmp_36_reg_1671[31 : 0] <= tmp_36_fu_1242_p1[31 : 0];
    end
end

/// ap_done assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_st37_fsm_25)
begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) | (ap_const_logic_1 == ap_sig_cseq_ST_st37_fsm_25))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_sig_cseq_ST_st37_fsm_25)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st37_fsm_25)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_1 assign process. ///
always @ (ap_sig_bdd_376)
begin
    if (ap_sig_bdd_376) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg10_fsm_11 assign process. ///
always @ (ap_sig_bdd_222)
begin
    if (ap_sig_bdd_222) begin
        ap_sig_cseq_ST_pp0_stg10_fsm_11 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg10_fsm_11 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg11_fsm_12 assign process. ///
always @ (ap_sig_bdd_307)
begin
    if (ap_sig_bdd_307) begin
        ap_sig_cseq_ST_pp0_stg11_fsm_12 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg11_fsm_12 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg12_fsm_13 assign process. ///
always @ (ap_sig_bdd_231)
begin
    if (ap_sig_bdd_231) begin
        ap_sig_cseq_ST_pp0_stg12_fsm_13 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg12_fsm_13 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg13_fsm_14 assign process. ///
always @ (ap_sig_bdd_317)
begin
    if (ap_sig_bdd_317) begin
        ap_sig_cseq_ST_pp0_stg13_fsm_14 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg13_fsm_14 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg14_fsm_15 assign process. ///
always @ (ap_sig_bdd_240)
begin
    if (ap_sig_bdd_240) begin
        ap_sig_cseq_ST_pp0_stg14_fsm_15 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg14_fsm_15 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg15_fsm_16 assign process. ///
always @ (ap_sig_bdd_327)
begin
    if (ap_sig_bdd_327) begin
        ap_sig_cseq_ST_pp0_stg15_fsm_16 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg15_fsm_16 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg16_fsm_17 assign process. ///
always @ (ap_sig_bdd_249)
begin
    if (ap_sig_bdd_249) begin
        ap_sig_cseq_ST_pp0_stg16_fsm_17 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg16_fsm_17 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg17_fsm_18 assign process. ///
always @ (ap_sig_bdd_337)
begin
    if (ap_sig_bdd_337) begin
        ap_sig_cseq_ST_pp0_stg17_fsm_18 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg17_fsm_18 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg18_fsm_19 assign process. ///
always @ (ap_sig_bdd_258)
begin
    if (ap_sig_bdd_258) begin
        ap_sig_cseq_ST_pp0_stg18_fsm_19 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg18_fsm_19 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg19_fsm_20 assign process. ///
always @ (ap_sig_bdd_347)
begin
    if (ap_sig_bdd_347) begin
        ap_sig_cseq_ST_pp0_stg19_fsm_20 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg19_fsm_20 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg1_fsm_2 assign process. ///
always @ (ap_sig_bdd_153)
begin
    if (ap_sig_bdd_153) begin
        ap_sig_cseq_ST_pp0_stg1_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg1_fsm_2 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg20_fsm_21 assign process. ///
always @ (ap_sig_bdd_267)
begin
    if (ap_sig_bdd_267) begin
        ap_sig_cseq_ST_pp0_stg20_fsm_21 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg20_fsm_21 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg21_fsm_22 assign process. ///
always @ (ap_sig_bdd_357)
begin
    if (ap_sig_bdd_357) begin
        ap_sig_cseq_ST_pp0_stg21_fsm_22 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg21_fsm_22 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg22_fsm_23 assign process. ///
always @ (ap_sig_bdd_276)
begin
    if (ap_sig_bdd_276) begin
        ap_sig_cseq_ST_pp0_stg22_fsm_23 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg22_fsm_23 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg23_fsm_24 assign process. ///
always @ (ap_sig_bdd_367)
begin
    if (ap_sig_bdd_367) begin
        ap_sig_cseq_ST_pp0_stg23_fsm_24 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg23_fsm_24 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg2_fsm_3 assign process. ///
always @ (ap_sig_bdd_168)
begin
    if (ap_sig_bdd_168) begin
        ap_sig_cseq_ST_pp0_stg2_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg2_fsm_3 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg3_fsm_4 assign process. ///
always @ (ap_sig_bdd_177)
begin
    if (ap_sig_bdd_177) begin
        ap_sig_cseq_ST_pp0_stg3_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg3_fsm_4 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg4_fsm_5 assign process. ///
always @ (ap_sig_bdd_186)
begin
    if (ap_sig_bdd_186) begin
        ap_sig_cseq_ST_pp0_stg4_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg4_fsm_5 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg5_fsm_6 assign process. ///
always @ (ap_sig_bdd_195)
begin
    if (ap_sig_bdd_195) begin
        ap_sig_cseq_ST_pp0_stg5_fsm_6 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg5_fsm_6 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg6_fsm_7 assign process. ///
always @ (ap_sig_bdd_204)
begin
    if (ap_sig_bdd_204) begin
        ap_sig_cseq_ST_pp0_stg6_fsm_7 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg6_fsm_7 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg7_fsm_8 assign process. ///
always @ (ap_sig_bdd_287)
begin
    if (ap_sig_bdd_287) begin
        ap_sig_cseq_ST_pp0_stg7_fsm_8 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg7_fsm_8 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg8_fsm_9 assign process. ///
always @ (ap_sig_bdd_213)
begin
    if (ap_sig_bdd_213) begin
        ap_sig_cseq_ST_pp0_stg8_fsm_9 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg8_fsm_9 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg9_fsm_10 assign process. ///
always @ (ap_sig_bdd_297)
begin
    if (ap_sig_bdd_297) begin
        ap_sig_cseq_ST_pp0_stg9_fsm_10 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg9_fsm_10 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_44)
begin
    if (ap_sig_bdd_44) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st37_fsm_25 assign process. ///
always @ (ap_sig_bdd_1314)
begin
    if (ap_sig_bdd_1314) begin
        ap_sig_cseq_ST_st37_fsm_25 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st37_fsm_25 = ap_const_logic_0;
    end
end

/// grp_fu_706_p0 assign process. ///
always @ (inp_q0 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or ap_sig_cseq_ST_pp0_stg3_fsm_4 or ap_sig_cseq_ST_pp0_stg4_fsm_5 or ap_sig_cseq_ST_pp0_stg5_fsm_6 or ap_sig_cseq_ST_pp0_stg6_fsm_7 or ap_sig_cseq_ST_pp0_stg8_fsm_9 or ap_sig_cseq_ST_pp0_stg10_fsm_11 or ap_sig_cseq_ST_pp0_stg12_fsm_13 or ap_sig_cseq_ST_pp0_stg14_fsm_15 or ap_sig_cseq_ST_pp0_stg16_fsm_17 or ap_sig_cseq_ST_pp0_stg18_fsm_19 or ap_sig_cseq_ST_pp0_stg20_fsm_21 or ap_sig_cseq_ST_pp0_stg22_fsm_23 or ap_sig_cseq_ST_pp0_stg7_fsm_8 or ap_sig_cseq_ST_pp0_stg9_fsm_10 or ap_sig_cseq_ST_pp0_stg11_fsm_12 or ap_sig_cseq_ST_pp0_stg13_fsm_14 or ap_sig_cseq_ST_pp0_stg15_fsm_16 or ap_sig_cseq_ST_pp0_stg17_fsm_18 or ap_sig_cseq_ST_pp0_stg19_fsm_20 or ap_sig_cseq_ST_pp0_stg21_fsm_22 or ap_sig_cseq_ST_pp0_stg23_fsm_24 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or reg_736 or reg_768 or reg_777)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg13_fsm_14))) begin
        grp_fu_706_p0 = reg_777;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg12_fsm_13)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg14_fsm_15)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg16_fsm_17)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg18_fsm_19)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg20_fsm_21)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg22_fsm_23)))) begin
        grp_fu_706_p0 = reg_768;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg6_fsm_7)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg7_fsm_8)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg8_fsm_9)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg9_fsm_10)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg10_fsm_11)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg11_fsm_12)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg15_fsm_16)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg17_fsm_18)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg19_fsm_20)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg21_fsm_22)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg23_fsm_24)))) begin
        grp_fu_706_p0 = reg_736;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg4_fsm_5)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg5_fsm_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)))) begin
        grp_fu_706_p0 = inp_q0;
    end else begin
        grp_fu_706_p0 = 'bx;
    end
end

/// grp_fu_710_p0 assign process. ///
always @ (inp_q0 or inp_q1 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or ap_sig_cseq_ST_pp0_stg3_fsm_4 or ap_sig_cseq_ST_pp0_stg4_fsm_5 or ap_sig_cseq_ST_pp0_stg5_fsm_6 or ap_sig_cseq_ST_pp0_stg6_fsm_7 or ap_sig_cseq_ST_pp0_stg8_fsm_9 or ap_sig_cseq_ST_pp0_stg10_fsm_11 or ap_sig_cseq_ST_pp0_stg12_fsm_13 or ap_sig_cseq_ST_pp0_stg14_fsm_15 or ap_sig_cseq_ST_pp0_stg16_fsm_17 or ap_sig_cseq_ST_pp0_stg18_fsm_19 or ap_sig_cseq_ST_pp0_stg20_fsm_21 or ap_sig_cseq_ST_pp0_stg22_fsm_23 or ap_sig_cseq_ST_pp0_stg7_fsm_8 or ap_sig_cseq_ST_pp0_stg9_fsm_10 or ap_sig_cseq_ST_pp0_stg11_fsm_12 or ap_sig_cseq_ST_pp0_stg13_fsm_14 or ap_sig_cseq_ST_pp0_stg15_fsm_16 or ap_sig_cseq_ST_pp0_stg17_fsm_18 or ap_sig_cseq_ST_pp0_stg19_fsm_20 or ap_sig_cseq_ST_pp0_stg21_fsm_22 or ap_sig_cseq_ST_pp0_stg23_fsm_24 or ap_sig_cseq_ST_pp0_stg0_fsm_1)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg6_fsm_7)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg7_fsm_8)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg8_fsm_9)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg9_fsm_10)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg10_fsm_11)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg11_fsm_12)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg12_fsm_13)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg13_fsm_14)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg14_fsm_15)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg15_fsm_16)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg16_fsm_17)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg17_fsm_18)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg18_fsm_19)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg19_fsm_20)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg20_fsm_21)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg21_fsm_22)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg22_fsm_23)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg23_fsm_24)))) begin
        grp_fu_710_p0 = inp_q0;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg4_fsm_5)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg5_fsm_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)))) begin
        grp_fu_710_p0 = inp_q1;
    end else begin
        grp_fu_710_p0 = 'bx;
    end
end

/// grp_fu_715_p0 assign process. ///
always @ (inp_q1 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or ap_sig_cseq_ST_pp0_stg3_fsm_4 or ap_sig_cseq_ST_pp0_stg4_fsm_5 or ap_sig_cseq_ST_pp0_stg5_fsm_6 or ap_sig_cseq_ST_pp0_stg6_fsm_7 or ap_sig_cseq_ST_pp0_stg8_fsm_9 or ap_sig_cseq_ST_pp0_stg10_fsm_11 or ap_sig_cseq_ST_pp0_stg12_fsm_13 or ap_sig_cseq_ST_pp0_stg14_fsm_15 or ap_sig_cseq_ST_pp0_stg16_fsm_17 or ap_sig_cseq_ST_pp0_stg18_fsm_19 or ap_sig_cseq_ST_pp0_stg20_fsm_21 or ap_sig_cseq_ST_pp0_stg22_fsm_23 or ap_sig_cseq_ST_pp0_stg7_fsm_8 or ap_sig_cseq_ST_pp0_stg9_fsm_10 or ap_sig_cseq_ST_pp0_stg11_fsm_12 or ap_sig_cseq_ST_pp0_stg13_fsm_14 or ap_sig_cseq_ST_pp0_stg15_fsm_16 or ap_sig_cseq_ST_pp0_stg17_fsm_18 or ap_sig_cseq_ST_pp0_stg19_fsm_20 or ap_sig_cseq_ST_pp0_stg21_fsm_22 or ap_sig_cseq_ST_pp0_stg23_fsm_24 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or reg_736 or reg_768)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg4_fsm_5)))) begin
        grp_fu_715_p0 = reg_768;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg5_fsm_6)))) begin
        grp_fu_715_p0 = reg_736;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg6_fsm_7)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg7_fsm_8)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg8_fsm_9)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg9_fsm_10)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg10_fsm_11)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg11_fsm_12)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg12_fsm_13)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg13_fsm_14)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg14_fsm_15)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg15_fsm_16)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg16_fsm_17)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg17_fsm_18)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg18_fsm_19)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg19_fsm_20)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg20_fsm_21)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg21_fsm_22)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg22_fsm_23)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg23_fsm_24)))) begin
        grp_fu_715_p0 = inp_q1;
    end else begin
        grp_fu_715_p0 = 'bx;
    end
end

/// grp_obj_detector_fmax_fu_688_x assign process. ///
always @ (reg_719 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or exitcond1_reg_1459 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or ap_sig_cseq_ST_pp0_stg3_fsm_4 or ap_sig_cseq_ST_pp0_stg4_fsm_5 or ap_sig_cseq_ST_pp0_stg5_fsm_6 or ap_sig_cseq_ST_pp0_stg6_fsm_7 or ap_sig_cseq_ST_pp0_stg8_fsm_9 or ap_sig_cseq_ST_pp0_stg10_fsm_11 or ap_sig_cseq_ST_pp0_stg12_fsm_13 or ap_sig_cseq_ST_pp0_stg14_fsm_15 or ap_sig_cseq_ST_pp0_stg16_fsm_17 or ap_sig_cseq_ST_pp0_stg18_fsm_19 or ap_sig_cseq_ST_pp0_stg20_fsm_21 or ap_sig_cseq_ST_pp0_stg22_fsm_23 or reg_724 or ap_sig_cseq_ST_pp0_stg7_fsm_8 or ap_sig_cseq_ST_pp0_stg9_fsm_10 or ap_sig_cseq_ST_pp0_stg11_fsm_12 or ap_sig_cseq_ST_pp0_stg13_fsm_14 or ap_sig_cseq_ST_pp0_stg15_fsm_16 or ap_sig_cseq_ST_pp0_stg17_fsm_18 or ap_sig_cseq_ST_pp0_stg19_fsm_20 or ap_sig_cseq_ST_pp0_stg21_fsm_22 or ap_sig_cseq_ST_pp0_stg23_fsm_24 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppstg_exitcond1_reg_1459_pp0_it1)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg7_fsm_8)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg9_fsm_10)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg11_fsm_12)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg13_fsm_14)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg15_fsm_16)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg17_fsm_18)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg19_fsm_20)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg21_fsm_22)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg23_fsm_24)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_1459_pp0_it1)))) begin
        grp_obj_detector_fmax_fu_688_x = reg_724;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg4_fsm_5)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg5_fsm_6)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg6_fsm_7)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg8_fsm_9)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg10_fsm_11)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg12_fsm_13)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg14_fsm_15)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg16_fsm_17)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg18_fsm_19)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg20_fsm_21)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg22_fsm_23)))) begin
        grp_obj_detector_fmax_fu_688_x = reg_719;
    end else begin
        grp_obj_detector_fmax_fu_688_x = 'bx;
    end
end

/// grp_obj_detector_fmax_fu_688_y assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or exitcond1_reg_1459 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or ap_sig_cseq_ST_pp0_stg3_fsm_4 or ap_sig_cseq_ST_pp0_stg4_fsm_5 or ap_sig_cseq_ST_pp0_stg5_fsm_6 or ap_sig_cseq_ST_pp0_stg6_fsm_7 or ap_sig_cseq_ST_pp0_stg8_fsm_9 or ap_sig_cseq_ST_pp0_stg10_fsm_11 or ap_sig_cseq_ST_pp0_stg12_fsm_13 or ap_sig_cseq_ST_pp0_stg14_fsm_15 or ap_sig_cseq_ST_pp0_stg16_fsm_17 or ap_sig_cseq_ST_pp0_stg18_fsm_19 or ap_sig_cseq_ST_pp0_stg20_fsm_21 or ap_sig_cseq_ST_pp0_stg22_fsm_23 or reg_724 or ap_sig_cseq_ST_pp0_stg7_fsm_8 or ap_sig_cseq_ST_pp0_stg9_fsm_10 or ap_sig_cseq_ST_pp0_stg11_fsm_12 or ap_sig_cseq_ST_pp0_stg13_fsm_14 or ap_sig_cseq_ST_pp0_stg15_fsm_16 or ap_sig_cseq_ST_pp0_stg17_fsm_18 or ap_sig_cseq_ST_pp0_stg19_fsm_20 or ap_sig_cseq_ST_pp0_stg21_fsm_22 or ap_sig_cseq_ST_pp0_stg23_fsm_24 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppstg_exitcond1_reg_1459_pp0_it1 or reg_750 or reg_757)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg8_fsm_9)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg10_fsm_11)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg12_fsm_13)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg14_fsm_15)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg16_fsm_17)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg18_fsm_19)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg20_fsm_21)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg22_fsm_23)))) begin
        grp_obj_detector_fmax_fu_688_y = reg_757;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg7_fsm_8)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg9_fsm_10)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg11_fsm_12)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg13_fsm_14)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg15_fsm_16)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg17_fsm_18)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg19_fsm_20)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg21_fsm_22)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg23_fsm_24)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_1459_pp0_it1)))) begin
        grp_obj_detector_fmax_fu_688_y = reg_750;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg4_fsm_5)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg5_fsm_6)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg6_fsm_7)))) begin
        grp_obj_detector_fmax_fu_688_y = reg_724;
    end else begin
        grp_obj_detector_fmax_fu_688_y = 'bx;
    end
end

/// grp_obj_detector_fmax_fu_694_x assign process. ///
always @ (ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or exitcond1_reg_1459 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or ap_sig_cseq_ST_pp0_stg4_fsm_5 or ap_sig_cseq_ST_pp0_stg6_fsm_7 or ap_sig_cseq_ST_pp0_stg8_fsm_9 or ap_sig_cseq_ST_pp0_stg10_fsm_11 or ap_sig_cseq_ST_pp0_stg12_fsm_13 or ap_sig_cseq_ST_pp0_stg14_fsm_15 or ap_sig_cseq_ST_pp0_stg16_fsm_17 or ap_sig_cseq_ST_pp0_stg18_fsm_19 or ap_sig_cseq_ST_pp0_stg20_fsm_21 or ap_sig_cseq_ST_pp0_stg22_fsm_23 or reg_724 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppstg_exitcond1_reg_1459_pp0_it1 or reg_750 or reg_757)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg4_fsm_5) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_1459_pp0_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg6_fsm_7) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_1459_pp0_it1)))) begin
        grp_obj_detector_fmax_fu_694_x = reg_750;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_1459_pp0_it1))) begin
        grp_obj_detector_fmax_fu_694_x = reg_757;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg8_fsm_9)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg10_fsm_11)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg12_fsm_13)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg14_fsm_15)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg16_fsm_17)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg18_fsm_19)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg20_fsm_21)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg22_fsm_23)))) begin
        grp_obj_detector_fmax_fu_694_x = reg_724;
    end else begin
        grp_obj_detector_fmax_fu_694_x = 'bx;
    end
end

/// grp_obj_detector_fmax_fu_694_y assign process. ///
always @ (ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or exitcond1_reg_1459 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or ap_sig_cseq_ST_pp0_stg4_fsm_5 or ap_sig_cseq_ST_pp0_stg6_fsm_7 or ap_sig_cseq_ST_pp0_stg8_fsm_9 or ap_sig_cseq_ST_pp0_stg10_fsm_11 or ap_sig_cseq_ST_pp0_stg12_fsm_13 or ap_sig_cseq_ST_pp0_stg14_fsm_15 or ap_sig_cseq_ST_pp0_stg16_fsm_17 or ap_sig_cseq_ST_pp0_stg18_fsm_19 or ap_sig_cseq_ST_pp0_stg20_fsm_21 or ap_sig_cseq_ST_pp0_stg22_fsm_23 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppstg_exitcond1_reg_1459_pp0_it1 or reg_750 or reg_783)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg4_fsm_5) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_1459_pp0_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg6_fsm_7) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_1459_pp0_it1)))) begin
        grp_obj_detector_fmax_fu_694_y = reg_783;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg8_fsm_9)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg10_fsm_11)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg12_fsm_13)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg14_fsm_15)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg16_fsm_17)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg18_fsm_19)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg20_fsm_21)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg22_fsm_23)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_1459_pp0_it1)))) begin
        grp_obj_detector_fmax_fu_694_y = reg_750;
    end else begin
        grp_obj_detector_fmax_fu_694_y = 'bx;
    end
end

/// i_phi_fu_681_p4 assign process. ///
always @ (i_reg_677 or ap_reg_ppiten_pp0_it1 or exitcond1_reg_1459 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or i_6_reg_1463)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1))) begin
        i_phi_fu_681_p4 = i_6_reg_1463;
    end else begin
        i_phi_fu_681_p4 = i_reg_677;
    end
end

/// inp_address0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or ap_sig_cseq_ST_pp0_stg3_fsm_4 or ap_sig_cseq_ST_pp0_stg4_fsm_5 or ap_sig_cseq_ST_pp0_stg5_fsm_6 or ap_sig_cseq_ST_pp0_stg6_fsm_7 or ap_sig_cseq_ST_pp0_stg8_fsm_9 or ap_sig_cseq_ST_pp0_stg10_fsm_11 or ap_sig_cseq_ST_pp0_stg12_fsm_13 or ap_sig_cseq_ST_pp0_stg14_fsm_15 or ap_sig_cseq_ST_pp0_stg16_fsm_17 or ap_sig_cseq_ST_pp0_stg18_fsm_19 or ap_sig_cseq_ST_pp0_stg20_fsm_21 or ap_sig_cseq_ST_pp0_stg22_fsm_23 or ap_sig_cseq_ST_pp0_stg7_fsm_8 or ap_sig_cseq_ST_pp0_stg9_fsm_10 or ap_sig_cseq_ST_pp0_stg11_fsm_12 or ap_sig_cseq_ST_pp0_stg13_fsm_14 or ap_sig_cseq_ST_pp0_stg15_fsm_16 or ap_sig_cseq_ST_pp0_stg17_fsm_18 or ap_sig_cseq_ST_pp0_stg19_fsm_20 or ap_sig_cseq_ST_pp0_stg21_fsm_22 or ap_sig_cseq_ST_pp0_stg23_fsm_24 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or tmp_22_fu_921_p1 or tmp_27_fu_983_p1 or tmp_37_fu_1004_p1 or tmp_39_fu_1024_p1 or tmp_41_fu_1044_p1 or tmp_43_fu_1064_p1 or tmp_45_fu_1084_p1 or tmp_47_fu_1104_p1 or tmp_49_fu_1124_p1 or tmp_51_fu_1144_p1 or tmp_53_fu_1164_p1 or tmp_55_fu_1184_p1 or tmp_57_fu_1204_p1 or tmp_59_fu_1224_p1 or tmp_61_fu_1253_p1 or tmp_63_fu_1273_p1 or tmp_65_fu_1293_p1 or tmp_67_fu_1313_p1 or tmp_69_fu_1333_p1 or tmp_71_fu_1353_p1 or tmp_73_fu_1373_p1 or tmp_75_fu_1393_p1 or tmp_77_fu_1413_p1 or tmp_79_fu_1433_p1)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg23_fsm_24)) begin
            inp_address0 = tmp_79_fu_1433_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg22_fsm_23)) begin
            inp_address0 = tmp_77_fu_1413_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg21_fsm_22)) begin
            inp_address0 = tmp_75_fu_1393_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg20_fsm_21)) begin
            inp_address0 = tmp_73_fu_1373_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg19_fsm_20)) begin
            inp_address0 = tmp_71_fu_1353_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg18_fsm_19)) begin
            inp_address0 = tmp_69_fu_1333_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg17_fsm_18)) begin
            inp_address0 = tmp_67_fu_1313_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg16_fsm_17)) begin
            inp_address0 = tmp_65_fu_1293_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg15_fsm_16)) begin
            inp_address0 = tmp_63_fu_1273_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg14_fsm_15)) begin
            inp_address0 = tmp_61_fu_1253_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg13_fsm_14)) begin
            inp_address0 = tmp_59_fu_1224_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg12_fsm_13)) begin
            inp_address0 = tmp_57_fu_1204_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg11_fsm_12)) begin
            inp_address0 = tmp_55_fu_1184_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg10_fsm_11)) begin
            inp_address0 = tmp_53_fu_1164_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg9_fsm_10)) begin
            inp_address0 = tmp_51_fu_1144_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg8_fsm_9)) begin
            inp_address0 = tmp_49_fu_1124_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg7_fsm_8)) begin
            inp_address0 = tmp_47_fu_1104_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg6_fsm_7)) begin
            inp_address0 = tmp_45_fu_1084_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg5_fsm_6)) begin
            inp_address0 = tmp_43_fu_1064_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg4_fsm_5)) begin
            inp_address0 = tmp_41_fu_1044_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)) begin
            inp_address0 = tmp_39_fu_1024_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) begin
            inp_address0 = tmp_37_fu_1004_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2)) begin
            inp_address0 = tmp_27_fu_983_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)) begin
            inp_address0 = tmp_22_fu_921_p1;
        end else begin
            inp_address0 = 'bx;
        end
    end else begin
        inp_address0 = 'bx;
    end
end

/// inp_address1 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or ap_sig_cseq_ST_pp0_stg3_fsm_4 or ap_sig_cseq_ST_pp0_stg4_fsm_5 or ap_sig_cseq_ST_pp0_stg5_fsm_6 or ap_sig_cseq_ST_pp0_stg6_fsm_7 or ap_sig_cseq_ST_pp0_stg8_fsm_9 or ap_sig_cseq_ST_pp0_stg10_fsm_11 or ap_sig_cseq_ST_pp0_stg12_fsm_13 or ap_sig_cseq_ST_pp0_stg14_fsm_15 or ap_sig_cseq_ST_pp0_stg16_fsm_17 or ap_sig_cseq_ST_pp0_stg18_fsm_19 or ap_sig_cseq_ST_pp0_stg20_fsm_21 or ap_sig_cseq_ST_pp0_stg22_fsm_23 or ap_sig_cseq_ST_pp0_stg7_fsm_8 or ap_sig_cseq_ST_pp0_stg9_fsm_10 or ap_sig_cseq_ST_pp0_stg11_fsm_12 or ap_sig_cseq_ST_pp0_stg13_fsm_14 or ap_sig_cseq_ST_pp0_stg15_fsm_16 or ap_sig_cseq_ST_pp0_stg17_fsm_18 or ap_sig_cseq_ST_pp0_stg19_fsm_20 or ap_sig_cseq_ST_pp0_stg21_fsm_22 or ap_sig_cseq_ST_pp0_stg23_fsm_24 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or tmp_23_fu_932_p1 or tmp_29_fu_994_p1 or tmp_38_fu_1014_p1 or tmp_40_fu_1034_p1 or tmp_42_fu_1054_p1 or tmp_44_fu_1074_p1 or tmp_46_fu_1094_p1 or tmp_48_fu_1114_p1 or tmp_50_fu_1134_p1 or tmp_52_fu_1154_p1 or tmp_54_fu_1174_p1 or tmp_56_fu_1194_p1 or tmp_58_fu_1214_p1 or tmp_60_fu_1234_p1 or tmp_62_fu_1263_p1 or tmp_64_fu_1283_p1 or tmp_66_fu_1303_p1 or tmp_68_fu_1323_p1 or tmp_70_fu_1343_p1 or tmp_72_fu_1363_p1 or tmp_74_fu_1383_p1 or tmp_76_fu_1403_p1 or tmp_78_fu_1423_p1 or tmp_80_fu_1443_p1)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg23_fsm_24)) begin
            inp_address1 = tmp_80_fu_1443_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg22_fsm_23)) begin
            inp_address1 = tmp_78_fu_1423_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg21_fsm_22)) begin
            inp_address1 = tmp_76_fu_1403_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg20_fsm_21)) begin
            inp_address1 = tmp_74_fu_1383_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg19_fsm_20)) begin
            inp_address1 = tmp_72_fu_1363_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg18_fsm_19)) begin
            inp_address1 = tmp_70_fu_1343_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg17_fsm_18)) begin
            inp_address1 = tmp_68_fu_1323_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg16_fsm_17)) begin
            inp_address1 = tmp_66_fu_1303_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg15_fsm_16)) begin
            inp_address1 = tmp_64_fu_1283_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg14_fsm_15)) begin
            inp_address1 = tmp_62_fu_1263_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg13_fsm_14)) begin
            inp_address1 = tmp_60_fu_1234_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg12_fsm_13)) begin
            inp_address1 = tmp_58_fu_1214_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg11_fsm_12)) begin
            inp_address1 = tmp_56_fu_1194_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg10_fsm_11)) begin
            inp_address1 = tmp_54_fu_1174_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg9_fsm_10)) begin
            inp_address1 = tmp_52_fu_1154_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg8_fsm_9)) begin
            inp_address1 = tmp_50_fu_1134_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg7_fsm_8)) begin
            inp_address1 = tmp_48_fu_1114_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg6_fsm_7)) begin
            inp_address1 = tmp_46_fu_1094_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg5_fsm_6)) begin
            inp_address1 = tmp_44_fu_1074_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg4_fsm_5)) begin
            inp_address1 = tmp_42_fu_1054_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)) begin
            inp_address1 = tmp_40_fu_1034_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) begin
            inp_address1 = tmp_38_fu_1014_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2)) begin
            inp_address1 = tmp_29_fu_994_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)) begin
            inp_address1 = tmp_23_fu_932_p1;
        end else begin
            inp_address1 = 'bx;
        end
    end else begin
        inp_address1 = 'bx;
    end
end

/// inp_ce0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or ap_sig_cseq_ST_pp0_stg3_fsm_4 or ap_sig_cseq_ST_pp0_stg4_fsm_5 or ap_sig_cseq_ST_pp0_stg5_fsm_6 or ap_sig_cseq_ST_pp0_stg6_fsm_7 or ap_sig_cseq_ST_pp0_stg8_fsm_9 or ap_sig_cseq_ST_pp0_stg10_fsm_11 or ap_sig_cseq_ST_pp0_stg12_fsm_13 or ap_sig_cseq_ST_pp0_stg14_fsm_15 or ap_sig_cseq_ST_pp0_stg16_fsm_17 or ap_sig_cseq_ST_pp0_stg18_fsm_19 or ap_sig_cseq_ST_pp0_stg20_fsm_21 or ap_sig_cseq_ST_pp0_stg22_fsm_23 or ap_sig_cseq_ST_pp0_stg7_fsm_8 or ap_sig_cseq_ST_pp0_stg9_fsm_10 or ap_sig_cseq_ST_pp0_stg11_fsm_12 or ap_sig_cseq_ST_pp0_stg13_fsm_14 or ap_sig_cseq_ST_pp0_stg15_fsm_16 or ap_sig_cseq_ST_pp0_stg17_fsm_18 or ap_sig_cseq_ST_pp0_stg19_fsm_20 or ap_sig_cseq_ST_pp0_stg21_fsm_22 or ap_sig_cseq_ST_pp0_stg23_fsm_24 or ap_sig_cseq_ST_pp0_stg0_fsm_1)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg4_fsm_5)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg5_fsm_6)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg6_fsm_7)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg7_fsm_8)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg8_fsm_9)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg9_fsm_10)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg10_fsm_11)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg11_fsm_12)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg12_fsm_13)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg13_fsm_14)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg14_fsm_15)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg15_fsm_16)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg16_fsm_17)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg17_fsm_18)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg18_fsm_19)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg19_fsm_20)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg20_fsm_21)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg21_fsm_22)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg22_fsm_23)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg23_fsm_24)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)))) begin
        inp_ce0 = ap_const_logic_1;
    end else begin
        inp_ce0 = ap_const_logic_0;
    end
end

/// inp_ce1 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or ap_sig_cseq_ST_pp0_stg3_fsm_4 or ap_sig_cseq_ST_pp0_stg4_fsm_5 or ap_sig_cseq_ST_pp0_stg5_fsm_6 or ap_sig_cseq_ST_pp0_stg6_fsm_7 or ap_sig_cseq_ST_pp0_stg8_fsm_9 or ap_sig_cseq_ST_pp0_stg10_fsm_11 or ap_sig_cseq_ST_pp0_stg12_fsm_13 or ap_sig_cseq_ST_pp0_stg14_fsm_15 or ap_sig_cseq_ST_pp0_stg16_fsm_17 or ap_sig_cseq_ST_pp0_stg18_fsm_19 or ap_sig_cseq_ST_pp0_stg20_fsm_21 or ap_sig_cseq_ST_pp0_stg22_fsm_23 or ap_sig_cseq_ST_pp0_stg7_fsm_8 or ap_sig_cseq_ST_pp0_stg9_fsm_10 or ap_sig_cseq_ST_pp0_stg11_fsm_12 or ap_sig_cseq_ST_pp0_stg13_fsm_14 or ap_sig_cseq_ST_pp0_stg15_fsm_16 or ap_sig_cseq_ST_pp0_stg17_fsm_18 or ap_sig_cseq_ST_pp0_stg19_fsm_20 or ap_sig_cseq_ST_pp0_stg21_fsm_22 or ap_sig_cseq_ST_pp0_stg23_fsm_24 or ap_sig_cseq_ST_pp0_stg0_fsm_1)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg4_fsm_5)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg5_fsm_6)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg6_fsm_7)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg7_fsm_8)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg8_fsm_9)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg9_fsm_10)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg10_fsm_11)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg11_fsm_12)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg12_fsm_13)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg13_fsm_14)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg14_fsm_15)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg15_fsm_16)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg16_fsm_17)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg17_fsm_18)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg18_fsm_19)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg19_fsm_20)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg20_fsm_21)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg21_fsm_22)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg22_fsm_23)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg23_fsm_24)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)))) begin
        inp_ce1 = ap_const_logic_1;
    end else begin
        inp_ce1 = ap_const_logic_0;
    end
end

/// out_0_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg14_fsm_15)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg14_fsm_15))) begin
        out_0_ce0 = ap_const_logic_1;
    end else begin
        out_0_ce0 = ap_const_logic_0;
    end
end

/// out_0_we0 assign process. ///
always @ (ap_reg_ppiten_pp0_it0 or exitcond1_reg_1459 or ap_sig_cseq_ST_pp0_stg14_fsm_15)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg14_fsm_15))) begin
        out_0_we0 = ap_const_logic_1;
    end else begin
        out_0_we0 = ap_const_logic_0;
    end
end

/// out_10_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp0_stg8_fsm_9)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg8_fsm_9))) begin
        out_10_ce0 = ap_const_logic_1;
    end else begin
        out_10_ce0 = ap_const_logic_0;
    end
end

/// out_10_we0 assign process. ///
always @ (ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp0_stg8_fsm_9 or ap_reg_ppstg_exitcond1_reg_1459_pp0_it1)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg8_fsm_9) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_1459_pp0_it1))) begin
        out_10_we0 = ap_const_logic_1;
    end else begin
        out_10_we0 = ap_const_logic_0;
    end
end

/// out_11_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp0_stg10_fsm_11)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg10_fsm_11))) begin
        out_11_ce0 = ap_const_logic_1;
    end else begin
        out_11_ce0 = ap_const_logic_0;
    end
end

/// out_11_we0 assign process. ///
always @ (ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp0_stg10_fsm_11 or ap_reg_ppstg_exitcond1_reg_1459_pp0_it1)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg10_fsm_11) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_1459_pp0_it1))) begin
        out_11_we0 = ap_const_logic_1;
    end else begin
        out_11_we0 = ap_const_logic_0;
    end
end

/// out_1_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg14_fsm_15)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg14_fsm_15))) begin
        out_1_ce0 = ap_const_logic_1;
    end else begin
        out_1_ce0 = ap_const_logic_0;
    end
end

/// out_1_we0 assign process. ///
always @ (ap_reg_ppiten_pp0_it0 or exitcond1_reg_1459 or ap_sig_cseq_ST_pp0_stg14_fsm_15)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg14_fsm_15))) begin
        out_1_we0 = ap_const_logic_1;
    end else begin
        out_1_we0 = ap_const_logic_0;
    end
end

/// out_2_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg16_fsm_17)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg16_fsm_17))) begin
        out_2_ce0 = ap_const_logic_1;
    end else begin
        out_2_ce0 = ap_const_logic_0;
    end
end

/// out_2_we0 assign process. ///
always @ (ap_reg_ppiten_pp0_it0 or exitcond1_reg_1459 or ap_sig_cseq_ST_pp0_stg16_fsm_17)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg16_fsm_17))) begin
        out_2_we0 = ap_const_logic_1;
    end else begin
        out_2_we0 = ap_const_logic_0;
    end
end

/// out_3_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg18_fsm_19)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg18_fsm_19))) begin
        out_3_ce0 = ap_const_logic_1;
    end else begin
        out_3_ce0 = ap_const_logic_0;
    end
end

/// out_3_we0 assign process. ///
always @ (ap_reg_ppiten_pp0_it0 or exitcond1_reg_1459 or ap_sig_cseq_ST_pp0_stg18_fsm_19)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg18_fsm_19))) begin
        out_3_we0 = ap_const_logic_1;
    end else begin
        out_3_we0 = ap_const_logic_0;
    end
end

/// out_4_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg20_fsm_21)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg20_fsm_21))) begin
        out_4_ce0 = ap_const_logic_1;
    end else begin
        out_4_ce0 = ap_const_logic_0;
    end
end

/// out_4_we0 assign process. ///
always @ (ap_reg_ppiten_pp0_it0 or exitcond1_reg_1459 or ap_sig_cseq_ST_pp0_stg20_fsm_21)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg20_fsm_21))) begin
        out_4_we0 = ap_const_logic_1;
    end else begin
        out_4_we0 = ap_const_logic_0;
    end
end

/// out_5_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg22_fsm_23)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg22_fsm_23))) begin
        out_5_ce0 = ap_const_logic_1;
    end else begin
        out_5_ce0 = ap_const_logic_0;
    end
end

/// out_5_we0 assign process. ///
always @ (ap_reg_ppiten_pp0_it0 or exitcond1_reg_1459 or ap_sig_cseq_ST_pp0_stg22_fsm_23)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg22_fsm_23))) begin
        out_5_we0 = ap_const_logic_1;
    end else begin
        out_5_we0 = ap_const_logic_0;
    end
end

/// out_6_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp0_stg0_fsm_1)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1))) begin
        out_6_ce0 = ap_const_logic_1;
    end else begin
        out_6_ce0 = ap_const_logic_0;
    end
end

/// out_6_we0 assign process. ///
always @ (ap_reg_ppiten_pp0_it1 or exitcond1_reg_1459 or ap_sig_cseq_ST_pp0_stg0_fsm_1)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_1459 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1))) begin
        out_6_we0 = ap_const_logic_1;
    end else begin
        out_6_we0 = ap_const_logic_0;
    end
end

/// out_7_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp0_stg2_fsm_3)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3))) begin
        out_7_ce0 = ap_const_logic_1;
    end else begin
        out_7_ce0 = ap_const_logic_0;
    end
end

/// out_7_we0 assign process. ///
always @ (ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or ap_reg_ppstg_exitcond1_reg_1459_pp0_it1)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_1459_pp0_it1))) begin
        out_7_we0 = ap_const_logic_1;
    end else begin
        out_7_we0 = ap_const_logic_0;
    end
end

/// out_8_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp0_stg4_fsm_5)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg4_fsm_5))) begin
        out_8_ce0 = ap_const_logic_1;
    end else begin
        out_8_ce0 = ap_const_logic_0;
    end
end

/// out_8_we0 assign process. ///
always @ (ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp0_stg4_fsm_5 or ap_reg_ppstg_exitcond1_reg_1459_pp0_it1)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg4_fsm_5) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_1459_pp0_it1))) begin
        out_8_we0 = ap_const_logic_1;
    end else begin
        out_8_we0 = ap_const_logic_0;
    end
end

/// out_9_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp0_stg6_fsm_7)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg6_fsm_7))) begin
        out_9_ce0 = ap_const_logic_1;
    end else begin
        out_9_ce0 = ap_const_logic_0;
    end
end

/// out_9_we0 assign process. ///
always @ (ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp0_stg6_fsm_7 or ap_reg_ppstg_exitcond1_reg_1459_pp0_it1)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg6_fsm_7) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_1459_pp0_it1))) begin
        out_9_we0 = ap_const_logic_1;
    end else begin
        out_9_we0 = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp0_stg10_fsm_11 or exitcond1_fu_856_p2)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_pp0_stg0_fsm_1 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_const_lv1_0 == exitcond1_fu_856_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
                ap_NS_fsm = ap_ST_pp0_stg1_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st37_fsm_25;
            end
        end
        ap_ST_pp0_stg1_fsm_2 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg2_fsm_3;
        end
        ap_ST_pp0_stg2_fsm_3 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg3_fsm_4;
        end
        ap_ST_pp0_stg3_fsm_4 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg4_fsm_5;
        end
        ap_ST_pp0_stg4_fsm_5 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg5_fsm_6;
        end
        ap_ST_pp0_stg5_fsm_6 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg6_fsm_7;
        end
        ap_ST_pp0_stg6_fsm_7 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg7_fsm_8;
        end
        ap_ST_pp0_stg7_fsm_8 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg8_fsm_9;
        end
        ap_ST_pp0_stg8_fsm_9 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg9_fsm_10;
        end
        ap_ST_pp0_stg9_fsm_10 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg10_fsm_11;
        end
        ap_ST_pp0_stg10_fsm_11 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg10_fsm_11) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
                ap_NS_fsm = ap_ST_pp0_stg11_fsm_12;
            end else begin
                ap_NS_fsm = ap_ST_st37_fsm_25;
            end
        end
        ap_ST_pp0_stg11_fsm_12 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg12_fsm_13;
        end
        ap_ST_pp0_stg12_fsm_13 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg13_fsm_14;
        end
        ap_ST_pp0_stg13_fsm_14 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg14_fsm_15;
        end
        ap_ST_pp0_stg14_fsm_15 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg15_fsm_16;
        end
        ap_ST_pp0_stg15_fsm_16 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg16_fsm_17;
        end
        ap_ST_pp0_stg16_fsm_17 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg17_fsm_18;
        end
        ap_ST_pp0_stg17_fsm_18 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg18_fsm_19;
        end
        ap_ST_pp0_stg18_fsm_19 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg19_fsm_20;
        end
        ap_ST_pp0_stg19_fsm_20 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg20_fsm_21;
        end
        ap_ST_pp0_stg20_fsm_21 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg21_fsm_22;
        end
        ap_ST_pp0_stg21_fsm_22 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg22_fsm_23;
        end
        ap_ST_pp0_stg22_fsm_23 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg23_fsm_24;
        end
        ap_ST_pp0_stg23_fsm_24 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
        end
        ap_ST_st37_fsm_25 : 
        begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


/// ap_sig_bdd_1314 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_1314 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_19]);
end

/// ap_sig_bdd_153 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_153 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end

/// ap_sig_bdd_168 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_168 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end

/// ap_sig_bdd_177 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_177 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end

/// ap_sig_bdd_186 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_186 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end

/// ap_sig_bdd_195 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_195 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6]);
end

/// ap_sig_bdd_204 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_204 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_7]);
end

/// ap_sig_bdd_213 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_213 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_9]);
end

/// ap_sig_bdd_222 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_222 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_B]);
end

/// ap_sig_bdd_231 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_231 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_D]);
end

/// ap_sig_bdd_240 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_240 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_F]);
end

/// ap_sig_bdd_249 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_249 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_11]);
end

/// ap_sig_bdd_258 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_258 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_13]);
end

/// ap_sig_bdd_267 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_267 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_15]);
end

/// ap_sig_bdd_276 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_276 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_17]);
end

/// ap_sig_bdd_287 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_287 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_8]);
end

/// ap_sig_bdd_297 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_297 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_A]);
end

/// ap_sig_bdd_307 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_307 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_C]);
end

/// ap_sig_bdd_317 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_317 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_E]);
end

/// ap_sig_bdd_327 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_327 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_10]);
end

/// ap_sig_bdd_337 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_337 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_12]);
end

/// ap_sig_bdd_347 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_347 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_14]);
end

/// ap_sig_bdd_357 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_357 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_16]);
end

/// ap_sig_bdd_367 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_367 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_18]);
end

/// ap_sig_bdd_376 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_376 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end

/// ap_sig_bdd_44 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_44 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end
assign exitcond1_fu_856_p2 = (i_phi_fu_681_p4 == ap_const_lv4_C? 1'b1: 1'b0);
assign grp_fu_700_p0 = reg_731;
assign grp_fu_703_p0 = reg_763;
assign i_6_fu_862_p2 = (i_phi_fu_681_p4 + ap_const_lv4_1);
assign out_0_address0 = tmp_36_fu_1242_p1;
assign out_0_d0 = reg_736;
assign out_10_address0 = tmp_36_reg_1671;
assign out_10_d0 = reg_768;
assign out_11_address0 = tmp_36_reg_1671;
assign out_11_d0 = reg_768;
assign out_1_address0 = tmp_36_fu_1242_p1;
assign out_1_d0 = reg_777;
assign out_2_address0 = tmp_36_reg_1671;
assign out_2_d0 = reg_736;
assign out_3_address0 = tmp_36_reg_1671;
assign out_3_d0 = reg_736;
assign out_4_address0 = tmp_36_reg_1671;
assign out_4_d0 = reg_736;
assign out_5_address0 = tmp_36_reg_1671;
assign out_5_d0 = reg_736;
assign out_6_address0 = tmp_36_reg_1671;
assign out_6_d0 = reg_736;
assign out_7_address0 = tmp_36_reg_1671;
assign out_7_d0 = reg_736;
assign out_8_address0 = tmp_36_reg_1671;
assign out_8_d0 = reg_736;
assign out_9_address0 = tmp_36_reg_1671;
assign out_9_d0 = reg_768;
assign p_addr12_cast_fu_852_p1 = $signed(p_addr12_fu_846_p2);
assign p_addr12_fu_846_p2 = (p_shl_cast_fu_830_p1 - p_shl4_cast_fu_842_p1);
assign p_addr13_fu_886_p2 = ($signed(tmp_trn_cast_fu_882_p1) + $signed(p_addr_cast_reg_1448));
assign p_addr14_fu_1418_p2 = ($signed(p_addr15_reg_1468) + $signed(ap_const_lv32_17));
assign p_addr15_fu_915_p2 = ($signed(p_shl5_fu_899_p1) - $signed(p_shl6_fu_911_p1));
assign p_addr16_fu_926_p2 = (p_addr15_fu_915_p2 | ap_const_lv32_1);
assign p_addr17_fu_941_p2 = ($signed(tmp_27_trn_cast_fu_937_p1) + $signed(p_addr_cast_reg_1448));
assign p_addr18_fu_977_p2 = ($signed(p_shl7_fu_962_p1) - $signed(p_shl8_fu_973_p1));
assign p_addr19_fu_988_p2 = (p_addr18_fu_977_p2 | ap_const_lv32_1);
assign p_addr20_fu_1408_p2 = ($signed(p_addr15_reg_1468) + $signed(ap_const_lv32_16));
assign p_addr21_cast_fu_1239_p1 = p_addr21_reg_1510;
assign p_addr21_fu_950_p2 = ($signed(tmp_28_trn_cast_fu_946_p1) + $signed(p_addr12_cast_reg_1454));
assign p_addr22_fu_999_p2 = (p_addr15_reg_1468 | ap_const_lv32_2);
assign p_addr23_fu_1009_p2 = (p_addr15_reg_1468 | ap_const_lv32_3);
assign p_addr24_fu_1019_p2 = (p_addr18_reg_1515 | ap_const_lv32_2);
assign p_addr25_fu_1029_p2 = (p_addr18_reg_1515 | ap_const_lv32_3);
assign p_addr26_fu_1398_p2 = ($signed(p_addr18_reg_1515) + $signed(ap_const_lv32_15));
assign p_addr27_fu_1039_p2 = (p_addr15_reg_1468 | ap_const_lv32_4);
assign p_addr28_fu_1049_p2 = (p_addr15_reg_1468 | ap_const_lv32_5);
assign p_addr29_fu_1059_p2 = (p_addr18_reg_1515 | ap_const_lv32_4);
assign p_addr30_fu_1069_p2 = (p_addr18_reg_1515 | ap_const_lv32_5);
assign p_addr31_fu_1079_p2 = (p_addr15_reg_1468 | ap_const_lv32_6);
assign p_addr32_fu_1388_p2 = ($signed(p_addr18_reg_1515) + $signed(ap_const_lv32_14));
assign p_addr33_fu_1089_p2 = (p_addr15_reg_1468 | ap_const_lv32_7);
assign p_addr34_fu_1099_p2 = (p_addr18_reg_1515 | ap_const_lv32_6);
assign p_addr35_fu_1109_p2 = (p_addr18_reg_1515 | ap_const_lv32_7);
assign p_addr36_fu_1119_p2 = (p_addr15_reg_1468 | ap_const_lv32_8);
assign p_addr37_fu_1129_p2 = (p_addr15_reg_1468 | ap_const_lv32_9);
assign p_addr38_fu_1378_p2 = ($signed(p_addr15_reg_1468) + $signed(ap_const_lv32_15));
assign p_addr39_fu_1139_p2 = ($signed(p_addr18_reg_1515) + $signed(ap_const_lv32_8));
assign p_addr3_fu_1438_p2 = ($signed(p_addr18_reg_1515) + $signed(ap_const_lv32_17));
assign p_addr40_fu_1149_p2 = ($signed(p_addr18_reg_1515) + $signed(ap_const_lv32_9));
assign p_addr41_fu_1159_p2 = (p_addr15_reg_1468 | ap_const_lv32_A);
assign p_addr42_fu_1169_p2 = (p_addr15_reg_1468 | ap_const_lv32_B);
assign p_addr43_fu_1179_p2 = ($signed(p_addr18_reg_1515) + $signed(ap_const_lv32_A));
assign p_addr44_fu_1368_p2 = ($signed(p_addr15_reg_1468) + $signed(ap_const_lv32_14));
assign p_addr45_fu_1189_p2 = ($signed(p_addr18_reg_1515) + $signed(ap_const_lv32_B));
assign p_addr46_fu_1199_p2 = (p_addr15_reg_1468 | ap_const_lv32_C);
assign p_addr47_fu_1209_p2 = (p_addr15_reg_1468 | ap_const_lv32_D);
assign p_addr48_fu_1219_p2 = ($signed(p_addr18_reg_1515) + $signed(ap_const_lv32_C));
assign p_addr49_fu_1229_p2 = ($signed(p_addr18_reg_1515) + $signed(ap_const_lv32_D));
assign p_addr50_fu_1358_p2 = ($signed(p_addr18_reg_1515) + $signed(ap_const_lv32_13));
assign p_addr51_fu_1248_p2 = (p_addr15_reg_1468 | ap_const_lv32_E);
assign p_addr52_fu_1258_p2 = (p_addr15_reg_1468 | ap_const_lv32_F);
assign p_addr53_fu_1268_p2 = ($signed(p_addr18_reg_1515) + $signed(ap_const_lv32_E));
assign p_addr54_fu_1278_p2 = ($signed(p_addr18_reg_1515) + $signed(ap_const_lv32_F));
assign p_addr55_fu_1288_p2 = ($signed(p_addr15_reg_1468) + $signed(ap_const_lv32_10));
assign p_addr56_fu_1348_p2 = ($signed(p_addr18_reg_1515) + $signed(ap_const_lv32_12));
assign p_addr57_fu_1298_p2 = ($signed(p_addr15_reg_1468) + $signed(ap_const_lv32_11));
assign p_addr58_fu_1308_p2 = ($signed(p_addr18_reg_1515) + $signed(ap_const_lv32_10));
assign p_addr59_fu_1318_p2 = ($signed(p_addr18_reg_1515) + $signed(ap_const_lv32_11));
assign p_addr60_fu_1328_p2 = ($signed(p_addr15_reg_1468) + $signed(ap_const_lv32_12));
assign p_addr61_fu_1338_p2 = ($signed(p_addr15_reg_1468) + $signed(ap_const_lv32_13));
assign p_addr9_fu_1428_p2 = ($signed(p_addr18_reg_1515) + $signed(ap_const_lv32_16));
assign p_addr_cast_fu_818_p1 = $signed(p_addr_fu_812_p2);
assign p_addr_fu_812_p2 = (p_shl2_cast_fu_796_p1 - p_shl3_cast_fu_808_p1);
assign p_shl2_cast_fu_796_p1 = tmp_16_fu_788_p3;
assign p_shl3_cast_fu_808_p1 = tmp_17_fu_800_p3;
assign p_shl4_cast_fu_842_p1 = tmp_19_fu_834_p3;
assign p_shl5_fu_899_p1 = $signed(tmp_20_fu_891_p3);
assign p_shl6_fu_911_p1 = $signed(tmp_21_fu_903_p3);
assign p_shl7_fu_962_p1 = $signed(tmp_25_fu_955_p3);
assign p_shl8_fu_973_p1 = $signed(tmp_26_fu_966_p3);
assign p_shl_cast_fu_830_p1 = tmp_18_fu_822_p3;
assign tmp_12_fu_876_p2 = (tmp_fu_868_p3 | ap_const_lv5_1);
assign tmp_16_fu_788_p3 = {{tmp_24}, {ap_const_lv5_0}};
assign tmp_17_fu_800_p3 = {{tmp_24}, {ap_const_lv3_0}};
assign tmp_18_fu_822_p3 = {{tmp_241}, {ap_const_lv4_0}};
assign tmp_19_fu_834_p3 = {{tmp_241}, {ap_const_lv2_0}};
assign tmp_20_fu_891_p3 = {{p_addr13_fu_886_p2}, {ap_const_lv5_0}};
assign tmp_21_fu_903_p3 = {{p_addr13_fu_886_p2}, {ap_const_lv3_0}};
assign tmp_22_fu_921_p1 = $unsigned(p_addr15_fu_915_p2);
assign tmp_23_fu_932_p1 = p_addr16_fu_926_p2;
assign tmp_25_fu_955_p3 = {{p_addr17_reg_1504}, {ap_const_lv5_0}};
assign tmp_26_fu_966_p3 = {{p_addr17_reg_1504}, {ap_const_lv3_0}};
assign tmp_27_fu_983_p1 = $unsigned(p_addr18_fu_977_p2);
assign tmp_27_trn_cast_fu_937_p1 = tmp_12_fu_876_p2;
assign tmp_28_trn_cast_fu_946_p1 = i_phi_fu_681_p4;
assign tmp_29_fu_994_p1 = p_addr19_fu_988_p2;
assign tmp_36_fu_1242_p1 = $unsigned(p_addr21_cast_fu_1239_p1);
assign tmp_37_fu_1004_p1 = p_addr22_fu_999_p2;
assign tmp_38_fu_1014_p1 = p_addr23_fu_1009_p2;
assign tmp_39_fu_1024_p1 = p_addr24_fu_1019_p2;
assign tmp_40_fu_1034_p1 = p_addr25_fu_1029_p2;
assign tmp_41_fu_1044_p1 = p_addr27_fu_1039_p2;
assign tmp_42_fu_1054_p1 = p_addr28_fu_1049_p2;
assign tmp_43_fu_1064_p1 = p_addr29_fu_1059_p2;
assign tmp_44_fu_1074_p1 = p_addr30_fu_1069_p2;
assign tmp_45_fu_1084_p1 = p_addr31_fu_1079_p2;
assign tmp_46_fu_1094_p1 = p_addr33_fu_1089_p2;
assign tmp_47_fu_1104_p1 = p_addr34_fu_1099_p2;
assign tmp_48_fu_1114_p1 = p_addr35_fu_1109_p2;
assign tmp_49_fu_1124_p1 = p_addr36_fu_1119_p2;
assign tmp_50_fu_1134_p1 = p_addr37_fu_1129_p2;
assign tmp_51_fu_1144_p1 = $unsigned(p_addr39_fu_1139_p2);
assign tmp_52_fu_1154_p1 = $unsigned(p_addr40_fu_1149_p2);
assign tmp_53_fu_1164_p1 = p_addr41_fu_1159_p2;
assign tmp_54_fu_1174_p1 = p_addr42_fu_1169_p2;
assign tmp_55_fu_1184_p1 = $unsigned(p_addr43_fu_1179_p2);
assign tmp_56_fu_1194_p1 = $unsigned(p_addr45_fu_1189_p2);
assign tmp_57_fu_1204_p1 = p_addr46_fu_1199_p2;
assign tmp_58_fu_1214_p1 = p_addr47_fu_1209_p2;
assign tmp_59_fu_1224_p1 = $unsigned(p_addr48_fu_1219_p2);
assign tmp_60_fu_1234_p1 = $unsigned(p_addr49_fu_1229_p2);
assign tmp_61_fu_1253_p1 = p_addr51_fu_1248_p2;
assign tmp_62_fu_1263_p1 = p_addr52_fu_1258_p2;
assign tmp_63_fu_1273_p1 = $unsigned(p_addr53_fu_1268_p2);
assign tmp_64_fu_1283_p1 = $unsigned(p_addr54_fu_1278_p2);
assign tmp_65_fu_1293_p1 = $unsigned(p_addr55_fu_1288_p2);
assign tmp_66_fu_1303_p1 = $unsigned(p_addr57_fu_1298_p2);
assign tmp_67_fu_1313_p1 = $unsigned(p_addr58_fu_1308_p2);
assign tmp_68_fu_1323_p1 = $unsigned(p_addr59_fu_1318_p2);
assign tmp_69_fu_1333_p1 = $unsigned(p_addr60_fu_1328_p2);
assign tmp_70_fu_1343_p1 = $unsigned(p_addr61_fu_1338_p2);
assign tmp_71_fu_1353_p1 = $unsigned(p_addr56_fu_1348_p2);
assign tmp_72_fu_1363_p1 = $unsigned(p_addr50_fu_1358_p2);
assign tmp_73_fu_1373_p1 = $unsigned(p_addr44_fu_1368_p2);
assign tmp_74_fu_1383_p1 = $unsigned(p_addr38_fu_1378_p2);
assign tmp_75_fu_1393_p1 = $unsigned(p_addr32_fu_1388_p2);
assign tmp_76_fu_1403_p1 = $unsigned(p_addr26_fu_1398_p2);
assign tmp_77_fu_1413_p1 = $unsigned(p_addr20_fu_1408_p2);
assign tmp_78_fu_1423_p1 = $unsigned(p_addr14_fu_1418_p2);
assign tmp_79_fu_1433_p1 = $unsigned(p_addr9_fu_1428_p2);
assign tmp_80_fu_1443_p1 = $unsigned(p_addr3_fu_1438_p2);
assign tmp_fu_868_p3 = {{i_phi_fu_681_p4}, {ap_const_lv1_0}};
assign tmp_trn_cast_fu_882_p1 = tmp_fu_868_p3;
always @ (posedge ap_clk)
begin
    p_addr_cast_reg_1448[2:0] <= 3'b000;
    p_addr12_cast_reg_1454[1:0] <= 2'b00;
    p_addr15_reg_1468[3:0] <= 4'b0000;
    p_addr17_reg_1504[0] <= 1'b1;
    p_addr18_reg_1515[3:0] <= 4'b1000;
    tmp_36_reg_1671[63:32] <= 32'b00000000000000000000000000000000;
end



endmodule //obj_detector_maxpool

