-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity qaoa_kernel_build_feasible_superposition_3_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    state_re_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    state_re_ce1 : OUT STD_LOGIC;
    state_re_we1 : OUT STD_LOGIC;
    state_re_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    state_im_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    state_im_ce1 : OUT STD_LOGIC;
    state_im_we1 : OUT STD_LOGIC;
    state_im_d1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of qaoa_kernel_build_feasible_superposition_3_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_200 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv17_11446 : STD_LOGIC_VECTOR (16 downto 0) := "10001010001000110";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln60_fu_107_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal zext_ln60_fu_119_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln60_reg_325 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln73_fu_168_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln73_reg_330 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln73_1_fu_222_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln73_1_reg_335 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln73_2_fu_276_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln73_2_reg_340 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal s_fu_60 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal add_ln60_fu_113_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_s_2 : STD_LOGIC_VECTOR (9 downto 0);
    signal state_im_we1_local : STD_LOGIC;
    signal state_im_ce1_local : STD_LOGIC;
    signal state_re_we1_local : STD_LOGIC;
    signal zext_ln61_fu_310_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal state_re_ce1_local : STD_LOGIC;
    signal tmp_fu_128_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln103_fu_124_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_93_fu_144_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln71_fu_140_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln71_2_fu_152_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln71_fu_156_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln71_1_fu_136_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal ones_fu_162_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_94_fu_174_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_95_fu_186_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_96_fu_198_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln71_4_fu_194_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln71_5_fu_206_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln71_2_fu_210_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln71_3_fu_182_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal ones_1_fu_216_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_97_fu_228_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_98_fu_240_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_99_fu_252_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln71_7_fu_248_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln71_8_fu_260_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln71_4_fu_264_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln71_6_fu_236_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal ones_2_fu_270_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal and_ln73_fu_294_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp_fu_287_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal phi_ln61_fu_298_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln61_fu_306_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component qaoa_kernel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component qaoa_kernel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    s_fu_60_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln60_fu_107_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    s_fu_60 <= add_ln60_fu_113_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    s_fu_60 <= ap_const_lv10_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln73_1_reg_335 <= icmp_ln73_1_fu_222_p2;
                icmp_ln73_2_reg_340 <= icmp_ln73_2_fu_276_p2;
                icmp_ln73_reg_330 <= icmp_ln73_fu_168_p2;
                    zext_ln60_reg_325(9 downto 0) <= zext_ln60_fu_119_p1(9 downto 0);
            end if;
        end if;
    end process;
    zext_ln60_reg_325(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln60_fu_113_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_s_2) + unsigned(ap_const_lv10_1));
    add_ln71_2_fu_210_p2 <= std_logic_vector(unsigned(zext_ln71_4_fu_194_p1) + unsigned(zext_ln71_5_fu_206_p1));
    add_ln71_4_fu_264_p2 <= std_logic_vector(unsigned(zext_ln71_7_fu_248_p1) + unsigned(zext_ln71_8_fu_260_p1));
    add_ln71_fu_156_p2 <= std_logic_vector(unsigned(zext_ln71_fu_140_p1) + unsigned(zext_ln71_2_fu_152_p1));
    and_ln73_fu_294_p2 <= (icmp_ln73_reg_330 and icmp_ln73_1_reg_335);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln60_fu_107_p2)
    begin
        if (((icmp_ln60_fu_107_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_s_2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, s_fu_60, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_s_2 <= ap_const_lv10_0;
        else 
            ap_sig_allocacmp_s_2 <= s_fu_60;
        end if; 
    end process;

    icmp_ln60_fu_107_p2 <= "1" when (ap_sig_allocacmp_s_2 = ap_const_lv10_200) else "0";
    icmp_ln73_1_fu_222_p2 <= "1" when (ones_1_fu_216_p2 = ap_const_lv2_1) else "0";
    icmp_ln73_2_fu_276_p2 <= "0" when (ones_2_fu_270_p2 = ap_const_lv2_1) else "1";
    icmp_ln73_fu_168_p2 <= "1" when (ones_fu_162_p2 = ap_const_lv2_1) else "0";
    ones_1_fu_216_p2 <= std_logic_vector(unsigned(add_ln71_2_fu_210_p2) + unsigned(zext_ln71_3_fu_182_p1));
    ones_2_fu_270_p2 <= std_logic_vector(unsigned(add_ln71_4_fu_264_p2) + unsigned(zext_ln71_6_fu_236_p1));
    ones_fu_162_p2 <= std_logic_vector(unsigned(add_ln71_fu_156_p2) + unsigned(zext_ln71_1_fu_136_p1));
    phi_ln61_fu_298_p3 <= 
        phitmp_fu_287_p3 when (and_ln73_fu_294_p2(0) = '1') else 
        ap_const_lv17_0;
    phitmp_fu_287_p3 <= 
        ap_const_lv17_0 when (icmp_ln73_2_reg_340(0) = '1') else 
        ap_const_lv17_11446;
        sext_ln61_fu_306_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(phi_ln61_fu_298_p3),18));

    state_im_address1 <= zext_ln60_fu_119_p1(9 - 1 downto 0);
    state_im_ce1 <= state_im_ce1_local;

    state_im_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            state_im_ce1_local <= ap_const_logic_1;
        else 
            state_im_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    state_im_d1 <= ap_const_lv32_0;
    state_im_we1 <= state_im_we1_local;

    state_im_we1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln60_fu_107_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln60_fu_107_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            state_im_we1_local <= ap_const_logic_1;
        else 
            state_im_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    state_re_address1 <= zext_ln60_reg_325(9 - 1 downto 0);
    state_re_ce1 <= state_re_ce1_local;

    state_re_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            state_re_ce1_local <= ap_const_logic_1;
        else 
            state_re_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    state_re_d1 <= zext_ln61_fu_310_p1;
    state_re_we1 <= state_re_we1_local;

    state_re_we1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            state_re_we1_local <= ap_const_logic_1;
        else 
            state_re_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_93_fu_144_p3 <= ap_sig_allocacmp_s_2(2 downto 2);
    tmp_94_fu_174_p3 <= ap_sig_allocacmp_s_2(4 downto 4);
    tmp_95_fu_186_p3 <= ap_sig_allocacmp_s_2(3 downto 3);
    tmp_96_fu_198_p3 <= ap_sig_allocacmp_s_2(5 downto 5);
    tmp_97_fu_228_p3 <= ap_sig_allocacmp_s_2(7 downto 7);
    tmp_98_fu_240_p3 <= ap_sig_allocacmp_s_2(6 downto 6);
    tmp_99_fu_252_p3 <= ap_sig_allocacmp_s_2(8 downto 8);
    tmp_fu_128_p3 <= ap_sig_allocacmp_s_2(1 downto 1);
    trunc_ln103_fu_124_p1 <= ap_sig_allocacmp_s_2(1 - 1 downto 0);
    zext_ln60_fu_119_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_s_2),64));
    zext_ln61_fu_310_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln61_fu_306_p1),32));
    zext_ln71_1_fu_136_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_128_p3),2));
    zext_ln71_2_fu_152_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_93_fu_144_p3),2));
    zext_ln71_3_fu_182_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_94_fu_174_p3),2));
    zext_ln71_4_fu_194_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_95_fu_186_p3),2));
    zext_ln71_5_fu_206_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_96_fu_198_p3),2));
    zext_ln71_6_fu_236_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_97_fu_228_p3),2));
    zext_ln71_7_fu_248_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_98_fu_240_p3),2));
    zext_ln71_8_fu_260_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_99_fu_252_p3),2));
    zext_ln71_fu_140_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln103_fu_124_p1),2));
end behav;
