# Verilog_Practice
A repo to store and document my Verilog/SystemVerilog journey.

I primarily use Vivado 2023.1 and ocassionally VCS by Synopsys for simulationn and synthesis/analysis.
