{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1445827257482 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1445827257484 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 25 22:40:56 2015 " "Processing started: Sun Oct 25 22:40:56 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1445827257484 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1445827257484 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Project2 -c Debug " "Command: quartus_sta Project2 -c Debug" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1445827257484 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1445827257652 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1445827258032 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1445827258086 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1445827258086 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1445827258374 ""}
{ "Info" "ISTA_SDC_FOUND" "Timing.sdc " "Reading SDC File: 'Timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1445827258431 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|altpll_component\|pll\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|pll\|clk\[0\]\} \{PLL_inst\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{PLL_inst\|altpll_component\|pll\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|pll\|clk\[0\]\} \{PLL_inst\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1445827258442 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1445827258442 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Register:pc\|dataOut\[10\] " "Node: Register:pc\|dataOut\[10\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1445827258472 "|Project2|Register:pc|dataOut[10]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|altpll_component\|pll\|clk\[0\] with master clock period: 100.000 found on PLL node: PLL_inst\|altpll_component\|pll\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|altpll_component\|pll\|clk\[0\] with master clock period: 100.000 found on PLL node: PLL_inst\|altpll_component\|pll\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1445827258498 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1445827258498 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1445827258501 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1445827258522 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 190.058 " "Worst-case setup slack is 190.058" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445827258679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445827258679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  190.058         0.000 Clock10  " "  190.058         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445827258679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  192.707         0.000 PLL_inst\|altpll_component\|pll\|clk\[0\]  " "  192.707         0.000 PLL_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445827258679 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445827258679 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.629 " "Worst-case hold slack is 0.629" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445827258955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445827258955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.629         0.000 PLL_inst\|altpll_component\|pll\|clk\[0\]  " "    0.629         0.000 PLL_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445827258955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.099         0.000 Clock10  " "    5.099         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445827258955 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445827258955 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1445827258960 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1445827258973 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 50.000 " "Worst-case minimum pulse width slack is 50.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   50.000         0.000 Clock10  " "   50.000         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  247.436         0.000 PLL_inst\|altpll_component\|pll\|clk\[0\]  " "  247.436         0.000 PLL_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445827259000 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1445827259281 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 190.058 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 190.058" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259285 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259285 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 190.058  " "Path #1: Setup slack is 190.058 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : DataMemory:dataMem\|hex\[5\] " "From Node    : DataMemory:dataMem\|hex\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : HEX1\[6\] " "To Node      : HEX1\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|altpll_component\|pll\|clk\[0\] " "Launch Clock : PLL_inst\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.091      0.091  R        clock network delay " "     0.091      0.091  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.368      0.277     uTco  DataMemory:dataMem\|hex\[5\] " "     0.368      0.277     uTco  DataMemory:dataMem\|hex\[5\]" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataMemory:dataMem|hex[5] } "NODE_NAME" } } { "DataMemory.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/DataMemory.v" 24 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.368      0.000 RR  CELL  dataMem\|hex\[5\]\|regout " "     0.368      0.000 RR  CELL  dataMem\|hex\[5\]\|regout" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataMemory:dataMem|hex[5] } "NODE_NAME" } } { "DataMemory.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/DataMemory.v" 24 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.186      2.818 RR    IC  seg1\|dOut\[6\]~6\|dataa " "     3.186      2.818 RR    IC  seg1\|dOut\[6\]~6\|dataa" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SevenSeg:seg1|dOut[6]~6 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.731      0.545 RR  CELL  seg1\|dOut\[6\]~6\|combout " "     3.731      0.545 RR  CELL  seg1\|dOut\[6\]~6\|combout" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SevenSeg:seg1|dOut[6]~6 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.082      3.351 RR    IC  HEX1\[6\]\|datain " "     7.082      3.351 RR    IC  HEX1\[6\]\|datain" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[6] } "NODE_NAME" } } { "Project2.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Project2.v" 7 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.942      2.860 RF  CELL  HEX1\[6\] " "     9.942      2.860 RF  CELL  HEX1\[6\]" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[6] } "NODE_NAME" } } { "Project2.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Project2.v" 7 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000      0.000  R        clock network delay " "   100.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   200.000    100.000  F  oExt  HEX1\[6\] " "   200.000    100.000  F  oExt  HEX1\[6\]" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[6] } "NODE_NAME" } } { "Project2.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Project2.v" 7 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.942 " "Data Arrival Time  :     9.942" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   200.000 " "Data Required Time :   200.000" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   190.058  " "Slack              :   190.058 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259286 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259286 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 192.707 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 192.707" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL_inst\|altpll_component\|pll\|clk\[0\]\}\] " "-to_clock \[get_clocks \{PLL_inst\|altpll_component\|pll\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259313 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259313 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259313 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259313 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 192.707  " "Path #1: Setup slack is 192.707 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : KEY\[2\] " "From Node    : KEY\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : keyIn\[2\] " "To Node      : keyIn\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock10 " "Launch Clock : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL_inst\|altpll_component\|pll\|clk\[0\] " "Latch Clock  : PLL_inst\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   400.000    400.000           launch edge time " "   400.000    400.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   400.000      0.000  R        clock network delay " "   400.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.000   -100.000  R  iExt  KEY\[2\] " "   300.000   -100.000  R  iExt  KEY\[2\]" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "Project2.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Project2.v" 3 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.874      0.874 RR  CELL  KEY\[2\]\|combout " "   300.874      0.874 RR  CELL  KEY\[2\]\|combout" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[2]~combout } "NODE_NAME" } } { "Project2.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Project2.v" 3 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   307.025      6.151 RR    IC  keyIn\[2\]\|sdata " "   307.025      6.151 RR    IC  keyIn\[2\]\|sdata" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyIn[2] } "NODE_NAME" } } { "Project2.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Project2.v" 110 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   307.438      0.413 RR  CELL  keyIn\[2\] " "   307.438      0.413 RR  CELL  keyIn\[2\]" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyIn[2] } "NODE_NAME" } } { "Project2.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Project2.v" 110 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.000    500.000           latch edge time " "   500.000    500.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.107      0.107  R        clock network delay " "   500.107      0.107  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.145      0.038     uTsu  keyIn\[2\] " "   500.145      0.038     uTsu  keyIn\[2\]" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyIn[2] } "NODE_NAME" } } { "Project2.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Project2.v" 110 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   307.438 " "Data Arrival Time  :   307.438" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   500.145 " "Data Required Time :   500.145" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   192.707  " "Slack              :   192.707 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259314 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259314 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.629 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.629" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL_inst\|altpll_component\|pll\|clk\[0\]\}\] " "-to_clock \[get_clocks \{PLL_inst\|altpll_component\|pll\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259347 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259347 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.629  " "Path #1: Hold slack is 0.629 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : bounceCount\[15\] " "From Node    : bounceCount\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : bounceCount\[15\] " "To Node      : bounceCount\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|altpll_component\|pll\|clk\[0\] " "Launch Clock : PLL_inst\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL_inst\|altpll_component\|pll\|clk\[0\] " "Latch Clock  : PLL_inst\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.108      0.108  R        clock network delay " "     0.108      0.108  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.385      0.277     uTco  bounceCount\[15\] " "     0.385      0.277     uTco  bounceCount\[15\]" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bounceCount[15] } "NODE_NAME" } } { "Project2.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Project2.v" 110 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.385      0.000 RR  CELL  bounceCount\[15\]\|regout " "     0.385      0.000 RR  CELL  bounceCount\[15\]\|regout" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bounceCount[15] } "NODE_NAME" } } { "Project2.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Project2.v" 110 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.749      0.364 RR    IC  bounceCount\[15\]~53\|datad " "     0.749      0.364 RR    IC  bounceCount\[15\]~53\|datad" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bounceCount[15]~53 } "NODE_NAME" } } { "Project2.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Project2.v" 110 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.927      0.178 RR  CELL  bounceCount\[15\]~53\|combout " "     0.927      0.178 RR  CELL  bounceCount\[15\]~53\|combout" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bounceCount[15]~53 } "NODE_NAME" } } { "Project2.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Project2.v" 110 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.927      0.000 RR    IC  bounceCount\[15\]\|datain " "     0.927      0.000 RR    IC  bounceCount\[15\]\|datain" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bounceCount[15] } "NODE_NAME" } } { "Project2.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Project2.v" 110 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.023      0.096 RR  CELL  bounceCount\[15\] " "     1.023      0.096 RR  CELL  bounceCount\[15\]" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bounceCount[15] } "NODE_NAME" } } { "Project2.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Project2.v" 110 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.108      0.108  R        clock network delay " "     0.108      0.108  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.394      0.286      uTh  bounceCount\[15\] " "     0.394      0.286      uTh  bounceCount\[15\]" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bounceCount[15] } "NODE_NAME" } } { "Project2.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Project2.v" 110 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.023 " "Data Arrival Time  :     1.023" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.394 " "Data Required Time :     0.394" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.629  " "Slack              :     0.629 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259348 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259348 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 5.099 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 5.099" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259354 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259354 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 5.099  " "Path #1: Hold slack is 5.099 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : DataMemory:dataMem\|hex\[1\] " "From Node    : DataMemory:dataMem\|hex\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : HEX0\[2\] " "To Node      : HEX0\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|altpll_component\|pll\|clk\[0\] " "Launch Clock : PLL_inst\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.091      0.091  R        clock network delay " "     0.091      0.091  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.368      0.277     uTco  DataMemory:dataMem\|hex\[1\] " "     0.368      0.277     uTco  DataMemory:dataMem\|hex\[1\]" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataMemory:dataMem|hex[1] } "NODE_NAME" } } { "DataMemory.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/DataMemory.v" 24 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.368      0.000 FF  CELL  dataMem\|hex\[1\]\|regout " "     0.368      0.000 FF  CELL  dataMem\|hex\[1\]\|regout" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataMemory:dataMem|hex[1] } "NODE_NAME" } } { "DataMemory.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/DataMemory.v" 24 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.754      0.386 FF    IC  seg0\|dOut\[2\]~2\|datad " "     0.754      0.386 FF    IC  seg0\|dOut\[2\]~2\|datad" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SevenSeg:seg0|dOut[2]~2 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.932      0.178 FR  CELL  seg0\|dOut\[2\]~2\|combout " "     0.932      0.178 FR  CELL  seg0\|dOut\[2\]~2\|combout" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SevenSeg:seg0|dOut[2]~2 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.259      1.327 RR    IC  HEX0\[2\]\|datain " "     2.259      1.327 RR    IC  HEX0\[2\]\|datain" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[2] } "NODE_NAME" } } { "Project2.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Project2.v" 7 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.099      2.840 RF  CELL  HEX0\[2\] " "     5.099      2.840 RF  CELL  HEX0\[2\]" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[2] } "NODE_NAME" } } { "Project2.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Project2.v" 7 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  F  oExt  HEX0\[2\] " "     0.000      0.000  F  oExt  HEX0\[2\]" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[2] } "NODE_NAME" } } { "Project2.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Project2.v" 7 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.099 " "Data Arrival Time  :     5.099" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.000 " "Data Required Time :     0.000" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.099  " "Slack              :     5.099 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259355 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259355 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 50.000 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 50.000" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{Clock10\}\] " "Targets: \[get_clocks \{Clock10\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259360 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259360 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259360 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259360 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 50.000  " "Path #1: slack is 50.000 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259360 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : CLOCK_50\|combout " "Node             : CLOCK_50\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259360 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : Clock10 " "Clock            : Clock10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259360 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259360 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259360 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259360 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259360 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259360 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259360 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259360 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259360 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259360 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.026      1.026 RR  CELL  CLOCK_50\|combout " "     1.026      1.026 RR  CELL  CLOCK_50\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259360 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259360 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259360 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259360 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259360 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259360 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259360 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           source latency " "    50.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259360 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           CLOCK_50 " "    50.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259360 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.026      1.026 FF  CELL  CLOCK_50\|combout " "    51.026      1.026 FF  CELL  CLOCK_50\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259360 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259360 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259360 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    50.000 " "Actual Width     :    50.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259360 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    50.000 " "Slack            :    50.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259360 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259360 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259360 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259360 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 247.436 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 247.436" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL_inst\|altpll_component\|pll\|clk\[0\]\}\] " "Targets: \[get_clocks \{PLL_inst\|altpll_component\|pll\|clk\[0\]\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259379 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259379 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259379 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259379 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 247.436  " "Path #1: slack is 247.436 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259380 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : DataMemory:dataMem\|altsyncram:data_rtl_0\|altsyncram_j961:auto_generated\|ram_block1a0~porta_address_reg0 " "Node             : DataMemory:dataMem\|altsyncram:data_rtl_0\|altsyncram_j961:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259380 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL_inst\|altpll_component\|pll\|clk\[0\] (INVERTED) " "Clock            : PLL_inst\|altpll_component\|pll\|clk\[0\] (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259380 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259380 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259380 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259380 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259380 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259380 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259380 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000    250.000           launch edge time " "   250.000    250.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259380 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000      0.000           source latency " "   250.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259380 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000      0.000           CLOCK_50 " "   250.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259380 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   251.026      1.026 RR  CELL  CLOCK_50\|combout " "   251.026      1.026 RR  CELL  CLOCK_50\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259380 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   253.518      2.492 RR    IC  PLL_inst\|altpll_component\|pll\|inclk\[0\] " "   253.518      2.492 RR    IC  PLL_inst\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259380 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   247.581     -5.937 RR  CELL  PLL_inst\|altpll_component\|pll\|clk\[0\] " "   247.581     -5.937 RR  CELL  PLL_inst\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259380 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   248.510      0.929 FF    IC  PLL_inst\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "   248.510      0.929 FF    IC  PLL_inst\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259380 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   248.510      0.000 FF  CELL  PLL_inst\|altpll_component\|_clk0~clkctrl\|outclk " "   248.510      0.000 FF  CELL  PLL_inst\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259380 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   249.443      0.933 FF    IC  dataMem\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "   249.443      0.933 FF    IC  dataMem\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259380 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.190      0.747 FR  CELL  DataMemory:dataMem\|altsyncram:data_rtl_0\|altsyncram_j961:auto_generated\|ram_block1a0~porta_address_reg0 " "   250.190      0.747 FR  CELL  DataMemory:dataMem\|altsyncram:data_rtl_0\|altsyncram_j961:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259380 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259380 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259380 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259380 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259380 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259380 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.000    500.000           launch edge time " "   500.000    500.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259380 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.000      0.000           source latency " "   500.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259380 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.000      0.000           CLOCK_50 " "   500.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259380 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   501.026      1.026 RR  CELL  CLOCK_50\|combout " "   501.026      1.026 RR  CELL  CLOCK_50\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259380 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   503.518      2.492 RR    IC  PLL_inst\|altpll_component\|pll\|inclk\[0\] " "   503.518      2.492 RR    IC  PLL_inst\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259380 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   497.581     -5.937 RR  CELL  PLL_inst\|altpll_component\|pll\|clk\[0\] " "   497.581     -5.937 RR  CELL  PLL_inst\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259380 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   498.510      0.929 RR    IC  PLL_inst\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "   498.510      0.929 RR    IC  PLL_inst\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259380 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   498.510      0.000 RR  CELL  PLL_inst\|altpll_component\|_clk0~clkctrl\|outclk " "   498.510      0.000 RR  CELL  PLL_inst\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259380 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   499.443      0.933 RR    IC  dataMem\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "   499.443      0.933 RR    IC  dataMem\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259380 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.190      0.747 RF  CELL  DataMemory:dataMem\|altsyncram:data_rtl_0\|altsyncram_j961:auto_generated\|ram_block1a0~porta_address_reg0 " "   500.190      0.747 RF  CELL  DataMemory:dataMem\|altsyncram:data_rtl_0\|altsyncram_j961:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259380 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259380 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.564 " "Required Width   :     2.564" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259380 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :   250.000 " "Actual Width     :   250.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259380 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :   247.436 " "Slack            :   247.436" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259380 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259380 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259380 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259380 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1445827259384 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Register:pc\|dataOut\[10\] " "Node: Register:pc\|dataOut\[10\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1445827259508 "|Project2|Register:pc|dataOut[10]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|altpll_component\|pll\|clk\[0\] with master clock period: 100.000 found on PLL node: PLL_inst\|altpll_component\|pll\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|altpll_component\|pll\|clk\[0\] with master clock period: 100.000 found on PLL node: PLL_inst\|altpll_component\|pll\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259514 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 195.836 " "Worst-case setup slack is 195.836" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  195.836         0.000 PLL_inst\|altpll_component\|pll\|clk\[0\]  " "  195.836         0.000 PLL_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  196.068         0.000 Clock10  " "  196.068         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259543 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445827259543 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.243 " "Worst-case hold slack is 0.243" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243         0.000 PLL_inst\|altpll_component\|pll\|clk\[0\]  " "    0.243         0.000 PLL_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.009         0.000 Clock10  " "    2.009         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445827259573 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1445827259682 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1445827259688 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 50.000 " "Worst-case minimum pulse width slack is 50.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   50.000         0.000 Clock10  " "   50.000         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  247.873         0.000 PLL_inst\|altpll_component\|pll\|clk\[0\]  " "  247.873         0.000 PLL_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259700 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445827259700 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1445827259868 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 195.836 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 195.836" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL_inst\|altpll_component\|pll\|clk\[0\]\}\] " "-to_clock \[get_clocks \{PLL_inst\|altpll_component\|pll\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259883 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259883 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 195.836  " "Path #1: Setup slack is 195.836 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : KEY\[2\] " "From Node    : KEY\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : keyIn\[2\] " "To Node      : keyIn\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock10 " "Launch Clock : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL_inst\|altpll_component\|pll\|clk\[0\] " "Latch Clock  : PLL_inst\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   400.000    400.000           launch edge time " "   400.000    400.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   400.000      0.000  R        clock network delay " "   400.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.000   -100.000  R  iExt  KEY\[2\] " "   300.000   -100.000  R  iExt  KEY\[2\]" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "Project2.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Project2.v" 3 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.474      0.474 RR  CELL  KEY\[2\]\|combout " "   300.474      0.474 RR  CELL  KEY\[2\]\|combout" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[2]~combout } "NODE_NAME" } } { "Project2.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Project2.v" 3 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   303.750      3.276 RR    IC  keyIn\[2\]\|sdata " "   303.750      3.276 RR    IC  keyIn\[2\]\|sdata" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyIn[2] } "NODE_NAME" } } { "Project2.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Project2.v" 110 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   303.935      0.185 RR  CELL  keyIn\[2\] " "   303.935      0.185 RR  CELL  keyIn\[2\]" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyIn[2] } "NODE_NAME" } } { "Project2.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Project2.v" 110 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.000    500.000           latch edge time " "   500.000    500.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   499.739     -0.261  R        clock network delay " "   499.739     -0.261  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   499.771      0.032     uTsu  keyIn\[2\] " "   499.771      0.032     uTsu  keyIn\[2\]" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyIn[2] } "NODE_NAME" } } { "Project2.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Project2.v" 110 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   303.935 " "Data Arrival Time  :   303.935" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   499.771 " "Data Required Time :   499.771" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   195.836  " "Slack              :   195.836 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259883 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259883 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 196.068 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 196.068" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259886 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259886 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 196.068  " "Path #1: Setup slack is 196.068 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : DataMemory:dataMem\|hex\[5\] " "From Node    : DataMemory:dataMem\|hex\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : HEX1\[6\] " "To Node      : HEX1\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|altpll_component\|pll\|clk\[0\] " "Launch Clock : PLL_inst\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.277     -0.277  R        clock network delay " "    -0.277     -0.277  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.136      0.141     uTco  DataMemory:dataMem\|hex\[5\] " "    -0.136      0.141     uTco  DataMemory:dataMem\|hex\[5\]" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataMemory:dataMem|hex[5] } "NODE_NAME" } } { "DataMemory.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/DataMemory.v" 24 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.136      0.000 RR  CELL  dataMem\|hex\[5\]\|regout " "    -0.136      0.000 RR  CELL  dataMem\|hex\[5\]\|regout" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataMemory:dataMem|hex[5] } "NODE_NAME" } } { "DataMemory.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/DataMemory.v" 24 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.981      1.117 RR    IC  seg1\|dOut\[6\]~6\|dataa " "     0.981      1.117 RR    IC  seg1\|dOut\[6\]~6\|dataa" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SevenSeg:seg1|dOut[6]~6 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.161      0.180 RR  CELL  seg1\|dOut\[6\]~6\|combout " "     1.161      0.180 RR  CELL  seg1\|dOut\[6\]~6\|combout" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SevenSeg:seg1|dOut[6]~6 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.504      1.343 RR    IC  HEX1\[6\]\|datain " "     2.504      1.343 RR    IC  HEX1\[6\]\|datain" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[6] } "NODE_NAME" } } { "Project2.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Project2.v" 7 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.932      1.428 RF  CELL  HEX1\[6\] " "     3.932      1.428 RF  CELL  HEX1\[6\]" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[6] } "NODE_NAME" } } { "Project2.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Project2.v" 7 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000      0.000  R        clock network delay " "   100.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   200.000    100.000  F  oExt  HEX1\[6\] " "   200.000    100.000  F  oExt  HEX1\[6\]" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[6] } "NODE_NAME" } } { "Project2.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Project2.v" 7 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.932 " "Data Arrival Time  :     3.932" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   200.000 " "Data Required Time :   200.000" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   196.068  " "Slack              :   196.068 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259887 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259887 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.243 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.243" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL_inst\|altpll_component\|pll\|clk\[0\]\}\] " "-to_clock \[get_clocks \{PLL_inst\|altpll_component\|pll\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259905 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259905 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.243  " "Path #1: Hold slack is 0.243 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : bounceCount\[15\] " "From Node    : bounceCount\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : bounceCount\[15\] " "To Node      : bounceCount\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|altpll_component\|pll\|clk\[0\] " "Launch Clock : PLL_inst\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL_inst\|altpll_component\|pll\|clk\[0\] " "Latch Clock  : PLL_inst\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.261     -0.261  R        clock network delay " "    -0.261     -0.261  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.120      0.141     uTco  bounceCount\[15\] " "    -0.120      0.141     uTco  bounceCount\[15\]" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bounceCount[15] } "NODE_NAME" } } { "Project2.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Project2.v" 110 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.120      0.000 RR  CELL  bounceCount\[15\]\|regout " "    -0.120      0.000 RR  CELL  bounceCount\[15\]\|regout" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bounceCount[15] } "NODE_NAME" } } { "Project2.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Project2.v" 110 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.033      0.153 RR    IC  bounceCount\[15\]~53\|datad " "     0.033      0.153 RR    IC  bounceCount\[15\]~53\|datad" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bounceCount[15]~53 } "NODE_NAME" } } { "Project2.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Project2.v" 110 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.092      0.059 RR  CELL  bounceCount\[15\]~53\|combout " "     0.092      0.059 RR  CELL  bounceCount\[15\]~53\|combout" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bounceCount[15]~53 } "NODE_NAME" } } { "Project2.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Project2.v" 110 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.092      0.000 RR    IC  bounceCount\[15\]\|datain " "     0.092      0.000 RR    IC  bounceCount\[15\]\|datain" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bounceCount[15] } "NODE_NAME" } } { "Project2.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Project2.v" 110 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.134      0.042 RR  CELL  bounceCount\[15\] " "     0.134      0.042 RR  CELL  bounceCount\[15\]" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bounceCount[15] } "NODE_NAME" } } { "Project2.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Project2.v" 110 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.261     -0.261  R        clock network delay " "    -0.261     -0.261  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.109      0.152      uTh  bounceCount\[15\] " "    -0.109      0.152      uTh  bounceCount\[15\]" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bounceCount[15] } "NODE_NAME" } } { "Project2.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Project2.v" 110 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.134 " "Data Arrival Time  :     0.134" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    -0.109 " "Data Required Time :    -0.109" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.243  " "Slack              :     0.243 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259905 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259905 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 2.009 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 2.009" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259909 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259909 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 2.009  " "Path #1: Hold slack is 2.009 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : DataMemory:dataMem\|hex\[1\] " "From Node    : DataMemory:dataMem\|hex\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : HEX0\[2\] " "To Node      : HEX0\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|altpll_component\|pll\|clk\[0\] " "Launch Clock : PLL_inst\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.277     -0.277  R        clock network delay " "    -0.277     -0.277  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.136      0.141     uTco  DataMemory:dataMem\|hex\[1\] " "    -0.136      0.141     uTco  DataMemory:dataMem\|hex\[1\]" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataMemory:dataMem|hex[1] } "NODE_NAME" } } { "DataMemory.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/DataMemory.v" 24 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.136      0.000 FF  CELL  dataMem\|hex\[1\]\|regout " "    -0.136      0.000 FF  CELL  dataMem\|hex\[1\]\|regout" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataMemory:dataMem|hex[1] } "NODE_NAME" } } { "DataMemory.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/DataMemory.v" 24 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.030      0.166 FF    IC  seg0\|dOut\[2\]~2\|datad " "     0.030      0.166 FF    IC  seg0\|dOut\[2\]~2\|datad" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SevenSeg:seg0|dOut[2]~2 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.089      0.059 FR  CELL  seg0\|dOut\[2\]~2\|combout " "     0.089      0.059 FR  CELL  seg0\|dOut\[2\]~2\|combout" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SevenSeg:seg0|dOut[2]~2 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.601      0.512 RR    IC  HEX0\[2\]\|datain " "     0.601      0.512 RR    IC  HEX0\[2\]\|datain" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[2] } "NODE_NAME" } } { "Project2.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Project2.v" 7 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.009      1.408 RF  CELL  HEX0\[2\] " "     2.009      1.408 RF  CELL  HEX0\[2\]" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[2] } "NODE_NAME" } } { "Project2.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Project2.v" 7 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  F  oExt  HEX0\[2\] " "     0.000      0.000  F  oExt  HEX0\[2\]" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[2] } "NODE_NAME" } } { "Project2.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Project2.v" 7 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.009 " "Data Arrival Time  :     2.009" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.000 " "Data Required Time :     0.000" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.009  " "Slack              :     2.009 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259909 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259909 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 50.000 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 50.000" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{Clock10\}\] " "Targets: \[get_clocks \{Clock10\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259912 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259912 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 50.000  " "Path #1: slack is 50.000 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : CLOCK_50\|combout " "Node             : CLOCK_50\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : Clock10 " "Clock            : Clock10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.571      0.571 RR  CELL  CLOCK_50\|combout " "     0.571      0.571 RR  CELL  CLOCK_50\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           source latency " "    50.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           CLOCK_50 " "    50.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.571      0.571 FF  CELL  CLOCK_50\|combout " "    50.571      0.571 FF  CELL  CLOCK_50\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    50.000 " "Actual Width     :    50.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    50.000 " "Slack            :    50.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259912 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259912 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 247.873 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 247.873" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL_inst\|altpll_component\|pll\|clk\[0\]\}\] " "Targets: \[get_clocks \{PLL_inst\|altpll_component\|pll\|clk\[0\]\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259922 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259922 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259922 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259922 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 247.873  " "Path #1: slack is 247.873 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259923 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : DataMemory:dataMem\|altsyncram:data_rtl_0\|altsyncram_j961:auto_generated\|ram_block1a0~porta_address_reg0 " "Node             : DataMemory:dataMem\|altsyncram:data_rtl_0\|altsyncram_j961:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259923 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL_inst\|altpll_component\|pll\|clk\[0\] (INVERTED) " "Clock            : PLL_inst\|altpll_component\|pll\|clk\[0\] (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259923 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259923 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259923 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259923 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259923 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259923 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259923 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000    250.000           launch edge time " "   250.000    250.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259923 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000      0.000           source latency " "   250.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259923 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000      0.000           CLOCK_50 " "   250.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259923 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.571      0.571 RR  CELL  CLOCK_50\|combout " "   250.571      0.571 RR  CELL  CLOCK_50\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259923 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   252.241      1.670 RR    IC  PLL_inst\|altpll_component\|pll\|inclk\[0\] " "   252.241      1.670 RR    IC  PLL_inst\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259923 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   248.056     -4.185 RR  CELL  PLL_inst\|altpll_component\|pll\|clk\[0\] " "   248.056     -4.185 RR  CELL  PLL_inst\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259923 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   248.698      0.642 FF    IC  PLL_inst\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "   248.698      0.642 FF    IC  PLL_inst\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259923 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   248.698      0.000 FF  CELL  PLL_inst\|altpll_component\|_clk0~clkctrl\|outclk " "   248.698      0.000 FF  CELL  PLL_inst\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259923 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   249.382      0.684 FF    IC  dataMem\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "   249.382      0.684 FF    IC  dataMem\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259923 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   249.809      0.427 FR  CELL  DataMemory:dataMem\|altsyncram:data_rtl_0\|altsyncram_j961:auto_generated\|ram_block1a0~porta_address_reg0 " "   249.809      0.427 FR  CELL  DataMemory:dataMem\|altsyncram:data_rtl_0\|altsyncram_j961:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259923 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259923 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259923 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259923 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259923 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259923 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.000    500.000           launch edge time " "   500.000    500.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259923 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.000      0.000           source latency " "   500.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259923 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.000      0.000           CLOCK_50 " "   500.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259923 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.571      0.571 RR  CELL  CLOCK_50\|combout " "   500.571      0.571 RR  CELL  CLOCK_50\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259923 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   502.241      1.670 RR    IC  PLL_inst\|altpll_component\|pll\|inclk\[0\] " "   502.241      1.670 RR    IC  PLL_inst\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259923 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   498.056     -4.185 RR  CELL  PLL_inst\|altpll_component\|pll\|clk\[0\] " "   498.056     -4.185 RR  CELL  PLL_inst\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259923 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   498.698      0.642 RR    IC  PLL_inst\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "   498.698      0.642 RR    IC  PLL_inst\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259923 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   498.698      0.000 RR  CELL  PLL_inst\|altpll_component\|_clk0~clkctrl\|outclk " "   498.698      0.000 RR  CELL  PLL_inst\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259923 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   499.382      0.684 RR    IC  dataMem\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "   499.382      0.684 RR    IC  dataMem\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259923 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   499.809      0.427 RF  CELL  DataMemory:dataMem\|altsyncram:data_rtl_0\|altsyncram_j961:auto_generated\|ram_block1a0~porta_address_reg0 " "   499.809      0.427 RF  CELL  DataMemory:dataMem\|altsyncram:data_rtl_0\|altsyncram_j961:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259923 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259923 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.127 " "Required Width   :     2.127" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259923 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :   250.000 " "Actual Width     :   250.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259923 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :   247.873 " "Slack            :   247.873" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259923 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259923 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259923 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445827259923 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1445827260269 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1445827260269 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "526 " "Peak virtual memory: 526 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1445827261460 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 25 22:41:01 2015 " "Processing ended: Sun Oct 25 22:41:01 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1445827261460 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1445827261460 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1445827261460 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1445827261460 ""}
