Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,13
design__inferred_latch__count,0
design__instance__count,14040
design__instance__area,54542.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,23
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.002343217609450221
power__switching__total,0.0013945229584351182
power__leakage__total,8.646544813473156E-8
power__total,0.0037378270644694567
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.4383788733878312
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.43744262228468583
timing__hold__ws__corner:nom_tt_025C_1v80,0.3063266393914468
timing__setup__ws__corner:nom_tt_025C_1v80,16.82377840214255
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.306327
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,21.416471
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,136
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,23
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.5886091780585729
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.5847498206712208
timing__hold__ws__corner:nom_ss_100C_1v60,0.8303562517048863
timing__setup__ws__corner:nom_ss_100C_1v60,14.437351278682751
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.830356
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,16.721889
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,23
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.3769637764192842
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.377728164993357
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11134149473104792
timing__setup__ws__corner:nom_ff_n40C_1v95,17.797213095880306
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.111341
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,22.698698
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,146
design__max_fanout_violation__count,23
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.37472878638520146
clock__skew__worst_setup,0.37369389196352826
timing__hold__ws,0.10728473968433472
timing__setup__ws,14.282954778727548
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.107285
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,16.475893
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 850.0 850.0
design__core__bbox,5.52 10.88 844.1 837.76
design__io,1027
design__die__area,722500
design__core__area,693405
design__instance__count__stdcell,14040
design__instance__area__stdcell,54542.3
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.0786587
design__instance__utilization__stdcell,0.0786587
design__instance__count__class:buffer,256
design__instance__count__class:inverter,3
design__instance__count__class:sequential_cell,545
design__instance__count__class:multi_input_combinational_cell,1370
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,58022
design__instance__count__class:tap_cell,9792
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
floorplan__design__io,1025
design__io__hpwl,461350136
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,275199
design__violations,0
design__instance__count__class:timing_repair_buffer,1402
design__instance__count__class:clock_buffer,262
design__instance__count__class:clock_inverter,39
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,215
antenna__violating__nets,29
antenna__violating__pins,30
route__antenna_violation__count,29
antenna_diodes_count,371
design__instance__count__class:antenna_cell,371
route__net,4254
route__net__special,2
route__drc_errors__iter:1,1000
route__wirelength__iter:1,284192
route__drc_errors__iter:2,251
route__wirelength__iter:2,283701
route__drc_errors__iter:3,189
route__wirelength__iter:3,283671
route__drc_errors__iter:4,2
route__wirelength__iter:4,283710
route__drc_errors__iter:5,0
route__wirelength__iter:5,283708
route__drc_errors,0
route__wirelength,283708
route__vias,23301
route__vias__singlecut,23301
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,1219.18
timing__unannotated_net__count__corner:nom_tt_025C_1v80,137
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,137
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,137
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,23
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.43477742081639364
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.4322383406872658
timing__hold__ws__corner:min_tt_025C_1v80,0.3014185653053741
timing__setup__ws__corner:min_tt_025C_1v80,16.95614363577401
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.301419
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,21.451426
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,137
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,73
design__max_fanout_violation__count__corner:min_ss_100C_1v60,23
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.5822635871595598
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.576335662174223
timing__hold__ws__corner:min_ss_100C_1v60,0.8213185919396252
timing__setup__ws__corner:min_ss_100C_1v60,14.674404329248194
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.821319
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,16.836395
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,137
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,23
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.37472878638520146
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.37369389196352826
timing__hold__ws__corner:min_ff_n40C_1v95,0.10728473968433472
timing__setup__ws__corner:min_ff_n40C_1v95,17.88617304891343
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.107285
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,22.721819
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,137
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,23
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.442679544439953
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.444607557799045
timing__hold__ws__corner:max_tt_025C_1v80,0.31048287042397976
timing__setup__ws__corner:max_tt_025C_1v80,16.7341203408518
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.310483
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,21.386120
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,137
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,146
design__max_fanout_violation__count__corner:max_ss_100C_1v60,23
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.5969718222057712
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.5962435158810192
timing__hold__ws__corner:max_ss_100C_1v60,0.8377250241723315
timing__setup__ws__corner:max_ss_100C_1v60,14.282954778727548
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.837725
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,16.475893
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,137
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,23
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.3795649735283966
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.38575896346910954
timing__hold__ws__corner:max_ff_n40C_1v95,0.11472045860205819
timing__setup__ws__corner:max_ff_n40C_1v95,17.73680097442057
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.114720
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,22.678392
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,137
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,137
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79985
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000147906
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000168358
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000900451
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000168358
design_powergrid__voltage__worst,0.000168358
design_powergrid__voltage__worst__net:VPWR,1.79985
design_powergrid__drop__worst,0.000168358
design_powergrid__drop__worst__net:VPWR,0.000147906
design_powergrid__voltage__worst__net:VGND,0.000168358
design_powergrid__drop__worst__net:VGND,0.000168358
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00000874999999999999923346906405274836515673086978495121002197265625
ir__drop__worst,0.00014799999999999999245568760297686594640254043042659759521484375
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
