From 82b7ad400ba69eb9c21ab9c79a87d8631328691c Mon Sep 17 00:00:00 2001
From: Sivasubramaniyan Padmanaban <sivasubramaniyan.padmanaban@analog.com>
Date: Mon, 23 Oct 2023 19:13:14 +0530
Subject: [PATCH] drivers: media: i2c: adsd3500.c: Added RAW16 and RAW8
 resolutions

Signed-off-by: Sivasubramaniyan Padmanaban <sivasubramaniyan.padmanaban@analog.com>
---
 drivers/media/i2c/adsd3500.c      | 121 +++++++++++++++++++++++++++++-
 drivers/media/i2c/adsd3500_regs.h |   3 +
 2 files changed, 123 insertions(+), 1 deletion(-)

diff --git a/drivers/media/i2c/adsd3500.c b/drivers/media/i2c/adsd3500.c
index 1ac43ad748c3..5302ae3f1c48 100644
--- a/drivers/media/i2c/adsd3500.c
+++ b/drivers/media/i2c/adsd3500.c
@@ -392,7 +392,126 @@ static const struct adsd3500_mode_info adsd3500_mode_info_data[] = {
 		.pixel_rate = 488000000,
 		.code = MEDIA_BUS_FMT_SBGGR8_1X8,
 		.link_freq_idx = 0 /* an index in link_freq_tbl[] */
-	}
+	},
+	{ //RAW8 ADSD3030
+		.width = 1280,
+		.height = 320,
+		.pixel_rate = 488000000,
+		.code = MEDIA_BUS_FMT_SBGGR8_1X8,
+		.link_freq_idx = 0 /* an index in link_freq_tbl[] */
+	},
+	{ //RAW8 ADSD3030
+		.width =  256,
+		.height = 320,
+		.pixel_rate = 488000000,
+		.code = MEDIA_BUS_FMT_SBGGR8_1X8,
+		.link_freq_idx = 0 /* an index in link_freq_tbl[] */
+	},
+	{ //RAW8 ADSD3030
+		.width =  512,
+		.height = 320,
+		.pixel_rate = 488000000,
+		.code = MEDIA_BUS_FMT_SBGGR8_1X8,
+		.link_freq_idx = 0 /* an index in link_freq_tbl[] */
+	},
+	{ //RAW8 ADSD3030
+		.width =  768,
+		.height = 320,
+		.pixel_rate = 488000000,
+		.code = MEDIA_BUS_FMT_SBGGR8_1X8,
+		.link_freq_idx = 0 /* an index in link_freq_tbl[] */
+	},
+	{ //RAW8  ADSD3030
+		.width = 1024,
+		.height = 320,
+		.pixel_rate = 488000000,
+		.code = MEDIA_BUS_FMT_SBGGR8_1X8,
+		.link_freq_idx = 0 /* an index in link_freq_tbl[] */
+	},
+	{ //RAW8  ADSD3030
+		.width = 1280,
+		.height = 320,
+		.pixel_rate = 488000000,
+		.code = MEDIA_BUS_FMT_SBGGR8_1X8,
+		.link_freq_idx = 0 /* an index in link_freq_tbl[] */
+	},
+	{ //RAW16 MP 3 phase + 1 AB
+		.width = 2048,
+		.height = 4096,
+		.pixel_rate = 488000000,
+		.code = MEDIA_BUS_FMT_SBGGR16_1X16,
+		.link_freq_idx = 0 /* an index in link_freq_tbl[] */
+	},
+	{ //RAW16 MP 3 phase
+		.width = 2048,
+		.height = 3072,
+		.pixel_rate = 488000000,
+		.code = MEDIA_BUS_FMT_SBGGR16_1X16,
+		.link_freq_idx = 0 /* an index in link_freq_tbl[] */
+	},
+	{ //RAW16 QMP 3 phase + 1 AB
+		.width = 1024,
+		.height = 2048,
+		.pixel_rate = 488000000,
+		.code = MEDIA_BUS_FMT_SBGGR16_1X16,
+		.link_freq_idx = 0 /* an index in link_freq_tbl[] */
+	},
+	{ //RAW16 QMP 3 phase + 3 AB
+		.width = 3072,
+		.height = 3072,
+		.pixel_rate = 488000000,
+		.code = MEDIA_BUS_FMT_SBGGR16_1X16,
+		.link_freq_idx = 0 /* an index in link_freq_tbl[] */
+	},
+	{ //RAW16 QMP 3 phase
+		.width = 1024,
+		.height = 1536,
+		.pixel_rate = 488000000,
+		.code = MEDIA_BUS_FMT_SBGGR16_1X16,
+		.link_freq_idx = 0 /* an index in link_freq_tbl[] */
+	},
+	{ //RAW16 VGA 3 phase + 1 AB
+		.width = 1024,
+		.height = 2560,
+		.pixel_rate = 488000000,
+		.code = MEDIA_BUS_FMT_SBGGR16_1X16,
+		.link_freq_idx = 0 /* an index in link_freq_tbl[] */
+	},
+	{ //RAW16 VGA 3 phase + 3 AB
+		.width = 3072,
+		.height = 3840,
+		.pixel_rate = 488000000,
+		.code = MEDIA_BUS_FMT_SBGGR16_1X16,
+		.link_freq_idx = 0 /* an index in link_freq_tbl[] */
+	},
+	{ //RAW16 VGA 3 phase
+		.width = 1024,
+		.height = 1920,
+		.pixel_rate = 488000000,
+		.code = MEDIA_BUS_FMT_SBGGR16_1X16,
+		.link_freq_idx = 0 /* an index in link_freq_tbl[] */
+	},
+	{ //RAW16 QVGA 3 phase + 1 AB
+		.width = 512,
+		.height = 1920,
+		.pixel_rate = 488000000,
+		.code = MEDIA_BUS_FMT_SBGGR16_1X16,
+		.link_freq_idx = 0 /* an index in link_freq_tbl[] */
+	},
+	{ //RAW16 QVGA 3 phase + 3 AB
+		.width = 1536,
+		.height = 1920,
+		.pixel_rate = 488000000,
+		.code = MEDIA_BUS_FMT_SBGGR16_1X16,
+		.link_freq_idx = 0 /* an index in link_freq_tbl[] */
+	},
+	{ //RAW16 QVGA 3 phase
+		.width = 512,
+		.height = 1280,
+		.pixel_rate = 488000000,
+		.code = MEDIA_BUS_FMT_SBGGR16_1X16,
+		.link_freq_idx = 0 /* an index in link_freq_tbl[] */
+	},
 };
 
 static bool adsd3500_regmap_accessible_reg(struct device *dev, unsigned int reg)
diff --git a/drivers/media/i2c/adsd3500_regs.h b/drivers/media/i2c/adsd3500_regs.h
index db09c27b1688..c81c9e7c66b3 100644
--- a/drivers/media/i2c/adsd3500_regs.h
+++ b/drivers/media/i2c/adsd3500_regs.h
@@ -58,5 +58,8 @@
 #define ADSD3500_CHIP_ID					0x5931
 #define USER_TASK 				_IOW('A',1,int32_t*)
 #define SIGETX 					44
+#define ADSD3500_FIRMWARE			"adi/adsd3500-fw.bin"
+#define HEADER_SIZE_IN_BYTES             	16
+#define PAYLOAD_MAX_CHUNK_SIZE			2048
 
 #endif
-- 
2.28.0

