Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Mar 13 09:37:53 2025
| Host         : PC-077 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rp_top_timing_summary_routed.rpt -pb rp_top_timing_summary_routed.pb -rpx rp_top_timing_summary_routed.rpx -warn_on_violation
| Design       : rp_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.544        0.000                      0                  202        0.167        0.000                      0                  202        9.500        0.000                       0                   112  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                15.544        0.000                      0                  202        0.167        0.000                      0                  202        9.500        0.000                       0                   112  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       15.544ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.544ns  (required time - arrival time)
  Source:                 ce_gen_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 0.704ns (17.868%)  route 3.236ns (82.132%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 24.918 - 20.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.737     5.371    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X37Y58         FDRE                                         r  ce_gen_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.456     5.827 r  ce_gen_i/cnt_reg[0]/Q
                         net (fo=3, routed)           1.773     7.600    ce_gen_i/cnt[0]
    SLICE_X37Y58         LUT3 (Prop_lut3_I2_O)        0.124     7.724 f  ce_gen_i/cnt[18]_i_4/O
                         net (fo=1, routed)           0.807     8.532    ce_gen_i/cnt[18]_i_4_n_0
    SLICE_X37Y58         LUT5 (Prop_lut5_I2_O)        0.124     8.656 r  ce_gen_i/cnt[18]_i_1/O
                         net (fo=19, routed)          0.656     9.311    ce_gen_i/cnt[18]_i_1_n_0
    SLICE_X36Y60         FDRE                                         r  ce_gen_i/cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.560    24.918    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X36Y60         FDRE                                         r  ce_gen_i/cnt_reg[17]/C
                         clock pessimism              0.428    25.345    
                         clock uncertainty           -0.061    25.284    
    SLICE_X36Y60         FDRE (Setup_fdre_C_R)       -0.429    24.855    ce_gen_i/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         24.855    
                         arrival time                          -9.311    
  -------------------------------------------------------------------
                         slack                                 15.544    

Slack (MET) :             15.544ns  (required time - arrival time)
  Source:                 ce_gen_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 0.704ns (17.868%)  route 3.236ns (82.132%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 24.918 - 20.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.737     5.371    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X37Y58         FDRE                                         r  ce_gen_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.456     5.827 r  ce_gen_i/cnt_reg[0]/Q
                         net (fo=3, routed)           1.773     7.600    ce_gen_i/cnt[0]
    SLICE_X37Y58         LUT3 (Prop_lut3_I2_O)        0.124     7.724 f  ce_gen_i/cnt[18]_i_4/O
                         net (fo=1, routed)           0.807     8.532    ce_gen_i/cnt[18]_i_4_n_0
    SLICE_X37Y58         LUT5 (Prop_lut5_I2_O)        0.124     8.656 r  ce_gen_i/cnt[18]_i_1/O
                         net (fo=19, routed)          0.656     9.311    ce_gen_i/cnt[18]_i_1_n_0
    SLICE_X36Y60         FDRE                                         r  ce_gen_i/cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.560    24.918    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X36Y60         FDRE                                         r  ce_gen_i/cnt_reg[18]/C
                         clock pessimism              0.428    25.345    
                         clock uncertainty           -0.061    25.284    
    SLICE_X36Y60         FDRE (Setup_fdre_C_R)       -0.429    24.855    ce_gen_i/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         24.855    
                         arrival time                          -9.311    
  -------------------------------------------------------------------
                         slack                                 15.544    

Slack (MET) :             15.564ns  (required time - arrival time)
  Source:                 ce_gen_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.923ns  (logic 0.704ns (17.944%)  route 3.219ns (82.056%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 24.919 - 20.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.737     5.371    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X37Y58         FDRE                                         r  ce_gen_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.456     5.827 r  ce_gen_i/cnt_reg[0]/Q
                         net (fo=3, routed)           1.773     7.600    ce_gen_i/cnt[0]
    SLICE_X37Y58         LUT3 (Prop_lut3_I2_O)        0.124     7.724 f  ce_gen_i/cnt[18]_i_4/O
                         net (fo=1, routed)           0.807     8.532    ce_gen_i/cnt[18]_i_4_n_0
    SLICE_X37Y58         LUT5 (Prop_lut5_I2_O)        0.124     8.656 r  ce_gen_i/cnt[18]_i_1/O
                         net (fo=19, routed)          0.639     9.294    ce_gen_i/cnt[18]_i_1_n_0
    SLICE_X36Y58         FDRE                                         r  ce_gen_i/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.561    24.919    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X36Y58         FDRE                                         r  ce_gen_i/cnt_reg[10]/C
                         clock pessimism              0.431    25.349    
                         clock uncertainty           -0.061    25.288    
    SLICE_X36Y58         FDRE (Setup_fdre_C_R)       -0.429    24.859    ce_gen_i/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         24.859    
                         arrival time                          -9.294    
  -------------------------------------------------------------------
                         slack                                 15.564    

Slack (MET) :             15.564ns  (required time - arrival time)
  Source:                 ce_gen_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.923ns  (logic 0.704ns (17.944%)  route 3.219ns (82.056%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 24.919 - 20.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.737     5.371    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X37Y58         FDRE                                         r  ce_gen_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.456     5.827 r  ce_gen_i/cnt_reg[0]/Q
                         net (fo=3, routed)           1.773     7.600    ce_gen_i/cnt[0]
    SLICE_X37Y58         LUT3 (Prop_lut3_I2_O)        0.124     7.724 f  ce_gen_i/cnt[18]_i_4/O
                         net (fo=1, routed)           0.807     8.532    ce_gen_i/cnt[18]_i_4_n_0
    SLICE_X37Y58         LUT5 (Prop_lut5_I2_O)        0.124     8.656 r  ce_gen_i/cnt[18]_i_1/O
                         net (fo=19, routed)          0.639     9.294    ce_gen_i/cnt[18]_i_1_n_0
    SLICE_X36Y58         FDRE                                         r  ce_gen_i/cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.561    24.919    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X36Y58         FDRE                                         r  ce_gen_i/cnt_reg[11]/C
                         clock pessimism              0.431    25.349    
                         clock uncertainty           -0.061    25.288    
    SLICE_X36Y58         FDRE (Setup_fdre_C_R)       -0.429    24.859    ce_gen_i/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         24.859    
                         arrival time                          -9.294    
  -------------------------------------------------------------------
                         slack                                 15.564    

Slack (MET) :             15.564ns  (required time - arrival time)
  Source:                 ce_gen_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.923ns  (logic 0.704ns (17.944%)  route 3.219ns (82.056%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 24.919 - 20.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.737     5.371    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X37Y58         FDRE                                         r  ce_gen_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.456     5.827 r  ce_gen_i/cnt_reg[0]/Q
                         net (fo=3, routed)           1.773     7.600    ce_gen_i/cnt[0]
    SLICE_X37Y58         LUT3 (Prop_lut3_I2_O)        0.124     7.724 f  ce_gen_i/cnt[18]_i_4/O
                         net (fo=1, routed)           0.807     8.532    ce_gen_i/cnt[18]_i_4_n_0
    SLICE_X37Y58         LUT5 (Prop_lut5_I2_O)        0.124     8.656 r  ce_gen_i/cnt[18]_i_1/O
                         net (fo=19, routed)          0.639     9.294    ce_gen_i/cnt[18]_i_1_n_0
    SLICE_X36Y58         FDRE                                         r  ce_gen_i/cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.561    24.919    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X36Y58         FDRE                                         r  ce_gen_i/cnt_reg[12]/C
                         clock pessimism              0.431    25.349    
                         clock uncertainty           -0.061    25.288    
    SLICE_X36Y58         FDRE (Setup_fdre_C_R)       -0.429    24.859    ce_gen_i/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         24.859    
                         arrival time                          -9.294    
  -------------------------------------------------------------------
                         slack                                 15.564    

Slack (MET) :             15.564ns  (required time - arrival time)
  Source:                 ce_gen_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.923ns  (logic 0.704ns (17.944%)  route 3.219ns (82.056%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 24.919 - 20.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.737     5.371    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X37Y58         FDRE                                         r  ce_gen_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.456     5.827 r  ce_gen_i/cnt_reg[0]/Q
                         net (fo=3, routed)           1.773     7.600    ce_gen_i/cnt[0]
    SLICE_X37Y58         LUT3 (Prop_lut3_I2_O)        0.124     7.724 f  ce_gen_i/cnt[18]_i_4/O
                         net (fo=1, routed)           0.807     8.532    ce_gen_i/cnt[18]_i_4_n_0
    SLICE_X37Y58         LUT5 (Prop_lut5_I2_O)        0.124     8.656 r  ce_gen_i/cnt[18]_i_1/O
                         net (fo=19, routed)          0.639     9.294    ce_gen_i/cnt[18]_i_1_n_0
    SLICE_X36Y58         FDRE                                         r  ce_gen_i/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.561    24.919    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X36Y58         FDRE                                         r  ce_gen_i/cnt_reg[9]/C
                         clock pessimism              0.431    25.349    
                         clock uncertainty           -0.061    25.288    
    SLICE_X36Y58         FDRE (Setup_fdre_C_R)       -0.429    24.859    ce_gen_i/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         24.859    
                         arrival time                          -9.294    
  -------------------------------------------------------------------
                         slack                                 15.564    

Slack (MET) :             15.674ns  (required time - arrival time)
  Source:                 ce_gen_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.812ns  (logic 0.704ns (18.469%)  route 3.108ns (81.531%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 24.920 - 20.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.737     5.371    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X37Y58         FDRE                                         r  ce_gen_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.456     5.827 r  ce_gen_i/cnt_reg[0]/Q
                         net (fo=3, routed)           1.773     7.600    ce_gen_i/cnt[0]
    SLICE_X37Y58         LUT3 (Prop_lut3_I2_O)        0.124     7.724 f  ce_gen_i/cnt[18]_i_4/O
                         net (fo=1, routed)           0.807     8.532    ce_gen_i/cnt[18]_i_4_n_0
    SLICE_X37Y58         LUT5 (Prop_lut5_I2_O)        0.124     8.656 r  ce_gen_i/cnt[18]_i_1/O
                         net (fo=19, routed)          0.527     9.183    ce_gen_i/cnt[18]_i_1_n_0
    SLICE_X36Y56         FDRE                                         r  ce_gen_i/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.562    24.920    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X36Y56         FDRE                                         r  ce_gen_i/cnt_reg[1]/C
                         clock pessimism              0.428    25.347    
                         clock uncertainty           -0.061    25.286    
    SLICE_X36Y56         FDRE (Setup_fdre_C_R)       -0.429    24.857    ce_gen_i/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         24.857    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                 15.674    

Slack (MET) :             15.674ns  (required time - arrival time)
  Source:                 ce_gen_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.812ns  (logic 0.704ns (18.469%)  route 3.108ns (81.531%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 24.920 - 20.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.737     5.371    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X37Y58         FDRE                                         r  ce_gen_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.456     5.827 r  ce_gen_i/cnt_reg[0]/Q
                         net (fo=3, routed)           1.773     7.600    ce_gen_i/cnt[0]
    SLICE_X37Y58         LUT3 (Prop_lut3_I2_O)        0.124     7.724 f  ce_gen_i/cnt[18]_i_4/O
                         net (fo=1, routed)           0.807     8.532    ce_gen_i/cnt[18]_i_4_n_0
    SLICE_X37Y58         LUT5 (Prop_lut5_I2_O)        0.124     8.656 r  ce_gen_i/cnt[18]_i_1/O
                         net (fo=19, routed)          0.527     9.183    ce_gen_i/cnt[18]_i_1_n_0
    SLICE_X36Y56         FDRE                                         r  ce_gen_i/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.562    24.920    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X36Y56         FDRE                                         r  ce_gen_i/cnt_reg[2]/C
                         clock pessimism              0.428    25.347    
                         clock uncertainty           -0.061    25.286    
    SLICE_X36Y56         FDRE (Setup_fdre_C_R)       -0.429    24.857    ce_gen_i/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         24.857    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                 15.674    

Slack (MET) :             15.674ns  (required time - arrival time)
  Source:                 ce_gen_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.812ns  (logic 0.704ns (18.469%)  route 3.108ns (81.531%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 24.920 - 20.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.737     5.371    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X37Y58         FDRE                                         r  ce_gen_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.456     5.827 r  ce_gen_i/cnt_reg[0]/Q
                         net (fo=3, routed)           1.773     7.600    ce_gen_i/cnt[0]
    SLICE_X37Y58         LUT3 (Prop_lut3_I2_O)        0.124     7.724 f  ce_gen_i/cnt[18]_i_4/O
                         net (fo=1, routed)           0.807     8.532    ce_gen_i/cnt[18]_i_4_n_0
    SLICE_X37Y58         LUT5 (Prop_lut5_I2_O)        0.124     8.656 r  ce_gen_i/cnt[18]_i_1/O
                         net (fo=19, routed)          0.527     9.183    ce_gen_i/cnt[18]_i_1_n_0
    SLICE_X36Y56         FDRE                                         r  ce_gen_i/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.562    24.920    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X36Y56         FDRE                                         r  ce_gen_i/cnt_reg[3]/C
                         clock pessimism              0.428    25.347    
                         clock uncertainty           -0.061    25.286    
    SLICE_X36Y56         FDRE (Setup_fdre_C_R)       -0.429    24.857    ce_gen_i/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         24.857    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                 15.674    

Slack (MET) :             15.674ns  (required time - arrival time)
  Source:                 ce_gen_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.812ns  (logic 0.704ns (18.469%)  route 3.108ns (81.531%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 24.920 - 20.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.737     5.371    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X37Y58         FDRE                                         r  ce_gen_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.456     5.827 r  ce_gen_i/cnt_reg[0]/Q
                         net (fo=3, routed)           1.773     7.600    ce_gen_i/cnt[0]
    SLICE_X37Y58         LUT3 (Prop_lut3_I2_O)        0.124     7.724 f  ce_gen_i/cnt[18]_i_4/O
                         net (fo=1, routed)           0.807     8.532    ce_gen_i/cnt[18]_i_4_n_0
    SLICE_X37Y58         LUT5 (Prop_lut5_I2_O)        0.124     8.656 r  ce_gen_i/cnt[18]_i_1/O
                         net (fo=19, routed)          0.527     9.183    ce_gen_i/cnt[18]_i_1_n_0
    SLICE_X36Y56         FDRE                                         r  ce_gen_i/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.562    24.920    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X36Y56         FDRE                                         r  ce_gen_i/cnt_reg[4]/C
                         clock pessimism              0.428    25.347    
                         clock uncertainty           -0.061    25.286    
    SLICE_X36Y56         FDRE (Setup_fdre_C_R)       -0.429    24.857    ce_gen_i/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         24.857    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                 15.674    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 seg_disp_driver_i/cnt_clk_en_seg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/clk_en_seg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.121%)  route 0.062ns (22.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.585     1.463    seg_disp_driver_i/CLK
    SLICE_X38Y57         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDRE (Prop_fdre_C_Q)         0.164     1.627 f  seg_disp_driver_i/cnt_clk_en_seg_reg[3]/Q
                         net (fo=2, routed)           0.062     1.689    seg_disp_driver_i/cnt_clk_en_seg_reg_n_0_[3]
    SLICE_X39Y57         LUT6 (Prop_lut6_I1_O)        0.045     1.734 r  seg_disp_driver_i/cnt_clk_en_seg[13]_i_1/O
                         net (fo=14, routed)          0.000     1.734    seg_disp_driver_i/cnt_clk_en_seg[13]_i_1_n_0
    SLICE_X39Y57         FDRE                                         r  seg_disp_driver_i/clk_en_seg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.855     1.980    seg_disp_driver_i/CLK
    SLICE_X39Y57         FDRE                                         r  seg_disp_driver_i/clk_en_seg_reg/C
                         clock pessimism             -0.504     1.476    
    SLICE_X39Y57         FDRE (Hold_fdre_C_D)         0.091     1.567    seg_disp_driver_i/clk_en_seg_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 stopwatch_fsm_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stopwatch_fsm_i/FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.755%)  route 0.120ns (39.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.588     1.466    stopwatch_fsm_i/CLK_IBUF_BUFG
    SLICE_X41Y55         FDRE                                         r  stopwatch_fsm_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  stopwatch_fsm_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=4, routed)           0.120     1.727    stopwatch_fsm_i/cnt_reset_c
    SLICE_X42Y55         LUT6 (Prop_lut6_I2_O)        0.045     1.772 r  stopwatch_fsm_i/FSM_onehot_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.772    stopwatch_fsm_i/FSM_onehot_current_state[1]_i_1_n_0
    SLICE_X42Y55         FDRE                                         r  stopwatch_fsm_i/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.858     1.983    stopwatch_fsm_i/CLK_IBUF_BUFG
    SLICE_X42Y55         FDRE                                         r  stopwatch_fsm_i/FSM_onehot_current_state_reg[1]/C
                         clock pessimism             -0.501     1.482    
    SLICE_X42Y55         FDRE (Hold_fdre_C_D)         0.121     1.603    stopwatch_fsm_i/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 gen_btn_in[0].btn_in_i/debouncer_i/input_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_btn_in[0].btn_in_i/debouncer_i/BTN_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.588     1.466    gen_btn_in[0].btn_in_i/debouncer_i/CLK_IBUF_BUFG
    SLICE_X43Y55         FDRE                                         r  gen_btn_in[0].btn_in_i/debouncer_i/input_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  gen_btn_in[0].btn_in_i/debouncer_i/input_state_reg/Q
                         net (fo=5, routed)           0.122     1.730    gen_btn_in[0].btn_in_i/debouncer_i/input_state
    SLICE_X42Y55         LUT5 (Prop_lut5_I3_O)        0.045     1.775 r  gen_btn_in[0].btn_in_i/debouncer_i/BTN_OUT_i_1/O
                         net (fo=1, routed)           0.000     1.775    gen_btn_in[0].btn_in_i/debouncer_i/BTN_OUT_i_1_n_0
    SLICE_X42Y55         FDRE                                         r  gen_btn_in[0].btn_in_i/debouncer_i/BTN_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.858     1.983    gen_btn_in[0].btn_in_i/debouncer_i/CLK_IBUF_BUFG
    SLICE_X42Y55         FDRE                                         r  gen_btn_in[0].btn_in_i/debouncer_i/BTN_OUT_reg/C
                         clock pessimism             -0.504     1.479    
    SLICE_X42Y55         FDRE (Hold_fdre_C_D)         0.120     1.599    gen_btn_in[0].btn_in_i/debouncer_i/BTN_OUT_reg
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 gen_btn_in[3].btn_in_i/edge_detector_i/sig_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stopwatch_fsm_i/FSM_onehot_current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.111%)  route 0.095ns (33.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.588     1.466    gen_btn_in[3].btn_in_i/edge_detector_i/CLK_IBUF_BUFG
    SLICE_X40Y55         FDRE                                         r  gen_btn_in[3].btn_in_i/edge_detector_i/sig_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  gen_btn_in[3].btn_in_i/edge_detector_i/sig_ff_reg/Q
                         net (fo=5, routed)           0.095     1.702    stopwatch_fsm_i/sig_ff_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I4_O)        0.045     1.747 r  stopwatch_fsm_i/FSM_onehot_current_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.747    stopwatch_fsm_i/FSM_onehot_current_state[3]_i_1_n_0
    SLICE_X41Y55         FDRE                                         r  stopwatch_fsm_i/FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.858     1.983    stopwatch_fsm_i/CLK_IBUF_BUFG
    SLICE_X41Y55         FDRE                                         r  stopwatch_fsm_i/FSM_onehot_current_state_reg[3]/C
                         clock pessimism             -0.504     1.479    
    SLICE_X41Y55         FDRE (Hold_fdre_C_D)         0.092     1.571    stopwatch_fsm_i/FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 stopwatch_fsm_i/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stopwatch_fsm_i/disp_enable_REG_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.190ns (56.026%)  route 0.149ns (43.974%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.588     1.466    stopwatch_fsm_i/CLK_IBUF_BUFG
    SLICE_X40Y55         FDRE                                         r  stopwatch_fsm_i/FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  stopwatch_fsm_i/FSM_onehot_current_state_reg[4]/Q
                         net (fo=3, routed)           0.149     1.756    stopwatch_fsm_i/FSM_onehot_current_state_reg_n_0_[4]
    SLICE_X42Y55         LUT4 (Prop_lut4_I0_O)        0.049     1.805 r  stopwatch_fsm_i/disp_enable_REG_i_1/O
                         net (fo=1, routed)           0.000     1.805    stopwatch_fsm_i/disp_enable_c
    SLICE_X42Y55         FDRE                                         r  stopwatch_fsm_i/disp_enable_REG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.858     1.983    stopwatch_fsm_i/CLK_IBUF_BUFG
    SLICE_X42Y55         FDRE                                         r  stopwatch_fsm_i/disp_enable_REG_reg/C
                         clock pessimism             -0.501     1.482    
    SLICE_X42Y55         FDRE (Hold_fdre_C_D)         0.131     1.613    stopwatch_fsm_i/disp_enable_REG_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 bcd_counter_i/cnt_2_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bcd_counter_i/CNT_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.638%)  route 0.143ns (50.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.587     1.465    bcd_counter_i/CLK_IBUF_BUFG
    SLICE_X40Y59         FDRE                                         r  bcd_counter_i/cnt_2_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  bcd_counter_i/cnt_2_reg_reg[2]/Q
                         net (fo=6, routed)           0.143     1.749    bcd_counter_i/cnt_2_reg_reg_n_0_[2]
    SLICE_X41Y57         FDRE                                         r  bcd_counter_i/CNT_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.857     1.982    bcd_counter_i/CLK_IBUF_BUFG
    SLICE_X41Y57         FDRE                                         r  bcd_counter_i/CNT_2_reg[2]/C
                         clock pessimism             -0.501     1.481    
    SLICE_X41Y57         FDRE (Hold_fdre_C_D)         0.075     1.556    bcd_counter_i/CNT_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 stopwatch_fsm_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stopwatch_fsm_i/cnt_reset_REG_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.582%)  route 0.122ns (46.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.588     1.466    stopwatch_fsm_i/CLK_IBUF_BUFG
    SLICE_X41Y55         FDRE                                         r  stopwatch_fsm_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  stopwatch_fsm_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=4, routed)           0.122     1.729    stopwatch_fsm_i/cnt_reset_c
    SLICE_X42Y55         FDRE                                         r  stopwatch_fsm_i/cnt_reset_REG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.858     1.983    stopwatch_fsm_i/CLK_IBUF_BUFG
    SLICE_X42Y55         FDRE                                         r  stopwatch_fsm_i/cnt_reset_REG_reg/C
                         clock pessimism             -0.501     1.482    
    SLICE_X42Y55         FDRE (Hold_fdre_C_D)         0.053     1.535    stopwatch_fsm_i/cnt_reset_REG_reg
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 gen_btn_in[0].btn_in_i/debouncer_i/BTN_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_btn_in[0].btn_in_i/edge_detector_i/sig_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.163%)  route 0.118ns (41.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.588     1.466    gen_btn_in[0].btn_in_i/debouncer_i/CLK_IBUF_BUFG
    SLICE_X42Y55         FDRE                                         r  gen_btn_in[0].btn_in_i/debouncer_i/BTN_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  gen_btn_in[0].btn_in_i/debouncer_i/BTN_OUT_reg/Q
                         net (fo=7, routed)           0.118     1.748    gen_btn_in[0].btn_in_i/edge_detector_i/sig_ff_reg_1
    SLICE_X40Y55         FDRE                                         r  gen_btn_in[0].btn_in_i/edge_detector_i/sig_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.858     1.983    gen_btn_in[0].btn_in_i/edge_detector_i/CLK_IBUF_BUFG
    SLICE_X40Y55         FDRE                                         r  gen_btn_in[0].btn_in_i/edge_detector_i/sig_ff_reg/C
                         clock pessimism             -0.501     1.482    
    SLICE_X40Y55         FDRE (Hold_fdre_C_D)         0.070     1.552    gen_btn_in[0].btn_in_i/edge_detector_i/sig_ff_reg
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 bcd_counter_i/cnt_3_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bcd_counter_i/CNT_3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.587     1.465    bcd_counter_i/CLK_IBUF_BUFG
    SLICE_X42Y59         FDRE                                         r  bcd_counter_i/cnt_3_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  bcd_counter_i/cnt_3_reg_reg[0]/Q
                         net (fo=6, routed)           0.116     1.745    bcd_counter_i/cnt_3_reg_reg_n_0_[0]
    SLICE_X43Y59         FDRE                                         r  bcd_counter_i/CNT_3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.857     1.982    bcd_counter_i/CLK_IBUF_BUFG
    SLICE_X43Y59         FDRE                                         r  bcd_counter_i/CNT_3_reg[0]/C
                         clock pessimism             -0.504     1.478    
    SLICE_X43Y59         FDRE (Hold_fdre_C_D)         0.070     1.548    bcd_counter_i/CNT_3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 stopwatch_fsm_i/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stopwatch_fsm_i/cnt_enable_REG_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.501%)  route 0.149ns (44.499%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.588     1.466    stopwatch_fsm_i/CLK_IBUF_BUFG
    SLICE_X40Y55         FDRE                                         r  stopwatch_fsm_i/FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  stopwatch_fsm_i/FSM_onehot_current_state_reg[4]/Q
                         net (fo=3, routed)           0.149     1.756    stopwatch_fsm_i/FSM_onehot_current_state_reg_n_0_[4]
    SLICE_X42Y55         LUT3 (Prop_lut3_I2_O)        0.045     1.801 r  stopwatch_fsm_i/cnt_enable_REG_i_1/O
                         net (fo=1, routed)           0.000     1.801    stopwatch_fsm_i/cnt_enable_c
    SLICE_X42Y55         FDRE                                         r  stopwatch_fsm_i/cnt_enable_REG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.858     1.983    stopwatch_fsm_i/CLK_IBUF_BUFG
    SLICE_X42Y55         FDRE                                         r  stopwatch_fsm_i/cnt_enable_REG_reg/C
                         clock pessimism             -0.501     1.482    
    SLICE_X42Y55         FDRE (Hold_fdre_C_D)         0.121     1.603    stopwatch_fsm_i/cnt_enable_REG_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X41Y58    bcd_counter_i/CNT_0_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y59    bcd_counter_i/CNT_0_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X41Y57    bcd_counter_i/CNT_0_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X41Y57    bcd_counter_i/CNT_0_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X41Y58    bcd_counter_i/CNT_1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y59    bcd_counter_i/CNT_1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X41Y57    bcd_counter_i/CNT_1_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X41Y57    bcd_counter_i/CNT_1_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X41Y58    bcd_counter_i/CNT_2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y58    bcd_counter_i/CNT_0_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y58    bcd_counter_i/CNT_0_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y59    bcd_counter_i/CNT_0_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y59    bcd_counter_i/CNT_0_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y57    bcd_counter_i/CNT_0_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y57    bcd_counter_i/CNT_0_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y57    bcd_counter_i/CNT_0_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y57    bcd_counter_i/CNT_0_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y58    bcd_counter_i/CNT_1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y58    bcd_counter_i/CNT_1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y58    bcd_counter_i/CNT_0_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y58    bcd_counter_i/CNT_0_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y59    bcd_counter_i/CNT_0_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y59    bcd_counter_i/CNT_0_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y57    bcd_counter_i/CNT_0_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y57    bcd_counter_i/CNT_0_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y57    bcd_counter_i/CNT_0_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y57    bcd_counter_i/CNT_0_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y58    bcd_counter_i/CNT_1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y58    bcd_counter_i/CNT_1_reg[0]/C



