/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [7:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  reg [11:0] celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [7:0] celloutsig_0_3z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_14z = celloutsig_1_11z ? celloutsig_1_10z[5] : celloutsig_1_9z;
  assign celloutsig_0_19z = celloutsig_0_6z[0] ? celloutsig_0_9z : celloutsig_0_1z;
  assign celloutsig_0_14z = ~(celloutsig_0_5z & celloutsig_0_6z[6]);
  assign celloutsig_0_12z = ~(1'h0 | celloutsig_0_5z);
  assign celloutsig_1_3z = ~(celloutsig_1_0z | in_data[165]);
  assign celloutsig_1_9z = ~(celloutsig_1_7z | celloutsig_1_4z);
  assign celloutsig_1_11z = ~(in_data[141] | celloutsig_1_1z[1]);
  assign celloutsig_1_17z = ~celloutsig_1_11z;
  assign celloutsig_1_2z = ~celloutsig_1_1z[0];
  assign celloutsig_0_10z = celloutsig_0_5z ^ celloutsig_0_8z;
  assign celloutsig_1_8z = in_data[190] ^ celloutsig_1_4z;
  assign celloutsig_0_18z = celloutsig_0_0z[3:0] / { 1'h1, celloutsig_0_17z[8:6] };
  assign celloutsig_0_5z = { celloutsig_0_0z[6:1], celloutsig_0_3z, celloutsig_0_2z } >= { celloutsig_0_3z[5:0], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_5z = { in_data[110:103], celloutsig_1_0z, celloutsig_1_0z } > { in_data[162:161], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_2z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z } > in_data[73:54];
  assign celloutsig_1_0z = in_data[122:120] || in_data[154:152];
  assign celloutsig_1_15z = celloutsig_1_3z & ~(celloutsig_1_11z);
  assign celloutsig_0_8z = celloutsig_0_2z & ~(celloutsig_0_2z);
  assign celloutsig_1_4z = celloutsig_1_1z[0] & ~(celloutsig_1_1z[6]);
  assign celloutsig_0_4z = celloutsig_0_0z[7:1] % { 1'h1, celloutsig_0_0z[5:0] };
  assign celloutsig_0_0z = in_data[27:20] * in_data[50:43];
  assign celloutsig_0_6z = in_data[93:87] * { celloutsig_0_3z[5:0], celloutsig_0_2z };
  assign celloutsig_1_10z = { in_data[189:188], celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_5z } * { celloutsig_1_1z[5:1], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_1z = - in_data[159:152];
  assign celloutsig_1_18z = { celloutsig_1_14z, celloutsig_1_8z, celloutsig_1_0z } !== { celloutsig_1_17z, celloutsig_1_11z, celloutsig_1_3z };
  assign celloutsig_0_9z = { celloutsig_0_3z[6:5], celloutsig_0_5z } !== { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_0_3z = ~ { celloutsig_0_0z[6:0], celloutsig_0_1z };
  assign celloutsig_0_13z = & { celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_4z[4:3], celloutsig_0_0z };
  assign celloutsig_1_12z = & { celloutsig_1_11z, celloutsig_1_10z[5:3], celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_19z = ^ { celloutsig_1_10z, celloutsig_1_15z, celloutsig_1_14z, celloutsig_1_12z };
  assign celloutsig_1_7z = ~((celloutsig_1_0z & celloutsig_1_2z) | celloutsig_1_4z);
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_17z = 12'h000;
    else if (clkin_data[0]) celloutsig_0_17z = { celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_14z };
  assign celloutsig_0_1z = ~((celloutsig_0_0z[5] & celloutsig_0_0z[5]) | (celloutsig_0_0z[3] & celloutsig_0_0z[1]));
  assign { out_data[128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_18z, celloutsig_0_19z };
endmodule
