/*
 * Generated by Bluespec Compiler, version 2021.12.1 (build fd50140)
 * 
 * On Fri Jun  3 12:52:41 KST 2022
 * 
 */

/* Generation options: */
#ifndef __mkProc_h__
#define __mkProc_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkCsrFile.h"
#include "mkDMemory.h"
#include "mkIMemory.h"
#include "mkBypassRFile.h"
#include "module_decode.h"
#include "module_exec.h"


/* Class declaration for the mkProc module */
class MOD_mkProc : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_mkCsrFile INST_csrf;
  MOD_Reg<tUWide> INST_d2eRedirect_data_0_ehrReg;
  MOD_Wire<tUWide> INST_d2eRedirect_data_0_ignored_wires_0;
  MOD_Wire<tUWide> INST_d2eRedirect_data_0_ignored_wires_1;
  MOD_Reg<tUInt8> INST_d2eRedirect_data_0_virtual_reg_0;
  MOD_Reg<tUInt8> INST_d2eRedirect_data_0_virtual_reg_1;
  MOD_Wire<tUWide> INST_d2eRedirect_data_0_wires_0;
  MOD_Wire<tUWide> INST_d2eRedirect_data_0_wires_1;
  MOD_Wire<tUInt8> INST_d2eRedirect_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_d2eRedirect_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_d2eRedirect_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_d2eRedirect_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_d2eRedirect_deqP_wires_0;
  MOD_Wire<tUInt8> INST_d2eRedirect_deqP_wires_1;
  MOD_Reg<tUInt8> INST_d2eRedirect_empty_ehrReg;
  MOD_Wire<tUInt8> INST_d2eRedirect_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_d2eRedirect_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_d2eRedirect_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_d2eRedirect_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_d2eRedirect_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_d2eRedirect_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_d2eRedirect_empty_wires_0;
  MOD_Wire<tUInt8> INST_d2eRedirect_empty_wires_1;
  MOD_Wire<tUInt8> INST_d2eRedirect_empty_wires_2;
  MOD_Wire<tUInt8> INST_d2eRedirect_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_d2eRedirect_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_d2eRedirect_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_d2eRedirect_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_d2eRedirect_enqP_wires_0;
  MOD_Wire<tUInt8> INST_d2eRedirect_enqP_wires_1;
  MOD_Reg<tUInt8> INST_d2eRedirect_full_ehrReg;
  MOD_Wire<tUInt8> INST_d2eRedirect_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_d2eRedirect_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_d2eRedirect_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_d2eRedirect_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_d2eRedirect_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_d2eRedirect_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_d2eRedirect_full_wires_0;
  MOD_Wire<tUInt8> INST_d2eRedirect_full_wires_1;
  MOD_Wire<tUInt8> INST_d2eRedirect_full_wires_2;
  MOD_Reg<tUWide> INST_d2e_data_0;
  MOD_Wire<tUInt8> INST_d2e_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_d2e_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_d2e_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_d2e_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_d2e_deqP_wires_0;
  MOD_Wire<tUInt8> INST_d2e_deqP_wires_1;
  MOD_Reg<tUInt8> INST_d2e_empty_ehrReg;
  MOD_Wire<tUInt8> INST_d2e_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_d2e_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_d2e_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_d2e_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_d2e_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_d2e_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_d2e_empty_wires_0;
  MOD_Wire<tUInt8> INST_d2e_empty_wires_1;
  MOD_Wire<tUInt8> INST_d2e_empty_wires_2;
  MOD_Wire<tUInt8> INST_d2e_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_d2e_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_d2e_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_d2e_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_d2e_enqP_wires_0;
  MOD_Wire<tUInt8> INST_d2e_enqP_wires_1;
  MOD_Reg<tUInt8> INST_d2e_full_ehrReg;
  MOD_Wire<tUInt8> INST_d2e_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_d2e_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_d2e_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_d2e_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_d2e_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_d2e_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_d2e_full_wires_0;
  MOD_Wire<tUInt8> INST_d2e_full_wires_1;
  MOD_Wire<tUInt8> INST_d2e_full_wires_2;
  MOD_mkDMemory INST_dMem;
  MOD_Reg<tUWide> INST_e2mRedirect_data_0_ehrReg;
  MOD_Wire<tUWide> INST_e2mRedirect_data_0_ignored_wires_0;
  MOD_Wire<tUWide> INST_e2mRedirect_data_0_ignored_wires_1;
  MOD_Reg<tUInt8> INST_e2mRedirect_data_0_virtual_reg_0;
  MOD_Reg<tUInt8> INST_e2mRedirect_data_0_virtual_reg_1;
  MOD_Wire<tUWide> INST_e2mRedirect_data_0_wires_0;
  MOD_Wire<tUWide> INST_e2mRedirect_data_0_wires_1;
  MOD_Wire<tUInt8> INST_e2mRedirect_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_e2mRedirect_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_e2mRedirect_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_e2mRedirect_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_e2mRedirect_deqP_wires_0;
  MOD_Wire<tUInt8> INST_e2mRedirect_deqP_wires_1;
  MOD_Reg<tUInt8> INST_e2mRedirect_empty_ehrReg;
  MOD_Wire<tUInt8> INST_e2mRedirect_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_e2mRedirect_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_e2mRedirect_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_e2mRedirect_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_e2mRedirect_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_e2mRedirect_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_e2mRedirect_empty_wires_0;
  MOD_Wire<tUInt8> INST_e2mRedirect_empty_wires_1;
  MOD_Wire<tUInt8> INST_e2mRedirect_empty_wires_2;
  MOD_Wire<tUInt8> INST_e2mRedirect_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_e2mRedirect_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_e2mRedirect_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_e2mRedirect_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_e2mRedirect_enqP_wires_0;
  MOD_Wire<tUInt8> INST_e2mRedirect_enqP_wires_1;
  MOD_Reg<tUInt8> INST_e2mRedirect_full_ehrReg;
  MOD_Wire<tUInt8> INST_e2mRedirect_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_e2mRedirect_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_e2mRedirect_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_e2mRedirect_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_e2mRedirect_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_e2mRedirect_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_e2mRedirect_full_wires_0;
  MOD_Wire<tUInt8> INST_e2mRedirect_full_wires_1;
  MOD_Wire<tUInt8> INST_e2mRedirect_full_wires_2;
  MOD_Reg<tUWide> INST_e2m_data_0;
  MOD_Wire<tUInt8> INST_e2m_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_e2m_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_e2m_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_e2m_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_e2m_deqP_wires_0;
  MOD_Wire<tUInt8> INST_e2m_deqP_wires_1;
  MOD_Reg<tUInt8> INST_e2m_empty_ehrReg;
  MOD_Wire<tUInt8> INST_e2m_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_e2m_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_e2m_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_e2m_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_e2m_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_e2m_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_e2m_empty_wires_0;
  MOD_Wire<tUInt8> INST_e2m_empty_wires_1;
  MOD_Wire<tUInt8> INST_e2m_empty_wires_2;
  MOD_Wire<tUInt8> INST_e2m_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_e2m_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_e2m_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_e2m_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_e2m_enqP_wires_0;
  MOD_Wire<tUInt8> INST_e2m_enqP_wires_1;
  MOD_Reg<tUInt8> INST_e2m_full_ehrReg;
  MOD_Wire<tUInt8> INST_e2m_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_e2m_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_e2m_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_e2m_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_e2m_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_e2m_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_e2m_full_wires_0;
  MOD_Wire<tUInt8> INST_e2m_full_wires_1;
  MOD_Wire<tUInt8> INST_e2m_full_wires_2;
  MOD_Reg<tUInt8> INST_epoch;
  MOD_Reg<tUWide> INST_f2d_data_0;
  MOD_Wire<tUInt8> INST_f2d_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_f2d_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_f2d_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_f2d_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_f2d_deqP_wires_0;
  MOD_Wire<tUInt8> INST_f2d_deqP_wires_1;
  MOD_Reg<tUInt8> INST_f2d_empty_ehrReg;
  MOD_Wire<tUInt8> INST_f2d_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_f2d_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_f2d_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_f2d_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_f2d_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_f2d_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_f2d_empty_wires_0;
  MOD_Wire<tUInt8> INST_f2d_empty_wires_1;
  MOD_Wire<tUInt8> INST_f2d_empty_wires_2;
  MOD_Wire<tUInt8> INST_f2d_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_f2d_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_f2d_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_f2d_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_f2d_enqP_wires_0;
  MOD_Wire<tUInt8> INST_f2d_enqP_wires_1;
  MOD_Reg<tUInt8> INST_f2d_full_ehrReg;
  MOD_Wire<tUInt8> INST_f2d_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_f2d_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_f2d_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_f2d_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_f2d_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_f2d_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_f2d_full_wires_0;
  MOD_Wire<tUInt8> INST_f2d_full_wires_1;
  MOD_Wire<tUInt8> INST_f2d_full_wires_2;
  MOD_mkIMemory INST_iMem;
  MOD_Reg<tUWide> INST_m2wRedirect_data_0_ehrReg;
  MOD_Wire<tUWide> INST_m2wRedirect_data_0_ignored_wires_0;
  MOD_Wire<tUWide> INST_m2wRedirect_data_0_ignored_wires_1;
  MOD_Reg<tUInt8> INST_m2wRedirect_data_0_virtual_reg_0;
  MOD_Reg<tUInt8> INST_m2wRedirect_data_0_virtual_reg_1;
  MOD_Wire<tUWide> INST_m2wRedirect_data_0_wires_0;
  MOD_Wire<tUWide> INST_m2wRedirect_data_0_wires_1;
  MOD_Wire<tUInt8> INST_m2wRedirect_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_m2wRedirect_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_m2wRedirect_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_m2wRedirect_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_m2wRedirect_deqP_wires_0;
  MOD_Wire<tUInt8> INST_m2wRedirect_deqP_wires_1;
  MOD_Reg<tUInt8> INST_m2wRedirect_empty_ehrReg;
  MOD_Wire<tUInt8> INST_m2wRedirect_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_m2wRedirect_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_m2wRedirect_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_m2wRedirect_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_m2wRedirect_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_m2wRedirect_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_m2wRedirect_empty_wires_0;
  MOD_Wire<tUInt8> INST_m2wRedirect_empty_wires_1;
  MOD_Wire<tUInt8> INST_m2wRedirect_empty_wires_2;
  MOD_Wire<tUInt8> INST_m2wRedirect_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_m2wRedirect_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_m2wRedirect_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_m2wRedirect_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_m2wRedirect_enqP_wires_0;
  MOD_Wire<tUInt8> INST_m2wRedirect_enqP_wires_1;
  MOD_Reg<tUInt8> INST_m2wRedirect_full_ehrReg;
  MOD_Wire<tUInt8> INST_m2wRedirect_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_m2wRedirect_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_m2wRedirect_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_m2wRedirect_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_m2wRedirect_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_m2wRedirect_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_m2wRedirect_full_wires_0;
  MOD_Wire<tUInt8> INST_m2wRedirect_full_wires_1;
  MOD_Wire<tUInt8> INST_m2wRedirect_full_wires_2;
  MOD_Reg<tUWide> INST_m2w_data_0;
  MOD_Wire<tUInt8> INST_m2w_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_m2w_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_m2w_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_m2w_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_m2w_deqP_wires_0;
  MOD_Wire<tUInt8> INST_m2w_deqP_wires_1;
  MOD_Reg<tUInt8> INST_m2w_empty_ehrReg;
  MOD_Wire<tUInt8> INST_m2w_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_m2w_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_m2w_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_m2w_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_m2w_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_m2w_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_m2w_empty_wires_0;
  MOD_Wire<tUInt8> INST_m2w_empty_wires_1;
  MOD_Wire<tUInt8> INST_m2w_empty_wires_2;
  MOD_Wire<tUInt8> INST_m2w_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_m2w_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_m2w_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_m2w_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_m2w_enqP_wires_0;
  MOD_Wire<tUInt8> INST_m2w_enqP_wires_1;
  MOD_Reg<tUInt8> INST_m2w_full_ehrReg;
  MOD_Wire<tUInt8> INST_m2w_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_m2w_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_m2w_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_m2w_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_m2w_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_m2w_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_m2w_full_wires_0;
  MOD_Wire<tUInt8> INST_m2w_full_wires_1;
  MOD_Wire<tUInt8> INST_m2w_full_wires_2;
  MOD_Reg<tUInt32> INST_pc_m_ehrReg;
  MOD_Wire<tUInt32> INST_pc_m_ignored_wires_0;
  MOD_Wire<tUInt32> INST_pc_m_ignored_wires_1;
  MOD_Reg<tUInt8> INST_pc_m_virtual_reg_0;
  MOD_Reg<tUInt8> INST_pc_m_virtual_reg_1;
  MOD_Wire<tUInt32> INST_pc_m_wires_0;
  MOD_Wire<tUInt32> INST_pc_m_wires_1;
  MOD_mkBypassRFile INST_rf;
  MOD_module_decode INST_instance_decode_1;
  MOD_module_exec INST_instance_exec_0;
 
 /* Constructor */
 public:
  MOD_mkProc(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUWide PORT_dMemInit_request_put;
  tUWide PORT_iMemInit_request_put;
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_d2e_data_0_98_BIT_96_99_EQ_epoch_82___d300;
  tUInt8 DEF_NOT_d2eRedirect_data_0_virtual_reg_1_read__99__ETC___d219;
  tUInt8 DEF_d2eRedirect_empty_virtual_reg_2_read__92_OR_d2_ETC___d198;
  tUInt8 DEF_d2eRedirect_empty_virtual_reg_2_read____d192;
  tUInt8 DEF_d2eRedirect_empty_virtual_reg_1_read____d193;
  tUWide DEF_decode___d213;
  tUInt32 DEF_inst__h35024;
  tUWide DEF_d2e_data_0___d298;
  tUWide DEF_d2eRedirect_data_0_wires_0_wget____d11;
  tUWide DEF_d2eRedirect_data_0_ehrReg___d12;
  tUWide DEF_e2m_data_0___d450;
  tUWide DEF_f2d_data_0___d211;
  tUInt8 DEF_m2w_full_wires_0_whas____d163;
  tUInt8 DEF_m2w_full_wires_0_wget____d164;
  tUInt8 DEF_m2w_full_ehrReg__h32588;
  tUInt8 DEF_m2w_empty_ehrReg__h31472;
  tUInt8 DEF_e2m_full_wires_0_whas____d143;
  tUInt8 DEF_e2m_full_wires_0_wget____d144;
  tUInt8 DEF_e2m_full_ehrReg__h29053;
  tUInt8 DEF_e2m_empty_ehrReg__h27937;
  tUInt8 DEF_d2e_full_wires_0_whas____d123;
  tUInt8 DEF_d2e_full_wires_0_wget____d124;
  tUInt8 DEF_d2e_full_ehrReg__h25518;
  tUInt8 DEF_d2e_empty_ehrReg__h24402;
  tUInt8 DEF_f2d_full_wires_0_whas____d103;
  tUInt8 DEF_f2d_full_wires_0_wget____d104;
  tUInt8 DEF_f2d_full_ehrReg__h21983;
  tUInt8 DEF_f2d_empty_ehrReg__h20867;
  tUInt8 DEF_m2wRedirect_full_ehrReg__h18447;
  tUInt8 DEF_e2mRedirect_full_ehrReg__h12984;
  tUInt8 DEF_d2eRedirect_full_ehrReg__h7521;
  tUInt8 DEF_d2eRedirect_empty_wires_0_whas____d19;
  tUInt8 DEF_d2eRedirect_empty_wires_0_wget____d20;
  tUInt8 DEF_d2eRedirect_empty_ehrReg__h6405;
  tUInt8 DEF_d2eRedirect_data_0_virtual_reg_1_read____d199;
  tUInt8 DEF_d2eRedirect_data_0_wires_0_whas____d10;
  tUInt8 DEF_csrf_started____d176;
  tUInt8 DEF_epoch__h33640;
  tUInt8 DEF_x__h3086;
  tUInt8 DEF_x__h3083;
  tUInt8 DEF_x__h38418;
  tUInt8 DEF_x__h38480;
  tUInt8 DEF_e2m_data_0_50_BITS_153_TO_150___d451;
  tUInt8 DEF_d2eRedirect_data_0_wires_0_wget__1_BIT_257___d205;
  tUInt8 DEF_d2eRedirect_data_0_ehrReg_2_BIT_257___d207;
  tUInt8 DEF_decode_13_BIT_90___d214;
  tUInt8 DEF_decode_13_BIT_84___d232;
  tUInt8 DEF_e2m_data_0_50_BITS_153_TO_150_51_EQ_2___d452;
  tUInt8 DEF_y__h38474;
  tUInt8 DEF_y__h38412;
  tUInt8 DEF_x__h38411;
  tUInt8 DEF_IF_d2eRedirect_data_0_virtual_reg_1_read__99_T_ETC___d229;
  tUInt8 DEF_IF_d2eRedirect_data_0_virtual_reg_1_read__99_T_ETC___d238;
  tUInt8 DEF_e2m_data_0_50_BITS_153_TO_150_51_EQ_3___d454;
  tUInt8 DEF_IF_d2eRedirect_data_0_virtual_reg_1_read__99_T_ETC___d204;
  tUInt8 DEF_d2eRedirect_data_0_virtual_reg_1_read__99_OR_I_ETC___d210;
  tUInt8 DEF_NOT_decode_13_BIT_84_32___d233;
  tUInt8 DEF_NOT_decode_13_BIT_90_14___d215;
 
 /* Local definitions */
 private:
  tUInt8 DEF_IF_d2eRedirect_empty_wires_0_whas__9_THEN_d2eR_ETC___d22;
  tUWide DEF_exec___d418;
  tUWide DEF_d2e_data_0_98_BITS_268_TO_161___d329;
  tUWide DEF_d2eRedirect_data_0_wires_1_wget____d9;
  tUWide DEF_m2w_data_0___d496;
  tUWide DEF_m2wRedirect_data_0_wires_1_wget____d63;
  tUWide DEF_m2wRedirect_data_0_wires_0_wget____d65;
  tUWide DEF_m2wRedirect_data_0_ehrReg___d66;
  tUWide DEF_e2mRedirect_data_0_wires_1_wget____d36;
  tUWide DEF_e2mRedirect_data_0_wires_0_wget____d38;
  tUWide DEF_e2mRedirect_data_0_ehrReg___d39;
  tUInt32 DEF_x_wget__h218;
  tUInt32 DEF_def__h57912;
  tUInt8 DEF_m2wRedirect_empty_wires_0_whas____d73;
  tUInt8 DEF_m2wRedirect_empty_wires_0_wget____d74;
  tUInt8 DEF_m2wRedirect_empty_ehrReg__h17331;
  tUInt8 DEF_m2wRedirect_data_0_wires_0_whas____d64;
  tUInt8 DEF_e2mRedirect_empty_wires_0_whas____d46;
  tUInt8 DEF_e2mRedirect_empty_wires_0_wget____d47;
  tUInt8 DEF_e2mRedirect_empty_ehrReg__h11868;
  tUInt8 DEF_e2mRedirect_data_0_wires_0_whas____d37;
  tUWide DEF_d2e_data_0_98_BITS_160_TO_96___d427;
  tUWide DEF_e2m_data_0_50_BITS_64_TO_0___d476;
  tUWide DEF_f2d_data_0_11_BITS_64_TO_0___d272;
  tUWide DEF_IF_d2eRedirect_data_0_wires_0_whas__0_THEN_d2e_ETC___d13;
  tUWide DEF_IF_d2eRedirect_data_0_wires_1_whas_THEN_d2eRed_ETC___d14;
  tUWide DEF_IF_m2wRedirect_data_0_wires_1_whas__2_THEN_m2w_ETC___d68;
  tUWide DEF_IF_m2wRedirect_data_0_wires_0_whas__4_THEN_m2w_ETC___d67;
  tUWide DEF_IF_e2mRedirect_data_0_wires_0_whas__7_THEN_e2m_ETC___d40;
  tUWide DEF_IF_e2mRedirect_data_0_wires_1_whas__5_THEN_e2m_ETC___d41;
  tUInt32 DEF_def__h709;
  tUInt8 DEF_IF_m2w_full_wires_0_whas__63_THEN_m2w_full_wir_ETC___d166;
  tUInt8 DEF_IF_m2w_empty_wires_0_whas__53_THEN_m2w_empty_w_ETC___d156;
  tUInt8 DEF_IF_e2m_full_wires_0_whas__43_THEN_e2m_full_wir_ETC___d146;
  tUInt8 DEF_IF_e2m_empty_wires_0_whas__33_THEN_e2m_empty_w_ETC___d136;
  tUInt8 DEF_IF_d2e_full_wires_0_whas__23_THEN_d2e_full_wir_ETC___d126;
  tUInt8 DEF_IF_d2e_empty_wires_0_whas__13_THEN_d2e_empty_w_ETC___d116;
  tUInt8 DEF_IF_f2d_full_wires_0_whas__03_THEN_f2d_full_wir_ETC___d106;
  tUInt8 DEF_IF_f2d_empty_wires_0_whas__3_THEN_f2d_empty_wi_ETC___d96;
  tUInt8 DEF_IF_m2wRedirect_full_wires_0_whas__3_THEN_m2wRe_ETC___d86;
  tUInt8 DEF_IF_m2wRedirect_empty_wires_0_whas__3_THEN_m2wR_ETC___d76;
  tUInt8 DEF_IF_e2mRedirect_full_wires_0_whas__6_THEN_e2mRe_ETC___d59;
  tUInt8 DEF_IF_e2mRedirect_empty_wires_0_whas__6_THEN_e2mR_ETC___d49;
  tUInt8 DEF_IF_d2eRedirect_full_wires_0_whas__9_THEN_d2eRe_ETC___d32;
  tUWide DEF_decode_13_CONCAT_f2d_data_0_11_BITS_64_TO_0_72_ETC___d282;
  tUWide DEF_rf_rd1_IF_decode_13_BIT_90_14_THEN_IF_decode_1_ETC___d281;
  tUWide DEF_exec_18_CONCAT_d2e_data_0_98_BITS_160_TO_96_27___d428;
  tUWide DEF_e2m_data_0_50_BITS_153_TO_131_71_CONCAT_IF_e2m_ETC___d477;
  tUWide DEF_IF_e2m_data_0_50_BITS_153_TO_150_51_EQ_2_52_TH_ETC___d475;
  tUWide DEF_iMem_req_IF_pc_m_virtual_reg_1_read__78_THEN_0_ETC___d184;
  tUWide DEF_NOT_e2m_data_0_50_BITS_153_TO_150_51_EQ_2_52_6_ETC___d469;
 
 /* Rules */
 public:
  void RL_pc_m_canonicalize();
  void RL_d2eRedirect_data_0_canonicalize();
  void RL_d2eRedirect_empty_canonicalize();
  void RL_d2eRedirect_full_canonicalize();
  void RL_e2mRedirect_data_0_canonicalize();
  void RL_e2mRedirect_empty_canonicalize();
  void RL_e2mRedirect_full_canonicalize();
  void RL_m2wRedirect_data_0_canonicalize();
  void RL_m2wRedirect_empty_canonicalize();
  void RL_m2wRedirect_full_canonicalize();
  void RL_f2d_empty_canonicalize();
  void RL_f2d_full_canonicalize();
  void RL_d2e_empty_canonicalize();
  void RL_d2e_full_canonicalize();
  void RL_e2m_empty_canonicalize();
  void RL_e2m_full_canonicalize();
  void RL_m2w_empty_canonicalize();
  void RL_m2w_full_canonicalize();
  void RL_doFetch();
  void RL_doDecode();
  void RL_doExecute();
  void RL_doMemory();
  void RL_doWriteback();
 
 /* Methods */
 public:
  tUInt64 METH_cpuToHost();
  tUInt8 METH_RDY_cpuToHost();
  void METH_hostToCpu(tUInt32 ARG_hostToCpu_startpc);
  tUInt8 METH_RDY_hostToCpu();
  void METH_iMemInit_request_put(tUWide ARG_iMemInit_request_put);
  tUInt8 METH_RDY_iMemInit_request_put();
  tUInt8 METH_iMemInit_done();
  tUInt8 METH_RDY_iMemInit_done();
  void METH_dMemInit_request_put(tUWide ARG_dMemInit_request_put);
  tUInt8 METH_RDY_dMemInit_request_put();
  tUInt8 METH_dMemInit_done();
  tUInt8 METH_RDY_dMemInit_done();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkProc &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkProc &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkProc &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkProc &backing);
};

#endif /* ifndef __mkProc_h__ */
