# system info cam_soc on 2016.04.19.19:47:20
system_info:
name,value
DEVICE,EP4CE115F29C7
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1461113170
#
#
# Files generated for cam_soc on 2016.04.19.19:47:20
files:
filepath,kind,attributes,module,is_top
simulation/cam_soc.v,VERILOG,,cam_soc,true
simulation/submodules/cam_soc_jtag_uart_0.v,VERILOG,,cam_soc_jtag_uart_0,false
simulation/submodules/cam_soc_led.v,VERILOG,,cam_soc_led,false
simulation/submodules/cam_soc_nios2_qsys_0.v,VERILOG,,cam_soc_nios2_qsys_0,false
simulation/submodules/cam_soc_onchip_memory2_0.hex,HEX,,cam_soc_onchip_memory2_0,false
simulation/submodules/cam_soc_onchip_memory2_0.v,VERILOG,,cam_soc_onchip_memory2_0,false
simulation/submodules/cam_soc_sdram.v,VERILOG,,cam_soc_sdram,false
simulation/submodules/cam_soc_sdram_pll.vo,VERILOG,,cam_soc_sdram_pll,false
simulation/submodules/cam_soc_sysid_qsys_0.vo,VERILOG,,cam_soc_sysid_qsys_0,false
simulation/submodules/cam_soc_to_hw_port.v,VERILOG,,cam_soc_to_hw_port,false
simulation/submodules/cam_soc_to_sw_port.v,VERILOG,,cam_soc_to_sw_port,false
simulation/submodules/cam_soc_to_sw_sig.v,VERILOG,,cam_soc_to_sw_sig,false
simulation/submodules/cam_soc_mm_interconnect_0.v,VERILOG,,cam_soc_mm_interconnect_0,false
simulation/submodules/cam_soc_irq_mapper.sv,SYSTEM_VERILOG,,cam_soc_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/cam_soc_nios2_qsys_0_cpu.sdc,SDC,,cam_soc_nios2_qsys_0_cpu,false
simulation/submodules/cam_soc_nios2_qsys_0_cpu.v,VERILOG,,cam_soc_nios2_qsys_0_cpu,false
simulation/submodules/cam_soc_nios2_qsys_0_cpu_debug_slave_sysclk.v,VERILOG,,cam_soc_nios2_qsys_0_cpu,false
simulation/submodules/cam_soc_nios2_qsys_0_cpu_debug_slave_tck.v,VERILOG,,cam_soc_nios2_qsys_0_cpu,false
simulation/submodules/cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v,VERILOG,,cam_soc_nios2_qsys_0_cpu,false
simulation/submodules/cam_soc_nios2_qsys_0_cpu_nios2_waves.do,OTHER,,cam_soc_nios2_qsys_0_cpu,false
simulation/submodules/cam_soc_nios2_qsys_0_cpu_ociram_default_contents.dat,DAT,,cam_soc_nios2_qsys_0_cpu,false
simulation/submodules/cam_soc_nios2_qsys_0_cpu_ociram_default_contents.hex,HEX,,cam_soc_nios2_qsys_0_cpu,false
simulation/submodules/cam_soc_nios2_qsys_0_cpu_ociram_default_contents.mif,MIF,,cam_soc_nios2_qsys_0_cpu,false
simulation/submodules/cam_soc_nios2_qsys_0_cpu_rf_ram_a.dat,DAT,,cam_soc_nios2_qsys_0_cpu,false
simulation/submodules/cam_soc_nios2_qsys_0_cpu_rf_ram_a.hex,HEX,,cam_soc_nios2_qsys_0_cpu,false
simulation/submodules/cam_soc_nios2_qsys_0_cpu_rf_ram_a.mif,MIF,,cam_soc_nios2_qsys_0_cpu,false
simulation/submodules/cam_soc_nios2_qsys_0_cpu_rf_ram_b.dat,DAT,,cam_soc_nios2_qsys_0_cpu,false
simulation/submodules/cam_soc_nios2_qsys_0_cpu_rf_ram_b.hex,HEX,,cam_soc_nios2_qsys_0_cpu,false
simulation/submodules/cam_soc_nios2_qsys_0_cpu_rf_ram_b.mif,MIF,,cam_soc_nios2_qsys_0_cpu,false
simulation/submodules/cam_soc_nios2_qsys_0_cpu_test_bench.v,VERILOG,,cam_soc_nios2_qsys_0_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/cam_soc_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,cam_soc_mm_interconnect_0_router,false
simulation/submodules/cam_soc_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,cam_soc_mm_interconnect_0_router_001,false
simulation/submodules/cam_soc_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,cam_soc_mm_interconnect_0_router_002,false
simulation/submodules/cam_soc_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,cam_soc_mm_interconnect_0_router_003,false
simulation/submodules/cam_soc_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,cam_soc_mm_interconnect_0_cmd_demux,false
simulation/submodules/cam_soc_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,cam_soc_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,cam_soc_mm_interconnect_0_cmd_mux,false
simulation/submodules/cam_soc_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,cam_soc_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,cam_soc_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/cam_soc_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,cam_soc_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/cam_soc_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,cam_soc_mm_interconnect_0_rsp_demux,false
simulation/submodules/cam_soc_mm_interconnect_0_rsp_demux_001.sv,SYSTEM_VERILOG,,cam_soc_mm_interconnect_0_rsp_demux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,cam_soc_mm_interconnect_0_rsp_mux,false
simulation/submodules/cam_soc_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,cam_soc_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,cam_soc_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/cam_soc_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,cam_soc_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_avalon_st_handshake_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/cam_soc_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,cam_soc_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/cam_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,cam_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
cam_soc.jtag_uart_0,cam_soc_jtag_uart_0
cam_soc.led,cam_soc_led
cam_soc.to_hw_sig,cam_soc_led
cam_soc.nios2_qsys_0,cam_soc_nios2_qsys_0
cam_soc.nios2_qsys_0.cpu,cam_soc_nios2_qsys_0_cpu
cam_soc.onchip_memory2_0,cam_soc_onchip_memory2_0
cam_soc.sdram,cam_soc_sdram
cam_soc.sdram_pll,cam_soc_sdram_pll
cam_soc.sysid_qsys_0,cam_soc_sysid_qsys_0
cam_soc.to_hw_port,cam_soc_to_hw_port
cam_soc.to_sw_port,cam_soc_to_sw_port
cam_soc.to_sw_sig,cam_soc_to_sw_sig
cam_soc.mm_interconnect_0,cam_soc_mm_interconnect_0
cam_soc.mm_interconnect_0.nios2_qsys_0_data_master_translator,altera_merlin_master_translator
cam_soc.mm_interconnect_0.nios2_qsys_0_instruction_master_translator,altera_merlin_master_translator
cam_soc.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
cam_soc.mm_interconnect_0.sysid_qsys_0_control_slave_translator,altera_merlin_slave_translator
cam_soc.mm_interconnect_0.nios2_qsys_0_debug_mem_slave_translator,altera_merlin_slave_translator
cam_soc.mm_interconnect_0.sdram_pll_pll_slave_translator,altera_merlin_slave_translator
cam_soc.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
cam_soc.mm_interconnect_0.led_s1_translator,altera_merlin_slave_translator
cam_soc.mm_interconnect_0.sdram_s1_translator,altera_merlin_slave_translator
cam_soc.mm_interconnect_0.to_hw_port_s1_translator,altera_merlin_slave_translator
cam_soc.mm_interconnect_0.to_hw_sig_s1_translator,altera_merlin_slave_translator
cam_soc.mm_interconnect_0.to_sw_port_s1_translator,altera_merlin_slave_translator
cam_soc.mm_interconnect_0.to_sw_sig_s1_translator,altera_merlin_slave_translator
cam_soc.mm_interconnect_0.nios2_qsys_0_data_master_agent,altera_merlin_master_agent
cam_soc.mm_interconnect_0.nios2_qsys_0_instruction_master_agent,altera_merlin_master_agent
cam_soc.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
cam_soc.mm_interconnect_0.sysid_qsys_0_control_slave_agent,altera_merlin_slave_agent
cam_soc.mm_interconnect_0.nios2_qsys_0_debug_mem_slave_agent,altera_merlin_slave_agent
cam_soc.mm_interconnect_0.sdram_pll_pll_slave_agent,altera_merlin_slave_agent
cam_soc.mm_interconnect_0.onchip_memory2_0_s1_agent,altera_merlin_slave_agent
cam_soc.mm_interconnect_0.led_s1_agent,altera_merlin_slave_agent
cam_soc.mm_interconnect_0.sdram_s1_agent,altera_merlin_slave_agent
cam_soc.mm_interconnect_0.to_hw_port_s1_agent,altera_merlin_slave_agent
cam_soc.mm_interconnect_0.to_hw_sig_s1_agent,altera_merlin_slave_agent
cam_soc.mm_interconnect_0.to_sw_port_s1_agent,altera_merlin_slave_agent
cam_soc.mm_interconnect_0.to_sw_sig_s1_agent,altera_merlin_slave_agent
cam_soc.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
cam_soc.mm_interconnect_0.sysid_qsys_0_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
cam_soc.mm_interconnect_0.nios2_qsys_0_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
cam_soc.mm_interconnect_0.sdram_pll_pll_slave_agent_rsp_fifo,altera_avalon_sc_fifo
cam_soc.mm_interconnect_0.onchip_memory2_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
cam_soc.mm_interconnect_0.led_s1_agent_rsp_fifo,altera_avalon_sc_fifo
cam_soc.mm_interconnect_0.sdram_s1_agent_rsp_fifo,altera_avalon_sc_fifo
cam_soc.mm_interconnect_0.sdram_s1_agent_rdata_fifo,altera_avalon_sc_fifo
cam_soc.mm_interconnect_0.to_hw_port_s1_agent_rsp_fifo,altera_avalon_sc_fifo
cam_soc.mm_interconnect_0.to_hw_sig_s1_agent_rsp_fifo,altera_avalon_sc_fifo
cam_soc.mm_interconnect_0.to_sw_port_s1_agent_rsp_fifo,altera_avalon_sc_fifo
cam_soc.mm_interconnect_0.to_sw_sig_s1_agent_rsp_fifo,altera_avalon_sc_fifo
cam_soc.mm_interconnect_0.router,cam_soc_mm_interconnect_0_router
cam_soc.mm_interconnect_0.router_001,cam_soc_mm_interconnect_0_router_001
cam_soc.mm_interconnect_0.router_002,cam_soc_mm_interconnect_0_router_002
cam_soc.mm_interconnect_0.router_007,cam_soc_mm_interconnect_0_router_002
cam_soc.mm_interconnect_0.router_003,cam_soc_mm_interconnect_0_router_003
cam_soc.mm_interconnect_0.router_004,cam_soc_mm_interconnect_0_router_003
cam_soc.mm_interconnect_0.router_005,cam_soc_mm_interconnect_0_router_003
cam_soc.mm_interconnect_0.router_006,cam_soc_mm_interconnect_0_router_003
cam_soc.mm_interconnect_0.router_008,cam_soc_mm_interconnect_0_router_003
cam_soc.mm_interconnect_0.router_009,cam_soc_mm_interconnect_0_router_003
cam_soc.mm_interconnect_0.router_010,cam_soc_mm_interconnect_0_router_003
cam_soc.mm_interconnect_0.router_011,cam_soc_mm_interconnect_0_router_003
cam_soc.mm_interconnect_0.router_012,cam_soc_mm_interconnect_0_router_003
cam_soc.mm_interconnect_0.cmd_demux,cam_soc_mm_interconnect_0_cmd_demux
cam_soc.mm_interconnect_0.cmd_demux_001,cam_soc_mm_interconnect_0_cmd_demux_001
cam_soc.mm_interconnect_0.cmd_mux,cam_soc_mm_interconnect_0_cmd_mux
cam_soc.mm_interconnect_0.cmd_mux_005,cam_soc_mm_interconnect_0_cmd_mux
cam_soc.mm_interconnect_0.cmd_mux_001,cam_soc_mm_interconnect_0_cmd_mux_001
cam_soc.mm_interconnect_0.cmd_mux_002,cam_soc_mm_interconnect_0_cmd_mux_001
cam_soc.mm_interconnect_0.cmd_mux_003,cam_soc_mm_interconnect_0_cmd_mux_001
cam_soc.mm_interconnect_0.cmd_mux_004,cam_soc_mm_interconnect_0_cmd_mux_001
cam_soc.mm_interconnect_0.cmd_mux_006,cam_soc_mm_interconnect_0_cmd_mux_001
cam_soc.mm_interconnect_0.cmd_mux_007,cam_soc_mm_interconnect_0_cmd_mux_001
cam_soc.mm_interconnect_0.cmd_mux_008,cam_soc_mm_interconnect_0_cmd_mux_001
cam_soc.mm_interconnect_0.cmd_mux_009,cam_soc_mm_interconnect_0_cmd_mux_001
cam_soc.mm_interconnect_0.cmd_mux_010,cam_soc_mm_interconnect_0_cmd_mux_001
cam_soc.mm_interconnect_0.rsp_demux,cam_soc_mm_interconnect_0_rsp_demux
cam_soc.mm_interconnect_0.rsp_demux_005,cam_soc_mm_interconnect_0_rsp_demux
cam_soc.mm_interconnect_0.rsp_demux_001,cam_soc_mm_interconnect_0_rsp_demux_001
cam_soc.mm_interconnect_0.rsp_demux_002,cam_soc_mm_interconnect_0_rsp_demux_001
cam_soc.mm_interconnect_0.rsp_demux_003,cam_soc_mm_interconnect_0_rsp_demux_001
cam_soc.mm_interconnect_0.rsp_demux_004,cam_soc_mm_interconnect_0_rsp_demux_001
cam_soc.mm_interconnect_0.rsp_demux_006,cam_soc_mm_interconnect_0_rsp_demux_001
cam_soc.mm_interconnect_0.rsp_demux_007,cam_soc_mm_interconnect_0_rsp_demux_001
cam_soc.mm_interconnect_0.rsp_demux_008,cam_soc_mm_interconnect_0_rsp_demux_001
cam_soc.mm_interconnect_0.rsp_demux_009,cam_soc_mm_interconnect_0_rsp_demux_001
cam_soc.mm_interconnect_0.rsp_demux_010,cam_soc_mm_interconnect_0_rsp_demux_001
cam_soc.mm_interconnect_0.rsp_mux,cam_soc_mm_interconnect_0_rsp_mux
cam_soc.mm_interconnect_0.rsp_mux_001,cam_soc_mm_interconnect_0_rsp_mux_001
cam_soc.mm_interconnect_0.crosser,altera_avalon_st_handshake_clock_crosser
cam_soc.mm_interconnect_0.crosser_001,altera_avalon_st_handshake_clock_crosser
cam_soc.mm_interconnect_0.crosser_002,altera_avalon_st_handshake_clock_crosser
cam_soc.mm_interconnect_0.crosser_003,altera_avalon_st_handshake_clock_crosser
cam_soc.mm_interconnect_0.avalon_st_adapter,cam_soc_mm_interconnect_0_avalon_st_adapter
cam_soc.mm_interconnect_0.avalon_st_adapter.error_adapter_0,cam_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
cam_soc.mm_interconnect_0.avalon_st_adapter_001,cam_soc_mm_interconnect_0_avalon_st_adapter
cam_soc.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,cam_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
cam_soc.mm_interconnect_0.avalon_st_adapter_002,cam_soc_mm_interconnect_0_avalon_st_adapter
cam_soc.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,cam_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
cam_soc.mm_interconnect_0.avalon_st_adapter_003,cam_soc_mm_interconnect_0_avalon_st_adapter
cam_soc.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,cam_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
cam_soc.mm_interconnect_0.avalon_st_adapter_004,cam_soc_mm_interconnect_0_avalon_st_adapter
cam_soc.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,cam_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
cam_soc.mm_interconnect_0.avalon_st_adapter_005,cam_soc_mm_interconnect_0_avalon_st_adapter
cam_soc.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,cam_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
cam_soc.mm_interconnect_0.avalon_st_adapter_006,cam_soc_mm_interconnect_0_avalon_st_adapter
cam_soc.mm_interconnect_0.avalon_st_adapter_006.error_adapter_0,cam_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
cam_soc.mm_interconnect_0.avalon_st_adapter_007,cam_soc_mm_interconnect_0_avalon_st_adapter
cam_soc.mm_interconnect_0.avalon_st_adapter_007.error_adapter_0,cam_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
cam_soc.mm_interconnect_0.avalon_st_adapter_008,cam_soc_mm_interconnect_0_avalon_st_adapter
cam_soc.mm_interconnect_0.avalon_st_adapter_008.error_adapter_0,cam_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
cam_soc.mm_interconnect_0.avalon_st_adapter_009,cam_soc_mm_interconnect_0_avalon_st_adapter
cam_soc.mm_interconnect_0.avalon_st_adapter_009.error_adapter_0,cam_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
cam_soc.mm_interconnect_0.avalon_st_adapter_010,cam_soc_mm_interconnect_0_avalon_st_adapter
cam_soc.mm_interconnect_0.avalon_st_adapter_010.error_adapter_0,cam_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
cam_soc.irq_mapper,cam_soc_irq_mapper
cam_soc.rst_controller,altera_reset_controller
cam_soc.rst_controller_001,altera_reset_controller
