

================================================================
== Vivado HLS Report for 'unpacker'
================================================================
* Date:           Mon Apr  9 21:30:11 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        mnist_edpa
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  15.00|      3.63|        1.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  786|  786|  786|  786|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Unpack  |  784|  784|         2|          1|          1|   784|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     94|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    120|
|Register         |        -|      -|      56|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      56|    214|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_114_p2                        |     +    |      0|  0|  17|          10|           1|
    |ap_block_pp0_stage0_01001            |    and   |      0|  0|   8|           1|           1|
    |stream_in_V_data_V_0_load_A          |    and   |      0|  0|   8|           1|           1|
    |stream_in_V_data_V_0_load_B          |    and   |      0|  0|   8|           1|           1|
    |exitcond_fu_108_p2                   |   icmp   |      0|  0|  13|          10|           9|
    |stream_in_V_data_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_state1                      |    or    |      0|  0|   8|           1|           1|
    |ap_block_state3_pp0_stage0_iter1     |    or    |      0|  0|   8|           1|           1|
    |ap_enable_pp0                        |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1              |    xor   |      0|  0|   8|           2|           1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                |          |      0|  0|  94|          30|          19|
    +-------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  21|          4|    1|          4|
    |ap_done                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |  15|          3|    1|          3|
    |i_reg_97                       |   9|          2|   10|         20|
    |real_start                     |   9|          2|    1|          2|
    |sdata_in_TDATA_blk_n           |   9|          2|    1|          2|
    |stream_in_V_data_V_0_data_out  |   9|          2|   16|         32|
    |stream_in_V_data_V_0_state     |  15|          3|    2|          6|
    |stream_in_V_dest_V_0_state     |  15|          3|    2|          6|
    |stream_out_V_V_blk_n           |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 120|         25|   36|         79|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   3|   0|    3|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |exitcond_reg_125                |   1|   0|    1|          0|
    |i_reg_97                        |  10|   0|   10|          0|
    |start_once_reg                  |   1|   0|    1|          0|
    |stream_in_V_data_V_0_payload_A  |  16|   0|   16|          0|
    |stream_in_V_data_V_0_payload_B  |  16|   0|   16|          0|
    |stream_in_V_data_V_0_sel_rd     |   1|   0|    1|          0|
    |stream_in_V_data_V_0_sel_wr     |   1|   0|    1|          0|
    |stream_in_V_data_V_0_state      |   2|   0|    2|          0|
    |stream_in_V_dest_V_0_state      |   2|   0|    2|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           |  56|   0|   56|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |      unpacker      | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |      unpacker      | return value |
|ap_start               |  in |    1| ap_ctrl_hs |      unpacker      | return value |
|start_full_n           |  in |    1| ap_ctrl_hs |      unpacker      | return value |
|ap_done                | out |    1| ap_ctrl_hs |      unpacker      | return value |
|ap_continue            |  in |    1| ap_ctrl_hs |      unpacker      | return value |
|ap_idle                | out |    1| ap_ctrl_hs |      unpacker      | return value |
|ap_ready               | out |    1| ap_ctrl_hs |      unpacker      | return value |
|start_out              | out |    1| ap_ctrl_hs |      unpacker      | return value |
|start_write            | out |    1| ap_ctrl_hs |      unpacker      | return value |
|sdata_in_TDATA         |  in |   16|    axis    | stream_in_V_data_V |    pointer   |
|sdata_in_TVALID        |  in |    1|    axis    | stream_in_V_dest_V |    pointer   |
|sdata_in_TREADY        | out |    1|    axis    | stream_in_V_dest_V |    pointer   |
|sdata_in_TDEST         |  in |    1|    axis    | stream_in_V_dest_V |    pointer   |
|sdata_in_TKEEP         |  in |    2|    axis    | stream_in_V_keep_V |    pointer   |
|sdata_in_TSTRB         |  in |    2|    axis    | stream_in_V_strb_V |    pointer   |
|sdata_in_TUSER         |  in |    1|    axis    | stream_in_V_user_V |    pointer   |
|sdata_in_TLAST         |  in |    1|    axis    | stream_in_V_last_V |    pointer   |
|sdata_in_TID           |  in |    1|    axis    |  stream_in_V_id_V  |    pointer   |
|stream_out_V_V_din     | out |   16|   ap_fifo  |   stream_out_V_V   |    pointer   |
|stream_out_V_V_full_n  |  in |    1|   ap_fifo  |   stream_out_V_V   |    pointer   |
|stream_out_V_V_write   | out |    1|   ap_fifo  |   stream_out_V_V   |    pointer   |
+-----------------------+-----+-----+------------+--------------------+--------------+

