{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727218317392 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727218317396 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 24 17:51:57 2024 " "Processing started: Tue Sep 24 17:51:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727218317396 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1727218317396 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CasaDomo -c CasaDomo --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off CasaDomo -c CasaDomo --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1727218317396 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1727218318304 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1727218318304 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "House.v(109) " "Verilog HDL information at House.v(109): always construct contains both blocking and non-blocking assignments" {  } { { "House.v" "" { Text "C:/Users/dasa1/OneDrive/Documents/Coding projects/Electronica-Digital-1-G1-E1/Proyecto/src/House.v" 109 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1727218340071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "house.v 1 1 " "Found 1 design units, including 1 entities, in source file house.v" { { "Info" "ISGN_ENTITY_NAME" "1 House " "Found entity 1: House" {  } { { "House.v" "" { Text "C:/Users/dasa1/OneDrive/Documents/Coding projects/Electronica-Digital-1-G1-E1/Proyecto/src/House.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727218340077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727218340077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "move.v 1 1 " "Found 1 design units, including 1 entities, in source file move.v" { { "Info" "ISGN_ENTITY_NAME" "1 Move " "Found entity 1: Move" {  } { { "Move.v" "" { Text "C:/Users/dasa1/OneDrive/Documents/Coding projects/Electronica-Digital-1-G1-E1/Proyecto/src/Move.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727218340082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727218340082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motor.v 1 1 " "Found 1 design units, including 1 entities, in source file motor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Motor " "Found entity 1: Motor" {  } { { "Motor.v" "" { Text "C:/Users/dasa1/OneDrive/Documents/Coding projects/Electronica-Digital-1-G1-E1/Proyecto/src/Motor.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727218340089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727218340089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leds.v 1 1 " "Found 1 design units, including 1 entities, in source file leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 Leds " "Found entity 1: Leds" {  } { { "Leds.v" "" { Text "C:/Users/dasa1/OneDrive/Documents/Coding projects/Electronica-Digital-1-G1-E1/Proyecto/src/Leds.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727218340093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727218340093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "btt.v 1 1 " "Found 1 design units, including 1 entities, in source file btt.v" { { "Info" "ISGN_ENTITY_NAME" "1 BTt " "Found entity 1: BTt" {  } { { "BTt.v" "" { Text "C:/Users/dasa1/OneDrive/Documents/Coding projects/Electronica-Digital-1-G1-E1/Proyecto/src/BTt.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727218340097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727218340097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "btr.v 1 1 " "Found 1 design units, including 1 entities, in source file btr.v" { { "Info" "ISGN_ENTITY_NAME" "1 BTr " "Found entity 1: BTr" {  } { { "BTr.v" "" { Text "C:/Users/dasa1/OneDrive/Documents/Coding projects/Electronica-Digital-1-G1-E1/Proyecto/src/BTr.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727218340100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727218340100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "house-tb.v 1 1 " "Found 1 design units, including 1 entities, in source file house-tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_House " "Found entity 1: tb_House" {  } { { "House-tb.v" "" { Text "C:/Users/dasa1/OneDrive/Documents/Coding projects/Electronica-Digital-1-G1-E1/Proyecto/src/House-tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727218340104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727218340104 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "House " "Elaborating entity \"House\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1727218340169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BTr BTr:receiver " "Elaborating entity \"BTr\" for hierarchy \"BTr:receiver\"" {  } { { "House.v" "receiver" { Text "C:/Users/dasa1/OneDrive/Documents/Coding projects/Electronica-Digital-1-G1-E1/Proyecto/src/House.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727218340171 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 BTr.v(48) " "Verilog HDL assignment warning at BTr.v(48): truncated value with size 32 to match size of target (16)" {  } { { "BTr.v" "" { Text "C:/Users/dasa1/OneDrive/Documents/Coding projects/Electronica-Digital-1-G1-E1/Proyecto/src/BTr.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727218340179 "|House|BTr:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 BTr.v(58) " "Verilog HDL assignment warning at BTr.v(58): truncated value with size 32 to match size of target (16)" {  } { { "BTr.v" "" { Text "C:/Users/dasa1/OneDrive/Documents/Coding projects/Electronica-Digital-1-G1-E1/Proyecto/src/BTr.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727218340179 "|House|BTr:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BTr.v(63) " "Verilog HDL assignment warning at BTr.v(63): truncated value with size 32 to match size of target (4)" {  } { { "BTr.v" "" { Text "C:/Users/dasa1/OneDrive/Documents/Coding projects/Electronica-Digital-1-G1-E1/Proyecto/src/BTr.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727218340179 "|House|BTr:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 BTr.v(72) " "Verilog HDL assignment warning at BTr.v(72): truncated value with size 32 to match size of target (16)" {  } { { "BTr.v" "" { Text "C:/Users/dasa1/OneDrive/Documents/Coding projects/Electronica-Digital-1-G1-E1/Proyecto/src/BTr.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727218340180 "|House|BTr:receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BTt BTt:transmitter " "Elaborating entity \"BTt\" for hierarchy \"BTt:transmitter\"" {  } { { "House.v" "transmitter" { Text "C:/Users/dasa1/OneDrive/Documents/Coding projects/Electronica-Digital-1-G1-E1/Proyecto/src/House.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727218340182 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 BTt.v(50) " "Verilog HDL assignment warning at BTt.v(50): truncated value with size 32 to match size of target (16)" {  } { { "BTt.v" "" { Text "C:/Users/dasa1/OneDrive/Documents/Coding projects/Electronica-Digital-1-G1-E1/Proyecto/src/BTt.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727218340183 "|House|BTt:transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 BTt.v(60) " "Verilog HDL assignment warning at BTt.v(60): truncated value with size 32 to match size of target (16)" {  } { { "BTt.v" "" { Text "C:/Users/dasa1/OneDrive/Documents/Coding projects/Electronica-Digital-1-G1-E1/Proyecto/src/BTt.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727218340183 "|House|BTt:transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BTt.v(65) " "Verilog HDL assignment warning at BTt.v(65): truncated value with size 32 to match size of target (4)" {  } { { "BTt.v" "" { Text "C:/Users/dasa1/OneDrive/Documents/Coding projects/Electronica-Digital-1-G1-E1/Proyecto/src/BTt.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727218340183 "|House|BTt:transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 BTt.v(74) " "Verilog HDL assignment warning at BTt.v(74): truncated value with size 32 to match size of target (16)" {  } { { "BTt.v" "" { Text "C:/Users/dasa1/OneDrive/Documents/Coding projects/Electronica-Digital-1-G1-E1/Proyecto/src/BTt.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727218340183 "|House|BTt:transmitter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Leds Leds:led_controller " "Elaborating entity \"Leds\" for hierarchy \"Leds:led_controller\"" {  } { { "House.v" "led_controller" { Text "C:/Users/dasa1/OneDrive/Documents/Coding projects/Electronica-Digital-1-G1-E1/Proyecto/src/House.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727218340184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Motor Motor:motor_controller " "Elaborating entity \"Motor\" for hierarchy \"Motor:motor_controller\"" {  } { { "House.v" "motor_controller" { Text "C:/Users/dasa1/OneDrive/Documents/Coding projects/Electronica-Digital-1-G1-E1/Proyecto/src/House.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727218340186 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Motor.v(28) " "Verilog HDL Case Statement information at Motor.v(28): all case item expressions in this case statement are onehot" {  } { { "Motor.v" "" { Text "C:/Users/dasa1/OneDrive/Documents/Coding projects/Electronica-Digital-1-G1-E1/Proyecto/src/Motor.v" 28 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1727218340187 "|House|Motor:motor_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Move Move:motion_detector " "Elaborating entity \"Move\" for hierarchy \"Move:motion_detector\"" {  } { { "House.v" "motion_detector" { Text "C:/Users/dasa1/OneDrive/Documents/Coding projects/Electronica-Digital-1-G1-E1/Proyecto/src/House.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727218340189 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Move.v(25) " "Verilog HDL assignment warning at Move.v(25): truncated value with size 32 to match size of target (12)" {  } { { "Move.v" "" { Text "C:/Users/dasa1/OneDrive/Documents/Coding projects/Electronica-Digital-1-G1-E1/Proyecto/src/Move.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727218340192 "|House|Move:motion_detector"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1727218340399 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dasa1/OneDrive/Documents/Coding projects/Electronica-Digital-1-G1-E1/Proyecto/src/output_files/CasaDomo.map.smsg " "Generated suppressed messages file C:/Users/dasa1/OneDrive/Documents/Coding projects/Electronica-Digital-1-G1-E1/Proyecto/src/output_files/CasaDomo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1727218340496 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727218340530 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 24 17:52:20 2024 " "Processing ended: Tue Sep 24 17:52:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727218340530 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727218340530 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727218340530 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1727218340530 ""}
