
test.riscv:	file format elf32-littleriscv

Disassembly of section .text:

80000000 <_start>:
80000000: 97 41 00 00  	auipc	gp, 4
80000004: 93 81 81 80  	addi	gp, gp, -2040
80000008: 93 0e 00 02  	li	t4, 32
8000000c: d7 fe 0e 0d  	vsetvli	t4, t4, e32, m1, ta, ma
80000010: b7 2e 00 00  	lui	t4, 2
80000014: f3 ae 0e 30  	csrrs	t4, mstatus, t4
80000018: 93 0e 00 00  	li	t4, 0
8000001c: 73 23 50 80  	csrr	t1, 2053
80000020: f3 23 60 80  	csrr	t2, 2054
80000024: 13 0e 00 40  	li	t3, 1024
80000028: 33 03 c3 03  	mul	t1, t1, t3
8000002c: 33 01 73 00  	add	sp, t1, t2
80000030: 13 02 00 00  	li	tp, 0
80000034: 73 2f 10 80  	csrr	t5, 2049
80000038: 13 0e 00 40  	li	t3, 1024
8000003c: 33 0f cf 03  	mul	t5, t5, t3
80000040: 33 84 e3 01  	add	s0, t2, t5

80000044 <.Lpcrel_hi1>:
80000044: 17 35 00 00  	auipc	a0, 3
80000048: 13 05 45 fc  	addi	a0, a0, -60

8000004c <.Lpcrel_hi2>:
8000004c: 17 36 00 00  	auipc	a2, 3
80000050: 13 06 c6 fb  	addi	a2, a2, -68
80000054: 63 08 c5 00  	beq	a0, a2, 0x80000064 <.Ltmp0>

80000058 <.Ltmp1>:
80000058: 23 20 05 00  	sw	zero, 0(a0)
8000005c: 13 05 45 00  	addi	a0, a0, 4
80000060: e3 6c c5 fe  	bltu	a0, a2, 0x80000058 <.Ltmp1>

80000064 <.Ltmp0>:
80000064: f3 22 30 80  	csrr	t0, 2051
80000068: 03 a3 02 00  	lw	t1, 0(t0)
8000006c: 03 a5 42 00  	lw	a0, 4(t0)
80000070: 83 a3 02 03  	lw	t2, 48(t0)
80000074: 03 ae 42 03  	lw	t3, 52(t0)

80000078 <.Lpcrel_hi3>:
80000078: 97 3e 00 00  	auipc	t4, 3
8000007c: 93 8e 8e f8  	addi	t4, t4, -120

80000080 <.Lpcrel_hi4>:
80000080: 17 3f 00 00  	auipc	t5, 3
80000084: 13 0f 4f f8  	addi	t5, t5, -124
80000088: 23 a0 7e 00  	sw	t2, 0(t4)
8000008c: 23 20 cf 01  	sw	t3, 0(t5)

80000090 <.Lpcrel_hi5>:
80000090: 97 0f 00 00  	auipc	t6, 0
80000094: 93 8f 8f 01  	addi	t6, t6, 24
80000098: 73 90 5f 30  	csrw	mtvec, t6
8000009c: e7 00 03 00  	jalr	t1
800000a0: 0b 40 00 00  	endprg	x0, x0, x0
800000a4: 6f 00 40 00  	j	0x800000a8 <spike_end>

800000a8 <spike_end>:
800000a8: 13 03 10 00  	li	t1, 1

800000ac <.Lpcrel_hi6>:
800000ac: 97 12 00 00  	auipc	t0, 1
800000b0: 93 82 42 f5  	addi	t0, t0, -172
800000b4: 23 a0 62 00  	sw	t1, 0(t0)

800000b8 <test>:
800000b8: 13 01 c1 00  	addi	sp, sp, 12
800000bc: 13 02 82 00  	addi	tp, tp, 8
800000c0: 0b 20 10 00  	regext	zero, zero, 1
800000c4: 57 40 02 5e  	vmv.v.x	v0, tp
800000c8: 23 2a 11 fe  	sw	ra, -12(sp)
800000cc: 0b 20 80 04  	regext	zero, zero, 72
800000d0: 2b 2c 10 fe  	vsw.v	v1, -8(v0)
800000d4: 83 22 05 00  	lw	t0, 0(a0)
800000d8: 23 2e 51 fe  	sw	t0, -4(sp)
800000dc: 83 22 45 00  	lw	t0, 4(a0)
800000e0: 23 2c 51 fe  	sw	t0, -8(sp)
800000e4: 57 40 00 5e  	vmv.v.x	v0, zero
800000e8: ef 00 40 07  	jal	0x8000015c <_Z13get_global_idj>
800000ec: 0b 20 10 00  	regext	zero, zero, 1
800000f0: d7 30 01 96  	vsll.vi	v1, v0, 2
800000f4: 83 22 81 ff  	lw	t0, -8(sp)
800000f8: 0b 20 00 04  	regext	zero, zero, 64
800000fc: 57 c0 12 02  	vadd.vx	v0, v1, t0
80000100: fb 20 00 00  	vlw12.v	v1, 0(v0)
80000104: 93 02 c2 ff  	addi	t0, tp, -4
80000108: 57 c0 02 5e  	vmv.v.x	v0, t0
8000010c: ef 00 c0 03  	jal	0x80000148 <foo>
80000110: 0b 20 80 00  	regext	zero, zero, 8
80000114: 2b 20 c0 7f  	vlw.v	v0, -4(v0)
80000118: 83 22 c1 ff  	lw	t0, -4(sp)
8000011c: 0b 20 00 04  	regext	zero, zero, 64
80000120: d7 c0 12 02  	vadd.vx	v1, v1, t0
80000124: 7b e0 00 00  	vsw12.v	v0, 0(v1)
80000128: 83 20 41 ff  	lw	ra, -12(sp)
8000012c: 0b 20 90 00  	regext	zero, zero, 9
80000130: ab 20 80 7f  	vlw.v	v1, -8(v0)
80000134: 13 01 41 ff  	addi	sp, sp, -12
80000138: 13 02 82 ff  	addi	tp, tp, -8
8000013c: 0b 20 10 00  	regext	zero, zero, 1
80000140: 57 40 02 5e  	vmv.v.x	v0, tp
80000144: 67 80 00 00  	ret

80000148 <foo>:
80000148: d7 30 10 76  	vmsle.vi	v1, v1, 0
8000014c: d7 30 10 0e  	vrsub.vi	v1, v1, 0
80000150: d7 b0 10 2a  	vor.vi	v1, v1, 1
80000154: 2b 20 10 80  	vsw.v	v1, 0(v0)
80000158: 67 80 00 00  	ret

8000015c <_Z13get_global_idj>:
8000015c: 13 01 41 00  	addi	sp, sp, 4
80000160: 23 2e 11 fe  	sw	ra, -4(sp)
80000164: 93 02 20 00  	li	t0, 2
80000168: d7 c0 02 5e  	vmv.v.x	v1, t0

8000016c <.Lpcrel_hi0>:
8000016c: 17 03 00 00  	auipc	t1, 0
80000170: 5b 30 43 05  	setrpc	zero, t1, 84
80000174: 5b 84 00 04  	vbeq	v0, v1, 0x800001bc <.LBB0_6>
80000178: 6f 00 40 00  	j	0x8000017c <.LBB0_1>

8000017c <.LBB0_1>:
8000017c: 93 02 10 00  	li	t0, 1
80000180: d7 c0 02 5e  	vmv.v.x	v1, t0

80000184 <.Lpcrel_hi1>:
80000184: 17 03 00 00  	auipc	t1, 0
80000188: 5b 30 c3 03  	setrpc	zero, t1, 60
8000018c: 5b 84 00 02  	vbeq	v0, v1, 0x800001b4 <.LBB0_5>
80000190: 6f 00 40 00  	j	0x80000194 <.LBB0_2>

80000194 <.LBB0_2>:
80000194: d7 40 00 5e  	vmv.v.x	v1, zero

80000198 <.Lpcrel_hi2>:
80000198: 17 03 00 00  	auipc	t1, 0
8000019c: 5b 30 83 02  	setrpc	zero, t1, 40
800001a0: 5b 86 00 00  	vbeq	v0, v1, 0x800001ac <.LBB0_4>
800001a4: 57 40 00 5e  	vmv.v.x	v0, zero
800001a8: 6f 00 80 01  	j	0x800001c0 <.LBB0_7>

800001ac <.LBB0_4>:
800001ac: ef 00 00 10  	jal	0x800002ac <__builtin_riscv_global_id_x>
800001b0: 6f 00 00 01  	j	0x800001c0 <.LBB0_7>

800001b4 <.LBB0_5>:
800001b4: ef 00 c0 12  	jal	0x800002e0 <__builtin_riscv_global_id_y>
800001b8: 6f 00 80 00  	j	0x800001c0 <.LBB0_7>

800001bc <.LBB0_6>:
800001bc: ef 00 40 15  	jal	0x80000310 <__builtin_riscv_global_id_z>

800001c0 <.LBB0_7>:
800001c0: 5b 20 00 00  	join	zero, zero, 0
800001c4: 83 20 c1 ff  	lw	ra, -4(sp)
800001c8: 13 01 c1 ff  	addi	sp, sp, -4
800001cc: 67 80 00 00  	ret

800001d0 <__builtin_riscv_workitem_id_x>:
800001d0: 13 01 41 00  	addi	sp, sp, 4
800001d4: 23 2e 11 fe  	sw	ra, -4(sp)
800001d8: 73 25 30 80  	csrr	a0, 2051
800001dc: 83 22 85 00  	lw	t0, 8(a0)
800001e0: 73 23 00 80  	csrr	t1, 2048
800001e4: 57 a1 08 52  	vid.v	v2
800001e8: 57 40 23 02  	vadd.vx	v0, v2, t1
800001ec: 03 2e 85 01  	lw	t3, 24(a0)
800001f0: 57 60 0e 8a  	vremu.vx	v0, v0, t3
800001f4: 83 20 c1 ff  	lw	ra, -4(sp)
800001f8: 13 01 c1 ff  	addi	sp, sp, -4
800001fc: 67 80 00 00  	ret

80000200 <__builtin_riscv_workitem_id_y>:
80000200: 13 01 41 00  	addi	sp, sp, 4
80000204: 23 2e 11 fe  	sw	ra, -4(sp)
80000208: 73 25 30 80  	csrr	a0, 2051
8000020c: 83 22 85 00  	lw	t0, 8(a0)
80000210: 73 23 00 80  	csrr	t1, 2048
80000214: 57 a1 08 52  	vid.v	v2
80000218: 57 40 23 02  	vadd.vx	v0, v2, t1
8000021c: 03 2e 85 01  	lw	t3, 24(a0)
80000220: 83 2e c5 01  	lw	t4, 28(a0)
80000224: 33 8f ce 03  	mul	t5, t4, t3
80000228: 57 60 0f 8a  	vremu.vx	v0, v0, t5
8000022c: 57 60 0e 82  	vdivu.vx	v0, v0, t3
80000230: d7 c0 0e 5e  	vmv.v.x	v1, t4

80000234 <.hi2>:
80000234: 17 03 00 00  	auipc	t1, 0
80000238: 5b 30 43 01  	setrpc	zero, t1, 20
8000023c: 5b c6 00 00  	vblt	v0, v1, 0x80000248 <.end2>
80000240: 13 0f f0 ff  	li	t5, -1
80000244: 57 40 1f 02  	vadd.vx	v0, v1, t5

80000248 <.end2>:
80000248: 5b 20 00 00  	join	zero, zero, 0
8000024c: 83 20 c1 ff  	lw	ra, -4(sp)
80000250: 13 01 c1 ff  	addi	sp, sp, -4
80000254: 67 80 00 00  	ret

80000258 <__builtin_riscv_workitem_id_z>:
80000258: 13 01 41 00  	addi	sp, sp, 4
8000025c: 23 2e 11 fe  	sw	ra, -4(sp)
80000260: 73 25 30 80  	csrr	a0, 2051
80000264: 73 23 00 80  	csrr	t1, 2048
80000268: 57 a1 08 52  	vid.v	v2
8000026c: 57 40 23 02  	vadd.vx	v0, v2, t1
80000270: 03 2e 85 01  	lw	t3, 24(a0)
80000274: 83 2e c5 01  	lw	t4, 28(a0)
80000278: 03 2f 05 02  	lw	t5, 32(a0)
8000027c: b3 8e ce 03  	mul	t4, t4, t3
80000280: 57 e0 0e 82  	vdivu.vx	v0, v0, t4
80000284: d7 40 0f 5e  	vmv.v.x	v1, t5

80000288 <.hi3>:
80000288: 17 03 00 00  	auipc	t1, 0
8000028c: 5b 30 43 01  	setrpc	zero, t1, 20
80000290: 5b c6 00 00  	vblt	v0, v1, 0x8000029c <.end3>
80000294: 13 0f f0 ff  	li	t5, -1
80000298: 57 40 1f 02  	vadd.vx	v0, v1, t5

8000029c <.end3>:
8000029c: 5b 20 00 00  	join	zero, zero, 0
800002a0: 83 20 c1 ff  	lw	ra, -4(sp)
800002a4: 13 01 c1 ff  	addi	sp, sp, -4
800002a8: 67 80 00 00  	ret

800002ac <__builtin_riscv_global_id_x>:
800002ac: 13 01 41 00  	addi	sp, sp, 4
800002b0: 23 2e 11 fe  	sw	ra, -4(sp)
800002b4: ef f0 df f1  	jal	0x800001d0 <__builtin_riscv_workitem_id_x>
800002b8: 73 25 30 80  	csrr	a0, 2051
800002bc: 73 23 80 80  	csrr	t1, 2056
800002c0: 03 2e 85 01  	lw	t3, 24(a0)
800002c4: 83 2e 45 02  	lw	t4, 36(a0)
800002c8: b3 0f c3 03  	mul	t6, t1, t3
800002cc: b3 8f df 01  	add	t6, t6, t4
800002d0: 57 c0 0f 02  	vadd.vx	v0, v0, t6
800002d4: 83 20 c1 ff  	lw	ra, -4(sp)
800002d8: 13 01 c1 ff  	addi	sp, sp, -4
800002dc: 67 80 00 00  	ret

800002e0 <__builtin_riscv_global_id_y>:
800002e0: 13 01 41 00  	addi	sp, sp, 4
800002e4: 23 2e 11 fe  	sw	ra, -4(sp)
800002e8: ef f0 9f f1  	jal	0x80000200 <__builtin_riscv_workitem_id_y>
800002ec: 73 23 90 80  	csrr	t1, 2057
800002f0: 83 23 c5 01  	lw	t2, 28(a0)
800002f4: 83 2e 85 02  	lw	t4, 40(a0)
800002f8: 33 0e 73 02  	mul	t3, t1, t2
800002fc: 33 0e de 01  	add	t3, t3, t4
80000300: 57 40 0e 02  	vadd.vx	v0, v0, t3
80000304: 83 20 c1 ff  	lw	ra, -4(sp)
80000308: 13 01 c1 ff  	addi	sp, sp, -4
8000030c: 67 80 00 00  	ret

80000310 <__builtin_riscv_global_id_z>:
80000310: 13 01 41 00  	addi	sp, sp, 4
80000314: 23 2e 11 fe  	sw	ra, -4(sp)
80000318: ef f0 1f f4  	jal	0x80000258 <__builtin_riscv_workitem_id_z>
8000031c: 73 25 30 80  	csrr	a0, 2051
80000320: 73 23 a0 80  	csrr	t1, 2058
80000324: 83 23 05 02  	lw	t2, 32(a0)
80000328: 03 2e c5 02  	lw	t3, 44(a0)
8000032c: b3 83 63 02  	mul	t2, t2, t1
80000330: b3 83 c3 01  	add	t2, t2, t3
80000334: 57 c0 03 02  	vadd.vx	v0, v0, t2
80000338: 83 20 c1 ff  	lw	ra, -4(sp)
8000033c: 13 01 c1 ff  	addi	sp, sp, -4
80000340: 67 80 00 00  	ret
