#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000002d66441e010 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002d66441e1a0 .scope module, "Falling2En" "Falling2En" 3 17;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 1 "en";
    .port_info 3 /OUTPUT 1 "out";
P_000002d664460b40 .param/l "SYNC_STG" 0 3 17, +C4<00000000000000000000000000000001>;
v000002d66445c3e0_0 .net *"_ivl_1", 1 0, L_000002d6644c4dc0;  1 drivers
v000002d66445c520_0 .net *"_ivl_2", 2 0, L_000002d6644c4640;  1 drivers
L_000002d6644c6068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002d66445be40_0 .net *"_ivl_5", 0 0, L_000002d6644c6068;  1 drivers
L_000002d6644c60b0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000002d66445c200_0 .net/2u *"_ivl_6", 2 0, L_000002d6644c60b0;  1 drivers
o000002d664471058 .functor BUFZ 1, C4<z>; HiZ drive
v000002d66445bee0_0 .net "clk", 0 0, o000002d664471058;  0 drivers
v000002d66445c980_0 .var "dly", 1 0;
v000002d66445c020_0 .net "en", 0 0, L_000002d6644c5040;  1 drivers
o000002d6644710e8 .functor BUFZ 1, C4<z>; HiZ drive
v000002d66445c0c0_0 .net "in", 0 0, o000002d6644710e8;  0 drivers
v000002d66445c160_0 .net "out", 0 0, L_000002d6644c5a40;  1 drivers
E_000002d664460600 .event posedge, v000002d66445bee0_0;
L_000002d6644c4dc0 .part v000002d66445c980_0, 0, 2;
L_000002d6644c4640 .concat [ 2 1 0 0], L_000002d6644c4dc0, L_000002d6644c6068;
L_000002d6644c5040 .cmp/eq 3, L_000002d6644c4640, L_000002d6644c60b0;
L_000002d6644c5a40 .part v000002d66445c980_0, 1, 1;
S_000002d664468870 .scope module, "TestEdge2En" "TestEdge2En" 4 3;
 .timescale -9 -9;
v000002d6644c4140_0 .var "clk", 0 0;
v000002d6644c45a0_0 .net "en1", 0 0, L_000002d6644c4320;  1 drivers
v000002d6644c5d60_0 .net "en2", 0 0, L_000002d6644c5cc0;  1 drivers
v000002d6644c4500_0 .net "enF", 0 0, L_000002d6644c4e60;  1 drivers
v000002d6644c4280_0 .net "enR", 0 0, L_000002d6644c4960;  1 drivers
v000002d6644c59a0_0 .var "in", 0 0;
v000002d6644c40a0_0 .net "out1", 0 0, L_000002d6644c46e0;  1 drivers
v000002d6644c57c0_0 .net "out2", 0 0, L_000002d6644c5f40;  1 drivers
v000002d6644c5ae0_0 .net "outRF", 0 0, L_000002d6644c5180;  1 drivers
S_000002d664468a00 .scope module, "theEd2E" "Edge2En" 4 26, 3 29 0, S_000002d664468870;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 1 "rising";
    .port_info 3 /OUTPUT 1 "falling";
    .port_info 4 /OUTPUT 1 "out";
P_000002d664460a00 .param/l "SYNC_STG" 0 3 29, +C4<00000000000000000000000000000001>;
v000002d66445c480_0 .net *"_ivl_1", 1 0, L_000002d6644c4820;  1 drivers
v000002d66445cac0_0 .net *"_ivl_11", 1 0, L_000002d6644c4a00;  1 drivers
v000002d66445c2a0_0 .net *"_ivl_12", 2 0, L_000002d6644c50e0;  1 drivers
L_000002d6644c62a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002d66445c8e0_0 .net *"_ivl_15", 0 0, L_000002d6644c62a8;  1 drivers
L_000002d6644c62f0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000002d66445c660_0 .net/2u *"_ivl_16", 2 0, L_000002d6644c62f0;  1 drivers
v000002d66445c700_0 .net *"_ivl_2", 2 0, L_000002d6644c48c0;  1 drivers
L_000002d6644c6218 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002d66445ca20_0 .net *"_ivl_5", 0 0, L_000002d6644c6218;  1 drivers
L_000002d6644c6260 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000002d66445bbc0_0 .net/2u *"_ivl_6", 2 0, L_000002d6644c6260;  1 drivers
v000002d66445bc60_0 .net "clk", 0 0, v000002d6644c4140_0;  1 drivers
v000002d66445bf80_0 .var "dly", 1 0;
v000002d6644c5220_0 .net "falling", 0 0, L_000002d6644c4e60;  alias, 1 drivers
v000002d6644c4aa0_0 .net "in", 0 0, v000002d6644c59a0_0;  1 drivers
v000002d6644c5360_0 .net "out", 0 0, L_000002d6644c5180;  alias, 1 drivers
v000002d6644c41e0_0 .net "rising", 0 0, L_000002d6644c4960;  alias, 1 drivers
E_000002d664460c80 .event posedge, v000002d66445bc60_0;
L_000002d6644c4820 .part v000002d66445bf80_0, 0, 2;
L_000002d6644c48c0 .concat [ 2 1 0 0], L_000002d6644c4820, L_000002d6644c6218;
L_000002d6644c4960 .cmp/eq 3, L_000002d6644c48c0, L_000002d6644c6260;
L_000002d6644c4a00 .part v000002d66445bf80_0, 0, 2;
L_000002d6644c50e0 .concat [ 2 1 0 0], L_000002d6644c4a00, L_000002d6644c62a8;
L_000002d6644c4e60 .cmp/eq 3, L_000002d6644c50e0, L_000002d6644c62f0;
L_000002d6644c5180 .part v000002d66445bf80_0, 1, 1;
S_000002d664416860 .scope module, "theR2E1" "Rising2En" 4 24, 3 5 0, S_000002d664468870;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 1 "en";
    .port_info 3 /OUTPUT 1 "out";
P_000002d6644609c0 .param/l "SYNC_STG" 0 3 5, +C4<00000000000000000000000000000001>;
v000002d6644c4460_0 .net *"_ivl_1", 1 0, L_000002d6644c5b80;  1 drivers
v000002d6644c52c0_0 .net *"_ivl_2", 2 0, L_000002d6644c5c20;  1 drivers
L_000002d6644c60f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002d6644c4f00_0 .net *"_ivl_5", 0 0, L_000002d6644c60f8;  1 drivers
L_000002d6644c6140 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000002d6644c4c80_0 .net/2u *"_ivl_6", 2 0, L_000002d6644c6140;  1 drivers
v000002d6644c5540_0 .net "clk", 0 0, v000002d6644c4140_0;  alias, 1 drivers
v000002d6644c54a0_0 .var "dly", 1 0;
v000002d6644c4b40_0 .net "en", 0 0, L_000002d6644c4320;  alias, 1 drivers
v000002d6644c4be0_0 .net "in", 0 0, v000002d6644c59a0_0;  alias, 1 drivers
v000002d6644c4fa0_0 .net "out", 0 0, L_000002d6644c46e0;  alias, 1 drivers
L_000002d6644c5b80 .part v000002d6644c54a0_0, 0, 2;
L_000002d6644c5c20 .concat [ 2 1 0 0], L_000002d6644c5b80, L_000002d6644c60f8;
L_000002d6644c4320 .cmp/eq 3, L_000002d6644c5c20, L_000002d6644c6140;
L_000002d6644c46e0 .part v000002d6644c54a0_0, 1, 1;
S_000002d6644169f0 .scope module, "theR2E2" "Rising2En" 4 25, 3 5 0, S_000002d664468870;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 1 "en";
    .port_info 3 /OUTPUT 1 "out";
P_000002d664461300 .param/l "SYNC_STG" 0 3 5, +C4<00000000000000000000000000000010>;
v000002d6644c55e0_0 .net *"_ivl_1", 1 0, L_000002d6644c4780;  1 drivers
v000002d6644c5e00_0 .net *"_ivl_2", 3 0, L_000002d6644c5ea0;  1 drivers
L_000002d6644c6188 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002d6644c5400_0 .net *"_ivl_5", 1 0, L_000002d6644c6188;  1 drivers
L_000002d6644c61d0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v000002d6644c5680_0 .net/2u *"_ivl_6", 3 0, L_000002d6644c61d0;  1 drivers
v000002d6644c5860_0 .net "clk", 0 0, v000002d6644c4140_0;  alias, 1 drivers
v000002d6644c5720_0 .var "dly", 2 0;
v000002d6644c5900_0 .net "en", 0 0, L_000002d6644c5cc0;  alias, 1 drivers
v000002d6644c43c0_0 .net "in", 0 0, v000002d6644c59a0_0;  alias, 1 drivers
v000002d6644c4d20_0 .net "out", 0 0, L_000002d6644c5f40;  alias, 1 drivers
L_000002d6644c4780 .part v000002d6644c5720_0, 1, 2;
L_000002d6644c5ea0 .concat [ 2 2 0 0], L_000002d6644c4780, L_000002d6644c6188;
L_000002d6644c5cc0 .cmp/eq 4, L_000002d6644c5ea0, L_000002d6644c61d0;
L_000002d6644c5f40 .part v000002d6644c5720_0, 2, 1;
    .scope S_000002d66441e1a0;
T_0 ;
    %wait E_000002d664460600;
    %load/vec4 v000002d66445c980_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000002d66445c0c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002d66445c980_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_000002d664416860;
T_1 ;
    %wait E_000002d664460c80;
    %load/vec4 v000002d6644c54a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000002d6644c4be0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002d6644c54a0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000002d6644169f0;
T_2 ;
    %wait E_000002d664460c80;
    %load/vec4 v000002d6644c5720_0;
    %parti/s 2, 0, 2;
    %load/vec4 v000002d6644c43c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002d6644c5720_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_000002d664468a00;
T_3 ;
    %wait E_000002d664460c80;
    %load/vec4 v000002d66445bf80_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000002d6644c4aa0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002d66445bf80_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_000002d664468870;
T_4 ;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d6644c4140_0, 0, 1;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v000002d6644c4140_0;
    %inv;
    %store/vec4 v000002d6644c4140_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_000002d664468870;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d6644c59a0_0, 0, 1;
    %delay 44, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d6644c59a0_0, 0, 1;
    %delay 56, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d6644c59a0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_000002d664468870;
T_6 ;
    %vpi_call/w 4 17 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 4 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002d664468870 {0 0 0};
    %delay 150, 0;
    %vpi_call/w 4 19 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "edge2en.sv";
    "tb_edge2en.sv";
