# NASSCOM--VSD-SOC-design
# **DAY 1** <br> 
## **Introduction to open-source EDA, openLANE, skywater130 pdk and prerequisites.** <br>
* Introduction to Packages for design, open-source EDA, openLANE and skywater130 pdk.
  * Introduction to QFN-48 Package. <br>
AUDRINO Board <br>
<figcaption style="text-align:center;">
<img width="259" alt="image" src="https://github.com/SubhroRoy/NASSCOM--VSD-SOC-design/assets/169291565/0d8ec951-9f47-4df3-a18a-f55aef344ba7">
 <img width="480" alt="image" src="https://github.com/SubhroRoy/NASSCOM--VSD-SOC-design/assets/169291565/ee9e2175-37df-4b46-96b9-523aa81d5653">
 <br>
FIG 1.1.1: AUDRINO BOARD and block diagram for the board
</figcaption> <br><br>
In Fig. 1.1.1, circled in yellow, is the chip in focus. Here we can see the chip and the block diagram. The block diagram shows the processor with the interface connections. 
<br><br>

<figcaption style="text-align:center;">
<img width="302" alt="image" src="https://github.com/SubhroRoy/NASSCOM--VSD-SOC-design/assets/169291565/6cb54388-69cb-4d63-961c-398540c78717">
 <br>
FIG 1.1.2: Chip structure in a QFN-48 package 
</figcaption> <br><br>
If we take the chip in question and remove the cover. We will see the chip structure as seen above. It is a QFN-48 package structure i.e. Quad Flat No-Leads structure with a total of 48 pins. The chip sits at the middle of the package. <br><br>

* SOC design and openLANE.
* Get familiar to open source EDA tools.
<br><br>
  
PICORV32A PREP DONE
![image](https://github.com/SubhroRoy/NASSCOM--VSD-SOC-design/assets/169291565/05c30919-36f8-4d64-a5e2-2b652adeb588)
