<div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 100.0%;"><colgroup><col style="width: 2.15776%;"/><col style="width: 2.26388%;"/><col style="width: 7.85285%;"/><col style="width: 15.7764%;"/><col style="width: 2.44075%;"/><col style="width: 2.68836%;"/><col style="width: 12.2037%;"/><col style="width: 16.5193%;"/><col style="width: 38.0969%;"/></colgroup><tbody><tr><th class="confluenceTh">Count</th><th class="confluenceTh">Env</th><th class="confluenceTh">Config</th><th class="confluenceTh">Test</th><th colspan="1" class="confluenceTh">Owner </th><th class="confluenceTh">Status</th><th class="confluenceTh">Comments</th><th class="confluenceTh">Signature</th><th class="confluenceTh">Path</th></tr><tr><td colspan="9" data-highlight-colour="#36b37e" class="confluenceTd">Fsys_RC2 #1, 2021_03_09_2223</td></tr><tr><td colspan="2" data-highlight-colour="#de350b" class="confluenceTd">Failing sims: 7</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">3</td><td class="confluenceTd">fsys</td><td class="confluenceTd">hw_cfg_44</td><td class="confluenceTd">concerto_fullsys_test_ace_random_all_ops_no_dvm_7</td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[do_compare] Above fields of DM_CMT_REQ have mismatched</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_09_2224/debug/fsys/hw_cfg_44/run/concerto_fullsys_test_ace_random_all_ops_no_dvm_7/vcs.log</td></tr><tr><td class="confluenceTd">2</td><td class="confluenceTd">fsys</td><td class="confluenceTd">hw_cfg_7</td><td class="confluenceTd">concerto_fullsys_test_chiaiu_random_stash_0</td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[HBFAIL] Heart Beat Failure Objection:</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_09_2224/debug/fsys/hw_cfg_7/run/concerto_fullsys_test_chiaiu_random_stash_0/vcs.log</td></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">fsys</td><td class="confluenceTd">hw_cfg_38</td><td class="confluenceTd">concerto_fullsys_test_aiu_random_all_ops_long_0</td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[tb_top.m_axi4_arm_sva_dmi0.axi4_errs_bresp_all_done_eos] AXI4_ERRS_BRESP_ALL_DONE_EOS: All write transaction addresses .....</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_09_2224/debug/fsys/hw_cfg_38/run/concerto_fullsys_test_aiu_random_all_ops_long_0/vcs.log</td></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">fsys</td><td class="confluenceTd">hw_cfg_44</td><td class="confluenceTd">concerto_fullsys_test_ace_random_all_ops_no_dvm_5</td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[do_compare] Above fields of smi_seq_item have mismatched for '{m_leaf_name:&quot;mrd_req_pkt&quot;, m_inst_id:32'h00096a90, use_u.....</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_09_2224/debug/fsys/hw_cfg_44/run/concerto_fullsys_test_ace_random_all_ops_no_dvm_5/vcs.log</td></tr><tr><td colspan="2" data-highlight-colour="#de350b" class="confluenceTd">Did Not Run : 8</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">hw_cfg_8</td><td class="confluenceTd">qchannel_reset_test</td><td colspan="1" class="confluenceTd">Chien</td><td class="confluenceTd">fixed</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">hw_cfg_10</td><td class="confluenceTd">qchannel_reset_test</td><td colspan="1" class="confluenceTd">Chien</td><td class="confluenceTd">fixed</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">hw_cfg_20_dii_boot</td><td class="confluenceTd">qchannel_reset_test</td><td colspan="1" class="confluenceTd">Chien</td><td class="confluenceTd">fixed</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">hw_cfg_38                         </td><td class="confluenceTd">qchannel_reset_test</td><td colspan="1" class="confluenceTd">Chien</td><td class="confluenceTd">fixed</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">hw_cfg_41                         </td><td class="confluenceTd">qchannel_reset_test</td><td colspan="1" class="confluenceTd">Chien</td><td class="confluenceTd">fixed</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">hw_config_atomic                  </td><td class="confluenceTd">chiaiu_random_atomic                          </td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">ioaiu_random_atomic                           </td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">aiu_random_atomic                             </td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td colspan="9" data-highlight-colour="#36b37e" class="confluenceTd"> DMI #29, %(3617/3703), sarting date: 2021_03_01_0405</td></tr><tr><td colspan="2" data-highlight-colour="#de350b" class="confluenceTd">Failing sims: 83</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">40</td><td class="confluenceTd">dmi</td><td class="confluenceTd">config5</td><td class="confluenceTd">dmi_test_resiliency_trans_prot_fault_ecc_all_uncorr_err_4</td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[HBFAIL] Heart Beat Failure Objection:</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_01_0406/debug/dmi/config5/run/dmi_test_resiliency_trans_prot_fault_ecc_all_uncorr_err_4/vcs.log</td></tr><tr><td class="confluenceTd">28</td><td class="confluenceTd">dmi</td><td class="confluenceTd">config8</td><td class="confluenceTd">dmi_test_Atomic_only_sp_2</td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[dmi0:DMI_SCOREBOARD] dword:1 DTR dwid Exp :4 Recd :6</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_01_0406/debug/dmi/config8/run/dmi_test_Atomic_only_sp_2/vcs.log</td></tr><tr><td class="confluenceTd">10</td><td class="confluenceTd">dmi</td><td class="confluenceTd">config7_snps0</td><td class="confluenceTd">dmi_test_dmi_trans_actv_high_csr_test_0</td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[dmi_trans_actv_test] TransActv is not correct TransActv 1 rtt_q size 0 wtt_q size 0</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_01_0406/debug/dmi/config7_snps0/run/dmi_test_dmi_trans_actv_high_csr_test_0/vcs.log</td></tr><tr><td class="confluenceTd">4</td><td class="confluenceTd">dmi</td><td class="confluenceTd">config5</td><td class="confluenceTd">dmi_test_resiliency_trans_prot_fault_ecc_all_cov_uncorr_err_1</td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[fault_injector_checker_uvm_test_top] expect_mission_fault argument is passed from command line &amp; observed mission_fault.....</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_01_0406/debug/dmi/config5/run/dmi_test_resiliency_trans_prot_fault_ecc_all_cov_uncorr_err_1/vcs.log</td></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">dmi</td><td class="confluenceTd">config7</td><td class="confluenceTd">dmi_test_random_warmp2_0</td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">UVM timeout Elapsed time: 1:40:20</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_01_0406/debug/dmi/config7/run/dmi_test_random_warmp2_0/vcs.log</td></tr><tr><td colspan="2" data-highlight-colour="#de350b" class="confluenceTd">Did Not Run : 3</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">config6                               </td><td class="confluenceTd">random_scp4                                                </td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">config8                               </td><td class="confluenceTd">random_scp4                                                </td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td colspan="9" data-highlight-colour="#36b37e" class="confluenceTd">IOAIU #29, 98%(6756/6829), sarting date: 2021_03_01_0405</td></tr><tr><td colspan="2" data-highlight-colour="#de350b" class="confluenceTd">Failing sims: 69</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">33</td><td class="confluenceTd">ioaiu</td><td class="confluenceTd">hw_cfg_7_all_ecc</td><td class="confluenceTd">bring_up_test_resiliency_trans_prot_fault_ecc_dp_uncorr_err_4</td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[HBFAIL] Heart Beat Failure Objection:</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_01_0406/debug/ioaiu/hw_cfg_7_all_ecc/run/bring_up_test_resiliency_trans_prot_fault_ecc_dp_uncorr_err_4/vcs.log</td></tr><tr><td class="confluenceTd">7</td><td class="confluenceTd">ioaiu</td><td class="confluenceTd">hw_cfg_2_ioc_256b</td><td class="confluenceTd">bring_up_test_IOAIU_MntOp_SMC_flush_by_addr_range_0</td><td colspan="1" class="confluenceTd">Romain</td><td class="confluenceTd">Fixed</td><td class="confluenceTd"><ul><li>commit 9352d97c6010a16da301d6ffd08222636f1f705a    Fix on the generated mntRange value which should not imply the overflow of the final address of the memory region</li></ul><p>File : dv/ioaiu/tests/<a class="external-link" href="http://ioaiu_csr_seq_lib.sv" rel="nofollow">ioaiu_csr_seq_lib.sv</a></p></td><td class="confluenceTd">[FATAL] None of the targets are mapped to DMI or DII, Address:0xcb604568000</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_01_0406/debug/ioaiu/hw_cfg_2_ioc_256b/run/bring_up_test_IOAIU_MntOp_SMC_flush_by_addr_range_0/vcs.log</td></tr><tr><td class="confluenceTd">6</td><td class="confluenceTd">ioaiu</td><td class="confluenceTd">config_ace_256b_ecc</td><td class="confluenceTd">bring_up_test_resiliency_trans_prot_fault_ecc_corr_err_vs_cnt_1</td><td colspan="1" class="confluenceTd">Romain</td><td class="confluenceTd"><p>Ongoing</p></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[caiu1_smi_agent_pkg.smi_check_err.#ublk#199735239#1040.UNCORR] RAW Error: UNcorrectable Error detected (err_loc=14 or n.....</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_01_0406/debug/ioaiu/config_ace_256b_ecc/run/bring_up_test_resiliency_trans_prot_fault_ecc_corr_err_vs_cnt_1/vcs.log</td></tr><tr><td class="confluenceTd">5</td><td class="confluenceTd">ioaiu</td><td class="confluenceTd">hw_cfg_7_all_ecc</td><td class="confluenceTd">bring_up_test_resiliency_trans_prot_fault_ecc_all_uncorr_err_3</td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[ncaiu0_smi_agent_pkg.smi_check_err.#ublk#199734247#1040.UNCORR] RAW Error: UNcorrectable Error detected (err_loc=15 or .....</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_01_0406/debug/ioaiu/hw_cfg_7_all_ecc/run/bring_up_test_resiliency_trans_prot_fault_ecc_all_uncorr_err_3/vcs.log</td></tr><tr><td class="confluenceTd">4</td><td class="confluenceTd">ioaiu</td><td class="confluenceTd">hw_cfg_7_all_ecc</td><td class="confluenceTd">resiliency_unitduplication_test_resiliency_unitduplication_0</td><td colspan="1" class="confluenceTd">Romain</td><td class="confluenceTd">Open</td><td class="confluenceTd"><p> <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-7033" rel="nofollow">https://arterisip.atlassian.net/browse/CONC-7033</a><br/>&quot;Since RTL was fozen and there were no outside effects I kept it as is for now.&quot; &quot;Moving this to 3.2 &quot;</p></td><td class="confluenceTd">[fault_injector_checker] cerr_counter is reached to maximum but not stayed stable as counter value Act:0, Exp:511</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_01_0406/debug/ioaiu/hw_cfg_7_all_ecc/run/resiliency_unitduplication_test_resiliency_unitduplication_0/vcs.log</td></tr><tr><td class="confluenceTd">4</td><td class="confluenceTd">ioaiu</td><td class="confluenceTd">hw_cfg_2_ioc_err</td><td class="confluenceTd">bring_up_test_csr_cecr_ErrInt_corr_CCP_Tag_0</td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[CSR Ralgen Base Seq] Timeout! Polling ErrCount, poll_till=0xe fieldVal=0xf</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_01_0406/debug/ioaiu/hw_cfg_2_ioc_err/run/bring_up_test_csr_cecr_ErrInt_corr_CCP_Tag_0/vcs.log</td></tr><tr><td class="confluenceTd">2</td><td class="confluenceTd">ioaiu</td><td class="confluenceTd">hw_cfg_2_ioc_err</td><td class="confluenceTd">bring_up_test_csr_addr_region_overlap_test_read_req_0</td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[FATAL] Address:0x86ede8bd9890 maps to multiple memory regions</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_01_0406/debug/ioaiu/hw_cfg_2_ioc_err/run/bring_up_test_csr_addr_region_overlap_test_read_req_0/vcs.log</td></tr><tr><td class="confluenceTd">2</td><td class="confluenceTd">ioaiu</td><td class="confluenceTd">hw_cfg_2_ioc_err</td><td class="confluenceTd">bring_up_test_random_strreq_cmstatus_with_error_0</td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[ncaiu0 SCB] Found no corresponding write address channel transactions for the above ACE write response packet in advanc.....</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_01_0406/debug/ioaiu/hw_cfg_2_ioc_err/run/bring_up_test_random_strreq_cmstatus_with_error_0/vcs.log</td></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">ioaiu</td><td class="confluenceTd">config_ace_256b</td><td class="confluenceTd">bring_up_test_Native_intf_snoop_rsp_error_0</td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[ACE CACHE MODEL] Illegal IsShared/PassDirty value for request to address 0x43c7f46d2b20 (RDNOTSHRDDIR Start State:ACE_S.....</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_01_0406/debug/ioaiu/config_ace_256b/run/bring_up_test_Native_intf_snoop_rsp_error_0/vcs.log</td></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">ioaiu</td><td class="confluenceTd">config_ace_256b</td><td class="confluenceTd">bring_up_test_ace_rd_wr_snp_stress_6</td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[SYSTEM BFM] TB Error: Unsupported Start State received in getEndStateForACE for CmdReq:eCmdWrUnqPtl Start_state: SysBfm.....</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_01_0406/debug/ioaiu/config_ace_256b/run/bring_up_test_ace_rd_wr_snp_stress_6/vcs.log</td></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">ioaiu</td><td class="confluenceTd">hw_cfg_2_ioc_err</td><td class="confluenceTd">bring_up_test_csr_uuecr_sw_write_ott_0</td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[ncaiu0 SCB2] ACE read data response is wrong. should be OKAY and received: SLVERR. OutstTxn #1</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_01_0406/debug/ioaiu/hw_cfg_2_ioc_err/run/bring_up_test_csr_uuecr_sw_write_ott_0/vcs.log</td></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">ioaiu</td><td class="confluenceTd">hw_cfg_2_ioc_err</td><td class="confluenceTd">bring_up_test_csr_uuecr_sw_write_tag_0</td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[ncaiu0 SCB] Cannot find a corresponding transaction for the above ACE read data packet in advance copy</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_01_0406/debug/ioaiu/hw_cfg_2_ioc_err/run/bring_up_test_csr_uuecr_sw_write_tag_0/vcs.log</td></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">ioaiu</td><td class="confluenceTd">hw_cfg_2_ioc_err</td><td class="confluenceTd">bring_up_test_random_dtrreq_cmstatus_with_data_error_0</td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[ncaiu0 SCB] 1 ACE read data rresp field returned an SLVERR message which is not expected</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_01_0406/debug/ioaiu/hw_cfg_2_ioc_err/run/bring_up_test_random_dtrreq_cmstatus_with_data_error_0/vcs.log</td></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">ioaiu</td><td class="confluenceTd">hw_cfg_2_ioc_err</td><td class="confluenceTd">bring_up_test_random_dtrreq_cmstatus_with_non_data_error_0</td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[ncaiu0 SCB] TB expected this txn to be cancelled. Due to dependency not met for the above txn</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_01_0406/debug/ioaiu/hw_cfg_2_ioc_err/run/bring_up_test_random_dtrreq_cmstatus_with_non_data_error_0/vcs.log</td></tr><tr><td colspan="2" data-highlight-colour="#de350b" class="confluenceTd">Did Not Run : 4</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">config_ace_256b_ecc                   </td><td class="confluenceTd">resiliency_trans_prot_fault_ecc_all_cov_uncorr_err         </td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">hw_cfg_7_all_ecc                      </td><td class="confluenceTd">resiliency_trans_prot_fault_ecc_all_cov_uncorr_err         </td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td colspan="9" data-highlight-colour="#36b37e" class="confluenceTd"> CHI_AIU #29, 98%(5117/5169), sarting date: 2021_03_01_0405</td></tr><tr><td colspan="2" data-highlight-colour="#de350b" class="confluenceTd">Failing sims: 30</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">6</td><td class="confluenceTd">chi_aiu</td><td class="confluenceTd">hw_config_two</td><td class="confluenceTd">chi_aiu_bringup_test_DVM_same_addr_0</td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[CHI-AIU0 SCB ERROR] AIU txid: 0 matches the current CMD_REQ's address &amp; LPID but it hasn't yet seen CMD_RSP. AIU should.....</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_01_0406/debug/chi_aiu/hw_config_two/run/chi_aiu_bringup_test_DVM_same_addr_0/vcs.log</td></tr><tr><td class="confluenceTd">5</td><td class="confluenceTd">chi_aiu</td><td class="confluenceTd">hw_config_two</td><td class="confluenceTd">chi_aiu_bringup_test_wrong_target_id_on_DTRrsp_0</td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[assert_error] caiu0 tx_ndp_0 caiu0 smi_msg_ready not asserted while smi_msg_valid is asserted timeout (15000 cycles)</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_01_0406/debug/chi_aiu/hw_config_two/run/chi_aiu_bringup_test_wrong_target_id_on_DTRrsp_0/vcs.log</td></tr><tr><td class="confluenceTd">4</td><td class="confluenceTd">chi_aiu</td><td class="confluenceTd">hw_config_two</td><td class="confluenceTd">chi_aiu_bringup_test_wrong_target_id_on_DTRreq_0</td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[assert_error] caiu0 tx_dp_2 caiu0 smi_msg_ready not asserted while smi_msg_valid is asserted timeout (15000 cycles)</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_01_0406/debug/chi_aiu/hw_config_two/run/chi_aiu_bringup_test_wrong_target_id_on_DTRreq_0/vcs.log</td></tr><tr><td class="confluenceTd">3</td><td class="confluenceTd">chi_aiu</td><td class="confluenceTd">config256bit</td><td class="confluenceTd">chi_aiu_bringup_test_random_dbad_on_DTRreq_0</td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[CHI-AIU0 SCB ERROR] CHI srsp packet mismatch. Expected:</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_01_0406/debug/chi_aiu/config256bit/run/chi_aiu_bringup_test_random_dbad_on_DTRreq_0/vcs.log</td></tr><tr><td class="confluenceTd">2</td><td class="confluenceTd">chi_aiu</td><td class="confluenceTd">hw_cfg_7_all_ecc</td><td class="confluenceTd">chi_aiu_bringup_test_random_dbad_on_DTRreq_0</td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[CHI-AIU0 SCB ERROR] resperr != 2'b10 for bad data in DTRreq, Data = 43a2e2fd43a54b74ec253c5d6570df91</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_01_0406/debug/chi_aiu/hw_cfg_7_all_ecc/run/chi_aiu_bringup_test_random_dbad_on_DTRreq_0/vcs.log</td></tr><tr><td class="confluenceTd">2</td><td class="confluenceTd">chi_aiu</td><td class="confluenceTd">hw_cfg_7_all_ecc</td><td class="confluenceTd">chi_aiu_bringup_test_chi_snp_rsp_data_error_0</td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[RUN_MAIN] Mismatch CAIUUESR_ErrInfo:0x2, expd Valid ErrInfo:0x6</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_01_0406/debug/chi_aiu/hw_cfg_7_all_ecc/run/chi_aiu_bringup_test_chi_snp_rsp_data_error_0/vcs.log</td></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">chi_aiu</td><td class="confluenceTd">hw_cfg_20</td><td class="confluenceTd">chi_aiu_bringup_test_chi_snp_rsp_non_data_error_0</td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">UVM timeout Elapsed time: 0:02:15</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_01_0406/debug/chi_aiu/hw_cfg_20/run/chi_aiu_bringup_test_chi_snp_rsp_non_data_error_0/vcs.log</td></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">chi_aiu</td><td class="confluenceTd">hw_config_two</td><td class="confluenceTd">chi_aiu_bringup_test_random_unmapped_add_0</td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[CHI-AIU0 SCB ERROR] Couldn't match RDATA txn to any pending txn. # of matches: 0x0</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_01_0406/debug/chi_aiu/hw_config_two/run/chi_aiu_bringup_test_random_unmapped_add_0/vcs.log</td></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">chi_aiu</td><td class="confluenceTd">hw_config_two</td><td class="confluenceTd">chi_aiu_bringup_test_chi_snp_rsp_non_data_error_0</td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">UVM timeout Elapsed time: 0:02:29</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_01_0406/debug/chi_aiu/hw_config_two/run/chi_aiu_bringup_test_chi_snp_rsp_non_data_error_0/vcs.log</td></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">chi_aiu</td><td class="confluenceTd">hw_cfg_7_all_ecc</td><td class="confluenceTd">chi_aiu_bringup_test_wrong_target_id_on_DTRreq_0</td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[assert_error] caiu0 tx_dp_2 caiu0 smi_dp_ready not asserted while smi_dp_valid is asserted timeout (      15000 cycles)</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_01_0406/debug/chi_aiu/hw_cfg_7_all_ecc/run/chi_aiu_bringup_test_wrong_target_id_on_DTRreq_0/vcs.log</td></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">chi_aiu</td><td class="confluenceTd">hw_cfg_7_all_ecc</td><td class="confluenceTd">chi_aiu_bringup_test_csr_addr_region_overlap_test_0</td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">UVM timeout Elapsed time: 0:11:18</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_01_0406/debug/chi_aiu/hw_cfg_7_all_ecc/run/chi_aiu_bringup_test_csr_addr_region_overlap_test_0/vcs.log</td></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">chi_aiu</td><td class="confluenceTd">hw_cfg_7_all_parity</td><td class="confluenceTd">chi_aiu_bringup_test_random_dbad_on_DTRreq_0</td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[CHI-AIU0 SCB ERROR] resperr != 2'b10 for bad data in DTRreq, Data = b2997e22b2a012afc844eb3a391a3f64</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_01_0406/debug/chi_aiu/hw_cfg_7_all_parity/run/chi_aiu_bringup_test_random_dbad_on_DTRreq_0/vcs.log</td></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">chi_aiu</td><td class="confluenceTd">hw_cfg_7_all_parity</td><td class="confluenceTd">chi_aiu_bringup_test_csr_addr_region_overlap_test_0</td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">UVM timeout Elapsed time: 0:07:52</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_01_0406/debug/chi_aiu/hw_cfg_7_all_parity/run/chi_aiu_bringup_test_csr_addr_region_overlap_test_0/vcs.log</td></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">chi_aiu</td><td class="confluenceTd">config256bit</td><td class="confluenceTd">chi_aiu_bringup_test_chi_snp_rsp_non_data_error_0</td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">UVM timeout Elapsed time: 0:01:47</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_01_0406/debug/chi_aiu/config256bit/run/chi_aiu_bringup_test_chi_snp_rsp_non_data_error_0/vcs.log</td></tr><tr><td colspan="2" data-highlight-colour="#de350b" class="confluenceTd">Did Not Run : 22</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">hw_cfg_7_all_ecc                      </td><td class="confluenceTd">resiliency_trans_prot_fault_ecc_ndp_uncorr_err             </td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">hw_cfg_7_all_ecc                      </td><td class="confluenceTd">resiliency_trans_prot_fault_ecc_hdr_uncorr_err             </td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">hw_cfg_7_all_ecc                      </td><td class="confluenceTd">resiliency_trans_prot_fault_ecc_dp_uncorr_err              </td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">hw_cfg_7_all_ecc                      </td><td class="confluenceTd">resiliency_trans_prot_fault_ecc_all_uncorr_err             </td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">hw_cfg_7_all_ecc                      </td><td class="confluenceTd">resiliency_trans_prot_fault_ecc_all_cov_uncorr_err         </td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td colspan="9" data-highlight-colour="#36b37e" class="confluenceTd">DCE #29, 97%(5174/5317), sarting date: 2021_03_01_0405</td></tr><tr><td colspan="2" data-highlight-colour="#de350b" class="confluenceTd">Failing sims: 126</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">100</td><td class="confluenceTd">dce</td><td class="confluenceTd">hw_cfg_3</td><td class="confluenceTd">dce_bringup_test_resiliency_trans_prot_fault_ecc_all_uncorr_err_9</td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[HBFAIL] Heart Beat Failure Objection:</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_01_0406/debug/dce/hw_cfg_3/run/dce_bringup_test_resiliency_trans_prot_fault_ecc_all_uncorr_err_9/vcs.log</td></tr><tr><td class="confluenceTd">12</td><td class="confluenceTd">dce</td><td class="confluenceTd">hw_cfg_41</td><td class="confluenceTd">dce_bringup_test_reads_and_writes_addrconflict_26</td><td colspan="1" class="confluenceTd">Hema</td><td class="confluenceTd">Fixed</td><td class="confluenceTd">Had to increase the triggering of the CSR sequence, after some delay for huge tests. Fixed and ran 50 seeds. No fails. </td><td class="confluenceTd">[CSR Ralgen Base Seq] Timeout! Polling TransActv, poll_till=0x0 fieldVal=0x1</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_01_0406/debug/dce/hw_cfg_41/run/dce_bringup_test_reads_and_writes_addrconflict_26/vcs.log</td></tr><tr><td class="confluenceTd">7</td><td class="confluenceTd">dce</td><td class="confluenceTd">hw_cfg_40</td><td class="confluenceTd">dce_bringup_test_wrunq_from_ace_w_awunq_set_0</td><td colspan="1" class="confluenceTd">Niteesh</td><td class="confluenceTd">Fixed</td><td class="confluenceTd">Change was made in dce_mst_seq_lib.svh to class dce_directed_wrunq_from_ace_seq. Updated the txn flow such that UPD req comes from a different AIU rather than the same AIU from which we get next CMD req </td><td class="confluenceTd">[DCE CONTAINER] add: addr:0xb057d51d80 already present in outstanding addrq for agent:0</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_01_0406/debug/dce/hw_cfg_40/run/dce_bringup_test_wrunq_from_ace_w_awunq_set_0/vcs.log</td></tr><tr><td class="confluenceTd">3</td><td class="confluenceTd">dce</td><td class="confluenceTd">hw_cfg_40</td><td class="confluenceTd">dce_bringup_test_resiliency_trans_prot_fault_ecc_all_cov_uncorr_err_1</td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[fault_injector_checker_uvm_test_top] expect_mission_fault argument is passed from command line &amp; observed mission_fault.....</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_01_0406/debug/dce/hw_cfg_40/run/dce_bringup_test_resiliency_trans_prot_fault_ecc_all_cov_uncorr_err_1/vcs.log</td></tr><tr><td class="confluenceTd">2</td><td class="confluenceTd">dce</td><td class="confluenceTd">hw_cfg_7</td><td class="confluenceTd">dce_bringup_test_Mrdrsp_address_error_in_cm_status_0</td><td colspan="1" class="confluenceTd">Niteesh</td><td class="confluenceTd">Ongoing</td><td class="confluenceTd"><div class="content-wrapper"><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-7528" >
                <a href="https://arterisip.atlassian.net/browse/CONC-7528?src=confmacro" class="jira-issue-key">CONC-7528</a>
                            </span>
</p></div></td><td class="confluenceTd">[uvm_test_top.m_env.m_dce_scb] DCE should sent STRreq with address error in smi_cmstatus, actual smi_cmstatus = 0x8</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_01_0406/debug/dce/hw_cfg_7/run/dce_bringup_test_Mrdrsp_address_error_in_cm_status_0/vcs.log</td></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">dce</td><td class="confluenceTd">hw_cfg_2</td><td class="confluenceTd">dce_bringup_test_csr_addr_region_overlap_test_1</td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">Runsim signature error parse no results</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_01_0406/debug/dce/hw_cfg_2/run/dce_bringup_test_csr_addr_region_overlap_test_1/vcs.log</td></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">dce</td><td class="confluenceTd">hw_cfg_40</td><td class="confluenceTd">dce_bringup_test_allocops_w_updreqs_addrconflict_29</td><td colspan="1" class="confluenceTd">Hema</td><td class="confluenceTd">Ongoing</td><td class="confluenceTd"><div class="content-wrapper"><p>Hit LKP_RSP mismatch on rerun. Debugged. Filed 

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="NCOR-26" >
                <a href="https://arterisip.atlassian.net/browse/NCOR-26?src=confmacro" class="jira-issue-key">NCOR-26</a>
                            </span>
</p></div></td><td class="confluenceTd">[TAG SF] TB_Error unexpected call to pop from VB0 into recall flop when recall flop is not empty:  sf_type:TAGFILTER id:.....</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_01_0406/debug/dce/hw_cfg_40/run/dce_bringup_test_allocops_w_updreqs_addrconflict_29/vcs.log</td></tr><tr><td colspan="2" data-highlight-colour="#de350b" class="confluenceTd">Did Not Run : 17</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">hw_cfg_7                              </td><td class="confluenceTd">resiliency_trans_prot_fault_ecc_all_cov_uncorr_err         </td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">hw_cfg_40                             </td><td class="confluenceTd">resiliency_trans_prot_fault_ecc_all_cov_uncorr_err         </td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">hw_cfg_40                             </td><td class="confluenceTd">mrd_credit_chk_test                                        </td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">hw_cfg_20                             </td><td class="confluenceTd">csr_timeout_error_test                                     </td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">hw_cfg_3                              </td><td class="confluenceTd">reads_w_slow_dmi_rsp                                       </td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td colspan="9" data-highlight-colour="#36b37e" class="confluenceTd">DVE #29, 249/271, sarting date: 2021_03_01_0405</td></tr><tr><td colspan="2" data-highlight-colour="#de350b" class="confluenceTd">Did Not Run : 22</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">hw_cfg_7_all_ecc                      </td><td class="confluenceTd">resiliency_trans_prot_fault_ecc_hdr_uncorr_err             </td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">resiliency_trans_prot_fault_ecc_dp_uncorr_err              </td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">resiliency_trans_prot_fault_ecc_all_uncorr_err             </td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">resiliency_trans_prot_fault_ecc_all_cov_uncorr_err         </td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr></tbody></table></div>