Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Mon Dec 16 18:05:27 2013
 make -f system.make download started...
""
"*********************************************"
"Downloading Bitstream onto the target board"
"*********************************************"
impact -batch etc/download.cmd
Release 14.6 - iMPACT P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
INFO:iMPACT - Digilent Plugin: Plugin Version: 2.4.4
INFO:iMPACT - Digilent Plugin: no JTAG device was found.
AutoDetecting cable. Please wait.
*** WARNING ***: When port is set to auto detect mode, cable speed is set to
default 6 MHz regardless of explicit arguments supplied for setting the baud
rates
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Source driver files not found.
The Platform Cable USB is not detected. Please connect a cable.If a cable is
connected, please disconnect
and reconnect to the usb port, follow the instructions in the 'Found New
Hardware Wizard', then retry
the Cable Setup operation.
Cable connection failed.
Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 x86_64 64bit SYS
14:14:44, version = 1021.
 LPT base address = 0378h.
 ECP base address = FFFFFFFFh.
Cable connection failed.
Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 x86_64 64bit SYS
14:14:44, version = 1021.
Cable connection failed.
Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 x86_64 64bit SYS
14:14:44, version = 1021.
Cable connection failed.
Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 x86_64 64bit SYS
14:14:44, version = 1021.
Cable connection failed.
Cable autodetection failed.
make: *** [download] Error 1
Done!

********************************************************************************
At Local date and time: Mon Dec 16 18:06:21 2013
 make -f system.make download started...
""
"*********************************************"
"Downloading Bitstream onto the target board"
"*********************************************"
impact -batch etc/download.cmd
Release 14.6 - iMPACT P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
INFO:iMPACT - Digilent Plugin: Plugin Version: 2.4.4
INFO:iMPACT - Digilent Plugin: found 1 device(s).
INFO:iMPACT - Digilent Plugin: opening device: "JtagSmt1", SN:210203336826
INFO:iMPACT - Digilent Plugin: User Name: JtagSmt1
INFO:iMPACT - Digilent Plugin: Product Name: Digilent JTAG-SMT1
INFO:iMPACT - Digilent Plugin: Serial Number: 210203336826
INFO:iMPACT - Digilent Plugin: Product ID: 30800151
INFO:iMPACT - Digilent Plugin: Firmware Version: 0108
INFO:iMPACT - Digilent Plugin: JTAG Port Number: 0
INFO:iMPACT - Digilent Plugin: JTAG Clock Frequency: 10000000 Hz
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc7k325t, Version : 4
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/xc7k325t.bsd...
INFO:iMPACT - Using CseAdapterBSDevice
INFO:iMPACT:501 - '1': Added Device xc7k325t successfully.
done.
UserID read from the bitstream file = 0xFFFFFFFF.
Data width read from the bitstream file = .
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 66000000.
Validating chain...
Boundary-scan chain validated successfully.
1: Device Temperature: Current Reading:   31.18 C, Min. Reading:   27.73 C, Max.
Reading:   33.15 C
1: VCCINT Supply: Current Reading:   1.002 V, Min. Reading:   0.999 V, Max.
Reading:   1.002 V
1: VCCAUX Supply: Current Reading:   1.802 V, Min. Reading:   1.799 V, Max.
Reading:   1.808 V
INFO:iMPACT - Using CseAdapterBSDevice
INFO:iMPACT:501 - '1': Added Device xc7k325t successfully.
INFO:iMPACT - Creating XC7K325T device.
'1': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
 LCK_cycle = NoWait.
LCK cycle: NoWait
'1': Programmed successfully.
Elapsed time =     12 sec.
INFO:Cse - Status register values:
INFO:Cse - 0011 1111 1001 1110 0000 1000 0000 0010 
INFO:Cse - '1': Completed downloading bit file to device.
INFO:Cse - '1': Programming completed successfully.
INFO:iMPACT - '1': Checking done pin....done.
Done!

********************************************************************************
At Local date and time: Mon Dec 16 18:06:52 2013
 make -f system.make download started...
""
"*********************************************"
"Downloading Bitstream onto the target board"
"*********************************************"
impact -batch etc/download.cmd
Release 14.6 - iMPACT P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
INFO:iMPACT - Digilent Plugin: Plugin Version: 2.4.4
INFO:iMPACT - Digilent Plugin: found 1 device(s).
INFO:iMPACT - Digilent Plugin: opening device: "JtagSmt1", SN:210203336826
INFO:iMPACT - Digilent Plugin: User Name: JtagSmt1
INFO:iMPACT - Digilent Plugin: Product Name: Digilent JTAG-SMT1
INFO:iMPACT - Digilent Plugin: Serial Number: 210203336826
INFO:iMPACT - Digilent Plugin: Product ID: 30800151
INFO:iMPACT - Digilent Plugin: Firmware Version: 0108
INFO:iMPACT - Digilent Plugin: JTAG Port Number: 0
INFO:iMPACT - Digilent Plugin: JTAG Clock Frequency: 10000000 Hz
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc7k325t, Version : 4
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/xc7k325t.bsd...
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
INFO:iMPACT - Using CseAdapterBSDevice
INFO:iMPACT:501 - '1': Added Device xc7k325t successfully.
done.
UserID read from the bitstream file = 0xFFFFFFFF.
Data width read from the bitstream file = .
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 66000000.
Validating chain...
Boundary-scan chain validated successfully.
1: Device Temperature: Current Reading:   31.67 C, Min. Reading:   30.69 C, Max.
Reading:   32.16 C
1: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
1: VCCAUX Supply: Current Reading:   1.802 V, Min. Reading:   1.799 V, Max.
Reading:   1.805 V
INFO:iMPACT - Using CseAdapterBSDevice
INFO:iMPACT:501 - '1': Added Device xc7k325t successfully.
INFO:iMPACT - Creating XC7K325T device.
'1': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
 LCK_cycle = NoWait.
LCK cycle: NoWait
'1': Programmed successfully.
Elapsed time =     12 sec.
INFO:Cse - Status register values:
INFO:Cse - 0011 1111 1001 1110 0000 1000 0000 0010 
INFO:Cse - '1': Completed downloading bit file to device.
INFO:Cse - '1': Programming completed successfully.
INFO:iMPACT - '1': Checking done pin....done.
Done!

********************************************************************************
At Local date and time: Mon Dec 16 18:09:45 2013
 make -f system.make init_bram started...
make: Nothing to be done for `init_bram'.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Assigned Driver sysmon 5.03.a for instance axi_xadc_0
axi_xadc_0 has been added to the project
ERROR:EDK:4125 - IPNAME: axi_xadc, INSTANCE: axi_xadc_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_xadc, INSTANCE: axi_xadc_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral axi_xadc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40200000-0x4020ffff) axi_hwicap_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x73800000-0x7380ffff) ring_oscillator_0	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use axi_hwicap_0 as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: axi_xadc_0

********************************************************************************
At Local date and time: Tue Feb 11 14:49:44 2014
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7k325t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/ECE/Documents/PR_Project/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
orig_family is kintex7
INFO:EDK:4130 - IPNAME: axi_hwicap, INSTANCE:axi_hwicap_0 - tcl is overriding
   PARAMETER C_FAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_hwicap_v2_03_a\d
   ata\axi_hwicap_v2_1_0.mpd line 94 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHz signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.


**************************************************************************

For axi_hwicap v2.03.a... 
Checking the C_INCLUDE_STARTUP parameter...

With present configuration, the PORT EOS_IN is unconnected.

With present configuration, the STARTUP primitive would be used in the AXI
HWICAP core.

**************************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40200000-0x4020ffff) axi_hwicap_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x73800000-0x7380ffff) ring_oscillator_0	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi, in the present instance, the C_SCK_RATIO is set to :
   2. 
INFO:EDK - 
   INFO: The EXT_SPI_CLK period is : 10000 ps.

INFO:EDK - 
   INFO: User can connect the same AXI clock connected to the core to
   EXT_SPI_CLK port with proper C_SCK_RATIO value.

INFO:EDK - 
   INFO: For the Winbond memories, the EXT_SPI_CLK is connected to 100000000 Hz
   clock source and C_SCK_RATIO is 2.


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO:EDK - 
   INFO:The EXT_SPI_CLK  = clk_100_0000MHz and  S_AXI_ACLK = clk_100_0000MHz are
   connected to the same source of clock. 
INFO:EDK - 
   INFO:The EXT_SPI_CLK  = clk_100_0000MHz and  S_AXI_ACLK = clk_100_0000MHz are
   connected to the same source of clock. 

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:axi_quad_spi INSTANCE:qspi_flash -
C:\Users\ECE\Documents\PR_Project\system.mhs line 160 - Copying (BBD-specified)
netlist files.

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\ECE\Documents\PR_Project\system.mhs line 33 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\ECE\Documents\PR_Project\system.mhs line 46 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\ECE\Documents\PR_Project\system.mhs line 53 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\ECE\Documents\PR_Project\system.mhs line 62 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\ECE\Documents\PR_Project\system.mhs line 69 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project\system.mhs line 78 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\ECE\Documents\PR_Project\system.mhs line 85 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module - C:\Users\ECE\Documents\PR_Project\system.mhs
line 108 - Copying cache implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\Users\ECE\Documents\PR_Project\system.mhs line 145 - Copying cache
implementation netlist
IPNAME:axi_quad_spi INSTANCE:qspi_flash -
C:\Users\ECE\Documents\PR_Project\system.mhs line 160 - Copying cache
implementation netlist
IPNAME:axi_iic INSTANCE:iic_main - C:\Users\ECE\Documents\PR_Project\system.mhs
line 178 - Copying cache implementation netlist
IPNAME:axi_hwicap INSTANCE:axi_hwicap_0 -
C:\Users\ECE\Documents\PR_Project\system.mhs line 191 - Copying cache
implementation netlist
IPNAME:ring_oscillator INSTANCE:ring_oscillator_0 -
C:\Users\ECE\Documents\PR_Project\system.mhs line 202 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project\system.mhs line 78 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project\system.mhs line 121 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:clock_generator_0 - C:\Users\ECE\Documents\PR_Project\system.mhs line
121 - Running XST synthesis
INSTANCE:axi4lite_0 - C:\Users\ECE\Documents\PR_Project\system.mhs line 137 -
Running XST synthesis
INSTANCE:ring_oscillator_0 - C:\Users\ECE\Documents\PR_Project\system.mhs line
202 - Running XST synthesis
INSTANCE:axi_xadc_0 - C:\Users\ECE\Documents\PR_Project\system.mhs line 212 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
ERROR:HDLCompiler:1654 - "C:/Users/ECE/Documents/PR_Project/pcores/ring_oscillator_v1_00_a/hdl/verilog/user_logic.v" Line 125: Instantiating <component> from unknown module <rp>
ERROR:EDK - xst: unknown error occurred.
ERROR:EDK:546 - Aborting XST flow execution!

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project\system.mhs line 121 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project/implementation/clock_generator_0_wrapper/syst
em_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project\etc\system.gui

********************************************************************************
At Local date and time: Tue Feb 11 16:44:39 2014
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default -lp C:/Users/ECE/Documents/ip_core_example/   -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default -lp
C:/Users/ECE/Documents/ip_core_example/ -msg __xps/ise/xmsgprops.lst -parallel
yes system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7k325t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/ECE/Documents/PR_Project/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
orig_family is kintex7
INFO:EDK:4130 - IPNAME: axi_hwicap, INSTANCE:axi_hwicap_0 - tcl is overriding
   PARAMETER C_FAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_hwicap_v2_03_a\d
   ata\axi_hwicap_v2_1_0.mpd line 94 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHz signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.


**************************************************************************

For axi_hwicap v2.03.a... 
Checking the C_INCLUDE_STARTUP parameter...

With present configuration, the PORT EOS_IN is unconnected.

With present configuration, the STARTUP primitive would be used in the AXI
HWICAP core.

**************************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40200000-0x4020ffff) axi_hwicap_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x73800000-0x7380ffff) ring_oscillator_0	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi, in the present instance, the C_SCK_RATIO is set to :
   2. 
INFO:EDK - 
   INFO: The EXT_SPI_CLK period is : 10000 ps.

INFO:EDK - 
   INFO: User can connect the same AXI clock connected to the core to
   EXT_SPI_CLK port with proper C_SCK_RATIO value.

INFO:EDK - 
   INFO: For the Winbond memories, the EXT_SPI_CLK is connected to 100000000 Hz
   clock source and C_SCK_RATIO is 2.


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO:EDK - 
   INFO:The EXT_SPI_CLK  = clk_100_0000MHz and  S_AXI_ACLK = clk_100_0000MHz are
   connected to the same source of clock. 
INFO:EDK - 
   INFO:The EXT_SPI_CLK  = clk_100_0000MHz and  S_AXI_ACLK = clk_100_0000MHz are
   connected to the same source of clock. 

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:axi_quad_spi INSTANCE:qspi_flash -
C:\Users\ECE\Documents\PR_Project\system.mhs line 160 - Copying (BBD-specified)
netlist files.

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\ECE\Documents\PR_Project\system.mhs line 33 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\ECE\Documents\PR_Project\system.mhs line 46 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\ECE\Documents\PR_Project\system.mhs line 53 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\ECE\Documents\PR_Project\system.mhs line 62 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\ECE\Documents\PR_Project\system.mhs line 69 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project\system.mhs line 78 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\ECE\Documents\PR_Project\system.mhs line 85 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module - C:\Users\ECE\Documents\PR_Project\system.mhs
line 108 - Copying cache implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\Users\ECE\Documents\PR_Project\system.mhs line 145 - Copying cache
implementation netlist
IPNAME:axi_quad_spi INSTANCE:qspi_flash -
C:\Users\ECE\Documents\PR_Project\system.mhs line 160 - Copying cache
implementation netlist
IPNAME:axi_iic INSTANCE:iic_main - C:\Users\ECE\Documents\PR_Project\system.mhs
line 178 - Copying cache implementation netlist
IPNAME:axi_hwicap INSTANCE:axi_hwicap_0 -
C:\Users\ECE\Documents\PR_Project\system.mhs line 191 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project\system.mhs line 78 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project\system.mhs line 121 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:clock_generator_0 - C:\Users\ECE\Documents\PR_Project\system.mhs line
121 - Running XST synthesis
INSTANCE:axi4lite_0 - C:\Users\ECE\Documents\PR_Project\system.mhs line 137 -
Running XST synthesis
INSTANCE:ring_oscillator_0 - C:\Users\ECE\Documents\PR_Project\system.mhs line
202 - Running XST synthesis
INSTANCE:axi_xadc_0 - C:\Users\ECE\Documents\PR_Project\system.mhs line 212 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
ERROR:HDLCompiler:1654 - "C:/Users/ECE/Documents/PR_Project/pcores/ring_oscillator_v1_00_a/hdl/verilog/user_logic.v" Line 121: Instantiating <component> from unknown module <rp>
ERROR:EDK - xst: unknown error occurred.
ERROR:EDK:546 - Aborting XST flow execution!

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project\system.mhs line 121 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project/implementation/clock_generator_0_wrapper/syst
em_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_proc_sys_reset_0_wrapper.ngc] Error 2
Done!

********************************************************************************
At Local date and time: Tue Feb 11 16:48:10 2014
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default -lp C:/Users/ECE/Documents/ip_core_example/   -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default -lp
C:/Users/ECE/Documents/ip_core_example/ -msg __xps/ise/xmsgprops.lst -parallel
yes system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7k325t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/ECE/Documents/PR_Project/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
orig_family is kintex7
INFO:EDK:4130 - IPNAME: axi_hwicap, INSTANCE:axi_hwicap_0 - tcl is overriding
   PARAMETER C_FAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_hwicap_v2_03_a\d
   ata\axi_hwicap_v2_1_0.mpd line 94 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHz signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.


**************************************************************************

For axi_hwicap v2.03.a... 
Checking the C_INCLUDE_STARTUP parameter...

With present configuration, the PORT EOS_IN is unconnected.

With present configuration, the STARTUP primitive would be used in the AXI
HWICAP core.

**************************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40200000-0x4020ffff) axi_hwicap_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x73800000-0x7380ffff) ring_oscillator_0	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi, in the present instance, the C_SCK_RATIO is set to :
   2. 
INFO:EDK - 
   INFO: The EXT_SPI_CLK period is : 10000 ps.

INFO:EDK - 
   INFO: User can connect the same AXI clock connected to the core to
   EXT_SPI_CLK port with proper C_SCK_RATIO value.

INFO:EDK - 
   INFO: For the Winbond memories, the EXT_SPI_CLK is connected to 100000000 Hz
   clock source and C_SCK_RATIO is 2.


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO:EDK - 
   INFO:The EXT_SPI_CLK  = clk_100_0000MHz and  S_AXI_ACLK = clk_100_0000MHz are
   connected to the same source of clock. 
INFO:EDK - 
   INFO:The EXT_SPI_CLK  = clk_100_0000MHz and  S_AXI_ACLK = clk_100_0000MHz are
   connected to the same source of clock. 

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:axi_quad_spi INSTANCE:qspi_flash -
C:\Users\ECE\Documents\PR_Project\system.mhs line 160 - Copying (BBD-specified)
netlist files.

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\ECE\Documents\PR_Project\system.mhs line 33 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\ECE\Documents\PR_Project\system.mhs line 46 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\ECE\Documents\PR_Project\system.mhs line 53 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\ECE\Documents\PR_Project\system.mhs line 62 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\ECE\Documents\PR_Project\system.mhs line 69 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project\system.mhs line 78 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\ECE\Documents\PR_Project\system.mhs line 85 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module - C:\Users\ECE\Documents\PR_Project\system.mhs
line 108 - Copying cache implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\Users\ECE\Documents\PR_Project\system.mhs line 145 - Copying cache
implementation netlist
IPNAME:axi_quad_spi INSTANCE:qspi_flash -
C:\Users\ECE\Documents\PR_Project\system.mhs line 160 - Copying cache
implementation netlist
IPNAME:axi_iic INSTANCE:iic_main - C:\Users\ECE\Documents\PR_Project\system.mhs
line 178 - Copying cache implementation netlist
IPNAME:axi_hwicap INSTANCE:axi_hwicap_0 -
C:\Users\ECE\Documents\PR_Project\system.mhs line 191 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project\system.mhs line 78 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project\system.mhs line 121 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:clock_generator_0 - C:\Users\ECE\Documents\PR_Project\system.mhs line
121 - Running XST synthesis
INSTANCE:axi4lite_0 - C:\Users\ECE\Documents\PR_Project\system.mhs line 137 -
Running XST synthesis
INSTANCE:ring_oscillator_0 - C:\Users\ECE\Documents\PR_Project\system.mhs line
202 - Running XST synthesis
INSTANCE:axi_xadc_0 - C:\Users\ECE\Documents\PR_Project\system.mhs line 212 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
ERROR:HDLCompiler:1654 - "C:/Users/ECE/Documents/PR_Project/pcores/ring_oscillator_v1_00_a/hdl/verilog/user_logic.v" Line 121: Instantiating <reconfigurablePartition> from unknown module <rp>
ERROR:EDK - xst: unknown error occurred.
ERROR:EDK:546 - Aborting XST flow execution!

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project\system.mhs line 121 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project/implementation/clock_generator_0_wrapper/syst
em_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Tue Feb 11 17:03:52 2014
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default -lp C:/Users/ECE/Documents/ip_core_example/   -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default -lp
C:/Users/ECE/Documents/ip_core_example/ -msg __xps/ise/xmsgprops.lst -parallel
yes system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7k325t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/ECE/Documents/PR_Project/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
orig_family is kintex7
INFO:EDK:4130 - IPNAME: axi_hwicap, INSTANCE:axi_hwicap_0 - tcl is overriding
   PARAMETER C_FAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_hwicap_v2_03_a\d
   ata\axi_hwicap_v2_1_0.mpd line 94 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHz signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.


**************************************************************************

For axi_hwicap v2.03.a... 
Checking the C_INCLUDE_STARTUP parameter...

With present configuration, the PORT EOS_IN is unconnected.

With present configuration, the STARTUP primitive would be used in the AXI
HWICAP core.

**************************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40200000-0x4020ffff) axi_hwicap_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x73800000-0x7380ffff) ring_oscillator_0	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi, in the present instance, the C_SCK_RATIO is set to :
   2. 
INFO:EDK - 
   INFO: The EXT_SPI_CLK period is : 10000 ps.

INFO:EDK - 
   INFO: User can connect the same AXI clock connected to the core to
   EXT_SPI_CLK port with proper C_SCK_RATIO value.

INFO:EDK - 
   INFO: For the Winbond memories, the EXT_SPI_CLK is connected to 100000000 Hz
   clock source and C_SCK_RATIO is 2.


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO:EDK - 
   INFO:The EXT_SPI_CLK  = clk_100_0000MHz and  S_AXI_ACLK = clk_100_0000MHz are
   connected to the same source of clock. 
INFO:EDK - 
   INFO:The EXT_SPI_CLK  = clk_100_0000MHz and  S_AXI_ACLK = clk_100_0000MHz are
   connected to the same source of clock. 

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:axi_quad_spi INSTANCE:qspi_flash -
C:\Users\ECE\Documents\PR_Project\system.mhs line 160 - Copying (BBD-specified)
netlist files.

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\ECE\Documents\PR_Project\system.mhs line 33 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\ECE\Documents\PR_Project\system.mhs line 46 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\ECE\Documents\PR_Project\system.mhs line 53 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\ECE\Documents\PR_Project\system.mhs line 62 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\ECE\Documents\PR_Project\system.mhs line 69 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project\system.mhs line 78 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\ECE\Documents\PR_Project\system.mhs line 85 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module - C:\Users\ECE\Documents\PR_Project\system.mhs
line 108 - Copying cache implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\Users\ECE\Documents\PR_Project\system.mhs line 145 - Copying cache
implementation netlist
IPNAME:axi_quad_spi INSTANCE:qspi_flash -
C:\Users\ECE\Documents\PR_Project\system.mhs line 160 - Copying cache
implementation netlist
IPNAME:axi_iic INSTANCE:iic_main - C:\Users\ECE\Documents\PR_Project\system.mhs
line 178 - Copying cache implementation netlist
IPNAME:axi_hwicap INSTANCE:axi_hwicap_0 -
C:\Users\ECE\Documents\PR_Project\system.mhs line 191 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project\system.mhs line 78 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project\system.mhs line 121 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:clock_generator_0 - C:\Users\ECE\Documents\PR_Project\system.mhs line
121 - Running XST synthesis
INSTANCE:axi4lite_0 - C:\Users\ECE\Documents\PR_Project\system.mhs line 137 -
Running XST synthesis
INSTANCE:ring_oscillator_0 - C:\Users\ECE\Documents\PR_Project\system.mhs line
202 - Running XST synthesis
INSTANCE:axi_xadc_0 - C:\Users\ECE\Documents\PR_Project\system.mhs line 212 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
ERROR:HDLCompiler:1654 - "C:/Users/ECE/Documents/PR_Project/pcores/ring_oscillator_v1_00_a/hdl/verilog/user_logic.v" Line 121: Instantiating <reconfigurablePeripherial> from unknown module <rp>
ERROR:EDK - xst: unknown error occurred.
ERROR:EDK:546 - Aborting XST flow execution!

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project\system.mhs line 121 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project/implementation/clock_generator_0_wrapper/syst
em_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Tue Feb 11 17:23:46 2014
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default -lp C:/Users/ECE/Documents/ip_core_example/   -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default -lp
C:/Users/ECE/Documents/ip_core_example/ -msg __xps/ise/xmsgprops.lst -parallel
yes system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7k325t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/ECE/Documents/PR_Project/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
orig_family is kintex7
INFO:EDK:4130 - IPNAME: axi_hwicap, INSTANCE:axi_hwicap_0 - tcl is overriding
   PARAMETER C_FAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_hwicap_v2_03_a\d
   ata\axi_hwicap_v2_1_0.mpd line 94 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHz signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.


**************************************************************************

For axi_hwicap v2.03.a... 
Checking the C_INCLUDE_STARTUP parameter...

With present configuration, the PORT EOS_IN is unconnected.

With present configuration, the STARTUP primitive would be used in the AXI
HWICAP core.

**************************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40200000-0x4020ffff) axi_hwicap_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x73800000-0x7380ffff) ring_oscillator_0	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi, in the present instance, the C_SCK_RATIO is set to :
   2. 
INFO:EDK - 
   INFO: The EXT_SPI_CLK period is : 10000 ps.

INFO:EDK - 
   INFO: User can connect the same AXI clock connected to the core to
   EXT_SPI_CLK port with proper C_SCK_RATIO value.

INFO:EDK - 
   INFO: For the Winbond memories, the EXT_SPI_CLK is connected to 100000000 Hz
   clock source and C_SCK_RATIO is 2.


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO:EDK - 
   INFO:The EXT_SPI_CLK  = clk_100_0000MHz and  S_AXI_ACLK = clk_100_0000MHz are
   connected to the same source of clock. 
INFO:EDK - 
   INFO:The EXT_SPI_CLK  = clk_100_0000MHz and  S_AXI_ACLK = clk_100_0000MHz are
   connected to the same source of clock. 

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:axi_quad_spi INSTANCE:qspi_flash -
C:\Users\ECE\Documents\PR_Project\system.mhs line 160 - Copying (BBD-specified)
netlist files.

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\ECE\Documents\PR_Project\system.mhs line 33 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\ECE\Documents\PR_Project\system.mhs line 46 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\ECE\Documents\PR_Project\system.mhs line 53 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\ECE\Documents\PR_Project\system.mhs line 62 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\ECE\Documents\PR_Project\system.mhs line 69 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project\system.mhs line 78 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\ECE\Documents\PR_Project\system.mhs line 85 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module - C:\Users\ECE\Documents\PR_Project\system.mhs
line 108 - Copying cache implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\Users\ECE\Documents\PR_Project\system.mhs line 145 - Copying cache
implementation netlist
IPNAME:axi_quad_spi INSTANCE:qspi_flash -
C:\Users\ECE\Documents\PR_Project\system.mhs line 160 - Copying cache
implementation netlist
IPNAME:axi_iic INSTANCE:iic_main - C:\Users\ECE\Documents\PR_Project\system.mhs
line 178 - Copying cache implementation netlist
IPNAME:axi_hwicap INSTANCE:axi_hwicap_0 -
C:\Users\ECE\Documents\PR_Project\system.mhs line 191 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project\system.mhs line 78 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project\system.mhs line 121 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:clock_generator_0 - C:\Users\ECE\Documents\PR_Project\system.mhs line
121 - Running XST synthesis
INSTANCE:axi4lite_0 - C:\Users\ECE\Documents\PR_Project\system.mhs line 137 -
Running XST synthesis
INSTANCE:ring_oscillator_0 - C:\Users\ECE\Documents\PR_Project\system.mhs line
202 - Running XST synthesis
INSTANCE:axi_xadc_0 - C:\Users\ECE\Documents\PR_Project\system.mhs line 212 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
ERROR:HDLCompiler:1654 - "C:/Users/ECE/Documents/PR_Project/pcores/ring_oscillator_v1_00_a/hdl/verilog/user_logic.v" Line 190: Instantiating <reconfigurablePeripherial> from unknown module <rp>
ERROR:EDK - xst: unknown error occurred.
ERROR:EDK:546 - Aborting XST flow execution!

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project\system.mhs line 121 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project/implementation/clock_generator_0_wrapper/syst
em_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Tue Feb 11 17:55:20 2014
 make -f system.make bits started...
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
Release 14.6 - Xflow P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Using Flow File: C:/Users/ECE/Documents/PR_Project/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/ECE/Documents/PR_Project/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7k325tffg900-2 -nt timestamp -bm system.bmm
"C:/Users/ECE/Documents/PR_Project/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.6 - ngdbuild P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7k325tffg900-2 -nt timestamp -bm system.bmm
C:/Users/ECE/Documents/PR_Project/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "C:/Users/ECE/Documents/PR_Project/implementation/system.ngc"
...
Loading design module
"C:/Users/ECE/Documents/PR_Project/implementation/system_axi_xadc_0_wrapper.ngc"
...
Loading design module
"C:/Users/ECE/Documents/PR_Project/implementation/system_rs232_uart_1_wrapper.ng
c"...
Loading design module
"C:/Users/ECE/Documents/PR_Project/implementation/system_proc_sys_reset_0_wrappe
r.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project/implementation/system_clock_generator_0_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project/implementation/system_microblaze_0_ilmb_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project/implementation/system_microblaze_0_dlmb_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project/implementation/system_axi4lite_0_wrapper.ngc"
...
Loading design module
"C:/Users/ECE/Documents/PR_Project/implementation/system_microblaze_0_wrapper.ng
c"...
Loading design module
"C:/Users/ECE/Documents/PR_Project/implementation/system_microblaze_0_i_bram_ctr
l_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project/implementation/system_microblaze_0_d_bram_ctr
l_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project/implementation/system_debug_module_wrapper.ng
c"...
Loading design module
"C:/Users/ECE/Documents/PR_Project/implementation/system_qspi_flash_wrapper.ngc"
...
Loading design module
"C:/Users/ECE/Documents/PR_Project/implementation/system_iic_main_wrapper.ngc"..
.
Loading design module
"C:/Users/ECE/Documents/PR_Project/implementation/system_axi_hwicap_0_wrapper.ng
c"...
Loading design module
"C:/Users/ECE/Documents/PR_Project/implementation/system_ring_oscillator_0_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project/implementation/system_microblaze_0_bram_block
_wrapper.ngc"...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project/implementation/system_microblaze_0_ilmb_wrapp
er.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project/implementation/system_microblaze_0_dlmb_wrapp
er.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project/implementation/system_axi4lite_0_wrapper.ncf"
to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project/implementation/system_microblaze_0_wrapper.nc
f" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project/implementation/system_axi_hwicap_0_wrapper.nc
f" to module "axi_hwicap_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'QSPI_FLASH/QSPI_FLASH/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_
   0_GEN.SPI_MODULE_I/SCK_I_REG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'QSPI_FLASH/QSPI_FLASH/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_
   0_GEN.SPI_MODULE_I/MST_TRANS_INHIBIT_D1_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'QSPI_FLASH/QSPI_FLASH/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.C
   LK_CROSS_I/RX_FIFO_FULL_SYNC_SPI_2_AXI_2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'QSPI_FLASH/QSPI_FLASH/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.C
   LK_CROSS_I/SPIXFER_DONE_S2AX_2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'QSPI_FLASH/QSPI_FLASH/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.C
   LK_CROSS_I/TX_FIFO_FULL_AX2S_2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'QSPI_FLASH/QSPI_FLASH/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.C
   LK_CROSS_I/TX_FIFO_EMPTY_S2AX_2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'QSPI_FLASH/QSPI_FLASH/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.C
   LK_CROSS_I/RX_FIFO_EMPTY_AX2S_2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'QSPI_FLASH/QSPI_FLASH/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.C
   LK_CROSS_I/SPICR_6_RXFIFO_RST_AX2S_2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'QSPI_FLASH/QSPI_FLASH/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.C
   LK_CROSS_I/SPICR_5_TXFIFO_AX2S_2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'IIC_MAIN/IIC_MAIN/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  15

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  56 sec
Total CPU time to NGDBUILD completion:   56 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.6 - Map P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7k325tffg900-2".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc7k325t' is not a WebPack part.
WARNING:Security:9b - No 'ISE' feature version 2013.06 was available for part
'xc7k325t'.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<15>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<15>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<14>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<14>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<13>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<13>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<12>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<12>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<11>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<11>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<10>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<10>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<9>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<9>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<8>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<8>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<7>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<6>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<5>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<4>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<3>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<2>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<1>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<0>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<15>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<15>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<14>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<14>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<13>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<13>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<12>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<12>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<11>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<11>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<10>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<10>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<9>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<9>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<8>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<8>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<7>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<6>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<5>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<4>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<3>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<2>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<1>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<0>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_CONVST_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_CONVST_pin" is not constrained (LOC) to
   a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<7>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<6>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<5>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<4>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<3>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<2>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<1>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<0>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<11>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<11>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<10>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<10>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<9>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<9>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<8>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<8>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<7>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<6>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<5>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<4>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<3>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<2>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<1>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<0>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<4>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<3>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<2>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<1>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<0>" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<15> connected to top level port
   axi_xadc_0_VAUXP_pin<15> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<14> connected to top level port
   axi_xadc_0_VAUXP_pin<14> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<13> connected to top level port
   axi_xadc_0_VAUXP_pin<13> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<7> connected to top level port
   axi_xadc_0_VAUXP_pin<7> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<6> connected to top level port
   axi_xadc_0_VAUXP_pin<6> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<15> connected to top level port
   axi_xadc_0_VAUXN_pin<15> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<14> connected to top level port
   axi_xadc_0_VAUXN_pin<14> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<13> connected to top level port
   axi_xadc_0_VAUXN_pin<13> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<7> connected to top level port
   axi_xadc_0_VAUXN_pin<7> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<6> connected to top level port
   axi_xadc_0_VAUXN_pin<6> has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 37 secs 
Total CPU  time at the beginning of Placer: 33 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:e6eb035e) REAL time: 47 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 37 IOs, 11 are locked
   and 26 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
ERROR:Place:835 - Given the original pre-placement, no legal placements can be
   found for 1 group(s). The following is the description of these group(s). The
   relative offsets of the components are shown in brackets next to the
   component names.
        MONITOR axi_xadc_0/axi_xadc_0/AXI_XADC_CORE_I/is_7series.XADC_I (100,
   -11)
        IPAD axi_xadc_0_VAUXP_pin<11> (0, 0)
        IPAD axi_xadc_0_VAUXP_pin<12> (0, -8)
        IPAD axi_xadc_0_VAUXP_pin<10> (0, 8)
        IPAD axi_xadc_0_VAUXN_pin<5> (0, -11)
        IPAD axi_xadc_0_VAUXN_pin<8> (0, 29)
        IPAD axi_xadc_0_VAUXN_pin<9> (0, 21)
        IPAD axi_xadc_0_VAUXN_pin<0> (0, 33)
        IPAD axi_xadc_0_VAUXN_pin<1> (0, 25)
        IPAD axi_xadc_0_VAUXN_pin<2> (0, 17)
        IPAD axi_xadc_0_VAUXN_pin<3> (0, 5)
        IPAD axi_xadc_0_VAUXN_pin<4> (0, -3)
        IPAD axi_xadc_0_VAUXP_pin<0> (0, 32)
        IPAD axi_xadc_0_VAUXP_pin<3> (0, 4)
        IPAD axi_xadc_0_VAUXP_pin<4> (0, -4)
        IPAD axi_xadc_0_VAUXP_pin<1> (0, 24)
        IPAD axi_xadc_0_VAUXP_pin<2> (0, 16)
        IPAD axi_xadc_0_VAUXP_pin<8> (0, 28)
        IPAD axi_xadc_0_VAUXP_pin<5> (0, -12)
        IPAD axi_xadc_0_VAUXP_pin<9> (0, 20)
        IPAD axi_xadc_0_VAUXN_pin<11> (0, 1)
        IPAD axi_xadc_0_VAUXN_pin<12> (0, -7)
        IPAD axi_xadc_0_VAUXN_pin<10> (0, 9)



Phase 2.7  Design Feasibility Check (Checksum:e6eb035e) REAL time: 47 secs 

Total REAL time to Placer completion: 47 secs 
Total CPU  time to Placer completion: 42 secs 
ERROR:Pack:1654 - The timing-driven placement phase encountered an error.

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   2
Number of warnings : 126
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project\etc\system.gui
Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project\etc\system.gui
Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project\etc\system.gui
Assigned Driver sysmon 5.03.a for instance axi_xadc_1
axi_xadc_1 has been added to the project
ERROR:EDK:4125 - IPNAME: axi_xadc, INSTANCE: axi_xadc_1, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_xadc, INSTANCE: axi_xadc_1, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral axi_xadc_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40200000-0x4020ffff) axi_hwicap_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x73800000-0x7380ffff) ring_oscillator_0	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_xadc_1	axi4lite_0
INFO:EDK - Use axi_xadc_0 as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: axi_xadc_1

********************************************************************************
At Local date and time: Thu Mar 06 12:49:34 2014
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7k325t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/ECE/Documents/PR_Project/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
orig_family is kintex7
INFO:EDK:4130 - IPNAME: axi_hwicap, INSTANCE:axi_hwicap_0 - tcl is overriding
   PARAMETER C_FAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_hwicap_v2_03_a\d
   ata\axi_hwicap_v2_1_0.mpd line 94 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHz signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.


**************************************************************************

For axi_hwicap v2.03.a... 
Checking the C_INCLUDE_STARTUP parameter...

With present configuration, the PORT EOS_IN is unconnected.

With present configuration, the STARTUP primitive would be used in the AXI
HWICAP core.

**************************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40200000-0x4020ffff) axi_hwicap_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x73800000-0x7380ffff) ring_oscillator_0	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_xadc_1	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 8 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi, in the present instance, the C_SCK_RATIO is set to :
   2. 
INFO:EDK - 
   INFO: The EXT_SPI_CLK period is : 10000 ps.

INFO:EDK - 
   INFO: User can connect the same AXI clock connected to the core to
   EXT_SPI_CLK port with proper C_SCK_RATIO value.

INFO:EDK - 
   INFO: For the Winbond memories, the EXT_SPI_CLK is connected to 100000000 Hz
   clock source and C_SCK_RATIO is 2.


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO:EDK - 
   INFO:The EXT_SPI_CLK  = clk_100_0000MHz and  S_AXI_ACLK = clk_100_0000MHz are
   connected to the same source of clock. 
INFO:EDK - 
   INFO:The EXT_SPI_CLK  = clk_100_0000MHz and  S_AXI_ACLK = clk_100_0000MHz are
   connected to the same source of clock. 

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:axi_quad_spi INSTANCE:qspi_flash -
C:\Users\ECE\Documents\PR_Project\system.mhs line 166 - Copying (BBD-specified)
netlist files.

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\ECE\Documents\PR_Project\system.mhs line 39 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\ECE\Documents\PR_Project\system.mhs line 52 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\ECE\Documents\PR_Project\system.mhs line 59 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\ECE\Documents\PR_Project\system.mhs line 68 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\ECE\Documents\PR_Project\system.mhs line 75 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project\system.mhs line 84 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\ECE\Documents\PR_Project\system.mhs line 91 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module - C:\Users\ECE\Documents\PR_Project\system.mhs
line 114 - Copying cache implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\Users\ECE\Documents\PR_Project\system.mhs line 151 - Copying cache
implementation netlist
IPNAME:axi_quad_spi INSTANCE:qspi_flash -
C:\Users\ECE\Documents\PR_Project\system.mhs line 166 - Copying cache
implementation netlist
IPNAME:axi_iic INSTANCE:iic_main - C:\Users\ECE\Documents\PR_Project\system.mhs
line 184 - Copying cache implementation netlist
IPNAME:axi_hwicap INSTANCE:axi_hwicap_0 -
C:\Users\ECE\Documents\PR_Project\system.mhs line 197 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project\system.mhs line 84 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project\system.mhs line 127 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:clock_generator_0 - C:\Users\ECE\Documents\PR_Project\system.mhs line
127 - Running XST synthesis
INSTANCE:axi4lite_0 - C:\Users\ECE\Documents\PR_Project\system.mhs line 143 -
Running XST synthesis
INSTANCE:ring_oscillator_0 - C:\Users\ECE\Documents\PR_Project\system.mhs line
208 - Running XST synthesis
INSTANCE:axi_xadc_0 - C:\Users\ECE\Documents\PR_Project\system.mhs line 218 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
ERROR:HDLCompiler:329 - "C:/Users/ECE/Documents/PR_Project/pcores/ring_oscillator_v1_00_a/hdl/verilog/user_logic.v" Line 194: Target <slv_reg1> of concurrent assignment or output port connection should be a net type.
ERROR:EDK - xst: unknown error occurred.
ERROR:EDK:546 - Aborting XST flow execution!

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_proc_sys_reset_0_wrapper.ngc] Error 2
Done!
ring_oscillator_0 has been deleted from the project
Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.6/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Thu Mar 06 14:31:17 2014
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7k325t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/ECE/Documents/PR_Project/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
orig_family is kintex7
INFO:EDK:4130 - IPNAME: axi_hwicap, INSTANCE:axi_hwicap_0 - tcl is overriding
   PARAMETER C_FAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_hwicap_v2_03_a\d
   ata\axi_hwicap_v2_1_0.mpd line 94 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHz signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.


**************************************************************************

For axi_hwicap v2.03.a... 
Checking the C_INCLUDE_STARTUP parameter...

With present configuration, the PORT EOS_IN is unconnected.

With present configuration, the STARTUP primitive would be used in the AXI
HWICAP core.

**************************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40200000-0x4020ffff) axi_hwicap_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_xadc_1	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi, in the present instance, the C_SCK_RATIO is set to :
   2. 
INFO:EDK - 
   INFO: The EXT_SPI_CLK period is : 10000 ps.

INFO:EDK - 
   INFO: User can connect the same AXI clock connected to the core to
   EXT_SPI_CLK port with proper C_SCK_RATIO value.

INFO:EDK - 
   INFO: For the Winbond memories, the EXT_SPI_CLK is connected to 100000000 Hz
   clock source and C_SCK_RATIO is 2.


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO:EDK - 
   INFO:The EXT_SPI_CLK  = clk_100_0000MHz and  S_AXI_ACLK = clk_100_0000MHz are
   connected to the same source of clock. 
INFO:EDK - 
   INFO:The EXT_SPI_CLK  = clk_100_0000MHz and  S_AXI_ACLK = clk_100_0000MHz are
   connected to the same source of clock. 

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:axi_quad_spi INSTANCE:qspi_flash -
C:\Users\ECE\Documents\PR_Project\system.mhs line 166 - Copying (BBD-specified)
netlist files.

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\ECE\Documents\PR_Project\system.mhs line 39 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\ECE\Documents\PR_Project\system.mhs line 52 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\ECE\Documents\PR_Project\system.mhs line 59 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\ECE\Documents\PR_Project\system.mhs line 68 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\ECE\Documents\PR_Project\system.mhs line 75 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project\system.mhs line 84 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\ECE\Documents\PR_Project\system.mhs line 91 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module - C:\Users\ECE\Documents\PR_Project\system.mhs
line 114 - Copying cache implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\Users\ECE\Documents\PR_Project\system.mhs line 151 - Copying cache
implementation netlist
IPNAME:axi_quad_spi INSTANCE:qspi_flash -
C:\Users\ECE\Documents\PR_Project\system.mhs line 166 - Copying cache
implementation netlist
IPNAME:axi_iic INSTANCE:iic_main - C:\Users\ECE\Documents\PR_Project\system.mhs
line 184 - Copying cache implementation netlist
IPNAME:axi_hwicap INSTANCE:axi_hwicap_0 -
C:\Users\ECE\Documents\PR_Project\system.mhs line 197 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project\system.mhs line 84 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project\system.mhs line 127 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:clock_generator_0 - C:\Users\ECE\Documents\PR_Project\system.mhs line
127 - Running XST synthesis
INSTANCE:axi4lite_0 - C:\Users\ECE\Documents\PR_Project\system.mhs line 143 -
Running XST synthesis
INSTANCE:axi_xadc_0 - C:\Users\ECE\Documents\PR_Project\system.mhs line 208 -
Running XST synthesis
INSTANCE:axi_xadc_1 - C:\Users\ECE\Documents\PR_Project\system.mhs line 224 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project\system.mhs line 127 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project/implementation/clock_generator_0_wrapper/syst
em_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\Users\ECE\Documents\PR_Project\system.mhs line 143 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project/implementation/axi4lite_0_wrapper/system_axi4
lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 44.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
"XST completed"
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project\etc\system.gui
Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project\etc\system.gui
Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project\etc\system.gui
Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project\etc\system.gui
