$comment
	File created using the following command:
		vcd file U-LALA.msim.vcd -direction
$end
$date
	Sat Mar 09 13:42:29 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ULA_vlg_vec_tst $end
$var reg 5 ! a [4:0] $end
$var reg 5 " b [4:0] $end
$var reg 4 # c [3:0] $end
$var wire 1 $ s [4] $end
$var wire 1 % s [3] $end
$var wire 1 & s [2] $end
$var wire 1 ' s [1] $end
$var wire 1 ( s [0] $end
$var wire 1 ) sampler $end
$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 MUX_Final|Mux4~0_combout $end
$var wire 1 1 MUX_Final|Mux4~1_combout $end
$var wire 1 2 MUX_Final|Mux4~2_combout $end
$var wire 1 3 MUX_Final|Mux4~3_combout $end
$var wire 1 4 MUX_Final|Mux4~4_combout $end
$var wire 1 5 MUX_Final|Mux0~0_combout $end
$var wire 1 6 MUX_Final|Mux3~4_combout $end
$var wire 1 7 MUX_Final|Mux3~1_combout $end
$var wire 1 8 MUX_Final|Mux3~0_combout $end
$var wire 1 9 MUX_Final|Mux3~2_combout $end
$var wire 1 : MUX_Final|Mux3~3_combout $end
$var wire 1 ; MUX_Final|Mux3~5_combout $end
$var wire 1 < MUX_Final|Mux2~0_combout $end
$var wire 1 = MUX_Final|Mux2~1_combout $end
$var wire 1 > MUX_Final|Mux2~2_combout $end
$var wire 1 ? MUX_Final|Mux2~3_combout $end
$var wire 1 @ MUX_Final|Mux1~1_combout $end
$var wire 1 A MUX_Final|Mux1~2_combout $end
$var wire 1 B MUX_Final|Mux1~0_combout $end
$var wire 1 C MUX_Final|Mux1~3_combout $end
$var wire 1 D MUX_Final|Mux0~1_combout $end
$var wire 1 E MUX_Final|Mux0~2_combout $end
$var wire 1 F MUX_Final|Mux0~3_combout $end
$var wire 1 G MUX_Final|Mux0~4_combout $end
$var wire 1 H b~combout [4] $end
$var wire 1 I b~combout [3] $end
$var wire 1 J b~combout [2] $end
$var wire 1 K b~combout [1] $end
$var wire 1 L b~combout [0] $end
$var wire 1 M a~combout [4] $end
$var wire 1 N a~combout [3] $end
$var wire 1 O a~combout [2] $end
$var wire 1 P a~combout [1] $end
$var wire 1 Q a~combout [0] $end
$var wire 1 R c~combout [3] $end
$var wire 1 S c~combout [2] $end
$var wire 1 T c~combout [1] $end
$var wire 1 U c~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
b10 #
1(
1'
1&
1%
1$
x)
0*
1+
x,
1-
1.
1/
10
11
02
13
14
15
06
07
18
19
1:
1;
1<
1=
1>
1?
1@
1A
0B
1C
1D
1E
1F
1G
0L
0K
0J
0I
0H
0Q
0P
0O
0N
0M
0U
1T
0S
0R
$end
#20000
b10000 !
1M
0)
#30000
b0 !
0M
1)
#50000
b100 !
1O
0)
#80000
b1100 !
b1000 !
0O
1N
1)
0@
#110000
b1000 "
b0 !
0N
1I
0)
0A
1@
#140000
b100 !
1O
1)
#150000
b10100 !
1M
0)
#160000
b100 !
0M
1)
#170000
b0 !
0O
0)
#220000
b1100 "
b100 "
1J
0I
1)
1A
#300000
b100 !
1O
0)
0<
0=
0>
0?
0&
#320000
b1100 !
b1000 !
0O
1N
1)
1<
0@
1=
1>
1?
1&
#360000
b110 "
b10 "
1K
0J
0)
#380000
b0 !
0N
1)
1@
#390000
b10000 !
1M
0)
#490000
b11 "
b1 "
1L
0K
1)
00
#570000
b0 !
0M
0)
#610000
b1001 "
b100 !
b1101 "
b1111 "
1O
1K
1J
1I
1)
0<
0A
0=
0>
0?
0&
#620000
b1100 !
1N
0)
0@
0C
0%
#680000
b1000 !
0O
1)
1<
1=
1>
1?
1&
#760000
b0 !
0N
0)
1@
1C
1%
#820000
b100 !
1O
1)
0<
0=
0>
0?
0&
#980000
b0 !
0O
0)
1<
1=
1>
1?
1&
#990000
b1110 "
b110 "
b10 "
b0 "
0L
0K
0J
0I
1)
10
1A
#1000000
