# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../MP_Final.srcs/sources_1/new/3_Bit_Adder.vhd" \
"../../../../MP_Final.srcs/sources_1/new/Add_Sub.vhd" \
"../../../../MP_Final.srcs/sources_1/new/Decoder_3_8.vhd" \
"../../../../MP_Final.srcs/sources_1/new/FA.vhd" \
"../../../../MP_Final.srcs/sources_1/new/HA.vhd" \
"../../../../MP_Final.srcs/sources_1/new/Instruction_Decoder.vhd" \
"../../../../MP_Final.srcs/sources_1/new/Mux_2_way_3_bit.vhd" \
"../../../../MP_Final.srcs/sources_1/new/Mux_2_way_4_bit.vhd" \
"../../../../MP_Final.srcs/sources_1/new/Mux_8_way_4_bit.vhd" \
"../../../../MP_Final.srcs/sources_1/new/Nanoprocessor.vhd" \
"../../../../MP_Final.srcs/sources_1/new/Nanoprocessor_Interface.vhd" \
"../../../../MP_Final.srcs/sources_1/new/Program_Counter.vhd" \
"../../../../MP_Final.srcs/sources_1/new/Program_ROM.vhd" \
"../../../../MP_Final.srcs/sources_1/new/Register_4bit.vhd" \
"../../../../MP_Final.srcs/sources_1/new/Register_Bank.vhd" \
"../../../../MP_Final.srcs/sources_1/new/Seven_segment_output_v1.vhd" \
"../../../../MP_Final.srcs/sources_1/new/Slow_Clk.vhd" \
"../../../../MP_Final.srcs/sim_1/new/NanoprocessorInterface_TB.vhd" \

# Do not sort compile order
nosort
