{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1586717165493 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586717165502 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 13 03:46:05 2020 " "Processing started: Mon Apr 13 03:46:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586717165502 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586717165502 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU_16 -c ALU_16 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU_16 -c ALU_16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586717165502 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1586717166325 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1586717166325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_oper.sv 1 1 " "Found 1 design units, including 1 entities, in source file select_oper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 select_oper " "Found entity 1: select_oper" {  } { { "select_oper.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_16/select_oper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586717177779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586717177779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2by1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2by1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2by1 " "Found entity 1: mux_2by1" {  } { { "mux_2by1.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_16/mux_2by1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586717177782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586717177782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_16/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586717177785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586717177785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_16 " "Found entity 1: ALU_16" {  } { { "ALU_16.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_16/ALU_16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586717177787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586717177787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_b.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_b " "Found entity 1: test_b" {  } { { "test_b.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_16/test_b.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586717177790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586717177790 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "uu test_b.sv(14) " "Verilog HDL Implicit Net warning at test_b.sv(14): created implicit net for \"uu\"" {  } { { "test_b.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_16/test_b.sv" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586717177790 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_16 " "Elaborating entity \"ALU_16\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1586717177826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_oper select_oper:s1 " "Elaborating entity \"select_oper\" for hierarchy \"select_oper:s1\"" {  } { { "ALU_16.sv" "s1" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_16/ALU_16.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586717177827 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "I am select_oper select_oper.sv(18) " "Verilog HDL Display System Task info at select_oper.sv(18): I am select_oper" {  } { { "select_oper.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_16/select_oper.sv" 18 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586717177828 "|ALU_16|select_oper:s1"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "n4=., n5=., n6=. select_oper.sv(19) " "Verilog HDL Display System Task info at select_oper.sv(19): n4=., n5=., n6=." {  } { { "select_oper.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_16/select_oper.sv" 19 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586717177828 "|ALU_16|select_oper:s1"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "n4_5=. select_oper.sv(25) " "Verilog HDL Display System Task info at select_oper.sv(25): n4_5=." {  } { { "select_oper.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_16/select_oper.sv" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586717177828 "|ALU_16|select_oper:s1"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "mux-logic-out = . select_oper.sv(33) " "Verilog HDL Display System Task info at select_oper.sv(33): mux-logic-out = ." {  } { { "select_oper.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_16/select_oper.sv" 33 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586717177828 "|ALU_16|select_oper:s1"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "sum = ., cout = . select_oper.sv(53) " "Verilog HDL Display System Task info at select_oper.sv(53): sum = ., cout = ." {  } { { "select_oper.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_16/select_oper.sv" 53 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586717177828 "|ALU_16|select_oper:s1"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "mux-logic-out = . select_oper.sv(61) " "Verilog HDL Display System Task info at select_oper.sv(61): mux-logic-out = ." {  } { { "select_oper.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_16/select_oper.sv" 61 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586717177828 "|ALU_16|select_oper:s1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2by1 select_oper:s1\|mux_2by1:n4orn5 " "Elaborating entity \"mux_2by1\" for hierarchy \"select_oper:s1\|mux_2by1:n4orn5\"" {  } { { "select_oper.sv" "n4orn5" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_16/select_oper.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586717177829 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "I am MUX mux_2by1.sv(7) " "Verilog HDL Display System Task info at mux_2by1.sv(7): I am MUX" {  } { { "mux_2by1.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_16/mux_2by1.sv" 7 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586717177830 "|ALU_16|select_oper:s1|mux_2by1:n4orn5"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "a=., b=., s=., y=. mux_2by1.sv(8) " "Verilog HDL Display System Task info at mux_2by1.sv(8): a=., b=., s=., y=." {  } { { "mux_2by1.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_16/mux_2by1.sv" 8 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586717177830 "|ALU_16|select_oper:s1|mux_2by1:n4orn5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder select_oper:s1\|full_adder:fa " "Elaborating entity \"full_adder\" for hierarchy \"select_oper:s1\|full_adder:fa\"" {  } { { "select_oper.sv" "fa" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_16/select_oper.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586717177847 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "I am full_adder full_adder.sv(6) " "Verilog HDL Display System Task info at full_adder.sv(6): I am full_adder" {  } { { "full_adder.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_16/full_adder.sv" 6 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586717177847 "|ALU_16|select_oper:s1|full_adder:fa"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "a=., b=., cin=., cout=. full_adder.sv(7) " "Verilog HDL Display System Task info at full_adder.sv(7): a=., b=., cin=., cout=." {  } { { "full_adder.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_16/full_adder.sv" 7 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586717177847 "|ALU_16|select_oper:s1|full_adder:fa"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1586717178597 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1586717179243 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586717179243 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "98 " "Implemented 98 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1586717179406 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1586717179406 ""} { "Info" "ICUT_CUT_TM_LCELLS" "47 " "Implemented 47 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1586717179406 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1586717179406 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4818 " "Peak virtual memory: 4818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586717179505 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 13 03:46:19 2020 " "Processing ended: Mon Apr 13 03:46:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586717179505 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586717179505 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586717179505 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1586717179505 ""}
