// Seed: 2871521848
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  id_3 :
  assert property (@(negedge 1) 1)
  else assign id_3 = 1;
endmodule
module module_1 (
    input wire id_0,
    output uwire id_1,
    output uwire id_2,
    input tri id_3
    , id_7,
    input supply1 id_4,
    output tri id_5
);
  wire id_8;
  logic [7:0] id_9;
  module_0(
      id_8, id_7
  );
  wor id_10 = {1{id_7 * id_7 - id_9[1 : 1'b0]}};
endmodule
