/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [9:0] _00_;
  wire [8:0] celloutsig_0_0z;
  wire [11:0] celloutsig_0_10z;
  wire [6:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [7:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [19:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [16:0] celloutsig_0_6z;
  wire [10:0] celloutsig_0_7z;
  wire [8:0] celloutsig_0_8z;
  wire [14:0] celloutsig_0_9z;
  wire [13:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [5:0] celloutsig_1_13z;
  wire [2:0] celloutsig_1_14z;
  wire [4:0] celloutsig_1_15z;
  wire [4:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire [25:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [20:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [7:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = celloutsig_1_0z[7] ? celloutsig_1_3z[7] : celloutsig_1_0z[11];
  assign celloutsig_1_10z = celloutsig_1_0z[7] ? celloutsig_1_0z[0] : celloutsig_1_4z[0];
  assign celloutsig_0_5z = in_data[16] ? celloutsig_0_1z : in_data[22];
  assign celloutsig_0_16z = celloutsig_0_0z[8] ? celloutsig_0_1z : celloutsig_0_5z;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _00_ <= 10'h000;
    else _00_ <= celloutsig_0_9z[14:5];
  assign celloutsig_1_7z = celloutsig_1_2z[8:0] > in_data[105:97];
  assign celloutsig_1_8z = celloutsig_1_6z[9:3] > in_data[154:148];
  assign celloutsig_0_17z = in_data[30:15] && { celloutsig_0_6z[14:0], celloutsig_0_1z };
  assign celloutsig_0_2z = celloutsig_0_0z[7:1] && in_data[21:15];
  assign celloutsig_0_1z = celloutsig_0_0z[8:4] < in_data[9:5];
  assign celloutsig_1_0z = in_data[167:154] * in_data[136:123];
  assign celloutsig_1_19z = celloutsig_1_6z[12:9] * in_data[156:153];
  assign celloutsig_0_8z = { celloutsig_0_6z[13:6], celloutsig_0_1z } * in_data[14:6];
  assign celloutsig_0_37z = celloutsig_0_15z[2] ? celloutsig_0_8z[8:1] : { celloutsig_0_15z[1:0], celloutsig_0_16z, 1'h0, celloutsig_0_15z[1:0], celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_1_3z = celloutsig_1_2z[0] ? { in_data[151:136], celloutsig_1_2z[9:1], 1'h1 } : in_data[185:160];
  assign celloutsig_0_4z = celloutsig_0_2z ? { in_data[37:19], 1'h1 } : { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_12z = celloutsig_0_2z ? celloutsig_0_8z[8:2] : celloutsig_0_9z[10:4];
  assign celloutsig_1_1z = - celloutsig_1_0z[4:0];
  assign celloutsig_0_7z = - in_data[84:74];
  assign celloutsig_0_38z = { _00_[5:1], celloutsig_0_17z, celloutsig_0_1z } !== celloutsig_0_12z;
  assign celloutsig_1_11z = celloutsig_1_2z[7:3] !== celloutsig_1_9z[5:1];
  assign celloutsig_1_12z = { celloutsig_1_0z[11:6], celloutsig_1_11z } !== { celloutsig_1_6z[12:7], celloutsig_1_10z };
  assign celloutsig_1_4z = celloutsig_1_0z[7:5] << celloutsig_1_0z[2:0];
  assign celloutsig_1_18z = celloutsig_1_15z << { celloutsig_1_13z[4], celloutsig_1_14z, celloutsig_1_7z };
  assign celloutsig_0_15z = celloutsig_0_10z[5:3] << _00_[9:7];
  assign celloutsig_1_2z = celloutsig_1_0z[11:2] <<< { celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_6z = { in_data[178:159], celloutsig_1_5z } <<< celloutsig_1_3z[24:4];
  assign celloutsig_1_9z = { celloutsig_1_6z[19:16], celloutsig_1_7z, celloutsig_1_4z } <<< { celloutsig_1_0z[10:7], celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_0_0z = in_data[54:46] - in_data[75:67];
  assign celloutsig_0_6z = { celloutsig_0_4z[17:2], celloutsig_0_1z } - celloutsig_0_4z[19:3];
  assign celloutsig_1_13z = in_data[143:138] ~^ { celloutsig_1_1z, celloutsig_1_10z };
  assign celloutsig_1_14z = celloutsig_1_3z[23:21] ~^ celloutsig_1_4z;
  assign celloutsig_1_15z = { celloutsig_1_6z[16:13], celloutsig_1_12z } ~^ { celloutsig_1_14z[0], celloutsig_1_11z, celloutsig_1_14z };
  assign celloutsig_0_9z = { celloutsig_0_7z[4:1], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_8z } ~^ { celloutsig_0_4z[17:4], celloutsig_0_5z };
  assign celloutsig_0_10z = in_data[45:34] ~^ celloutsig_0_4z[15:4];
  assign { out_data[132:128], out_data[99:96], out_data[39:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_37z, celloutsig_0_38z };
endmodule
