{"Source Block": ["hdl/library/common/ad_tdd_control.v@205:277@HdlStmProcess", "\n  // ***************************************************************************\n  // all the control registers needs to be updated at the same time\n  // ***************************************************************************\n\n  always @(posedge clk) begin\n    if(rst == 1'b1) begin\n      tdd_secondary_d <= 1'h0;\n      tdd_start_d <= 1'h0;\n      tdd_counter_init_d <= 22'h0;\n      tdd_frame_length_d <= 22'h0;\n      tdd_burst_en_d <= 1'h0;\n      tdd_burst_count_d <= 5'h0;\n      tdd_infinite_burst_d <= 1'h0;\n      tdd_tx_dp_delay_d <= 8'h0;\n      tdd_vco_rx_on_1_d <= 22'h0;\n      tdd_vco_rx_on_1_d <= 22'h0;\n      tdd_vco_tx_on_1_d <= 22'h0;\n      tdd_vco_tx_off_1_d <= 22'h0;\n      tdd_rx_on_1_d <= 22'h0;\n      tdd_rx_off_1_d <= 22'h0;\n      tdd_tx_on_1_d <= 22'h0;\n      tdd_tx_off_1_d <= 22'h0;\n      tdd_tx_dp_on_1_d <= 22'h0;\n      tdd_tx_dp_off_1_d <= 22'h0;\n      tdd_vco_rx_on_2_d <= 22'h0;\n      tdd_vco_rx_off_2_d <= 22'h0;\n      tdd_vco_tx_on_2_d <= 22'h0;\n      tdd_vco_tx_off_2_d <= 22'h0;\n      tdd_rx_on_2_d <= 22'h0;\n      tdd_rx_off_2_d <= 22'h0;\n      tdd_tx_on_2_d <= 22'h0;\n      tdd_tx_off_2_d <= 22'h0;\n      tdd_tx_dp_on_2_d <= 22'h0;\n      tdd_tx_dp_off_2_d <= 22'h0;\n    end else begin\n      //if((tdd_update_regs == 1'b1) && (tdd_counter_state == OFF)) begin\n        tdd_secondary_d <= tdd_secondary;\n        tdd_start_d <= tdd_start;\n        tdd_frame_length_d <= tdd_frame_length;\n        tdd_counter_init_d <= tdd_counter_init;\n        tdd_burst_en_d <= tdd_burst_en;\n        tdd_burst_count_d <= tdd_burst_count;\n        tdd_infinite_burst_d <= tdd_infinite_burst;\n        tdd_tx_dp_delay_d <= tdd_tx_dp_delay;\n        tdd_vco_rx_on_1_d <= tdd_vco_rx_on_1;\n        tdd_vco_rx_off_1_d <= tdd_vco_rx_off_1;\n        tdd_vco_tx_on_1_d <= tdd_vco_tx_on_1;\n        tdd_vco_tx_off_1_d <= tdd_vco_tx_off_1;\n        tdd_rx_on_1_d <= tdd_rx_on_1;\n        tdd_rx_off_1_d <= tdd_rx_off_1;\n        tdd_tx_on_1_d <= tdd_tx_on_1;\n        tdd_tx_off_1_d <= tdd_tx_off_1;\n        tdd_tx_dp_on_1_d <= tdd_tx_dp_on_1;\n        tdd_tx_dp_off_1_d <= tdd_tx_dp_off_1;\n        tdd_vco_rx_on_2_d <= tdd_vco_rx_on_2;\n        tdd_vco_rx_off_2_d <= tdd_vco_rx_off_2;\n        tdd_vco_tx_on_2_d <= tdd_vco_tx_on_2;\n        tdd_vco_tx_off_2_d <= tdd_vco_tx_off_2;\n        tdd_rx_on_2_d <= tdd_rx_on_2;\n        tdd_rx_off_2_d <= tdd_rx_off_2;\n        tdd_tx_on_2_d <= tdd_tx_on_2;\n        tdd_tx_off_2_d <= tdd_tx_off_2;\n        tdd_tx_dp_on_2_d <= tdd_tx_dp_on_2;\n        tdd_tx_dp_off_2_d <= tdd_tx_dp_off_2;\n      //end\n    end\n  end\n\n  // ***************************************************************************\n  // tdd counter (state machine)\n  // ***************************************************************************\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[210, "  always @(posedge clk) begin\n"], [211, "    if(rst == 1'b1) begin\n"], [212, "      tdd_secondary_d <= 1'h0;\n"], [213, "      tdd_start_d <= 1'h0;\n"], [214, "      tdd_counter_init_d <= 22'h0;\n"], [215, "      tdd_frame_length_d <= 22'h0;\n"], [216, "      tdd_burst_en_d <= 1'h0;\n"], [217, "      tdd_burst_count_d <= 5'h0;\n"], [218, "      tdd_infinite_burst_d <= 1'h0;\n"], [219, "      tdd_tx_dp_delay_d <= 8'h0;\n"], [220, "      tdd_vco_rx_on_1_d <= 22'h0;\n"], [221, "      tdd_vco_rx_on_1_d <= 22'h0;\n"], [222, "      tdd_vco_tx_on_1_d <= 22'h0;\n"], [223, "      tdd_vco_tx_off_1_d <= 22'h0;\n"], [224, "      tdd_rx_on_1_d <= 22'h0;\n"], [225, "      tdd_rx_off_1_d <= 22'h0;\n"], [226, "      tdd_tx_on_1_d <= 22'h0;\n"], [227, "      tdd_tx_off_1_d <= 22'h0;\n"], [228, "      tdd_tx_dp_on_1_d <= 22'h0;\n"], [229, "      tdd_tx_dp_off_1_d <= 22'h0;\n"], [230, "      tdd_vco_rx_on_2_d <= 22'h0;\n"], [231, "      tdd_vco_rx_off_2_d <= 22'h0;\n"], [232, "      tdd_vco_tx_on_2_d <= 22'h0;\n"], [233, "      tdd_vco_tx_off_2_d <= 22'h0;\n"], [234, "      tdd_rx_on_2_d <= 22'h0;\n"], [235, "      tdd_rx_off_2_d <= 22'h0;\n"], [236, "      tdd_tx_on_2_d <= 22'h0;\n"], [237, "      tdd_tx_off_2_d <= 22'h0;\n"], [238, "      tdd_tx_dp_on_2_d <= 22'h0;\n"], [239, "      tdd_tx_dp_off_2_d <= 22'h0;\n"], [240, "    end else begin\n"], [242, "        tdd_secondary_d <= tdd_secondary;\n"], [243, "        tdd_start_d <= tdd_start;\n"], [244, "        tdd_frame_length_d <= tdd_frame_length;\n"], [245, "        tdd_counter_init_d <= tdd_counter_init;\n"], [246, "        tdd_burst_en_d <= tdd_burst_en;\n"], [247, "        tdd_burst_count_d <= tdd_burst_count;\n"], [248, "        tdd_infinite_burst_d <= tdd_infinite_burst;\n"], [249, "        tdd_tx_dp_delay_d <= tdd_tx_dp_delay;\n"], [250, "        tdd_vco_rx_on_1_d <= tdd_vco_rx_on_1;\n"], [251, "        tdd_vco_rx_off_1_d <= tdd_vco_rx_off_1;\n"], [252, "        tdd_vco_tx_on_1_d <= tdd_vco_tx_on_1;\n"], [253, "        tdd_vco_tx_off_1_d <= tdd_vco_tx_off_1;\n"], [254, "        tdd_rx_on_1_d <= tdd_rx_on_1;\n"], [255, "        tdd_rx_off_1_d <= tdd_rx_off_1;\n"], [256, "        tdd_tx_on_1_d <= tdd_tx_on_1;\n"], [257, "        tdd_tx_off_1_d <= tdd_tx_off_1;\n"], [258, "        tdd_tx_dp_on_1_d <= tdd_tx_dp_on_1;\n"], [259, "        tdd_tx_dp_off_1_d <= tdd_tx_dp_off_1;\n"], [260, "        tdd_vco_rx_on_2_d <= tdd_vco_rx_on_2;\n"], [261, "        tdd_vco_rx_off_2_d <= tdd_vco_rx_off_2;\n"], [262, "        tdd_vco_tx_on_2_d <= tdd_vco_tx_on_2;\n"], [263, "        tdd_vco_tx_off_2_d <= tdd_vco_tx_off_2;\n"], [264, "        tdd_rx_on_2_d <= tdd_rx_on_2;\n"], [265, "        tdd_rx_off_2_d <= tdd_rx_off_2;\n"], [266, "        tdd_tx_on_2_d <= tdd_tx_on_2;\n"], [267, "        tdd_tx_off_2_d <= tdd_tx_off_2;\n"], [268, "        tdd_tx_dp_on_2_d <= tdd_tx_dp_on_2;\n"], [269, "        tdd_tx_dp_off_2_d <= tdd_tx_dp_off_2;\n"], [271, "    end\n"], [272, "  end\n"]], "Add": [[272, "  assign  tdd_counter_status = tdd_counter;\n"]]}}